TimeQuest Timing Analyzer report for DE2_Media_Computer
Mon Oct 31 17:32:55 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 14. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 16. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 38. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 39. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 40. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 41. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 42. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 43. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 44. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 45. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'CLOCK_50'
 47. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 48. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_Media_Computer                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_Media_Computer.sdc                                       ; OK     ; Mon Oct 31 17:32:52 2016 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Oct 31 17:32:52 2016 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Mon Oct 31 17:32:52 2016 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 76.32 MHz  ; 76.32 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;      ;
; 149.28 MHz ; 149.28 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.897  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.301 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.391 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.110  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.534 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1.030  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 21.734 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.897 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 13.140     ;
; 7.012 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 13.025     ;
; 7.039 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 3.003      ;
; 7.077 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.962      ;
; 7.078 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.959     ;
; 7.087 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.950     ;
; 7.221 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.816     ;
; 7.252 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.792      ;
; 7.298 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 2.756      ;
; 7.302 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[8]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.735     ;
; 7.385 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.654      ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.635      ;
; 7.424 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.626      ;
; 7.426 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.620      ;
; 7.430 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.620      ;
; 7.439 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.607      ;
; 7.442 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[28] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 12.598     ;
; 7.445 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.601      ;
; 7.448 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.599      ;
; 7.450 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.592      ;
; 7.458 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.581      ;
; 7.464 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.580      ;
; 7.474 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[2]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.563     ;
; 7.479 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.567      ;
; 7.488 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.559      ;
; 7.489 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.558      ;
; 7.491 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.553      ;
; 7.497 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.547      ;
; 7.501 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.538      ;
; 7.503 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.544      ;
; 7.508 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.543      ;
; 7.510 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.530      ;
; 7.513 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.534      ;
; 7.516 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.514     ;
; 7.540 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.500      ;
; 7.549 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.491      ;
; 7.551 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.488      ;
; 7.553 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 2.496      ;
; 7.561 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.481      ;
; 7.571 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.459     ;
; 7.600 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.446      ;
; 7.603 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.443      ;
; 7.623 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.423      ;
; 7.631 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.399     ;
; 7.634 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.403     ;
; 7.635 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.412      ;
; 7.647 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 12.274     ;
; 7.656 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.388      ;
; 7.658 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[14]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.267     ;
; 7.659 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.388      ;
; 7.664 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.378      ;
; 7.664 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.378      ;
; 7.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.382      ;
; 7.669 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.370      ;
; 7.671 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.373      ;
; 7.678 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 2.366      ;
; 7.684 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.363      ;
; 7.686 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.344     ;
; 7.688 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.359      ;
; 7.694 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.357      ;
; 7.697 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.333     ;
; 7.699 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.348      ;
; 7.702 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.345      ;
; 7.703 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[15]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.222     ;
; 7.706 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.324     ;
; 7.709 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.330      ;
; 7.722 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[23] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.315     ;
; 7.725 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 2.324      ;
; 7.739 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 2.310      ;
; 7.743 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 2.306      ;
; 7.752 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.278     ;
; 7.756 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.283      ;
; 7.759 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[27] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[12]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 12.162     ;
; 7.761 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17] ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.269     ;
; 7.762 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 12.159     ;
; 7.773 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[25] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 12.267     ;
; 7.773 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[14]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.152     ;
; 7.777 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[15] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 12.259     ;
; 7.780 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.018      ; 2.274      ;
; 7.791 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.248      ;
; 7.794 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.245      ;
; 7.801 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.236      ;
; 7.818 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[15]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.107     ;
; 7.819 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.218      ;
; 7.826 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 2.223      ;
; 7.828 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 12.093     ;
; 7.830 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 2.209      ;
; 7.831 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.001      ; 12.206     ;
; 7.832 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[5]  ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.007      ; 12.211     ;
; 7.837 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[10]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 12.084     ;
; 7.839 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[14]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.086     ;
; 7.840 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.006     ; 12.190     ;
; 7.842 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.195      ;
; 7.848 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[17] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[14]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.077     ;
; 7.860 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[24] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.004      ; 12.180     ;
; 7.874 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[10] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[12]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 12.047     ;
; 7.874 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.176      ;
; 7.879 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.171      ;
; 7.884 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[16] ; nios_system:NiosII|nios_system_SRAM:sram|writedata_reg[15]                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 12.041     ;
; 7.886 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[20] ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_stall                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 12.150     ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.662      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 33.626 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 6.337      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.018 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.945      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.702      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.064     ; 5.568      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.506 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 5.450      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.517 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.073     ; 5.446      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
; 34.519 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.068     ; 5.449      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                   ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][90]                                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][90]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[10]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[10]                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                       ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_012|prev_request[0]                                                                                                                                      ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_012|prev_request[0]                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][16]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][16]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][17]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][17]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                        ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                              ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                         ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                    ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007|data_reg[21]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007|data_reg[21]                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]      ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                          ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_008|data_reg[8]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_008|data_reg[8]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[8]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[8]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Green_LEDs:green_leds|data[8]                                                                                                                                                          ; nios_system:NiosII|nios_system_Green_LEDs:green_leds|data[8]                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                              ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|r_val                                                                                                                                                              ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|r_val                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.523 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.541 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.807      ;
; 0.544 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.545 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.811      ;
; 0.548 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.814      ;
; 0.553 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.665 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.674 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.940      ;
; 0.694 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.960      ;
; 0.728 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.994      ;
; 0.731 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.007      ; 1.004      ;
; 0.749 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.015      ;
; 0.750 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.016      ;
; 0.773 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.039      ;
; 0.775 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.041      ;
; 0.790 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.791 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.799 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.065      ;
; 0.804 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.810 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.817 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.091      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.095      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.095      ;
; 0.830 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.096      ;
; 0.835 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.107      ;
; 0.844 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.853 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.119      ;
; 0.857 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.123      ;
; 0.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.863 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.131      ;
; 0.866 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.133      ;
; 0.874 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.140      ;
; 0.924 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.190      ;
; 0.933 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.199      ;
; 0.987 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.017      ; 1.270      ;
; 0.999 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.012      ; 1.277      ;
; 1.016 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.007     ; 1.275      ;
; 1.034 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.076 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.342      ;
; 1.081 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.353      ;
; 1.099 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.361      ;
; 1.101 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.367      ;
; 1.103 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.365      ;
; 1.109 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.371      ;
; 1.115 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.377      ;
; 1.123 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.234      ;
; 1.124 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.007      ; 1.397      ;
; 1.127 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.238      ;
; 1.129 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.005      ; 1.400      ;
; 1.132 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.243      ;
; 1.151 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.262      ;
; 1.179 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.016      ; 1.461      ;
; 1.187 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.453      ;
; 1.189 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.016      ; 1.471      ;
; 1.192 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.016      ; 1.474      ;
; 1.193 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.459      ;
; 1.194 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.460      ;
; 1.195 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.461      ;
; 1.199 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 1.513      ;
; 1.201 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.467      ;
; 1.201 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.467      ;
; 1.213 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.080      ; 1.527      ;
; 1.221 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.487      ;
; 1.223 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.489      ;
; 1.225 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.073      ; 1.532      ;
; 1.230 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.496      ;
; 1.236 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.502      ;
; 1.239 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.505      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.024     ; 3.902      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 3.907      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 3.909      ;
; 6.110  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 3.910      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 5.147      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 5.142      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 5.142      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 5.142      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 5.142      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 5.147      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 5.147      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 5.147      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.151      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 5.117      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 5.117      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 5.117      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.107      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.107      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.107      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.107      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.118      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.118      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.118      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.118      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 5.157      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.151      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.151      ;
; 14.644 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.151      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 5.127      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.135      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.135      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.135      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.135      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 5.127      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 5.127      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 5.127      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 5.154      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 5.154      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 5.154      ;
; 14.645 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 5.154      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.145      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 5.140      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 5.140      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 5.140      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 5.140      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 5.120      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.145      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.125      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.145      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.125      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 5.145      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.125      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 5.149      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 5.129      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 5.120      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 5.120      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 5.120      ;
; 14.650 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.125      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.125      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.133      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 5.113      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.133      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 5.113      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.133      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 5.113      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.133      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 5.113      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.125      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.105      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.105      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.125      ;
; 14.651 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.105      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 17.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 2.503      ;
; 18.036 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.008      ; 2.008      ;
; 18.036 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.008      ; 2.008      ;
; 18.036 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.008      ; 2.008      ;
; 18.036 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.008      ; 2.008      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:pushbuttons_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.296      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:green_leds_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:slider_switches_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.491 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 1.786      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.548 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 1.833      ;
; 1.774 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.088      ;
; 1.774 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.088      ;
; 1.774 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.088      ;
; 1.774 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.088      ;
; 1.774 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.088      ;
; 1.774 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 2.088      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.789 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|fifo_AE                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.081      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:hex7_hex4_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:pushbuttons_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 1.823 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.132      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.033 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.331      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.066 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 2.369      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.087 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.029      ; 2.382      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|r_val                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read1                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read2                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.271 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.571      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.274 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.033      ; 2.573      ;
; 2.318 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.622      ;
; 2.318 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.622      ;
; 2.318 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.622      ;
; 2.318 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.622      ;
; 2.318 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.622      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 21.734 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.008      ; 2.008      ;
; 21.734 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.008      ; 2.008      ;
; 21.734 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.008      ; 2.008      ;
; 21.734 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.008      ; 2.008      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
; 22.236 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 2.503      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]      ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.411 ; 6.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.930 ; 5.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.117 ; 6.117 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.193 ; 6.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.180 ; 6.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.202 ; 6.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.938 ; 5.938 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.130 ; 6.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.411 ; 6.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]        ; CLOCK_50   ; 3.161 ; 3.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 3.161 ; 3.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 2.586 ; 2.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 2.715 ; 2.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 2.579 ; 2.579 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 2.477 ; 2.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]       ; CLOCK_50   ; 2.990 ; 2.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 2.534 ; 2.534 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 2.399 ; 2.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 2.699 ; 2.699 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]      ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; -5.700 ; -5.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; -5.700 ; -5.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; -5.887 ; -5.887 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; -5.963 ; -5.963 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; -5.950 ; -5.950 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; -5.972 ; -5.972 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; -5.708 ; -5.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; -5.900 ; -5.900 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; -6.181 ; -6.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -0.928 ; -0.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -0.921 ; -0.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]        ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -2.931 ; -2.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -2.356 ; -2.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -2.485 ; -2.485 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -2.349 ; -2.349 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -2.810 ; -2.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -2.247 ; -2.247 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -2.464 ; -2.464 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -2.813 ; -2.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -2.810 ; -2.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]       ; CLOCK_50   ; -2.760 ; -2.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -2.304 ; -2.304 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -2.169 ; -2.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -2.469 ; -2.469 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -1.012 ; -1.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 5.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.415 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.415 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 5.432 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.432 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.412 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.422 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.432 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.721 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.834 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.844 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.836 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.816 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.536 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.003 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.003 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.525 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.497 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.491 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.891 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.894 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.894 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.911 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.911 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.891 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.901 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.911 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.200 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.834 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.844 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.836 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.816 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.536 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.003 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.003 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.525 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.575 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.497 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.491 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 5.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.415     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.415     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 5.432     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.432     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.412     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.422     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.432     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.721     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.834     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.844     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.836     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.816     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.536     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.003     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.003     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.525     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.497     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.491     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.891     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.894     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.894     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.911     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.911     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.891     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.901     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.911     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.200     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.834     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.844     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.836     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.816     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.536     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.003     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.003     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.525     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.575     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.497     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.491     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8.640  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 36.432 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.215 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.810  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.760 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.581  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.895 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 8.640 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.399      ;
; 8.661 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.375      ;
; 8.707 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.331      ;
; 8.758 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.017      ; 1.291      ;
; 8.793 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.243      ;
; 8.795 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.246      ;
; 8.803 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.238      ;
; 8.806 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.235      ;
; 8.810 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.231      ;
; 8.811 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.232      ;
; 8.812 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.226      ;
; 8.813 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.225      ;
; 8.814 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.224      ;
; 8.815 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.232      ;
; 8.818 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.229      ;
; 8.819 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.216      ;
; 8.819 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.222      ;
; 8.821 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.218      ;
; 8.832 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.211      ;
; 8.845 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.198      ;
; 8.846 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.190      ;
; 8.847 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.196      ;
; 8.850 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.192      ;
; 8.859 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.177      ;
; 8.863 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.175      ;
; 8.865 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.179      ;
; 8.874 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.171      ;
; 8.875 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.163      ;
; 8.880 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.158      ;
; 8.887 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.152      ;
; 8.889 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.152      ;
; 8.889 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.152      ;
; 8.891 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.150      ;
; 8.896 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.142      ;
; 8.904 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.134      ;
; 8.907 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.128      ;
; 8.909 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.134      ;
; 8.910 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.133      ;
; 8.913 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.126      ;
; 8.914 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.125      ;
; 8.915 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.123      ;
; 8.915 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.128      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.122      ;
; 8.930 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.105      ;
; 8.939 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.103      ;
; 8.941 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.101      ;
; 8.941 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.094      ;
; 8.941 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.101      ;
; 8.943 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.101      ;
; 8.950 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.086      ;
; 8.954 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.091      ;
; 8.957 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.088      ;
; 8.966 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.079      ;
; 8.976 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.057      ;
; 8.978 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.017      ; 1.071      ;
; 8.990 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.043      ;
; 8.993 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.043      ;
; 8.994 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.042      ;
; 8.995 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.050      ;
; 8.998 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.037      ;
; 8.999 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.034      ;
; 9.016 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.019      ;
; 9.016 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.031      ;
; 9.017 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.018      ;
; 9.018 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.017      ;
; 9.019 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.028      ;
; 9.020 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.018      ;
; 9.031 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.016      ;
; 9.036 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.011      ;
; 9.052 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.989      ;
; 9.062 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.977      ;
; 9.063 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.970      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 0.976      ;
; 9.069 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.961      ;
; 9.071 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 0.976      ;
; 9.074 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 0.973      ;
; 9.074 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.965      ;
; 9.074 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.965      ;
; 9.077 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 0.968      ;
; 9.081 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 0.957      ;
; 9.083 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 0.959      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 0.957      ;
; 9.085 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 0.962      ;
; 9.086 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.950      ;
; 9.086 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.944      ;
; 9.087 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.949      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.432 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.544      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.572 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.404      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.708 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.268      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.740 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.046     ; 3.246      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.742 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.234      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.855 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.051     ; 3.126      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.858 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.056     ; 3.118      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.890 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.047     ; 3.095      ;
; 36.950 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.020      ;
; 36.950 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.020      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                   ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][90]                                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][90]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[10]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[10]                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                       ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_012|prev_request[0]                                                                                                                                      ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_012|prev_request[0]                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][16]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][16]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][17]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][17]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                        ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                              ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                         ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                    ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                ; nios_system:NiosII|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007|data_reg[21]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_007|data_reg[21]                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]      ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[0]                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:interval_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                ; nios_system:NiosII|altera_merlin_slave_translator:interval_timer_s1_translator|wait_latency_counter[1]                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                          ; nios_system:NiosII|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex3_hex0_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_008|data_reg[8]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_008|data_reg[8]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[8]                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_006|data_reg[8]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Green_LEDs:green_leds|data[8]                                                                                                                                                          ; nios_system:NiosII|nios_system_Green_LEDs:green_leds|data[8]                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                              ; nios_system:NiosII|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:red_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|pause_irq                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|r_val                                                                                                                                                              ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|r_val                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.241 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.251 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.255 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.311 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.463      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 0.490      ;
; 0.333 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.486      ;
; 0.349 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.501      ;
; 0.349 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.501      ;
; 0.355 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.360 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.375 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.404 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.556      ;
; 0.429 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.581      ;
; 0.433 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.585      ;
; 0.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.015      ; 0.613      ;
; 0.451 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.603      ;
; 0.453 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.011      ; 0.616      ;
; 0.463 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.615      ;
; 0.464 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.006     ; 0.610      ;
; 0.470 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.622      ;
; 0.496 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 0.654      ;
; 0.498 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.654      ;
; 0.508 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 0.671      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.671      ;
; 0.522 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.676      ;
; 0.526 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.676      ;
; 0.529 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.679      ;
; 0.533 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.005      ; 0.690      ;
; 0.533 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.062      ; 0.733      ;
; 0.533 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.682      ;
; 0.535 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.062      ; 0.739      ;
; 0.542 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.689      ;
; 0.543 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.695      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.020     ; 2.202      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 2.205      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 2.208      ;
; 7.810  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.012     ; 2.210      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 2.845      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.840      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.840      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.840      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.840      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 2.845      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 2.845      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 2.845      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 2.852      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 2.852      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 2.852      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 2.852      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.826      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.833      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.833      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.833      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.833      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.826      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 2.848      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.826      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.826      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 2.854      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 2.848      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 2.848      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.127     ; 2.848      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.815      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.815      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.815      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.806      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.806      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.806      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 2.806      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.816      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.816      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.816      ;
; 16.991 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 2.816      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 2.843      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 2.838      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 2.838      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 2.838      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 2.838      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 2.843      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 2.843      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.123     ; 2.843      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.824      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 2.831      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 2.831      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 2.831      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 2.831      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.824      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.119     ; 2.846      ;
; 17.000 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|oe               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.824      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.824      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 2.829      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 2.829      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 2.829      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.824      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.824      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.824      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 2.829      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[3]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.817      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[6]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.817      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[5]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.817      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[4]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.817      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[2]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.810      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 2.832      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[1]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.810      ;
; 17.004 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[0]       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.810      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.273      ;
; 18.985 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.007      ; 1.054      ;
; 18.985 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.007      ; 1.054      ;
; 18.985 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.007      ; 1.054      ;
; 18.985 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.007      ; 1.054      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.581 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:pushbuttons_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:green_leds_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:slider_switches_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:green_leds_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.788 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:slider_switches_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 0.964      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|read_0                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|fifo_wr                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|rvalid                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.821 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 0.991      ;
; 0.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.915 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 1.109      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.930 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|fifo_AE                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 1.104      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:hex7_hex4_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:pushbuttons_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:hex7_hex4_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 0.946 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_avalon_sc_fifo:pushbuttons_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.037      ; 1.135      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|t_pause~reg0                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.042 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 1.222      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.063 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 1.242      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.064 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 1.248      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.147 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.330      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|r_val                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|r_ena1                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read1                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read2                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.148 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|rvalid0                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 1.331      ;
; 1.167 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.353      ;
; 1.167 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.353      ;
; 1.167 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.353      ;
; 1.167 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.353      ;
; 1.167 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 1.353      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 20.895 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.007      ; 1.054      ;
; 20.895 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.007      ; 1.054      ;
; 20.895 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.007      ; 1.054      ;
; 20.895 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.007      ; 1.054      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
; 21.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.273      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]      ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.547 ; 3.547 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.646 ; 3.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.675 ; 3.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.668 ; 3.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.678 ; 3.678 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.574 ; 3.574 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.645 ; 3.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 0.737 ; 0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 0.730 ; 0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 0.705 ; 0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]        ; CLOCK_50   ; 1.749 ; 1.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 1.749 ; 1.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 1.452 ; 1.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 1.506 ; 1.506 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 1.461 ; 1.461 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 1.705 ; 1.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 1.352 ; 1.352 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 1.467 ; 1.467 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 1.687 ; 1.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 1.715 ; 1.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]       ; CLOCK_50   ; 1.664 ; 1.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 1.408 ; 1.408 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 1.341 ; 1.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 1.499 ; 1.499 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 0.840 ; 0.840 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 0.843 ; 0.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]      ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; -3.427 ; -3.427 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; -3.427 ; -3.427 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; -3.526 ; -3.526 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; -3.555 ; -3.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; -3.548 ; -3.548 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; -3.454 ; -3.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; -3.525 ; -3.525 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; -3.652 ; -3.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -1.629 ; -1.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -1.332 ; -1.332 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -1.386 ; -1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -1.341 ; -1.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -1.585 ; -1.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -1.232 ; -1.232 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -1.347 ; -1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -1.567 ; -1.567 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -1.595 ; -1.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]       ; CLOCK_50   ; -1.544 ; -1.544 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -1.288 ; -1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -1.221 ; -1.221 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -1.379 ; -1.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 2.724 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 2.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.744 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.744 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 2.724 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 2.744 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 2.877 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.996 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.007 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.000 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.980 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.837 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.041 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.041 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.822 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.833 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.833 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.823 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.818 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 2.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 2.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.524 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.524 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 2.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.514 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 2.524 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 2.657 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.996 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.007 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.000 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.980 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.837 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.041 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.041 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.822 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.872 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.833 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.833 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.823 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.818 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 2.724     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 2.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.744     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.744     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 2.724     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 2.744     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 2.877     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.996     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.007     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.000     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.980     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.837     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.041     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.041     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.822     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.833     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.833     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.823     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.818     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 2.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 2.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.524     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.524     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 2.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.514     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 2.524     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 2.657     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.996     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.007     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.000     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.980     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.837     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.041     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.041     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.822     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.872     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.833     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.833     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.823     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.818     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 6.897  ; 0.215 ; 6.110    ; 0.581   ; 7.873               ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.897  ; 0.215 ; 6.110    ; 0.581   ; 7.873               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.301 ; 0.215 ; 17.534   ; 20.895  ; 17.873              ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]      ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 6.411 ; 6.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.930 ; 5.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.117 ; 6.117 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.193 ; 6.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.180 ; 6.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.202 ; 6.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.938 ; 5.938 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.130 ; 6.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.411 ; 6.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]        ; CLOCK_50   ; 3.161 ; 3.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 3.161 ; 3.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 2.586 ; 2.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 2.715 ; 2.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 2.579 ; 2.579 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 2.477 ; 2.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 3.043 ; 3.043 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 3.040 ; 3.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]       ; CLOCK_50   ; 2.990 ; 2.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 2.534 ; 2.534 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 2.399 ; 2.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 2.699 ; 2.699 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]      ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; -3.427 ; -3.427 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; -3.427 ; -3.427 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; -3.526 ; -3.526 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; -3.555 ; -3.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; -3.548 ; -3.548 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; -3.454 ; -3.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; -3.525 ; -3.525 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; -3.652 ; -3.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -1.629 ; -1.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -1.332 ; -1.332 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -1.386 ; -1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -1.341 ; -1.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -1.585 ; -1.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -1.232 ; -1.232 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -1.347 ; -1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -1.567 ; -1.567 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -1.595 ; -1.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]       ; CLOCK_50   ; -1.544 ; -1.544 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -1.288 ; -1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -1.221 ; -1.221 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -1.379 ; -1.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 645198   ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1364     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 645198   ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1364     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 2416     ; 0        ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 2416     ; 0        ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 61    ; 61   ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 207   ; 207  ;
; Unconstrained Output Port Paths ; 263   ; 263  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /opt/altera/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 31 17:32:49 2016
Info: Command: quartus_sta DE2_Media_Computer -c DE2_Media_Computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_Media_Computer.sdc'
Warning (332174): Ignored filter at DE2_Media_Computer.sdc(42): CLOCK_27 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_Media_Computer.sdc(42): Argument <targets> is an empty collection
    Info (332050): create_clock -name {CLOCK_27} -period 37.037 -waveform { 0.000 18.518 } [get_ports {CLOCK_27}]
Warning (332174): Ignored filter at DE2_Media_Computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at DE2_Media_Computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0]}] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock {CLOCK_27} [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]}] 
Warning (332049): Ignored create_generated_clock at DE2_Media_Computer.sdc(52): Argument -source is an empty collection
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.897         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.301         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 6.110
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.110         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.534         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.030         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.734         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.640         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.432         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 7.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.810         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.760         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 0.581
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.581         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.895         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 620 megabytes
    Info: Processing ended: Mon Oct 31 17:32:55 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


