# -Designed-a-Synchronous-3-bit-Up-Down-Counter.
 • Successfully designed a 3-bit Synchronous Up-Down Counter using JK flip flop in Verilog HDL.  • Wrote the test bench for the same and verified the circuitry using some additional Combinational Logics.
