Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,129
design__inferred_latch__count,0
design__instance__count,3388
design__instance__area,27264.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,2
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002395027782768011
power__switching__total,0.0028028867673128843
power__leakage__total,3.027937012234361E-8
power__total,0.005197944585233927
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.7738830906256207
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.7452668693119804
timing__hold__ws__corner:nom_tt_025C_1v80,0.3403606381961806
timing__setup__ws__corner:nom_tt_025C_1v80,7.459241435656079
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.340361
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.606418
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,126
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.210702683486842
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.1813956813877433
timing__hold__ws__corner:nom_ss_100C_1v60,0.9060003004263589
timing__setup__ws__corner:nom_ss_100C_1v60,-2.0752733452430663
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-14.952873140695571
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.0752733452430663
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.906000
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,14
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.075273
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,14
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5984085618625724
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5780536213311153
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13654011641132832
timing__setup__ws__corner:nom_ff_n40C_1v95,10.82019926505454
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.136540
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.748204
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,175
design__max_fanout_violation__count,7
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.5896941990512256
clock__skew__worst_setup,0.57155698458533
timing__hold__ws,0.1312768264584806
timing__setup__ws,-2.6023912650314487
timing__hold__tns,0.0
timing__setup__tns,-22.5762064322105
timing__hold__wns,0
timing__setup__wns,-2.6023912650314487
timing__hold_vio__count,0
timing__hold_r2r__ws,0.131277
timing__hold_r2r_vio__count,0
timing__setup_vio__count,43
timing__setup_r2r__ws,-2.602391
timing__setup_r2r_vio__count,43
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3388
design__instance__area__stdcell,27264.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.795931
design__instance__utilization__stdcell,0.795931
design__instance__count__class:buffer,38
design__instance__count__class:inverter,116
design__instance__count__class:clock_gate_cell,47
design__instance__count__class:sequential_cell,274
design__instance__count__class:multi_input_combinational_cell,2094
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1541
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,79436.4
design__violations,0
design__instance__count__class:timing_repair_buffer,241
design__instance__count__class:clock_buffer,89
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,77
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,21
design__instance__count__class:antenna_cell,21
route__net,2910
route__net__special,2
route__drc_errors__iter:1,3537
route__wirelength__iter:1,97776
route__drc_errors__iter:2,2335
route__wirelength__iter:2,96432
route__drc_errors__iter:3,2016
route__wirelength__iter:3,95453
route__drc_errors__iter:4,759
route__wirelength__iter:4,95353
route__drc_errors__iter:5,443
route__wirelength__iter:5,95394
route__drc_errors__iter:6,333
route__wirelength__iter:6,95347
route__drc_errors__iter:7,163
route__wirelength__iter:7,95288
route__drc_errors__iter:8,65
route__wirelength__iter:8,95223
route__drc_errors__iter:9,62
route__wirelength__iter:9,95223
route__drc_errors__iter:10,62
route__wirelength__iter:10,95223
route__drc_errors__iter:11,42
route__wirelength__iter:11,95262
route__drc_errors__iter:12,32
route__wirelength__iter:12,95285
route__drc_errors__iter:13,32
route__wirelength__iter:13,95284
route__drc_errors__iter:14,14
route__wirelength__iter:14,95297
route__drc_errors__iter:15,9
route__wirelength__iter:15,95330
route__drc_errors__iter:16,1
route__wirelength__iter:16,95326
route__drc_errors__iter:17,1
route__wirelength__iter:17,95326
route__drc_errors__iter:18,1
route__wirelength__iter:18,95326
route__drc_errors__iter:19,1
route__wirelength__iter:19,95326
route__drc_errors__iter:20,1
route__wirelength__iter:20,95326
route__drc_errors__iter:21,1
route__wirelength__iter:21,95326
route__drc_errors__iter:22,1
route__wirelength__iter:22,95326
route__drc_errors__iter:23,1
route__wirelength__iter:23,95325
route__drc_errors__iter:24,0
route__wirelength__iter:24,95339
route__drc_errors,0
route__wirelength,95339
route__vias,25196
route__vias__singlecut,25196
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,479.58
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.7615912560608464
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.7359559836526316
timing__hold__ws__corner:min_tt_025C_1v80,0.33251596861577054
timing__setup__ws__corner:min_tt_025C_1v80,7.539920012869706
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332516
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.867796
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,101
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.1909806811196244
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.1660408524337034
timing__hold__ws__corner:min_ss_100C_1v60,0.8930442194071653
timing__setup__ws__corner:min_ss_100C_1v60,-1.5827180014563906
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-8.805321165880759
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.5827180014563906
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893044
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,12
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.582718
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,12
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5896941990512256
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.57155698458533
timing__hold__ws__corner:min_ff_n40C_1v95,0.1312768264584806
timing__setup__ws__corner:min_ff_n40C_1v95,10.872973051888827
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.131277
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,12.917459
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.7864552565120411
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.7554286299214662
timing__hold__ws__corner:max_tt_025C_1v80,0.348774352603956
timing__setup__ws__corner:max_tt_025C_1v80,7.36117498902822
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.348774
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.326165
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,175
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.2305020684010646
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.197718735868942
timing__hold__ws__corner:max_ss_100C_1v60,0.9193782662068419
timing__setup__ws__corner:max_ss_100C_1v60,-2.6023912650314487
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-22.5762064322105
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.6023912650314487
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.919378
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,17
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.602391
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,17
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.6078294706267731
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5855230910297419
timing__hold__ws__corner:max_ff_n40C_1v95,0.13981527442660033
timing__setup__ws__corner:max_ff_n40C_1v95,10.750281857878349
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.139815
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.567288
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000161477
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000209592
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000421375
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000209592
design_powergrid__voltage__worst,0.000209592
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000209592
design_powergrid__drop__worst__net:VPWR,0.000161477
design_powergrid__voltage__worst__net:VGND,0.000209592
design_powergrid__drop__worst__net:VGND,0.000209592
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000416000000000000015056532409740697175948298536241054534912109375
ir__drop__worst,0.000161000000000000010290379659494419684051536023616790771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
