#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:12:34 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Sep 18 18:05:53 2014
# Process ID: 18590
# Log file: /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.runs/synth_1/GPIO_demo.vds
# Journal file: /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source GPIO_demo.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/UART_TX_CTRL.vhd
#   /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd
#   /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/debouncer.vhd
#   /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd
# }
# read_xdc /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/constrs_1/new/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/constrs_1/new/Nexys4_Master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.cache/wt [current_project]
# set_property parent.project_dir /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic [current_project]
# catch { write_hwdef -file GPIO_demo.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top GPIO_demo -part xc7a100tcsg324-1
Command: synth_design -top GPIO_demo -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 783.812 ; gain = 152.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GPIO_demo' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd:72]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd:320]
INFO: [Synth 8-638] synthesizing module 'debouncer__parameterized0' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer__parameterized0' (1#1) [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/debouncer.vhd:50]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at '/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd:450]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (2#1) [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-3491] module 'RGB_controller' declared at '/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd:20' bound to instance 'RGB_Core' of component 'RGB_controller' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd:464]
INFO: [Synth 8-638] synthesizing module 'RGB_controller' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'RGB_controller' (3#1) [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'GPIO_demo' (4#1) [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd:72]
WARNING: [Synth 8-3917] design GPIO_demo has port micLRSel driven by constant 0
WARNING: [Synth 8-3917] design GPIO_demo has port ampSD driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 818.695 ; gain = 187.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /home/rafa/opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /home/rafa/opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/constrs_1/new/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/constrs_1/new/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1042.910 ; gain = 411.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1042.910 ; gain = 411.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1042.910 ; gain = 411.223
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rgbLedReg2_reg[2:2]' into 'rgbLedReg1_reg[2:2]' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd:169]
INFO: [Synth 8-4471] merging register 'rgbLedReg2_reg[1:1]' into 'rgbLedReg1_reg[1:1]' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd:182]
INFO: [Synth 8-4471] merging register 'rgbLedReg2_reg[0:0]' into 'rgbLedReg1_reg[0:0]' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/RGB_controller.vhd:195]
INFO: [Synth 8-4471] merging register 'sendStr_reg[25][7:0]' into 'sendStr_reg[24][7:0]' [/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/Exemplos/Nexys4_Vivado_Basic/source/Nexys4_Vivado_Basic/Nexys4_Vivado_Basic.srcs/sources_1/new/GPIO_Demo.vhd:414]
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'GPIO_demo'
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'one-hot' in module 'GPIO_demo'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 19    
	  11 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GPIO_demo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module debouncer__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module UART_TX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RGB_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1058.922 ; gain = 427.234
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design GPIO_demo has port SSEG_CA[7] driven by constant 1
WARNING: [Synth 8-3917] design GPIO_demo has port micLRSel driven by constant 0
WARNING: [Synth 8-3917] design GPIO_demo has port ampSD driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1058.922 ; gain = 427.234
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1058.922 ; gain = 427.234
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\strEnd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\strEnd_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[22][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[26][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[24][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[23][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\FSM_onehot_uartState_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_UART_TX_CTRL/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_UART_TX_CTRL/txData_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uartData_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_UART_TX_CTRL/txData_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_uartState_reg[0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\Inst_UART_TX_CTRL/txData_reg[9] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\Inst_UART_TX_CTRL/txData_reg[8] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\Inst_UART_TX_CTRL/txData_reg[0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[30] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[29] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[28] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[27] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[26] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[25] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[24] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[23] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[22] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[21] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[20] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[19] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[18] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[17] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[16] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[15] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[14] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[13] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[12] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[11] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[10] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[9] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[8] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\strEnd_reg[0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\uartData_reg[7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[0][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[0][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[0][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[0][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[0][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[0][0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[1][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[1][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[1][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[1][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[1][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[1][0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[3][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[3][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[3][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[3][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[3][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[3][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[6][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[6][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[6][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[6][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[6][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[6][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[7][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[7][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[7][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[7][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[7][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[7][0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[8][0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[9][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[9][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[9][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[9][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[9][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[9][0] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[10][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[12][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[12][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[12][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[12][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[12][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[12][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[13][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[13][5] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[13][4] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[13][3] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[13][2] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[13][1] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[14][7] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[14][6] ) is unused and will be removed from module GPIO_demo.
WARNING: [Synth 8-3332] Sequential element (\sendStr_reg[14][3] ) is unused and will be removed from module GPIO_demo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1074.945 ; gain = 443.258
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1074.945 ; gain = 443.258
Finished Parallel Section  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1074.945 ; gain = 443.258
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1116.941 ; gain = 485.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1117.938 ; gain = 486.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1129.953 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1129.953 ; gain = 498.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1129.953 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1129.953 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    63|
|3     |LUT1   |   226|
|4     |LUT2   |    37|
|5     |LUT3   |    34|
|6     |LUT4   |    19|
|7     |LUT5   |    28|
|8     |LUT6   |    90|
|9     |MUXF7  |     5|
|10    |FDRE   |   290|
|11    |FDSE   |     2|
|12    |IBUF   |    23|
|13    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------------------+------+
|      |Instance            |Module                    |Cells |
+------+--------------------+--------------------------+------+
|1     |top                 |                          |   861|
|2     |  Inst_UART_TX_CTRL |UART_TX_CTRL              |   131|
|3     |  Inst_btn_debounce |debouncer__parameterized0 |   216|
|4     |  RGB_Core          |RGB_controller            |   124|
+------+--------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1129.953 ; gain = 498.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 240 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1129.953 ; gain = 498.266
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1131.957 ; gain = 399.141
# write_checkpoint GPIO_demo.dcp
# report_utilization -file GPIO_demo_utilization_synth.rpt -pb GPIO_demo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1131.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 18 18:06:45 2014...
