-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    seen_v_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    seen_v_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    seen_v_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    seen_v_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    pkt_v_value_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pkt_v_value_ce0 : OUT STD_LOGIC;
    pkt_v_value_we0 : OUT STD_LOGIC;
    pkt_v_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pkt_v_y_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pkt_v_y_ce0 : OUT STD_LOGIC;
    pkt_v_y_we0 : OUT STD_LOGIC;
    pkt_v_y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pkt_ref_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    pkt_ref_ce0 : OUT STD_LOGIC;
    pkt_ref_we0 : OUT STD_LOGIC;
    pkt_ref_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pointer : IN STD_LOGIC_VECTOR (31 downto 0);
    nnz : IN STD_LOGIC_VECTOR (31 downto 0);
    a_val : IN STD_LOGIC_VECTOR (63 downto 0);
    col_idx : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln57_reg_776 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op62_readreq_state2 : BOOLEAN;
    signal ap_predicate_op63_readreq_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal icmp_ln57_reg_776_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op76_read_state9 : BOOLEAN;
    signal ap_predicate_op78_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln57_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem2_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem2_blk_n_R : STD_LOGIC;
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal gmem1_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_4_reg_771 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_771_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln57_reg_776_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_776_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_776_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_776_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_776_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_776_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_776_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_780_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_addr_reg_784 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_addr_reg_790 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tile_ref_phi_fu_259_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal dup_1_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln81_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_tile_ref_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln57_fu_444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln62_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln63_fu_388_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_96 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln57_fu_308_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_4 : STD_LOGIC_VECTOR (2 downto 0);
    signal used_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal used_3_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_9_fu_552_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_1_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_10_fu_565_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_2_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_11_fu_578_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_3_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_y_12_fu_597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal seen_v_fu_120 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_11_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_4_fu_124 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_12_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_5_fu_128 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_13_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_6_fu_132 : STD_LOGIC_VECTOR (0 downto 0);
    signal seen_v_14_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tile_y_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal tile_value_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_fu_403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln59_fu_314_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln59_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_334_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln62_fu_342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln62_fu_346_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_352_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln63_fu_372_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_378_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln71_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_1_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_2_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_3_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_1_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dup_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_2_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_1_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_520_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln81_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln81_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln82_fu_542_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln82_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_1_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_2_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln82_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln82_1_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln82_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_454 : BOOLEAN;
    signal ap_condition_805 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component spmm_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component spmm_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tile_ref_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_454)) then
                if (((icmp_ln60_fu_328_p2 = ap_const_lv1_0) and (icmp_ln57_fu_302_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_tile_ref_reg_255 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tile_ref_reg_255 <= ap_phi_reg_pp0_iter0_tile_ref_reg_255;
                end if;
            end if; 
        end if;
    end process;

    i_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln57_fu_302_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_96 <= add_ln57_fu_308_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_96 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    seen_v_4_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    seen_v_4_fu_124 <= seen_v_1_reload;
                elsif ((ap_const_boolean_1 = ap_condition_805)) then 
                    seen_v_4_fu_124 <= seen_v_12_fu_622_p2;
                end if;
            end if; 
        end if;
    end process;

    seen_v_5_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    seen_v_5_fu_128 <= seen_v_2_reload;
                elsif ((ap_const_boolean_1 = ap_condition_805)) then 
                    seen_v_5_fu_128 <= seen_v_13_fu_616_p2;
                end if;
            end if; 
        end if;
    end process;

    seen_v_6_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    seen_v_6_fu_132 <= seen_v_3_reload;
                elsif ((ap_const_boolean_1 = ap_condition_805)) then 
                    seen_v_6_fu_132 <= seen_v_14_fu_610_p2;
                end if;
            end if; 
        end if;
    end process;

    seen_v_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    seen_v_fu_120 <= seen_v_reload;
                elsif ((ap_const_boolean_1 = ap_condition_805)) then 
                    seen_v_fu_120 <= seen_v_11_fu_628_p2;
                end if;
            end if; 
        end if;
    end process;

    used_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    used_fu_100 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_805)) then 
                    used_fu_100 <= used_3_fu_634_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_4_reg_771 <= ap_sig_allocacmp_i_4;
                i_4_reg_771_pp0_iter1_reg <= i_4_reg_771;
                icmp_ln57_reg_776 <= icmp_ln57_fu_302_p2;
                icmp_ln57_reg_776_pp0_iter1_reg <= icmp_ln57_reg_776;
                icmp_ln60_reg_780_pp0_iter1_reg <= icmp_ln60_reg_780;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                i_4_reg_771_pp0_iter2_reg <= i_4_reg_771_pp0_iter1_reg;
                i_4_reg_771_pp0_iter3_reg <= i_4_reg_771_pp0_iter2_reg;
                i_4_reg_771_pp0_iter4_reg <= i_4_reg_771_pp0_iter3_reg;
                i_4_reg_771_pp0_iter5_reg <= i_4_reg_771_pp0_iter4_reg;
                i_4_reg_771_pp0_iter6_reg <= i_4_reg_771_pp0_iter5_reg;
                i_4_reg_771_pp0_iter7_reg <= i_4_reg_771_pp0_iter6_reg;
                i_4_reg_771_pp0_iter8_reg <= i_4_reg_771_pp0_iter7_reg;
                icmp_ln57_reg_776_pp0_iter2_reg <= icmp_ln57_reg_776_pp0_iter1_reg;
                icmp_ln57_reg_776_pp0_iter3_reg <= icmp_ln57_reg_776_pp0_iter2_reg;
                icmp_ln57_reg_776_pp0_iter4_reg <= icmp_ln57_reg_776_pp0_iter3_reg;
                icmp_ln57_reg_776_pp0_iter5_reg <= icmp_ln57_reg_776_pp0_iter4_reg;
                icmp_ln57_reg_776_pp0_iter6_reg <= icmp_ln57_reg_776_pp0_iter5_reg;
                icmp_ln57_reg_776_pp0_iter7_reg <= icmp_ln57_reg_776_pp0_iter6_reg;
                icmp_ln57_reg_776_pp0_iter8_reg <= icmp_ln57_reg_776_pp0_iter7_reg;
                icmp_ln60_reg_780_pp0_iter2_reg <= icmp_ln60_reg_780_pp0_iter1_reg;
                icmp_ln60_reg_780_pp0_iter3_reg <= icmp_ln60_reg_780_pp0_iter2_reg;
                icmp_ln60_reg_780_pp0_iter4_reg <= icmp_ln60_reg_780_pp0_iter3_reg;
                icmp_ln60_reg_780_pp0_iter5_reg <= icmp_ln60_reg_780_pp0_iter4_reg;
                icmp_ln60_reg_780_pp0_iter6_reg <= icmp_ln60_reg_780_pp0_iter5_reg;
                icmp_ln60_reg_780_pp0_iter7_reg <= icmp_ln60_reg_780_pp0_iter6_reg;
                icmp_ln60_reg_780_pp0_iter8_reg <= icmp_ln60_reg_780_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_tile_ref_reg_255 <= ap_phi_reg_pp0_iter1_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_tile_ref_reg_255 <= ap_phi_reg_pp0_iter2_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_tile_ref_reg_255 <= ap_phi_reg_pp0_iter3_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_tile_ref_reg_255 <= ap_phi_reg_pp0_iter4_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_tile_ref_reg_255 <= ap_phi_reg_pp0_iter5_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_tile_ref_reg_255 <= ap_phi_reg_pp0_iter6_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_tile_ref_reg_255 <= ap_phi_reg_pp0_iter7_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_tile_ref_reg_255 <= ap_phi_reg_pp0_iter8_tile_ref_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_328_p2 = ap_const_lv1_1) and (icmp_ln57_fu_302_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                gmem1_addr_reg_790 <= sext_ln63_fu_388_p1;
                gmem2_addr_reg_784 <= sext_ln62_fu_362_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_fu_302_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln60_reg_780 <= icmp_ln60_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln60_reg_780_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln81_fu_536_p2))) then
                seen_y_1_fu_108 <= seen_y_10_fu_565_p3;
                seen_y_2_fu_112 <= seen_y_11_fu_578_p3;
                seen_y_3_fu_116 <= seen_y_12_fu_597_p3;
                seen_y_fu_104 <= seen_y_9_fu_552_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln60_reg_780_pp0_iter7_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter7_reg = ap_const_lv1_0))) then
                tile_value_fu_140 <= v_fu_403_p1;
                tile_y_fu_136 <= m_axi_gmem1_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op78_read_state9 = ap_const_boolean_1))) then
                y_reg_796 <= m_axi_gmem1_RDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln57_fu_308_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_4) + unsigned(ap_const_lv3_1));
    add_ln62_fu_346_p2 <= std_logic_vector(unsigned(zext_ln62_fu_342_p1) + unsigned(a_val));
    add_ln63_fu_372_p2 <= std_logic_vector(unsigned(zext_ln62_fu_342_p1) + unsigned(col_idx));
    and_ln71_1_fu_477_p2 <= (seen_v_5_fu_128 and icmp_ln71_2_fu_472_p2);
    and_ln71_2_fu_488_p2 <= (seen_v_6_fu_132 and icmp_ln71_3_fu_483_p2);
    and_ln71_fu_466_p2 <= (seen_v_4_fu_124 and icmp_ln71_1_fu_461_p2);
    and_ln81_fu_536_p2 <= (xor_ln81_fu_514_p2 and icmp_ln81_fu_530_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, m_axi_gmem2_RVALID, m_axi_gmem1_RVALID, ap_block_state2_io, ap_predicate_op76_read_state9, ap_predicate_op78_read_state9)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((ap_predicate_op78_read_state9 = ap_const_boolean_1) and (m_axi_gmem1_RVALID = ap_const_logic_0)) or ((m_axi_gmem2_RVALID = ap_const_logic_0) and (ap_predicate_op76_read_state9 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, m_axi_gmem2_RVALID, m_axi_gmem1_RVALID, ap_block_state2_io, ap_predicate_op76_read_state9, ap_predicate_op78_read_state9)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (((ap_predicate_op78_read_state9 = ap_const_boolean_1) and (m_axi_gmem1_RVALID = ap_const_logic_0)) or ((m_axi_gmem2_RVALID = ap_const_logic_0) and (ap_predicate_op76_read_state9 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_gmem2_ARREADY, m_axi_gmem1_ARREADY, ap_predicate_op62_readreq_state2, ap_predicate_op63_readreq_state2)
    begin
                ap_block_state2_io <= (((ap_predicate_op63_readreq_state2 = ap_const_boolean_1) and (m_axi_gmem1_ARREADY = ap_const_logic_0)) or ((m_axi_gmem2_ARREADY = ap_const_logic_0) and (ap_predicate_op62_readreq_state2 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter8_assign_proc : process(m_axi_gmem2_RVALID, m_axi_gmem1_RVALID, ap_predicate_op76_read_state9, ap_predicate_op78_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter8 <= (((ap_predicate_op78_read_state9 = ap_const_boolean_1) and (m_axi_gmem1_RVALID = ap_const_logic_0)) or ((m_axi_gmem2_RVALID = ap_const_logic_0) and (ap_predicate_op76_read_state9 = ap_const_boolean_1)));
    end process;


    ap_condition_454_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_454 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_805_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln57_reg_776_pp0_iter8_reg, icmp_ln60_reg_780_pp0_iter8_reg, and_ln81_fu_536_p2)
    begin
                ap_condition_805 <= ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln60_reg_780_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln81_fu_536_p2));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln57_fu_302_p2)
    begin
        if (((icmp_ln57_fu_302_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_tile_ref_phi_fu_259_p6_assign_proc : process(icmp_ln57_reg_776_pp0_iter8_reg, icmp_ln60_reg_780_pp0_iter8_reg, dup_1_fu_506_p2, ap_phi_reg_pp0_iter9_tile_ref_reg_255, and_ln81_fu_536_p2)
    begin
        if ((((icmp_ln60_reg_780_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln81_fu_536_p2)) or ((icmp_ln60_reg_780_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln81_fu_536_p2)))) then 
            ap_phi_mux_tile_ref_phi_fu_259_p6 <= dup_1_fu_506_p2;
        else 
            ap_phi_mux_tile_ref_phi_fu_259_p6 <= ap_phi_reg_pp0_iter9_tile_ref_reg_255;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tile_ref_reg_255 <= "X";

    ap_predicate_op62_readreq_state2_assign_proc : process(icmp_ln57_reg_776, icmp_ln60_reg_780)
    begin
                ap_predicate_op62_readreq_state2 <= ((icmp_ln60_reg_780 = ap_const_lv1_1) and (icmp_ln57_reg_776 = ap_const_lv1_0));
    end process;


    ap_predicate_op63_readreq_state2_assign_proc : process(icmp_ln57_reg_776, icmp_ln60_reg_780)
    begin
                ap_predicate_op63_readreq_state2 <= ((icmp_ln60_reg_780 = ap_const_lv1_1) and (icmp_ln57_reg_776 = ap_const_lv1_0));
    end process;


    ap_predicate_op76_read_state9_assign_proc : process(icmp_ln57_reg_776_pp0_iter7_reg, icmp_ln60_reg_780_pp0_iter7_reg)
    begin
                ap_predicate_op76_read_state9 <= ((icmp_ln60_reg_780_pp0_iter7_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter7_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op78_read_state9_assign_proc : process(icmp_ln57_reg_776_pp0_iter7_reg, icmp_ln60_reg_780_pp0_iter7_reg)
    begin
                ap_predicate_op78_read_state9 <= ((icmp_ln60_reg_780_pp0_iter7_reg = ap_const_lv1_1) and (icmp_ln57_reg_776_pp0_iter7_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_96, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_4 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_i_4 <= i_fu_96;
        end if; 
    end process;

    dup_1_fu_506_p2 <= (or_ln71_fu_494_p2 or or_ln71_1_fu_500_p2);
    dup_fu_455_p2 <= (seen_v_fu_120 and icmp_ln71_fu_450_p2);

    gmem1_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem1_ARREADY, ap_predicate_op63_readreq_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op63_readreq_state2 = ap_const_boolean_1))) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter8, m_axi_gmem1_RVALID, ap_predicate_op78_read_state9, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op78_read_state9 = ap_const_boolean_1))) then 
            gmem1_blk_n_R <= m_axi_gmem1_RVALID;
        else 
            gmem1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem2_ARREADY, ap_predicate_op62_readreq_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op62_readreq_state2 = ap_const_boolean_1))) then 
            gmem2_blk_n_AR <= m_axi_gmem2_ARREADY;
        else 
            gmem2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_R_assign_proc : process(ap_enable_reg_pp0_iter8, m_axi_gmem2_RVALID, ap_predicate_op76_read_state9, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op76_read_state9 = ap_const_boolean_1))) then 
            gmem2_blk_n_R <= m_axi_gmem2_RVALID;
        else 
            gmem2_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln57_fu_302_p2 <= "1" when (ap_sig_allocacmp_i_4 = ap_const_lv3_4) else "0";
    icmp_ln60_fu_328_p2 <= "1" when (unsigned(idx_fu_322_p2) < unsigned(nnz)) else "0";
    icmp_ln71_1_fu_461_p2 <= "1" when (seen_y_1_fu_108 = y_reg_796) else "0";
    icmp_ln71_2_fu_472_p2 <= "1" when (seen_y_2_fu_112 = y_reg_796) else "0";
    icmp_ln71_3_fu_483_p2 <= "1" when (seen_y_3_fu_116 = y_reg_796) else "0";
    icmp_ln71_fu_450_p2 <= "1" when (seen_y_fu_104 = y_reg_796) else "0";
    icmp_ln81_fu_530_p2 <= "1" when (signed(tmp_fu_520_p4) < signed(ap_const_lv30_1)) else "0";
    icmp_ln82_1_fu_559_p2 <= "1" when (trunc_ln82_fu_542_p1 = ap_const_lv2_1) else "0";
    icmp_ln82_2_fu_572_p2 <= "1" when (trunc_ln82_fu_542_p1 = ap_const_lv2_2) else "0";
    icmp_ln82_fu_546_p2 <= "1" when (trunc_ln82_fu_542_p1 = ap_const_lv2_0) else "0";
    idx_fu_322_p2 <= std_logic_vector(unsigned(zext_ln59_fu_318_p1) + unsigned(pointer));
    m_axi_gmem1_ARADDR <= gmem1_addr_reg_790;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv32_1;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;

    m_axi_gmem1_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op63_readreq_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op63_readreq_state2 = ap_const_boolean_1))) then 
            m_axi_gmem1_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;

    m_axi_gmem1_RREADY_assign_proc : process(ap_enable_reg_pp0_iter8, ap_predicate_op78_read_state9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op78_read_state9 = ap_const_boolean_1))) then 
            m_axi_gmem1_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= gmem2_addr_reg_784;
    m_axi_gmem2_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_ARID <= ap_const_lv1_0;
    m_axi_gmem2_ARLEN <= ap_const_lv32_1;
    m_axi_gmem2_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_ARUSER <= ap_const_lv1_0;

    m_axi_gmem2_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op62_readreq_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op62_readreq_state2 = ap_const_boolean_1))) then 
            m_axi_gmem2_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_AWID <= ap_const_lv1_0;
    m_axi_gmem2_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_BREADY <= ap_const_logic_0;

    m_axi_gmem2_RREADY_assign_proc : process(ap_enable_reg_pp0_iter8, ap_predicate_op76_read_state9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op76_read_state9 = ap_const_boolean_1))) then 
            m_axi_gmem2_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem2_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_WDATA <= ap_const_lv32_0;
    m_axi_gmem2_WID <= ap_const_lv1_0;
    m_axi_gmem2_WLAST <= ap_const_logic_0;
    m_axi_gmem2_WSTRB <= ap_const_lv4_0;
    m_axi_gmem2_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_WVALID <= ap_const_logic_0;
    or_ln71_1_fu_500_p2 <= (dup_fu_455_p2 or and_ln71_2_fu_488_p2);
    or_ln71_fu_494_p2 <= (and_ln71_fu_466_p2 or and_ln71_1_fu_477_p2);
    or_ln82_1_fu_591_p2 <= (or_ln82_fu_585_p2 or icmp_ln82_fu_546_p2);
    or_ln82_fu_585_p2 <= (icmp_ln82_2_fu_572_p2 or icmp_ln82_1_fu_559_p2);
    pkt_ref_address0 <= zext_ln57_fu_444_p1(2 - 1 downto 0);

    pkt_ref_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pkt_ref_ce0 <= ap_const_logic_1;
        else 
            pkt_ref_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pkt_ref_d0 <= ap_phi_mux_tile_ref_phi_fu_259_p6;

    pkt_ref_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln57_reg_776_pp0_iter8_reg)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pkt_ref_we0 <= ap_const_logic_1;
        else 
            pkt_ref_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pkt_v_value_address0 <= zext_ln57_fu_444_p1(2 - 1 downto 0);

    pkt_v_value_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pkt_v_value_ce0 <= ap_const_logic_1;
        else 
            pkt_v_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pkt_v_value_d0 <= tile_value_fu_140;

    pkt_v_value_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln57_reg_776_pp0_iter8_reg)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pkt_v_value_we0 <= ap_const_logic_1;
        else 
            pkt_v_value_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pkt_v_y_address0 <= zext_ln57_fu_444_p1(2 - 1 downto 0);

    pkt_v_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pkt_v_y_ce0 <= ap_const_logic_1;
        else 
            pkt_v_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pkt_v_y_d0 <= tile_y_fu_136;

    pkt_v_y_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, icmp_ln57_reg_776_pp0_iter8_reg)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln57_reg_776_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pkt_v_y_we0 <= ap_const_logic_1;
        else 
            pkt_v_y_we0 <= ap_const_logic_0;
        end if; 
    end process;

    seen_v_11_fu_628_p2 <= (seen_v_fu_120 or icmp_ln82_fu_546_p2);
    seen_v_12_fu_622_p2 <= (seen_v_4_fu_124 or icmp_ln82_1_fu_559_p2);
    seen_v_13_fu_616_p2 <= (seen_v_5_fu_128 or icmp_ln82_2_fu_572_p2);
    seen_v_14_fu_610_p2 <= (xor_ln82_fu_604_p2 or seen_v_6_fu_132);
    seen_y_10_fu_565_p3 <= 
        y_reg_796 when (icmp_ln82_1_fu_559_p2(0) = '1') else 
        seen_y_1_fu_108;
    seen_y_11_fu_578_p3 <= 
        y_reg_796 when (icmp_ln82_2_fu_572_p2(0) = '1') else 
        seen_y_2_fu_112;
    seen_y_12_fu_597_p3 <= 
        seen_y_3_fu_116 when (or_ln82_1_fu_591_p2(0) = '1') else 
        y_reg_796;
    seen_y_9_fu_552_p3 <= 
        y_reg_796 when (icmp_ln82_fu_546_p2(0) = '1') else 
        seen_y_fu_104;
        sext_ln62_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_352_p4),64));

        sext_ln63_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_fu_378_p4),64));

    shl_ln_fu_334_p3 <= (idx_fu_322_p2 & ap_const_lv2_0);
    tmp_fu_520_p4 <= used_fu_100(31 downto 2);
    trunc_ln2_fu_352_p4 <= add_ln62_fu_346_p2(63 downto 2);
    trunc_ln3_fu_378_p4 <= add_ln63_fu_372_p2(63 downto 2);
    trunc_ln59_fu_314_p1 <= ap_sig_allocacmp_i_4(2 - 1 downto 0);
    trunc_ln82_fu_542_p1 <= used_fu_100(2 - 1 downto 0);
    used_3_fu_634_p2 <= std_logic_vector(unsigned(used_fu_100) + unsigned(ap_const_lv32_1));
    v_fu_403_p1 <= m_axi_gmem2_RDATA;
    xor_ln81_fu_514_p2 <= (dup_1_fu_506_p2 xor ap_const_lv1_1);
    xor_ln82_fu_604_p2 <= (or_ln82_1_fu_591_p2 xor ap_const_lv1_1);
    zext_ln57_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_4_reg_771_pp0_iter8_reg),64));
    zext_ln59_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln59_fu_314_p1),32));
    zext_ln62_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_334_p3),64));
end behav;
