0.7
2020.2
May 22 2024
19:03:11
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/DFlipflop.v,1724139083,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/Tester4.v,,testDFlipFlop,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/Tester4.v,1724140117,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/shiftATester.v,,,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/fullAdderTester.v,1724677479,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/DFlipflop.v,,Addertester,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/shiftATester.v,1724140441,verilog,,,,shiftTester,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/DFlipflop.v,1724677708,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/shiftA.v,,DFlipFlop,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/fullAdder.v,1724138545,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/DFlipflop.v,,fullAdder,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/shiftA.v,1724140079,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/shiftB.v,,shiftA,,,,,,,,
D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sources_1/new/shiftB.v,1724140110,verilog,,D:/HardwareSynLab/project_2_Lab01/project_2_Lab01.srcs/sim_1/new/fullAdderTester.v,,shiftB,,,,,,,,
