<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab8_2Counter2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab8_2counter2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab8_2counter2.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab8_2counter2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab8_2counter2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab8_2counter2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab8_2counter2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab8_2counter2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab8_2counter2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab8_2counter2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab8_2counter2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab8_2counter2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab8_2counter2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab8_2counter2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab8_2counter2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab8_2counter2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab8_2counter2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab8_2counter2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab8_2counter2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab8_2counter2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab8_2counter2.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab8_2counter2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab8_2counter2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab8_2counter2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab8_2counter2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab8_2counter2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab8_2counter2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab8_2counter2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab8_2counter2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_2counter2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_2counter2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab8_2counter2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab8_2counter2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_2counter2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab8_2counter2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab8_2counter2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab8_2counter2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab8_2counter2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mod10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mod10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mod2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mod2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SevenSig.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SevenSig.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab8_2counter2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab8_2counter2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab8_2counter2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1695497414" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1695497414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497417" xil_pn:in_ck="7192321003022281649" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6013626192891754520" xil_pn:start_ts="1695497414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_2counter2.vf"/>
      <outfile xil_pn:name="Mod10.vf"/>
      <outfile xil_pn:name="Mod2.vf"/>
      <outfile xil_pn:name="SevenSig.vf"/>
    </transform>
    <transform xil_pn:end_ts="1695497417" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5727226085541506607" xil_pn:start_ts="1695497417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497417" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1695497417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497417" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-251177723692176102" xil_pn:start_ts="1695497417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497417" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1695497417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497417" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7886969612267241849" xil_pn:start_ts="1695497417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497426" xil_pn:in_ck="6823051282978423945" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9118909727984677001" xil_pn:start_ts="1695497417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab8_2counter2.jhd"/>
      <outfile xil_pn:name="Lab8_2counter2.lso"/>
      <outfile xil_pn:name="Lab8_2counter2.ngc"/>
      <outfile xil_pn:name="Lab8_2counter2.ngr"/>
      <outfile xil_pn:name="Lab8_2counter2.prj"/>
      <outfile xil_pn:name="Lab8_2counter2.stx"/>
      <outfile xil_pn:name="Lab8_2counter2.syr"/>
      <outfile xil_pn:name="Lab8_2counter2.xst"/>
      <outfile xil_pn:name="Lab8_2counter2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1695497426" xil_pn:in_ck="1728693272588165622" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2836651646523107412" xil_pn:start_ts="1695497426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1695497431" xil_pn:in_ck="-2526814184028343642" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6436720922563158544" xil_pn:start_ts="1695497426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_2counter2.bld"/>
      <outfile xil_pn:name="Lab8_2counter2.ngd"/>
      <outfile xil_pn:name="Lab8_2counter2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695497438" xil_pn:in_ck="653961787161237735" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1695497431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab8_2counter2.pcf"/>
      <outfile xil_pn:name="Lab8_2counter2_map.map"/>
      <outfile xil_pn:name="Lab8_2counter2_map.mrp"/>
      <outfile xil_pn:name="Lab8_2counter2_map.ncd"/>
      <outfile xil_pn:name="Lab8_2counter2_map.ngm"/>
      <outfile xil_pn:name="Lab8_2counter2_map.xrpt"/>
      <outfile xil_pn:name="Lab8_2counter2_summary.xml"/>
      <outfile xil_pn:name="Lab8_2counter2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695497449" xil_pn:in_ck="6543818113564684992" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1695497438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_2counter2.ncd"/>
      <outfile xil_pn:name="Lab8_2counter2.pad"/>
      <outfile xil_pn:name="Lab8_2counter2.par"/>
      <outfile xil_pn:name="Lab8_2counter2.ptwx"/>
      <outfile xil_pn:name="Lab8_2counter2.unroutes"/>
      <outfile xil_pn:name="Lab8_2counter2.xpi"/>
      <outfile xil_pn:name="Lab8_2counter2_pad.csv"/>
      <outfile xil_pn:name="Lab8_2counter2_pad.txt"/>
      <outfile xil_pn:name="Lab8_2counter2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1695497462" xil_pn:in_ck="1728693272588157997" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1695497454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_2counter2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab8_2counter2.bgn"/>
      <outfile xil_pn:name="lab8_2counter2.bit"/>
      <outfile xil_pn:name="lab8_2counter2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1695497449" xil_pn:in_ck="5066647285456183139" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1695497445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab8_2counter2.twr"/>
      <outfile xil_pn:name="Lab8_2counter2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
