Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 14 22:53:55 2025
| Host         : HackerbookAce running 64-bit major release  (build 9200)
| Command      : report_methodology -file sensors96b_methodology_drc_routed.rpt -pb sensors96b_methodology_drc_routed.pb -rpx sensors96b_methodology_drc_routed.rpx
| Design       : sensors96b
| Device       : xczu3eg-sbva484-1-i
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART0_ctsn relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on UART0_rxd relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on UART1_rxd relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on UART0_rtsn relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on UART0_txd relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on UART1_txd relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>


