{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722606534453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722606534453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 10:48:54 2024 " "Processing started: Fri Aug  2 10:48:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722606534453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722606534453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ae2 -c ae2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ae2 -c ae2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722606534453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722606534639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722606534639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd 5 1 " "Found 5 design units, including 1 entities, in source file /home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_sync_ctrl4-enlarged_bin_arch " "Found design unit 1: fifo_sync_ctrl4-enlarged_bin_arch" {  } { { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo_sync_ctrl4-lookahead_bin_arch " "Found design unit 2: fifo_sync_ctrl4-lookahead_bin_arch" {  } { { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fifo_sync_ctrl4-lookahead_LFSR_arch " "Found design unit 3: fifo_sync_ctrl4-lookahead_LFSR_arch" {  } { { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fifo_sync_ctrl4_cfg " "Found design unit 4: fifo_sync_ctrl4_cfg" {  } { { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542289 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_sync_ctrl4 " "Found entity 1: fifo_sync_ctrl4" {  } { { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722606542289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_09/reg_file2/reg_file_para.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_09/reg_file2/reg_file_para.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_para-beh_arch " "Found design unit 1: reg_file_para-beh_arch" {  } { { "../2024_07_09/reg_file2/reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_09/reg_file2/reg_file_para.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542290 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_para " "Found entity 1: reg_file_para" {  } { { "../2024_07_09/reg_file2/reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_09/reg_file2/reg_file_para.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722606542290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ae2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ae2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ae2-ifsc_v1 " "Found design unit 1: ae2-ifsc_v1" {  } { { "ae2.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16_2/ae2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ae2 " "Found entity 1: ae2" {  } { { "ae2.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16_2/ae2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722606542291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722606542291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ae2 " "Elaborating entity \"ae2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722606542340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sync_ctrl4 fifo_sync_ctrl4:fifo_ctrl " "Elaborating entity \"fifo_sync_ctrl4\" for hierarchy \"fifo_sync_ctrl4:fifo_ctrl\"" {  } { { "ae2.vhd" "fifo_ctrl" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16_2/ae2.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722606542343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_para reg_file_para:fifo_reg " "Elaborating entity \"reg_file_para\" for hierarchy \"reg_file_para:fifo_reg\"" {  } { { "ae2.vhd" "fifo_reg" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16_2/ae2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722606542344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_data1 reg_file_para.vhd(20) " "VHDL Signal Declaration warning at reg_file_para.vhd(20): used implicit default value for signal \"r_data1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../2024_07_09/reg_file2/reg_file_para.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_09/reg_file2/reg_file_para.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722606542347 "|ae2|reg_file_para:fifo_reg"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 165 -1 0 } } { "../2024_07_16/fifo_sync_ctrl4.vhd" "" { Text "/home/roberto.se/ELD2_PROJ/2024_07_16_2/ae2_restored/2024_07_16/fifo_sync_ctrl4.vhd" 153 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722606542849 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722606542849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722606542958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722606543401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722606543401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "500 " "Implemented 500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722606543467 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722606543467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722606543467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722606543467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722606543562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  2 10:49:03 2024 " "Processing ended: Fri Aug  2 10:49:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722606543562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722606543562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722606543562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722606543562 ""}
