{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 11:16:23 2016 " "Info: Processing started: Wed May 11 11:16:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"VGA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll_1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_1\|altpll:altpll_component\|_clk0 11 6 0 0 " "Info: Implementing clock multiplication of 11, clock division of 6, and phase shift of 0 degrees (0 ps) for pll:pll_1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node pll:pll_1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segment7:ind\|Mux6~0  " "Info: Automatically promoted node segment7:ind\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { segment7:ind|Mux6~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Timer:Timer_2\|video_on  " "Info: Automatically promoted node VGA_Timer:Timer_2\|video_on " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 31 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:Timer_2|video_on } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.386 ns register register " "Info: Estimated most critical path is register to register delay of 17.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:Timer_2\|column\[5\] 1 REG LAB_X30_Y16 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y16; Fanout = 14; REG Node = 'VGA_Timer:Timer_2\|column\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.517 ns) 1.614 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[2\]~1 2 COMB LAB_X34_Y16 2 " "Info: 2: + IC(1.097 ns) + CELL(0.517 ns) = 1.614 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.694 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[3\]~3 3 COMB LAB_X34_Y16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.694 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.774 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[4\]~5 4 COMB LAB_X34_Y16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.774 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.854 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[5\]~7 5 COMB LAB_X34_Y16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.854 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.934 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[6\]~9 6 COMB LAB_X34_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.934 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.014 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[7\]~11 7 COMB LAB_X34_Y16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.014 ns; Loc. = LAB_X34_Y16; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.472 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[8\]~12 8 COMB LAB_X34_Y16 21 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.472 ns; Loc. = LAB_X34_Y16; Fanout = 21; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 3.147 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[78\]~86 9 COMB LAB_X34_Y16 2 " "Info: 9: + IC(0.498 ns) + CELL(0.177 ns) = 3.147 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[78\]~86'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[78]~86 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.495 ns) 4.374 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[2\]~1 10 COMB LAB_X35_Y16 2 " "Info: 10: + IC(0.732 ns) + CELL(0.495 ns) = 4.374 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[78]~86 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.454 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[3\]~3 11 COMB LAB_X35_Y16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.454 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.534 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[4\]~5 12 COMB LAB_X35_Y16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.534 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.614 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[5\]~7 13 COMB LAB_X35_Y16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.614 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.694 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[6\]~9 14 COMB LAB_X35_Y16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.694 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.774 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[7\]~11 15 COMB LAB_X35_Y16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.774 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.854 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[8\]~13 16 COMB LAB_X35_Y16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 4.854 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.312 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[9\]~14 17 COMB LAB_X35_Y16 26 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 5.312 ns; Loc. = LAB_X35_Y16; Fanout = 26; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 6.563 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[91\]~322 18 COMB LAB_X36_Y17 4 " "Info: 18: + IC(1.073 ns) + CELL(0.178 ns) = 6.563 ns; Loc. = LAB_X36_Y17; Fanout = 4; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[91\]~322'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 8.130 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[4\]~5 19 COMB LAB_X35_Y18 2 " "Info: 19: + IC(1.050 ns) + CELL(0.517 ns) = 8.130 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.210 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[5\]~7 20 COMB LAB_X35_Y18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 8.210 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.290 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[6\]~9 21 COMB LAB_X35_Y18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 8.290 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.370 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[7\]~11 22 COMB LAB_X35_Y18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 8.370 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.450 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[8\]~13 23 COMB LAB_X35_Y18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 8.450 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.530 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[9\]~15 24 COMB LAB_X35_Y18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 8.530 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.988 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[10\]~16 25 COMB LAB_X35_Y18 24 " "Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 8.988 ns; Loc. = LAB_X35_Y18; Fanout = 24; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 9.898 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[101\]~323 26 COMB LAB_X34_Y18 3 " "Info: 26: + IC(0.732 ns) + CELL(0.178 ns) = 9.898 ns; Loc. = LAB_X34_Y18; Fanout = 3; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[101\]~323'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 11.465 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[3\]~3 27 COMB LAB_X35_Y17 2 " "Info: 27: + IC(1.050 ns) + CELL(0.517 ns) = 11.465 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.545 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[4\]~5 28 COMB LAB_X35_Y17 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.545 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.625 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[5\]~7 29 COMB LAB_X35_Y17 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.625 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.705 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[6\]~9 30 COMB LAB_X35_Y17 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 11.705 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.163 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[7\]~10 31 COMB LAB_X35_Y17 1 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 12.163 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[7\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 12.839 ns VGA_Video_Generator:Generator_3\|WideNor1~5 32 COMB LAB_X35_Y17 1 " "Info: 32: + IC(0.498 ns) + CELL(0.178 ns) = 12.839 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|WideNor1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 VGA_Video_Generator:Generator_3|WideNor1~5 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 13.749 ns VGA_Video_Generator:Generator_3\|WideNor1~6 33 COMB LAB_X34_Y17 1 " "Info: 33: + IC(0.732 ns) + CELL(0.178 ns) = 13.749 ns; Loc. = LAB_X34_Y17; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|WideNor1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { VGA_Video_Generator:Generator_3|WideNor1~5 VGA_Video_Generator:Generator_3|WideNor1~6 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 14.424 ns VGA_Video_Generator:Generator_3\|WideNor1~12 34 COMB LAB_X34_Y17 1 " "Info: 34: + IC(0.154 ns) + CELL(0.521 ns) = 14.424 ns; Loc. = LAB_X34_Y17; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|WideNor1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { VGA_Video_Generator:Generator_3|WideNor1~6 VGA_Video_Generator:Generator_3|WideNor1~12 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 15.099 ns VGA_Video_Generator:Generator_3\|B\[3\]~11 35 COMB LAB_X34_Y17 1 " "Info: 35: + IC(0.131 ns) + CELL(0.544 ns) = 15.099 ns; Loc. = LAB_X34_Y17; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|B\[3\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { VGA_Video_Generator:Generator_3|WideNor1~12 VGA_Video_Generator:Generator_3|B[3]~11 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 15.775 ns VGA_Video_Generator:Generator_3\|B\[3\]~12 36 COMB LAB_X34_Y17 9 " "Info: 36: + IC(0.354 ns) + CELL(0.322 ns) = 15.775 ns; Loc. = LAB_X34_Y17; Fanout = 9; COMB Node = 'VGA_Video_Generator:Generator_3\|B\[3\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { VGA_Video_Generator:Generator_3|B[3]~11 VGA_Video_Generator:Generator_3|B[3]~12 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.758 ns) 17.386 ns VGA_Video_Generator:Generator_3\|R\[2\] 37 REG LAB_X30_Y17 3 " "Info: 37: + IC(0.853 ns) + CELL(0.758 ns) = 17.386 ns; Loc. = LAB_X30_Y17; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|R\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { VGA_Video_Generator:Generator_3|B[3]~12 VGA_Video_Generator:Generator_3|R[2] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.432 ns ( 48.50 % ) " "Info: Total cell delay = 8.432 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.954 ns ( 51.50 % ) " "Info: Total interconnect delay = 8.954 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.386 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[78]~86 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 VGA_Video_Generator:Generator_3|WideNor1~5 VGA_Video_Generator:Generator_3|WideNor1~6 VGA_Video_Generator:Generator_3|WideNor1~12 VGA_Video_Generator:Generator_3|B[3]~11 VGA_Video_Generator:Generator_3|B[3]~12 VGA_Video_Generator:Generator_3|R[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Info: Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Info: Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Info: Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Info: Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Info: Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Info: Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[0\] 0 " "Info: Pin \"G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[1\] 0 " "Info: Pin \"G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[2\] 0 " "Info: Pin \"G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G\[3\] 0 " "Info: Pin \"G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[0\] 0 " "Info: Pin \"B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[1\] 0 " "Info: Pin \"B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[2\] 0 " "Info: Pin \"B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B\[3\] 0 " "Info: Pin \"B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[6\] 0 " "Info: Pin \"indicator\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[5\] 0 " "Info: Pin \"indicator\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[4\] 0 " "Info: Pin \"indicator\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[3\] 0 " "Info: Pin \"indicator\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[2\] 0 " "Info: Pin \"indicator\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[1\] 0 " "Info: Pin \"indicator\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "indicator\[0\] 0 " "Info: Pin \"indicator\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 11:16:28 2016 " "Info: Processing ended: Wed May 11 11:16:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
