// Seed: 4159172405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(1) 1)
  else;
  module_0(
      id_7, id_6, id_7, id_3
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd89,
    parameter id_3 = 32'd74
) ();
  assign id_1 = 1'b0;
  always @* id_1 <= id_1;
  defparam id_2.id_3 = id_2;
endmodule
