// Seed: 2987133391
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input reg id_3,
    input logic id_4,
    input logic id_5
    , id_7,
    input logic id_6
);
  logic id_8;
  assign id_7[1] = 1'b0;
  always #0 begin
    id_2 <= id_3;
  end
endmodule
`define pp_7 0
