============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:53:52 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int1)              launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs112/A                                          +0     115   
        drc_bufs112/Y         BUFX2             3  8.1   10   +39     154 F 
      ctr/countval[1] 
      g257/A                                                   +0     154   
      g257/Y                  INVX1             4  9.6   14   +25     178 R 
      g251/B                                                   +0     178   
      g251/Y                  NAND2X1           1  1.5   21   +15     193 F 
      drc_bufs/A                                               +0     193   
      drc_bufs/Y              BUFX2             1  2.7    4   +36     229 F 
      g246/B                                                   +0     229   
      g246/Y                  AOI22X1           1  1.5   44   +35     264 R 
      drc_bufs260/A                                            +0     264   
      drc_bufs260/Y           BUFX2             1  1.6    9   +35     299 R 
      g245/A                                                   +0     299   
      g245/Y                  INVX1             1  1.9   11   +15     314 F 
      g243/C                                                   +0     314   
      g243/Y                  OAI21X1           1  2.3   42   +19     333 R 
    sng_multi/sn_out[1] 
    g10/B                                                      +0     333   
    g10/Y                     AND2X1            2  3.9   38   +46     378 R 
  genblk1[1].genblk1.sng/sn_out 
  g16/B                                                        +0     378   
  g16/Y                       AND2X1            7 28.2  154  +121     499 R 
  stoch2bin/en 
    g3/A                                                       +0     499   
    g3/Y                      AND2X1            1  5.4   47   +39     538 R 
    g192/A                                                     +0     538   
    g192/Y                    XOR2X1            1  2.0   42   +37     575 R 
    countval_reg[6]/D         DFFSR                            +0     575   
    countval_reg[6]/CLK       setup                       0   +84     660 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4290ps 
Start-point  : TOP/genblk1[1].genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[6]/D
