Final Year Project for Masters in Electrical and Electronic Engineering at University College Cork

Project scope: To implement a small neural network, previously developed by another UCC summer intern for use on a Qualcomm RB3, and use hls4ml to implement this network on a PYNQ Z2 FPGA board.
