// Seed: 3018141917
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    output wor id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7,
    output tri id_8
);
  wire id_10;
  supply1 id_11;
  wire id_12;
  assign id_11 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wand id_6,
    output uwire id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    output supply0 id_11,
    output wand id_12,
    input wand id_13,
    output tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    output tri1 id_17,
    input tri0 id_18
);
  wire id_20;
  module_0(
      id_15, id_1, id_6, id_0, id_10, id_6, id_3, id_9, id_15
  );
  wire id_21;
  wire id_22, id_23, id_24;
endmodule
