vendor_name = ModelSim
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/Mux2_1.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula02/parte02/db/Mux2_1Demo.cbx.xml
design_name = mux2_1
instance = comp, \output~output\, output~output, mux2_1, 1
instance = comp, \inputs[1]~input\, inputs[1]~input, mux2_1, 1
instance = comp, \inputs[0]~input\, inputs[0]~input, mux2_1, 1
instance = comp, \inputs[2]~input\, inputs[2]~input, mux2_1, 1
instance = comp, \output~0\, output~0, mux2_1, 1
