{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586778850418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586778850423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 04:54:10 2020 " "Processing started: Mon Apr 13 04:54:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586778850423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586778850423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586778850423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1586778850922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_kbd_to_scope_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_kbd_to_scope_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_kbd_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_kbd_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_LCD " "Found entity 1: Write_Kbd_To_LCD" {  } { { "Write_Kbd_To_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "widereg.v 1 1 " "Found 1 design units, including 1 entities, in source file widereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 widereg " "Found entity 1: widereg" {  } { { "widereg.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/widereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "synchronizer.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/synchronizer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "narrator_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file narrator_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 narrator_ctrl " "Found entity 1: narrator_ctrl" {  } { { "narrator_ctrl.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/narrator_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file key2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "Kbd_ctrl.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_arbitrary_divided_clk32.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_arbitrary_divided_clk32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Generate_Arbitrary_Divided_Clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_address_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file flash_address_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Address_Control " "Found entity 1: Flash_Address_Control" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8b10b " "Found entity 1: encoder_8b10b" {  } { { "encoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/encoder_8b10b.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "decoder_8b10b.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/decoder_8b10b.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file light_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Light_Control " "Found entity 1: Light_Control" {  } { { "Light_Control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Light_Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flipflop " "Found entity 1: Flipflop" {  } { { "Flipflop.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flipflop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divided_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divided_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divided_Clk " "Found entity 1: Divided_Clk" {  } { { "Divided_Clk.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Divided_Clk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalaon_read_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalaon_read_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_Read_Flash " "Found entity 1: Avalon_Read_Flash" {  } { { "Avalaon_Read_Flash.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Avalaon_Read_Flash.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778858977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778858977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859419 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple_ipod_solution.v(265) " "Verilog HDL Module Instantiation warning at simple_ipod_solution.v(265): ignored dangling comma in List of Port Connections" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 265 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1586778859421 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "simple_ipod_solution.v(280) " "Verilog HDL Module Instantiation warning at simple_ipod_solution.v(280): ignored dangling comma in List of Port Connections" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 280 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1586778859421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file speed_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Speed_Control " "Found entity 1: Speed_Control" {  } { { "Speed_Control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Speed_Control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Control " "Found entity 1: Keyboard_Control" {  } { { "Keyboard_Control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Keyboard_Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "pacoblaze_instruction_memory.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_interface.v(143) " "Verilog HDL warning at picoblaze_interface.v(143): extended using \"x\" or \"z\"" {  } { { "picoblaze_interface.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1586778859429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file picoblaze_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_interface " "Found entity 1: picoblaze_interface" {  } { { "picoblaze_interface.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586778859429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "actual_kbd_ready Write_Kbd_To_LCD.v(50) " "Verilog HDL Implicit Net warning at Write_Kbd_To_LCD.v(50): created implicit net for \"actual_kbd_ready\"" {  } { { "Write_Kbd_To_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_LCD.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(47) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(48) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(49) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(50) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(51) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(52) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(53) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(54) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Write_Kbd_To_Scope_LCD.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1586778859430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586778859490 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LED simple_ipod_solution.v(131) " "Verilog HDL warning at simple_ipod_solution.v(131): object LED used but never assigned" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 131 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1586778859493 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Sample_Clk_Signal simple_ipod_solution.v(226) " "Verilog HDL warning at simple_ipod_solution.v(226): object Sample_Clk_Signal used but never assigned" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 226 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1586778859493 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 simple_ipod_solution.v(395) " "Verilog HDL assignment warning at simple_ipod_solution.v(395): truncated value with size 64 to match size of target (8)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859495 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(636) " "Verilog HDL assignment warning at simple_ipod_solution.v(636): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859497 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(694) " "Verilog HDL assignment warning at simple_ipod_solution.v(694): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859498 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(709) " "Verilog HDL assignment warning at simple_ipod_solution.v(709): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859498 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(710) " "Verilog HDL assignment warning at simple_ipod_solution.v(710): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859499 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(711) " "Verilog HDL assignment warning at simple_ipod_solution.v(711): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859499 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(712) " "Verilog HDL assignment warning at simple_ipod_solution.v(712): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859499 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(713) " "Verilog HDL assignment warning at simple_ipod_solution.v(713): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859499 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(714) " "Verilog HDL assignment warning at simple_ipod_solution.v(714): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859499 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED 0 simple_ipod_solution.v(131) " "Net \"LED\" at simple_ipod_solution.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Sample_Clk_Signal 0 simple_ipod_solution.v(226) " "Net \"Sample_Clk_Signal\" at simple_ipod_solution.v(226) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 226 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(113) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(114) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(114) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(115) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(116) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(116) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(117) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(117) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(118) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(118) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(120) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(120) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(121) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(121) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859501 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(122) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(122) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859502 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(123) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(123) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778859502 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Control Keyboard_Control:Keyboard_Control_Inst " "Elaborating entity \"Keyboard_Control\" for hierarchy \"Keyboard_Control:Keyboard_Control_Inst\"" {  } { { "simple_ipod_solution.v" "Keyboard_Control_Inst" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_interface picoblaze_interface:picoblaze_interface_inst " "Elaborating entity \"picoblaze_interface\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\"" {  } { { "simple_ipod_solution.v" "picoblaze_interface_inst" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 picoblaze_interface.v(83) " "Verilog HDL assignment warning at picoblaze_interface.v(83): truncated value with size 32 to match size of target (27)" {  } { { "picoblaze_interface.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859586 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze_alu.v\", line 44" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1586778859619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pacoblaze/pacoblaze3.v 6 6 " "Using design file pacoblaze/pacoblaze3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze_idu.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859621 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze_alu.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859621 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze_stack.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859621 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze_register.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859621 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze_scratch.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859621 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586778859621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1586778859621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "picoblaze_interface.v" "led_8seg_kcpsm" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1586778859626 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859627 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859627 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859628 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1586778859628 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze.v" "idu" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859646 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze_idu.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1586778859646 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze.v" "alu" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze_alu.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859660 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze_alu.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1586778859660 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze.v" "register" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze.v" "stack" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze_stack.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859692 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze.v" "scratch" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_interface:picoblaze_interface_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "picoblaze_interface.v" "pacoblaze_instruction_memory_inst" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778859786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "pacoblaze_instruction_memory.v" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778859802 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "narrator_ctrl narrator_ctrl:narrator_ctrl_inst " "Elaborating entity \"narrator_ctrl\" for hierarchy \"narrator_ctrl:narrator_ctrl_inst\"" {  } { { "simple_ipod_solution.v" "narrator_ctrl_inst" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778860007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Clk Divided_Clk:Divided_Clk_7200 " "Elaborating entity \"Divided_Clk\" for hierarchy \"Divided_Clk:Divided_Clk_7200\"" {  } { { "simple_ipod_solution.v" "Divided_Clk_7200" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778860027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Synchronizer:Flash_Read_Synchronizer " "Elaborating entity \"Synchronizer\" for hierarchy \"Synchronizer:Flash_Read_Synchronizer\"" {  } { { "simple_ipod_solution.v" "Flash_Read_Synchronizer" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778860039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipflop Synchronizer:Flash_Read_Synchronizer\|Flipflop:fdc1 " "Elaborating entity \"Flipflop\" for hierarchy \"Synchronizer:Flash_Read_Synchronizer\|Flipflop:fdc1\"" {  } { { "synchronizer.sv" "fdc1" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/synchronizer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778860047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Address_Control Flash_Address_Control:Address_Control " "Elaborating entity \"Flash_Address_Control\" for hierarchy \"Flash_Address_Control:Address_Control\"" {  } { { "simple_ipod_solution.v" "Address_Control" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586778860056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 flash_address_control.sv(17) " "Verilog HDL assignment warning at flash_address_control.sv(17): truncated value with size 24 to match size of target (23)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778860057 "|simple_ipod_solution|Flash_Address_Control:Address_Control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 flash_address_control.sv(19) " "Verilog HDL assignment warning at flash_address_control.sv(19): truncated value with size 32 to match size of target (23)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586778860057 "|simple_ipod_solution|Flash_Address_Control:Address_Control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "volume flash_address_control.sv(11) " "Output port \"volume\" at flash_address_control.sv(11) has no driver" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1586778860059 "|simple_ipod_solution|Flash_Address_Control:Address_Control"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start_addr_word\[22\] flash_address_control.sv(17) " "Can't resolve multiple constant drivers for net \"start_addr_word\[22\]\" at flash_address_control.sv(17)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "flash_address_control.sv(112) " "Constant driver at flash_address_control.sv(112)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 112 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start_addr_word\[21\] flash_address_control.sv(17) " "Can't resolve multiple constant drivers for net \"start_addr_word\[21\]\" at flash_address_control.sv(17)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start_addr_word\[20\] flash_address_control.sv(17) " "Can't resolve multiple constant drivers for net \"start_addr_word\[20\]\" at flash_address_control.sv(17)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "start_addr_word\[19\] flash_address_control.sv(17) " "Can't resolve multiple constant drivers for net \"start_addr_word\[19\]\" at flash_address_control.sv(17)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[18\] start_addr\[23\] flash_address_control.sv(17) " "Net \"start_addr_word\[18\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[23\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[23\] flash_address_control.sv(9) " "\"start_addr\[23\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[17\] start_addr\[22\] flash_address_control.sv(17) " "Net \"start_addr_word\[17\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[22\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[22\] flash_address_control.sv(9) " "\"start_addr\[22\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[16\] start_addr\[21\] flash_address_control.sv(17) " "Net \"start_addr_word\[16\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[21\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[21\] flash_address_control.sv(9) " "\"start_addr\[21\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[15\] start_addr\[20\] flash_address_control.sv(17) " "Net \"start_addr_word\[15\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[20\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[20\] flash_address_control.sv(9) " "\"start_addr\[20\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[14\] start_addr\[19\] flash_address_control.sv(17) " "Net \"start_addr_word\[14\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[19\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[19\] flash_address_control.sv(9) " "\"start_addr\[19\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[13\] start_addr\[18\] flash_address_control.sv(17) " "Net \"start_addr_word\[13\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[18\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[18\] flash_address_control.sv(9) " "\"start_addr\[18\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "start_addr_word\[12\] start_addr\[17\] flash_address_control.sv(17) " "Net \"start_addr_word\[12\]\" at flash_address_control.sv(17) is already driven by input port \"start_addr\[17\]\", and cannot be driven by another signal" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 17 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "start_addr\[17\] flash_address_control.sv(9) " "\"start_addr\[17\]\" was declared at flash_address_control.sv(9)" {  } { { "flash_address_control.sv" "" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash_address_control.sv" 9 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1586778860061 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Flash_Address_Control:Address_Control " "Can't elaborate user hierarchy \"Flash_Address_Control:Address_Control\"" {  } { { "simple_ipod_solution.v" "Address_Control" { Text "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 378 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586778860062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.map.smsg " "Generated suppressed messages file M:/UBC/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1586778860120 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 50 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586778860325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 13 04:54:20 2020 " "Processing ended: Mon Apr 13 04:54:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586778860325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586778860325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586778860325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586778860325 ""}
