module mux2to1(in1, in2, select, out);
    input [15:0] in1, in2;
    input select;
    output reg [15:0] out;
    assign out = (select == 0 ? in1 : in2);
endmodule