Analysis & Synthesis report for processador
Wed Sep 18 22:08:31 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for processador:u_processador|ROM:rom|altsyncram:rom_rtl_0|altsyncram_os61:auto_generated
 14. Source assignments for processador:u_processador|RAM:ram|altsyncram:ram_rtl_0|altsyncram_48d1:auto_generated
 15. Parameter Settings for User Entity Instance: processador:u_processador|clock:u_clock
 16. Parameter Settings for User Entity Instance: processador:u_processador|MUXTB:MUX_REG_ESCRITA
 17. Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_OpB
 18. Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_jump
 19. Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_jr
 20. Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_branch
 21. Parameter Settings for User Entity Instance: processador:u_processador|UC:unidade_de_controle
 22. Parameter Settings for Inferred Entity Instance: processador:u_processador|ROM:rom|altsyncram:rom_rtl_0
 23. Parameter Settings for Inferred Entity Instance: processador:u_processador|RAM:ram|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod2
 28. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod3
 30. Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: processador:u_processador|ULA:ula|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: processador:u_processador|ULA:ula|lpm_divide:Div0
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "processador:u_processador|out:moduloOUT"
 36. Port Connectivity Checks: "processador:u_processador|UC:unidade_de_controle"
 37. Port Connectivity Checks: "processador:u_processador|extensor_bit:extensor3"
 38. Port Connectivity Checks: "processador:u_processador|extensor_bit:extensor2"
 39. Port Connectivity Checks: "processador:u_processador|extensor_bit:extensor1"
 40. Port Connectivity Checks: "processador:u_processador|MUXTB:MUX_REG_ESCRITA"
 41. Port Connectivity Checks: "processador:u_processador|PC:program_counter"
 42. Port Connectivity Checks: "processador:u_processador|clock:u_clock"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 18 22:08:30 2024           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; processador                                     ;
; Top-level Entity Name              ; dev                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,826                                           ;
;     Total combinational functions  ; 5,802                                           ;
;     Dedicated logic registers      ; 1,117                                           ;
; Total registers                    ; 1117                                            ;
; Total pins                         ; 78                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 64,000                                          ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; dev                ; processador        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+---------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; ULA.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/ULA.sv                                ;         ;
; UC.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/UC.sv                                 ;         ;
; RAM.v                                 ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/RAM.v                                 ;         ;
; processador.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/processador.sv                        ;         ;
; PC.v                                  ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/PC.v                                  ;         ;
; muxtc.v                               ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/muxtc.v                               ;         ;
; MUXTB.v                               ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/MUXTB.v                               ;         ;
; MUXTA.v                               ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/MUXTA.v                               ;         ;
; BANCOREG.v                            ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/BANCOREG.v                            ;         ;
; extensor_bit.v                        ; yes             ; User Verilog HDL File                                 ; /home/aluno/Downloads/processador (1)_restored/extensor_bit.v                        ;         ;
; processador/RegisterOUT.sv            ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/processador/RegisterOUT.sv            ;         ;
; processador/modOut.sv                 ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv                 ;         ;
; processador/displayBcd.sv             ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/processador/displayBcd.sv             ;         ;
; dev.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/aluno/Downloads/processador (1)_restored/dev.sv                                ;         ;
; clock.sv                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/aluno/Downloads/processador (1)_restored/clock.sv                              ;         ;
; rom.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/aluno/Downloads/processador (1)_restored/rom.sv                                ;         ;
; programa.txt                          ; yes             ; Auto-Found File                                       ; /home/aluno/Downloads/processador (1)_restored/programa.txt                          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal201.inc                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/aglobal201.inc                          ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_os61.tdf                ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/altsyncram_os61.tdf                ;         ;
; db/processador.ram0_ROM_16bd8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/aluno/Downloads/processador (1)_restored/db/processador.ram0_ROM_16bd8.hdl.mif ;         ;
; db/altsyncram_48d1.tdf                ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/altsyncram_48d1.tdf                ;         ;
; lpm_divide.tdf                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                          ;         ;
; abs_divider.inc                       ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/abs_divider.inc                         ;         ;
; sign_div_unsign.inc                   ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;         ;
; db/lpm_divide_3bm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_3bm.tdf                 ;         ;
; db/sign_div_unsign_olh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_olh.tdf            ;         ;
; db/alt_u_div_47f.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_47f.tdf                  ;         ;
; db/add_sub_7pc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/add_sub_7pc.tdf                    ;         ;
; db/add_sub_8pc.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/add_sub_8pc.tdf                    ;         ;
; db/lpm_divide_6bm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_6bm.tdf                 ;         ;
; db/sign_div_unsign_rlh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_rlh.tdf            ;         ;
; db/alt_u_div_a7f.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_a7f.tdf                  ;         ;
; db/lpm_divide_ihm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_ihm.tdf                 ;         ;
; db/sign_div_unsign_akh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_akh.tdf            ;         ;
; db/alt_u_div_84f.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_84f.tdf                  ;         ;
; db/lpm_divide_gcm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_gcm.tdf                 ;         ;
; db/sign_div_unsign_5nh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_5nh.tdf            ;         ;
; db/alt_u_div_u9f.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_u9f.tdf                  ;         ;
; db/lpm_divide_vim.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_vim.tdf                 ;         ;
; db/sign_div_unsign_nlh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_nlh.tdf            ;         ;
; db/alt_u_div_27f.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_27f.tdf                  ;         ;
; db/lpm_divide_kcm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_kcm.tdf                 ;         ;
; db/sign_div_unsign_9nh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_9nh.tdf            ;         ;
; db/alt_u_div_6af.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_6af.tdf                  ;         ;
; db/lpm_divide_dkm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_dkm.tdf                 ;         ;
; db/sign_div_unsign_6nh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_6nh.tdf            ;         ;
; db/alt_u_div_v9f.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_v9f.tdf                  ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; multcore.inc                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; bypassff.inc                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mult_7dt.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/mult_7dt.tdf                       ;         ;
; db/lpm_divide_hkm.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_hkm.tdf                 ;         ;
; db/sign_div_unsign_anh.tdf            ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_anh.tdf            ;         ;
; db/alt_u_div_7af.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_7af.tdf                  ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 6,826                         ;
;                                             ;                               ;
; Total combinational functions               ; 5802                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 2827                          ;
;     -- 3 input functions                    ; 1490                          ;
;     -- <=2 input functions                  ; 1485                          ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 4392                          ;
;     -- arithmetic mode                      ; 1410                          ;
;                                             ;                               ;
; Total registers                             ; 1117                          ;
;     -- Dedicated logic registers            ; 1117                          ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 78                            ;
; Total memory bits                           ; 64000                         ;
;                                             ;                               ;
; Embedded Multiplier 9-bit elements          ; 6                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; processador:u_processador|clk ;
; Maximum fan-out                             ; 1152                          ;
; Total fan-out                               ; 22827                         ;
; Average fan-out                             ; 3.19                          ;
+---------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |dev                                         ; 5802 (0)            ; 1117 (0)                  ; 64000       ; 6            ; 0       ; 3         ; 78   ; 0            ; |dev                                                                                                                                                         ; dev                 ; work         ;
;    |processador:u_processador|               ; 5802 (66)           ; 1117 (0)                  ; 64000       ; 6            ; 0       ; 3         ; 0    ; 0            ; |dev|processador:u_processador                                                                                                                               ; processador         ; work         ;
;       |BANCOREG:T1|                          ; 1384 (1384)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|BANCOREG:T1                                                                                                                   ; BANCOREG            ; work         ;
;       |MUXTA:mux_OpB|                        ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|MUXTA:mux_OpB                                                                                                                 ; MUXTA               ; work         ;
;       |MUXTB:MUX_REG_ESCRITA|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|MUXTB:MUX_REG_ESCRITA                                                                                                         ; MUXTB               ; work         ;
;       |PC:program_counter|                   ; 67 (67)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|PC:program_counter                                                                                                            ; PC                  ; work         ;
;       |RAM:ram|                              ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|RAM:ram                                                                                                                       ; RAM                 ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|RAM:ram|altsyncram:ram_rtl_0                                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_48d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|RAM:ram|altsyncram:ram_rtl_0|altsyncram_48d1:auto_generated                                                                   ; altsyncram_48d1     ; work         ;
;       |ROM:rom|                              ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ROM:rom                                                                                                                       ; ROM                 ; work         ;
;          |altsyncram:rom_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ROM:rom|altsyncram:rom_rtl_0                                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_os61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ROM:rom|altsyncram:rom_rtl_0|altsyncram_os61:auto_generated                                                                   ; altsyncram_os61     ; work         ;
;       |UC:unidade_de_controle|               ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|UC:unidade_de_controle                                                                                                        ; UC                  ; work         ;
;       |ULA:ula|                              ; 1365 (244)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula                                                                                                                       ; ULA                 ; work         ;
;          |lpm_divide:Div0|                   ; 1093 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_hkm:auto_generated|  ; 1093 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm      ; work         ;
;                |sign_div_unsign_anh:divider| ; 1093 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_anh:divider                                             ; sign_div_unsign_anh ; work         ;
;                   |alt_u_div_7af:divider|    ; 1093 (1092)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider                       ; alt_u_div_7af       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_7af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;             |mult_7dt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |dev|processador:u_processador|ULA:ula|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt            ; work         ;
;       |clock:u_clock|                        ; 43 (43)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|clock:u_clock                                                                                                                 ; clock               ; work         ;
;       |displayBcd:displaybcd0|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|displayBcd:displaybcd0                                                                                                        ; displayBcd          ; work         ;
;       |displayBcd:displaybcd1|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|displayBcd:displaybcd1                                                                                                        ; displayBcd          ; work         ;
;       |displayBcd:displaybcd2|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|displayBcd:displaybcd2                                                                                                        ; displayBcd          ; work         ;
;       |displayBcd:displaybcd3|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|displayBcd:displaybcd3                                                                                                        ; displayBcd          ; work         ;
;       |muxtc:MUXTC|                          ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|muxtc:MUXTC                                                                                                                   ; muxtc               ; work         ;
;       |out:moduloOUT|                        ; 2685 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT                                                                                                                 ; out                 ; work         ;
;          |lpm_divide:Div0|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div0                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ihm:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                   ; lpm_divide_ihm      ; work         ;
;                |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_84f:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                 ; alt_u_div_84f       ; work         ;
;          |lpm_divide:Div1|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div1                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_vim:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                   ; lpm_divide_vim      ; work         ;
;                |sign_div_unsign_nlh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                       ; sign_div_unsign_nlh ; work         ;
;                   |alt_u_div_27f:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                 ; alt_u_div_27f       ; work         ;
;          |lpm_divide:Div2|                   ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div2                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_dkm:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                   ; lpm_divide_dkm      ; work         ;
;                |sign_div_unsign_6nh:divider| ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider                                       ; sign_div_unsign_6nh ; work         ;
;                   |alt_u_div_v9f:divider|    ; 127 (127)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_v9f:divider                 ; alt_u_div_v9f       ; work         ;
;          |lpm_divide:Mod0|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod0                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                                   ; lpm_divide_3bm      ; work         ;
;                |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                       ; sign_div_unsign_olh ; work         ;
;                   |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                 ; alt_u_div_47f       ; work         ;
;          |lpm_divide:Mod1|                   ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod1                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_6bm:auto_generated|  ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod1|lpm_divide_6bm:auto_generated                                                                   ; lpm_divide_6bm      ; work         ;
;                |sign_div_unsign_rlh:divider| ; 568 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                                       ; sign_div_unsign_rlh ; work         ;
;                   |alt_u_div_a7f:divider|    ; 568 (568)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                 ; alt_u_div_a7f       ; work         ;
;          |lpm_divide:Mod2|                   ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod2                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_gcm:auto_generated|  ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                                   ; lpm_divide_gcm      ; work         ;
;                |sign_div_unsign_5nh:divider| ; 703 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                       ; sign_div_unsign_5nh ; work         ;
;                   |alt_u_div_u9f:divider|    ; 703 (703)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                 ; alt_u_div_u9f       ; work         ;
;          |lpm_divide:Mod3|                   ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod3                                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_kcm:auto_generated|  ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod3|lpm_divide_kcm:auto_generated                                                                   ; lpm_divide_kcm      ; work         ;
;                |sign_div_unsign_9nh:divider| ; 798 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                       ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_6af:divider|    ; 798 (798)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|out:moduloOUT|lpm_divide:Mod3|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                 ; alt_u_div_6af       ; work         ;
;       |registerOUT:rOut|                     ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev|processador:u_processador|registerOUT:rOut                                                                                                              ; registerOUT         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; processador:u_processador|RAM:ram|altsyncram:ram_rtl_0|altsyncram_48d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1000         ; 32           ; 1000         ; 32           ; 32000 ; None                                  ;
; processador:u_processador|ROM:rom|altsyncram:rom_rtl_0|altsyncram_os61:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1000         ; 32           ; --           ; --           ; 32000 ; db/processador.ram0_ROM_16bd8.hdl.mif ;
+--------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1117  ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1088  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+-------------------------------------------------------+---------------------------------------------+------+
; Register Name                                         ; Megafunction                                ; Type ;
+-------------------------------------------------------+---------------------------------------------+------+
; processador:u_processador|ROM:rom|saida[0..31]        ; processador:u_processador|ROM:rom|rom_rtl_0 ; RAM  ;
; processador:u_processador|RAM:ram|dado_leitura[0..31] ; processador:u_processador|RAM:ram|ram_rtl_0 ; RAM  ;
+-------------------------------------------------------+---------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|registerOUT:rOut|current_value[31]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[0][23]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[1][23]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[2][12]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[3][13]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[4][9]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[5][25]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[6][1]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[7][8]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[8][29]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[9][9]             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[10][5]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[11][17]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[12][31]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[13][14]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[14][13]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[15][18]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[16][15]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[17][27]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[18][27]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[19][18]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[20][3]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[21][20]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[22][5]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[23][3]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[24][3]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[25][22]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[26][26]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[27][15]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[28][0]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[29][16]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[30][10]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|BANCOREG:T1|bancoReg[31][15]           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |dev|processador:u_processador|PC:program_counter|current_address[21] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |dev|processador:u_processador|MUXTB:MUX_REG_ESCRITA|Mux3             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |dev|processador:u_processador|muxtc:MUXTC|Mux0                       ;
; 7:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |dev|processador:u_processador|ULA:ula|Mux0                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |dev|processador:u_processador|BANCOREG:T1|Mux46                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |dev|processador:u_processador|BANCOREG:T1|Mux15                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:u_processador|ROM:rom|altsyncram:rom_rtl_0|altsyncram_os61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:u_processador|RAM:ram|altsyncram:ram_rtl_0|altsyncram_48d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|clock:u_clock ;
+----------------+------------------------------+--------------------------------------+
; Parameter Name ; Value                        ; Type                                 ;
+----------------+------------------------------+--------------------------------------+
; DIVISOR        ; 0000000001111010000100100000 ; Unsigned Binary                      ;
+----------------+------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|MUXTB:MUX_REG_ESCRITA ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; tam_dado       ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_OpB ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; tam_dado       ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_jump ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; tam_dado       ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_jr ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; tam_dado       ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|MUXTA:mux_branch ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; tam_dado       ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:u_processador|UC:unidade_de_controle ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; RUNNING        ; 0     ; Signed Integer                                                       ;
; HALTED         ; 1     ; Signed Integer                                                       ;
; WAITING_INPUT  ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|ROM:rom|altsyncram:rom_rtl_0 ;
+------------------------------------+---------------------------------------+----------------------------+
; Parameter Name                     ; Value                                 ; Type                       ;
+------------------------------------+---------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                    ;
; WIDTH_A                            ; 32                                    ; Untyped                    ;
; WIDTHAD_A                          ; 10                                    ; Untyped                    ;
; NUMWORDS_A                         ; 1000                                  ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                    ;
; WIDTH_B                            ; 1                                     ; Untyped                    ;
; WIDTHAD_B                          ; 1                                     ; Untyped                    ;
; NUMWORDS_B                         ; 1                                     ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                    ;
; BYTE_SIZE                          ; 8                                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                    ;
; INIT_FILE                          ; db/processador.ram0_ROM_16bd8.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_os61                       ; Untyped                    ;
+------------------------------------+---------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|RAM:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                     ;
; NUMWORDS_A                         ; 1000                 ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                     ;
; NUMWORDS_B                         ; 1000                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_48d1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|out:moduloOUT|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|ULA:ula|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------+
; Parameter Name                                 ; Value        ; Type                              ;
+------------------------------------------------+--------------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 32           ; Untyped                           ;
; LPM_WIDTHB                                     ; 32           ; Untyped                           ;
; LPM_WIDTHP                                     ; 64           ; Untyped                           ;
; LPM_WIDTHR                                     ; 64           ; Untyped                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                           ;
; LATENCY                                        ; 0            ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                           ;
; USE_EAB                                        ; OFF          ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                           ;
+------------------------------------------------+--------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:u_processador|ULA:ula|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; processador:u_processador|ROM:rom|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 1000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; processador:u_processador|RAM:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 1000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 32                                                     ;
;     -- NUMWORDS_B                         ; 1000                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 1                                                ;
; Entity Instance                       ; processador:u_processador|ULA:ula|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                               ;
;     -- LPM_WIDTHB                     ; 32                                               ;
;     -- LPM_WIDTHP                     ; 64                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                               ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|out:moduloOUT"                                                                                                                                                  ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controle     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; controle[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|UC:unidade_de_controle"                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; leMem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|extensor_bit:extensor3"                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[-1]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; entrada1        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (26 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; entrada1[25..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|extensor_bit:extensor2"                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sel[-1]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; entrada1        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (26 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; entrada1[25..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|extensor_bit:extensor1"                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sel             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; sel[-1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; entrada2        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; entrada2[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|MUXTB:MUX_REG_ESCRITA" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; c    ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|PC:program_counter" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; inc  ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:u_processador|clock:u_clock"                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 78                          ;
; cycloneiii_ff         ; 1117                        ;
;     ENA               ; 1056                        ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 28                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 5808                        ;
;     arith             ; 1410                        ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 1327                        ;
;     normal            ; 4398                        ;
;         0 data inputs ; 141                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 1260                        ;
;         3 data inputs ; 163                         ;
;         4 data inputs ; 2827                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 132.40                      ;
; Average LUT depth     ; 90.21                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Wed Sep 18 22:07:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ULA.sv
    Info (12023): Found entity 1: ULA File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file UC.sv
    Info (12023): Found entity 1: UC File: /home/aluno/Downloads/processador (1)_restored/UC.sv Line: 1
Warning (12019): Can't analyze file -- file ROM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file RAM.v
    Info (12023): Found entity 1: RAM File: /home/aluno/Downloads/processador (1)_restored/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processador.sv
    Info (12023): Found entity 1: processador File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PC.v
    Info (12023): Found entity 1: PC File: /home/aluno/Downloads/processador (1)_restored/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxtc.v
    Info (12023): Found entity 1: muxtc File: /home/aluno/Downloads/processador (1)_restored/muxtc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MUXTB.v
    Info (12023): Found entity 1: MUXTB File: /home/aluno/Downloads/processador (1)_restored/MUXTB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MUXTA.v
    Info (12023): Found entity 1: MUXTA File: /home/aluno/Downloads/processador (1)_restored/MUXTA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BANCOREG.v
    Info (12023): Found entity 1: BANCOREG File: /home/aluno/Downloads/processador (1)_restored/BANCOREG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extensor_bit.v
    Info (12023): Found entity 1: extensor_bit File: /home/aluno/Downloads/processador (1)_restored/extensor_bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processador/RegisterOUT.sv
    Info (12023): Found entity 1: registerOUT File: /home/aluno/Downloads/processador (1)_restored/processador/RegisterOUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processador/modOut.sv
    Info (12023): Found entity 1: out File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processador/displayBcd.sv
    Info (12023): Found entity 1: displayBcd File: /home/aluno/Downloads/processador (1)_restored/processador/displayBcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dev.sv
    Info (12023): Found entity 1: dev File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 1
Info (12127): Elaborating entity "dev" for the top level hierarchy
Warning (10858): Verilog HDL warning at dev.sv(16): object clk used but never assigned File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 16
Warning (10030): Net "clk" at dev.sv(16) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 16
Warning (10034): Output port "LEDR" at dev.sv(13) has no driver File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
Warning (10034): Output port "LEDG[8..5]" at dev.sv(15) has no driver File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
Warning (10034): Output port "LEDG[1..0]" at dev.sv(15) has no driver File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
Info (12128): Elaborating entity "processador" for hierarchy "processador:u_processador" File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 37
Warning (10036): Verilog HDL or VHDL warning at processador.sv(51): object "load" assigned a value but never read File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 51
Warning (12125): Using design file clock.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock File: /home/aluno/Downloads/processador (1)_restored/clock.sv Line: 1
Info (12128): Elaborating entity "clock" for hierarchy "processador:u_processador|clock:u_clock" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 18
Info (12128): Elaborating entity "PC" for hierarchy "processador:u_processador|PC:program_counter" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 80
Warning (12125): Using design file rom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ROM File: /home/aluno/Downloads/processador (1)_restored/rom.sv Line: 1
Info (12128): Elaborating entity "ROM" for hierarchy "processador:u_processador|ROM:rom" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 95
Warning (10850): Verilog HDL warning at rom.sv(10): number of words (7) in memory file does not match the number of elements in the address range [0:999] File: /home/aluno/Downloads/processador (1)_restored/rom.sv Line: 10
Warning (10030): Net "rom.data_a" at rom.sv(7) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/processador (1)_restored/rom.sv Line: 7
Warning (10030): Net "rom.waddr_a" at rom.sv(7) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/processador (1)_restored/rom.sv Line: 7
Warning (10030): Net "rom.we_a" at rom.sv(7) has no driver or initial value, using a default initial value '0' File: /home/aluno/Downloads/processador (1)_restored/rom.sv Line: 7
Info (12128): Elaborating entity "MUXTB" for hierarchy "processador:u_processador|MUXTB:MUX_REG_ESCRITA" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 109
Warning (10230): Verilog HDL assignment warning at MUXTB.v(11): truncated value with size 32 to match size of target (5) File: /home/aluno/Downloads/processador (1)_restored/MUXTB.v Line: 11
Warning (10270): Verilog HDL Case Statement warning at MUXTB.v(12): incomplete case statement has no default case item File: /home/aluno/Downloads/processador (1)_restored/MUXTB.v Line: 12
Info (12128): Elaborating entity "BANCOREG" for hierarchy "processador:u_processador|BANCOREG:T1" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 125
Info (12128): Elaborating entity "MUXTA" for hierarchy "processador:u_processador|MUXTA:mux_OpB" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 137
Info (12128): Elaborating entity "ULA" for hierarchy "processador:u_processador|ULA:ula" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 152
Warning (10270): Verilog HDL Case Statement warning at ULA.sv(16): incomplete case statement has no default case item File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 16
Info (12128): Elaborating entity "RAM" for hierarchy "processador:u_processador|RAM:ram" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 166
Info (12128): Elaborating entity "extensor_bit" for hierarchy "processador:u_processador|extensor_bit:extensor1" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 202
Info (12128): Elaborating entity "UC" for hierarchy "processador:u_processador|UC:unidade_de_controle" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 257
Info (12128): Elaborating entity "muxtc" for hierarchy "processador:u_processador|muxtc:MUXTC" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 268
Info (12128): Elaborating entity "registerOUT" for hierarchy "processador:u_processador|registerOUT:rOut" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 283
Info (12128): Elaborating entity "out" for hierarchy "processador:u_processador|out:moduloOUT" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 298
Warning (10230): Verilog HDL assignment warning at modOut.sv(8): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 8
Warning (10230): Verilog HDL assignment warning at modOut.sv(9): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
Warning (10230): Verilog HDL assignment warning at modOut.sv(10): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
Warning (10230): Verilog HDL assignment warning at modOut.sv(11): truncated value with size 32 to match size of target (4) File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
Info (12128): Elaborating entity "displayBcd" for hierarchy "processador:u_processador|displayBcd:displaybcd0" File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 304
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer processador:u_processador|clk File: /home/aluno/Downloads/processador (1)_restored/processador.sv Line: 22
Warning (276027): Inferred dual-clock RAM node "processador:u_processador|RAM:ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processador:u_processador|ROM:rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1000
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/processador.ram0_ROM_16bd8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processador:u_processador|RAM:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1000
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Mod0" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 8
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Mod1" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Div0" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Mod2" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Div1" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Mod3" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|out:moduloOUT|Div2" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "processador:u_processador|ULA:ula|Mult0" File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "processador:u_processador|ULA:ula|Div0" File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 21
Info (12130): Elaborated megafunction instantiation "processador:u_processador|ROM:rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "processador:u_processador|ROM:rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1000"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/processador.ram0_ROM_16bd8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_os61.tdf
    Info (12023): Found entity 1: altsyncram_os61 File: /home/aluno/Downloads/processador (1)_restored/db/altsyncram_os61.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/aluno/Downloads/processador (1)_restored/db/processador.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/aluno/Downloads/processador (1)_restored/db/processador.ram0_ROM_16bd8.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "processador:u_processador|RAM:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "processador:u_processador|RAM:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1000"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_48d1.tdf
    Info (12023): Found entity 1: altsyncram_48d1 File: /home/aluno/Downloads/processador (1)_restored/db/altsyncram_48d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Mod0" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 8
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Mod0" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 8
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/aluno/Downloads/processador (1)_restored/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/aluno/Downloads/processador (1)_restored/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Mod1" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Mod1" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_6bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_a7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Div0" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Div0" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_ihm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_84f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Mod2" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Mod2" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_gcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_u9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Div1" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Div1" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Mod3" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Mod3" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_kcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_6af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processador:u_processador|out:moduloOUT|lpm_divide:Div2" File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
Info (12133): Instantiated megafunction "processador:u_processador|out:moduloOUT|lpm_divide:Div2" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/processador/modOut.sv Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_dkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf
    Info (12023): Found entity 1: alt_u_div_v9f File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_v9f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "processador:u_processador|ULA:ula|lpm_mult:Mult0" File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 20
Info (12133): Instantiated megafunction "processador:u_processador|ULA:ula|lpm_mult:Mult0" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/aluno/Downloads/processador (1)_restored/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "processador:u_processador|ULA:ula|lpm_divide:Div0" File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 21
Info (12133): Instantiated megafunction "processador:u_processador|ULA:ula|lpm_divide:Div0" with the following parameter: File: /home/aluno/Downloads/processador (1)_restored/ULA.sv Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/aluno/Downloads/processador (1)_restored/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: /home/aluno/Downloads/processador (1)_restored/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: /home/aluno/Downloads/processador (1)_restored/db/alt_u_div_7af.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "processador:u_processador|ULA:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/aluno/Downloads/processador (1)_restored/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "processador:u_processador|ULA:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/aluno/Downloads/processador (1)_restored/db/mult_7dt.tdf Line: 91
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 13
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/aluno/Downloads/processador (1)_restored/output_files/processador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/aluno/Downloads/processador (1)_restored/dev.sv Line: 11
Info (21057): Implemented 7006 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 6858 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Wed Sep 18 22:08:31 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/aluno/Downloads/processador (1)_restored/output_files/processador.map.smsg.


