#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May  9 16:59:12 2022
# Process ID: 88774
# Current directory: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16
# Command line: vivado
# Log file: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado.log
# Journal file: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips NIT_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
catch { config_ip_cache -export [get_ips -all NIT_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -no_script -sync -force -quiet
reset_run NIT_bram_synth_1
launch_runs NIT_bram_synth_1 -jobs 24
wait_on_run NIT_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips PFT_partial_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
catch { config_ip_cache -export [get_ips -all PFT_partial_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -no_script -sync -force -quiet
reset_run PFT_partial_bram_synth_1
launch_runs PFT_partial_bram_synth_1 -jobs 24
wait_on_run PFT_partial_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/Top_GB_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/Top_NIT.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/Top_GB_weight.txt}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_design
launch_simulation
source top.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_output_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_AU.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_controller.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_NIT.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_input_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_controls.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_controller.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_sram.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short_sram.v}
update_compile_order -fileset sim_1
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
launch_simulation
source tb_top.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
launch_simulation
source tb_top.tcl
relaunch_sim
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/PFT_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_short_sram_weight.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/sram_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_long_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_short_sram_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_long_weight.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/NIT_input.txt}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_systolic_short_sram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_systolic_short_sram.tcl
relaunch_sim
close_sim
launch_simulation
source tb_systolic_short_sram.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_top.tcl
relaunch_sim
current_sim simulation_5
close_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
close_sim
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
