// Seed: 1074459655
module module_0 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    output supply0 id_3
);
  assign id_2 = 1 * 1'h0 - 1;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  logic id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output logic id_6
);
  always @(id_1 * "" == 1)
    #1 begin
      if (id_5) begin
        id_6 = id_4 - 1;
        assume (1);
        id_0 = id_2 ? 1 : 1;
      end else begin
        id_0 <= id_2;
        id_6 <= 1;
      end
    end
  module_0(
      id_4, id_5, id_3, id_3
  );
endmodule
