set_property PACKAGE_PIN AV35 [get_ports sys_reset]
###set_property LOC AV35 [get_ports sys_reset]
set_property IOSTANDARD LVCMOS18 [get_ports sys_reset]
set_property PULLUP true [get_ports sys_reset]
set_property PACKAGE_PIN AB8 [get_ports sys_clkp]
set_property PACKAGE_PIN AB7 [get_ports sys_clkn]


#User clock, default at 156.25M
#set_property LOC AK34 [get_ports clk_ref_p]
#set_property LOC AL34 [get_ports clk_ref_n]

#SFP0 Pins
#set_property PACKAGE_PIN AN6 [get_ports rxp]
#set_property PACKAGE_PIN AP4 [get_ports txp]
#set_property PACKAGE_PIN AN5 [get_ports rxn]
#set_property PACKAGE_PIN AP3 [get_ports txn]


## XGEMAC & 10GBASE-R constraints

##---------------------------------------------------------------------------------------
## 10GBASE-R constraints
##---------------------------------------------------------------------------------------
## SFP+ Cage mapping on VC709
# P2 --> X1Y13
# P3 --> X1Y12
# P4 --> X1Y14
# P5 --> X1Y15
## GT placement ## MGT_BANK_113


#set_property LOC GTHE2_CHANNEL_X1Y12 [get_cells inst/xge_sub_i/axi_10g_ethernet_0/ten_gig_eth_pcs_pma/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_init_i/gt0_gtwizard_10gbaser_i/gt0_gtwizard_10gbaser_i/gthe2_i]
#set_property LOC GTHE2_CHANNEL_X1Y13 [get_cells network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]
#set_property LOC GTHE2_CHANNEL_X1Y14 [get_cells network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]
#set_property LOC GTHE2_CHANNEL_X1Y15 [get_cells network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]

# Timing

# Needed by 10GBASE-R IP XDC
#create_clock -period 6.400 -name clk156 [get_pins inst/xge_sub_i/axi_10g_ethernet_0/ten_gig_eth_pcs_pma/inst/ten_gig_eth_pcs_pma_block_i/localclocking_i/clk156_i]
#create_clock -period 3.103 -name xphy_rxusrclkout0 [get_pins inst/xge_sub_i/axi_10g_ethernet_0/ten_gig_eth_pcs_pma/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK]
#create_clock -period 3.103 -name xphy_txusrclkout0 [get_pins inst/xge_sub_i/axi_10g_ethernet_0/ten_gig_eth_pcs_pma/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK]
#create_clock -name xphy_rxusrclkout1 -period 3.103 [get_pins inst/xge_sub_i/axi_10g_ethernet_0/ten_gig_eth_pcs_pma/inst/xge_sub_ten_gig_eth_mac_0_core/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK]
#create_clock -name xphy_txusrclkout1 -period 3.103 [get_pins inst/xge_sub_i/axi_10g_ethernet_0/ten_gig_eth_pcs_pma/inst/xge_sub_ten_gig_eth_mac_0_core/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK]
#create_clock -name xphy_rxusrclkout2 -period 3.103 [get_pins network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK]
#create_clock -name xphy_txusrclkout2 -period 3.103 [get_pins network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK]
#create_clock -name xphy_rxusrclkout3 -period 3.103 [get_pins network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK]
#create_clock -name xphy_txusrclkout3 -period 3.103 [get_pins network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK]





###set_property LOC IBUFDS_GTE2_X1Y11 [get_cells refclk_ibuf]
###create_clock -name sys_clk -period 10 [get_pins refclk_ibuf/O]
#create_clock -name sys_clk -period 10  [get_pins vc709_pcie_x8_gen3_i/pipe_txoutclk_out]


###create_generated_clock -name clk_125mhz_mux \
###                        -source [get_pins ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0] \
###                        -divide_by 1 \
###                        [get_pins ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O]

####create_generated_clock -name clk_250mhz_mux \
###                        -source [get_pins ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1] \
###                        -divide_by 1 -add -master_clock [get_clocks -of [get_pins ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1]] \
###                        [get_pins ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O]

#set_clock_groups -name pcieclkmux -physically_exclusive -group clk_125mhz_mux -group clk_250mhz_mux

#set_false_path -to [get_pins {ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S*}]
#set_false_path -from [get_ports sys_rst_n]
###
#create_debug_core u_ila_0 labtools_ila_v3
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list pcie2axilite_sub_i/pcie3_7x_0_user_clk]]
#set_property port_width 32 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_ARADDR[0]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[1]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[2]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[3]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[4]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[5]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[6]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[7]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[8]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[9]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[10]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[11]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[12]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[13]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[14]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[15]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[16]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[17]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[18]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[19]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[20]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[21]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[22]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[23]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[24]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[25]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[26]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[27]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[28]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[29]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[30]} {pcie2axilite_sub_i/s00_axi_1_ARADDR[31]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 32 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_AWADDR[0]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[1]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[2]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[3]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[4]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[5]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[6]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[7]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[8]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[9]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[10]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[11]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[12]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[13]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[14]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[15]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[16]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[17]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[18]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[19]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[20]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[21]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[22]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[23]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[24]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[25]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[26]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[27]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[28]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[29]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[30]} {pcie2axilite_sub_i/s00_axi_1_AWADDR[31]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 2 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_BRESP[0]} {pcie2axilite_sub_i/s00_axi_1_BRESP[1]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 32 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_RDATA[0]} {pcie2axilite_sub_i/s00_axi_1_RDATA[1]} {pcie2axilite_sub_i/s00_axi_1_RDATA[2]} {pcie2axilite_sub_i/s00_axi_1_RDATA[3]} {pcie2axilite_sub_i/s00_axi_1_RDATA[4]} {pcie2axilite_sub_i/s00_axi_1_RDATA[5]} {pcie2axilite_sub_i/s00_axi_1_RDATA[6]} {pcie2axilite_sub_i/s00_axi_1_RDATA[7]} {pcie2axilite_sub_i/s00_axi_1_RDATA[8]} {pcie2axilite_sub_i/s00_axi_1_RDATA[9]} {pcie2axilite_sub_i/s00_axi_1_RDATA[10]} {pcie2axilite_sub_i/s00_axi_1_RDATA[11]} {pcie2axilite_sub_i/s00_axi_1_RDATA[12]} {pcie2axilite_sub_i/s00_axi_1_RDATA[13]} {pcie2axilite_sub_i/s00_axi_1_RDATA[14]} {pcie2axilite_sub_i/s00_axi_1_RDATA[15]} {pcie2axilite_sub_i/s00_axi_1_RDATA[16]} {pcie2axilite_sub_i/s00_axi_1_RDATA[17]} {pcie2axilite_sub_i/s00_axi_1_RDATA[18]} {pcie2axilite_sub_i/s00_axi_1_RDATA[19]} {pcie2axilite_sub_i/s00_axi_1_RDATA[20]} {pcie2axilite_sub_i/s00_axi_1_RDATA[21]} {pcie2axilite_sub_i/s00_axi_1_RDATA[22]} {pcie2axilite_sub_i/s00_axi_1_RDATA[23]} {pcie2axilite_sub_i/s00_axi_1_RDATA[24]} {pcie2axilite_sub_i/s00_axi_1_RDATA[25]} {pcie2axilite_sub_i/s00_axi_1_RDATA[26]} {pcie2axilite_sub_i/s00_axi_1_RDATA[27]} {pcie2axilite_sub_i/s00_axi_1_RDATA[28]} {pcie2axilite_sub_i/s00_axi_1_RDATA[29]} {pcie2axilite_sub_i/s00_axi_1_RDATA[30]} {pcie2axilite_sub_i/s00_axi_1_RDATA[31]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 2 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_RRESP[0]} {pcie2axilite_sub_i/s00_axi_1_RRESP[1]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 32 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_WDATA[0]} {pcie2axilite_sub_i/s00_axi_1_WDATA[1]} {pcie2axilite_sub_i/s00_axi_1_WDATA[2]} {pcie2axilite_sub_i/s00_axi_1_WDATA[3]} {pcie2axilite_sub_i/s00_axi_1_WDATA[4]} {pcie2axilite_sub_i/s00_axi_1_WDATA[5]} {pcie2axilite_sub_i/s00_axi_1_WDATA[6]} {pcie2axilite_sub_i/s00_axi_1_WDATA[7]} {pcie2axilite_sub_i/s00_axi_1_WDATA[8]} {pcie2axilite_sub_i/s00_axi_1_WDATA[9]} {pcie2axilite_sub_i/s00_axi_1_WDATA[10]} {pcie2axilite_sub_i/s00_axi_1_WDATA[11]} {pcie2axilite_sub_i/s00_axi_1_WDATA[12]} {pcie2axilite_sub_i/s00_axi_1_WDATA[13]} {pcie2axilite_sub_i/s00_axi_1_WDATA[14]} {pcie2axilite_sub_i/s00_axi_1_WDATA[15]} {pcie2axilite_sub_i/s00_axi_1_WDATA[16]} {pcie2axilite_sub_i/s00_axi_1_WDATA[17]} {pcie2axilite_sub_i/s00_axi_1_WDATA[18]} {pcie2axilite_sub_i/s00_axi_1_WDATA[19]} {pcie2axilite_sub_i/s00_axi_1_WDATA[20]} {pcie2axilite_sub_i/s00_axi_1_WDATA[21]} {pcie2axilite_sub_i/s00_axi_1_WDATA[22]} {pcie2axilite_sub_i/s00_axi_1_WDATA[23]} {pcie2axilite_sub_i/s00_axi_1_WDATA[24]} {pcie2axilite_sub_i/s00_axi_1_WDATA[25]} {pcie2axilite_sub_i/s00_axi_1_WDATA[26]} {pcie2axilite_sub_i/s00_axi_1_WDATA[27]} {pcie2axilite_sub_i/s00_axi_1_WDATA[28]} {pcie2axilite_sub_i/s00_axi_1_WDATA[29]} {pcie2axilite_sub_i/s00_axi_1_WDATA[30]} {pcie2axilite_sub_i/s00_axi_1_WDATA[31]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 4 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list {pcie2axilite_sub_i/s00_axi_1_WSTRB[0]} {pcie2axilite_sub_i/s00_axi_1_WSTRB[1]} {pcie2axilite_sub_i/s00_axi_1_WSTRB[2]} {pcie2axilite_sub_i/s00_axi_1_WSTRB[3]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 256 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[0]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[1]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[2]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[3]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[4]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[5]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[6]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[7]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[8]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[9]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[10]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[11]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[12]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[13]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[14]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[15]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[16]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[17]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[18]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[19]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[20]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[21]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[22]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[23]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[24]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[25]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[26]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[27]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[28]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[29]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[30]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[31]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[32]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[33]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[34]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[35]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[36]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[37]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[38]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[39]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[40]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[41]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[42]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[43]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[44]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[45]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[46]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[47]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[48]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[49]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[50]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[51]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[52]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[53]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[54]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[55]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[56]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[57]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[58]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[59]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[60]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[61]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[62]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[63]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[64]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[65]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[66]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[67]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[68]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[69]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[70]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[71]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[72]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[73]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[74]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[75]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[76]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[77]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[78]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[79]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[80]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[81]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[82]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[83]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[84]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[85]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[86]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[87]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[88]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[89]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[90]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[91]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[92]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[93]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[94]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[95]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[96]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[97]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[98]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[99]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[100]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[101]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[102]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[103]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[104]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[105]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[106]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[107]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[108]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[109]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[110]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[111]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[112]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[113]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[114]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[115]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[116]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[117]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[118]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[119]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[120]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[121]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[122]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[123]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[124]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[125]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[126]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[127]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[128]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[129]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[130]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[131]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[132]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[133]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[134]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[135]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[136]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[137]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[138]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[139]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[140]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[141]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[142]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[143]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[144]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[145]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[146]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[147]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[148]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[149]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[150]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[151]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[152]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[153]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[154]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[155]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[156]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[157]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[158]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[159]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[160]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[161]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[162]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[163]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[164]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[165]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[166]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[167]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[168]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[169]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[170]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[171]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[172]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[173]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[174]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[175]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[176]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[177]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[178]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[179]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[180]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[181]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[182]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[183]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[184]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[185]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[186]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[187]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[188]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[189]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[190]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[191]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[192]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[193]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[194]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[195]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[196]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[197]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[198]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[199]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[200]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[201]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[202]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[203]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[204]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[205]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[206]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[207]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[208]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[209]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[210]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[211]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[212]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[213]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[214]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[215]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[216]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[217]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[218]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[219]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[220]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[221]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[222]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[223]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[224]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[225]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[226]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[227]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[228]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[229]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[230]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[231]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[232]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[233]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[234]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[235]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[236]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[237]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[238]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[239]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[240]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[241]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[242]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[243]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[244]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[245]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[246]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[247]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[248]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[249]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[250]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[251]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[252]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[253]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[254]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TDATA[255]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 85 [get_debug_ports u_ila_0/probe8]
#connect_debug_port u_ila_0/probe8 [get_nets [list {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[0]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[1]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[2]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[3]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[4]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[5]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[6]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[7]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[8]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[9]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[10]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[11]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[12]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[13]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[14]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[15]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[16]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[17]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[18]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[19]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[20]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[21]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[22]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[23]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[24]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[25]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[26]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[27]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[28]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[29]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[30]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[31]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[32]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[33]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[34]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[35]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[36]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[37]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[38]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[39]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[40]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[41]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[42]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[43]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[44]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[45]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[46]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[47]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[48]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[49]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[50]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[51]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[52]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[53]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[54]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[55]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[56]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[57]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[58]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[59]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[60]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[61]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[62]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[63]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[64]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[65]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[66]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[67]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[68]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[69]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[70]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[71]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[72]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[73]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[74]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[75]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[76]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[77]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[78]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[79]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[80]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[81]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[82]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[83]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TUSER[84]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 8 [get_debug_ports u_ila_0/probe9]
#connect_debug_port u_ila_0/probe9 [get_nets [list {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[0]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[1]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[2]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[3]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[4]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[5]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[6]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TKEEP[7]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 22 [get_debug_ports u_ila_0/probe10]
#connect_debug_port u_ila_0/probe10 [get_nets [list {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[0]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[1]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[2]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[3]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[4]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[5]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[6]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[7]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[8]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[9]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[10]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[11]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[12]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[13]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[14]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[15]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[16]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[17]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[18]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[19]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[20]} {pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TREADY[21]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 256 [get_debug_ports u_ila_0/probe11]
#connect_debug_port u_ila_0/probe11 [get_nets [list {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[0]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[1]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[2]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[3]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[4]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[5]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[6]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[7]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[8]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[9]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[10]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[11]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[12]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[13]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[14]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[15]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[16]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[17]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[18]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[19]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[20]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[21]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[22]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[23]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[24]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[25]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[26]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[27]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[28]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[29]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[30]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[31]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[32]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[33]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[34]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[35]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[36]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[37]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[38]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[39]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[40]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[41]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[42]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[43]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[44]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[45]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[46]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[47]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[48]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[49]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[50]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[51]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[52]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[53]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[54]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[55]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[56]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[57]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[58]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[59]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[60]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[61]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[62]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[63]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[64]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[65]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[66]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[67]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[68]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[69]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[70]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[71]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[72]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[73]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[74]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[75]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[76]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[77]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[78]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[79]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[80]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[81]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[82]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[83]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[84]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[85]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[86]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[87]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[88]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[89]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[90]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[91]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[92]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[93]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[94]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[95]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[96]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[97]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[98]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[99]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[100]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[101]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[102]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[103]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[104]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[105]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[106]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[107]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[108]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[109]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[110]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[111]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[112]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[113]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[114]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[115]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[116]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[117]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[118]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[119]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[120]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[121]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[122]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[123]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[124]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[125]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[126]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[127]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[128]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[129]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[130]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[131]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[132]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[133]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[134]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[135]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[136]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[137]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[138]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[139]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[140]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[141]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[142]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[143]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[144]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[145]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[146]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[147]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[148]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[149]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[150]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[151]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[152]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[153]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[154]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[155]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[156]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[157]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[158]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[159]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[160]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[161]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[162]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[163]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[164]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[165]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[166]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[167]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[168]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[169]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[170]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[171]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[172]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[173]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[174]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[175]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[176]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[177]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[178]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[179]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[180]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[181]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[182]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[183]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[184]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[185]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[186]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[187]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[188]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[189]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[190]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[191]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[192]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[193]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[194]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[195]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[196]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[197]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[198]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[199]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[200]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[201]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[202]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[203]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[204]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[205]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[206]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[207]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[208]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[209]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[210]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[211]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[212]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[213]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[214]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[215]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[216]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[217]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[218]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[219]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[220]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[221]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[222]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[223]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[224]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[225]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[226]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[227]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[228]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[229]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[230]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[231]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[232]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[233]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[234]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[235]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[236]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[237]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[238]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[239]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[240]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[241]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[242]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[243]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[244]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[245]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[246]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[247]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[248]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[249]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[250]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[251]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[252]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[253]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[254]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TDATA[255]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 33 [get_debug_ports u_ila_0/probe12]
#connect_debug_port u_ila_0/probe12 [get_nets [list {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[0]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[1]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[2]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[3]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[4]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[5]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[6]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[7]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[8]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[9]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[10]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[11]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[12]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[13]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[14]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[15]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[16]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[17]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[18]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[19]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[20]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[21]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[22]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[23]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[24]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[25]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[26]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[27]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[28]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[29]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[30]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[31]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TUSER[32]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 4 [get_debug_ports u_ila_0/probe13]
#connect_debug_port u_ila_0/probe13 [get_nets [list {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TKEEP[0]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TKEEP[1]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TKEEP[2]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TKEEP[3]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 4 [get_debug_ports u_ila_0/probe14]
#connect_debug_port u_ila_0/probe14 [get_nets [list {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TREADY[0]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TREADY[1]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TREADY[2]} {pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TREADY[3]}]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe15]
#connect_debug_port u_ila_0/probe15 [get_nets [list pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TLAST]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe16]
#connect_debug_port u_ila_0/probe16 [get_nets [list pcie2axilite_sub_i/pcie3_7x_0_m_axis_cq_TVALID]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe17]
#connect_debug_port u_ila_0/probe17 [get_nets [list pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TLAST]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe18]
#connect_debug_port u_ila_0/probe18 [get_nets [list pcie2axilite_sub_i/pcie_2_axilite_0_m_axis_cc_TVALID]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe19]
#connect_debug_port u_ila_0/probe19 [get_nets [list pcie2axilite_sub_i/s00_axi_1_ARREADY]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe20]
#connect_debug_port u_ila_0/probe20 [get_nets [list pcie2axilite_sub_i/s00_axi_1_ARVALID]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe21]
#connect_debug_port u_ila_0/probe21 [get_nets [list pcie2axilite_sub_i/s00_axi_1_AWREADY]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe22]
#connect_debug_port u_ila_0/probe22 [get_nets [list pcie2axilite_sub_i/s00_axi_1_AWVALID]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe23]
#connect_debug_port u_ila_0/probe23 [get_nets [list pcie2axilite_sub_i/s00_axi_1_BVALID]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe24]
#connect_debug_port u_ila_0/probe24 [get_nets [list pcie2axilite_sub_i/s00_axi_1_RREADY]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe25]
#connect_debug_port u_ila_0/probe25 [get_nets [list pcie2axilite_sub_i/s00_axi_1_RVALID]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe26]
#connect_debug_port u_ila_0/probe26 [get_nets [list pcie2axilite_sub_i/s00_axi_1_WREADY]]
#create_debug_port u_ila_0 probe
#set_property port_width 1 [get_debug_ports u_ila_0/probe27]
#connect_debug_port u_ila_0/probe27 [get_nets [list pcie2axilite_sub_i/s00_axi_1_WVALID]]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
