// Seed: 1618759830
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
endmodule
module module_2 (
    input logic id_0,
    input wand id_1,
    output logic id_2,
    input supply1 id_3,
    output wor id_4
);
  assign id_2 = id_0;
  initial begin
    id_2 = id_0;
    id_2 <= {id_0, id_3 !== id_3};
  end
  module_0();
endmodule
