Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 31 20:20:46 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.689     -324.336                     48                  284        0.063        0.000                      0                  284        0.539        0.000                       0                   218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 1.347}        2.694           371.206         
  cEng_pixel    {0.000 6.735}        13.470          74.241          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          37.194        0.000                      0                   32        0.252        0.000                      0                   32       10.833        0.000                       0                    34  
  cEng_5xpixel       -0.097       -0.579                      6                   48        0.175        0.000                      0                   48        0.539        0.000                       0                    46  
  cEng_pixel          2.717        0.000                      0                  198        0.131        0.000                      0                  198        5.755        0.000                       0                   136  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cEng_pixel    cEng_5xpixel        0.073        0.000                      0                   30        0.063        0.000                      0                   30  
sys_clk_pin   cEng_pixel         -9.689     -323.757                     42                   42        0.149        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       37.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.194ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.312ns (31.601%)  route 2.840ns (68.399%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.580 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.580    count_reg[20]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.914 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.638     9.551    count_reg[24]_i_1_n_6
    SLICE_X51Y44         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.041    
                         clock uncertainty           -0.035    47.005    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)       -0.260    46.745    count_reg[25]
  -------------------------------------------------------------------
                         required time                         46.745    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                 37.194    

Slack (MET) :             37.305ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.200ns (29.525%)  route 2.864ns (70.475%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.580 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.580    count_reg[20]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.802 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.662     9.464    count_reg[24]_i_1_n_7
    SLICE_X51Y43         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.041    
                         clock uncertainty           -0.035    47.005    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)       -0.236    46.769    count_reg[24]
  -------------------------------------------------------------------
                         required time                         46.769    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                 37.305    

Slack (MET) :             37.368ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.828ns (20.437%)  route 3.223ns (79.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.430 r  count_reg[20]_i_1/O[2]
                         net (fo=2, routed)           1.021     9.451    count_reg[20]_i_1_n_5
    SLICE_X65Y44         FDRE                                         r  count_reg[22]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[22]_replica/C
                         clock pessimism              0.273    47.094    
                         clock uncertainty           -0.035    47.058    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)       -0.239    46.819    count_reg[22]_replica
  -------------------------------------------------------------------
                         required time                         46.819    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 37.368    

Slack (MET) :             37.390ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.217ns (30.648%)  route 2.754ns (69.352%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.580 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.580    count_reg[20]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.819 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.552     9.371    count_reg[24]_i_1_n_5
    SLICE_X53Y44         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.041    
                         clock uncertainty           -0.035    47.005    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)       -0.245    46.760    count_reg[26]
  -------------------------------------------------------------------
                         required time                         46.760    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 37.390    

Slack (MET) :             37.757ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.932ns (25.652%)  route 2.701ns (74.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.476     8.534 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.499     9.033    count_reg[20]_i_1_n_4
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.312    47.066    
                         clock uncertainty           -0.035    47.030    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)       -0.240    46.790    count_reg[23]
  -------------------------------------------------------------------
                         required time                         46.790    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 37.757    

Slack (MET) :             37.788ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.016%)  route 2.769ns (76.984%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.430 r  count_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.567     8.997    count_reg[20]_i_1_n_5
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.312    47.066    
                         clock uncertainty           -0.035    47.030    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)       -0.245    46.785    count_reg[22]
  -------------------------------------------------------------------
                         required time                         46.785    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                 37.788    

Slack (MET) :             38.097ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.920ns (57.854%)  route 1.399ns (42.146%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.397    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     5.853 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.333    count_reg_n_0_[1]
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.007 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    count_reg[0]_i_1_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    count_reg[4]_i_1_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    count_reg[8]_i_1_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    count_reg[12]_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    count_reg[16]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.797 r  count_reg[20]_i_1/O[1]
                         net (fo=3, routed)           0.918     8.715    count_reg[20]_i_1_n_6
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
                         clock pessimism              0.273    47.094    
                         clock uncertainty           -0.035    47.058    
    SLICE_X62Y45         FDRE (Setup_fdre_C_D)       -0.246    46.812    count_reg[21]_replica_1
  -------------------------------------------------------------------
                         required time                         46.812    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 38.097    

Slack (MET) :             38.103ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.920ns (59.065%)  route 1.331ns (40.935%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 46.753 - 41.666 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.570     5.397    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     5.853 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.333    count_reg_n_0_[1]
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.007 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    count_reg[0]_i_1_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    count_reg[4]_i_1_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    count_reg[8]_i_1_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    count_reg[12]_i_1_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    count_reg[16]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.797 r  count_reg[20]_i_1/O[1]
                         net (fo=3, routed)           0.850     8.647    count_reg[20]_i_1_n_6
    SLICE_X51Y42         FDRE                                         r  count_reg[21]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.454    46.753    CLK24MHZ_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  count_reg[21]_replica/C
                         clock pessimism              0.273    47.026    
                         clock uncertainty           -0.035    46.990    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)       -0.240    46.750    count_reg[21]_replica
  -------------------------------------------------------------------
                         required time                         46.750    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 38.103    

Slack (MET) :             38.136ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.315ns (37.387%)  route 2.202ns (62.613%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.580 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.580    count_reg[20]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.694 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.694    count_reg[24]_i_1_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.917 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.917    count_reg[28]_i_1_n_7
    SLICE_X55Y45         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.273    47.027    
                         clock uncertainty           -0.035    46.991    
    SLICE_X55Y45         FDRE (Setup_fdre_C_D)        0.062    47.053    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.053    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 38.136    

Slack (MET) :             38.160ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.291ns (36.957%)  route 2.202ns (63.043%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 46.754 - 41.666 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573     5.400    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.856 r  count_reg[22]/Q
                         net (fo=8, routed)           2.202     8.058    count_reg[22]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.580 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.580    count_reg[20]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.893 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.893    count_reg[24]_i_1_n_4
    SLICE_X55Y44         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.455    46.754    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.273    47.027    
                         clock uncertainty           -0.035    46.991    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.062    47.053    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.053    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 38.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.868    count_reg_n_0_[11]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.976 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    count_reg[8]_i_1_n_4
    SLICE_X55Y40         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.868    count_reg_n_0_[19]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.976 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    count_reg[16]_i_1_n_4
    SLICE_X55Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.618    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.867    count_reg_n_0_[3]
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.975 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    count_reg[0]_i_1_n_4
    SLICE_X55Y38         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.143    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.525     1.618    
    SLICE_X55Y38         FDRE (Hold_fdre_C_D)         0.105     1.723    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.618    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.867    count_reg_n_0_[7]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.975 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    count_reg[4]_i_1_n_4
    SLICE_X55Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.143    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.618    
    SLICE_X55Y39         FDRE (Hold_fdre_C_D)         0.105     1.723    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.865    count_reg_n_0_[12]
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.980 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    count_reg[12]_i_1_n_7
    SLICE_X55Y41         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.865    count_reg_n_0_[16]
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.980 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    count_reg[16]_i_1_n_7
    SLICE_X55Y42         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y42         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.618    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.864    count_reg_n_0_[4]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.979 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    count_reg[4]_i_1_n_7
    SLICE_X55Y39         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.143    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.525     1.618    
    SLICE_X55Y39         FDRE (Hold_fdre_C_D)         0.105     1.723    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.865    count_reg_n_0_[8]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.980 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    count_reg[8]_i_1_n_7
    SLICE_X55Y40         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.870    count_reg_n_0_[10]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.981 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.981    count_reg[8]_i_1_n_5
    SLICE_X55Y40         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.619    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.870    count_reg_n_0_[14]
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.981 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.981    count_reg[12]_i_1_n_5
    SLICE_X55Y41         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.144    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.525     1.619    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.105     1.724    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y38     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y40     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y40     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y41     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y41     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y41     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y41     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X55Y42     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y38     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y38     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y38     count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y38     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y40     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y40     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y41     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y41     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y40     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y40     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y41     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y41     count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y41     count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y41     count_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X55Y42     count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X51Y43     count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :            6  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -0.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.590%)  route 1.597ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.425    11.169    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_blue_reg[8]/C
                         clock pessimism              0.493    11.538    
                         clock uncertainty           -0.036    11.502    
    SLICE_X65Y65         FDRE (Setup_fdre_C_R)       -0.429    11.073    dvid_1/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.590%)  route 1.597ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.425    11.169    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_blue_reg[9]/C
                         clock pessimism              0.493    11.538    
                         clock uncertainty           -0.036    11.502    
    SLICE_X65Y65         FDRE (Setup_fdre_C_R)       -0.429    11.073    dvid_1/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.590%)  route 1.597ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.425    11.169    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_green_reg[8]/C
                         clock pessimism              0.493    11.538    
                         clock uncertainty           -0.036    11.502    
    SLICE_X65Y65         FDRE (Setup_fdre_C_R)       -0.429    11.073    dvid_1/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.590%)  route 1.597ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.425    11.169    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_green_reg[9]/C
                         clock pessimism              0.493    11.538    
                         clock uncertainty           -0.036    11.502    
    SLICE_X65Y65         FDRE (Setup_fdre_C_R)       -0.429    11.073    dvid_1/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.590%)  route 1.597ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.425    11.169    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[8]/C
                         clock pessimism              0.493    11.538    
                         clock uncertainty           -0.036    11.502    
    SLICE_X65Y65         FDRE (Setup_fdre_C_R)       -0.429    11.073    dvid_1/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.704ns (30.590%)  route 1.597ns (69.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.425    11.169    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[9]/C
                         clock pessimism              0.493    11.538    
                         clock uncertainty           -0.036    11.502    
    SLICE_X65Y65         FDRE (Setup_fdre_C_R)       -0.429    11.073    dvid_1/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 dvid_1/shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/ODDR2_red/D2
                            (rising edge-triggered cell ODDR clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.518ns (29.834%)  route 1.218ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.382ns = ( 11.076 - 2.694 ) 
    Source Clock Delay      (SCD):    8.869ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.620     8.869    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     9.387 r  dvid_1/shift_red_reg[1]/Q
                         net (fo=1, routed)           1.218    10.605    dvid_1/D1
    OLOGIC_X1Y40         ODDR                                         r  dvid_1/ODDR2_red/D2
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.534    11.076    dvid_1/cEng_5xpixel_BUFG
    OLOGIC_X1Y40         ODDR                                         r  dvid_1/ODDR2_red/C
                         clock pessimism              0.401    11.477    
                         clock uncertainty           -0.036    11.441    
    OLOGIC_X1Y40         ODDR (Setup_oddr_C_D2)      -0.834    10.607    dvid_1/ODDR2_red
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 dvid_1/shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/ODDR2_red/D1
                            (rising edge-triggered cell ODDR clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.522%)  route 1.201ns (72.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.382ns = ( 11.076 - 2.694 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.621     8.870    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y63         FDRE                                         r  dvid_1/shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     9.326 r  dvid_1/shift_red_reg[0]/Q
                         net (fo=1, routed)           1.201    10.527    dvid_1/D0
    OLOGIC_X1Y40         ODDR                                         r  dvid_1/ODDR2_red/D1
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.534    11.076    dvid_1/cEng_5xpixel_BUFG
    OLOGIC_X1Y40         ODDR                                         r  dvid_1/ODDR2_red/C
                         clock pessimism              0.401    11.477    
                         clock uncertainty           -0.036    11.441    
    OLOGIC_X1Y40         ODDR (Setup_oddr_C_D1)      -0.834    10.607    dvid_1/ODDR2_red
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.828ns (32.369%)  route 1.730ns (67.631%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 11.046 - 2.694 ) 
    Source Clock Delay      (SCD):    8.868ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.619     8.868    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     9.324 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           1.014    10.338    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.462 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.159    10.621    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.745 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.557    11.302    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I1_O)        0.124    11.426 r  dvid_1/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    11.426    dvid_1/shift_red[0]
    SLICE_X63Y63         FDRE                                         r  dvid_1/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.504    11.046    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y63         FDRE                                         r  dvid_1/shift_red_reg[0]/C
                         clock pessimism              0.493    11.539    
                         clock uncertainty           -0.036    11.503    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.032    11.535    dvid_1/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         11.535    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 dvid_1/shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/ODDR2_blue/D1
                            (rising edge-triggered cell ODDR clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.067%)  route 1.113ns (70.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.383ns = ( 11.077 - 2.694 ) 
    Source Clock Delay      (SCD):    8.870ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.014ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     7.153    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.621     8.870    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y64         FDRE                                         r  dvid_1/shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     9.326 r  dvid_1/shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.113    10.439    dvid_1/shift_blue_reg_n_0_[0]
    OLOGIC_X1Y46         ODDR                                         r  dvid_1/ODDR2_blue/D1
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.535    11.077    dvid_1/cEng_5xpixel_BUFG
    OLOGIC_X1Y46         ODDR                                         r  dvid_1/ODDR2_blue/C
                         clock pessimism              0.401    11.478    
                         clock uncertainty           -0.036    11.442    
    OLOGIC_X1Y46         ODDR (Setup_oddr_C_D1)      -0.834    10.608    dvid_1/ODDR2_blue
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.588     2.753    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y66         FDRE                                         r  dvid_1/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     2.894 r  dvid_1/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.121     3.015    dvid_1/shift_clock[1]
    SLICE_X63Y65         FDRE                                         r  dvid_1/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y65         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
                         clock pessimism             -0.826     2.768    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.072     2.840    dvid_1/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     2.895 r  dvid_1/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.115     3.010    dvid_1/shift_clock_reg_n_0_[4]
    SLICE_X64Y65         FDRE                                         r  dvid_1/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X64Y65         FDRE                                         r  dvid_1/shift_clock_reg[2]/C
                         clock pessimism             -0.826     2.768    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.060     2.828    dvid_1/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.009%)  route 0.125ns (46.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y64         FDRE                                         r  dvid_1/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     2.895 r  dvid_1/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.125     3.020    dvid_1/shift_clock_reg_n_0_[7]
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[5]/C
                         clock pessimism             -0.826     2.768    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.066     2.834    dvid_1/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dvid_1/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X64Y64         FDRE                                         r  dvid_1/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     2.918 r  dvid_1/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.151     3.069    dvid_1/shift_blue[5]
    SLICE_X60Y64         LUT3 (Prop_lut3_I0_O)        0.045     3.114 r  dvid_1/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.114    dvid_1/shift_blue_0[3]
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.856     3.593    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_blue_reg[3]/C
                         clock pessimism             -0.805     2.788    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.121     2.909    dvid_1/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y65         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     2.895 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.155     3.050    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X62Y64         FDRE                                         r  dvid_1/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.858     3.595    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y64         FDRE                                         r  dvid_1/shift_clock_reg[7]/C
                         clock pessimism             -0.826     2.769    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.070     2.839    dvid_1/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dvid_1/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.311%)  route 0.143ns (40.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.588     2.753    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y65         FDRE                                         r  dvid_1/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     2.917 r  dvid_1/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.143     3.060    dvid_1/shift_green[3]
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.045     3.105 r  dvid_1/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     3.105    dvid_1/shift_green_1[1]
    SLICE_X61Y65         FDRE                                         r  dvid_1/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.855     3.592    dvid_1/cEng_5xpixel_BUFG
    SLICE_X61Y65         FDRE                                         r  dvid_1/shift_green_reg[1]/C
                         clock pessimism             -0.826     2.766    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.092     2.858    dvid_1/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dvid_1/shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.588     2.753    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y66         FDRE                                         r  dvid_1/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     2.894 r  dvid_1/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.159     3.053    dvid_1/shift_green[7]
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.045     3.098 r  dvid_1/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     3.098    dvid_1/shift_green_1[5]
    SLICE_X65Y66         FDRE                                         r  dvid_1/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.856     3.593    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y66         FDRE                                         r  dvid_1/shift_green_reg[5]/C
                         clock pessimism             -0.840     2.753    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.092     2.845    dvid_1/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dvid_1/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.564%)  route 0.222ns (54.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y64         FDRE                                         r  dvid_1/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     2.895 r  dvid_1/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.222     3.117    dvid_1/shift_green[6]
    SLICE_X60Y65         LUT3 (Prop_lut3_I0_O)        0.045     3.162 r  dvid_1/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     3.162    dvid_1/shift_green_1[4]
    SLICE_X60Y65         FDRE                                         r  dvid_1/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.855     3.592    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y65         FDRE                                         r  dvid_1/shift_green_reg[4]/C
                         clock pessimism             -0.805     2.787    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121     2.908    dvid_1/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.229%)  route 0.201ns (58.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y64         FDRE                                         r  dvid_1/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     2.895 r  dvid_1/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.201     3.096    dvid_1/shift_clock_reg_n_0_[8]
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
                         clock pessimism             -0.826     2.768    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.072     2.840    dvid_1/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            dvid_1/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_5xpixel rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.652%)  route 0.206ns (59.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.139    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.589     2.754    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y65         FDRE                                         r  dvid_1/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     2.895 r  dvid_1/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.206     3.101    dvid_1/shift_clock[0]
    SLICE_X62Y64         FDRE                                         r  dvid_1/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.858     3.595    dvid_1/cEng_5xpixel_BUFG
    SLICE_X62Y64         FDRE                                         r  dvid_1/shift_clock_reg[8]/C
                         clock pessimism             -0.826     2.769    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.066     2.835    dvid_1/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.694       0.539      BUFGCTRL_X0Y0    cEng_5xpixel_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y46     dvid_1/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y80     dvid_1/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y76     dvid_1/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         2.694       1.220      OLOGIC_X1Y40     dvid_1/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X65Y65     dvid_1/shift_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X62Y65     dvid_1/shift_clock_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X65Y66     dvid_1/shift_clock_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.694       1.694      SLICE_X64Y65     dvid_1/shift_clock_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X65Y65     dvid_1/shift_blue_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X62Y65     dvid_1/shift_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X65Y66     dvid_1/shift_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X64Y65     dvid_1/shift_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X64Y66     dvid_1/shift_clock_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X62Y65     dvid_1/shift_clock_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X62Y65     dvid_1/shift_clock_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X62Y65     dvid_1/shift_clock_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X62Y64     dvid_1/shift_clock_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X62Y64     dvid_1/shift_clock_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X65Y66     dvid_1/shift_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X64Y66     dvid_1/shift_clock_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X60Y64     dvid_1/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X65Y66     dvid_1/shift_green_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X65Y66     dvid_1/shift_green_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X60Y64     dvid_1/shift_red_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X60Y64     dvid_1/shift_red_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X63Y66     dvid_1/shift_red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X63Y66     dvid_1/shift_red_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.347       0.847      SLICE_X65Y65     dvid_1/shift_blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        2.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.695ns  (logic 2.424ns (22.666%)  route 8.271ns (77.334%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 21.771 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.449    19.456    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X56Y46         LUT5 (Prop_lut5_I1_O)        0.124    19.580 r  Inst_vga_gen/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    19.580    dvid_1/TDMS_encoder_red/D[2]
    SLICE_X56Y46         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.453    21.771    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X56Y46         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.481    22.252    
                         clock uncertainty           -0.036    22.216    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.081    22.297    dvid_1/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                         -19.580    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.678ns  (logic 2.424ns (22.701%)  route 8.254ns (77.299%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 21.771 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.432    19.439    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.124    19.563 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    19.563    dvid_1/TDMS_encoder_red/D[3]
    SLICE_X56Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.453    21.771    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X56Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.481    22.252    
                         clock uncertainty           -0.036    22.216    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.079    22.295    dvid_1/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         22.295    
                         arrival time                         -19.563    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.618ns  (logic 2.424ns (22.828%)  route 8.194ns (77.172%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.373    19.380    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X58Y43         LUT4 (Prop_lut4_I1_O)        0.124    19.504 r  Inst_vga_gen/e[7]_i_1/O
                         net (fo=1, routed)           0.000    19.504    dvid_1/TDMS_encoder_red/e_reg[7]_0
    SLICE_X58Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518    21.836    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[7]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)        0.032    22.327    dvid_1/TDMS_encoder_red/e_reg[7]
  -------------------------------------------------------------------
                         required time                         22.327    
                         arrival time                         -19.504    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 2.424ns (22.856%)  route 8.182ns (77.144%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.360    19.367    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.124    19.491 r  Inst_vga_gen/e[6]_i_1__0/O
                         net (fo=1, routed)           0.000    19.491    dvid_1/TDMS_encoder_red/e_reg[6]_0
    SLICE_X58Y43         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518    21.836    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y43         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[6]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X58Y43         FDSE (Setup_fdse_C_D)        0.031    22.326    dvid_1/TDMS_encoder_red/e_reg[6]
  -------------------------------------------------------------------
                         required time                         22.326    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 2.424ns (23.480%)  route 7.900ns (76.520%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.301ns = ( 21.770 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.078    19.085    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124    19.209 r  Inst_vga_gen/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    19.209    dvid_1/TDMS_encoder_red/D[0]
    SLICE_X57Y41         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.452    21.770    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X57Y41         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[0]/C
                         clock pessimism              0.481    22.251    
                         clock uncertainty           -0.036    22.215    
    SLICE_X57Y41         FDRE (Setup_fdre_C_D)        0.029    22.244    dvid_1/TDMS_encoder_red/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                         -19.209    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 2.424ns (23.367%)  route 7.950ns (76.633%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.835 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          1.117    15.450    Inst_vga_gen/count_reg[27]
    SLICE_X54Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.574 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=11, routed)          1.095    16.669    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I4_O)        0.124    16.793 r  Inst_vga_gen/dc_bias[3]_i_18/O
                         net (fo=3, routed)           0.980    17.773    Inst_vga_gen/dc_bias[3]_i_18_n_0
    SLICE_X54Y41         LUT5 (Prop_lut5_I0_O)        0.124    17.897 r  Inst_vga_gen/dc_bias[1]_i_4/O
                         net (fo=1, routed)           1.239    19.135    Inst_vga_gen/dc_bias[1]_i_4_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I3_O)        0.124    19.259 r  Inst_vga_gen/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    19.259    dvid_1/TDMS_encoder_red/D[1]
    SLICE_X59Y42         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.517    21.835    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y42         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.495    22.330    
                         clock uncertainty           -0.036    22.294    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.031    22.325    dvid_1/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                         -19.259    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 2.424ns (23.427%)  route 7.923ns (76.573%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.101    19.108    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X58Y43         LUT5 (Prop_lut5_I2_O)        0.124    19.232 r  Inst_vga_gen/e[1]_i_1/O
                         net (fo=1, routed)           0.000    19.232    dvid_1/TDMS_encoder_red/e_reg[1]_0
    SLICE_X58Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518    21.836    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[1]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)        0.029    22.324    dvid_1/TDMS_encoder_red/e_reg[1]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                         -19.232    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.373ns  (logic 2.416ns (23.291%)  route 7.957ns (76.709%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.884ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.635     8.884    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y39         FDRE                                         r  Inst_vga_gen/queue_reg[15][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.518     9.402 r  Inst_vga_gen/queue_reg[15][vCounter][3]/Q
                         net (fo=1, routed)           1.117    10.519    Inst_vga_gen/queue_reg[15][vCounter][3]
    SLICE_X56Y44         LUT2 (Prop_lut2_I1_O)        0.124    10.643 r  Inst_vga_gen/e[3]_i_9/O
                         net (fo=1, routed)           0.000    10.643    Inst_vga_gen/e[3]_i_9_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.019 r  Inst_vga_gen/e_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.019    Inst_vga_gen/e_reg[3]_i_3_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.342 f  Inst_vga_gen/e_reg[5]_i_2/O[1]
                         net (fo=19, routed)          1.512    12.855    Inst_vga_gen/green_ram_p[5]
    SLICE_X57Y46         LUT6 (Prop_lut6_I4_O)        0.306    13.161 r  Inst_vga_gen/e[3]_i_7/O
                         net (fo=1, routed)           1.029    14.189    Inst_vga_gen/e[3]_i_7_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.313 r  Inst_vga_gen/e[3]_i_2/O
                         net (fo=29, routed)          0.967    15.281    Inst_vga_gen/count_reg[24]_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124    15.405 r  Inst_vga_gen/dc_bias[1]_i_7/O
                         net (fo=10, routed)          1.239    16.643    Inst_vga_gen/dc_bias[1]_i_7_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.767 f  Inst_vga_gen/dc_bias[3]_i_5__0/O
                         net (fo=1, routed)           0.747    17.514    dvid_1/TDMS_encoder_green/e_reg[9]_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I4_O)        0.124    17.638 r  dvid_1/TDMS_encoder_green/dc_bias[3]_i_2__0/O
                         net (fo=13, routed)          1.347    18.984    Inst_vga_gen/dc_bias_reg[2]_3
    SLICE_X58Y45         MUXF8 (Prop_muxf8_S_O)       0.273    19.257 r  Inst_vga_gen/dc_bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.257    dvid_1/TDMS_encoder_green/dc_bias_reg[3]_2[2]
    SLICE_X58Y45         FDRE                                         r  dvid_1/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518    21.836    dvid_1/TDMS_encoder_green/cEng_pixel_BUFG
    SLICE_X58Y45         FDRE                                         r  dvid_1/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.064    22.359    dvid_1/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         22.359    
                         arrival time                         -19.257    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.320ns  (logic 2.424ns (23.488%)  route 7.896ns (76.512%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.075    19.081    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.124    19.205 r  Inst_vga_gen/e[3]_i_1/O
                         net (fo=1, routed)           0.000    19.205    dvid_1/TDMS_encoder_red/e_reg[3]_0
    SLICE_X59Y44         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518    21.836    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y44         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[3]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    22.326    dvid_1/TDMS_encoder_red/e_reg[3]
  -------------------------------------------------------------------
                         required time                         22.326    
                         arrival time                         -19.205    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (cEng_pixel rise@13.470ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 2.424ns (23.491%)  route 7.895ns (76.509%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 21.836 - 13.470 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.636     8.885    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.518     9.403 r  Inst_vga_gen/queue_reg[15][hCounter][1]/Q
                         net (fo=1, routed)           1.014    10.417    Inst_vga_gen/queue_reg[15][hCounter][1]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.541 r  Inst_vga_gen/e[1]_i_5/O
                         net (fo=1, routed)           0.000    10.541    Inst_vga_gen/e[1]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.074 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.074    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.397 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274    12.671    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306    12.977 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232    14.209    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980    15.313    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124    15.437 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356    16.793    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966    17.883    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    18.007 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.073    19.080    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X59Y44         LUT6 (Prop_lut6_I3_O)        0.124    19.204 r  Inst_vga_gen/e[5]_i_1/O
                         net (fo=1, routed)           0.000    19.204    dvid_1/TDMS_encoder_red/e_reg[5]_0
    SLICE_X59Y44         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     13.470    13.470 r  
    A16                                               0.000    13.470 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.470    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.856 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    17.011    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.102 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460    18.563    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.646 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.227    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.318 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518    21.836    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y44         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[5]/C
                         clock pessimism              0.495    22.331    
                         clock uncertainty           -0.036    22.295    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)        0.031    22.326    dvid_1/TDMS_encoder_red/e_reg[5]
  -------------------------------------------------------------------
                         required time                         22.326    
                         arrival time                         -19.204    
  -------------------------------------------------------------------
                         slack                                  3.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.596     2.761    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     2.902 r  dvid_1/TDMS_encoder_blue/e_reg[3]/Q
                         net (fo=1, routed)           0.065     2.967    dvid_1/TDMS_encoder_blue_n_14
    SLICE_X62Y48         FDRE                                         r  dvid_1/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.867     3.603    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y48         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
                         clock pessimism             -0.842     2.761    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.075     2.836    dvid_1/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.152%)  route 0.219ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.592     2.757    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X63Y37         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  Inst_vga_gen/queue_reg[0][vCounter][7]/Q
                         net (fo=8, routed)           0.219     3.117    Inst_vga_gen/queue_reg[0][vCounter][7]
    SLICE_X60Y39         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.862     3.598    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y39         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
                         clock pessimism             -0.805     2.793    
    SLICE_X60Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.976    Inst_vga_gen/queue_reg[14][vCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_red/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.593     2.758    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y42         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  dvid_1/TDMS_encoder_red/e_reg[9]/Q
                         net (fo=1, routed)           0.120     3.019    dvid_1/TDMS_encoder_red_n_14
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[9]/C
                         clock pessimism             -0.805     2.796    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.070     2.866    dvid_1/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.596     2.761    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     2.902 r  dvid_1/TDMS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.103     3.005    dvid_1/TDMS_encoder_blue_n_17
    SLICE_X65Y47         FDRE                                         r  dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.867     3.603    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y47         FDRE                                         r  dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.826     2.777    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.075     2.852    dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_green/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.595     2.760    dvid_1/TDMS_encoder_green/cEng_pixel_BUFG
    SLICE_X59Y49         FDRE                                         r  dvid_1/TDMS_encoder_green/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TDMS_encoder_green/e_reg[0]/Q
                         net (fo=1, routed)           0.101     3.002    dvid_1/TDMS_encoder_green_n_24
    SLICE_X61Y49         FDRE                                         r  dvid_1/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.865     3.601    dvid_1/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  dvid_1/latched_green_reg[0]/C
                         clock pessimism             -0.825     2.776    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.070     2.846    dvid_1/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_green/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.206%)  route 0.359ns (71.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.595     2.760    dvid_1/TDMS_encoder_green/cEng_pixel_BUFG
    SLICE_X58Y48         FDRE                                         r  dvid_1/TDMS_encoder_green/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TDMS_encoder_green/e_reg[9]/Q
                         net (fo=1, routed)           0.359     3.260    dvid_1/TDMS_encoder_green_n_15
    SLICE_X61Y50         FDRE                                         r  dvid_1/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.863     3.599    dvid_1/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  dvid_1/latched_green_reg[9]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.070     3.098    dvid_1/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.543%)  route 0.207ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X62Y40         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][hCounter][4]/Q
                         net (fo=7, routed)           0.207     3.107    Inst_vga_gen/queue_reg[0][hCounter][4]
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
                         clock pessimism             -0.805     2.794    
    SLICE_X60Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.911    Inst_vga_gen/queue_reg[14][hCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.109%)  route 0.211ns (59.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X62Y40         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][hCounter][5]/Q
                         net (fo=7, routed)           0.211     3.110    Inst_vga_gen/queue_reg[0][hCounter][5]
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
                         clock pessimism             -0.805     2.794    
    SLICE_X60Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.909    Inst_vga_gen/queue_reg[14][hCounter][5]_srl14
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.559%)  route 0.207ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.591     2.756    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X63Y36         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     2.897 r  Inst_vga_gen/queue_reg[0][vCounter][1]/Q
                         net (fo=4, routed)           0.207     3.103    Inst_vga_gen/queue_reg[0][vCounter][1]
    SLICE_X60Y39         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.862     3.598    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y39         SRL16E                                       r  Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
                         clock pessimism             -0.805     2.793    
    SLICE_X60Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.902    Inst_vga_gen/queue_reg[14][vCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.528%)  route 0.280ns (66.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.594     2.759    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X62Y40         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.280     3.179    Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X60Y42         SRL16E                                       r  Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.805     2.794    
    SLICE_X60Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.977    Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 6.735 }
Period(ns):         13.470
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.470      11.314     BUFGCTRL_X0Y1    cEng_pixel_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.470      12.221     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X62Y39     Inst_vga_gen/queue_reg[0][hCounter][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X62Y40     Inst_vga_gen/queue_reg[0][hCounter][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X62Y40     Inst_vga_gen/queue_reg[0][hCounter][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X62Y40     Inst_vga_gen/queue_reg[0][hCounter][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X62Y41     Inst_vga_gen/queue_reg[0][hCounter][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X62Y41     Inst_vga_gen/queue_reg[0][hCounter][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X63Y36     Inst_vga_gen/queue_reg[0][vCounter][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X63Y38     Inst_vga_gen/queue_reg[0][vCounter][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.470      199.890    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y41     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y46     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y41     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X64Y41     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y39     Inst_vga_gen/queue_reg[14][vCounter][7]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.735       5.755      SLICE_X60Y42     Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_5xpixel

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.580ns (25.496%)  route 1.695ns (74.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 11.044 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_red_reg[3]/Q
                         net (fo=1, routed)           1.695    11.038    dvid_1/latched_red[3]
    SLICE_X63Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.162 r  dvid_1/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    11.162    dvid_1/shift_red[3]
    SLICE_X63Y66         FDRE                                         r  dvid_1/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.502    11.044    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y66         FDRE                                         r  dvid_1/shift_red_reg[3]/C
                         clock pessimism              0.316    11.359    
                         clock uncertainty           -0.156    11.203    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.032    11.235    dvid_1/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.549%)  route 1.690ns (74.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 11.044 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.690    11.034    dvid_1/latched_red[5]
    SLICE_X63Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.158 r  dvid_1/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    11.158    dvid_1/shift_red[5]
    SLICE_X63Y66         FDRE                                         r  dvid_1/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.502    11.044    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y66         FDRE                                         r  dvid_1/shift_red_reg[5]/C
                         clock pessimism              0.316    11.359    
                         clock uncertainty           -0.156    11.203    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.031    11.234    dvid_1/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.580ns (25.186%)  route 1.723ns (74.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y43         FDRE                                         r  dvid_1/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_red_reg[1]/Q
                         net (fo=1, routed)           1.723    11.066    dvid_1/latched_red[1]
    SLICE_X60Y64         LUT3 (Prop_lut3_I2_O)        0.124    11.190 r  dvid_1/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    11.190    dvid_1/shift_red[1]
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_red_reg[1]/C
                         clock pessimism              0.316    11.360    
                         clock uncertainty           -0.156    11.204    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)        0.079    11.283    dvid_1/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.580ns (26.952%)  route 1.572ns (73.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 11.044 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  dvid_1/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_green_reg[1]/Q
                         net (fo=1, routed)           1.572    10.915    dvid_1/latched_green[1]
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.039 r  dvid_1/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    11.039    dvid_1/shift_green_1[1]
    SLICE_X61Y65         FDRE                                         r  dvid_1/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.502    11.044    dvid_1/cEng_5xpixel_BUFG
    SLICE_X61Y65         FDRE                                         r  dvid_1/shift_green_reg[1]/C
                         clock pessimism              0.316    11.359    
                         clock uncertainty           -0.156    11.203    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)        0.031    11.234    dvid_1/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.580ns (27.304%)  route 1.544ns (72.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 11.046 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y43         FDRE                                         r  dvid_1/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.544    10.888    dvid_1/latched_red[0]
    SLICE_X63Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.012 r  dvid_1/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    11.012    dvid_1/shift_red[0]
    SLICE_X63Y63         FDRE                                         r  dvid_1/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.504    11.046    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y63         FDRE                                         r  dvid_1/shift_red_reg[0]/C
                         clock pessimism              0.316    11.361    
                         clock uncertainty           -0.156    11.205    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.032    11.237    dvid_1/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 dvid_1/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.580ns (27.365%)  route 1.540ns (72.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 11.046 - 2.694 ) 
    Source Clock Delay      (SCD):    8.888ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y48         FDRE                                         r  dvid_1/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     9.344 r  dvid_1/latched_blue_reg[4]/Q
                         net (fo=1, routed)           1.540    10.884    dvid_1/latched_blue[4]
    SLICE_X63Y64         LUT3 (Prop_lut3_I2_O)        0.124    11.008 r  dvid_1/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    11.008    dvid_1/shift_blue_0[4]
    SLICE_X63Y64         FDRE                                         r  dvid_1/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.504    11.046    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y64         FDRE                                         r  dvid_1/shift_blue_reg[4]/C
                         clock pessimism              0.316    11.361    
                         clock uncertainty           -0.156    11.205    
    SLICE_X63Y64         FDRE (Setup_fdre_C_D)        0.029    11.234    dvid_1/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.456ns (22.704%)  route 1.552ns (77.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.637     8.886    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y42         FDRE                                         r  dvid_1/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     9.342 r  dvid_1/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.552    10.895    dvid_1/latched_red[9]
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[9]/C
                         clock pessimism              0.316    11.360    
                         clock uncertainty           -0.156    11.204    
    SLICE_X65Y65         FDRE (Setup_fdre_C_D)       -0.062    11.142    dvid_1/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.580ns (27.590%)  route 1.522ns (72.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X63Y43         FDRE                                         r  dvid_1/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.522    10.866    dvid_1/latched_red[2]
    SLICE_X60Y64         LUT3 (Prop_lut3_I2_O)        0.124    10.990 r  dvid_1/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    10.990    dvid_1/shift_red[2]
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_red_reg[2]/C
                         clock pessimism              0.316    11.360    
                         clock uncertainty           -0.156    11.204    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)        0.081    11.285    dvid_1/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 dvid_1/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.718ns (34.377%)  route 1.371ns (65.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.351ns = ( 11.045 - 2.694 ) 
    Source Clock Delay      (SCD):    8.888ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y48         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.419     9.307 r  dvid_1/latched_blue_reg[3]/Q
                         net (fo=1, routed)           1.371    10.678    dvid_1/latched_blue[3]
    SLICE_X60Y64         LUT3 (Prop_lut3_I2_O)        0.299    10.977 r  dvid_1/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    10.977    dvid_1/shift_blue_0[3]
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.503    11.045    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_blue_reg[3]/C
                         clock pessimism              0.316    11.360    
                         clock uncertainty           -0.156    11.204    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)        0.079    11.283    dvid_1/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.694ns  (cEng_5xpixel rise@2.694ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.580ns (28.022%)  route 1.490ns (71.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 11.044 - 2.694 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.638     8.887    dvid_1/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  dvid_1/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  dvid_1/latched_green_reg[0]/Q
                         net (fo=1, routed)           1.490    10.833    dvid_1/latched_green[0]
    SLICE_X60Y65         LUT3 (Prop_lut3_I2_O)        0.124    10.957 r  dvid_1/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.957    dvid_1/shift_green_1[0]
    SLICE_X60Y65         FDRE                                         r  dvid_1/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      2.694     2.694 r  
    A16                                               0.000     2.694 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.694    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.081 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     6.236    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.327 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460     7.787    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.870 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.451    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.542 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          1.502    11.044    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y65         FDRE                                         r  dvid_1/shift_green_reg[0]/C
                         clock pessimism              0.316    11.359    
                         clock uncertainty           -0.156    11.203    
    SLICE_X60Y65         FDRE (Setup_fdre_C_D)        0.079    11.282    dvid_1/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  0.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.509%)  route 0.411ns (71.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.595     2.760    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y46         FDRE                                         r  dvid_1/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  dvid_1/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.411     3.335    dvid_1/latched_blue[8]
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_blue_reg[8]/C
                         clock pessimism             -0.525     3.069    
                         clock uncertainty            0.156     3.226    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.046     3.272    dvid_1/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.227ns (36.224%)  route 0.400ns (63.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.596     2.761    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y47         FDRE                                         r  dvid_1/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.128     2.889 r  dvid_1/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.400     3.288    dvid_1/latched_blue[0]
    SLICE_X65Y64         LUT3 (Prop_lut3_I2_O)        0.099     3.387 r  dvid_1/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     3.387    dvid_1/shift_blue_0[0]
    SLICE_X65Y64         FDRE                                         r  dvid_1/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.858     3.595    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y64         FDRE                                         r  dvid_1/shift_blue_reg[0]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.156     3.227    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.092     3.319    dvid_1/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dvid_1/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.128ns (22.857%)  route 0.432ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.594     2.759    dvid_1/cEng_pixel_BUFG
    SLICE_X61Y46         FDRE                                         r  dvid_1/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.128     2.887 r  dvid_1/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.432     3.319    dvid_1/latched_green[8]
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_green_reg[8]/C
                         clock pessimism             -0.525     3.069    
                         clock uncertainty            0.156     3.226    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.016     3.242    dvid_1/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dvid_1/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.350%)  route 0.490ns (77.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.594     2.759    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y42         FDRE                                         r  dvid_1/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.490     3.390    dvid_1/latched_red[8]
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.857     3.594    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y65         FDRE                                         r  dvid_1/shift_red_reg[8]/C
                         clock pessimism             -0.525     3.069    
                         clock uncertainty            0.156     3.226    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.075     3.301    dvid_1/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dvid_1/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.132%)  route 0.462ns (68.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.595     2.760    dvid_1/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  dvid_1/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  dvid_1/latched_green_reg[7]/Q
                         net (fo=1, routed)           0.462     3.386    dvid_1/latched_green[7]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     3.431 r  dvid_1/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     3.431    dvid_1/shift_green_1[7]
    SLICE_X65Y66         FDRE                                         r  dvid_1/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.856     3.593    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y66         FDRE                                         r  dvid_1/shift_green_reg[7]/C
                         clock pessimism             -0.525     3.068    
                         clock uncertainty            0.156     3.225    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.092     3.317    dvid_1/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.246ns (36.363%)  route 0.431ns (63.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.596     2.761    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y48         FDRE                                         r  dvid_1/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.148     2.909 r  dvid_1/latched_blue_reg[6]/Q
                         net (fo=1, routed)           0.431     3.339    dvid_1/latched_blue[6]
    SLICE_X65Y64         LUT3 (Prop_lut3_I2_O)        0.098     3.437 r  dvid_1/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     3.437    dvid_1/shift_blue_0[6]
    SLICE_X65Y64         FDRE                                         r  dvid_1/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.858     3.595    dvid_1/cEng_5xpixel_BUFG
    SLICE_X65Y64         FDRE                                         r  dvid_1/shift_blue_reg[6]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.156     3.227    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.092     3.319    dvid_1/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dvid_1/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.234%)  route 0.523ns (73.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.594     2.759    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y42         FDRE                                         r  dvid_1/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  dvid_1/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.523     3.423    dvid_1/latched_red[7]
    SLICE_X63Y64         LUT3 (Prop_lut3_I2_O)        0.045     3.468 r  dvid_1/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     3.468    dvid_1/shift_red[7]
    SLICE_X63Y64         FDRE                                         r  dvid_1/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.858     3.595    dvid_1/cEng_5xpixel_BUFG
    SLICE_X63Y64         FDRE                                         r  dvid_1/shift_red_reg[7]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.156     3.227    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.092     3.319    dvid_1/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.227ns (30.610%)  route 0.515ns (69.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.596     2.761    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y48         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.128     2.889 r  dvid_1/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.515     3.403    dvid_1/latched_blue[3]
    SLICE_X60Y64         LUT3 (Prop_lut3_I2_O)        0.099     3.502 r  dvid_1/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.502    dvid_1/shift_blue_0[3]
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.856     3.593    dvid_1/cEng_5xpixel_BUFG
    SLICE_X60Y64         FDRE                                         r  dvid_1/shift_blue_reg[3]/C
                         clock pessimism             -0.525     3.068    
                         clock uncertainty            0.156     3.225    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.121     3.346    dvid_1/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvid_1/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.936%)  route 0.531ns (74.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.595     2.760    dvid_1/cEng_pixel_BUFG
    SLICE_X62Y43         FDRE                                         r  dvid_1/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/latched_red_reg[4]/Q
                         net (fo=1, routed)           0.531     3.432    dvid_1/latched_red[4]
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.477 r  dvid_1/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     3.477    dvid_1/shift_red[4]
    SLICE_X61Y65         FDRE                                         r  dvid_1/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.855     3.592    dvid_1/cEng_5xpixel_BUFG
    SLICE_X61Y65         FDRE                                         r  dvid_1/shift_red_reg[4]/C
                         clock pessimism             -0.525     3.067    
                         clock uncertainty            0.156     3.224    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.091     3.315    dvid_1/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            dvid_1/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_5xpixel  {rise@0.000ns fall@1.347ns period=2.694ns})
  Path Group:             cEng_5xpixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_5xpixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.879%)  route 0.541ns (72.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.596     2.761    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y48         FDRE                                         r  dvid_1/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     2.925 r  dvid_1/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.541     3.465    dvid_1/latched_blue[7]
    SLICE_X64Y64         LUT3 (Prop_lut3_I2_O)        0.045     3.510 r  dvid_1/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     3.510    dvid_1/shift_blue_0[7]
    SLICE_X64Y64         FDRE                                         r  dvid_1/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_5xpixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.708    cEng_5xpixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_5xpixel_BUFG_inst/O
                         net (fo=44, routed)          0.858     3.595    dvid_1/cEng_5xpixel_BUFG
    SLICE_X64Y64         FDRE                                         r  dvid_1/shift_blue_reg[7]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.156     3.227    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.121     3.348    dvid_1/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  cEng_pixel

Setup :           42  Failing Endpoints,  Worst Slack       -9.689ns,  Total Violation     -323.757ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.689ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        12.987ns  (logic 1.448ns (11.149%)  route 11.539ns (88.851%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 1341.859 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 f  count_reg[23]/Q
                         net (fo=18, routed)          2.425  1341.593    dvid_1/TDMS_encoder_blue/count_reg[2]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124  1341.717 r  dvid_1/TDMS_encoder_blue/e[7]_i_7/O
                         net (fo=1, routed)           1.417  1343.134    dvid_1/TDMS_encoder_blue/e[7]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1343.258 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.069  1344.327    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X63Y46         LUT5 (Prop_lut5_I1_O)        0.124  1344.451 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=8, routed)           1.063  1345.514    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124  1345.638 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.365  1347.003    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.124  1347.127 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8__0/O
                         net (fo=4, routed)           1.581  1348.708    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8__0_n_0
    SLICE_X64Y46         LUT4 (Prop_lut4_I2_O)        0.124  1348.833 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_8__0/O
                         net (fo=2, routed)           1.394  1350.227    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_8__0_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I5_O)        0.124  1350.351 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_6__1/O
                         net (fo=1, routed)           1.224  1351.575    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_6__1_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I5_O)        0.124  1351.699 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000  1351.699    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X65Y46         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.519  1341.859    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X65Y46         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.194  1342.052    
                         clock uncertainty           -0.071  1341.981    
    SLICE_X65Y46         FDRE (Setup_fdre_C_D)        0.029  1342.010    dvid_1/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                       1342.010    
                         arrival time                       -1351.699    
  -------------------------------------------------------------------
                         slack                                 -9.689    

Slack (VIOLATED) :        -8.637ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        12.020ns  (logic 1.538ns (12.796%)  route 10.482ns (87.204%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 1341.859 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 f  count_reg[23]/Q
                         net (fo=18, routed)          2.425  1341.593    dvid_1/TDMS_encoder_blue/count_reg[2]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124  1341.717 r  dvid_1/TDMS_encoder_blue/e[7]_i_7/O
                         net (fo=1, routed)           1.417  1343.134    dvid_1/TDMS_encoder_blue/e[7]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1343.258 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.456  1344.714    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.124  1344.838 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0/O
                         net (fo=7, routed)           1.829  1346.668    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0_n_0
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.124  1346.792 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_7__1/O
                         net (fo=4, routed)           0.921  1347.712    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_7__1_n_0
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.124  1347.836 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_7__0/O
                         net (fo=2, routed)           1.026  1348.862    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_7__0_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1348.986 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_9__1/O
                         net (fo=1, routed)           1.407  1350.394    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_9__1_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I0_O)        0.124  1350.518 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.000  1350.518    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_4__0_n_0
    SLICE_X64Y45         MUXF7 (Prop_muxf7_I1_O)      0.214  1350.732 r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000  1350.732    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_i_1__0_n_0
    SLICE_X64Y45         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.519  1341.859    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y45         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.194  1342.052    
                         clock uncertainty           -0.071  1341.981    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.113  1342.094    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                       1342.094    
                         arrival time                       -1350.731    
  -------------------------------------------------------------------
                         slack                                 -8.637    

Slack (VIOLATED) :        -8.524ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.823ns  (logic 1.324ns (11.198%)  route 10.499ns (88.802%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 1341.860 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 f  count_reg[23]/Q
                         net (fo=18, routed)          2.425  1341.593    dvid_1/TDMS_encoder_blue/count_reg[2]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124  1341.717 r  dvid_1/TDMS_encoder_blue/e[7]_i_7/O
                         net (fo=1, routed)           1.417  1343.134    dvid_1/TDMS_encoder_blue/e[7]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1343.258 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.456  1344.714    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.124  1344.838 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0/O
                         net (fo=7, routed)           1.546  1346.384    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I4_O)        0.124  1346.508 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_5__1/O
                         net (fo=1, routed)           1.159  1347.667    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_5__1_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124  1347.791 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=12, routed)          1.098  1348.889    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.124  1349.013 r  dvid_1/TDMS_encoder_blue/e[4]_i_3/O
                         net (fo=2, routed)           1.398  1350.411    Inst_vga_gen/e_reg[2]
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.124  1350.535 r  Inst_vga_gen/e[2]_i_1/O
                         net (fo=1, routed)           0.000  1350.535    dvid_1/TDMS_encoder_blue/e_reg[7]_0[1]
    SLICE_X65Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.520  1341.860    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X65Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/C
                         clock pessimism              0.194  1342.053    
                         clock uncertainty           -0.071  1341.982    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.029  1342.011    dvid_1/TDMS_encoder_blue/e_reg[2]
  -------------------------------------------------------------------
                         required time                       1342.011    
                         arrival time                       -1350.535    
  -------------------------------------------------------------------
                         slack                                 -8.524    

Slack (VIOLATED) :        -8.338ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.685ns  (logic 1.324ns (11.330%)  route 10.361ns (88.670%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 1341.860 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 f  count_reg[23]/Q
                         net (fo=18, routed)          2.425  1341.593    dvid_1/TDMS_encoder_blue/count_reg[2]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124  1341.717 r  dvid_1/TDMS_encoder_blue/e[7]_i_7/O
                         net (fo=1, routed)           1.417  1343.134    dvid_1/TDMS_encoder_blue/e[7]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1343.258 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.456  1344.714    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.124  1344.838 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0/O
                         net (fo=7, routed)           1.546  1346.384    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I4_O)        0.124  1346.508 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_5__1/O
                         net (fo=1, routed)           1.159  1347.667    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_5__1_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124  1347.791 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_2__1/O
                         net (fo=12, routed)          1.098  1348.889    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.124  1349.013 r  dvid_1/TDMS_encoder_blue/e[4]_i_3/O
                         net (fo=2, routed)           1.260  1350.273    Inst_vga_gen/e_reg[2]
    SLICE_X64Y48         LUT5 (Prop_lut5_I4_O)        0.124  1350.397 r  Inst_vga_gen/e[4]_i_1/O
                         net (fo=1, routed)           0.000  1350.397    dvid_1/TDMS_encoder_blue/e_reg[7]_0[3]
    SLICE_X64Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.520  1341.860    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/C
                         clock pessimism              0.194  1342.053    
                         clock uncertainty           -0.071  1341.982    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.077  1342.059    dvid_1/TDMS_encoder_blue/e_reg[4]
  -------------------------------------------------------------------
                         required time                       1342.059    
                         arrival time                       -1350.397    
  -------------------------------------------------------------------
                         slack                                 -8.338    

Slack (VIOLATED) :        -8.296ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.581ns  (logic 2.225ns (19.212%)  route 9.356ns (80.788%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 1341.793 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 r  count_reg[22]/Q
                         net (fo=8, routed)           2.099  1341.267    Inst_vga_gen/count_reg[1]
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  1341.787 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000  1341.787    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1342.110 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274  1343.384    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306  1343.690 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232  1344.922    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124  1345.046 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980  1346.026    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  1346.150 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356  1347.506    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124  1347.630 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966  1348.596    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124  1348.720 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.449  1350.169    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X56Y46         LUT5 (Prop_lut5_I1_O)        0.124  1350.293 r  Inst_vga_gen/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000  1350.293    dvid_1/TDMS_encoder_red/D[2]
    SLICE_X56Y46         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.453  1341.793    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X56Y46         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.194  1341.986    
                         clock uncertainty           -0.071  1341.915    
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)        0.081  1341.996    dvid_1/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                       1341.996    
                         arrival time                       -1350.293    
  -------------------------------------------------------------------
                         slack                                 -8.296    

Slack (VIOLATED) :        -8.282ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.564ns  (logic 2.225ns (19.240%)  route 9.339ns (80.760%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 1341.793 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 r  count_reg[22]/Q
                         net (fo=8, routed)           2.099  1341.267    Inst_vga_gen/count_reg[1]
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  1341.787 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000  1341.787    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1342.110 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274  1343.384    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306  1343.690 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232  1344.922    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124  1345.046 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980  1346.026    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  1346.150 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356  1347.506    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124  1347.630 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966  1348.596    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124  1348.720 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.432  1350.152    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.124  1350.276 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000  1350.276    dvid_1/TDMS_encoder_red/D[3]
    SLICE_X56Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.453  1341.793    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X56Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.194  1341.986    
                         clock uncertainty           -0.071  1341.915    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.079  1341.994    dvid_1/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                       1341.994    
                         arrival time                       -1350.276    
  -------------------------------------------------------------------
                         slack                                 -8.282    

Slack (VIOLATED) :        -8.204ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.505ns  (logic 2.225ns (19.340%)  route 9.280ns (80.660%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 1341.858 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 r  count_reg[22]/Q
                         net (fo=8, routed)           2.099  1341.267    Inst_vga_gen/count_reg[1]
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  1341.787 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000  1341.787    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1342.110 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274  1343.384    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306  1343.690 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232  1344.922    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124  1345.046 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980  1346.026    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  1346.150 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356  1347.506    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124  1347.630 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966  1348.596    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124  1348.720 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.373  1350.093    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X58Y43         LUT4 (Prop_lut4_I1_O)        0.124  1350.217 r  Inst_vga_gen/e[7]_i_1/O
                         net (fo=1, routed)           0.000  1350.217    dvid_1/TDMS_encoder_red/e_reg[7]_0
    SLICE_X58Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518  1341.858    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y43         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[7]/C
                         clock pessimism              0.194  1342.052    
                         clock uncertainty           -0.071  1341.980    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)        0.032  1342.012    dvid_1/TDMS_encoder_red/e_reg[7]
  -------------------------------------------------------------------
                         required time                       1342.012    
                         arrival time                       -1350.216    
  -------------------------------------------------------------------
                         slack                                 -8.204    

Slack (VIOLATED) :        -8.192ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.492ns  (logic 2.225ns (19.361%)  route 9.267ns (80.639%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 1341.858 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 r  count_reg[22]/Q
                         net (fo=8, routed)           2.099  1341.267    Inst_vga_gen/count_reg[1]
    SLICE_X52Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520  1341.787 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000  1341.787    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1342.110 r  Inst_vga_gen/e_reg[5]_i_3/O[1]
                         net (fo=14, routed)          1.274  1343.384    dvid_1/TDMS_encoder_red/e[7]_i_2[5]
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.306  1343.690 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20/O
                         net (fo=3, routed)           1.232  1344.922    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124  1345.046 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=35, routed)          0.980  1346.026    Inst_vga_gen/count_reg[27]
    SLICE_X54Y42         LUT5 (Prop_lut5_I0_O)        0.124  1346.150 r  Inst_vga_gen/dc_bias[2]_i_11/O
                         net (fo=13, routed)          1.356  1347.506    Inst_vga_gen/count_reg[27]_2
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124  1347.630 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.966  1348.596    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124  1348.720 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.360  1350.080    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.124  1350.204 r  Inst_vga_gen/e[6]_i_1__0/O
                         net (fo=1, routed)           0.000  1350.204    dvid_1/TDMS_encoder_red/e_reg[6]_0
    SLICE_X58Y43         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.518  1341.858    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X58Y43         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[6]/C
                         clock pessimism              0.194  1342.052    
                         clock uncertainty           -0.071  1341.980    
    SLICE_X58Y43         FDSE (Setup_fdse_C_D)        0.031  1342.011    dvid_1/TDMS_encoder_red/e_reg[6]
  -------------------------------------------------------------------
                         required time                       1342.011    
                         arrival time                       -1350.203    
  -------------------------------------------------------------------
                         slack                                 -8.192    

Slack (VIOLATED) :        -8.182ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.566ns  (logic 1.538ns (13.298%)  route 10.028ns (86.702%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 1341.860 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 f  count_reg[23]/Q
                         net (fo=18, routed)          2.425  1341.593    dvid_1/TDMS_encoder_blue/count_reg[2]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124  1341.717 r  dvid_1/TDMS_encoder_blue/e[7]_i_7/O
                         net (fo=1, routed)           1.417  1343.134    dvid_1/TDMS_encoder_blue/e[7]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1343.258 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.069  1344.327    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X63Y46         LUT5 (Prop_lut5_I1_O)        0.124  1344.451 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=8, routed)           1.063  1345.514    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124  1345.638 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.365  1347.003    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.124  1347.127 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8__0/O
                         net (fo=4, routed)           1.277  1348.404    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8__0_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.124  1348.528 r  dvid_1/TDMS_encoder_blue/dc_bias[1]_i_6__1/O
                         net (fo=2, routed)           1.411  1349.939    dvid_1/TDMS_encoder_blue/dc_bias[1]_i_6__1_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124  1350.063 r  dvid_1/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=1, routed)           0.000  1350.063    dvid_1/TDMS_encoder_blue/dc_bias[1]_i_3__0_n_0
    SLICE_X64Y47         MUXF7 (Prop_muxf7_I1_O)      0.214  1350.277 r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]_i_1/O
                         net (fo=1, routed)           0.000  1350.277    dvid_1/TDMS_encoder_blue/dc_bias_reg[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.520  1341.860    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.194  1342.053    
                         clock uncertainty           -0.071  1341.982    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.113  1342.095    dvid_1/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                       1342.095    
                         arrival time                       -1350.277    
  -------------------------------------------------------------------
                         slack                                 -8.182    

Slack (VIOLATED) :        -8.171ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.180ns  (cEng_pixel rise@1333.491ns - sys_clk_pin rise@1333.312ns)
  Data Path Delay:        11.462ns  (logic 1.324ns (11.551%)  route 10.138ns (88.449%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 1341.849 - 1333.491 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 1338.712 - 1333.312 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1333.312  1333.312 r  
    A16                                               0.000  1333.312 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.312    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457  1334.769 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273  1337.042    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1337.138 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.573  1338.712    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456  1339.168 f  count_reg[23]/Q
                         net (fo=18, routed)          2.425  1341.593    dvid_1/TDMS_encoder_blue/count_reg[2]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124  1341.717 r  dvid_1/TDMS_encoder_blue/e[7]_i_7/O
                         net (fo=1, routed)           1.417  1343.134    dvid_1/TDMS_encoder_blue/e[7]_i_7_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.124  1343.258 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.069  1344.327    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X63Y46         LUT5 (Prop_lut5_I1_O)        0.124  1344.451 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=8, routed)           1.063  1345.514    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124  1345.638 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.148  1346.787    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I5_O)        0.124  1346.911 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0/O
                         net (fo=2, routed)           1.292  1348.203    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0_n_0
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124  1348.327 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=12, routed)          1.723  1350.050    Inst_vga_gen/e_reg[1]_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I2_O)        0.124  1350.174 r  Inst_vga_gen/e[5]_i_1__0/O
                         net (fo=1, routed)           0.000  1350.174    dvid_1/TDMS_encoder_blue/e_reg[7]_0[4]
    SLICE_X63Y50         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                   1333.491  1333.491 r  
    A16                                               0.000  1333.491 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000  1333.491    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387  1334.878 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155  1337.033    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1337.124 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.460  1338.585    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1338.668 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1340.249    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1340.340 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.510  1341.849    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y50         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[5]/C
                         clock pessimism              0.194  1342.043    
                         clock uncertainty           -0.071  1341.972    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.031  1342.003    dvid_1/TDMS_encoder_blue/e_reg[5]
  -------------------------------------------------------------------
                         required time                       1342.003    
                         arrival time                       -1350.174    
  -------------------------------------------------------------------
                         slack                                 -8.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 count_reg[21]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.739ns (17.941%)  route 3.380ns (82.059%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[21]_replica_1/Q
                         net (fo=19, routed)          1.766     7.288    dvid_1/TDMS_encoder_blue/count_reg[21]_repN_1_alias
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.100     7.388 r  dvid_1/TDMS_encoder_blue/dc_bias[0]_i_4/O
                         net (fo=6, routed)           1.614     9.002    dvid_1/TDMS_encoder_blue/dc_bias[0]_i_4_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I2_O)        0.100     9.102 r  dvid_1/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=1, routed)           0.000     9.102    dvid_1/TDMS_encoder_blue/dc_bias[1]_i_3__0_n_0
    SLICE_X64Y47         MUXF7 (Prop_muxf7_I1_O)      0.172     9.274 r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.274    dvid_1/TDMS_encoder_blue/dc_bias_reg[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.359     9.125    dvid_1/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.125    
                         arrival time                           9.274    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 count_reg[21]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.567ns (14.040%)  route 3.472ns (85.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[21]_replica_1/Q
                         net (fo=19, routed)          1.766     7.288    dvid_1/TDMS_encoder_blue/count_reg[21]_repN_1_alias
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.100     7.388 r  dvid_1/TDMS_encoder_blue/dc_bias[0]_i_4/O
                         net (fo=6, routed)           1.706     9.094    dvid_1/TDMS_encoder_blue/dc_bias[0]_i_4_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.100     9.194 r  dvid_1/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.194    dvid_1/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X63Y49         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y49         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.269     9.035    dvid_1/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.035    
                         arrival time                           9.194    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 count_reg[22]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.567ns (14.035%)  route 3.473ns (85.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[22]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[22]_replica/Q
                         net (fo=11, routed)          1.605     7.127    dvid_1/TDMS_encoder_blue/count_reg[22]_repN_alias
    SLICE_X64Y43         LUT2 (Prop_lut2_I0_O)        0.100     7.227 r  dvid_1/TDMS_encoder_blue/e[1]_i_2/O
                         net (fo=3, routed)           1.868     9.095    Inst_vga_gen/e_reg[1]_2
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.100     9.195 r  Inst_vga_gen/e[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.195    dvid_1/TDMS_encoder_blue/e_reg[7]_0[0]
    SLICE_X63Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X63Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[1]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.269     9.035    dvid_1/TDMS_encoder_blue/e_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.035    
                         arrival time                           9.195    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.186ns (8.734%)  route 1.943ns (91.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.620    CLK24MHZ_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  count_reg[22]/Q
                         net (fo=8, routed)           1.943     3.705    Inst_vga_gen/count_reg[1]
    SLICE_X65Y47         LUT6 (Prop_lut6_I2_O)        0.045     3.750 r  Inst_vga_gen/e[2]_i_1/O
                         net (fo=1, routed)           0.000     3.750    dvid_1/TDMS_encoder_blue/e_reg[7]_0[1]
    SLICE_X65Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.867     3.603    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X65Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/C
                         clock pessimism             -0.254     3.350    
                         clock uncertainty            0.071     3.421    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.091     3.512    dvid_1/TDMS_encoder_blue/e_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.487ns (22.650%)  route 1.663ns (77.350%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.620    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  count_reg[28]/Q
                         net (fo=11, routed)          0.617     2.379    Inst_vga_gen/count_reg[3]
    SLICE_X56Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.424 r  Inst_vga_gen/e[5]_i_4__0/O
                         net (fo=1, routed)           0.000     2.424    Inst_vga_gen/e[5]_i_4__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.488 r  Inst_vga_gen/e_reg[5]_i_2/O[3]
                         net (fo=13, routed)          0.582     3.070    Inst_vga_gen/green_ram_p[7]
    SLICE_X58Y44         LUT5 (Prop_lut5_I2_O)        0.111     3.181 r  Inst_vga_gen/dc_bias[1]_i_11__0/O
                         net (fo=3, routed)           0.464     3.644    Inst_vga_gen/dc_bias[1]_i_11__0_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.045     3.689 r  Inst_vga_gen/dc_bias[2]_i_6__0/O
                         net (fo=1, routed)           0.000     3.689    Inst_vga_gen/dc_bias[2]_i_6__0_n_0
    SLICE_X58Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     3.751 r  Inst_vga_gen/dc_bias_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     3.751    Inst_vga_gen/dc_bias_reg[2]_i_3_n_0
    SLICE_X58Y45         MUXF8 (Prop_muxf8_I1_O)      0.019     3.770 r  Inst_vga_gen/dc_bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.770    dvid_1/TDMS_encoder_green/dc_bias_reg[3]_2[2]
    SLICE_X58Y45         FDRE                                         r  dvid_1/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.864     3.600    dvid_1/TDMS_encoder_green/cEng_pixel_BUFG
    SLICE_X58Y45         FDRE                                         r  dvid_1/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism             -0.254     3.346    
                         clock uncertainty            0.071     3.418    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.105     3.523    dvid_1/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 count_reg[21]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.567ns (13.732%)  route 3.562ns (86.268%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[21]_replica_1/Q
                         net (fo=19, routed)          1.939     7.461    dvid_1/TDMS_encoder_blue/count_reg[21]_repN_1_alias
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.100     7.561 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.623     9.184    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.100     9.284 r  dvid_1/TDMS_encoder_blue/e[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.284    dvid_1/TDMS_encoder_blue/e[0]_i_1__1_n_0
    SLICE_X62Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.270     9.036    dvid_1/TDMS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.036    
                         arrival time                           9.284    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.406ns (19.254%)  route 1.703ns (80.746%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.620    CLK24MHZ_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  count_reg[28]/Q
                         net (fo=11, routed)          0.528     2.289    Inst_vga_gen/count_reg[3]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.045     2.334 r  Inst_vga_gen/e[5]_i_4/O
                         net (fo=1, routed)           0.000     2.334    Inst_vga_gen/e[5]_i_4_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.398 r  Inst_vga_gen/e_reg[5]_i_3/O[3]
                         net (fo=7, routed)           0.615     3.014    Inst_vga_gen/red_ram_p[7]
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.111     3.125 r  Inst_vga_gen/dc_bias[0]_i_2/O
                         net (fo=1, routed)           0.559     3.684    Inst_vga_gen/dc_bias[0]_i_2_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I1_O)        0.045     3.729 r  Inst_vga_gen/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     3.729    dvid_1/TDMS_encoder_red/D[0]
    SLICE_X57Y41         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         0.836     3.572    dvid_1/TDMS_encoder_red/cEng_pixel_BUFG
    SLICE_X57Y41         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[0]/C
                         clock pessimism             -0.254     3.319    
                         clock uncertainty            0.071     3.390    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.091     3.481    dvid_1/TDMS_encoder_red/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[21]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.567ns (13.713%)  route 3.568ns (86.287%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[21]_replica_1/Q
                         net (fo=19, routed)          1.939     7.461    dvid_1/TDMS_encoder_blue/count_reg[21]_repN_1_alias
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.100     7.561 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.628     9.190    Inst_vga_gen/e_reg[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I2_O)        0.100     9.290 r  Inst_vga_gen/e[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.290    dvid_1/TDMS_encoder_blue/e_reg[7]_0[5]
    SLICE_X62Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[7]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.270     9.036    dvid_1/TDMS_encoder_blue/e_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.036    
                         arrival time                           9.290    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 count_reg[21]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.567ns (13.707%)  route 3.570ns (86.293%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[21]_replica_1/Q
                         net (fo=19, routed)          1.939     7.461    dvid_1/TDMS_encoder_blue/count_reg[21]_repN_1_alias
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.100     7.561 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.630     9.192    Inst_vga_gen/e_reg[1]
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.100     9.292 r  Inst_vga_gen/e[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.292    dvid_1/TDMS_encoder_blue/e_reg[7]_0[2]
    SLICE_X62Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y48         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.269     9.035    dvid_1/TDMS_encoder_blue/e_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.035    
                         arrival time                           9.292    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 count_reg[21]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.567ns (13.699%)  route 3.572ns (86.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.018ns
    Phase Error              (PE):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.522     5.155    CLK24MHZ_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  count_reg[21]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.367     5.522 r  count_reg[21]_replica_1/Q
                         net (fo=19, routed)          1.939     7.461    dvid_1/TDMS_encoder_blue/count_reg[21]_repN_1_alias
    SLICE_X63Y45         LUT6 (Prop_lut6_I1_O)        0.100     7.561 f  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=27, routed)          1.633     9.194    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.100     9.294 r  dvid_1/TDMS_encoder_blue/e[9]_i_1/O
                         net (fo=1, routed)           0.000     9.294    dvid_1/TDMS_encoder_blue/e[9]_i_1_n_0
    SLICE_X62Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=134, routed)         1.639     8.888    dvid_1/TDMS_encoder_blue/cEng_pixel_BUFG
    SLICE_X62Y47         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[9]/C
                         clock pessimism             -0.194     8.695    
                         clock uncertainty            0.071     8.766    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.269     9.035    dvid_1/TDMS_encoder_blue/e_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.035    
                         arrival time                           9.294    
  -------------------------------------------------------------------
                         slack                                  0.259    





