// Seed: 593277669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_20 = 1;
  assign id_22 = id_2;
  wire id_23 = (id_16(1, id_21, id_1, 1, id_13 - 1, id_10, id_14));
  wire id_24;
  assign id_22 = 1;
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30, id_31, id_32, id_33;
  assign id_10 = 1 <= id_18;
  wire id_34;
  wire id_35, id_36, id_37, id_38, id_39;
  wire id_40;
  id_41(
      .id_0(id_32), .id_1(id_37), .id_2(id_7), .id_3(1), .id_4(id_12)
  );
endmodule
macromodule module_1 (
    output tri1 id_0
);
  initial begin : LABEL_0
    id_0 = id_2 ^ id_2;
  end
  assign id_0 = id_3;
  wire id_4;
  assign id_0 = 1'b0;
  xnor primCall (id_0, id_5, id_4);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5
  );
endmodule
