set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) sonic_vc.v] -library lib_sonic_vc
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/sonic_vc_multiplexer_0.v] -library lib_sonic_vc
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/sonic_vc_multiplexer_adapter.v] -library lib_sonic_vc
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_avalon_sc_fifo.v] -library lib_sonic_vc
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) submodules/sonic_vc_demultiplexer_custom.sv] -library lib_sonic_vc
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_reset_controller.v] -library lib_sonic_vc
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) submodules/altera_reset_synchronizer.v] -library lib_sonic_vc
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) submodules/altera_reset_controller.sdc] -library lib_sonic_vc
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID ipds 
 