{
    "code": "```verilog\nmodule TopModule (\n    input  logic [7:0] in,\n    output logic       parity\n);\n\n    assign parity = in[0] ^ in[1] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[6] ^ in[7];\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}