============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  11:04:48 pm
  Module:                 dsc_mul_es_naive
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g546/B                                                          +0     535   
g546/Y                         NAND2X1           1  1.5    4   +50     585 F 
drc_bufs644/A                                                   +0     585   
drc_bufs644/Y                  BUFX2             1  1.9    0   +31     616 F 
g512/C                                                          +0     616   
g512/Y                         OAI21X1           1  2.0   33   +14     630 R 
stoch2bin_out_out_reg[7]/D     DFFSR                            +0     630   
stoch2bin_out_out_reg[7]/CLK   setup                       0   +82     712 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4238ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[7]/D

path   2:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g2/A                                                            +0     535   
g2/Y                           XNOR2X1           1  2.0   37   +54     589 R 
stoch2bin_out_out_reg[0]/D     DFFSR                            +0     589   
stoch2bin_out_out_reg[0]/CLK   setup                       0   +83     672 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4278ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[0]/D

path   3:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g544/S                                                          +0     535   
g544/Y                         MUX2X1            1  1.5   17   +57     592 F 
g543/A                                                          +0     592   
g543/Y                         INVX1             1  2.0    0    +3     595 R 
stoch2bin_out_out_reg[2]/D     DFFSR                            +0     595   
stoch2bin_out_out_reg[2]/CLK   setup                       0   +70     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4285ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[2]/D

path   4:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g542/S                                                          +0     535   
g542/Y                         MUX2X1            1  1.5   17   +57     592 F 
g541/A                                                          +0     592   
g541/Y                         INVX1             1  2.0    0    +3     595 R 
stoch2bin_out_out_reg[1]/D     DFFSR                            +0     595   
stoch2bin_out_out_reg[1]/CLK   setup                       0   +70     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4285ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[1]/D

path   5:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g530/S                                                          +0     535   
g530/Y                         MUX2X1            1  1.5   17   +57     592 F 
g529/A                                                          +0     592   
g529/Y                         INVX1             1  2.0    0    +3     595 R 
stoch2bin_out_out_reg[3]/D     DFFSR                            +0     595   
stoch2bin_out_out_reg[3]/CLK   setup                       0   +70     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4285ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[3]/D

path   6:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g524/S                                                          +0     535   
g524/Y                         MUX2X1            1  1.5   17   +57     592 F 
g523/A                                                          +0     592   
g523/Y                         INVX1             1  2.0    0    +3     595 R 
stoch2bin_out_out_reg[4]/D     DFFSR                            +0     595   
stoch2bin_out_out_reg[4]/CLK   setup                       0   +70     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4285ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[4]/D

path   7:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g520/S                                                          +0     535   
g520/Y                         MUX2X1            1  1.5   17   +57     592 F 
g519/A                                                          +0     592   
g519/Y                         INVX1             1  2.0    0    +3     595 R 
stoch2bin_out_out_reg[5]/D     DFFSR                            +0     595   
stoch2bin_out_out_reg[5]/CLK   setup                       0   +70     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4285ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[5]/D

path   8:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                      0             0 R 
  ctr4_out_reg[0]/Q            DFFSR             1  1.5   10  +109     109 R 
  drc_bufs165/A                                                 +0     109   
  drc_bufs165/Y                BUFX2             4 13.9   34   +51     160 R 
  g234/A                                                        +0     160   
  g234/Y                       INVX1             1  2.7   12   +23     183 F 
  g229/B                                                        +0     183   
  g229/Y                       AOI21X1           1  1.5   24   +28     211 R 
  drc_bufs235/A                                                 +0     211   
  drc_bufs235/Y                BUFX2             1  2.4    8   +34     245 R 
  g228/C                                                        +0     245   
  g228/Y                       AOI21X1           1  1.5   15    +9     254 F 
  drc_bufs236/A                                                 +0     254   
  drc_bufs236/Y                BUFX2             1  1.9    2   +34     288 F 
  g226/A                                                        +0     288   
  g226/Y                       AND2X1            2  5.8   28   +38     326 F 
  g224/B                                                        +0     326   
  g224/Y                       OAI21X1           1  2.0   40   +43     369 R 
  g223/C                                                        +0     369   
  g223/Y                       OAI21X1           1  1.5    4   +20     389 F 
prg_b/sn_out 
g54/A                                                           +0     389   
g54/Y                          INVX1             2  5.0    0    +8     397 R 
g550/A                                                          +0     397   
g550/Y                         OR2X1             9 34.3  172  +138     535 R 
g515/S                                                          +0     535   
g515/Y                         MUX2X1            1  1.5   17   +57     592 F 
g514/A                                                          +0     592   
g514/Y                         INVX1             1  2.0    0    +3     595 R 
stoch2bin_out_out_reg[6]/D     DFFSR                            +0     595   
stoch2bin_out_out_reg[6]/CLK   setup                       0   +70     665 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4285ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : stoch2bin_out_out_reg[6]/D

path   9:

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk_int)                       launch                                    0 R 
prg_b
  ctr4_out_reg[0]/CLK                                             0             0 R 
  ctr4_out_reg[0]/Q                   DFFSR             1  1.5   10  +115     115 F 
  drc_bufs165/A                                                        +0     115   
  drc_bufs165/Y                       BUFX2             4 12.6   16   +44     158 F 
  g234/A                                                               +0     158   
  g234/Y                              INVX1             1  2.7    0    +5     163 R 
  g229/B                                                               +0     163   
  g229/Y                              AOI21X1           1  1.5   16   +21     184 F 
  drc_bufs235/A                                                        +0     184   
  drc_bufs235/Y                       BUFX2             1  2.3    3   +34     218 F 
  g228/C                                                               +0     218   
  g228/Y                              AOI21X1           1  1.5   23   +14     232 R 
  drc_bufs236/A                                                        +0     232   
  drc_bufs236/Y                       BUFX2             1  2.3    8   +34     266 R 
  g226/A                                                               +0     266   
  g226/Y                              AND2X1            2  6.1   48   +43     308 R 
  g225/C                                                               +0     308   
  g225/Y                              NOR3X1            1  2.6   27   +30     339 F 
  g223/B                                                               +0     339   
  g223/Y                              OAI21X1           1  1.6   39   +41     380 R 
prg_b/sn_out 
g54/A                                                                  +0     380   
g54/Y                                 INVX1             2  4.6   17   +28     409 F 
g53/A                                                                  +0     409   
g53/Y                                 OR2X1             1 10.0   35   +56     465 F 
ov                                    out port                         +0     465 F 
(dsc_mul_es_naive.sdc_line_15_28_1)   ext delay                      +100     565 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4385ps 
Start-point  : prg_b/ctr4_out_reg[0]/CLK
End-point    : ov

path  10:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
prg_a_ctr4_out_reg[0]/CLK                               0             0 R 
prg_a_ctr4_out_reg[0]/Q     DFFSR             1  1.5   10  +115     115 F 
drc_bufs654/A                                                +0     115   
drc_bufs654/Y               BUFX2             3 11.1   14   +42     157 F 
g560/B                                                       +0     157   
g560/YC                     HAX1              1  3.4   20   +49     206 F 
g554/B                                                       +0     206   
g554/YC                     HAX1              1  3.4   20   +50     256 F 
g539/B                                                       +0     256   
g539/YS                     HAX1              1  2.8   18   +51     307 R 
g532/A                                                       +0     307   
g532/Y                      MUX2X1            1  1.5    9   +22     329 F 
g531/A                                                       +0     329   
g531/Y                      INVX1             1  2.0    0    +0     329 R 
prg_a_ctr4_out_reg[3]/D     DFFSR                            +0     329   
prg_a_ctr4_out_reg[3]/CLK   setup                       0   +70     400 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4550ps 
Start-point  : prg_a_ctr4_out_reg[0]/CLK
End-point    : prg_a_ctr4_out_reg[3]/D
