\hypertarget{startup_8c}{}\doxysection{startup/startup.c File Reference}
\label{startup_8c}\index{startup/startup.c@{startup/startup.c}}
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for startup.\+c\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{startup_8c_a80919641edad571af7faed5221b92a70}{SRAM\+\_\+\+START}}~(0x20000000U)
\item 
\#define \mbox{\hyperlink{startup_8c_a10a9c742edabf5e945a1c509b7e1451e}{SRAM\+\_\+\+SIZE}}~(32U $\ast$ 1024U)
\item 
\#define \mbox{\hyperlink{startup_8c_ac3854cac0ccb2cba6ae0c184e81f3323}{SRAM\+\_\+\+END}}~(\mbox{\hyperlink{startup_8c_a80919641edad571af7faed5221b92a70}{SRAM\+\_\+\+START}} + \mbox{\hyperlink{startup_8c_a10a9c742edabf5e945a1c509b7e1451e}{SRAM\+\_\+\+SIZE}})
\item 
\#define \mbox{\hyperlink{startup_8c_a1763c9556bd80b7806528729edc98a05}{STACK\+\_\+\+START}}~(\mbox{\hyperlink{startup_8c_ac3854cac0ccb2cba6ae0c184e81f3323}{SRAM\+\_\+\+END}})
\item 
\#define \mbox{\hyperlink{startup_8c_ab65dc2c51b9c543ba5a4619f6b5eac14}{OVERRIDABLE\+\_\+\+ISR}}~\+\_\+\+\_\+attribute\+\_\+\+\_\+((weak, alias(\char`\"{}Default\+\_\+\+ISR\char`\"{})))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{startup_8c_a74880177bae68d05e4d03bd13ead7f12}{Default\+\_\+\+ISR}} (void)
\begin{DoxyCompactList}\small\item\em Default Interrupt Service Routine (ISR) \end{DoxyCompactList}\item 
void \mbox{\hyperlink{startup_8c_a8e29cc375b0d2bde9bfd35e9fc490e13}{Reset\+\_\+\+ISR}} (void)
\begin{DoxyCompactList}\small\item\em Reset Interrupt Service Routine (ISR) \end{DoxyCompactList}\item 
void \mbox{\hyperlink{startup_8c_a218a5747a3785b143c62b6f09d13e717}{NMI\+\_\+\+ISR}} (void)
\item 
void \mbox{\hyperlink{startup_8c_afac36c1ab4d408433df1d680006c9c05}{Hard\+Fault\+\_\+\+ISR}} (void)
\item 
void \mbox{\hyperlink{startup_8c_a68019486bfe0eec1abcbeefb03808302}{Mem\+Manage\+\_\+\+ISR}} (void)
\item 
void \mbox{\hyperlink{startup_8c_aaaecb3c6fd67158c907ac394682943b7}{Bus\+Fault\+\_\+\+ISR}} (void)
\item 
void \mbox{\hyperlink{startup_8c_adf9c8bb01f42b8f2a75818629d6628ea}{Usage\+Fault\+\_\+\+ISR}} (void)
\item 
void \mbox{\hyperlink{startup_8c_a125617e1a4ed9a1648832110904bedbd}{SVCall\+\_\+\+ISR}} (void)
\begin{DoxyCompactList}\small\item\em Vector Table for Nested Vectored Interrupt Controller (NVIC) \end{DoxyCompactList}\item 
int \mbox{\hyperlink{startup_8c_a840291bc02cba5474a4cb46a9b9566fe}{main}} (void)
\begin{DoxyCompactList}\small\item\em Main function. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{startup_8c_abba93927cdaa2d32967cfc724f47cf8f}{\+\_\+etext}}
\item 
uint32\+\_\+t \mbox{\hyperlink{startup_8c_a61687bc10bffbfec9c6fd33bddff3094}{\+\_\+sdata}}
\item 
uint32\+\_\+t \mbox{\hyperlink{startup_8c_a1fc4a71c31f5b048d3b1b7b2d10684d1}{\+\_\+edata}}
\item 
uint32\+\_\+t \mbox{\hyperlink{startup_8c_adcc3ae1cacdf95ad88f01dd26f589175}{\+\_\+sbss}}
\item 
uint32\+\_\+t \mbox{\hyperlink{startup_8c_a580f44faf8ff886796f2114d0de12c77}{\+\_\+ebss}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{startup_8c_ab65dc2c51b9c543ba5a4619f6b5eac14}\label{startup_8c_ab65dc2c51b9c543ba5a4619f6b5eac14}} 
\index{startup.c@{startup.c}!OVERRIDABLE\_ISR@{OVERRIDABLE\_ISR}}
\index{OVERRIDABLE\_ISR@{OVERRIDABLE\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{OVERRIDABLE\_ISR}{OVERRIDABLE\_ISR}}
{\footnotesize\ttfamily \#define OVERRIDABLE\+\_\+\+ISR~\+\_\+\+\_\+attribute\+\_\+\+\_\+((weak, alias(\char`\"{}Default\+\_\+\+ISR\char`\"{})))}

\mbox{\Hypertarget{startup_8c_ac3854cac0ccb2cba6ae0c184e81f3323}\label{startup_8c_ac3854cac0ccb2cba6ae0c184e81f3323}} 
\index{startup.c@{startup.c}!SRAM\_END@{SRAM\_END}}
\index{SRAM\_END@{SRAM\_END}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{SRAM\_END}{SRAM\_END}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+END~(\mbox{\hyperlink{startup_8c_a80919641edad571af7faed5221b92a70}{SRAM\+\_\+\+START}} + \mbox{\hyperlink{startup_8c_a10a9c742edabf5e945a1c509b7e1451e}{SRAM\+\_\+\+SIZE}})}

\mbox{\Hypertarget{startup_8c_a10a9c742edabf5e945a1c509b7e1451e}\label{startup_8c_a10a9c742edabf5e945a1c509b7e1451e}} 
\index{startup.c@{startup.c}!SRAM\_SIZE@{SRAM\_SIZE}}
\index{SRAM\_SIZE@{SRAM\_SIZE}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{SRAM\_SIZE}{SRAM\_SIZE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+SIZE~(32U $\ast$ 1024U)}

\mbox{\Hypertarget{startup_8c_a80919641edad571af7faed5221b92a70}\label{startup_8c_a80919641edad571af7faed5221b92a70}} 
\index{startup.c@{startup.c}!SRAM\_START@{SRAM\_START}}
\index{SRAM\_START@{SRAM\_START}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{SRAM\_START}{SRAM\_START}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+START~(0x20000000U)}

\mbox{\Hypertarget{startup_8c_a1763c9556bd80b7806528729edc98a05}\label{startup_8c_a1763c9556bd80b7806528729edc98a05}} 
\index{startup.c@{startup.c}!STACK\_START@{STACK\_START}}
\index{STACK\_START@{STACK\_START}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{STACK\_START}{STACK\_START}}
{\footnotesize\ttfamily \#define STACK\+\_\+\+START~(\mbox{\hyperlink{startup_8c_ac3854cac0ccb2cba6ae0c184e81f3323}{SRAM\+\_\+\+END}})}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{startup_8c_aaaecb3c6fd67158c907ac394682943b7}\label{startup_8c_aaaecb3c6fd67158c907ac394682943b7}} 
\index{startup.c@{startup.c}!BusFault\_ISR@{BusFault\_ISR}}
\index{BusFault\_ISR@{BusFault\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{BusFault\_ISR()}{BusFault\_ISR()}}
{\footnotesize\ttfamily void Bus\+Fault\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
% FIG 1
\mbox{\Hypertarget{startup_8c_a74880177bae68d05e4d03bd13ead7f12}\label{startup_8c_a74880177bae68d05e4d03bd13ead7f12}} 
\index{startup.c@{startup.c}!Default\_ISR@{Default\_ISR}}
\index{Default\_ISR@{Default\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{Default\_ISR()}{Default\_ISR()}}
{\footnotesize\ttfamily void Default\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Default Interrupt Service Routine (ISR) 

This ISR is a placeholder for all other interrupts that do not have a dedicated ISR defined. It enters an infinite loop, effectively halting the system when an unexpected interrupt occurs. \mbox{\Hypertarget{startup_8c_afac36c1ab4d408433df1d680006c9c05}\label{startup_8c_afac36c1ab4d408433df1d680006c9c05}} 
\index{startup.c@{startup.c}!HardFault\_ISR@{HardFault\_ISR}}
\index{HardFault\_ISR@{HardFault\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{HardFault\_ISR()}{HardFault\_ISR()}}
{\footnotesize\ttfamily void Hard\+Fault\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
% FIG 2
\mbox{\Hypertarget{startup_8c_a840291bc02cba5474a4cb46a9b9566fe}\label{startup_8c_a840291bc02cba5474a4cb46a9b9566fe}} 
\index{startup.c@{startup.c}!main@{main}}
\index{main@{main}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{main()}{main()}}
{\footnotesize\ttfamily int main (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Main function. 

This is the entry point of the program. It is called after the reset sequence and performs necessary initialization before calling the user-\/defined main function.

\begin{DoxyReturn}{Returns}
Integer value representing the exit status of the program. 
\end{DoxyReturn}
Here is the caller graph for this function\+:
% FIG 3
\mbox{\Hypertarget{startup_8c_a68019486bfe0eec1abcbeefb03808302}\label{startup_8c_a68019486bfe0eec1abcbeefb03808302}} 
\index{startup.c@{startup.c}!MemManage\_ISR@{MemManage\_ISR}}
\index{MemManage\_ISR@{MemManage\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{MemManage\_ISR()}{MemManage\_ISR()}}
{\footnotesize\ttfamily void Mem\+Manage\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
% FIG 4
\mbox{\Hypertarget{startup_8c_a218a5747a3785b143c62b6f09d13e717}\label{startup_8c_a218a5747a3785b143c62b6f09d13e717}} 
\index{startup.c@{startup.c}!NMI\_ISR@{NMI\_ISR}}
\index{NMI\_ISR@{NMI\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{NMI\_ISR()}{NMI\_ISR()}}
{\footnotesize\ttfamily void NMI\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
% FIG 5
\mbox{\Hypertarget{startup_8c_a8e29cc375b0d2bde9bfd35e9fc490e13}\label{startup_8c_a8e29cc375b0d2bde9bfd35e9fc490e13}} 
\index{startup.c@{startup.c}!Reset\_ISR@{Reset\_ISR}}
\index{Reset\_ISR@{Reset\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{Reset\_ISR()}{Reset\_ISR()}}
{\footnotesize\ttfamily void Reset\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Reset Interrupt Service Routine (ISR) 

This ISR is invoked when a reset occurs. It is responsible for initializing the .data section by copying the data from FLASH to SRAM, initializing the .bss section by setting it to zero, and then calling the user-\/defined main function. Here is the call graph for this function\+:
% FIG 6
Here is the caller graph for this function\+:
% FIG 7
\mbox{\Hypertarget{startup_8c_a125617e1a4ed9a1648832110904bedbd}\label{startup_8c_a125617e1a4ed9a1648832110904bedbd}} 
\index{startup.c@{startup.c}!SVCall\_ISR@{SVCall\_ISR}}
\index{SVCall\_ISR@{SVCall\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{SVCall\_ISR()}{SVCall\_ISR()}}
{\footnotesize\ttfamily void SVCall\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Vector Table for Nested Vectored Interrupt Controller (NVIC) 

This array represents the vector table used by the Nested Vectored Interrupt Controller (NVIC) to handle various interrupts and exceptions in the system. Each entry in the table corresponds to a specific interrupt or exception and points to the corresponding interrupt service routine (ISR).

\begin{DoxyNote}{Note}
The vector table is defined as an array of 32-\/bit unsigned integers (uint32\+\_\+t).
\end{DoxyNote}
\begin{DoxyWarning}{Warning}
Modifying the vector table requires a deep understanding of the system\textquotesingle{}s interrupt handling mechanisms and should only be done with caution and in accordance with the RM0401 reference manual.
\end{DoxyWarning}
\begin{DoxySeeAlso}{See also}
RM0401 Reference Manual, Page 198 for more information on the \mbox{\hyperlink{stm32f410rb_8h_ac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}} and the vector table. 
\end{DoxySeeAlso}
Here is the call graph for this function\+:
% FIG 8
Here is the caller graph for this function\+:
% FIG 9
\mbox{\Hypertarget{startup_8c_adf9c8bb01f42b8f2a75818629d6628ea}\label{startup_8c_adf9c8bb01f42b8f2a75818629d6628ea}} 
\index{startup.c@{startup.c}!UsageFault\_ISR@{UsageFault\_ISR}}
\index{UsageFault\_ISR@{UsageFault\_ISR}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{UsageFault\_ISR()}{UsageFault\_ISR()}}
{\footnotesize\ttfamily void Usage\+Fault\+\_\+\+ISR (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:
% FIG 10


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{startup_8c_a580f44faf8ff886796f2114d0de12c77}\label{startup_8c_a580f44faf8ff886796f2114d0de12c77}} 
\index{startup.c@{startup.c}!\_ebss@{\_ebss}}
\index{\_ebss@{\_ebss}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_ebss}{\_ebss}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+ebss\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{startup_8c_a1fc4a71c31f5b048d3b1b7b2d10684d1}\label{startup_8c_a1fc4a71c31f5b048d3b1b7b2d10684d1}} 
\index{startup.c@{startup.c}!\_edata@{\_edata}}
\index{\_edata@{\_edata}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_edata}{\_edata}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+edata\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{startup_8c_abba93927cdaa2d32967cfc724f47cf8f}\label{startup_8c_abba93927cdaa2d32967cfc724f47cf8f}} 
\index{startup.c@{startup.c}!\_etext@{\_etext}}
\index{\_etext@{\_etext}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_etext}{\_etext}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+etext\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{startup_8c_adcc3ae1cacdf95ad88f01dd26f589175}\label{startup_8c_adcc3ae1cacdf95ad88f01dd26f589175}} 
\index{startup.c@{startup.c}!\_sbss@{\_sbss}}
\index{\_sbss@{\_sbss}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_sbss}{\_sbss}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+sbss\hspace{0.3cm}{\ttfamily [extern]}}

\mbox{\Hypertarget{startup_8c_a61687bc10bffbfec9c6fd33bddff3094}\label{startup_8c_a61687bc10bffbfec9c6fd33bddff3094}} 
\index{startup.c@{startup.c}!\_sdata@{\_sdata}}
\index{\_sdata@{\_sdata}!startup.c@{startup.c}}
\doxysubsubsection{\texorpdfstring{\_sdata}{\_sdata}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+sdata\hspace{0.3cm}{\ttfamily [extern]}}

