INFO: [VRFC 10-163] Analyzing VHDL file "G:/Architektora_Kom/project_2/project_2.srcs/sim_1/imports/KC705_design/testbench_uart6_kc705.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_uart6_kc705
