<dec f='codebrowser/include/hw/pci/pcie.h' l='120' type='void pcie_cap_arifwd_init(PCIDevice * dev)'/>
<doc f='codebrowser/include/hw/pci/pcie.h' l='119'>/* ARI forwarding capability and control */</doc>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='89' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='92' u='c' c='xio3130_downstream_realize'/>
<def f='codebrowser/hw/pci/pcie.c' l='613' ll='620' type='void pcie_cap_arifwd_init(PCIDevice * dev)'/>
<doc f='codebrowser/hw/pci/pcie.c' l='610'>/* Alternative Routing-ID Interpretation (ARI)
 * forwarding support for root and downstream ports
 */</doc>
