{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "spi_to_dma_LVDS_to_AXIS_0_0",
    "cell_name": "LVDS_to_AXIS_0",
    "component_reference": "xilinx.com:user:LVDS_to_AXIS:2.5",
    "ip_revision": "4",
    "gen_directory": "../../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "spi_to_dma_LVDS_to_AXIS_0_0", "resolve_type": "user", "usage": "all" } ],
        "BURSTSIZE": [ { "value": "256", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "BURSTSIZE": [ { "value": "256", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:zedboard:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "4" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "M_AXIS_0_tdata": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "M_AXIS_0_tlast": [ { "direction": "out" } ],
        "M_AXIS_0_tready": [ { "direction": "in" } ],
        "M_AXIS_0_tvalid": [ { "direction": "out" } ],
        "axis_rd_data_count": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "axis_wr_data_count": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "clk": [ { "direction": "in" } ],
        "debug_axis_before_fifo_tdata": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "debug_axis_before_fifo_tlast": [ { "direction": "out" } ],
        "debug_axis_before_fifo_tready": [ { "direction": "out" } ],
        "debug_axis_before_fifo_tvalid": [ { "direction": "out" } ],
        "en": [ { "direction": "in" } ],
        "frame_n": [ { "direction": "in" } ],
        "frame_p": [ { "direction": "in" } ],
        "frame_se": [ { "direction": "out" } ],
        "l_clk_in_n": [ { "direction": "in" } ],
        "l_clk_in_p": [ { "direction": "in" } ],
        "l_clk_out_n": [ { "direction": "out" } ],
        "l_clk_out_p": [ { "direction": "out" } ],
        "lclk_se": [ { "direction": "out" } ],
        "msglen": [ { "direction": "in", "size_left": "5", "size_right": "0" } ],
        "reset": [ { "direction": "in" } ],
        "sdo_n": [ { "direction": "in" } ],
        "sdo_p": [ { "direction": "in" } ],
        "sdo_se": [ { "direction": "out" } ]
      },
      "interfaces": {
        "M_AXIS_0": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "8", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "spi_to_dma_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "M_AXIS_0_tdata", "physical_left": "63", "physical_right": "0" } ],
            "TLAST": [ { "physical_name": "M_AXIS_0_tlast" } ],
            "TREADY": [ { "physical_name": "M_AXIS_0_tready" } ],
            "TVALID": [ { "physical_name": "M_AXIS_0_tvalid" } ]
          }
        },
        "debug_axis_before_fifo": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "monitor",
          "monitor_type": "master",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "8", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TDEST_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TID_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "TUSER_WIDTH": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TREADY": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TSTRB": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TKEEP": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "spi_to_dma_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "debug_axis_before_fifo_tdata", "physical_left": "63", "physical_right": "0" } ],
            "TLAST": [ { "physical_name": "debug_axis_before_fifo_tlast" } ],
            "TVALID": [ { "physical_name": "debug_axis_before_fifo_tvalid" } ],
            "TREADY": [ { "physical_name": "debug_axis_before_fifo_tready" } ]
          }
        },
        "CLK.CLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PHASE": [ { "value": "0.0", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "M_AXIS_0:debug_axis_before_fifo", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "reset", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "CLK_DOMAIN": [ { "value": "spi_to_dma_processing_system7_0_0_FCLK_CLK0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "RST.RESET": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset" } ]
          }
        }
      }
    }
  }
}