Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 13:48:08 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d
                            (input port)
  Destination:            l2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.866ns  (logic 4.317ns (43.757%)  route 5.549ns (56.243%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  d (IN)
                         net (fo=0)                   0.000     0.000    d
    R5                   IBUF (Prop_ibuf_I_O)         0.744     0.744 r  d_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.873    d_IBUF
    SLICE_X157Y108       LUT2 (Prop_lut2_I0_O)        0.119     1.992 r  l2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.420     6.412    l2_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.454     9.866 r  l2_OBUF_inst/O
                         net (fo=0)                   0.000     9.866    l2
    T25                                                               r  l2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            l3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 4.326ns (43.892%)  route 5.530ns (56.108%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P6                   IBUF (Prop_ibuf_I_O)         0.910     0.910 f  a_IBUF_inst/O
                         net (fo=2, routed)           1.482     2.393    l0_OBUF
    SLICE_X157Y108       LUT2 (Prop_lut2_I1_O)        0.105     2.498 r  l3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.047     6.545    l3_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.310     9.855 r  l3_OBUF_inst/O
                         net (fo=0)                   0.000     9.855    l3
    R26                                                               r  l3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port)
  Destination:            l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.400ns  (logic 4.149ns (44.137%)  route 5.251ns (55.863%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  c (IN)
                         net (fo=0)                   0.000     0.000    c
    T5                   IBUF (Prop_ibuf_I_O)         0.754     0.754 r  c_IBUF_inst/O
                         net (fo=1, routed)           1.008     1.762    c_IBUF
    SLICE_X163Y107       LUT2 (Prop_lut2_I1_O)        0.105     1.867 r  l1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.243     6.110    l1_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     9.400 r  l1_OBUF_inst/O
                         net (fo=0)                   0.000     9.400    l1
    T24                                                               r  l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.220ns (46.304%)  route 4.894ns (53.696%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P6                   IBUF (Prop_ibuf_I_O)         0.910     0.910 r  a_IBUF_inst/O
                         net (fo=2, routed)           4.894     5.804    l0_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     9.114 r  l0_OBUF_inst/O
                         net (fo=0)                   0.000     9.114    l0
    M26                                                               r  l0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.648ns  (logic 1.401ns (38.407%)  route 2.247ns (61.593%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    P6                   IBUF (Prop_ibuf_I_O)         0.136     0.136 r  a_IBUF_inst/O
                         net (fo=2, routed)           2.247     2.383    l0_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.265     3.648 r  l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.648    l0
    M26                                                               r  l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            l3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.927ns  (logic 1.686ns (42.928%)  route 2.242ns (57.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    U6                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  e_IBUF_inst/O
                         net (fo=2, routed)           0.412     0.788    e_IBUF
    SLICE_X157Y108       LUT2 (Prop_lut2_I0_O)        0.045     0.833 r  l3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.829     2.662    l3_OBUF
    R26                  OBUF (Prop_obuf_I_O)         1.265     3.927 r  l3_OBUF_inst/O
                         net (fo=0)                   0.000     3.927    l3
    R26                                                               r  l3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 1.664ns (41.873%)  route 2.310ns (58.127%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    U5                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  b_IBUF_inst/O
                         net (fo=1, routed)           0.368     0.742    b_IBUF
    SLICE_X163Y107       LUT2 (Prop_lut2_I0_O)        0.045     0.787 r  l1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.942     2.729    l1_OBUF
    T24                  OBUF (Prop_obuf_I_O)         1.245     3.974 r  l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.974    l1
    T24                                                               r  l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e
                            (input port)
  Destination:            l2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.177ns  (logic 1.731ns (41.446%)  route 2.446ns (58.554%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  e (IN)
                         net (fo=0)                   0.000     0.000    e
    U6                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  e_IBUF_inst/O
                         net (fo=2, routed)           0.412     0.788    e_IBUF
    SLICE_X157Y108       LUT2 (Prop_lut2_I1_O)        0.046     0.834 r  l2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.034     2.868    l2_OBUF
    T25                  OBUF (Prop_obuf_I_O)         1.310     4.177 r  l2_OBUF_inst/O
                         net (fo=0)                   0.000     4.177    l2
    T25                                                               r  l2 (OUT)
  -------------------------------------------------------------------    -------------------





