(pcb /home/jeanbaptiste/phd/valves/pcb/ValvesControllerNano_v2_mini/ValvesControllerNano_v2_mini.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2013-june-11)-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 77030 -45740 117280 -86165)
    )
    (via "Via[0-1]_889:635_um" "Via[0-1]_889:0_um" "Via[0-1]_1200:900_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component uln2003
      (place U1 100330 -74930 front 0 (PN ULN2003))
      (place U3 93980 -72390 front 180 (PN ULN2003))
    )
    (component resistor
      (place R1 104458 -61912.5 front 180 (PN 4.7k))
      (place R2 104458 -60007.5 front 180 (PN 4.7k))
    )
    (component jumper_3
      (place J2 92710 -62230 front 0 (PN JUMPER_3))
      (place J3 92710 -59690 front 0 (PN JUMPER_3))
      (place J4 92710 -57150 front 0 (PN JUMPER_3))
    )
    (component jumper_2
      (place J1 102870 -57785 front 180 (PN JUMPER_2))
    )
    (component bornier10
      (place P1 111760 -72390 front 270 (PN CONN_10_V))
      (place P2 81915 -72390 front 270 (PN CONN_10_V))
    )
    (component mcp23017_pdip
      (place U2 93345 -53340 front 90 (PN MCP23017))
    )
  )
  (library
    (image uln2003
      (outline (path signal 150  2540 -8890  -1270 -8890))
      (outline (path signal 150  1270 11430  1270 10160))
      (outline (path signal 150  1270 10160  3810 10160))
      (outline (path signal 150  3810 10160  3810 11430))
      (outline (path signal 150  -1270 11430  2540 11430))
      (outline (path signal 150  -1270 11430  -1270 -8890))
      (outline (path signal 150  2540 -8890  6350 -8890))
      (outline (path signal 150  6350 -8890  6350 11430))
      (outline (path signal 150  6350 11430  2540 11430))
      (pin Round[A]Pad_1500_um 1 -1270 10160)
      (pin Round[A]Pad_1500_um 2 -1270 7620)
      (pin Round[A]Pad_1500_um 3 -1270 5080)
      (pin Round[A]Pad_1500_um 4 -1270 2540)
      (pin Round[A]Pad_1500_um 5 -1270 0)
      (pin Round[A]Pad_1500_um 6 -1270 -2540)
      (pin Round[A]Pad_1500_um 7 -1270 -5080)
      (pin Round[A]Pad_1500_um 8 -1270 -7620)
      (pin Round[A]Pad_1500_um 9 6350 -7620)
      (pin Round[A]Pad_1500_um 10 6350 -5080)
      (pin Round[A]Pad_1500_um 11 6350 -2540)
      (pin Round[A]Pad_1500_um 12 6350 0)
      (pin Round[A]Pad_1500_um 13 6350 2540)
      (pin Round[A]Pad_1500_um 14 6350 5080)
      (pin Round[A]Pad_1500_um 15 6350 7620)
      (pin Round[A]Pad_1500_um 16 6350 10160)
    )
    (image resistor
      (pin Round[A]Pad_1500_um 1 -2540 0)
      (pin Round[A]Pad_1500_um 2 5080 0)
    )
    (image jumper_3
      (pin Round[A]Pad_1500_um 2 0 0)
      (pin Round[A]Pad_1500_um 3 2540 0)
      (pin Round[A]Pad_1500_um 1 -2540 0)
    )
    (image jumper_2
      (pin Round[A]Pad_1500_um 1 -1270 0)
      (pin Round[A]Pad_1500_um 2 1270 0)
    )
    (image bornier10
      (outline (path signal 150  -14250 -3100  -9600 -3100))
      (outline (path signal 150  -14250 3100  -11150 3100))
      (outline (path signal 150  11710 -3100  -11540 -3100))
      (outline (path signal 150  11710 3100  -11540 3100))
      (outline (path signal 150  11710 3100  11710 -3100))
      (outline (path signal 150  -14250 3100  -14250 -3100))
      (pin Round[A]Pad_2100_um 1 -12700 0)
      (pin Round[A]Pad_2100_um 2 -10160 0)
      (pin Round[A]Pad_2100_um 3 -7620 0)
      (pin Round[A]Pad_2100_um 4 -5080 0)
      (pin Round[A]Pad_2100_um 5 -2540 0)
      (pin Round[A]Pad_2100_um 6 0 0)
      (pin Round[A]Pad_2100_um 7 2540 0)
      (pin Round[A]Pad_2100_um 8 5080 0)
      (pin Round[A]Pad_2100_um 9 7620 0)
      (pin Round[A]Pad_2100_um 10 10160 0)
    )
    (image mcp23017_pdip
      (outline (path signal 150  1270 13970  1270 12700))
      (outline (path signal 150  1270 12700  3810 12700))
      (outline (path signal 150  3810 12700  3810 13970))
      (outline (path signal 150  2540 13970  -1270 13970))
      (outline (path signal 150  2540 -21590  -1270 -21590))
      (outline (path signal 150  -1270 13970  -1270 -21590))
      (outline (path signal 150  2540 -21590  6350 -21590))
      (outline (path signal 150  6350 -21590  6350 13970))
      (outline (path signal 150  6350 13970  2540 13970))
      (pin Round[A]Pad_1500_um 1 -1270 12700)
      (pin Round[A]Pad_1500_um 2 -1270 10160)
      (pin Round[A]Pad_1500_um 3 -1270 7620)
      (pin Round[A]Pad_1500_um 4 -1270 5080)
      (pin Round[A]Pad_1500_um 5 -1270 2540)
      (pin Round[A]Pad_1500_um 6 -1270 0)
      (pin Round[A]Pad_1500_um 7 -1270 -2540)
      (pin Round[A]Pad_1500_um 8 -1270 -5080)
      (pin Round[A]Pad_1500_um 9 -1270 -7620)
      (pin Round[A]Pad_1500_um 10 -1270 -10160)
      (pin Round[A]Pad_1500_um 11 -1270 -12700)
      (pin Round[A]Pad_1500_um 12 -1270 -15240)
      (pin Round[A]Pad_1500_um 13 -1270 -17780)
      (pin Round[A]Pad_1500_um 14 -1270 -20320)
      (pin Round[A]Pad_1500_um 15 6350 -20320)
      (pin Round[A]Pad_1500_um 16 6350 -17780)
      (pin Round[A]Pad_1500_um 17 6350 -15240)
      (pin Round[A]Pad_1500_um 18 6350 -12700)
      (pin Round[A]Pad_1500_um 19 6350 -10160)
      (pin Round[A]Pad_1500_um 20 6350 -7620)
      (pin Round[A]Pad_1500_um 21 6350 -5080)
      (pin Round[A]Pad_1500_um 22 6350 -2540)
      (pin Round[A]Pad_1500_um 23 6350 0)
      (pin Round[A]Pad_1500_um 24 6350 2540)
      (pin Round[A]Pad_1500_um 25 6350 5080)
      (pin Round[A]Pad_1500_um 26 6350 7620)
      (pin Round[A]Pad_1500_um 27 6350 10160)
      (pin Round[A]Pad_1500_um 28 6350 12700)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_2100_um
      (shape (circle F.Cu 2100))
      (shape (circle B.Cu 2100))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
    (padstack "Via[0-1]_889:0_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
    (padstack "Via[0-1]_1200:900_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net +12V
      (pins U1-9 U3-9 P1-1 P1-4 P1-6 P1-8 P1-10 P2-4 P2-6 P2-8 P2-10)
    )
    (net +5V
      (pins R1-1 R2-1 J2-1 J3-1 J4-1 P2-1 U2-9)
    )
    (net /RST
      (pins P2-2 U2-18)
    )
    (net /v01_05
      (pins U1-1 U2-21)
    )
    (net /v01_12
      (pins U1-16 P1-3)
    )
    (net /v02_05
      (pins U1-3 U2-22)
    )
    (net /v03_05
      (pins U1-5 U2-23)
    )
    (net /v03_12
      (pins U1-12 P1-7)
    )
    (net /v04_05
      (pins U1-7 U2-24)
    )
    (net /v04_12
      (pins U1-10 P1-9)
    )
    (net /v05_05
      (pins U3-1 U2-1)
    )
    (net /v05_12
      (pins U3-16 P2-3)
    )
    (net /v06_05
      (pins U3-3 U2-2)
    )
    (net /v06_12
      (pins U3-14 P2-5)
    )
    (net /v07_05
      (pins U3-5 U2-3)
    )
    (net /v07_12
      (pins U3-12 P2-7)
    )
    (net /v08_05
      (pins U3-7 U2-4)
    )
    (net /v08_12
      (pins U3-10 P2-9)
    )
    (net /v_02_12
      (pins U1-14 P1-5)
    )
    (net A0
      (pins J2-2 U2-15)
    )
    (net A1
      (pins J3-2 U2-16)
    )
    (net A2
      (pins J4-2 U2-17)
    )
    (net GND
      (pins U1-8 U3-8 J2-3 J3-3 J4-3 P1-2 U2-10)
    )
    (net SCL
      (pins R2-2 J1-2 U2-12)
    )
    (net SDA
      (pins R1-2 J1-1 U2-13)
    )
    (class kicad_default "" /RST /v01_05 /v02_05 /v03_05 /v04_05 /v05_05 /v06_05
      /v07_05 /v08_05 A0 A1 A2 SCL SDA
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class 12v_sinks /v01_12 /v03_12 /v04_12 /v05_12 /v06_12 /v07_12 /v08_12
      /v_02_12
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 400)
        (clearance 400.1)
      )
    )
    (class pwr +12V +5V GND
      (circuit
        (use_via Via[0-1]_1200:900_um)
      )
      (rule
        (width 500)
        (clearance 500.1)
      )
    )
  )
  (wiring
  )
)
