# entries copied (as 'select' -> copy -> 'paste into this file')  from '7439B0 SCB client list'(scb_clients_7439B0.xls.xls) linked on http://bcgbu.broadcom.com/DVT/bcm7439
# Client Name	7439B0		Comments
#	DDR0 Client#	"DDR1 Client#"
XPT_WR_RS	0	0	XMEM IF write
XPT_WR_XC	1	1	XMEM IF write
XPT_WR_CDB	2	2	XMEM IF write
XPT_WR_ITB_MSG	3	3	XMEM IF write
XPT_RD_RS	4	4	XMEM IF read
XPT_RD_XC_RMX_MSG	5	5	XMEM IF read
XPT_RD_XC_RAVE	6	6	XMEM IF read
XPT_RD_PB	7	7	XMEM IF read
XPT_WR_MEMDMA	8	8	M2M DMA write
XPT_RD_MEMDMA	9	9	M2M DMA read
GENET0_WR	10	10	Internal 10/100/1000 GPHY
GENET0_RD	11	11	Internal 10/100/1000 GPHY
GENET1_WR	12	12	Internal MoCA
GENET1_RD	13	13	Internal MoCA
GENET2_WR	14	14	external 10/100/1000 GPHY, HPNA, HomePlug or similar. (RGMII)
GENET2_RD	15	15	external 10/100/1000 GPHY, HPNA, HomePlug or similar. (RGMII)
MOCA_MIPS	16	16	This client is MOCA DMA which is used to load IMEM during boot time and during Host-MoCA message echange
SATA	17	17	SATA - First controller/port
SATA_1	18	18	SATA - Second controller/port
MCIF1_RD	19		M-Card, 2nd port (read), (cablecard)
MCIF1_WR	20		M-Card, 2nd port (write), (cablecard)
PCIE_1	21	21	PCIe - 2nd instance
BSP	22	22	Broadcom Security Processor - Must be 22
SCPU	23	23	Sage CPU - Must be 23
FLASH_DMA	24	24	FLASH_DMA replaces EDU
PCIE	25	25	PCIe - 1st instance
SDIO_EMMC	26	26	SDIO eMMC - client is for boot code storage/retrieval
SDIO_CARD	27	27	SDIO  Card - client is for WIFI and video/audio  storage/playback
TPCAP	28		Test Port Capture
MCIF_RD	29		M-Card, 1st port (read), (cablecard)
MCIF_WR	30		M-Card, 1st port (write), (cablecard)
UART_DMA_RD	31		UART_DMA (for Bluetooth interaction)
UART_DMA_WR	32		UART_DMA (for Bluetooth interaction)
USB_HI_0	33	33	Also called "USB_20", carries EHCI traffic for first USB controller. Controller drives 2 ports.
USB_LO_0	34	34	Also called "USB_11", carries OHCI traffic for first USB controller. Controller drives 2 portss.
USB_X_WRITE_0	35	35	(USB 3.0) carries XHCI Write traffic for first USB controller. Controller drives 2 ports.
USB_X_READ_0	36	36	(USB 3.0) carries XHCI Read traffic for first USB controller. Controller drives 2 ports.
USB_X_CTRL_0	37	37	(USB 3.0) carries XHCI Control traffic for first USB controller. Controller drives 2 ports.
			
			
RAAGA	40	40	RAAGA audio engine - instance 0
RAAGA_1	41	41	RAAGA audio engine - instance 0 / selective RTS
RAAGA1	42	42	RAAGA audio engine - instance 1
RAAGA1_1	43	43	RAAGA audio engine - instance 1 / selective RTS
AUD_AIO	44	44	Audio Analog IO
VICE_CME0	45	45	ViCE instance 0 - read only. Input and reference picture luma
VICE_CME1	46	46	ViCE instance 0 - write only. CMV, SAD, Confidence values
VICE_FME0	47	47	ViCE instance 0 - read only. CMV, SAD, Confidence values
VICE_FME1	48	48	ViCE instance 0 - read only. CMB luma
VICE_FME2	49	49	ViCE instance 0 - read only. CMB chroma
VICE_SG	50		ViCE instance 0 - write only. Coded bits / bins
VICE_DBLK	51	51	ViCE instance 0 - write only. Deblocked, reconstructed MBs
VICE_CABAC0	52		ViCE instance 0 - write only. CABAC0 writes final bitstream to SCB0. (All clear compressed data must be on SCB0)
VICE_CABAC1	53		ViCE instance 0 - read only. Bits / bins from SG
VICE_ARCSS0	54	54	ViCE instance 0 - read/write. Firmware code and data
VICE_VIP0_INST0	55	55	ViCE instance 0 - First VIP instance for dual transcode. write only. Luma and 420 chroma
VICE_VIP1_INST0	56	56	ViCE instance 0 - First VIP instance for dual transcode.  read/write. Write: 2h2v_luma, 2h1v_luma. Read: pcc_luma, hist_luma
VICE_VIP0_INST1	57	57	ViCE instance 0 - Second VIP instance for dual transcode. write only. Luma and 420 chroma
VICE_VIP1_INST1	58	58	ViCE instance 0 - Second VIP instance for dual transcode. read/write. Write: 2h2v_luma, 2h1v_luma. Read: pcc_luma, hist_luma
			
			
			
			
			
			
			
			
			
			
			
			
			
			
HVD0_DBLK	73	73	HVD0 Deblock Writes
HVD0_DBLK1	74	74	HVD0 Deblock Writes / alternate blockout
HVD0_ILCPU	75		HVD0 Inner Loop ARC 
HVD0_OLCPU	76		HVD0 Outer Loop ARC
HVD0_CAB	77		HVD0 CABAC 
HVD0_ILSI	78		HVD0 IL Symbol read
HVD0_ILCPU_p2	79		HVD0 Inner Loop ARC, 2nd pipeline
HVD0_ILSI_p2	80		HVD0 IL Symbol read, 2nd pipeline
HVD1_DBLK	81	81	HVD1 - Deblock Writes
HVD1_DBLK1	82	82	HVD1 - Deblock Writes / alternate blockout
HVD1_ILCPU	83		HVD1 - Inner Loop ARC 
HVD1_OLCPU	84		HVD1 - Outer Loop ARC
HVD1_CAB	85		HVD1 -  CABAC 
HVD1_ILSI	86		HVD1 - IL Symbol read
SID	87	87	Still Image decoder
			
			
			
			
			
			
BVN_MAD_PIX_FD	94	94	MAD_R pixel feed (read) (instance 0); 6x Multi-context De-interlacer
BVN_MAD_QUANT	95	95	MAD_R quant motion history (R/W) (instance 0)
BVN_MAD_PIX_CAP	96	96	MAD_R pixel capture (write) (instance 0)
BVN_MAD1_PIX_FD	97	97	MAD_R pixel feed (read) (instance 1); Dedicated to xcode
BVN_MAD1_QUANT	98	98	MAD_R quant motion history (R/W) (instance 1)
BVN_MAD1_PIX_CAP	99	99	MAD_R pixel capture (write) (instance 1)
			
			
			
			
			
			
BVN_MFD0	106	106	MPEG feeders have access to all DRAMs (instance 0)
BVN_MFD0_1	107	107	MFD Alternate blockout (instance 0)
BVN_MFD1	108	108	MPEG feeders have access to all DRAMs (instance 1)
BVN_MFD1_1	109	109	MFD Alternate blockout (instance 1)
BVN_MFD2	110	110	MPEG feeders have access to all DRAMs (instance 2)
BVN_MFD2_1	111	111	MFD Alternate blockout (instance 2)
			
			
			
			
			
			
BVN_VFD0	118	118	Video feeder (instance 0)
BVN_VFD1	119	119	Video feeder (instance 1)
BVN_VFD2	120	120	Video feeder (instance 2)
BVN_VFD3	121	121	Video feeder (instance 3)
BVN_VFD4	122	122	Video feeder (instance 4)
			
			
			
BVN_CAP0	126	126	Video capture (instance 0)
BVN_CAP1	127	127	Video capture (instance 1)
BVN_CAP2	128	128	Video capture (instance 2)
BVN_CAP3	129	129	Video capture (instance 3)
BVN_CAP4	130	130	Video capture (instance 4)
			
			
			
BVN_GFD0	134	134	Graphic feeder (instance 0)
BVN_GFD1	135	135	Graphic feeder (instance 1)
BVN_GFD2	136	136	Graphic feeder (instance 2)
BVN_GFD3	137	137	Graphic feeder (instance 3)
			
			
			
BVN_MCVP0	141	141	MCVP client 0; 6x Multi-context De-interlacer
BVN_MCVP1	142	142	MCVP client 1
BVN_MCVP2	143	143	MCVP client 2
BVN_RDC	144	144	RDC
VEC_VBI_ENC0	145		TTX0 -- assigned to VBI path 0 (typically IT_0, HD/component display) and arbitrated with ITU656 path 0
VEC_VBI_ENC1	146		TTX1 -- assigned to VBI path 1 (typically IT_1, SD/CVBS display)
M2MC_0	147	147	2D graphics - instance 0 - client "0"
M2MC_1	148	148	2D graphics - instance 0 - client "1"
M2MC_2	149	149	2D graphics - instance 0 - client "2"
			
			
			
			
			
HVD0_DBLK_p2	155	155	HVD0 Deblock Writes, 2nd pipeline
HVD0_DBLK1_p2	156	156	HVD0 Deblock Writes / alternate blockout, 2nd pipeline
BVN_MAD4_PIX_FD	157	157	MAD_R pixel feed (read) (instance 4)
BVN_MAD4_QUANT	158	158	MAD_R quant motion history (R/W) (instance 4)
BVN_MAD4_PIX_CAP	159	159	MAD_R pixel capture (write) (instance 4)
M2MC1_0	160	160	2D graphics - instance 1 - client "0"
M2MC1_1	161	161	2D graphics - instance 1 - client "1"
M2MC1_2	162	162	2D graphics - instance 1 - client "2"
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
HOST_CPU_MCP_R_HI	200	200	Host CPU MCP read client - high priority
HOST_CPU_MCP_R_LO	201	201	Host CPU MCP read client - low priority
HOST_CPU_MCP_W_HI	202	202	Host CPU MCP write client - high priority
HOST_CPU_MCP_W_LO	203	203	Host CPU MCP write client - low priority
V3D_MCP_R_HI	204	204	V3D (VC4 graphics core) MCP read client - high priority
V3D_MCP_R_LO	205	205	V3D (VC4 graphics core) MCP read client - low priority
V3D_MCP_W_HI	206	206	V3D (VC4 graphics core) MCP write client (tile buffer writes) - high priority
V3D_MCP_W_LO	207	207	V3D (VC4 graphics core) MCP write client (tile buffer writes) - low priority
			Unused UBUS
			
			
			
			
			
			
			
HVD0_MOCOMP	216	216	HVD0 PFRI / MOCOMP
HVD1_MOCOMP	217	217	HVD1 PFRI / MOCOMP
VICE_PFRI	218	218	VICE2v2 instance 0 PFRI (required + optional)
			
			
			
			Unused LMB
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
			
TRACELOG	248	248	TraceLog
MEMC_RESERVED_0	249	249	Reserved for MEMC use
ZCQS_ENGINE	250	250	DRAM ZQ Calibration Short client
MSA	251	251	MSA (Memory Soft Access)
DIS0	252	252	DIS (DRAM Interface Stress) #0
DIS1	253	253	DIS (DRAM Interface Stress) #1
DRAM_INIT_ZQCS	254	254	DRAM Init (Being updated to ZQCS)
REFRESH	255	255	Refresh
