INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:51:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 buffer20/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 1.892ns (18.542%)  route 8.312ns (81.458%))
  Logic Levels:           22  (CARRY4=3 LUT2=6 LUT3=2 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2872, unset)         0.508     0.508    buffer20/clk
                         FDRE                                         r  buffer20/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer20/dataReg_reg[2]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer20/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 r  buffer20/control/Memory[0][2]_i_1__4/O
                         net (fo=58, unplaced)        0.791     2.064    buffer20/control/dataReg_reg[2]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.107 f  buffer20/control/Memory[0][0]_i_2__23/O
                         net (fo=144, unplaced)       0.353     2.460    fork44/control/generateBlocks[1].regblock/transmitValue_reg_20
                         LUT6 (Prop_lut6_I2_O)        0.043     2.503 r  fork44/control/generateBlocks[1].regblock/transmitValue_i_3__28/O
                         net (fo=65, unplaced)        0.311     2.814    control_merge0/tehb/control/fork44_outs_1_valid
                         LUT6 (Prop_lut6_I3_O)        0.043     2.857 f  control_merge0/tehb/control/fullReg_i_2__10/O
                         net (fo=5, unplaced)         0.272     3.129    control_merge0/tehb/control/fullReg_i_2__10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.047     3.176 f  control_merge0/tehb/control/transmitValue_i_2__44/O
                         net (fo=10, unplaced)        0.287     3.463    control_merge1/tehb/control/dataReg_reg[0]_0
                         LUT4 (Prop_lut4_I1_O)        0.043     3.506 f  control_merge1/tehb/control/fullReg_i_3__14/O
                         net (fo=4, unplaced)         0.268     3.774    control_merge1/tehb/control/fullReg_reg_4
                         LUT2 (Prop_lut2_I0_O)        0.047     3.821 f  control_merge1/tehb/control/transmitValue_i_2__42/O
                         net (fo=15, unplaced)        0.297     4.118    fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2
                         LUT2 (Prop_lut2_I1_O)        0.043     4.161 r  fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, unplaced)         0.244     4.405    buffer10/control/fork14_outs_2_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     4.448 r  buffer10/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=62, unplaced)        0.332     4.780    buffer11/control/p_2_in
                         LUT6 (Prop_lut6_I2_O)        0.043     4.823 r  buffer11/control/level4_c1[15]_i_2/O
                         net (fo=9, unplaced)         0.746     5.569    buffer11/control/buffer11_outs[12]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.612 r  buffer11/control/ltOp_carry__2_i_29/O
                         net (fo=1, unplaced)         0.705     6.317    buffer11/control/ltOp_carry__2_i_29_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.360 f  buffer11/control/ltOp_carry__2_i_24/O
                         net (fo=1, unplaced)         0.377     6.737    buffer11/control/addf0/ieee2nfloat_0/eqOp__21
                         LUT4 (Prop_lut4_I0_O)        0.043     6.780 r  buffer11/control/ltOp_carry__2_i_11/O
                         net (fo=9, unplaced)         0.263     7.043    buffer11/control/X[10]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.086 r  buffer11/control/ltOp_carry__2_i_23/O
                         net (fo=1, unplaced)         0.244     7.330    mulf0/operator/RoundingAdder/ltOp_carry__2
                         LUT6 (Prop_lut6_I5_O)        0.043     7.373 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, unplaced)         0.000     7.373    addf0/operator/ltOp_carry__3_1[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     7.546 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     7.681 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, unplaced)        0.271     7.952    addf0/operator/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     8.079 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     8.538    addf0/operator/p_1_in_1[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.830 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     9.345    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     9.465 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, unplaced)         0.272     9.737    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.047     9.784 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, unplaced)        0.305    10.089    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
                         LUT2 (Prop_lut2_I0_O)        0.043    10.132 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, unplaced)         0.580    10.712    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2872, unset)         0.483    14.183    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_R)       -0.294    13.853    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  3.141    




