#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  6 15:07:51 2018
# Process ID: 27232
# Current directory: D:/project/OPU/OPU_VHDL/FC1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20128 D:\project\OPU\OPU_VHDL\FC1\FC1.xpr
# Log file: D:/project/OPU/OPU_VHDL/FC1/vivado.log
# Journal file: D:/project/OPU/OPU_VHDL/FC1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/OPU/OPU_VHDL/FC1/FC1.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_opu_ip_seri_config.tcl
open_wave_config {D:/project/OPU/OPU_VHDL/FC1/tb_opu_ip_seri_config_behav.wcfg}
relaunch_sim
file mkdir D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new
close [ open D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v w ]
add_files D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v
save_wave_config {D:/project/OPU/OPU_VHDL/FC1/tb_opu_ip_seri_config_behav.wcfg}
update_compile_order -fileset sources_1
import_files -norecurse {D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/new/fc_quant.v D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/new/dist_to_fc1.v D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/new/fc_quant_2.v}
update_compile_order -fileset sources_1
import_files -norecurse {D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci}
export_ip_user_files -of_objects  [get_files  {D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci}] -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
remove_files  {D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci}
file delete -force D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2
file delete -force D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/c_addsub_0 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/c_addsub_0 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/c_addsub_1 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/c_addsub_1 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/ram0_3200_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/ram0_3200_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/ram1_960_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/ram1_960_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/ram2_672_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/ram2_672_2
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram0_3200_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {3200} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {3200} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {3200} CONFIG.Read_Width_B {3200} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram0_3200_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci]
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci]
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci]
launch_runs -jobs 6 ram0_3200_2_synth_1
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram1_960_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {960} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {960} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {960} CONFIG.Read_Width_B {960} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram1_960_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci]
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci]
catch { config_ip_cache -export [get_ips -all ram1_960_2] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci]
launch_runs -jobs 6 ram1_960_2_synth_1
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram2_672_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {672} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {672} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {672} CONFIG.Read_Width_B {672} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram2_672_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci]
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci]
catch { config_ip_cache -export [get_ips -all ram2_672_2] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci]
launch_runs -jobs 6 ram2_672_2_synth_1
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram3_80_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {80} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {80} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {80} CONFIG.Read_Width_B {80} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram3_80_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci]
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci]
catch { config_ip_cache -export [get_ips -all ram3_80_2] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci]
launch_runs -jobs 6 ram3_80_2_synth_1
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Width {25} CONFIG.B_Width {4} CONFIG.Out_Width {25} CONFIG.Latency {1} CONFIG.B_Value {0000}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
launch_runs -jobs 6 c_addsub_0_synth_1
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_1 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Width {23} CONFIG.B_Width {4} CONFIG.A_Width {23} CONFIG.Out_Width {23} CONFIG.Latency {1} CONFIG.B_Value {0000}] [get_ips c_addsub_1]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci]
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci]
catch { config_ip_cache -export [get_ips -all c_addsub_1] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci]
launch_runs -jobs 6 c_addsub_1_synth_1
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fc1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source tb_opu_ip_seri_config.tcl
restart
run 10 us
