{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 15:13:34 2024 " "Info: Processing started: Tue Jun 11 15:13:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "yima2to4:yima\|Decoder0~19 " "Info: Detected gated clock \"yima2to4:yima\|Decoder0~19\" as buffer" {  } { { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "yima2to4:yima\|Decoder0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "timer:tm\|tick " "Info: Detected ripple clock \"timer:tm\|tick\" as buffer" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "timer:tm\|tick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~33 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~32 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~32\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~31 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~31\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:cin_password\|register:r4\|q\[0\] register out3_reg\[3\] 114.39 MHz 8.742 ns Internal " "Info: Clock \"clk\" has Internal fmax of 114.39 MHz between source register \"passwd_register:cin_password\|register:r4\|q\[0\]\" and destination register \"out3_reg\[3\]\" (period= 8.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.840 ns + Longest register register " "Info: + Longest register to register delay is 3.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r4\|q\[0\] 1 REG LC_X28_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 0.230 ns judge:jg\|c~271 2 COMB LC_X28_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.230 ns) = 0.230 ns; Loc. = LC_X28_Y4_N3; Fanout = 1; COMB Node = 'judge:jg\|c~271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.075 ns) 2.437 ns judge:jg\|c~273 3 COMB LC_X47_Y19_N2 1 " "Info: 3: + IC(2.132 ns) + CELL(0.075 ns) = 2.437 ns; Loc. = LC_X47_Y19_N2; Fanout = 1; COMB Node = 'judge:jg\|c~273'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.207 ns" { judge:jg|c~271 judge:jg|c~273 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.075 ns) 2.850 ns judge:jg\|c~274 4 COMB LC_X47_Y19_N8 5 " "Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 2.850 ns; Loc. = LC_X47_Y19_N8; Fanout = 5; COMB Node = 'judge:jg\|c~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { judge:jg|c~273 judge:jg|c~274 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.075 ns) 3.276 ns always0~26 5 COMB LC_X47_Y19_N6 2 " "Info: 5: + IC(0.351 ns) + CELL(0.075 ns) = 3.276 ns; Loc. = LC_X47_Y19_N6; Fanout = 2; COMB Node = 'always0~26'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.426 ns" { judge:jg|c~274 always0~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.223 ns) 3.840 ns out3_reg\[3\] 6 REG LC_X47_Y19_N0 7 " "Info: 6: + IC(0.341 ns) + CELL(0.223 ns) = 3.840 ns; Loc. = LC_X47_Y19_N0; Fanout = 7; REG Node = 'out3_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.564 ns" { always0~26 out3_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.678 ns ( 17.66 % ) " "Info: Total cell delay = 0.678 ns ( 17.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.162 ns ( 82.34 % ) " "Info: Total interconnect delay = 3.162 ns ( 82.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.840 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.840 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } { 0.000ns 0.000ns 2.132ns 0.338ns 0.351ns 0.341ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.736 ns - Smallest " "Info: - Smallest clock skew is -4.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.976 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_M21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.542 ns) 2.976 ns out3_reg\[3\] 2 REG LC_X47_Y19_N0 7 " "Info: 2: + IC(1.709 ns) + CELL(0.542 ns) = 2.976 ns; Loc. = LC_X47_Y19_N0; Fanout = 7; REG Node = 'out3_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.251 ns" { clk out3_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 42.57 % ) " "Info: Total cell delay = 1.267 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.709 ns ( 57.43 % ) " "Info: Total interconnect delay = 1.709 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { clk out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { clk clk~out0 out3_reg[3] } { 0.000ns 0.000ns 1.709ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.712 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_M21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.075 ns) 2.850 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y4_N4 8 " "Info: 2: + IC(2.050 ns) + CELL(0.075 ns) = 2.850 ns; Loc. = LC_X28_Y4_N4; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.125 ns" { clk passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.542 ns) 7.712 ns passwd_register:cin_password\|register:r4\|q\[0\] 3 REG LC_X28_Y4_N3 2 " "Info: 3: + IC(4.320 ns) + CELL(0.542 ns) = 7.712 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.862 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.342 ns ( 17.40 % ) " "Info: Total cell delay = 1.342 ns ( 17.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.370 ns ( 82.60 % ) " "Info: Total interconnect delay = 6.370 ns ( 82.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.712 ns" { clk passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.712 ns" { clk clk~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.050ns 4.320ns } { 0.000ns 0.725ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { clk out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { clk clk~out0 out3_reg[3] } { 0.000ns 0.000ns 1.709ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.712 ns" { clk passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.712 ns" { clk clk~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.050ns 4.320ns } { 0.000ns 0.725ns 0.075ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.840 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.840 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } { 0.000ns 0.000ns 2.132ns 0.338ns 0.351ns 0.341ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.075ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { clk out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { clk clk~out0 out3_reg[3] } { 0.000ns 0.000ns 1.709ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.712 ns" { clk passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.712 ns" { clk clk~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.050ns 4.320ns } { 0.000ns 0.725ns 0.075ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a1 register passwd_register:cin_password\|register:r4\|q\[0\] register error_counter:error_cnt\|error_count\[0\] 230.04 MHz 4.347 ns Internal " "Info: Clock \"a1\" has Internal fmax of 230.04 MHz between source register \"passwd_register:cin_password\|register:r4\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 4.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.425 ns + Longest register register " "Info: + Longest register to register delay is 3.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r4\|q\[0\] 1 REG LC_X28_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 0.230 ns judge:jg\|c~271 2 COMB LC_X28_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.230 ns) = 0.230 ns; Loc. = LC_X28_Y4_N3; Fanout = 1; COMB Node = 'judge:jg\|c~271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.075 ns) 2.437 ns judge:jg\|c~273 3 COMB LC_X47_Y19_N2 1 " "Info: 3: + IC(2.132 ns) + CELL(0.075 ns) = 2.437 ns; Loc. = LC_X47_Y19_N2; Fanout = 1; COMB Node = 'judge:jg\|c~273'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.207 ns" { judge:jg|c~271 judge:jg|c~273 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.075 ns) 2.850 ns judge:jg\|c~274 4 COMB LC_X47_Y19_N8 5 " "Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 2.850 ns; Loc. = LC_X47_Y19_N8; Fanout = 5; COMB Node = 'judge:jg\|c~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { judge:jg|c~273 judge:jg|c~274 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.223 ns) 3.425 ns error_counter:error_cnt\|error_count\[0\] 5 REG LC_X47_Y19_N4 3 " "Info: 5: + IC(0.352 ns) + CELL(0.223 ns) = 3.425 ns; Loc. = LC_X47_Y19_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { judge:jg|c~274 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.603 ns ( 17.61 % ) " "Info: Total cell delay = 0.603 ns ( 17.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 82.39 % ) " "Info: Total interconnect delay = 2.822 ns ( 82.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.132ns 0.338ns 0.352ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.756 ns - Smallest " "Info: - Smallest clock skew is -0.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 destination 7.626 ns + Shortest register " "Info: + Shortest clock path from clock \"a1\" to destination register is 7.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_V21 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V21; Fanout = 11; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.954 ns) + CELL(0.183 ns) 4.371 ns yima2to4:yima\|Decoder0~19 2 COMB LC_X52_Y13_N2 2 " "Info: 2: + IC(2.954 ns) + CELL(0.183 ns) = 4.371 ns; Loc. = LC_X52_Y13_N2; Fanout = 2; COMB Node = 'yima2to4:yima\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.137 ns" { a1 yima2to4:yima|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(0.542 ns) 7.626 ns error_counter:error_cnt\|error_count\[0\] 3 REG LC_X47_Y19_N4 3 " "Info: 3: + IC(2.713 ns) + CELL(0.542 ns) = 7.626 ns; Loc. = LC_X47_Y19_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.255 ns" { yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 25.69 % ) " "Info: Total cell delay = 1.959 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.667 ns ( 74.31 % ) " "Info: Total interconnect delay = 5.667 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.626 ns" { a1 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.626 ns" { a1 a1~out0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.954ns 2.713ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 source 8.382 ns - Longest register " "Info: - Longest clock path from clock \"a1\" to source register is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_V21 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V21; Fanout = 11; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.103 ns) + CELL(0.183 ns) 3.520 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y4_N4 8 " "Info: 2: + IC(2.103 ns) + CELL(0.183 ns) = 3.520 ns; Loc. = LC_X28_Y4_N4; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.286 ns" { a1 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.542 ns) 8.382 ns passwd_register:cin_password\|register:r4\|q\[0\] 3 REG LC_X28_Y4_N3 2 " "Info: 3: + IC(4.320 ns) + CELL(0.542 ns) = 8.382 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.862 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 23.37 % ) " "Info: Total cell delay = 1.959 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.423 ns ( 76.63 % ) " "Info: Total interconnect delay = 6.423 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.382 ns" { a1 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.382 ns" { a1 a1~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.103ns 4.320ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.626 ns" { a1 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.626 ns" { a1 a1~out0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.954ns 2.713ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.382 ns" { a1 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.382 ns" { a1 a1~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.103ns 4.320ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.132ns 0.338ns 0.352ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.626 ns" { a1 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.626 ns" { a1 a1~out0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.954ns 2.713ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.382 ns" { a1 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.382 ns" { a1 a1~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.103ns 4.320ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register passwd_register:cin_password\|register:r4\|q\[0\] register error_counter:error_cnt\|error_count\[0\] 206.4 MHz 4.845 ns Internal " "Info: Clock \"a0\" has Internal fmax of 206.4 MHz between source register \"passwd_register:cin_password\|register:r4\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 4.845 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.425 ns + Longest register register " "Info: + Longest register to register delay is 3.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r4\|q\[0\] 1 REG LC_X28_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 0.230 ns judge:jg\|c~271 2 COMB LC_X28_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.230 ns) = 0.230 ns; Loc. = LC_X28_Y4_N3; Fanout = 1; COMB Node = 'judge:jg\|c~271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.075 ns) 2.437 ns judge:jg\|c~273 3 COMB LC_X47_Y19_N2 1 " "Info: 3: + IC(2.132 ns) + CELL(0.075 ns) = 2.437 ns; Loc. = LC_X47_Y19_N2; Fanout = 1; COMB Node = 'judge:jg\|c~273'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.207 ns" { judge:jg|c~271 judge:jg|c~273 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.075 ns) 2.850 ns judge:jg\|c~274 4 COMB LC_X47_Y19_N8 5 " "Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 2.850 ns; Loc. = LC_X47_Y19_N8; Fanout = 5; COMB Node = 'judge:jg\|c~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { judge:jg|c~273 judge:jg|c~274 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.223 ns) 3.425 ns error_counter:error_cnt\|error_count\[0\] 5 REG LC_X47_Y19_N4 3 " "Info: 5: + IC(0.352 ns) + CELL(0.223 ns) = 3.425 ns; Loc. = LC_X47_Y19_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.575 ns" { judge:jg|c~274 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.603 ns ( 17.61 % ) " "Info: Total cell delay = 0.603 ns ( 17.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 82.39 % ) " "Info: Total interconnect delay = 2.822 ns ( 82.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.132ns 0.338ns 0.352ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.254 ns - Smallest " "Info: - Smallest clock skew is -1.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 7.309 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 7.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 11; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.075 ns) 4.054 ns yima2to4:yima\|Decoder0~19 2 COMB LC_X52_Y13_N2 2 " "Info: 2: + IC(2.745 ns) + CELL(0.075 ns) = 4.054 ns; Loc. = LC_X52_Y13_N2; Fanout = 2; COMB Node = 'yima2to4:yima\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.820 ns" { a0 yima2to4:yima|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(0.542 ns) 7.309 ns error_counter:error_cnt\|error_count\[0\] 3 REG LC_X47_Y19_N4 3 " "Info: 3: + IC(2.713 ns) + CELL(0.542 ns) = 7.309 ns; Loc. = LC_X47_Y19_N4; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.255 ns" { yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 25.32 % ) " "Info: Total cell delay = 1.851 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.458 ns ( 74.68 % ) " "Info: Total interconnect delay = 5.458 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.309 ns" { a0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.309 ns" { a0 a0~out0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.745ns 2.713ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 8.563 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 8.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 11; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.366 ns) 3.701 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y4_N4 8 " "Info: 2: + IC(2.101 ns) + CELL(0.366 ns) = 3.701 ns; Loc. = LC_X28_Y4_N4; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.467 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.542 ns) 8.563 ns passwd_register:cin_password\|register:r4\|q\[0\] 3 REG LC_X28_Y4_N3 2 " "Info: 3: + IC(4.320 ns) + CELL(0.542 ns) = 8.563 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.862 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 25.01 % ) " "Info: Total cell delay = 2.142 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.421 ns ( 74.99 % ) " "Info: Total interconnect delay = 6.421 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.309 ns" { a0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.309 ns" { a0 a0~out0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.745ns 2.713ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.425 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.132ns 0.338ns 0.352ns } { 0.000ns 0.230ns 0.075ns 0.075ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.309 ns" { a0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.309 ns" { a0 a0~out0 yima2to4:yima|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.745ns 2.713ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "true_clk register timer:tm\|count\[13\] register timer:tm\|tick 292.4 MHz 3.42 ns Internal " "Info: Clock \"true_clk\" has Internal fmax of 292.4 MHz between source register \"timer:tm\|count\[13\]\" and destination register \"timer:tm\|tick\" (period= 3.42 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.263 ns + Longest register register " "Info: + Longest register to register delay is 3.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:tm\|count\[13\] 1 REG LC_X46_Y26_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y26_N6; Fanout = 4; REG Node = 'timer:tm\|count\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { timer:tm|count[13] } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.183 ns) 0.977 ns timer:tm\|Equal0~259 2 COMB LC_X47_Y26_N0 1 " "Info: 2: + IC(0.794 ns) + CELL(0.183 ns) = 0.977 ns; Loc. = LC_X47_Y26_N0; Fanout = 1; COMB Node = 'timer:tm\|Equal0~259'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.977 ns" { timer:tm|count[13] timer:tm|Equal0~259 } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.183 ns) 2.088 ns timer:tm\|Equal0~260 3 COMB LC_X46_Y27_N2 1 " "Info: 3: + IC(0.928 ns) + CELL(0.183 ns) = 2.088 ns; Loc. = LC_X46_Y27_N2; Fanout = 1; COMB Node = 'timer:tm\|Equal0~260'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.111 ns" { timer:tm|Equal0~259 timer:tm|Equal0~260 } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.223 ns) 3.263 ns timer:tm\|tick 4 REG LC_X46_Y25_N8 8 " "Info: 4: + IC(0.952 ns) + CELL(0.223 ns) = 3.263 ns; Loc. = LC_X46_Y25_N8; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.175 ns" { timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.589 ns ( 18.05 % ) " "Info: Total cell delay = 0.589 ns ( 18.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 81.95 % ) " "Info: Total interconnect delay = 2.674 ns ( 81.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.263 ns" { timer:tm|count[13] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.263 ns" { timer:tm|count[13] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.794ns 0.928ns 0.952ns } { 0.000ns 0.183ns 0.183ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 2.870 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns true_clk 1 CLK PIN_M20 25 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.542 ns) 2.870 ns timer:tm\|tick 2 REG LC_X46_Y25_N8 8 " "Info: 2: + IC(1.500 ns) + CELL(0.542 ns) = 2.870 ns; Loc. = LC_X46_Y25_N8; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.74 % ) " "Info: Total cell delay = 1.370 ns ( 47.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 52.26 % ) " "Info: Total interconnect delay = 1.500 ns ( 52.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.870 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.870 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.500ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns true_clk 1 CLK PIN_M20 25 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.542 ns) 2.861 ns timer:tm\|count\[13\] 2 REG LC_X46_Y26_N6 4 " "Info: 2: + IC(1.491 ns) + CELL(0.542 ns) = 2.861 ns; Loc. = LC_X46_Y26_N6; Fanout = 4; REG Node = 'timer:tm\|count\[13\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.033 ns" { true_clk timer:tm|count[13] } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.89 % ) " "Info: Total cell delay = 1.370 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 52.11 % ) " "Info: Total interconnect delay = 1.491 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.861 ns" { true_clk timer:tm|count[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.861 ns" { true_clk true_clk~out0 timer:tm|count[13] } { 0.000ns 0.000ns 1.491ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.870 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.870 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.500ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.861 ns" { true_clk timer:tm|count[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.861 ns" { true_clk true_clk~out0 timer:tm|count[13] } { 0.000ns 0.000ns 1.491ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.263 ns" { timer:tm|count[13] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.263 ns" { timer:tm|count[13] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.794ns 0.928ns 0.952ns } { 0.000ns 0.183ns 0.183ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.870 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.870 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.500ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.861 ns" { true_clk timer:tm|count[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.861 ns" { true_clk true_clk~out0 timer:tm|count[13] } { 0.000ns 0.000ns 1.491ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out3_reg\[3\] a1 clk 6.952 ns register " "Info: tsu for register \"out3_reg\[3\]\" (data pin = \"a1\", clock pin = \"clk\") is 6.952 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.918 ns + Longest pin register " "Info: + Longest pin to register delay is 9.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_V21 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V21; Fanout = 11; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.708 ns) + CELL(0.366 ns) 6.308 ns judge:jg\|c~271 2 COMB LC_X28_Y4_N3 1 " "Info: 2: + IC(4.708 ns) + CELL(0.366 ns) = 6.308 ns; Loc. = LC_X28_Y4_N3; Fanout = 1; COMB Node = 'judge:jg\|c~271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.074 ns" { a1 judge:jg|c~271 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.075 ns) 8.515 ns judge:jg\|c~273 3 COMB LC_X47_Y19_N2 1 " "Info: 3: + IC(2.132 ns) + CELL(0.075 ns) = 8.515 ns; Loc. = LC_X47_Y19_N2; Fanout = 1; COMB Node = 'judge:jg\|c~273'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.207 ns" { judge:jg|c~271 judge:jg|c~273 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.075 ns) 8.928 ns judge:jg\|c~274 4 COMB LC_X47_Y19_N8 5 " "Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 8.928 ns; Loc. = LC_X47_Y19_N8; Fanout = 5; COMB Node = 'judge:jg\|c~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { judge:jg|c~273 judge:jg|c~274 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.075 ns) 9.354 ns always0~26 5 COMB LC_X47_Y19_N6 2 " "Info: 5: + IC(0.351 ns) + CELL(0.075 ns) = 9.354 ns; Loc. = LC_X47_Y19_N6; Fanout = 2; COMB Node = 'always0~26'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.426 ns" { judge:jg|c~274 always0~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.223 ns) 9.918 ns out3_reg\[3\] 6 REG LC_X47_Y19_N0 7 " "Info: 6: + IC(0.341 ns) + CELL(0.223 ns) = 9.918 ns; Loc. = LC_X47_Y19_N0; Fanout = 7; REG Node = 'out3_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.564 ns" { always0~26 out3_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.048 ns ( 20.65 % ) " "Info: Total cell delay = 2.048 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.870 ns ( 79.35 % ) " "Info: Total interconnect delay = 7.870 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.918 ns" { a1 judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.918 ns" { a1 a1~out0 judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } { 0.000ns 0.000ns 4.708ns 2.132ns 0.338ns 0.351ns 0.341ns } { 0.000ns 1.234ns 0.366ns 0.075ns 0.075ns 0.075ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 117 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.976 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_M21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.542 ns) 2.976 ns out3_reg\[3\] 2 REG LC_X47_Y19_N0 7 " "Info: 2: + IC(1.709 ns) + CELL(0.542 ns) = 2.976 ns; Loc. = LC_X47_Y19_N0; Fanout = 7; REG Node = 'out3_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.251 ns" { clk out3_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 42.57 % ) " "Info: Total cell delay = 1.267 ns ( 42.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.709 ns ( 57.43 % ) " "Info: Total interconnect delay = 1.709 ns ( 57.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { clk out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { clk clk~out0 out3_reg[3] } { 0.000ns 0.000ns 1.709ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.918 ns" { a1 judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.918 ns" { a1 a1~out0 judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 always0~26 out3_reg[3] } { 0.000ns 0.000ns 4.708ns 2.132ns 0.338ns 0.351ns 0.341ns } { 0.000ns 1.234ns 0.366ns 0.075ns 0.075ns 0.075ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.976 ns" { clk out3_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.976 ns" { clk clk~out0 out3_reg[3] } { 0.000ns 0.000ns 1.709ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a0 res passwd_register:cin_password\|register:r4\|q\[0\] 15.816 ns register " "Info: tco from clock \"a0\" to destination pin \"res\" through register \"passwd_register:cin_password\|register:r4\|q\[0\]\" is 15.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 8.563 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to source register is 8.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 11; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.366 ns) 3.701 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y4_N4 8 " "Info: 2: + IC(2.101 ns) + CELL(0.366 ns) = 3.701 ns; Loc. = LC_X28_Y4_N4; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.467 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.542 ns) 8.563 ns passwd_register:cin_password\|register:r4\|q\[0\] 3 REG LC_X28_Y4_N3 2 " "Info: 3: + IC(4.320 ns) + CELL(0.542 ns) = 8.563 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.862 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 25.01 % ) " "Info: Total cell delay = 2.142 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.421 ns ( 74.99 % ) " "Info: Total interconnect delay = 6.421 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.097 ns + Longest register pin " "Info: + Longest register to pin delay is 7.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r4\|q\[0\] 1 REG LC_X28_Y4_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 0.230 ns judge:jg\|c~271 2 COMB LC_X28_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.230 ns) = 0.230 ns; Loc. = LC_X28_Y4_N3; Fanout = 1; COMB Node = 'judge:jg\|c~271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.075 ns) 2.437 ns judge:jg\|c~273 3 COMB LC_X47_Y19_N2 1 " "Info: 3: + IC(2.132 ns) + CELL(0.075 ns) = 2.437 ns; Loc. = LC_X47_Y19_N2; Fanout = 1; COMB Node = 'judge:jg\|c~273'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.207 ns" { judge:jg|c~271 judge:jg|c~273 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.075 ns) 2.850 ns judge:jg\|c~274 4 COMB LC_X47_Y19_N8 5 " "Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 2.850 ns; Loc. = LC_X47_Y19_N8; Fanout = 5; COMB Node = 'judge:jg\|c~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { judge:jg|c~273 judge:jg|c~274 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(2.376 ns) 7.097 ns res 5 PIN PIN_R1 0 " "Info: 5: + IC(1.871 ns) + CELL(2.376 ns) = 7.097 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.247 ns" { judge:jg|c~274 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.756 ns ( 38.83 % ) " "Info: Total cell delay = 2.756 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.341 ns ( 61.17 % ) " "Info: Total interconnect delay = 4.341 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.097 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.097 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 res } { 0.000ns 0.000ns 2.132ns 0.338ns 1.871ns } { 0.000ns 0.230ns 0.075ns 0.075ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.097 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.097 ns" { passwd_register:cin_password|register:r4|q[0] judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 res } { 0.000ns 0.000ns 2.132ns 0.338ns 1.871ns } { 0.000ns 0.230ns 0.075ns 0.075ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a1 res 13.175 ns Longest " "Info: Longest tpd from source pin \"a1\" to destination pin \"res\" is 13.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_V21 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V21; Fanout = 11; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.708 ns) + CELL(0.366 ns) 6.308 ns judge:jg\|c~271 2 COMB LC_X28_Y4_N3 1 " "Info: 2: + IC(4.708 ns) + CELL(0.366 ns) = 6.308 ns; Loc. = LC_X28_Y4_N3; Fanout = 1; COMB Node = 'judge:jg\|c~271'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.074 ns" { a1 judge:jg|c~271 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.075 ns) 8.515 ns judge:jg\|c~273 3 COMB LC_X47_Y19_N2 1 " "Info: 3: + IC(2.132 ns) + CELL(0.075 ns) = 8.515 ns; Loc. = LC_X47_Y19_N2; Fanout = 1; COMB Node = 'judge:jg\|c~273'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.207 ns" { judge:jg|c~271 judge:jg|c~273 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.075 ns) 8.928 ns judge:jg\|c~274 4 COMB LC_X47_Y19_N8 5 " "Info: 4: + IC(0.338 ns) + CELL(0.075 ns) = 8.928 ns; Loc. = LC_X47_Y19_N8; Fanout = 5; COMB Node = 'judge:jg\|c~274'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.413 ns" { judge:jg|c~273 judge:jg|c~274 } "NODE_NAME" } } { "judge.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(2.376 ns) 13.175 ns res 5 PIN PIN_R1 0 " "Info: 5: + IC(1.871 ns) + CELL(2.376 ns) = 13.175 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.247 ns" { judge:jg|c~274 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.126 ns ( 31.32 % ) " "Info: Total cell delay = 4.126 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.049 ns ( 68.68 % ) " "Info: Total interconnect delay = 9.049 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.175 ns" { a1 judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.175 ns" { a1 a1~out0 judge:jg|c~271 judge:jg|c~273 judge:jg|c~274 res } { 0.000ns 0.000ns 4.708ns 2.132ns 0.338ns 1.871ns } { 0.000ns 1.234ns 0.366ns 0.075ns 0.075ns 2.376ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:cin_password\|register:r4\|q\[0\] inB\[0\] a0 3.441 ns register " "Info: th for register \"passwd_register:cin_password\|register:r4\|q\[0\]\" (data pin = \"inB\[0\]\", clock pin = \"a0\") is 3.441 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 8.563 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 8.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_V22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_V22; Fanout = 11; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(0.366 ns) 3.701 ns passwd_register:cin_password\|comb~33 2 COMB LC_X28_Y4_N4 8 " "Info: 2: + IC(2.101 ns) + CELL(0.366 ns) = 3.701 ns; Loc. = LC_X28_Y4_N4; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.467 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.542 ns) 8.563 ns passwd_register:cin_password\|register:r4\|q\[0\] 3 REG LC_X28_Y4_N3 2 " "Info: 3: + IC(4.320 ns) + CELL(0.542 ns) = 8.563 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.862 ns" { passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 25.01 % ) " "Info: Total cell delay = 2.142 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.421 ns ( 74.99 % ) " "Info: Total interconnect delay = 6.421 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.222 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns inB\[0\] 1 PIN PIN_V9 12 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_V9; Fanout = 12; PIN Node = 'inB\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.085 ns) 5.222 ns passwd_register:cin_password\|register:r4\|q\[0\] 2 REG LC_X28_Y4_N3 2 " "Info: 2: + IC(4.050 ns) + CELL(0.085 ns) = 5.222 ns; Loc. = LC_X28_Y4_N3; Fanout = 2; REG Node = 'passwd_register:cin_password\|register:r4\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { inB[0] passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 22.44 % ) " "Info: Total cell delay = 1.172 ns ( 22.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.050 ns ( 77.56 % ) " "Info: Total interconnect delay = 4.050 ns ( 77.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.222 ns" { inB[0] passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.222 ns" { inB[0] inB[0]~out0 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.087ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.563 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.563 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 2.101ns 4.320ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.222 ns" { inB[0] passwd_register:cin_password|register:r4|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.222 ns" { inB[0] inB[0]~out0 passwd_register:cin_password|register:r4|q[0] } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.087ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 15:13:35 2024 " "Info: Processing ended: Tue Jun 11 15:13:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
