DISK CONTENT:
RANDOM TRANSACTIONS:
Read transaction for logical address: 01111000110
RAM read: 01111000110 --> 0
Write transaction for logical address: 01100101111
RAM write: 01100101111 <-- -87
Read transaction for logical address: 11001000110
RAM read: 11001000110 --> 0
Write transaction for logical address: 11010110111
RAM write: 11010110111 <-- -18
Read transaction for logical address: 10111010011
RAM read: 10111010011 --> 0
Write transaction for logical address: 11100101101
RAM write: 11100101101 <-- -50
Read transaction for logical address: 01101110111
RAM read: 01101110111 --> 0
Write transaction for logical address: 11101100101
RAM write: 11101100101 <-- -56
Read transaction for logical address: 01010010101
RAM read: 01010010101 --> 0
Write transaction for logical address: 10000011100
RAM write: 10000011100 <-- 63
Read transaction for logical address: 10100100011
RAM read: 10100100011 --> 0
Write transaction for logical address: 11001111011
RAM write: 11001111011 <-- 31
Read transaction for logical address: 00010001010
RAM read: 00010001010 --> 0
Write transaction for logical address: 10011011001
RAM write: 10011011001 <-- -90
Read transaction for logical address: 10010101001
RAM read: 10010101001 --> 0
Write transaction for logical address: 10101000101
RAM write: 10101000101 <-- -107
Read transaction for logical address: 10010000001
RAM read: 10010000001 --> 0
Write transaction for logical address: 10100011100
RAM write: 10100011100 <-- -72
Read transaction for logical address: 01100101010
RAM read: 01100101010 --> 0
Write transaction for logical address: 01100110110
RAM write: 01100110110 <-- 126
Read transaction for logical address: 00010100011
RAM read: 00010100011 --> 0
Write transaction for logical address: 00011111100
RAM write: 00011111100 <-- 85
Read transaction for logical address: 01111000010
RAM read: 01111000010 --> 0
Write transaction for logical address: 11001100101
RAM write: 11001100101 <-- -66
Read transaction for logical address: 10110101011
RAM read: 10110101011 --> 0
Write transaction for logical address: 10110111111
RAM write: 10110111111 <-- 44
Read transaction for logical address: 10111111101
RAM read: 10111111101 --> 0
Write transaction for logical address: 00100100010
RAM write: 00100100010 <-- 50
Read transaction for logical address: 10011010001
RAM read: 10011010001 --> 0
Write transaction for logical address: 01110011010
RAM write: 01110011010 <-- 59
Read transaction for logical address: 11100000111
RAM read: 11100000111 --> 0
Write transaction for logical address: 10101000100
RAM write: 10101000100 <-- 66
Read transaction for logical address: 01110100010
RAM read: 01110100010 --> 0
Write transaction for logical address: 00001010101
RAM write: 00001010101 <-- -79
Read transaction for logical address: 00100001000
RAM read: 00100001000 --> 0
Write transaction for logical address: 11010011001
RAM write: 11010011001 <-- -88
Read transaction for logical address: 11010000100
RAM read: 11010000100 --> 0
Write transaction for logical address: 00001101011
RAM write: 00001101011 <-- 23
Read transaction for logical address: 00000011011
RAM read: 00000011011 --> 0
Write transaction for logical address: 10110110101
RAM write: 10110110101 <-- -61
Read transaction for logical address: 11001011010
RAM read: 11001011010 --> 0
Write transaction for logical address: 00011101110
RAM write: 00011101110 <-- -125
Read transaction for logical address: 00011101001
RAM read: 00011101001 --> 0
Write transaction for logical address: 10011000100
RAM write: 10011000100 <-- -59
Read transaction for logical address: 01000010111
RAM read: 01000010111 --> 0
Write transaction for logical address: 00000110011
RAM write: 00000110011 <-- -9
Read transaction for logical address: 00010011101
RAM read: 00010011101 --> 0
Write transaction for logical address: 11000110111
RAM write: 11000110111 <-- 115
Read transaction for logical address: 00000010100
RAM read: 00000010100 --> 0
Write transaction for logical address: 00000110110
RAM write: 00000110110 <-- 13
Read transaction for logical address: 11100101010
RAM read: 11100101010 --> 0
Write transaction for logical address: 11110100100
RAM write: 11110100100 <-- -113
Read transaction for logical address: 00011111010
RAM read: 00011111010 --> 0
Write transaction for logical address: 11011110111
RAM write: 11011110111 <-- 125
Read transaction for logical address: 00010010011
RAM read: 00010010011 --> 0
Write transaction for logical address: 01101001110
RAM write: 01101001110 <-- -95
Read transaction for logical address: 00001011000
RAM read: 00001011000 --> 0
Write transaction for logical address: 01001111101
RAM write: 01001111101 <-- -40
Read transaction for logical address: 10101011001
RAM read: 10101011001 --> 0
Write transaction for logical address: 00110001011
RAM write: 00110001011 <-- 56
Read transaction for logical address: 00001001000
RAM read: 00001001000 --> 0
Write transaction for logical address: 00010110100
RAM write: 00010110100 <-- 28
Read transaction for logical address: 01010011000
RAM read: 01010011000 --> 0
Write transaction for logical address: 00100101101
RAM write: 00100101101 <-- -56
Read transaction for logical address: 00101111000
RAM read: 00101111000 --> 0
Write transaction for logical address: 00011100101
RAM write: 00011100101 <-- 126
Read transaction for logical address: 01111001001
RAM read: 01111001001 --> 0
Write transaction for logical address: 11010011001
RAM write: 11010011001 <-- -45
Read transaction for logical address: 10011110001
RAM read: 10011110001 --> 0
Write transaction for logical address: 01011100100
RAM write: 01011100100 <-- 35
Read transaction for logical address: 01011110111
RAM read: 01011110111 --> 0
Write transaction for logical address: 01101101111
RAM write: 01101101111 <-- 104
Read transaction for logical address: 00111011000
RAM read: 00111011000 --> 0
Write transaction for logical address: 00010101001
RAM write: 00010101001 <-- 30
Read transaction for logical address: 11011101000
RAM read: 11011101000 --> 0
Write transaction for logical address: 01100111111
RAM write: 01100111111 <-- -80
Read transaction for logical address: 01111110111
RAM read: 01111110111 --> 0
Write transaction for logical address: 11100000011
RAM write: 11100000011 <-- -31
Read transaction for logical address: 10001111001
RAM read: 10001111001 --> 0
Write transaction for logical address: 00101111010
RAM write: 00101111010 <-- -17
Read transaction for logical address: 00011001001
RAM read: 00011001001 --> 0
Write transaction for logical address: 00010001101
RAM write: 00010001101 <-- 97
Read transaction for logical address: 01011101010
RAM read: 01011101010 --> 0
Write transaction for logical address: 01000100011
RAM write: 01000100011 <-- -29
Read transaction for logical address: 11010100100
RAM read: 11010100100 --> 0
Write transaction for logical address: 01000001101
RAM write: 01000001101 <-- 123
Read transaction for logical address: 11111010111
RAM read: 11111010111 --> 0
Write transaction for logical address: 00111000101
RAM write: 00111000101 <-- 31
Read transaction for logical address: 10101101100
RAM read: 10101101100 --> 0
Write transaction for logical address: 01011011110
RAM write: 01011011110 <-- -65
Read transaction for logical address: 11110000111
RAM read: 11110000111 --> 0
Write transaction for logical address: 10100100101
RAM write: 10100100101 <-- -74
Read transaction for logical address: 11101100100
RAM read: 11101100100 --> 0
Write transaction for logical address: 10010001101
RAM write: 10010001101 <-- -55
Read transaction for logical address: 00011010001
RAM read: 00011010001 --> 0
Write transaction for logical address: 01000111110
RAM write: 01000111110 <-- -113
Read transaction for logical address: 00000000000
RAM read: 00000000000 --> 0
Write transaction for logical address: 00100010010
RAM write: 00100010010 <-- 102
Read transaction for logical address: 11110111011
RAM read: 11110111011 --> 0
Write transaction for logical address: 11001010100
RAM write: 11001010100 <-- -16
Read transaction for logical address: 11100010100
RAM read: 11100010100 --> 0
Write transaction for logical address: 10011111010
RAM write: 10011111010 <-- -107
Read transaction for logical address: 11100111000
RAM read: 11100111000 --> 0
Write transaction for logical address: 00100100010
RAM write: 00100100010 <-- -116
Read transaction for logical address: 00100110101
RAM read: 00100110101 --> 0
Write transaction for logical address: 10010100011
RAM write: 10010100011 <-- -13
Read transaction for logical address: 00110110011
RAM read: 00110110011 --> 0
Write transaction for logical address: 00101100110
RAM write: 00101100110 <-- 66
Read transaction for logical address: 10011100000
RAM read: 10011100000 --> 0
Write transaction for logical address: 00000010010
RAM write: 00000010010 <-- 5
Read transaction for logical address: 10000001111
RAM read: 10000001111 --> 0
Write transaction for logical address: 10010110010
RAM write: 10010110010 <-- -128
Read transaction for logical address: 01000001001
RAM read: 01000001001 --> 0
Write transaction for logical address: 01110101101
RAM write: 01110101101 <-- 7
Read transaction for logical address: 10101111010
RAM read: 10101111010 --> 0
Write transaction for logical address: 10010011010
RAM write: 10010011010 <-- 66
Read transaction for logical address: 11000110010
RAM read: 11000110010 --> 0
Write transaction for logical address: 11101110001
RAM write: 11101110001 <-- -117
Read transaction for logical address: 00001101010
RAM read: 00001101010 --> 0
Write transaction for logical address: 00010111011
RAM write: 00010111011 <-- 90
Read transaction for logical address: 10001001000
RAM read: 10001001000 --> 0
Write transaction for logical address: 10111100101
RAM write: 10111100101 <-- -96
Read transaction for logical address: 00111000101
RAM read: 00111000101 --> 31
Write transaction for logical address: 00100000100
RAM write: 00100000100 <-- 86
Read transaction for logical address: 00110001100
RAM read: 00110001100 --> 0
Write transaction for logical address: 11010100000
RAM write: 11010100000 <-- -100
Read transaction for logical address: 11110101000
RAM read: 11110101000 --> 0
Write transaction for logical address: 01001011101
RAM write: 01001011101 <-- -77
Read transaction for logical address: 10000001111
RAM read: 10000001111 --> 0
Write transaction for logical address: 10010100001
RAM write: 10010100001 <-- 103
Read transaction for logical address: 01001100011
RAM read: 01001100011 --> 0
Write transaction for logical address: 01011100010
RAM write: 01011100010 <-- -38
Read transaction for logical address: 01101001101
RAM read: 01101001101 --> 0
Write transaction for logical address: 11001110011
RAM write: 11001110011 <-- -41
Read transaction for logical address: 11001100110
RAM read: 11001100110 --> 0
Write transaction for logical address: 11110100011
RAM write: 11110100011 <-- -24
Read transaction for logical address: 10111110111
RAM read: 10111110111 --> 0
Write transaction for logical address: 00010110100
RAM write: 00010110100 <-- -49
Read transaction for logical address: 01011001000
RAM read: 01011001000 --> 0
Write transaction for logical address: 00010111111
RAM write: 00010111111 <-- 107
Read transaction for logical address: 10010111011
RAM read: 10010111011 --> 0
Write transaction for logical address: 00100010100
RAM write: 00100010100 <-- -124
Read transaction for logical address: 01011010000
RAM read: 01011010000 --> 0
Write transaction for logical address: 11000101000
RAM write: 11000101000 <-- -53
Read transaction for logical address: 00110110000
RAM read: 00110110000 --> 0
Write transaction for logical address: 10010110000
RAM write: 10010110000 <-- 110
Read transaction for logical address: 11011001000
RAM read: 11011001000 --> 0
Write transaction for logical address: 11100000110
RAM write: 11100000110 <-- 71
Read transaction for logical address: 10000011001
RAM read: 10000011001 --> 0
Write transaction for logical address: 01010110010
RAM write: 01010110010 <-- -98
Read transaction for logical address: 00010100111
RAM read: 00010100111 --> 0
Write transaction for logical address: 10111111101
RAM write: 10111111101 <-- -51
Read transaction for logical address: 11010101011
RAM read: 11010101011 --> 0
Write transaction for logical address: 01010111100
RAM write: 01010111100 <-- -77
Read transaction for logical address: 10001001111
RAM read: 10001001111 --> 0
Write transaction for logical address: 01111110110
RAM write: 01111110110 <-- 101
Read transaction for logical address: 01000000010
RAM read: 01000000010 --> 0
Write transaction for logical address: 01011100101
RAM write: 01011100101 <-- 39
Read transaction for logical address: 01110010110
RAM read: 01110010110 --> 0
Write transaction for logical address: 11011010101
RAM write: 11011010101 <-- -30
Read transaction for logical address: 00010110010
RAM read: 00010110010 --> 0
Write transaction for logical address: 11001101001
RAM write: 11001101001 <-- 117
Read transaction for logical address: 10110100011
RAM read: 10110100011 --> 0
Write transaction for logical address: 00000101100
RAM write: 00000101100 <-- -75
Read transaction for logical address: 00101100000
RAM read: 00101100000 --> 0
Write transaction for logical address: 00110000010
RAM write: 00110000010 <-- 3
Read transaction for logical address: 10001000100
RAM read: 10001000100 --> 0
Write transaction for logical address: 10101001101
RAM write: 10101001101 <-- 77
Read transaction for logical address: 00001001100
RAM read: 00001001100 --> 0
Write transaction for logical address: 00101010000
RAM write: 00101010000 <-- 23
Read transaction for logical address: 00011101101
RAM read: 00011101101 --> 0
Write transaction for logical address: 00111011101
RAM write: 00111011101 <-- -39
Read transaction for logical address: 01101100011
RAM read: 01101100011 --> 0
Write transaction for logical address: 10101100110
RAM write: 10101100110 <-- 107
Read transaction for logical address: 11000110111
RAM read: 11000110111 --> 115
Write transaction for logical address: 00000110111
RAM write: 00000110111 <-- 85
Read transaction for logical address: 10011001001
RAM read: 10011001001 --> 0
Write transaction for logical address: 10010000001
RAM write: 10010000001 <-- -82
Read transaction for logical address: 11111000000
RAM read: 11111000000 --> 0
Write transaction for logical address: 11011101000
RAM write: 11011101000 <-- 15
Read transaction for logical address: 10111001010
RAM read: 10111001010 --> 0
Write transaction for logical address: 11101011111
RAM write: 11101011111 <-- -28
Read transaction for logical address: 11101010111
RAM read: 11101010111 --> 0
Write transaction for logical address: 00011101000
RAM write: 00011101000 <-- 36
Read transaction for logical address: 00010110000
RAM read: 00010110000 --> 0
Write transaction for logical address: 01011100000
RAM write: 01011100000 <-- 34
Read transaction for logical address: 10001101001
RAM read: 10001101001 --> 0
Write transaction for logical address: 00010111111
RAM write: 00010111111 <-- 52
Read transaction for logical address: 10010100011
RAM read: 10010100011 --> -13
Write transaction for logical address: 01101101011
RAM write: 01101101011 <-- -70
Read transaction for logical address: 10111111101
RAM read: 10111111101 --> -51
Write transaction for logical address: 11001001111
RAM write: 11001001111 <-- -45
Read transaction for logical address: 00000111000
RAM read: 00000111000 --> 0
Write transaction for logical address: 11100011001
RAM write: 11100011001 <-- 117
Read transaction for logical address: 10100110101
RAM read: 10100110101 --> 0
Write transaction for logical address: 10101111100
RAM write: 10101111100 <-- 12
Read transaction for logical address: 00110001000
RAM read: 00110001000 --> 0
Write transaction for logical address: 00100101010
RAM write: 00100101010 <-- -93
Read transaction for logical address: 10100101011
RAM read: 10100101011 --> 0
Write transaction for logical address: 11010110000
RAM write: 11010110000 <-- -100
Read transaction for logical address: 10010001000
RAM read: 10010001000 --> 0
Write transaction for logical address: 10101101100
RAM write: 10101101100 <-- -102
Read transaction for logical address: 11010001011
RAM read: 11010001011 --> 0
Write transaction for logical address: 00101111011
RAM write: 00101111011 <-- -57
Read transaction for logical address: 00000001100
RAM read: 00000001100 --> 0
Write transaction for logical address: 01111111000
RAM write: 01111111000 <-- 11
Read transaction for logical address: 10100001101
RAM read: 10100001101 --> 0
Write transaction for logical address: 10110011100
RAM write: 10110011100 <-- 84
Read transaction for logical address: 00100100100
RAM read: 00100100100 --> 0
Write transaction for logical address: 01101000111
RAM write: 01101000111 <-- -121
Read transaction for logical address: 11001001011
RAM read: 11001001011 --> 0
Write transaction for logical address: 10010000111
RAM write: 10010000111 <-- 49
Read transaction for logical address: 11010011010
RAM read: 11010011010 --> 0
Write transaction for logical address: 11111111100
RAM write: 11111111100 <-- -46
Read transaction for logical address: 11111011110
RAM read: 11111011110 --> 0
Write transaction for logical address: 01110101101
RAM write: 01110101101 <-- 91
Read transaction for logical address: 00110001100
RAM read: 00110001100 --> 0
Write transaction for logical address: 10001000101
RAM write: 10001000101 <-- -44
Read transaction for logical address: 10010110011
RAM read: 10010110011 --> 0
Write transaction for logical address: 11010010100
RAM write: 11010010100 <-- -5
Read transaction for logical address: 11000110101
RAM read: 11000110101 --> 0
Write transaction for logical address: 00111110101
RAM write: 00111110101 <-- -83
Read transaction for logical address: 00011000101
RAM read: 00011000101 --> 0
Write transaction for logical address: 11100100100
RAM write: 11100100100 <-- 107
Read transaction for logical address: 10111111101
RAM read: 10111111101 --> -51
Write transaction for logical address: 00101001010
RAM write: 00101001010 <-- -126
Read transaction for logical address: 11000110000
RAM read: 11000110000 --> 0
Write transaction for logical address: 00011000111
RAM write: 00011000111 <-- 108
Read transaction for logical address: 00011001100
RAM read: 00011001100 --> 0
Write transaction for logical address: 11001111001
RAM write: 11001111001 <-- 62
Read transaction for logical address: 00011000101
RAM read: 00011000101 --> 0
Write transaction for logical address: 11110111011
RAM write: 11110111011 <-- -43
Read transaction for logical address: 00100101101
RAM read: 00100101101 --> -56
Write transaction for logical address: 01000110101
RAM write: 01000110101 <-- -117
Read transaction for logical address: 01001001100
RAM read: 01001001100 --> 0
Write transaction for logical address: 10000101001
RAM write: 10000101001 <-- 118
Read transaction for logical address: 00110100001
RAM read: 00110100001 --> 0
Write transaction for logical address: 10111000011
RAM write: 10111000011 <-- -59
Read transaction for logical address: 01001111111
RAM read: 01001111111 --> 0
Write transaction for logical address: 01100110100
RAM write: 01100110100 <-- 113
Read transaction for logical address: 11100001101
RAM read: 11100001101 --> 0
Write transaction for logical address: 00010110100
RAM write: 00010110100 <-- -95
Read transaction for logical address: 11101100110
RAM read: 11101100110 --> 0
Write transaction for logical address: 00101110001
RAM write: 00101110001 <-- 81
Read transaction for logical address: 00101100101
RAM read: 00101100101 --> 0
Write transaction for logical address: 00010010010
RAM write: 00010010010 <-- 72
Read transaction for logical address: 00010100101
RAM read: 00010100101 --> 0
Write transaction for logical address: 10001000001
RAM write: 10001000001 <-- -53
Read transaction for logical address: 00000100011
RAM read: 00000100011 --> 0
Write transaction for logical address: 10011011110
RAM write: 10011011110 <-- -18
Read transaction for logical address: 01011011111
RAM read: 01011011111 --> 0
Write transaction for logical address: 00110100100
RAM write: 00110100100 <-- -108
Read transaction for logical address: 01011000011
RAM read: 01011000011 --> 0
Write transaction for logical address: 10101110010
RAM write: 10101110010 <-- 64
Read transaction for logical address: 01010011111
RAM read: 01010011111 --> 0
Write transaction for logical address: 01110101010
RAM write: 01110101010 <-- 65
Read transaction for logical address: 01110000010
RAM read: 01110000010 --> 0
Write transaction for logical address: 11000110111
RAM write: 11000110111 <-- 15
Read transaction for logical address: 00010011000
RAM read: 00010011000 --> 0
Write transaction for logical address: 10110001000
RAM write: 10110001000 <-- -28
Read transaction for logical address: 11011010111
RAM read: 11011010111 --> 0
Write transaction for logical address: 00010011001
RAM write: 00010011001 <-- 118
Read transaction for logical address: 01101001010
RAM read: 01101001010 --> 0
Write transaction for logical address: 10001010011
RAM write: 10001010011 <-- -35
Read transaction for logical address: 00100010100
RAM read: 00100010100 --> -124
Write transaction for logical address: 11100011010
RAM write: 11100011010 <-- 70
Read transaction for logical address: 00110001011
RAM read: 00110001011 --> 56
Write transaction for logical address: 10101011000
RAM write: 10101011000 <-- 56
Read transaction for logical address: 10110111010
RAM read: 10110111010 --> 0
Write transaction for logical address: 10010101111
RAM write: 10010101111 <-- 98
Read transaction for logical address: 01010100011
RAM read: 01010100011 --> 0
Write transaction for logical address: 00101011000
RAM write: 00101011000 <-- 27
Read transaction for logical address: 10000110000
RAM read: 10000110000 --> 0
Write transaction for logical address: 00011101000
RAM write: 00011101000 <-- 25
Read transaction for logical address: 00110010011
RAM read: 00110010011 --> 0
Write transaction for logical address: 10110001110
RAM write: 10110001110 <-- -88
Read transaction for logical address: 00010001110
RAM read: 00010001110 --> 0
Write transaction for logical address: 00001110101
RAM write: 00001110101 <-- 119
Read transaction for logical address: 01001110101
RAM read: 01001110101 --> 0
Write transaction for logical address: 01110111000
RAM write: 01110111000 <-- -119
Read transaction for logical address: 00011010001
RAM read: 00011010001 --> 0
Write transaction for logical address: 00000111011
RAM write: 00000111011 <-- 28
Read transaction for logical address: 00111101101
RAM read: 00111101101 --> 0
Write transaction for logical address: 00001110010
RAM write: 00001110010 <-- -16
Read transaction for logical address: 11110001101
RAM read: 11110001101 --> 0
Write transaction for logical address: 01101000101
RAM write: 01101000101 <-- 19
Read transaction for logical address: 11000001110
RAM read: 11000001110 --> 0
Write transaction for logical address: 00010101000
RAM write: 00010101000 <-- 44
Read transaction for logical address: 00110000101
RAM read: 00110000101 --> 0
Write transaction for logical address: 01101110111
RAM write: 01101110111 <-- -66
Read transaction for logical address: 00010101011
RAM read: 00010101011 --> 0
Write transaction for logical address: 11000110101
RAM write: 11000110101 <-- -12
Read transaction for logical address: 10111001110
RAM read: 10111001110 --> 0
Write transaction for logical address: 10111111101
RAM write: 10111111101 <-- -100
Read transaction for logical address: 01001111100
RAM read: 01001111100 --> 0
Write transaction for logical address: 01100001101
RAM write: 01100001101 <-- -81
Read transaction for logical address: 11101010001
RAM read: 11101010001 --> 0
Write transaction for logical address: 00001001110
RAM write: 00001001110 <-- -43
Read transaction for logical address: 11101010100
RAM read: 11101010100 --> 0
Write transaction for logical address: 11110011101
RAM write: 11110011101 <-- 112
Read transaction for logical address: 00010011100
RAM read: 00010011100 --> 0
Write transaction for logical address: 11010110100
RAM write: 11010110100 <-- -70
Read transaction for logical address: 00000110010
RAM read: 00000110010 --> 0
Write transaction for logical address: 01100111011
RAM write: 01100111011 <-- 98
Read transaction for logical address: 00100000000
RAM read: 00100000000 --> 0
Write transaction for logical address: 00100110011
RAM write: 00100110011 <-- 55
Read transaction for logical address: 11001100100
RAM read: 11001100100 --> 0
Write transaction for logical address: 00000001110
RAM write: 00000001110 <-- -7
Read transaction for logical address: 11010011001
RAM read: 11010011001 --> -45
Write transaction for logical address: 11000000101
RAM write: 11000000101 <-- -99
Read transaction for logical address: 00100010001
RAM read: 00100010001 --> 0
Write transaction for logical address: 00000010000
RAM write: 00000010000 <-- -39
Read transaction for logical address: 10010000001
RAM read: 10010000001 --> -82
Write transaction for logical address: 11101100111
RAM write: 11101100111 <-- -48
Read transaction for logical address: 01001001001
RAM read: 01001001001 --> 0
Write transaction for logical address: 00101001110
RAM write: 00101001110 <-- -32
Read transaction for logical address: 11011010011
RAM read: 11011010011 --> 0
Write transaction for logical address: 11101000010
RAM write: 11101000010 <-- 81
Read transaction for logical address: 01000111100
RAM read: 01000111100 --> 0
Write transaction for logical address: 00011001101
RAM write: 00011001101 <-- -63
Read transaction for logical address: 11011010110
RAM read: 11011010110 --> 0
Write transaction for logical address: 10011110001
RAM write: 10011110001 <-- -21
Read transaction for logical address: 01011110001
RAM read: 01011110001 --> 0
Write transaction for logical address: 00000001000
RAM write: 00000001000 <-- 9
Read transaction for logical address: 11000000001
RAM read: 11000000001 --> 0
Write transaction for logical address: 10110010101
RAM write: 10110010101 <-- -28
Read transaction for logical address: 01000100100
RAM read: 01000100100 --> 0
Write transaction for logical address: 00110001111
RAM write: 00110001111 <-- 80
Read transaction for logical address: 10010010111
RAM read: 10010010111 --> 0
Write transaction for logical address: 10101111111
RAM write: 10101111111 <-- 18
Read transaction for logical address: 00110100010
RAM read: 00110100010 --> 0
Write transaction for logical address: 00110010001
RAM write: 00110010001 <-- 49
Read transaction for logical address: 00101101001
RAM read: 00101101001 --> 0
Write transaction for logical address: 11111011101
RAM write: 11111011101 <-- 100
Read transaction for logical address: 11101110000
RAM read: 11101110000 --> 0
Write transaction for logical address: 01111111011
RAM write: 01111111011 <-- 38
Read transaction for logical address: 00001001010
RAM read: 00001001010 --> 0
Write transaction for logical address: 00100110111
RAM write: 00100110111 <-- -38
Read transaction for logical address: 01101101011
RAM read: 01101101011 --> -70
Write transaction for logical address: 11000010001
RAM write: 11000010001 <-- -12
Read transaction for logical address: 01101111100
RAM read: 01101111100 --> 0
Write transaction for logical address: 01100011001
RAM write: 01100011001 <-- 5
Read transaction for logical address: 10001110101
RAM read: 10001110101 --> 0
Write transaction for logical address: 10010000111
RAM write: 10010000111 <-- 86
Read transaction for logical address: 00100110110
RAM read: 00100110110 --> 0
Write transaction for logical address: 01110110110
RAM write: 01110110110 <-- 94
Read transaction for logical address: 00000001000
RAM read: 00000001000 --> 9
Write transaction for logical address: 10000001110
RAM write: 10000001110 <-- 115
Read transaction for logical address: 01110100101
RAM read: 01110100101 --> 0
Write transaction for logical address: 01111110111
RAM write: 01111110111 <-- 11
Read transaction for logical address: 11000011101
RAM read: 11000011101 --> 0
Write transaction for logical address: 10110101111
RAM write: 10110101111 <-- 79
Read transaction for logical address: 10001100111
RAM read: 10001100111 --> 0
Write transaction for logical address: 01110001111
RAM write: 01110001111 <-- 103
Read transaction for logical address: 00000101110
RAM read: 00000101110 --> 0
Write transaction for logical address: 10101001100
RAM write: 10101001100 <-- -64
Read transaction for logical address: 01110010001
RAM read: 01110010001 --> 0
Write transaction for logical address: 01101000100
RAM write: 01101000100 <-- -29
Read transaction for logical address: 10000011111
RAM read: 10000011111 --> 0
Write transaction for logical address: 00010010100
RAM write: 00010010100 <-- 46
Read transaction for logical address: 00010010001
RAM read: 00010010001 --> 0
Write transaction for logical address: 00010001111
RAM write: 00010001111 <-- 113
Read transaction for logical address: 11001001001
RAM read: 11001001001 --> 0
Write transaction for logical address: 11111000001
RAM write: 11111000001 <-- 11
Read transaction for logical address: 01100011010
RAM read: 01100011010 --> 0
Write transaction for logical address: 10110001001
RAM write: 10110001001 <-- 83
Read transaction for logical address: 00100011000
RAM read: 00100011000 --> 0
Write transaction for logical address: 00100011101
RAM write: 00100011101 <-- -73
Read transaction for logical address: 01111010001
RAM read: 01111010001 --> 0
Write transaction for logical address: 01111100110
RAM write: 01111100110 <-- -122
Read transaction for logical address: 10000110101
RAM read: 10000110101 --> 0
Write transaction for logical address: 10010000010
RAM write: 10010000010 <-- 11
Read transaction for logical address: 10111101110
RAM read: 10111101110 --> 0
Write transaction for logical address: 01000010000
RAM write: 01000010000 <-- 16
Read transaction for logical address: 00101111100
RAM read: 00101111100 --> 0
Write transaction for logical address: 01010101101
RAM write: 01010101101 <-- 74
Read transaction for logical address: 00001100100
RAM read: 00001100100 --> 0
Write transaction for logical address: 10010011110
RAM write: 10010011110 <-- 65
Read transaction for logical address: 00111111001
RAM read: 00111111001 --> 0
Write transaction for logical address: 00011111111
RAM write: 00011111111 <-- 124
Read transaction for logical address: 11110110111
RAM read: 11110110111 --> 0
Write transaction for logical address: 00001010000
RAM write: 00001010000 <-- 108
Read transaction for logical address: 01011110010
RAM read: 01011110010 --> 0
Write transaction for logical address: 00001010110
RAM write: 00001010110 <-- 114
Read transaction for logical address: 11011010111
RAM read: 11011010111 --> 0
Write transaction for logical address: 01000111110
RAM write: 01000111110 <-- -98
Read transaction for logical address: 11111010110
RAM read: 11111010110 --> 0
Write transaction for logical address: 10010011111
RAM write: 10010011111 <-- 99
Read transaction for logical address: 11001011110
RAM read: 11001011110 --> 0
Write transaction for logical address: 01100111011
RAM write: 01100111011 <-- -112
Read transaction for logical address: 11000100010
RAM read: 11000100010 --> 0
Write transaction for logical address: 00100100001
RAM write: 00100100001 <-- 57
Read transaction for logical address: 01100010011
RAM read: 01100010011 --> 0
Write transaction for logical address: 10010110011
RAM write: 10010110011 <-- 98
Read transaction for logical address: 10101001101
RAM read: 10101001101 --> 77
Write transaction for logical address: 00001111111
RAM write: 00001111111 <-- -38
Read transaction for logical address: 01101011011
RAM read: 01101011011 --> 0
Write transaction for logical address: 01101010010
RAM write: 01101010010 <-- 112
Read transaction for logical address: 01101010101
RAM read: 01101010101 --> 0
Write transaction for logical address: 01100000000
RAM write: 01100000000 <-- -125
Read transaction for logical address: 01000100000
RAM read: 01000100000 --> 0
Write transaction for logical address: 01001101001
RAM write: 01001101001 <-- 83
Read transaction for logical address: 01000010100
RAM read: 01000010100 --> 0
Write transaction for logical address: 01110110011
RAM write: 01110110011 <-- 47
Read transaction for logical address: 10101101100
RAM read: 10101101100 --> -102
Write transaction for logical address: 11000110100
RAM write: 11000110100 <-- -50
Read transaction for logical address: 10100011000
RAM read: 10100011000 --> 0
Write transaction for logical address: 01001010111
RAM write: 01001010111 <-- -101
Read transaction for logical address: 11000101100
RAM read: 11000101100 --> 0
Write transaction for logical address: 10111111001
RAM write: 10111111001 <-- 110
Read transaction for logical address: 10010100111
RAM read: 10010100111 --> 0
Write transaction for logical address: 10100100110
RAM write: 10100100110 <-- -59
Read transaction for logical address: 11110000001
RAM read: 11110000001 --> 0
Write transaction for logical address: 01100001010
RAM write: 01100001010 <-- -27
Read transaction for logical address: 00110001011
RAM read: 00110001011 --> 56
Write transaction for logical address: 00010101111
RAM write: 00010101111 <-- 13
Read transaction for logical address: 11101111001
RAM read: 11101111001 --> 0
Write transaction for logical address: 10100101000
RAM write: 10100101000 <-- 84
Read transaction for logical address: 10100100101
RAM read: 10100100101 --> -74
Write transaction for logical address: 11100001001
RAM write: 11100001001 <-- -4
Read transaction for logical address: 11000001011
RAM read: 11000001011 --> 0
Write transaction for logical address: 00100010101
RAM write: 00100010101 <-- 36
Read transaction for logical address: 01110001110
RAM read: 01110001110 --> 0
Write transaction for logical address: 01011111110
RAM write: 01011111110 <-- 127
Read transaction for logical address: 01001100110
RAM read: 01001100110 --> 0
Write transaction for logical address: 00001000000
RAM write: 00001000000 <-- -81
Read transaction for logical address: 00011111001
RAM read: 00011111001 --> 0
Write transaction for logical address: 10100101111
RAM write: 10100101111 <-- -30
Read transaction for logical address: 01111011101
RAM read: 01111011101 --> 0
Write transaction for logical address: 11000001011
RAM write: 11000001011 <-- 58
Read transaction for logical address: 00110101111
RAM read: 00110101111 --> 0
Write transaction for logical address: 01101111111
RAM write: 01101111111 <-- 20
Read transaction for logical address: 11101110001
RAM read: 11101110001 --> -117
Write transaction for logical address: 10110101110
RAM write: 10110101110 <-- -53
Read transaction for logical address: 10000101100
RAM read: 10000101100 --> 0
Write transaction for logical address: 01000000101
RAM write: 01000000101 <-- 43
Read transaction for logical address: 00000100000
RAM read: 00000100000 --> 0
Write transaction for logical address: 10011001100
RAM write: 10011001100 <-- 97
Read transaction for logical address: 01011010110
RAM read: 01011010110 --> 0
Write transaction for logical address: 01101100100
RAM write: 01101100100 <-- -59
Read transaction for logical address: 10111111010
RAM read: 10111111010 --> 0
Write transaction for logical address: 11001001011
RAM write: 11001001011 <-- 6
Read transaction for logical address: 00111110000
RAM read: 00111110000 --> 0
Write transaction for logical address: 01001111100
RAM write: 01001111100 <-- -46
Read transaction for logical address: 01101011011
RAM read: 01101011011 --> 0
Write transaction for logical address: 11010101100
RAM write: 11010101100 <-- -84
Read transaction for logical address: 00011110101
RAM read: 00011110101 --> 0
Write transaction for logical address: 00110110101
RAM write: 00110110101 <-- 27
Read transaction for logical address: 01001001111
RAM read: 01001001111 --> 0
Write transaction for logical address: 01111010011
RAM write: 01111010011 <-- 77
Read transaction for logical address: 00111011000
RAM read: 00111011000 --> 0
Write transaction for logical address: 00110011000
RAM write: 00110011000 <-- 23
Read transaction for logical address: 00010010100
RAM read: 00010010100 --> 46
Write transaction for logical address: 00100100010
RAM write: 00100100010 <-- -30
Read transaction for logical address: 11010101011
RAM read: 11010101011 --> 0
Write transaction for logical address: 10011011011
RAM write: 10011011011 <-- 70
Read transaction for logical address: 11110100110
RAM read: 11110100110 --> 0
Write transaction for logical address: 00001000001
RAM write: 00001000001 <-- 31
Read transaction for logical address: 11110111100
RAM read: 11110111100 --> 0
Write transaction for logical address: 11101110101
RAM write: 11101110101 <-- -103
Read transaction for logical address: 00111010100
RAM read: 00111010100 --> 0
Write transaction for logical address: 10010100011
RAM write: 10010100011 <-- 50
Read transaction for logical address: 00110000010
RAM read: 00110000010 --> 3
Write transaction for logical address: 00000001001
RAM write: 00000001001 <-- -20
Read transaction for logical address: 01111000001
RAM read: 01111000001 --> 0
Write transaction for logical address: 00100110111
RAM write: 00100110111 <-- -32
Read transaction for logical address: 00100101011
RAM read: 00100101011 --> 0
Write transaction for logical address: 11111010001
RAM write: 11111010001 <-- -123
Read transaction for logical address: 10010110000
RAM read: 10010110000 --> 110
Write transaction for logical address: 01001001000
RAM write: 01001001000 <-- -37
Read transaction for logical address: 10001010110
RAM read: 10001010110 --> 0
Write transaction for logical address: 00101000101
RAM write: 00101000101 <-- -48
Read transaction for logical address: 01100111101
RAM read: 01100111101 --> 0
Write transaction for logical address: 00111000110
RAM write: 00111000110 <-- -13
Read transaction for logical address: 00111100000
RAM read: 00111100000 --> 0
Write transaction for logical address: 11100110100
RAM write: 11100110100 <-- -88
Read transaction for logical address: 10000000101
RAM read: 10000000101 --> 0
Write transaction for logical address: 01100111000
RAM write: 01100111000 <-- 83
Read transaction for logical address: 00011010101
RAM read: 00011010101 --> 0
Write transaction for logical address: 11011011001
RAM write: 11011011001 <-- -29
Read transaction for logical address: 01010110110
RAM read: 01010110110 --> 0
Write transaction for logical address: 10011110101
RAM write: 10011110101 <-- 23
Read transaction for logical address: 10000000101
RAM read: 10000000101 --> 0
Write transaction for logical address: 10011111011
RAM write: 10011111011 <-- -30
Read transaction for logical address: 01010110010
RAM read: 01010110010 --> -98
Write transaction for logical address: 01000110111
RAM write: 01000110111 <-- -11
Read transaction for logical address: 01100010001
RAM read: 01100010001 --> 0
Write transaction for logical address: 01100110111
RAM write: 01100110111 <-- 124
Read transaction for logical address: 11011100111
RAM read: 11011100111 --> 0
Write transaction for logical address: 11011000100
RAM write: 11011000100 <-- 39
Read transaction for logical address: 01000000101
RAM read: 01000000101 --> 43
Write transaction for logical address: 10110010001
RAM write: 10110010001 <-- -63
Read transaction for logical address: 01001010110
RAM read: 01001010110 --> 0
Write transaction for logical address: 10010001010
RAM write: 10010001010 <-- 57
Read transaction for logical address: 11010111001
RAM read: 11010111001 --> 0
Write transaction for logical address: 01001110110
RAM write: 01001110110 <-- 3
Read transaction for logical address: 10011001000
RAM read: 10011001000 --> 0
Write transaction for logical address: 01010001011
RAM write: 01010001011 <-- 65
Read transaction for logical address: 01011001101
RAM read: 01011001101 --> 0
Write transaction for logical address: 10110010100
RAM write: 10110010100 <-- -24
Read transaction for logical address: 00000011010
RAM read: 00000011010 --> 0
Write transaction for logical address: 01001100111
RAM write: 01001100111 <-- 101
Read transaction for logical address: 01110101011
RAM read: 01110101011 --> 0
Write transaction for logical address: 00011101010
RAM write: 00011101010 <-- 72
Read transaction for logical address: 10110111111
RAM read: 10110111111 --> 44
Write transaction for logical address: 11001000101
RAM write: 11001000101 <-- -50
Read transaction for logical address: 01101010001
RAM read: 01101010001 --> 0
Write transaction for logical address: 00101110111
RAM write: 00101110111 <-- 98
Read transaction for logical address: 11100111111
RAM read: 11100111111 --> 0
Write transaction for logical address: 01110010000
RAM write: 01110010000 <-- 102
Read transaction for logical address: 10011110100
RAM read: 10011110100 --> 0
Write transaction for logical address: 00011010100
RAM write: 00011010100 <-- 119
Read transaction for logical address: 10011100001
RAM read: 10011100001 --> 0
Write transaction for logical address: 00101010001
RAM write: 00101010001 <-- 7
Read transaction for logical address: 00001100011
RAM read: 00001100011 --> 0
Write transaction for logical address: 11011010010
RAM write: 11011010010 <-- -104
Read transaction for logical address: 01100100001
RAM read: 01100100001 --> 0
Write transaction for logical address: 01010100101
RAM write: 01010100101 <-- -46
Read transaction for logical address: 00000100001
RAM read: 00000100001 --> 0
Write transaction for logical address: 10110011100
RAM write: 10110011100 <-- 49
Read transaction for logical address: 01001010001
RAM read: 01001010001 --> 0
Write transaction for logical address: 00110010000
RAM write: 00110010000 <-- -121
Read transaction for logical address: 00101110111
RAM read: 00101110111 --> 98
Write transaction for logical address: 10011001011
RAM write: 10011001011 <-- -63
Read transaction for logical address: 11101101101
RAM read: 11101101101 --> 0
Write transaction for logical address: 00000001101
RAM write: 00000001101 <-- -112
Read transaction for logical address: 00100001111
RAM read: 00100001111 --> 0
Write transaction for logical address: 01100110100
RAM write: 01100110100 <-- -78
Read transaction for logical address: 01010101000
RAM read: 01010101000 --> 0
Write transaction for logical address: 11100000011
RAM write: 11100000011 <-- 83
Read transaction for logical address: 01101100000
RAM read: 01101100000 --> 0
Write transaction for logical address: 01000001100
RAM write: 01000001100 <-- -84
Read transaction for logical address: 10010101100
RAM read: 10010101100 --> 0
Write transaction for logical address: 01101011100
RAM write: 01101011100 <-- -56
Read transaction for logical address: 01001011011
RAM read: 01001011011 --> 0
Write transaction for logical address: 00010010011
RAM write: 00010010011 <-- -49
Read transaction for logical address: 00000111001
RAM read: 00000111001 --> 0
Write transaction for logical address: 01001010010
RAM write: 01001010010 <-- 82
Read transaction for logical address: 11000100001
RAM read: 11000100001 --> 0
Write transaction for logical address: 10100011100
RAM write: 10100011100 <-- 60
Read transaction for logical address: 00011101010
RAM read: 00011101010 --> 72
Write transaction for logical address: 00000011110
RAM write: 00000011110 <-- 14
Read transaction for logical address: 10100101010
RAM read: 10100101010 --> 0
Write transaction for logical address: 00001110100
RAM write: 00001110100 <-- 39
Read transaction for logical address: 01010000010
RAM read: 01010000010 --> 0
Write transaction for logical address: 01011001111
RAM write: 01011001111 <-- 98
Read transaction for logical address: 01111010000
RAM read: 01111010000 --> 0
Write transaction for logical address: 01111010110
RAM write: 01111010110 <-- -44
Read transaction for logical address: 01011100110
RAM read: 01011100110 --> 0
Write transaction for logical address: 10101101000
RAM write: 10101101000 <-- -79
Read transaction for logical address: 10011101010
RAM read: 10011101010 --> 0
Write transaction for logical address: 10110000101
RAM write: 10110000101 <-- 23
Read transaction for logical address: 01001000101
RAM read: 01001000101 --> 0
Write transaction for logical address: 01111011101
RAM write: 01111011101 <-- 58
Read transaction for logical address: 10011001000
RAM read: 10011001000 --> 0
Write transaction for logical address: 11011111001
RAM write: 11011111001 <-- 83
Read transaction for logical address: 00001010000
RAM read: 00001010000 --> 108
Write transaction for logical address: 01111000110
RAM write: 01111000110 <-- 106
Read transaction for logical address: 00111101100
RAM read: 00111101100 --> 0
Write transaction for logical address: 11110010011
RAM write: 11110010011 <-- -60
Read transaction for logical address: 00011110110
RAM read: 00011110110 --> 0
Write transaction for logical address: 10111111111
RAM write: 10111111111 <-- 31
Read transaction for logical address: 11111001011
RAM read: 11111001011 --> 0
Write transaction for logical address: 01000010010
RAM write: 01000010010 <-- -19
Read transaction for logical address: 11101110101
RAM read: 11101110101 --> -103
Write transaction for logical address: 10001111111
RAM write: 10001111111 <-- 16
Read transaction for logical address: 00100000101
RAM read: 00100000101 --> 0
Write transaction for logical address: 11111000111
RAM write: 11111000111 <-- 10
Read transaction for logical address: 10100100001
RAM read: 10100100001 --> 0
Write transaction for logical address: 01111000110
RAM write: 01111000110 <-- -15
Read transaction for logical address: 01011111001
RAM read: 01011111001 --> 0
Write transaction for logical address: 00101011100
RAM write: 00101011100 <-- -54
Read transaction for logical address: 11110101000
RAM read: 11110101000 --> 0
Write transaction for logical address: 11000101110
RAM write: 11000101110 <-- -95
Read transaction for logical address: 01010000100
RAM read: 01010000100 --> 0
Write transaction for logical address: 00100001100
RAM write: 00100001100 <-- -47
Read transaction for logical address: 11110000110
RAM read: 11110000110 --> 0
Write transaction for logical address: 00010101010
RAM write: 00010101010 <-- 90
Read transaction for logical address: 00000101100
RAM read: 00000101100 --> -75
Write transaction for logical address: 10001001111
RAM write: 10001001111 <-- 2
Read transaction for logical address: 10010101101
RAM read: 10010101101 --> 0
Write transaction for logical address: 00000011100
RAM write: 00000011100 <-- 103
Read transaction for logical address: 01101011010
RAM read: 01101011010 --> 0
Write transaction for logical address: 01011000111
RAM write: 01011000111 <-- -28
Read transaction for logical address: 01100100010
RAM read: 01100100010 --> 0
Write transaction for logical address: 11110111110
RAM write: 11110111110 <-- -98
Read transaction for logical address: 00000011101
RAM read: 00000011101 --> 0
Write transaction for logical address: 11010001111
RAM write: 11010001111 <-- 0
Read transaction for logical address: 11000110110
RAM read: 11000110110 --> 0
Write transaction for logical address: 01111111001
RAM write: 01111111001 <-- 37
Read transaction for logical address: 11101101100
RAM read: 11101101100 --> 0
Write transaction for logical address: 11101010101
RAM write: 11101010101 <-- 36
Read transaction for logical address: 11100101001
RAM read: 11100101001 --> 0
Write transaction for logical address: 01101011001
RAM write: 01101011001 <-- 94
Read transaction for logical address: 01111100101
RAM read: 01111100101 --> 0
Write transaction for logical address: 01010110101
RAM write: 01010110101 <-- 101
Read transaction for logical address: 00000010011
RAM read: 00000010011 --> 0
Write transaction for logical address: 00010110110
RAM write: 00010110110 <-- -35
Read transaction for logical address: 11011000001
RAM read: 11011000001 --> 0
Write transaction for logical address: 00011011101
RAM write: 00011011101 <-- -90
Read transaction for logical address: 01001001101
RAM read: 01001001101 --> 0
Write transaction for logical address: 01011000101
RAM write: 01011000101 <-- 121
Read transaction for logical address: 10100011110
RAM read: 10100011110 --> 0
Write transaction for logical address: 10111101110
RAM write: 10111101110 <-- -46
Read transaction for logical address: 00100001111
RAM read: 00100001111 --> 0
Write transaction for logical address: 01000001001
RAM write: 01000001001 <-- 8
Read transaction for logical address: 01010100101
RAM read: 01010100101 --> -46
Write transaction for logical address: 01100111011
RAM write: 01100111011 <-- -25
Read transaction for logical address: 11101011101
RAM read: 11101011101 --> 0
Write transaction for logical address: 00000101010
RAM write: 00000101010 <-- -2
Read transaction for logical address: 00001101111
RAM read: 00001101111 --> 0
Write transaction for logical address: 10110101000
RAM write: 10110101000 <-- 105
Read transaction for logical address: 01001111110
RAM read: 01001111110 --> 0
Write transaction for logical address: 01101111100
RAM write: 01101111100 <-- 90
Read transaction for logical address: 10110001001
RAM read: 10110001001 --> 83
Write transaction for logical address: 01011011110
RAM write: 01011011110 <-- -93
Read transaction for logical address: 11000001011
RAM read: 11000001011 --> 58
Write transaction for logical address: 11101000100
RAM write: 11101000100 <-- -53
Read transaction for logical address: 11010101010
RAM read: 11010101010 --> 0
Write transaction for logical address: 01010111000
RAM write: 01010111000 <-- 126
Read transaction for logical address: 01011111111
RAM read: 01011111111 --> 0
Write transaction for logical address: 10100101001
RAM write: 10100101001 <-- -5
Read transaction for logical address: 00010101100
RAM read: 00010101100 --> 0
Write transaction for logical address: 10010101001
RAM write: 10010101001 <-- 56
Read transaction for logical address: 11000011101
RAM read: 11000011101 --> 0
Write transaction for logical address: 10101110110
RAM write: 10101110110 <-- 87
Read transaction for logical address: 00110011111
RAM read: 00110011111 --> 0
Write transaction for logical address: 01001101001
RAM write: 01001101001 <-- 3
Read transaction for logical address: 10100111111
RAM read: 10100111111 --> 0
Write transaction for logical address: 10001000010
RAM write: 10001000010 <-- -53
Read transaction for logical address: 10100000111
RAM read: 10100000111 --> 0
Write transaction for logical address: 10101100100
RAM write: 10101100100 <-- 71
Read transaction for logical address: 10000111001
RAM read: 10000111001 --> 0
Write transaction for logical address: 00001110101
RAM write: 00001110101 <-- -86
Read transaction for logical address: 11011100111
RAM read: 11011100111 --> 0
Write transaction for logical address: 01010111100
RAM write: 01010111100 <-- 84
Read transaction for logical address: 11110101111
RAM read: 11110101111 --> 0
Write transaction for logical address: 11001111111
RAM write: 11001111111 <-- -2
Read transaction for logical address: 00001010101
RAM read: 00001010101 --> -79
Write transaction for logical address: 00010101001
RAM write: 00010101001 <-- -114
Read transaction for logical address: 10101110011
RAM read: 10101110011 --> 0
Write transaction for logical address: 01000100100
RAM write: 01000100100 <-- -61
Read transaction for logical address: 00001110011
RAM read: 00001110011 --> 0
Write transaction for logical address: 00110000010
RAM write: 00110000010 <-- -115
Read transaction for logical address: 01111010010
RAM read: 01111010010 --> 0
Write transaction for logical address: 10000010001
RAM write: 10000010001 <-- 27
Read transaction for logical address: 10110101110
RAM read: 10110101110 --> -53
Write transaction for logical address: 11001110011
RAM write: 11001110011 <-- 4
Read transaction for logical address: 01000101111
RAM read: 01000101111 --> 0
Write transaction for logical address: 00001110101
RAM write: 00001110101 <-- 0
Read transaction for logical address: 00001100010
RAM read: 00001100010 --> 0
Write transaction for logical address: 00110001000
RAM write: 00110001000 <-- -66
Read transaction for logical address: 11100000111
RAM read: 11100000111 --> 0
Write transaction for logical address: 01000100001
RAM write: 01000100001 <-- 118
Read transaction for logical address: 00000000001
RAM read: 00000000001 --> 0
Write transaction for logical address: 10111100101
RAM write: 10111100101 <-- 91
Read transaction for logical address: 01011000101
RAM read: 01011000101 --> 121
Write transaction for logical address: 10100001110
RAM write: 10100001110 <-- -43
Read transaction for logical address: 00111100011
RAM read: 00111100011 --> 0
Write transaction for logical address: 11010101111
RAM write: 11010101111 <-- 28
Read transaction for logical address: 10000101101
RAM read: 10000101101 --> 0
Write transaction for logical address: 00011110111
RAM write: 00011110111 <-- 91
Read transaction for logical address: 00011010101
RAM read: 00011010101 --> 0
Write transaction for logical address: 00111101111
RAM write: 00111101111 <-- -126
Read transaction for logical address: 11000100001
RAM read: 11000100001 --> 0
Write transaction for logical address: 01001111111
RAM write: 01001111111 <-- -81
Read transaction for logical address: 00001001110
RAM read: 00001001110 --> -43
Write transaction for logical address: 00010111000
RAM write: 00010111000 <-- 4
Read transaction for logical address: 11110100010
RAM read: 11110100010 --> 0
Write transaction for logical address: 00000100011
RAM write: 00000100011 <-- -34
Read transaction for logical address: 01001111100
RAM read: 01001111100 --> -46
Write transaction for logical address: 00100000110
RAM write: 00100000110 <-- -56
Read transaction for logical address: 00110000100
RAM read: 00110000100 --> 0
Write transaction for logical address: 00101000110
RAM write: 00101000110 <-- 16
Read transaction for logical address: 00001100010
RAM read: 00001100010 --> 0
Write transaction for logical address: 01001100011
RAM write: 01001100011 <-- 40
Read transaction for logical address: 11101001111
RAM read: 11101001111 --> 0
Write transaction for logical address: 01110100101
RAM write: 01110100101 <-- 29
Read transaction for logical address: 10101100010
RAM read: 10101100010 --> 0
Write transaction for logical address: 00100001101
RAM write: 00100001101 <-- 60
Read transaction for logical address: 01111001110
RAM read: 01111001110 --> 0
Write transaction for logical address: 00001000010
RAM write: 00001000010 <-- -36
Read transaction for logical address: 10011111110
RAM read: 10011111110 --> 0
Write transaction for logical address: 10010011100
RAM write: 10010011100 <-- -28
Read transaction for logical address: 00001100111
RAM read: 00001100111 --> 0
Write transaction for logical address: 01011101111
RAM write: 01011101111 <-- -72
Read transaction for logical address: 00101000110
RAM read: 00101000110 --> 16
Write transaction for logical address: 00010011010
RAM write: 00010011010 <-- 0
Read transaction for logical address: 11111101110
RAM read: 11111101110 --> 0
Write transaction for logical address: 10100111110
RAM write: 10100111110 <-- 47
Read transaction for logical address: 10110111101
RAM read: 10110111101 --> 0
Write transaction for logical address: 00111100100
RAM write: 00111100100 <-- 110
Read transaction for logical address: 10000111101
RAM read: 10000111101 --> 0
Write transaction for logical address: 10000110011
RAM write: 10000110011 <-- 113
Read transaction for logical address: 01101111010
RAM read: 01101111010 --> 0
Write transaction for logical address: 01001010100
RAM write: 01001010100 <-- 8
Read transaction for logical address: 10101101111
RAM read: 10101101111 --> 0
Write transaction for logical address: 10011001011
RAM write: 10011001011 <-- -46
Read transaction for logical address: 11001111110
RAM read: 11001111110 --> 0
Write transaction for logical address: 00111011110
RAM write: 00111011110 <-- 116
Read transaction for logical address: 00000101000
RAM read: 00000101000 --> 0
Write transaction for logical address: 01000110101
RAM write: 01000110101 <-- 99
Read transaction for logical address: 11001111001
RAM read: 11001111001 --> 62
Write transaction for logical address: 01001000111
RAM write: 01001000111 <-- 30
Read transaction for logical address: 01111110100
RAM read: 01111110100 --> 0
Write transaction for logical address: 00000100101
RAM write: 00000100101 <-- 12
Read transaction for logical address: 11110011100
RAM read: 11110011100 --> 0
Write transaction for logical address: 01101000000
RAM write: 01101000000 <-- 96
Read transaction for logical address: 00101111000
RAM read: 00101111000 --> 0
Write transaction for logical address: 01100010110
RAM write: 01100010110 <-- -98
Read transaction for logical address: 10010001001
RAM read: 10010001001 --> 0
Write transaction for logical address: 11011001101
RAM write: 11011001101 <-- -5
Read transaction for logical address: 00010100011
RAM read: 00010100011 --> 0
Write transaction for logical address: 10100111100
RAM write: 10100111100 <-- 5
Read transaction for logical address: 00111000010
RAM read: 00111000010 --> 0
Write transaction for logical address: 01011110001
RAM write: 01011110001 <-- 109
Read transaction for logical address: 00110010111
RAM read: 00110010111 --> 0
Write transaction for logical address: 01100010010
RAM write: 01100010010 <-- 113
Read transaction for logical address: 00110010101
RAM read: 00110010101 --> 0
Write transaction for logical address: 01100100011
RAM write: 01100100011 <-- -39
Read transaction for logical address: 00011010101
RAM read: 00011010101 --> 0
Write transaction for logical address: 00011110011
RAM write: 00011110011 <-- 44
Read transaction for logical address: 10110100111
RAM read: 10110100111 --> 0
Write transaction for logical address: 00110110000
RAM write: 00110110000 <-- -96
Read transaction for logical address: 11110010100
RAM read: 11110010100 --> 0
Write transaction for logical address: 10001100010
RAM write: 10001100010 <-- -100
Read transaction for logical address: 00000100101
RAM read: 00000100101 --> 12
Write transaction for logical address: 00010111000
RAM write: 00010111000 <-- -60
Read transaction for logical address: 00100001010
RAM read: 00100001010 --> 0
Write transaction for logical address: 10111010111
RAM write: 10111010111 <-- 20
Read transaction for logical address: 00001110101
RAM read: 00001110101 --> 0
Write transaction for logical address: 00001011001
RAM write: 00001011001 <-- -17
Read transaction for logical address: 01011101110
RAM read: 01011101110 --> 0
Write transaction for logical address: 01111101110
RAM write: 01111101110 <-- -62
Read transaction for logical address: 10000110001
RAM read: 10000110001 --> 0
Write transaction for logical address: 00110000000
RAM write: 00110000000 <-- 100
Read transaction for logical address: 01000110010
RAM read: 01000110010 --> 0
Write transaction for logical address: 10100101101
RAM write: 10100101101 <-- -112
Read transaction for logical address: 11100111001
RAM read: 11100111001 --> 0
Write transaction for logical address: 00101111110
RAM write: 00101111110 <-- -63
Read transaction for logical address: 00100100111
RAM read: 00100100111 --> 0
Write transaction for logical address: 00111010010
RAM write: 00111010010 <-- -57
Read transaction for logical address: 01110000100
RAM read: 01110000100 --> 0
Write transaction for logical address: 00101100110
RAM write: 00101100110 <-- 37
Read transaction for logical address: 01010000110
RAM read: 01010000110 --> 0
Write transaction for logical address: 10001001010
RAM write: 10001001010 <-- -55
Read transaction for logical address: 10101000000
RAM read: 10101000000 --> 0
Write transaction for logical address: 11101111001
RAM write: 11101111001 <-- -95
Read transaction for logical address: 10010111001
RAM read: 10010111001 --> 0
Write transaction for logical address: 01100011101
RAM write: 01100011101 <-- -21
Read transaction for logical address: 00110000100
RAM read: 00110000100 --> 0
Write transaction for logical address: 11100001110
RAM write: 11100001110 <-- -18
Read transaction for logical address: 11100110100
RAM read: 11100110100 --> -88
Write transaction for logical address: 11011100101
RAM write: 11011100101 <-- -104
Read transaction for logical address: 00010111111
RAM read: 00010111111 --> 52
Write transaction for logical address: 01100011101
RAM write: 01100011101 <-- 47
Read transaction for logical address: 10111101010
RAM read: 10111101010 --> 0
Write transaction for logical address: 01010110011
RAM write: 01010110011 <-- 69
Read transaction for logical address: 10011110111
RAM read: 10011110111 --> 0
Write transaction for logical address: 11001100000
RAM write: 11001100000 <-- -86
Read transaction for logical address: 00110011111
RAM read: 00110011111 --> 0
Write transaction for logical address: 01010101100
RAM write: 01010101100 <-- 65
Read transaction for logical address: 00110111001
RAM read: 00110111001 --> 0
Write transaction for logical address: 00110000101
RAM write: 00110000101 <-- -10
Read transaction for logical address: 00010010110
RAM read: 00010010110 --> 0
Write transaction for logical address: 01101101000
RAM write: 01101101000 <-- 98
Read transaction for logical address: 10100110110
RAM read: 10100110110 --> 0
Write transaction for logical address: 01101000100
RAM write: 01101000100 <-- -84
Read transaction for logical address: 10101010111
RAM read: 10101010111 --> 0
Write transaction for logical address: 00111110010
RAM write: 00111110010 <-- 102
Read transaction for logical address: 00011010000
RAM read: 00011010000 --> 0
Write transaction for logical address: 01011001010
RAM write: 01011001010 <-- -27
Read transaction for logical address: 10011000000
RAM read: 10011000000 --> 0
Write transaction for logical address: 01000011001
RAM write: 01000011001 <-- 10
Read transaction for logical address: 01110111100
RAM read: 01110111100 --> 0
Write transaction for logical address: 10010011100
RAM write: 10010011100 <-- -58
Read transaction for logical address: 01000001011
RAM read: 01000001011 --> 0
Write transaction for logical address: 11010100010
RAM write: 11010100010 <-- 125
Read transaction for logical address: 01100110100
RAM read: 01100110100 --> -78
Write transaction for logical address: 10000010000
RAM write: 10000010000 <-- 105
Read transaction for logical address: 01110110011
RAM read: 01110110011 --> 47
Write transaction for logical address: 00010100001
RAM write: 00010100001 <-- -70
Read transaction for logical address: 10111010010
RAM read: 10111010010 --> 0
Write transaction for logical address: 11001110011
RAM write: 11001110011 <-- 69
Read transaction for logical address: 11000111001
RAM read: 11000111001 --> 0
Write transaction for logical address: 01110011000
RAM write: 01110011000 <-- -89
Read transaction for logical address: 00001011011
RAM read: 00001011011 --> 0
Write transaction for logical address: 00100011011
RAM write: 00100011011 <-- -67
Read transaction for logical address: 11101100111
RAM read: 11101100111 --> -48
Write transaction for logical address: 11001001101
RAM write: 11001001101 <-- 90
Read transaction for logical address: 00100101101
RAM read: 00100101101 --> -56
Write transaction for logical address: 00100010001
RAM write: 00100010001 <-- -121
Read transaction for logical address: 00110000010
RAM read: 00110000010 --> -115
Write transaction for logical address: 01111011110
RAM write: 01111011110 <-- 95
Read transaction for logical address: 00111110111
RAM read: 00111110111 --> 0
Write transaction for logical address: 01100101001
RAM write: 01100101001 <-- 99
Read transaction for logical address: 10010110000
RAM read: 10010110000 --> 110
Write transaction for logical address: 00101011010
RAM write: 00101011010 <-- -54
Read transaction for logical address: 10010011111
RAM read: 10010011111 --> 99
Write transaction for logical address: 01101111010
RAM write: 01101111010 <-- 59
Read transaction for logical address: 01101101100
RAM read: 01101101100 --> 0
Write transaction for logical address: 00110010000
RAM write: 00110010000 <-- 70
Read transaction for logical address: 11001110100
RAM read: 11001110100 --> 0
Write transaction for logical address: 10100010010
RAM write: 10100010010 <-- 101
Read transaction for logical address: 11001010110
RAM read: 11001010110 --> 0
Write transaction for logical address: 00000010000
RAM write: 00000010000 <-- 94
Read transaction for logical address: 00110100110
RAM read: 00110100110 --> 0
Write transaction for logical address: 00101100001
RAM write: 00101100001 <-- 109
Read transaction for logical address: 11011011111
RAM read: 11011011111 --> 0
Write transaction for logical address: 00100100100
RAM write: 00100100100 <-- -88
Read transaction for logical address: 00010110111
RAM read: 00010110111 --> 0
Write transaction for logical address: 01111101101
RAM write: 01111101101 <-- -104
Read transaction for logical address: 10000111011
RAM read: 10000111011 --> 0
Write transaction for logical address: 00111010011
RAM write: 00111010011 <-- 95
Read transaction for logical address: 01001111000
RAM read: 01001111000 --> 0
Write transaction for logical address: 00111000101
RAM write: 00111000101 <-- -125
Read transaction for logical address: 11101010001
RAM read: 11101010001 --> 0
Write transaction for logical address: 10001111011
RAM write: 10001111011 <-- -13
Read transaction for logical address: 00101010010
RAM read: 00101010010 --> 0
Write transaction for logical address: 00110011110
RAM write: 00110011110 <-- -44
Read transaction for logical address: 01000000001
RAM read: 01000000001 --> 0
Write transaction for logical address: 00010111110
RAM write: 00010111110 <-- -126
Read transaction for logical address: 00111000000
RAM read: 00111000000 --> 0
Write transaction for logical address: 01111010110
RAM write: 01111010110 <-- 80
Read transaction for logical address: 01010111000
RAM read: 01010111000 --> 126
Write transaction for logical address: 01101111001
RAM write: 01101111001 <-- 27
Read transaction for logical address: 01011110111
RAM read: 01011110111 --> 0
Write transaction for logical address: 10111011111
RAM write: 10111011111 <-- 36
Read transaction for logical address: 10110001101
RAM read: 10110001101 --> 0
Write transaction for logical address: 00111101101
RAM write: 00111101101 <-- -10
Read transaction for logical address: 11010100101
RAM read: 11010100101 --> 0
Write transaction for logical address: 01001110100
RAM write: 01001110100 <-- 35
Read transaction for logical address: 01001010100
RAM read: 01001010100 --> 8
Write transaction for logical address: 10000000000
RAM write: 10000000000 <-- 75
Read transaction for logical address: 00100101011
RAM read: 00100101011 --> 0
Write transaction for logical address: 10100001010
RAM write: 10100001010 <-- -70
Read transaction for logical address: 10010001001
RAM read: 10010001001 --> 0
Write transaction for logical address: 00011011000
RAM write: 00011011000 <-- 80
Read transaction for logical address: 10101010010
RAM read: 10101010010 --> 0
Write transaction for logical address: 10010000101
RAM write: 10010000101 <-- 54
Read transaction for logical address: 10100000110
RAM read: 10100000110 --> 0
Write transaction for logical address: 01001011011
RAM write: 01001011011 <-- -13
Read transaction for logical address: 00111100000
RAM read: 00111100000 --> 0
Write transaction for logical address: 01110000111
RAM write: 01110000111 <-- -5
Read transaction for logical address: 10001110111
RAM read: 10001110111 --> 0
Write transaction for logical address: 11101111010
RAM write: 11101111010 <-- -77
Read transaction for logical address: 00000001110
RAM read: 00000001110 --> -7
Write transaction for logical address: 10110110100
RAM write: 10110110100 <-- -82
Read transaction for logical address: 11101010101
RAM read: 11101010101 --> 36
Write transaction for logical address: 11001001110
RAM write: 11001001110 <-- -45
Read transaction for logical address: 10110010010
RAM read: 10110010010 --> 0
Write transaction for logical address: 01110101011
RAM write: 01110101011 <-- -96
Read transaction for logical address: 00100111101
RAM read: 00100111101 --> 0
Write transaction for logical address: 10001100011
RAM write: 10001100011 <-- -17
Read transaction for logical address: 10100101110
RAM read: 10100101110 --> 0
Write transaction for logical address: 10010111011
RAM write: 10010111011 <-- 48
Read transaction for logical address: 01111001000
RAM read: 01111001000 --> 0
Write transaction for logical address: 00110100101
RAM write: 00110100101 <-- 46
Read transaction for logical address: 11111010000
RAM read: 11111010000 --> 0
Write transaction for logical address: 10010010110
RAM write: 10010010110 <-- 65
Read transaction for logical address: 10101100000
RAM read: 10101100000 --> 0
Write transaction for logical address: 01111110011
RAM write: 01111110011 <-- 29
Read transaction for logical address: 01101001011
RAM read: 01101001011 --> 0
Write transaction for logical address: 00110101000
RAM write: 00110101000 <-- -15
Read transaction for logical address: 01011100111
RAM read: 01011100111 --> 0
Write transaction for logical address: 01110001011
RAM write: 01110001011 <-- -114
Read transaction for logical address: 01011101110
RAM read: 01011101110 --> 0
Write transaction for logical address: 00100010011
RAM write: 00100010011 <-- -37
Read transaction for logical address: 00110111110
RAM read: 00110111110 --> 0
Write transaction for logical address: 10010111101
RAM write: 10010111101 <-- -121
Read transaction for logical address: 00000001000
RAM read: 00000001000 --> 9
Write transaction for logical address: 10001100000
RAM write: 10001100000 <-- 66
Read transaction for logical address: 10110110111
RAM read: 10110110111 --> 0
Write transaction for logical address: 01010001001
RAM write: 01010001001 <-- 45
Read transaction for logical address: 11100101100
RAM read: 11100101100 --> 0
Write transaction for logical address: 00011011001
RAM write: 00011011001 <-- 11
Read transaction for logical address: 01111001011
RAM read: 01111001011 --> 0
Write transaction for logical address: 01110001000
RAM write: 01110001000 <-- 95
Read transaction for logical address: 11010111010
RAM read: 11010111010 --> 0
Write transaction for logical address: 01010000000
RAM write: 01010000000 <-- -29
Read transaction for logical address: 11001101101
RAM read: 11001101101 --> 0
Write transaction for logical address: 01101110100
RAM write: 01101110100 <-- 76
Read transaction for logical address: 01101011010
RAM read: 01101011010 --> 0
Write transaction for logical address: 00100010010
RAM write: 00100010010 <-- -73
Read transaction for logical address: 11000011101
RAM read: 11000011101 --> 0
Write transaction for logical address: 00000000001
RAM write: 00000000001 <-- 36
Read transaction for logical address: 01000111001
RAM read: 01000111001 --> 0
Write transaction for logical address: 00100100111
RAM write: 00100100111 <-- -115
Read transaction for logical address: 01111011000
RAM read: 01111011000 --> 0
Write transaction for logical address: 00001000010
RAM write: 00001000010 <-- 24
Read transaction for logical address: 00000010100
RAM read: 00000010100 --> 0
Write transaction for logical address: 11001001011
RAM write: 11001001011 <-- 15
Read transaction for logical address: 11010101111
RAM read: 11010101111 --> 28
Write transaction for logical address: 00110101100
RAM write: 00110101100 <-- -48
Read transaction for logical address: 11110010110
RAM read: 11110010110 --> 0
Write transaction for logical address: 00101001000
RAM write: 00101001000 <-- 105
Read transaction for logical address: 01100111101
RAM read: 01100111101 --> 0
Write transaction for logical address: 10100000101
RAM write: 10100000101 <-- 49
Read transaction for logical address: 01000000110
RAM read: 01000000110 --> 0
Write transaction for logical address: 01001011110
RAM write: 01001011110 <-- 16
Read transaction for logical address: 00110011000
RAM read: 00110011000 --> 23
Write transaction for logical address: 01100010111
RAM write: 01100010111 <-- 104
Read transaction for logical address: 01011010011
RAM read: 01011010011 --> 0
Write transaction for logical address: 10110000001
RAM write: 10110000001 <-- -105
Read transaction for logical address: 01000111000
RAM read: 01000111000 --> 0
Write transaction for logical address: 10110101000
RAM write: 10110101000 <-- -112
Read transaction for logical address: 00101100101
RAM read: 00101100101 --> 0
Write transaction for logical address: 01010110000
RAM write: 01010110000 <-- -66
Read transaction for logical address: 00000000011
RAM read: 00000000011 --> 0
Write transaction for logical address: 00001100001
RAM write: 00001100001 <-- 126
Read transaction for logical address: 01001001101
RAM read: 01001001101 --> 0
Write transaction for logical address: 01000110001
RAM write: 01000110001 <-- 63
Read transaction for logical address: 00010110000
RAM read: 00010110000 --> 0
Write transaction for logical address: 01111001001
RAM write: 01111001001 <-- -74
Read transaction for logical address: 01011101101
RAM read: 01011101101 --> 0
Write transaction for logical address: 10111100101
RAM write: 10111100101 <-- -34
Read transaction for logical address: 00101011001
RAM read: 00101011001 --> 0
Write transaction for logical address: 11110100111
RAM write: 11110100111 <-- -88
Read transaction for logical address: 01000000001
RAM read: 01000000001 --> 0
Write transaction for logical address: 11010011010
RAM write: 11010011010 <-- 96
Read transaction for logical address: 01010110000
RAM read: 01010110000 --> -66
Write transaction for logical address: 00011001111
RAM write: 00011001111 <-- 90
Read transaction for logical address: 01011111000
RAM read: 01011111000 --> 0
Write transaction for logical address: 01010101000
RAM write: 01010101000 <-- 9
Read transaction for logical address: 00001100010
RAM read: 00001100010 --> 0
Write transaction for logical address: 10011001110
RAM write: 10011001110 <-- 4
Read transaction for logical address: 00100011110
RAM read: 00100011110 --> 0
Write transaction for logical address: 01111101111
RAM write: 01111101111 <-- -9
Read transaction for logical address: 00101001001
RAM read: 00101001001 --> 0
Write transaction for logical address: 00101101011
RAM write: 00101101011 <-- 73
Read transaction for logical address: 10001000001
RAM read: 10001000001 --> -53
Write transaction for logical address: 00101100011
RAM write: 00101100011 <-- -30
Read transaction for logical address: 00001001111
RAM read: 00001001111 --> 0
Write transaction for logical address: 11110000001
RAM write: 11110000001 <-- -65
Read transaction for logical address: 00100111111
RAM read: 00100111111 --> 0
Write transaction for logical address: 01101101110
RAM write: 01101101110 <-- 3
Read transaction for logical address: 00000101000
RAM read: 00000101000 --> 0
Write transaction for logical address: 01000110111
RAM write: 01000110111 <-- -124
Read transaction for logical address: 10010111011
RAM read: 10010111011 --> 48
Write transaction for logical address: 00010010001
RAM write: 00010010001 <-- -71
Read transaction for logical address: 01000111001
RAM read: 01000111001 --> 0
Write transaction for logical address: 01001100011
RAM write: 01001100011 <-- 123
Read transaction for logical address: 00011001110
RAM read: 00011001110 --> 0
Write transaction for logical address: 01100101010
RAM write: 01100101010 <-- 13
Read transaction for logical address: 00000100011
RAM read: 00000100011 --> -34
Write transaction for logical address: 00000011001
RAM write: 00000011001 <-- 54
Read transaction for logical address: 01100001000
RAM read: 01100001000 --> 0
Write transaction for logical address: 11010110000
RAM write: 11010110000 <-- -117
Read transaction for logical address: 10101111001
RAM read: 10101111001 --> 0
Write transaction for logical address: 10011110110
RAM write: 10011110110 <-- 104
Read transaction for logical address: 10101111110
RAM read: 10101111110 --> 0
Write transaction for logical address: 01100101101
RAM write: 01100101101 <-- -127
Read transaction for logical address: 00101000010
RAM read: 00101000010 --> 0
Write transaction for logical address: 11001011011
RAM write: 11001011011 <-- -41
Read transaction for logical address: 00100001011
RAM read: 00100001011 --> 0
Write transaction for logical address: 10101100011
RAM write: 10101100011 <-- 14
Read transaction for logical address: 01101110110
RAM read: 01101110110 --> 0
Write transaction for logical address: 11110000110
RAM write: 11110000110 <-- -52
Read transaction for logical address: 10111110101
RAM read: 10111110101 --> 0
Write transaction for logical address: 11101100100
RAM write: 11101100100 <-- 81
Read transaction for logical address: 10010110001
RAM read: 10010110001 --> 0
Write transaction for logical address: 01011000100
RAM write: 01011000100 <-- -63
Read transaction for logical address: 01110111010
RAM read: 01110111010 --> 0
Write transaction for logical address: 00000111101
RAM write: 00000111101 <-- -46
Read transaction for logical address: 01010110001
RAM read: 01010110001 --> 0
Write transaction for logical address: 10011011001
RAM write: 10011011001 <-- 68
Read transaction for logical address: 01000000110
RAM read: 01000000110 --> 0
Write transaction for logical address: 10111111100
RAM write: 10111111100 <-- -52
Read transaction for logical address: 10110100011
RAM read: 10110100011 --> 0
Write transaction for logical address: 00100000110
RAM write: 00100000110 <-- -46
Read transaction for logical address: 01111110001
RAM read: 01111110001 --> 0
Write transaction for logical address: 01001011011
RAM write: 01001011011 <-- 23
Read transaction for logical address: 00010000000
RAM read: 00010000000 --> 0
Write transaction for logical address: 01001111100
RAM write: 01001111100 <-- 85
Read transaction for logical address: 00111001101
RAM read: 00111001101 --> 0
Write transaction for logical address: 11000011111
RAM write: 11000011111 <-- -48
Read transaction for logical address: 11011110111
RAM read: 11011110111 --> 125
Write transaction for logical address: 00000001001
RAM write: 00000001001 <-- -66
Read transaction for logical address: 01001110101
RAM read: 01001110101 --> 0
Write transaction for logical address: 01100010100
RAM write: 01100010100 <-- 89
Read transaction for logical address: 10111010100
RAM read: 10111010100 --> 0
Write transaction for logical address: 00100101000
RAM write: 00100101000 <-- -34
Read transaction for logical address: 00110100100
RAM read: 00110100100 --> -108
Write transaction for logical address: 11010010010
RAM write: 11010010010 <-- 41
Read transaction for logical address: 01101111011
RAM read: 01101111011 --> 0
Write transaction for logical address: 01011000100
RAM write: 01011000100 <-- -92
Read transaction for logical address: 01100101100
RAM read: 01100101100 --> 0
Write transaction for logical address: 10000011000
RAM write: 10000011000 <-- -56
Read transaction for logical address: 01010011010
RAM read: 01010011010 --> 0
Write transaction for logical address: 00011001000
RAM write: 00011001000 <-- -103
Read transaction for logical address: 00100110111
RAM read: 00100110111 --> -32
Write transaction for logical address: 00000111100
RAM write: 00000111100 <-- 33
Read transaction for logical address: 01101111111
RAM read: 01101111111 --> 20
Write transaction for logical address: 00100101011
RAM write: 00100101011 <-- 88
Read transaction for logical address: 00011011010
RAM read: 00011011010 --> 0
Write transaction for logical address: 10011100010
RAM write: 10011100010 <-- 59
Read transaction for logical address: 00101100001
RAM read: 00101100001 --> 109
Write transaction for logical address: 00010001100
RAM write: 00010001100 <-- -27
Read transaction for logical address: 10110000001
RAM read: 10110000001 --> -105
Write transaction for logical address: 10000110000
RAM write: 10000110000 <-- -59
Read transaction for logical address: 00100001110
RAM read: 00100001110 --> 0
Write transaction for logical address: 01110011000
RAM write: 01110011000 <-- -48
Read transaction for logical address: 01111100000
RAM read: 01111100000 --> 0
Write transaction for logical address: 10111111100
RAM write: 10111111100 <-- -9
Read transaction for logical address: 00011101001
RAM read: 00011101001 --> 0
Write transaction for logical address: 11010010011
RAM write: 11010010011 <-- 58
Read transaction for logical address: 00011001001
RAM read: 00011001001 --> 0
Write transaction for logical address: 01011111001
RAM write: 01011111001 <-- -31
Read transaction for logical address: 00101100011
RAM read: 00101100011 --> -30
Write transaction for logical address: 01011010010
RAM write: 01011010010 <-- 81
Read transaction for logical address: 11010000111
RAM read: 11010000111 --> 0
Write transaction for logical address: 01000111111
RAM write: 01000111111 <-- -53
Read transaction for logical address: 10110010101
RAM read: 10110010101 --> -28
Write transaction for logical address: 00101001000
RAM write: 00101001000 <-- 90
Read transaction for logical address: 10110000001
RAM read: 10110000001 --> -105
Write transaction for logical address: 00001101010
RAM write: 00001101010 <-- 39
Read transaction for logical address: 10011010110
RAM read: 10011010110 --> 0
Write transaction for logical address: 00000101000
RAM write: 00000101000 <-- -100
Read transaction for logical address: 11111011010
RAM read: 11111011010 --> 0
Write transaction for logical address: 10100100001
RAM write: 10100100001 <-- -58
Read transaction for logical address: 00010010111
RAM read: 00010010111 --> 0
Write transaction for logical address: 01101010001
RAM write: 01101010001 <-- -65
Read transaction for logical address: 11101010000
RAM read: 11101010000 --> 0
Write transaction for logical address: 10011000100
RAM write: 10011000100 <-- -49
Read transaction for logical address: 01000100101
RAM read: 01000100101 --> 0
Write transaction for logical address: 00110010011
RAM write: 00110010011 <-- 3
Read transaction for logical address: 00100101000
RAM read: 00100101000 --> -34
Write transaction for logical address: 11111100110
RAM write: 11111100110 <-- 123
Read transaction for logical address: 10011010000
RAM read: 10011010000 --> 0
Write transaction for logical address: 01100110010
RAM write: 01100110010 <-- -4
Read transaction for logical address: 00010101000
RAM read: 00010101000 --> 44
Write transaction for logical address: 00010011000
RAM write: 00010011000 <-- 73
Read transaction for logical address: 11100000011
RAM read: 11100000011 --> 83
Write transaction for logical address: 10000001010
RAM write: 10000001010 <-- 85
Read transaction for logical address: 01010011001
RAM read: 01010011001 --> 0
Write transaction for logical address: 10111001001
RAM write: 10111001001 <-- 81
Read transaction for logical address: 01001011010
RAM read: 01001011010 --> 0
Write transaction for logical address: 00111101010
RAM write: 00111101010 <-- 9
Read transaction for logical address: 11001111110
RAM read: 11001111110 --> 0
Write transaction for logical address: 00011101011
RAM write: 00011101011 <-- -114
Read transaction for logical address: 10110011010
RAM read: 10110011010 --> 0
Write transaction for logical address: 01000010101
RAM write: 01000010101 <-- -111
Read transaction for logical address: 00010100001
RAM read: 00010100001 --> -70
Write transaction for logical address: 00110001000
RAM write: 00110001000 <-- -38
Read transaction for logical address: 00000011011
RAM read: 00000011011 --> 0
Write transaction for logical address: 10001110011
RAM write: 10001110011 <-- 82
Read transaction for logical address: 10010111011
RAM read: 10010111011 --> 48
Write transaction for logical address: 01100001101
RAM write: 01100001101 <-- -62
Read transaction for logical address: 00100011001
RAM read: 00100011001 --> 0
Write transaction for logical address: 00111010001
RAM write: 00111010001 <-- -95
Read transaction for logical address: 01001000010
RAM read: 01001000010 --> 0
Write transaction for logical address: 00010000111
RAM write: 00010000111 <-- 51
Read transaction for logical address: 01100001100
RAM read: 01100001100 --> 0
Write transaction for logical address: 10010111100
RAM write: 10010111100 <-- 82
Read transaction for logical address: 10101001011
RAM read: 10101001011 --> 0
Write transaction for logical address: 00101110011
RAM write: 00101110011 <-- -106
Read transaction for logical address: 00011010101
RAM read: 00011010101 --> 0
Write transaction for logical address: 11110100001
RAM write: 11110100001 <-- 54
Read transaction for logical address: 10100111010
RAM read: 10100111010 --> 0
Write transaction for logical address: 01010000101
RAM write: 01010000101 <-- -98
Read transaction for logical address: 11010001000
RAM read: 11010001000 --> 0
Write transaction for logical address: 00101001100
RAM write: 00101001100 <-- -68
Read transaction for logical address: 01001000110
RAM read: 01001000110 --> 0
Write transaction for logical address: 00001101000
RAM write: 00001101000 <-- 18
Read transaction for logical address: 00011010111
RAM read: 00011010111 --> 0
Write transaction for logical address: 10010101101
RAM write: 10010101101 <-- 94
Read transaction for logical address: 10011111101
RAM read: 10011111101 --> 0
Write transaction for logical address: 11111001010
RAM write: 11111001010 <-- -57
Read transaction for logical address: 10011000000
RAM read: 10011000000 --> 0
Write transaction for logical address: 00000110010
RAM write: 00000110010 <-- 89
Read transaction for logical address: 00010010100
RAM read: 00010010100 --> 46
Write transaction for logical address: 00100110000
RAM write: 00100110000 <-- -41
Read transaction for logical address: 10011111011
RAM read: 10011111011 --> -30
Write transaction for logical address: 00000011101
RAM write: 00000011101 <-- 20
Read transaction for logical address: 00001001100
RAM read: 00001001100 --> 0
Write transaction for logical address: 10100100110
RAM write: 10100100110 <-- 10
Read transaction for logical address: 01010010000
RAM read: 01010010000 --> 0
Write transaction for logical address: 00010100100
RAM write: 00010100100 <-- 34
Read transaction for logical address: 00111111100
RAM read: 00111111100 --> 0
Write transaction for logical address: 00000000111
RAM write: 00000000111 <-- 103
Read transaction for logical address: 11111001011
RAM read: 11111001011 --> 0
Write transaction for logical address: 11010011100
RAM write: 11010011100 <-- 102
Read transaction for logical address: 10000101000
RAM read: 10000101000 --> 0
Write transaction for logical address: 10001001100
RAM write: 10001001100 <-- 112
Read transaction for logical address: 01001011001
RAM read: 01001011001 --> 0
Write transaction for logical address: 11110010000
RAM write: 11110010000 <-- -20
Read transaction for logical address: 01000000111
RAM read: 01000000111 --> 0
Write transaction for logical address: 10100110110
RAM write: 10100110110 <-- 47
Read transaction for logical address: 01111100110
RAM read: 01111100110 --> -122
Write transaction for logical address: 10010000100
RAM write: 10010000100 <-- 66
Read transaction for logical address: 01011000101
RAM read: 01011000101 --> 121
Write transaction for logical address: 11000010110
RAM write: 11000010110 <-- 24
Read transaction for logical address: 01011110000
RAM read: 01011110000 --> 0
Write transaction for logical address: 11100011100
RAM write: 11100011100 <-- -106
Read transaction for logical address: 10000100101
RAM read: 10000100101 --> 0
Write transaction for logical address: 01001010110
RAM write: 01001010110 <-- -9
Read transaction for logical address: 00110111101
RAM read: 00110111101 --> 0
Write transaction for logical address: 01011100001
RAM write: 01011100001 <-- -68
Read transaction for logical address: 10011000001
RAM read: 10011000001 --> 0
Write transaction for logical address: 01111101001
RAM write: 01111101001 <-- 97
Read transaction for logical address: 01110010000
RAM read: 01110010000 --> 102
Write transaction for logical address: 00000110110
RAM write: 00000110110 <-- -119
Read transaction for logical address: 00111101110
RAM read: 00111101110 --> 0
Write transaction for logical address: 10000000110
RAM write: 10000000110 <-- 81
Read transaction for logical address: 10111110010
RAM read: 10111110010 --> 0
Write transaction for logical address: 00111101100
RAM write: 00111101100 <-- -4
Read transaction for logical address: 10101001101
RAM read: 10101001101 --> 77
Write transaction for logical address: 00111010001
RAM write: 00111010001 <-- 84
Read transaction for logical address: 11110101011
RAM read: 11110101011 --> 0
Write transaction for logical address: 10111101010
RAM write: 10111101010 <-- -85
Read transaction for logical address: 01100000000
RAM read: 01100000000 --> -125
Write transaction for logical address: 10000100110
RAM write: 10000100110 <-- 9
Read transaction for logical address: 01001101011
RAM read: 01001101011 --> 0
Write transaction for logical address: 00100111100
RAM write: 00100111100 <-- 20
Read transaction for logical address: 10110011101
RAM read: 10110011101 --> 0
Write transaction for logical address: 01101100100
RAM write: 01101100100 <-- 86
Read transaction for logical address: 10000101110
RAM read: 10000101110 --> 0
Write transaction for logical address: 01100000101
RAM write: 01100000101 <-- 109
Read transaction for logical address: 00111100011
RAM read: 00111100011 --> 0
Write transaction for logical address: 01001111110
RAM write: 01001111110 <-- 6
Read transaction for logical address: 00110100011
RAM read: 00110100011 --> 0
Write transaction for logical address: 00101000010
RAM write: 00101000010 <-- 76
Read transaction for logical address: 10100011100
RAM read: 10100011100 --> 60
Write transaction for logical address: 01011010100
RAM write: 01011010100 <-- -38
Read transaction for logical address: 01110011101
RAM read: 01110011101 --> 0
Write transaction for logical address: 10010110100
RAM write: 10010110100 <-- 27
Read transaction for logical address: 01011100001
RAM read: 01011100001 --> -68
Write transaction for logical address: 11101101110
RAM write: 11101101110 <-- -30
Read transaction for logical address: 01000100010
RAM read: 01000100010 --> 0
Write transaction for logical address: 01110011100
RAM write: 01110011100 <-- -53
Read transaction for logical address: 01101100001
RAM read: 01101100001 --> 0
Write transaction for logical address: 00101101100
RAM write: 00101101100 <-- 91
Read transaction for logical address: 01101111111
RAM read: 01101111111 --> 20
Write transaction for logical address: 00110101100
RAM write: 00110101100 <-- -35
Read transaction for logical address: 00111110010
RAM read: 00111110010 --> 102
Write transaction for logical address: 10111100011
RAM write: 10111100011 <-- 47
Read transaction for logical address: 10000001011
RAM read: 10000001011 --> 0
Write transaction for logical address: 11100000000
RAM write: 11100000000 <-- -101
Read transaction for logical address: 00110001111
RAM read: 00110001111 --> 80
Write transaction for logical address: 01111111100
RAM write: 01111111100 <-- 5
Read transaction for logical address: 00011001000
RAM read: 00011001000 --> -103
Write transaction for logical address: 11011101110
RAM write: 11011101110 <-- 27
Read transaction for logical address: 11000010000
RAM read: 11000010000 --> 0
Write transaction for logical address: 01011101110
RAM write: 01011101110 <-- -98
Read transaction for logical address: 00011111111
RAM read: 00011111111 --> 124
Write transaction for logical address: 10110001111
RAM write: 10110001111 <-- -56
Read transaction for logical address: 11001001011
RAM read: 11001001011 --> 15
Write transaction for logical address: 01110001101
RAM write: 01110001101 <-- -98
Read transaction for logical address: 00101100001
RAM read: 00101100001 --> 109
Write transaction for logical address: 01100110011
RAM write: 01100110011 <-- -57
Read transaction for logical address: 00010101101
RAM read: 00010101101 --> 0
Write transaction for logical address: 00001010011
RAM write: 00001010011 <-- -79
Read transaction for logical address: 10101111001
RAM read: 10101111001 --> 0
Write transaction for logical address: 01101111101
RAM write: 01101111101 <-- 50
Read transaction for logical address: 01000010100
RAM read: 01000010100 --> 0
Write transaction for logical address: 11011010111
RAM write: 11011010111 <-- -117
Read transaction for logical address: 11011111101
RAM read: 11011111101 --> 0
Write transaction for logical address: 10111010101
RAM write: 10111010101 <-- -60
Read transaction for logical address: 10110010000
RAM read: 10110010000 --> 0
Write transaction for logical address: 11011111001
RAM write: 11011111001 <-- -8
Read transaction for logical address: 00101110011
RAM read: 00101110011 --> -106
Write transaction for logical address: 10100010000
RAM write: 10100010000 <-- 110
Read transaction for logical address: 00110010101
RAM read: 00110010101 --> 0
Write transaction for logical address: 11010111101
RAM write: 11010111101 <-- 66
Read transaction for logical address: 00001100001
RAM read: 00001100001 --> 126
Write transaction for logical address: 01000110100
RAM write: 01000110100 <-- -77
Read transaction for logical address: 11010001110
RAM read: 11010001110 --> 0
Write transaction for logical address: 00010110111
RAM write: 00010110111 <-- -73
Read transaction for logical address: 10110011111
RAM read: 10110011111 --> 0
Write transaction for logical address: 00101110110
RAM write: 00101110110 <-- 8
Read transaction for logical address: 01011000110
RAM read: 01011000110 --> 0
Write transaction for logical address: 11110110110
RAM write: 11110110110 <-- -50
Read transaction for logical address: 00001110100
RAM read: 00001110100 --> 39
Write transaction for logical address: 11100001000
RAM write: 11100001000 <-- 91
Read transaction for logical address: 10001111111
RAM read: 10001111111 --> 16
Write transaction for logical address: 00111000000
RAM write: 00111000000 <-- -53
Read transaction for logical address: 10101100010
RAM read: 10101100010 --> 0
Write transaction for logical address: 11101001110
RAM write: 11101001110 <-- 20
Read transaction for logical address: 10001001100
RAM read: 10001001100 --> 112
Write transaction for logical address: 00100101011
RAM write: 00100101011 <-- -118
Read transaction for logical address: 00001010010
RAM read: 00001010010 --> 0
Write transaction for logical address: 10111110000
RAM write: 10111110000 <-- -30
Read transaction for logical address: 01011010101
RAM read: 01011010101 --> 0
Write transaction for logical address: 00100010000
RAM write: 00100010000 <-- 33
Read transaction for logical address: 11000010101
RAM read: 11000010101 --> 0
Write transaction for logical address: 00111000010
RAM write: 00111000010 <-- 121
Read transaction for logical address: 01101110110
RAM read: 01101110110 --> 0
Write transaction for logical address: 00010101011
RAM write: 00010101011 <-- -114
Read transaction for logical address: 11010000000
RAM read: 11010000000 --> 0
Write transaction for logical address: 10010011101
RAM write: 10010011101 <-- -15
Read transaction for logical address: 01000001111
RAM read: 01000001111 --> 0
Write transaction for logical address: 11001010001
RAM write: 11001010001 <-- -3
Read transaction for logical address: 10000011010
RAM read: 10000011010 --> 0
Write transaction for logical address: 00100010010
RAM write: 00100010010 <-- -89
Read transaction for logical address: 00000000111
RAM read: 00000000111 --> 103
Write transaction for logical address: 01101000101
RAM write: 01101000101 <-- 74
Read transaction for logical address: 00001101110
RAM read: 00001101110 --> 0
Write transaction for logical address: 01011001001
RAM write: 01011001001 <-- 55
Read transaction for logical address: 11011010001
RAM read: 11011010001 --> 0
Write transaction for logical address: 00011000111
RAM write: 00011000111 <-- 109
Read transaction for logical address: 10100000011
RAM read: 10100000011 --> 0
Write transaction for logical address: 11010110100
RAM write: 11010110100 <-- 16
Read transaction for logical address: 01001100110
RAM read: 01001100110 --> 0
Write transaction for logical address: 01111001001
RAM write: 01111001001 <-- 50
Read transaction for logical address: 11010101011
RAM read: 11010101011 --> 0
Write transaction for logical address: 01001010011
RAM write: 01001010011 <-- -56
Read transaction for logical address: 01110111010
RAM read: 01110111010 --> 0
Write transaction for logical address: 10011110111
RAM write: 10011110111 <-- 75
Read transaction for logical address: 10110000000
RAM read: 10110000000 --> 0
Write transaction for logical address: 01001110110
RAM write: 01001110110 <-- -73
Read transaction for logical address: 00101010100
RAM read: 00101010100 --> 0
Write transaction for logical address: 10111101111
RAM write: 10111101111 <-- -17
Read transaction for logical address: 11111101001
RAM read: 11111101001 --> 0
Write transaction for logical address: 10100001000
RAM write: 10100001000 <-- -112
Read transaction for logical address: 00010011110
RAM read: 00010011110 --> 0
Write transaction for logical address: 11100100011
RAM write: 11100100011 <-- 68
Read transaction for logical address: 11000011010
RAM read: 11000011010 --> 0
Write transaction for logical address: 01101010111
RAM write: 01101010111 <-- 38
Read transaction for logical address: 01101110001
RAM read: 01101110001 --> 0
Write transaction for logical address: 00011011100
RAM write: 00011011100 <-- -3
Read transaction for logical address: 00010111010
RAM read: 00010111010 --> 0
Write transaction for logical address: 01010110101
RAM write: 01010110101 <-- 28
Read transaction for logical address: 10111111010
RAM read: 10111111010 --> 0
Write transaction for logical address: 01110000000
RAM write: 01110000000 <-- -23
Read transaction for logical address: 11011110100
RAM read: 11011110100 --> 0
Write transaction for logical address: 11010001010
RAM write: 11010001010 <-- -57
Read transaction for logical address: 00100100011
RAM read: 00100100011 --> 0
Write transaction for logical address: 00000101000
RAM write: 00000101000 <-- 36
Read transaction for logical address: 00011010001
RAM read: 00011010001 --> 0
Write transaction for logical address: 11001011010
RAM write: 11001011010 <-- -84
Read transaction for logical address: 10000110111
RAM read: 10000110111 --> 0
Write transaction for logical address: 10010100011
RAM write: 10010100011 <-- 49
Read transaction for logical address: 01110011110
RAM read: 01110011110 --> 0
Write transaction for logical address: 11110001110
RAM write: 11110001110 <-- -36
Read transaction for logical address: 01101101111
RAM read: 01101101111 --> 104
Write transaction for logical address: 10100101010
RAM write: 10100101010 <-- -55
Read transaction for logical address: 10010001001
RAM read: 10010001001 --> 0
Write transaction for logical address: 11110111000
RAM write: 11110111000 <-- 22
Read transaction for logical address: 00100100010
RAM read: 00100100010 --> -30
Write transaction for logical address: 10000101101
RAM write: 10000101101 <-- -49
Read transaction for logical address: 11111011000
RAM read: 11111011000 --> 0
Write transaction for logical address: 00001100001
RAM write: 00001100001 <-- 111
Read transaction for logical address: 01011101100
RAM read: 01011101100 --> 0
Write transaction for logical address: 00001011101
RAM write: 00001011101 <-- -6
Read transaction for logical address: 10110011100
RAM read: 10110011100 --> 49
Write transaction for logical address: 01100110101
RAM write: 01100110101 <-- 17
Read transaction for logical address: 01001000111
RAM read: 01001000111 --> 30
Write transaction for logical address: 01000111001
RAM write: 01000111001 <-- 89
Read transaction for logical address: 00110010100
RAM read: 00110010100 --> 0
Write transaction for logical address: 00111111111
RAM write: 00111111111 <-- -31
Read transaction for logical address: 00101100101
RAM read: 00101100101 --> 0
Write transaction for logical address: 00100100110
RAM write: 00100100110 <-- 107
Read transaction for logical address: 01011010110
RAM read: 01011010110 --> 0
Write transaction for logical address: 00110010000
RAM write: 00110010000 <-- 111
Read transaction for logical address: 00000000010
RAM read: 00000000010 --> 0
Write transaction for logical address: 10001110010
RAM write: 10001110010 <-- 77
Read transaction for logical address: 10001110000
RAM read: 10001110000 --> 0
Write transaction for logical address: 00101110000
RAM write: 00101110000 <-- 81
Read transaction for logical address: 01010100100
RAM read: 01010100100 --> 0
Write transaction for logical address: 00111010100
RAM write: 00111010100 <-- 103
Read transaction for logical address: 01111001000
RAM read: 01111001000 --> 0
Write transaction for logical address: 00010110110
RAM write: 00010110110 <-- 97
Read transaction for logical address: 01000010101
RAM read: 01000010101 --> -111
Write transaction for logical address: 01001000000
RAM write: 01001000000 <-- 14
Read transaction for logical address: 00001110101
RAM read: 00001110101 --> 0
Write transaction for logical address: 10001111001
RAM write: 10001111001 <-- -88
Read transaction for logical address: 11011101110
RAM read: 11011101110 --> 27
Write transaction for logical address: 01011000111
RAM write: 01011000111 <-- 104
Read transaction for logical address: 00000011011
RAM read: 00000011011 --> 0
Write transaction for logical address: 01010100110
RAM write: 01010100110 <-- -4
Read transaction for logical address: 00011001100
RAM read: 00011001100 --> 0
Write transaction for logical address: 00101111010
RAM write: 00101111010 <-- -32
Read transaction for logical address: 11001001111
RAM read: 11001001111 --> -45
Write transaction for logical address: 10010011101
RAM write: 10010011101 <-- -113
Read transaction for logical address: 01101010101
RAM read: 01101010101 --> 0
Write transaction for logical address: 11100100010
RAM write: 11100100010 <-- 63
Read transaction for logical address: 00001001011
RAM read: 00001001011 --> 0
Write transaction for logical address: 01000011101
RAM write: 01000011101 <-- 109
Read transaction for logical address: 01000100011
RAM read: 01000100011 --> -29
Write transaction for logical address: 11100110000
RAM write: 11100110000 <-- 99
Read transaction for logical address: 10000100101
RAM read: 10000100101 --> 0
Write transaction for logical address: 11101100111
RAM write: 11101100111 <-- 34
Read transaction for logical address: 00011010111
RAM read: 00011010111 --> 0
Write transaction for logical address: 01111011100
RAM write: 01111011100 <-- -65
Read transaction for logical address: 00011010111
RAM read: 00011010111 --> 0
Write transaction for logical address: 01011100110
RAM write: 01011100110 <-- 115
Read transaction for logical address: 00010001010
RAM read: 00010001010 --> 0
Write transaction for logical address: 00100010000
RAM write: 00100010000 <-- 98
Read transaction for logical address: 01001110100
RAM read: 01001110100 --> 35
Write transaction for logical address: 00000111110
RAM write: 00000111110 <-- -42
Read transaction for logical address: 01001001110
RAM read: 01001001110 --> 0
Write transaction for logical address: 00000110001
RAM write: 00000110001 <-- 103
Read transaction for logical address: 01110110001
RAM read: 01110110001 --> 0
Write transaction for logical address: 01000110100
RAM write: 01000110100 <-- -98
Read transaction for logical address: 00010011010
RAM read: 00010011010 --> 0
Write transaction for logical address: 01011101011
RAM write: 01011101011 <-- -33
Read transaction for logical address: 00110001010
RAM read: 00110001010 --> 0
Write transaction for logical address: 00101101010
RAM write: 00101101010 <-- -69
Read transaction for logical address: 00010110011
RAM read: 00010110011 --> 0
Write transaction for logical address: 10011000000
RAM write: 10011000000 <-- 96
Read transaction for logical address: 11111010011
RAM read: 11111010011 --> 0
Write transaction for logical address: 00001100111
RAM write: 00001100111 <-- -57
Read transaction for logical address: 01110010011
RAM read: 01110010011 --> 0
Write transaction for logical address: 10100111111
RAM write: 10100111111 <-- -19
Read transaction for logical address: 10011001001
RAM read: 10011001001 --> 0
Write transaction for logical address: 10001000001
RAM write: 10001000001 <-- -36
Read transaction for logical address: 00111000110
RAM read: 00111000110 --> -13
Write transaction for logical address: 00110001011
RAM write: 00110001011 <-- 103
Read transaction for logical address: 11010111101
RAM read: 11010111101 --> 66
Write transaction for logical address: 10000011011
RAM write: 10000011011 <-- -9
Read transaction for logical address: 10000001001
RAM read: 10000001001 --> 0
Write transaction for logical address: 01001010010
RAM write: 01001010010 <-- -64
Read transaction for logical address: 01010000010
RAM read: 01010000010 --> 0
Write transaction for logical address: 00111000111
RAM write: 00111000111 <-- 33
Read transaction for logical address: 00101101001
RAM read: 00101101001 --> 0
Write transaction for logical address: 10001011010
RAM write: 10001011010 <-- -105
Read transaction for logical address: 10110100111
RAM read: 10110100111 --> 0
Write transaction for logical address: 11110010110
RAM write: 11110010110 <-- -117
Read transaction for logical address: 10010011011
RAM read: 10010011011 --> 0
Write transaction for logical address: 00010000001
RAM write: 00010000001 <-- -75
Read transaction for logical address: 01000110011
RAM read: 01000110011 --> 0
Write transaction for logical address: 00110001111
RAM write: 00110001111 <-- -66
Read transaction for logical address: 00110011110
RAM read: 00110011110 --> -44
Write transaction for logical address: 10101111000
RAM write: 10101111000 <-- 19
Read transaction for logical address: 10010100001
RAM read: 10010100001 --> 103
Write transaction for logical address: 01100110111
RAM write: 01100110111 <-- 27
Read transaction for logical address: 01110110001
RAM read: 01110110001 --> 0
Write transaction for logical address: 00111101011
RAM write: 00111101011 <-- -118
Read transaction for logical address: 10011000010
RAM read: 10011000010 --> 0
Write transaction for logical address: 00110011101
RAM write: 00110011101 <-- 27
Read transaction for logical address: 00000110000
RAM read: 00000110000 --> 0
Write transaction for logical address: 00010000001
RAM write: 00010000001 <-- -4
Read transaction for logical address: 00001011101
RAM read: 00001011101 --> -6
Write transaction for logical address: 00010101100
RAM write: 00010101100 <-- -49
Read transaction for logical address: 01111111000
RAM read: 01111111000 --> 11
Write transaction for logical address: 01001100111
RAM write: 01001100111 <-- -30
Read transaction for logical address: 00100111011
RAM read: 00100111011 --> 0
Write transaction for logical address: 10001001011
RAM write: 10001001011 <-- -12
Read transaction for logical address: 00011001010
RAM read: 00011001010 --> 0
Write transaction for logical address: 01101110010
RAM write: 01101110010 <-- -37
Read transaction for logical address: 11111100000
RAM read: 11111100000 --> 0
Write transaction for logical address: 10110010110
RAM write: 10110010110 <-- 58
Read transaction for logical address: 00000000001
RAM read: 00000000001 --> 36
Write transaction for logical address: 00011010011
RAM write: 00011010011 <-- -15
Read transaction for logical address: 10000000101
RAM read: 10000000101 --> 0
Write transaction for logical address: 00101000110
RAM write: 00101000110 <-- 77
Read transaction for logical address: 10000100110
RAM read: 10000100110 --> 9
Write transaction for logical address: 10100100011
RAM write: 10100100011 <-- 72
Read transaction for logical address: 10000011101
RAM read: 10000011101 --> 0
Write transaction for logical address: 01010000011
RAM write: 01010000011 <-- 21
Read transaction for logical address: 00000111100
RAM read: 00000111100 --> 33
Write transaction for logical address: 10110111001
RAM write: 10110111001 <-- -110
Read transaction for logical address: 10011110001
RAM read: 10011110001 --> -21
Write transaction for logical address: 00100011001
RAM write: 00100011001 <-- 10
Read transaction for logical address: 01011110010
RAM read: 01011110010 --> 0
Write transaction for logical address: 00100010001
RAM write: 00100010001 <-- 75
Read transaction for logical address: 01000101000
RAM read: 01000101000 --> 0
Write transaction for logical address: 10111010010
RAM write: 10111010010 <-- 102
Read transaction for logical address: 01000100111
RAM read: 01000100111 --> 0
Write transaction for logical address: 11010100011
RAM write: 11010100011 <-- 61
Read transaction for logical address: 10011101110
RAM read: 10011101110 --> 0
Write transaction for logical address: 11110010010
RAM write: 11110010010 <-- 126
Read transaction for logical address: 10000011110
RAM read: 10000011110 --> 0
Write transaction for logical address: 01000111010
RAM write: 01000111010 <-- 104
Read transaction for logical address: 11101110001
RAM read: 11101110001 --> -117
Write transaction for logical address: 11111011000
RAM write: 11111011000 <-- -44
Read transaction for logical address: 11100000000
RAM read: 11100000000 --> -101
Write transaction for logical address: 01001011001
RAM write: 01001011001 <-- 16
Read transaction for logical address: 00011011100
RAM read: 00011011100 --> -3
Write transaction for logical address: 00101101111
RAM write: 00101101111 <-- -9
Read transaction for logical address: 10010111001
RAM read: 10010111001 --> 0
Write transaction for logical address: 11110010000
RAM write: 11110010000 <-- -41
Read transaction for logical address: 10001011101
RAM read: 10001011101 --> 0
Write transaction for logical address: 00100000100
RAM write: 00100000100 <-- 54
Read transaction for logical address: 10000010000
RAM read: 10000010000 --> 105
Write transaction for logical address: 10110111101
RAM write: 10110111101 <-- 29
Read transaction for logical address: 01101111010
RAM read: 01101111010 --> 59
Write transaction for logical address: 11000010000
RAM write: 11000010000 <-- 2
Read transaction for logical address: 10011111111
RAM read: 10011111111 --> 0
Write transaction for logical address: 11001100100
RAM write: 11001100100 <-- 73
Read transaction for logical address: 00011101010
RAM read: 00011101010 --> 72
Write transaction for logical address: 01100011000
RAM write: 01100011000 <-- 95
Read transaction for logical address: 01010111100
RAM read: 01010111100 --> 84
Write transaction for logical address: 00010110001
RAM write: 00010110001 <-- -17
Read transaction for logical address: 01101110110
RAM read: 01101110110 --> 0
Write transaction for logical address: 00101110001
RAM write: 00101110001 <-- 39
Read transaction for logical address: 00111001001
RAM read: 00111001001 --> 0
Write transaction for logical address: 10000011011
RAM write: 10000011011 <-- -83
Read transaction for logical address: 10011001010
RAM read: 10011001010 --> 0
Write transaction for logical address: 00000001000
RAM write: 00000001000 <-- -54
Read transaction for logical address: 01011010110
RAM read: 01011010110 --> 0
Write transaction for logical address: 01110001111
RAM write: 01110001111 <-- -80
Read transaction for logical address: 10010001111
RAM read: 10010001111 --> 0
Write transaction for logical address: 00110000011
RAM write: 00110000011 <-- 48
Read transaction for logical address: 00100101011
RAM read: 00100101011 --> -118
Write transaction for logical address: 00001101100
RAM write: 00001101100 <-- 45
Read transaction for logical address: 10011011000
RAM read: 10011011000 --> 0
Write transaction for logical address: 00001100001
RAM write: 00001100001 <-- 52
Read transaction for logical address: 01101000111
RAM read: 01101000111 --> -121
Write transaction for logical address: 01010010101
RAM write: 01010010101 <-- -31
Read transaction for logical address: 00010000111
RAM read: 00010000111 --> 51
Write transaction for logical address: 01000001011
RAM write: 01000001011 <-- -10
Read transaction for logical address: 11001010100
RAM read: 11001010100 --> -16
Write transaction for logical address: 10001010100
RAM write: 10001010100 <-- -110
Read transaction for logical address: 11110001011
RAM read: 11110001011 --> 0
Write transaction for logical address: 10100011011
RAM write: 10100011011 <-- 1
Read transaction for logical address: 11000010110
RAM read: 11000010110 --> 24
Write transaction for logical address: 01100100101
RAM write: 01100100101 <-- 117
Read transaction for logical address: 01000110001
RAM read: 01000110001 --> 63
Write transaction for logical address: 11011011011
RAM write: 11011011011 <-- -17
Read transaction for logical address: 00101001000
RAM read: 00101001000 --> 90
Write transaction for logical address: 11001010010
RAM write: 11001010010 <-- -58
Read transaction for logical address: 10010101011
RAM read: 10010101011 --> 0
Write transaction for logical address: 01111001001
RAM write: 01111001001 <-- -21
Read transaction for logical address: 10011110000
RAM read: 10011110000 --> 0
Write transaction for logical address: 01110001010
RAM write: 01110001010 <-- -98
Read transaction for logical address: 00011110000
RAM read: 00011110000 --> 0
Write transaction for logical address: 01111001100
RAM write: 01111001100 <-- -72
Read transaction for logical address: 01001110011
RAM read: 01001110011 --> 0
Write transaction for logical address: 00011011111
RAM write: 00011011111 <-- -123
Read transaction for logical address: 01010101011
RAM read: 01010101011 --> 0
Write transaction for logical address: 11010011000
RAM write: 11010011000 <-- 64
Read transaction for logical address: 00111101001
RAM read: 00111101001 --> 0
Write transaction for logical address: 11100001010
RAM write: 11100001010 <-- -72
Read transaction for logical address: 11110111001
RAM read: 11110111001 --> 0
Write transaction for logical address: 01001100001
RAM write: 01001100001 <-- -84
Read transaction for logical address: 00011011001
RAM read: 00011011001 --> 11
Write transaction for logical address: 01010110111
RAM write: 01010110111 <-- -87
Read transaction for logical address: 01011110100
RAM read: 01011110100 --> 0
Write transaction for logical address: 01000011110
RAM write: 01000011110 <-- -31
Read transaction for logical address: 00110111001
RAM read: 00110111001 --> 0
Write transaction for logical address: 01000001011
RAM write: 01000001011 <-- -34
Read transaction for logical address: 01101111111
RAM read: 01101111111 --> 20
Write transaction for logical address: 00110000000
RAM write: 00110000000 <-- -96
Read transaction for logical address: 00011010000
RAM read: 00011010000 --> 0
Write transaction for logical address: 01001110100
RAM write: 01001110100 <-- -21
Read transaction for logical address: 01001000101
RAM read: 01001000101 --> 0
Write transaction for logical address: 01001010110
RAM write: 01001010110 <-- -24
Read transaction for logical address: 11010011011
RAM read: 11010011011 --> 0
Write transaction for logical address: 01011100110
RAM write: 01011100110 <-- 116
Read transaction for logical address: 00000111010
RAM read: 00000111010 --> 0
Write transaction for logical address: 11111011001
RAM write: 11111011001 <-- 65
Read transaction for logical address: 11100110011
RAM read: 11100110011 --> 0
Write transaction for logical address: 11101111111
RAM write: 11101111111 <-- -124
Read transaction for logical address: 10001110010
RAM read: 10001110010 --> 77
Write transaction for logical address: 01010010111
RAM write: 01010010111 <-- -94
Read transaction for logical address: 10000000100
RAM read: 10000000100 --> 0
Write transaction for logical address: 00111110011
RAM write: 00111110011 <-- -19
Read transaction for logical address: 01100001010
RAM read: 01100001010 --> -27
Write transaction for logical address: 10011100010
RAM write: 10011100010 <-- -127
Read transaction for logical address: 10010101101
RAM read: 10010101101 --> 94
Write transaction for logical address: 01000100010
RAM write: 01000100010 <-- 79
Read transaction for logical address: 01001000001
RAM read: 01001000001 --> 0
Write transaction for logical address: 00000101100
RAM write: 00000101100 <-- 44
Read transaction for logical address: 10011101100
RAM read: 10011101100 --> 0
Write transaction for logical address: 00010011100
RAM write: 00010011100 <-- 37
Read transaction for logical address: 10000110000
RAM read: 10000110000 --> -59
Write transaction for logical address: 00001000010
RAM write: 00001000010 <-- 24
Read transaction for logical address: 01000000010
RAM read: 01000000010 --> 0
Write transaction for logical address: 01010000100
RAM write: 01010000100 <-- -117
Read transaction for logical address: 01001100001
RAM read: 01001100001 --> -84
Write transaction for logical address: 11010110100
RAM write: 11010110100 <-- -72
Read transaction for logical address: 00010100110
RAM read: 00010100110 --> 0
Write transaction for logical address: 01101110100
RAM write: 01101110100 <-- 6
Read transaction for logical address: 11001001000
RAM read: 11001001000 --> 0
Write transaction for logical address: 10011111111
RAM write: 10011111111 <-- 9
Read transaction for logical address: 01001000101
RAM read: 01001000101 --> 0
Write transaction for logical address: 01010111010
RAM write: 01010111010 <-- 37
Read transaction for logical address: 00010011010
RAM read: 00010011010 --> 0
Write transaction for logical address: 11001110101
RAM write: 11001110101 <-- -3
Read transaction for logical address: 10110000100
RAM read: 10110000100 --> 0
Write transaction for logical address: 00101100100
RAM write: 00101100100 <-- 5
Read transaction for logical address: 10110110011
RAM read: 10110110011 --> 0
Write transaction for logical address: 01000100011
RAM write: 01000100011 <-- -26
Read transaction for logical address: 00101110100
RAM read: 00101110100 --> 0
Write transaction for logical address: 01101000001
RAM write: 01101000001 <-- -105
Read transaction for logical address: 11101110010
RAM read: 11101110010 --> 0
Write transaction for logical address: 10100101010
RAM write: 10100101010 <-- 64
Read transaction for logical address: 01001110000
RAM read: 01001110000 --> 0
Write transaction for logical address: 00100100000
RAM write: 00100100000 <-- -126
Read transaction for logical address: 01010111011
RAM read: 01010111011 --> 0
Write transaction for logical address: 01000100000
RAM write: 01000100000 <-- 39
Read transaction for logical address: 10110001011
RAM read: 10110001011 --> 0
Write transaction for logical address: 01100110111
RAM write: 01100110111 <-- 23
Read transaction for logical address: 01000110001
RAM read: 01000110001 --> 63
Write transaction for logical address: 00100101010
RAM write: 00100101010 <-- -88
Read transaction for logical address: 11111010011
RAM read: 11111010011 --> 0
Write transaction for logical address: 00101011100
RAM write: 00101011100 <-- -101
Read transaction for logical address: 00110001010
RAM read: 00110001010 --> 0
Write transaction for logical address: 11000000011
RAM write: 11000000011 <-- 75
Read transaction for logical address: 10001010010
RAM read: 10001010010 --> 0
Write transaction for logical address: 01000100000
RAM write: 01000100000 <-- 54
Read transaction for logical address: 11001000011
RAM read: 11001000011 --> 0
Write transaction for logical address: 11000110101
RAM write: 11000110101 <-- -26
Read transaction for logical address: 00011000000
RAM read: 00011000000 --> 0
Write transaction for logical address: 10011111100
RAM write: 10011111100 <-- 46
Read transaction for logical address: 00100011001
RAM read: 00100011001 --> 10
Write transaction for logical address: 00011110000
RAM write: 00011110000 <-- -75
Read transaction for logical address: 11100000001
RAM read: 11100000001 --> 0
Write transaction for logical address: 10100101101
RAM write: 10100101101 <-- -106
Read transaction for logical address: 01011001110
RAM read: 01011001110 --> 0
Write transaction for logical address: 11100001010
RAM write: 11100001010 <-- 83
Read transaction for logical address: 11000101110
RAM read: 11000101110 --> -95
Write transaction for logical address: 10000101101
RAM write: 10000101101 <-- 70
Read transaction for logical address: 00111010011
RAM read: 00111010011 --> 95
Write transaction for logical address: 01111011101
RAM write: 01111011101 <-- 44
Read transaction for logical address: 01010111001
RAM read: 01010111001 --> 0
Write transaction for logical address: 10001011101
RAM write: 10001011101 <-- -3
Read transaction for logical address: 01011001001
RAM read: 01011001001 --> 55
Write transaction for logical address: 10101110011
RAM write: 10101110011 <-- 3
Read transaction for logical address: 01100011101
RAM read: 01100011101 --> 47
Write transaction for logical address: 10110001001
RAM write: 10110001001 <-- 8
Read transaction for logical address: 00101000011
RAM read: 00101000011 --> 0
Write transaction for logical address: 10100001001
RAM write: 10100001001 <-- 39
Read transaction for logical address: 00100001100
RAM read: 00100001100 --> -47
Write transaction for logical address: 10111000111
RAM write: 10111000111 <-- 92
Read transaction for logical address: 10011111101
RAM read: 10011111101 --> 0
Write transaction for logical address: 11110000111
RAM write: 11110000111 <-- 74
Read transaction for logical address: 00110101111
RAM read: 00110101111 --> 0
Write transaction for logical address: 01100100000
RAM write: 01100100000 <-- 20
Read transaction for logical address: 00011011011
RAM read: 00011011011 --> 0
Write transaction for logical address: 00010010010
RAM write: 00010010010 <-- -36
Read transaction for logical address: 00011110011
RAM read: 00011110011 --> 44
Write transaction for logical address: 00000001011
RAM write: 00000001011 <-- -1
Read transaction for logical address: 01000010011
RAM read: 01000010011 --> 0
Write transaction for logical address: 01000001110
RAM write: 01000001110 <-- 104
Read transaction for logical address: 01111101110
RAM read: 01111101110 --> -62
Write transaction for logical address: 01101111100
RAM write: 01101111100 <-- -111
Read transaction for logical address: 11100100001
RAM read: 11100100001 --> 0
Write transaction for logical address: 01000101011
RAM write: 01000101011 <-- -35
Read transaction for logical address: 00010001011
RAM read: 00010001011 --> 0
Write transaction for logical address: 10010010001
RAM write: 10010010001 <-- 125
Read transaction for logical address: 10010010000
RAM read: 10010010000 --> 0
Write transaction for logical address: 00101110100
RAM write: 00101110100 <-- 58
Read transaction for logical address: 00011010000
RAM read: 00011010000 --> 0
Write transaction for logical address: 00100100001
RAM write: 00100100001 <-- -128
Read transaction for logical address: 01000100011
RAM read: 01000100011 --> -26
Write transaction for logical address: 11000110111
RAM write: 11000110111 <-- 3
Read transaction for logical address: 10101100111
RAM read: 10101100111 --> 0
Write transaction for logical address: 01111101000
RAM write: 01111101000 <-- 16
Read transaction for logical address: 01111010111
RAM read: 01111010111 --> 0
Write transaction for logical address: 00110000100
RAM write: 00110000100 <-- 13
Read transaction for logical address: 00110101110
RAM read: 00110101110 --> 0
Write transaction for logical address: 01101010110
RAM write: 01101010110 <-- 27
Read transaction for logical address: 10101011001
RAM read: 10101011001 --> 0
Write transaction for logical address: 11100011010
RAM write: 11100011010 <-- 82
Read transaction for logical address: 00101001110
RAM read: 00101001110 --> -32
Write transaction for logical address: 00000111101
RAM write: 00000111101 <-- 82
Read transaction for logical address: 11001111001
RAM read: 11001111001 --> 62
Write transaction for logical address: 01100010001
RAM write: 01100010001 <-- 50
Read transaction for logical address: 10000100010
RAM read: 10000100010 --> 0
Write transaction for logical address: 00111110001
RAM write: 00111110001 <-- -37
Read transaction for logical address: 00101110011
RAM read: 00101110011 --> -106
Write transaction for logical address: 01001100001
RAM write: 01001100001 <-- -10
Read transaction for logical address: 00100110100
RAM read: 00100110100 --> 0
Write transaction for logical address: 01001100101
RAM write: 01001100101 <-- -4
Read transaction for logical address: 10000000100
RAM read: 10000000100 --> 0
Write transaction for logical address: 00110000111
RAM write: 00110000111 <-- 114
Read transaction for logical address: 10100001101
RAM read: 10100001101 --> 0
Write transaction for logical address: 00000110110
RAM write: 00000110110 <-- -124
Read transaction for logical address: 00100001110
RAM read: 00100001110 --> 0
Write transaction for logical address: 01001010011
RAM write: 01001010011 <-- 115
Read transaction for logical address: 10111110000
RAM read: 10111110000 --> -30
Write transaction for logical address: 00100010101
RAM write: 00100010101 <-- -110
Read transaction for logical address: 11110101011
RAM read: 11110101011 --> 0
Write transaction for logical address: 01011100100
RAM write: 01011100100 <-- 120
Read transaction for logical address: 11100000000
RAM read: 11100000000 --> -101
Write transaction for logical address: 10011010110
RAM write: 10011010110 <-- 11
Read transaction for logical address: 00101101000
RAM read: 00101101000 --> 0
Write transaction for logical address: 10010101100
RAM write: 10010101100 <-- -37
Read transaction for logical address: 00101010001
RAM read: 00101010001 --> 7
Write transaction for logical address: 01111111100
RAM write: 01111111100 <-- -82
Read transaction for logical address: 01100111000
RAM read: 01100111000 --> 83
Write transaction for logical address: 00001011000
RAM write: 00001011000 <-- 13
Read transaction for logical address: 10001001111
RAM read: 10001001111 --> 2
Write transaction for logical address: 01101010111
RAM write: 01101010111 <-- -73
Read transaction for logical address: 10110010110
RAM read: 10110010110 --> 58
Write transaction for logical address: 01100001010
RAM write: 01100001010 <-- -52
Read transaction for logical address: 01100010111
RAM read: 01100010111 --> 104
Write transaction for logical address: 00101101010
RAM write: 00101101010 <-- -106
Read transaction for logical address: 11001010101
RAM read: 11001010101 --> 0
Write transaction for logical address: 11000111000
RAM write: 11000111000 <-- 25
Read transaction for logical address: 00100110100
RAM read: 00100110100 --> 0
Write transaction for logical address: 11000101000
RAM write: 11000101000 <-- 25
Read transaction for logical address: 11010010111
RAM read: 11010010111 --> 0
Write transaction for logical address: 01010101010
RAM write: 01010101010 <-- -37
Read transaction for logical address: 11001001100
RAM read: 11001001100 --> 0
Write transaction for logical address: 11011010000
RAM write: 11011010000 <-- 101
Read transaction for logical address: 00111111011
RAM read: 00111111011 --> 0
Write transaction for logical address: 10111011001
RAM write: 10111011001 <-- -105
Read transaction for logical address: 01111101010
RAM read: 01111101010 --> 0
Write transaction for logical address: 01000000101
RAM write: 01000000101 <-- -97
Read transaction for logical address: 11111100100
RAM read: 11111100100 --> 0
Write transaction for logical address: 01010010101
RAM write: 01010010101 <-- -58
Read transaction for logical address: 10000000111
RAM read: 10000000111 --> 0
Write transaction for logical address: 10011010000
RAM write: 10011010000 <-- 83
Read transaction for logical address: 00100010101
RAM read: 00100010101 --> -110
Write transaction for logical address: 10010110001
RAM write: 10010110001 <-- 68
Read transaction for logical address: 10110001101
RAM read: 10110001101 --> 0
Write transaction for logical address: 11110010100
RAM write: 11110010100 <-- 71
MEMORY CONTENT:
00000000000: 0
00000000001: 36
00000000010: 0
00000000011: 0
00000000100: 0
00000000101: 0
00000000110: 0
00000000111: 103
00000001000: -54
00000001001: -66
00000001010: 0
00000001011: -1
00000001100: 0
00000001101: -112
00000001110: -7
00000001111: 0
00000010000: 94
00000010001: 0
00000010010: 5
00000010011: 0
00000010100: 0
00000010101: 0
00000010110: 0
00000010111: 0
00000011000: 0
00000011001: 54
00000011010: 0
00000011011: 0
00000011100: 103
00000011101: 20
00000011110: 14
00000011111: 0
00000100000: 0
00000100001: 0
00000100010: 0
00000100011: -34
00000100100: 0
00000100101: 12
00000100110: 0
00000100111: 0
00000101000: 36
00000101001: 0
00000101010: -2
00000101011: 0
00000101100: 44
00000101101: 0
00000101110: 0
00000101111: 0
00000110000: 0
00000110001: 103
00000110010: 89
00000110011: -9
00000110100: 0
00000110101: 0
00000110110: -124
00000110111: 85
00000111000: 0
00000111001: 0
00000111010: 0
00000111011: 28
00000111100: 33
00000111101: 82
00000111110: -42
00000111111: 0
00001000000: -81
00001000001: 31
00001000010: 24
00001000011: 0
00001000100: 0
00001000101: 0
00001000110: 0
00001000111: 0
00001001000: 0
00001001001: 0
00001001010: 0
00001001011: 0
00001001100: 0
00001001101: 0
00001001110: -43
00001001111: 0
00001010000: 108
00001010001: 0
00001010010: 0
00001010011: -79
00001010100: 0
00001010101: -79
00001010110: 114
00001010111: 0
00001011000: 13
00001011001: -17
00001011010: 0
00001011011: 0
00001011100: 0
00001011101: -6
00001011110: 0
00001011111: 0
00001100000: 0
00001100001: 52
00001100010: 0
00001100011: 0
00001100100: 0
00001100101: 0
00001100110: 0
00001100111: -57
00001101000: 18
00001101001: 0
00001101010: 39
00001101011: 23
00001101100: 45
00001101101: 0
00001101110: 0
00001101111: 0
00001110000: 0
00001110001: 0
00001110010: -16
00001110011: 0
00001110100: 39
00001110101: 0
00001110110: 0
00001110111: 0
00001111000: 0
00001111001: 0
00001111010: 0
00001111011: 0
00001111100: 0
00001111101: 0
00001111110: 0
00001111111: -38
00010000000: 0
00010000001: -4
00010000010: 0
00010000011: 0
00010000100: 0
00010000101: 0
00010000110: 0
00010000111: 51
00010001000: 0
00010001001: 0
00010001010: 0
00010001011: 0
00010001100: -27
00010001101: 97
00010001110: 0
00010001111: 113
00010010000: 0
00010010001: -71
00010010010: -36
00010010011: -49
00010010100: 46
00010010101: 0
00010010110: 0
00010010111: 0
00010011000: 73
00010011001: 118
00010011010: 0
00010011011: 0
00010011100: 37
00010011101: 0
00010011110: 0
00010011111: 0
00010100000: 0
00010100001: -70
00010100010: 0
00010100011: 0
00010100100: 34
00010100101: 0
00010100110: 0
00010100111: 0
00010101000: 44
00010101001: -114
00010101010: 90
00010101011: -114
00010101100: -49
00010101101: 0
00010101110: 0
00010101111: 13
00010110000: 0
00010110001: -17
00010110010: 0
00010110011: 0
00010110100: -95
00010110101: 0
00010110110: 97
00010110111: -73
00010111000: -60
00010111001: 0
00010111010: 0
00010111011: 90
00010111100: 0
00010111101: 0
00010111110: -126
00010111111: 52
00011000000: 0
00011000001: 0
00011000010: 0
00011000011: 0
00011000100: 0
00011000101: 0
00011000110: 0
00011000111: 109
00011001000: -103
00011001001: 0
00011001010: 0
00011001011: 0
00011001100: 0
00011001101: -63
00011001110: 0
00011001111: 90
00011010000: 0
00011010001: 0
00011010010: 0
00011010011: -15
00011010100: 119
00011010101: 0
00011010110: 0
00011010111: 0
00011011000: 80
00011011001: 11
00011011010: 0
00011011011: 0
00011011100: -3
00011011101: -90
00011011110: 0
00011011111: -123
00011100000: 0
00011100001: 0
00011100010: 0
00011100011: 0
00011100100: 0
00011100101: 126
00011100110: 0
00011100111: 0
00011101000: 25
00011101001: 0
00011101010: 72
00011101011: -114
00011101100: 0
00011101101: 0
00011101110: -125
00011101111: 0
00011110000: -75
00011110001: 0
00011110010: 0
00011110011: 44
00011110100: 0
00011110101: 0
00011110110: 0
00011110111: 91
00011111000: 0
00011111001: 0
00011111010: 0
00011111011: 0
00011111100: 85
00011111101: 0
00011111110: 0
00011111111: 124
00100000000: 0
00100000001: 0
00100000010: 0
00100000011: 0
00100000100: 54
00100000101: 0
00100000110: -46
00100000111: 0
00100001000: 0
00100001001: 0
00100001010: 0
00100001011: 0
00100001100: -47
00100001101: 60
00100001110: 0
00100001111: 0
00100010000: 98
00100010001: 75
00100010010: -89
00100010011: -37
00100010100: -124
00100010101: -110
00100010110: 0
00100010111: 0
00100011000: 0
00100011001: 10
00100011010: 0
00100011011: -67
00100011100: 0
00100011101: -73
00100011110: 0
00100011111: 0
00100100000: -126
00100100001: -128
00100100010: -30
00100100011: 0
00100100100: -88
00100100101: 0
00100100110: 107
00100100111: -115
00100101000: -34
00100101001: 0
00100101010: -88
00100101011: -118
00100101100: 0
00100101101: -56
00100101110: 0
00100101111: 0
00100110000: -41
00100110001: 0
00100110010: 0
00100110011: 55
00100110100: 0
00100110101: 0
00100110110: 0
00100110111: -32
00100111000: 0
00100111001: 0
00100111010: 0
00100111011: 0
00100111100: 20
00100111101: 0
00100111110: 0
00100111111: 0
00101000000: 0
00101000001: 0
00101000010: 76
00101000011: 0
00101000100: 0
00101000101: -48
00101000110: 77
00101000111: 0
00101001000: 90
00101001001: 0
00101001010: -126
00101001011: 0
00101001100: -68
00101001101: 0
00101001110: -32
00101001111: 0
00101010000: 23
00101010001: 7
00101010010: 0
00101010011: 0
00101010100: 0
00101010101: 0
00101010110: 0
00101010111: 0
00101011000: 27
00101011001: 0
00101011010: -54
00101011011: 0
00101011100: -101
00101011101: 0
00101011110: 0
00101011111: 0
00101100000: 0
00101100001: 109
00101100010: 0
00101100011: -30
00101100100: 5
00101100101: 0
00101100110: 37
00101100111: 0
00101101000: 0
00101101001: 0
00101101010: -106
00101101011: 73
00101101100: 91
00101101101: 0
00101101110: 0
00101101111: -9
00101110000: 81
00101110001: 39
00101110010: 0
00101110011: -106
00101110100: 58
00101110101: 0
00101110110: 8
00101110111: 98
00101111000: 0
00101111001: 0
00101111010: -32
00101111011: -57
00101111100: 0
00101111101: 0
00101111110: -63
00101111111: 0
00110000000: -96
00110000001: 0
00110000010: -115
00110000011: 48
00110000100: 13
00110000101: -10
00110000110: 0
00110000111: 114
00110001000: -38
00110001001: 0
00110001010: 0
00110001011: 103
00110001100: 0
00110001101: 0
00110001110: 0
00110001111: -66
00110010000: 111
00110010001: 49
00110010010: 0
00110010011: 3
00110010100: 0
00110010101: 0
00110010110: 0
00110010111: 0
00110011000: 23
00110011001: 0
00110011010: 0
00110011011: 0
00110011100: 0
00110011101: 27
00110011110: -44
00110011111: 0
00110100000: 0
00110100001: 0
00110100010: 0
00110100011: 0
00110100100: -108
00110100101: 46
00110100110: 0
00110100111: 0
00110101000: -15
00110101001: 0
00110101010: 0
00110101011: 0
00110101100: -35
00110101101: 0
00110101110: 0
00110101111: 0
00110110000: -96
00110110001: 0
00110110010: 0
00110110011: 0
00110110100: 0
00110110101: 27
00110110110: 0
00110110111: 0
00110111000: 0
00110111001: 0
00110111010: 0
00110111011: 0
00110111100: 0
00110111101: 0
00110111110: 0
00110111111: 0
00111000000: -53
00111000001: 0
00111000010: 121
00111000011: 0
00111000100: 0
00111000101: -125
00111000110: -13
00111000111: 33
00111001000: 0
00111001001: 0
00111001010: 0
00111001011: 0
00111001100: 0
00111001101: 0
00111001110: 0
00111001111: 0
00111010000: 0
00111010001: 84
00111010010: -57
00111010011: 95
00111010100: 103
00111010101: 0
00111010110: 0
00111010111: 0
00111011000: 0
00111011001: 0
00111011010: 0
00111011011: 0
00111011100: 0
00111011101: -39
00111011110: 116
00111011111: 0
00111100000: 0
00111100001: 0
00111100010: 0
00111100011: 0
00111100100: 110
00111100101: 0
00111100110: 0
00111100111: 0
00111101000: 0
00111101001: 0
00111101010: 9
00111101011: -118
00111101100: -4
00111101101: -10
00111101110: 0
00111101111: -126
00111110000: 0
00111110001: -37
00111110010: 102
00111110011: -19
00111110100: 0
00111110101: -83
00111110110: 0
00111110111: 0
00111111000: 0
00111111001: 0
00111111010: 0
00111111011: 0
00111111100: 0
00111111101: 0
00111111110: 0
00111111111: -31
01000000000: 0
01000000001: 0
01000000010: 0
01000000011: 0
01000000100: 0
01000000101: -97
01000000110: 0
01000000111: 0
01000001000: 0
01000001001: 8
01000001010: 0
01000001011: -34
01000001100: -84
01000001101: 123
01000001110: 104
01000001111: 0
01000010000: 16
01000010001: 0
01000010010: -19
01000010011: 0
01000010100: 0
01000010101: -111
01000010110: 0
01000010111: 0
01000011000: 0
01000011001: 10
01000011010: 0
01000011011: 0
01000011100: 0
01000011101: 109
01000011110: -31
01000011111: 0
01000100000: 54
01000100001: 118
01000100010: 79
01000100011: -26
01000100100: -61
01000100101: 0
01000100110: 0
01000100111: 0
01000101000: 0
01000101001: 0
01000101010: 0
01000101011: -35
01000101100: 0
01000101101: 0
01000101110: 0
01000101111: 0
01000110000: 0
01000110001: 63
01000110010: 0
01000110011: 0
01000110100: -98
01000110101: 99
01000110110: 0
01000110111: -124
01000111000: 0
01000111001: 89
01000111010: 104
01000111011: 0
01000111100: 0
01000111101: 0
01000111110: -98
01000111111: -53
01001000000: 14
01001000001: 0
01001000010: 0
01001000011: 0
01001000100: 0
01001000101: 0
01001000110: 0
01001000111: 30
01001001000: -37
01001001001: 0
01001001010: 0
01001001011: 0
01001001100: 0
01001001101: 0
01001001110: 0
01001001111: 0
01001010000: 0
01001010001: 0
01001010010: -64
01001010011: 115
01001010100: 8
01001010101: 0
01001010110: -24
01001010111: -101
01001011000: 0
01001011001: 16
01001011010: 0
01001011011: 23
01001011100: 0
01001011101: -77
01001011110: 16
01001011111: 0
01001100000: 0
01001100001: -10
01001100010: 0
01001100011: 123
01001100100: 0
01001100101: -4
01001100110: 0
01001100111: -30
01001101000: 0
01001101001: 3
01001101010: 0
01001101011: 0
01001101100: 0
01001101101: 0
01001101110: 0
01001101111: 0
01001110000: 0
01001110001: 0
01001110010: 0
01001110011: 0
01001110100: -21
01001110101: 0
01001110110: -73
01001110111: 0
01001111000: 0
01001111001: 0
01001111010: 0
01001111011: 0
01001111100: 85
01001111101: -40
01001111110: 6
01001111111: -81
01010000000: -29
01010000001: 0
01010000010: 0
01010000011: 21
01010000100: -117
01010000101: -98
01010000110: 0
01010000111: 0
01010001000: 0
01010001001: 45
01010001010: 0
01010001011: 65
01010001100: 0
01010001101: 0
01010001110: 0
01010001111: 0
01010010000: 0
01010010001: 0
01010010010: 0
01010010011: 0
01010010100: 0
01010010101: -58
01010010110: 0
01010010111: -94
01010011000: 0
01010011001: 0
01010011010: 0
01010011011: 0
01010011100: 0
01010011101: 0
01010011110: 0
01010011111: 0
01010100000: 0
01010100001: 0
01010100010: 0
01010100011: 0
01010100100: 0
01010100101: -46
01010100110: -4
01010100111: 0
01010101000: 9
01010101001: 0
01010101010: -37
01010101011: 0
01010101100: 65
01010101101: 74
01010101110: 0
01010101111: 0
01010110000: -66
01010110001: 0
01010110010: -98
01010110011: 69
01010110100: 0
01010110101: 28
01010110110: 0
01010110111: -87
01010111000: 126
01010111001: 0
01010111010: 37
01010111011: 0
01010111100: 84
01010111101: 0
01010111110: 0
01010111111: 0
01011000000: 0
01011000001: 0
01011000010: 0
01011000011: 0
01011000100: -92
01011000101: 121
01011000110: 0
01011000111: 104
01011001000: 0
01011001001: 55
01011001010: -27
01011001011: 0
01011001100: 0
01011001101: 0
01011001110: 0
01011001111: 98
01011010000: 0
01011010001: 0
01011010010: 81
01011010011: 0
01011010100: -38
01011010101: 0
01011010110: 0
01011010111: 0
01011011000: 0
01011011001: 0
01011011010: 0
01011011011: 0
01011011100: 0
01011011101: 0
01011011110: -93
01011011111: 0
01011100000: 34
01011100001: -68
01011100010: -38
01011100011: 0
01011100100: 120
01011100101: 39
01011100110: 116
01011100111: 0
01011101000: 0
01011101001: 0
01011101010: 0
01011101011: -33
01011101100: 0
01011101101: 0
01011101110: -98
01011101111: -72
01011110000: 0
01011110001: 109
01011110010: 0
01011110011: 0
01011110100: 0
01011110101: 0
01011110110: 0
01011110111: 0
01011111000: 0
01011111001: -31
01011111010: 0
01011111011: 0
01011111100: 0
01011111101: 0
01011111110: 127
01011111111: 0
01100000000: -125
01100000001: 0
01100000010: 0
01100000011: 0
01100000100: 0
01100000101: 109
01100000110: 0
01100000111: 0
01100001000: 0
01100001001: 0
01100001010: -52
01100001011: 0
01100001100: 0
01100001101: -62
01100001110: 0
01100001111: 0
01100010000: 0
01100010001: 50
01100010010: 113
01100010011: 0
01100010100: 89
01100010101: 0
01100010110: -98
01100010111: 104
01100011000: 95
01100011001: 5
01100011010: 0
01100011011: 0
01100011100: 0
01100011101: 47
01100011110: 0
01100011111: 0
01100100000: 20
01100100001: 0
01100100010: 0
01100100011: -39
01100100100: 0
01100100101: 117
01100100110: 0
01100100111: 0
01100101000: 0
01100101001: 99
01100101010: 13
01100101011: 0
01100101100: 0
01100101101: -127
01100101110: 0
01100101111: -87
01100110000: 0
01100110001: 0
01100110010: -4
01100110011: -57
01100110100: -78
01100110101: 17
01100110110: 126
01100110111: 23
01100111000: 83
01100111001: 0
01100111010: 0
01100111011: -25
01100111100: 0
01100111101: 0
01100111110: 0
01100111111: -80
01101000000: 96
01101000001: -105
01101000010: 0
01101000011: 0
01101000100: -84
01101000101: 74
01101000110: 0
01101000111: -121
01101001000: 0
01101001001: 0
01101001010: 0
01101001011: 0
01101001100: 0
01101001101: 0
01101001110: -95
01101001111: 0
01101010000: 0
01101010001: -65
01101010010: 112
01101010011: 0
01101010100: 0
01101010101: 0
01101010110: 27
01101010111: -73
01101011000: 0
01101011001: 94
01101011010: 0
01101011011: 0
01101011100: -56
01101011101: 0
01101011110: 0
01101011111: 0
01101100000: 0
01101100001: 0
01101100010: 0
01101100011: 0
01101100100: 86
01101100101: 0
01101100110: 0
01101100111: 0
01101101000: 98
01101101001: 0
01101101010: 0
01101101011: -70
01101101100: 0
01101101101: 0
01101101110: 3
01101101111: 104
01101110000: 0
01101110001: 0
01101110010: -37
01101110011: 0
01101110100: 6
01101110101: 0
01101110110: 0
01101110111: -66
01101111000: 0
01101111001: 27
01101111010: 59
01101111011: 0
01101111100: -111
01101111101: 50
01101111110: 0
01101111111: 20
01110000000: -23
01110000001: 0
01110000010: 0
01110000011: 0
01110000100: 0
01110000101: 0
01110000110: 0
01110000111: -5
01110001000: 95
01110001001: 0
01110001010: -98
01110001011: -114
01110001100: 0
01110001101: -98
01110001110: 0
01110001111: -80
01110010000: 102
01110010001: 0
01110010010: 0
01110010011: 0
01110010100: 0
01110010101: 0
01110010110: 0
01110010111: 0
01110011000: -48
01110011001: 0
01110011010: 59
01110011011: 0
01110011100: -53
01110011101: 0
01110011110: 0
01110011111: 0
01110100000: 0
01110100001: 0
01110100010: 0
01110100011: 0
01110100100: 0
01110100101: 29
01110100110: 0
01110100111: 0
01110101000: 0
01110101001: 0
01110101010: 65
01110101011: -96
01110101100: 0
01110101101: 91
01110101110: 0
01110101111: 0
01110110000: 0
01110110001: 0
01110110010: 0
01110110011: 47
01110110100: 0
01110110101: 0
01110110110: 94
01110110111: 0
01110111000: -119
01110111001: 0
01110111010: 0
01110111011: 0
01110111100: 0
01110111101: 0
01110111110: 0
01110111111: 0
01111000000: 0
01111000001: 0
01111000010: 0
01111000011: 0
01111000100: 0
01111000101: 0
01111000110: -15
01111000111: 0
01111001000: 0
01111001001: -21
01111001010: 0
01111001011: 0
01111001100: -72
01111001101: 0
01111001110: 0
01111001111: 0
01111010000: 0
01111010001: 0
01111010010: 0
01111010011: 77
01111010100: 0
01111010101: 0
01111010110: 80
01111010111: 0
01111011000: 0
01111011001: 0
01111011010: 0
01111011011: 0
01111011100: -65
01111011101: 44
01111011110: 95
01111011111: 0
01111100000: 0
01111100001: 0
01111100010: 0
01111100011: 0
01111100100: 0
01111100101: 0
01111100110: -122
01111100111: 0
01111101000: 16
01111101001: 97
01111101010: 0
01111101011: 0
01111101100: 0
01111101101: -104
01111101110: -62
01111101111: -9
01111110000: 0
01111110001: 0
01111110010: 0
01111110011: 29
01111110100: 0
01111110101: 0
01111110110: 101
01111110111: 11
01111111000: 11
01111111001: 37
01111111010: 0
01111111011: 38
01111111100: -82
01111111101: 0
01111111110: 0
01111111111: 0
10000000000: 75
10000000001: 0
10000000010: 0
10000000011: 0
10000000100: 0
10000000101: 0
10000000110: 81
10000000111: 0
10000001000: 0
10000001001: 0
10000001010: 85
10000001011: 0
10000001100: 0
10000001101: 0
10000001110: 115
10000001111: 0
10000010000: 105
10000010001: 27
10000010010: 0
10000010011: 0
10000010100: 0
10000010101: 0
10000010110: 0
10000010111: 0
10000011000: -56
10000011001: 0
10000011010: 0
10000011011: -83
10000011100: 63
10000011101: 0
10000011110: 0
10000011111: 0
10000100000: 0
10000100001: 0
10000100010: 0
10000100011: 0
10000100100: 0
10000100101: 0
10000100110: 9
10000100111: 0
10000101000: 0
10000101001: 118
10000101010: 0
10000101011: 0
10000101100: 0
10000101101: 70
10000101110: 0
10000101111: 0
10000110000: -59
10000110001: 0
10000110010: 0
10000110011: 113
10000110100: 0
10000110101: 0
10000110110: 0
10000110111: 0
10000111000: 0
10000111001: 0
10000111010: 0
10000111011: 0
10000111100: 0
10000111101: 0
10000111110: 0
10000111111: 0
10001000000: 0
10001000001: -36
10001000010: -53
10001000011: 0
10001000100: 0
10001000101: -44
10001000110: 0
10001000111: 0
10001001000: 0
10001001001: 0
10001001010: -55
10001001011: -12
10001001100: 112
10001001101: 0
10001001110: 0
10001001111: 2
10001010000: 0
10001010001: 0
10001010010: 0
10001010011: -35
10001010100: -110
10001010101: 0
10001010110: 0
10001010111: 0
10001011000: 0
10001011001: 0
10001011010: -105
10001011011: 0
10001011100: 0
10001011101: -3
10001011110: 0
10001011111: 0
10001100000: 66
10001100001: 0
10001100010: -100
10001100011: -17
10001100100: 0
10001100101: 0
10001100110: 0
10001100111: 0
10001101000: 0
10001101001: 0
10001101010: 0
10001101011: 0
10001101100: 0
10001101101: 0
10001101110: 0
10001101111: 0
10001110000: 0
10001110001: 0
10001110010: 77
10001110011: 82
10001110100: 0
10001110101: 0
10001110110: 0
10001110111: 0
10001111000: 0
10001111001: -88
10001111010: 0
10001111011: -13
10001111100: 0
10001111101: 0
10001111110: 0
10001111111: 16
10010000000: 0
10010000001: -82
10010000010: 11
10010000011: 0
10010000100: 66
10010000101: 54
10010000110: 0
10010000111: 86
10010001000: 0
10010001001: 0
10010001010: 57
10010001011: 0
10010001100: 0
10010001101: -55
10010001110: 0
10010001111: 0
10010010000: 0
10010010001: 125
10010010010: 0
10010010011: 0
10010010100: 0
10010010101: 0
10010010110: 65
10010010111: 0
10010011000: 0
10010011001: 0
10010011010: 66
10010011011: 0
10010011100: -58
10010011101: -113
10010011110: 65
10010011111: 99
10010100000: 0
10010100001: 103
10010100010: 0
10010100011: 49
10010100100: 0
10010100101: 0
10010100110: 0
10010100111: 0
10010101000: 0
10010101001: 56
10010101010: 0
10010101011: 0
10010101100: -37
10010101101: 94
10010101110: 0
10010101111: 98
10010110000: 110
10010110001: 68
10010110010: -128
10010110011: 98
10010110100: 27
10010110101: 0
10010110110: 0
10010110111: 0
10010111000: 0
10010111001: 0
10010111010: 0
10010111011: 48
10010111100: 82
10010111101: -121
10010111110: 0
10010111111: 0
10011000000: 96
10011000001: 0
10011000010: 0
10011000011: 0
10011000100: -49
10011000101: 0
10011000110: 0
10011000111: 0
10011001000: 0
10011001001: 0
10011001010: 0
10011001011: -46
10011001100: 97
10011001101: 0
10011001110: 4
10011001111: 0
10011010000: 83
10011010001: 0
10011010010: 0
10011010011: 0
10011010100: 0
10011010101: 0
10011010110: 11
10011010111: 0
10011011000: 0
10011011001: 68
10011011010: 0
10011011011: 70
10011011100: 0
10011011101: 0
10011011110: -18
10011011111: 0
10011100000: 0
10011100001: 0
10011100010: -127
10011100011: 0
10011100100: 0
10011100101: 0
10011100110: 0
10011100111: 0
10011101000: 0
10011101001: 0
10011101010: 0
10011101011: 0
10011101100: 0
10011101101: 0
10011101110: 0
10011101111: 0
10011110000: 0
10011110001: -21
10011110010: 0
10011110011: 0
10011110100: 0
10011110101: 23
10011110110: 104
10011110111: 75
10011111000: 0
10011111001: 0
10011111010: -107
10011111011: -30
10011111100: 46
10011111101: 0
10011111110: 0
10011111111: 9
10100000000: 0
10100000001: 0
10100000010: 0
10100000011: 0
10100000100: 0
10100000101: 49
10100000110: 0
10100000111: 0
10100001000: -112
10100001001: 39
10100001010: -70
10100001011: 0
10100001100: 0
10100001101: 0
10100001110: -43
10100001111: 0
10100010000: 110
10100010001: 0
10100010010: 101
10100010011: 0
10100010100: 0
10100010101: 0
10100010110: 0
10100010111: 0
10100011000: 0
10100011001: 0
10100011010: 0
10100011011: 1
10100011100: 60
10100011101: 0
10100011110: 0
10100011111: 0
10100100000: 0
10100100001: -58
10100100010: 0
10100100011: 72
10100100100: 0
10100100101: -74
10100100110: 10
10100100111: 0
10100101000: 84
10100101001: -5
10100101010: 64
10100101011: 0
10100101100: 0
10100101101: -106
10100101110: 0
10100101111: -30
10100110000: 0
10100110001: 0
10100110010: 0
10100110011: 0
10100110100: 0
10100110101: 0
10100110110: 47
10100110111: 0
10100111000: 0
10100111001: 0
10100111010: 0
10100111011: 0
10100111100: 5
10100111101: 0
10100111110: 47
10100111111: -19
10101000000: 0
10101000001: 0
10101000010: 0
10101000011: 0
10101000100: 66
10101000101: -107
10101000110: 0
10101000111: 0
10101001000: 0
10101001001: 0
10101001010: 0
10101001011: 0
10101001100: -64
10101001101: 77
10101001110: 0
10101001111: 0
10101010000: 0
10101010001: 0
10101010010: 0
10101010011: 0
10101010100: 0
10101010101: 0
10101010110: 0
10101010111: 0
10101011000: 56
10101011001: 0
10101011010: 0
10101011011: 0
10101011100: 0
10101011101: 0
10101011110: 0
10101011111: 0
10101100000: 0
10101100001: 0
10101100010: 0
10101100011: 14
10101100100: 71
10101100101: 0
10101100110: 107
10101100111: 0
10101101000: -79
10101101001: 0
10101101010: 0
10101101011: 0
10101101100: -102
10101101101: 0
10101101110: 0
10101101111: 0
10101110000: 0
10101110001: 0
10101110010: 64
10101110011: 3
10101110100: 0
10101110101: 0
10101110110: 87
10101110111: 0
10101111000: 19
10101111001: 0
10101111010: 0
10101111011: 0
10101111100: 12
10101111101: 0
10101111110: 0
10101111111: 18
10110000000: 0
10110000001: -105
10110000010: 0
10110000011: 0
10110000100: 0
10110000101: 23
10110000110: 0
10110000111: 0
10110001000: -28
10110001001: 8
10110001010: 0
10110001011: 0
10110001100: 0
10110001101: 0
10110001110: -88
10110001111: -56
10110010000: 0
10110010001: -63
10110010010: 0
10110010011: 0
10110010100: -24
10110010101: -28
10110010110: 58
10110010111: 0
10110011000: 0
10110011001: 0
10110011010: 0
10110011011: 0
10110011100: 49
10110011101: 0
10110011110: 0
10110011111: 0
10110100000: 0
10110100001: 0
10110100010: 0
10110100011: 0
10110100100: 0
10110100101: 0
10110100110: 0
10110100111: 0
10110101000: -112
10110101001: 0
10110101010: 0
10110101011: 0
10110101100: 0
10110101101: 0
10110101110: -53
10110101111: 79
10110110000: 0
10110110001: 0
10110110010: 0
10110110011: 0
10110110100: -82
10110110101: -61
10110110110: 0
10110110111: 0
10110111000: 0
10110111001: -110
10110111010: 0
10110111011: 0
10110111100: 0
10110111101: 29
10110111110: 0
10110111111: 44
10111000000: 0
10111000001: 0
10111000010: 0
10111000011: -59
10111000100: 0
10111000101: 0
10111000110: 0
10111000111: 92
10111001000: 0
10111001001: 81
10111001010: 0
10111001011: 0
10111001100: 0
10111001101: 0
10111001110: 0
10111001111: 0
10111010000: 0
10111010001: 0
10111010010: 102
10111010011: 0
10111010100: 0
10111010101: -60
10111010110: 0
10111010111: 20
10111011000: 0
10111011001: -105
10111011010: 0
10111011011: 0
10111011100: 0
10111011101: 0
10111011110: 0
10111011111: 36
10111100000: 0
10111100001: 0
10111100010: 0
10111100011: 47
10111100100: 0
10111100101: -34
10111100110: 0
10111100111: 0
10111101000: 0
10111101001: 0
10111101010: -85
10111101011: 0
10111101100: 0
10111101101: 0
10111101110: -46
10111101111: -17
10111110000: -30
10111110001: 0
10111110010: 0
10111110011: 0
10111110100: 0
10111110101: 0
10111110110: 0
10111110111: 0
10111111000: 0
10111111001: 110
10111111010: 0
10111111011: 0
10111111100: -9
10111111101: -100
10111111110: 0
10111111111: 31
11000000000: 0
11000000001: 0
11000000010: 0
11000000011: 75
11000000100: 0
11000000101: -99
11000000110: 0
11000000111: 0
11000001000: 0
11000001001: 0
11000001010: 0
11000001011: 58
11000001100: 0
11000001101: 0
11000001110: 0
11000001111: 0
11000010000: 2
11000010001: -12
11000010010: 0
11000010011: 0
11000010100: 0
11000010101: 0
11000010110: 24
11000010111: 0
11000011000: 0
11000011001: 0
11000011010: 0
11000011011: 0
11000011100: 0
11000011101: 0
11000011110: 0
11000011111: -48
11000100000: 0
11000100001: 0
11000100010: 0
11000100011: 0
11000100100: 0
11000100101: 0
11000100110: 0
11000100111: 0
11000101000: 25
11000101001: 0
11000101010: 0
11000101011: 0
11000101100: 0
11000101101: 0
11000101110: -95
11000101111: 0
11000110000: 0
11000110001: 0
11000110010: 0
11000110011: 0
11000110100: -50
11000110101: -26
11000110110: 0
11000110111: 3
11000111000: 25
11000111001: 0
11000111010: 0
11000111011: 0
11000111100: 0
11000111101: 0
11000111110: 0
11000111111: 0
11001000000: 0
11001000001: 0
11001000010: 0
11001000011: 0
11001000100: 0
11001000101: -50
11001000110: 0
11001000111: 0
11001001000: 0
11001001001: 0
11001001010: 0
11001001011: 15
11001001100: 0
11001001101: 90
11001001110: -45
11001001111: -45
11001010000: 0
11001010001: -3
11001010010: -58
11001010011: 0
11001010100: -16
11001010101: 0
11001010110: 0
11001010111: 0
11001011000: 0
11001011001: 0
11001011010: -84
11001011011: -41
11001011100: 0
11001011101: 0
11001011110: 0
11001011111: 0
11001100000: -86
11001100001: 0
11001100010: 0
11001100011: 0
11001100100: 73
11001100101: -66
11001100110: 0
11001100111: 0
11001101000: 0
11001101001: 117
11001101010: 0
11001101011: 0
11001101100: 0
11001101101: 0
11001101110: 0
11001101111: 0
11001110000: 0
11001110001: 0
11001110010: 0
11001110011: 69
11001110100: 0
11001110101: -3
11001110110: 0
11001110111: 0
11001111000: 0
11001111001: 62
11001111010: 0
11001111011: 31
11001111100: 0
11001111101: 0
11001111110: 0
11001111111: -2
11010000000: 0
11010000001: 0
11010000010: 0
11010000011: 0
11010000100: 0
11010000101: 0
11010000110: 0
11010000111: 0
11010001000: 0
11010001001: 0
11010001010: -57
11010001011: 0
11010001100: 0
11010001101: 0
11010001110: 0
11010001111: 0
11010010000: 0
11010010001: 0
11010010010: 41
11010010011: 58
11010010100: -5
11010010101: 0
11010010110: 0
11010010111: 0
11010011000: 64
11010011001: -45
11010011010: 96
11010011011: 0
11010011100: 102
11010011101: 0
11010011110: 0
11010011111: 0
11010100000: -100
11010100001: 0
11010100010: 125
11010100011: 61
11010100100: 0
11010100101: 0
11010100110: 0
11010100111: 0
11010101000: 0
11010101001: 0
11010101010: 0
11010101011: 0
11010101100: -84
11010101101: 0
11010101110: 0
11010101111: 28
11010110000: -117
11010110001: 0
11010110010: 0
11010110011: 0
11010110100: -72
11010110101: 0
11010110110: 0
11010110111: -18
11010111000: 0
11010111001: 0
11010111010: 0
11010111011: 0
11010111100: 0
11010111101: 66
11010111110: 0
11010111111: 0
11011000000: 0
11011000001: 0
11011000010: 0
11011000011: 0
11011000100: 39
11011000101: 0
11011000110: 0
11011000111: 0
11011001000: 0
11011001001: 0
11011001010: 0
11011001011: 0
11011001100: 0
11011001101: -5
11011001110: 0
11011001111: 0
11011010000: 101
11011010001: 0
11011010010: -104
11011010011: 0
11011010100: 0
11011010101: -30
11011010110: 0
11011010111: -117
11011011000: 0
11011011001: -29
11011011010: 0
11011011011: -17
11011011100: 0
11011011101: 0
11011011110: 0
11011011111: 0
11011100000: 0
11011100001: 0
11011100010: 0
11011100011: 0
11011100100: 0
11011100101: -104
11011100110: 0
11011100111: 0
11011101000: 15
11011101001: 0
11011101010: 0
11011101011: 0
11011101100: 0
11011101101: 0
11011101110: 27
11011101111: 0
11011110000: 0
11011110001: 0
11011110010: 0
11011110011: 0
11011110100: 0
11011110101: 0
11011110110: 0
11011110111: 125
11011111000: 0
11011111001: -8
11011111010: 0
11011111011: 0
11011111100: 0
11011111101: 0
11011111110: 0
11011111111: 0
11100000000: -101
11100000001: 0
11100000010: 0
11100000011: 83
11100000100: 0
11100000101: 0
11100000110: 71
11100000111: 0
11100001000: 91
11100001001: -4
11100001010: 83
11100001011: 0
11100001100: 0
11100001101: 0
11100001110: -18
11100001111: 0
11100010000: 0
11100010001: 0
11100010010: 0
11100010011: 0
11100010100: 0
11100010101: 0
11100010110: 0
11100010111: 0
11100011000: 0
11100011001: 117
11100011010: 82
11100011011: 0
11100011100: -106
11100011101: 0
11100011110: 0
11100011111: 0
11100100000: 0
11100100001: 0
11100100010: 63
11100100011: 68
11100100100: 107
11100100101: 0
11100100110: 0
11100100111: 0
11100101000: 0
11100101001: 0
11100101010: 0
11100101011: 0
11100101100: 0
11100101101: -50
11100101110: 0
11100101111: 0
11100110000: 99
11100110001: 0
11100110010: 0
11100110011: 0
11100110100: -88
11100110101: 0
11100110110: 0
11100110111: 0
11100111000: 0
11100111001: 0
11100111010: 0
11100111011: 0
11100111100: 0
11100111101: 0
11100111110: 0
11100111111: 0
11101000000: 0
11101000001: 0
11101000010: 81
11101000011: 0
11101000100: -53
11101000101: 0
11101000110: 0
11101000111: 0
11101001000: 0
11101001001: 0
11101001010: 0
11101001011: 0
11101001100: 0
11101001101: 0
11101001110: 20
11101001111: 0
11101010000: 0
11101010001: 0
11101010010: 0
11101010011: 0
11101010100: 0
11101010101: 36
11101010110: 0
11101010111: 0
11101011000: 0
11101011001: 0
11101011010: 0
11101011011: 0
11101011100: 0
11101011101: 0
11101011110: 0
11101011111: -28
11101100000: 0
11101100001: 0
11101100010: 0
11101100011: 0
11101100100: 81
11101100101: -56
11101100110: 0
11101100111: 34
11101101000: 0
11101101001: 0
11101101010: 0
11101101011: 0
11101101100: 0
11101101101: 0
11101101110: -30
11101101111: 0
11101110000: 0
11101110001: -117
11101110010: 0
11101110011: 0
11101110100: 0
11101110101: -103
11101110110: 0
11101110111: 0
11101111000: 0
11101111001: -95
11101111010: -77
11101111011: 0
11101111100: 0
11101111101: 0
11101111110: 0
11101111111: -124
11110000000: 0
11110000001: -65
11110000010: 0
11110000011: 0
11110000100: 0
11110000101: 0
11110000110: -52
11110000111: 74
11110001000: 0
11110001001: 0
11110001010: 0
11110001011: 0
11110001100: 0
11110001101: 0
11110001110: -36
11110001111: 0
11110010000: -41
11110010001: 0
11110010010: 126
11110010011: -60
11110010100: 71
11110010101: 0
11110010110: -117
11110010111: 0
11110011000: 0
11110011001: 0
11110011010: 0
11110011011: 0
11110011100: 0
11110011101: 112
11110011110: 0
11110011111: 0
11110100000: 0
11110100001: 54
11110100010: 0
11110100011: -24
11110100100: -113
11110100101: 0
11110100110: 0
11110100111: -88
11110101000: 0
11110101001: 0
11110101010: 0
11110101011: 0
11110101100: 0
11110101101: 0
11110101110: 0
11110101111: 0
11110110000: 0
11110110001: 0
11110110010: 0
11110110011: 0
11110110100: 0
11110110101: 0
11110110110: -50
11110110111: 0
11110111000: 22
11110111001: 0
11110111010: 0
11110111011: -43
11110111100: 0
11110111101: 0
11110111110: -98
11110111111: 0
11111000000: 0
11111000001: 11
11111000010: 0
11111000011: 0
11111000100: 0
11111000101: 0
11111000110: 0
11111000111: 10
11111001000: 0
11111001001: 0
11111001010: -57
11111001011: 0
11111001100: 0
11111001101: 0
11111001110: 0
11111001111: 0
11111010000: 0
11111010001: -123
11111010010: 0
11111010011: 0
11111010100: 0
11111010101: 0
11111010110: 0
11111010111: 0
11111011000: -44
11111011001: 65
11111011010: 0
11111011011: 0
11111011100: 0
11111011101: 100
11111011110: 0
11111011111: 0
11111100000: 0
11111100001: 0
11111100010: 0
11111100011: 0
11111100100: 0
11111100101: 0
11111100110: 123
11111100111: 0
11111101000: 0
11111101001: 0
11111101010: 0
11111101011: 0
11111101100: 0
11111101101: 0
11111101110: 0
11111101111: 0
11111110000: 0
11111110001: 0
11111110010: 0
11111110011: 0
11111110100: 0
11111110101: 0
11111110110: 0
11111110111: 0
11111111000: 0
11111111001: 0
11111111010: 0
11111111011: 0
11111111100: -46
11111111101: 0
11111111110: 0
11111111111: 0
DISK CONTENT:
NUM PAGE FAULTS: 0
NUM BYTES TRANSFERRED: 0
