// ==============================
// File:			TMMU.cp
// Project:			Einstein
//
// Copyright 2003-2007 by Paul Guyot (pguyot@kallisys.net).
//
// This program is free software; you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation; either version 2 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License along
// with this program; if not, write to the Free Software Foundation, Inc.,
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
// ==============================
// $Id$
// ==============================

#include "Emulator/TMMU.h"

// K
#include <K/Streams/TStream.h>

// Einstein
#include "Emulator/TMemory.h"
#include "Log/TLog.h"

// -------------------------------------------------------------------------- //
// Constantes
// -------------------------------------------------------------------------- //
#define kTMMUStats	0
#define MMUDebug	0


#if kTMMUStats
static KUInt32 gNbHits = 0;				///< Nombre de hits.
static KUInt32 gNbPerm = 0;				///< Nombre d'erreurs de permission.
static KUInt32 gNbInvalidate = 0;		///< Nombre d'invalidations.
static KUInt32 gNbMiss = 0;				///< Nombre de ratï¿½s.
static KUInt32 gNbHitsTotal = 0;
static KUInt32 gNbMissTotal = 0;

static void printMMUStats()
{
	gNbHitsTotal += gNbHits;
	gNbMissTotal += gNbMiss;
	fprintf(
			stderr,
			"MMU: Hits: %4i, Miss: %4i, Perm: %4i, Inv: %4i (H/M = %4i:1 Avg: %4i:1)\n",
			(gNbHits-gNbMiss),
			gNbMiss,
			gNbPerm,
			gNbInvalidate,
			(gNbHits-gNbMiss)/(gNbMiss+1),
			(gNbHitsTotal-gNbMissTotal)/(gNbMissTotal+1)
			);
	gNbHits = 0;
	gNbMiss = 0;
	gNbPerm = 0;
	gNbInvalidate = 0;
}

#endif

// -------------------------------------------------------------------------- //
//  * TMMU( TMemory* )
// -------------------------------------------------------------------------- //
TMMU::TMMU( TMemory* inMemoryIntf )
	:
		mMemoryIntf( inMemoryIntf ),
		mMMUEnabled( false ),
		mCurrentAPMode( kAPMagic_Privileged ),
		mTTBase( 0 ),
		mDomainAC( 0xFFFFFFFF )
{
	// Init the cache entries with unprobable values.
	SEntry* theEntries = mCache.GetValues();
	KUInt32 indexEntry;
	for (indexEntry = 0; indexEntry < THashMapCache<SEntry>::kCacheSize; indexEntry++) {
		SEntry* theEntry = &theEntries[indexEntry];
		theEntry->key = 1;
		theEntry->mPhysicalAddress = 1;
	}
}

// -------------------------------------------------------------------------- //
//  * ~TMMU( void )
// -------------------------------------------------------------------------- //
TMMU::~TMMU( void )
{
}

// -------------------------------------------------------------------------- //
//  * SetPrivilege( Boolean )
// -------------------------------------------------------------------------- //
void
TMMU::SetPrivilege( Boolean inPrivilege )
{
	if (inPrivilege)
	{
		mCurrentAPMode |= kAPMagic_Privileged;
	} else {
		mCurrentAPMode &= ~kAPMagic_Privileged;
	}
	mCurrentAPRead = (kAPMagic_Bits_Read >> (4 * mCurrentAPMode)) & 0xF;
	mCurrentAPWrite = (kAPMagic_Bits_Write >> (4 * mCurrentAPMode)) & 0xF;
	InvalidatePerms();
}

// -------------------------------------------------------------------------- //
//  * SetSystemProtection( Boolean )
// -------------------------------------------------------------------------- //
void
TMMU::SetSystemProtection( Boolean inProtection )
{
	if (inProtection)
	{
		mCurrentAPMode |= kAPMagic_System;
	} else {
		mCurrentAPMode &= ~kAPMagic_System;
	}
	mCurrentAPRead = (kAPMagic_Bits_Read >> (4 * mCurrentAPMode)) & 0xF;
	mCurrentAPWrite = (kAPMagic_Bits_Write >> (4 * mCurrentAPMode)) & 0xF;
	InvalidatePerms();
}

// -------------------------------------------------------------------------- //
//  * SetROMProtection( Boolean )
// -------------------------------------------------------------------------- //
void
TMMU::SetROMProtection( Boolean inProtection )
{
	if (inProtection)
	{
		mCurrentAPMode |= kAPMagic_ROM;
	} else {
		mCurrentAPMode &= ~kAPMagic_ROM;
	}
	mCurrentAPRead = (kAPMagic_Bits_Read >> (4 * mCurrentAPMode)) & 0xF;
	mCurrentAPWrite = (kAPMagic_Bits_Write >> (4 * mCurrentAPMode)) & 0xF;
	InvalidatePerms();
}

// -------------------------------------------------------------------------- //
//  * TranslateR( KUInt32, KUInt32& )
// Performanc: this function eats around 9% of the overall performance!
// -------------------------------------------------------------------------- //
Boolean
TMMU::TranslateR( KUInt32 inVAddress, KUInt32& outPAddress )
{
#if MMUDebug > 1
	(void) ::fprintf( stderr, "TranslateR %.8X\n", inVAddress );
#endif

	KUInt32 theDomain_times2;
	KUInt32 theAccessPermissionMask;

#if kTMMUStats
	if ((gNbHits & 0xFFF) == 0) {
		printMMUStats();
	}
	gNbHits++;
#endif

	// Lookup in the cache.
	KUInt32 pageAddress = inVAddress & TMemoryConsts::kMMUSmallestPageMask;
	SEntry* theEntry = mCache.Lookup(pageAddress);
	if (theEntry)
	{
		// Check the permissions.
		// If they are incorrect, fall thru to properly handle the error.
		theAccessPermissionMask = kAPMagic_Bits_Manager;
		theDomain_times2 = theEntry->mDomainTimes2;

		if (mDomainAC & (1 << theDomain_times2))
		{
			if (!(mDomainAC & (1 << (theDomain_times2 + 1))))
			{
				theAccessPermissionMask = mCurrentAPRead;
			}

			if (theAccessPermissionMask & (1 << theEntry->mEntryPermIndex))
			{
				outPAddress = theEntry->mPhysicalAddress
					| (inVAddress & TMemoryConsts::kMMUSmallestPageMaskNeg);
				return false;
			}
#if kTMMUStats
			else
				gNbPerm++;
#endif
		}
#if kTMMUStats
		else
			gNbPerm++;
#endif
	} // if (theEntry)

#if kTMMUStats
	else
		gNbMiss++;
#endif

	KUInt32 entryPermIndex = 0;
	// Bits 31-20 of target address are catenated with bits 31-14 of the
	// TTB.
	Boolean fault = false;
	KUInt32 tableEntry =
		mMemoryIntf->ReadROMRAMP( mTTBase | ((inVAddress >> 18) & 0xFFFFFFFC), fault );
	if (fault)
	{
		mFaultAddress = inVAddress;
		mFaultStatus = TMemoryConsts::kFSR_ExternalTrLvl1;
		return true;
	}

#if MMUDebug > 1
	(void) ::fprintf( stderr, "Table entry at %.8X is %.8X\n", mTTBase | ((inVAddress >> 18) & 0xFFFFFFFC), tableEntry );
#endif

	theDomain_times2 = (tableEntry & 0x000003E0) >> 4;
	theAccessPermissionMask = kAPMagic_Bits_Manager;

#if MMUDebug > 1
	(void) ::fprintf( stderr, "Domain is %i, access is %s\n", theDomain_times2 / 2, (mDomainAC & (1 << theDomain_times2)) ? "true" : "false" );
#endif

	if (mDomainAC & (1 << theDomain_times2))
	{
		if (!(mDomainAC & (1 << (theDomain_times2 + 1))))
		{
#if MMUDebug > 1
			(void) ::fprintf( stderr, "non manager access\n" );
#endif
			theAccessPermissionMask = mCurrentAPRead;

#if MMUDebug > 1
		} else {
			(void) ::fprintf( stderr, "manager access\n" );
#endif
		}

		int subpageIndexShift;

		// What kind of lookup is it?
		switch (tableEntry & 0x3)
		{
			case 0x0:
				// Unmapped.
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_TranslationSection
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;

			case 0x1:
				// 01
				// Coarse second level table.
#if MMUDebug > 1
				(void) ::fprintf( stderr, "Coarse second level table, second entry at %.8X\n",
					(tableEntry & 0xFFFFFC00)
					| ((inVAddress & 0x000FF000) >> 10) );
#endif
				tableEntry = mMemoryIntf->ReadROMRAMP(
					(tableEntry & 0xFFFFFC00)
					| ((inVAddress & 0x000FF000) >> 10), fault );
				if (fault)
				{
					mFaultAddress = inVAddress;
					mFaultStatus =
						TMemoryConsts::kFSR_ExternalTrLvl2
						| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
					return true;
				}
#if MMUDebug > 1
				(void) ::fprintf( stderr, "Coarse second level table, second entry is %.8X\n",
					tableEntry );
#endif
				switch (tableEntry & 0x03)
				{
					case 0x0:
						// Fault.
#if MMUDebug
						if (mMemoryIntf->mLog) {
							mMemoryIntf->mLog->FLogLine(
								"FSR=7, Coarse entry = %.8X for %.8X",
								tableEntry,
								inVAddress );
						}
#endif
						mFaultAddress = inVAddress;
						mFaultStatus =
							TMemoryConsts::kFSR_TranslationPage
							| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
						return true;

					case 0x01:
						// Large page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x0000C000) >> 13) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift))
								>> subpageIndexShift;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
#if MMUDebug > 1
							(void) ::fprintf( stderr, "large page access permission error\n" );
#endif
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMULargePageMask)
									| (inVAddress & TMemoryConsts::kMMULargePageMaskNeg);
						break;

					case 0x02:
						// Small page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x00000C00) >> 9) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift)) >> subpageIndexShift;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
#if MMUDebug > 1
							(void) ::fprintf(
										stderr,
										"small page access permission error, AP = %i, mask=%.1X\n",
										(int) entryPermIndex,
										(unsigned int) theAccessPermissionMask );
#endif
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMUSmallPageMask)
									| (inVAddress & TMemoryConsts::kMMUSmallPageMaskNeg);
						break;

					case 0x03:
						// Tiny page.
						// They must not appear in coarse table.
						// If they do, the result is unpredictable.
						return true;
				}
				break;

			case 0x2:
				// 10
				// Section descriptor.
				// Check permissions.
				entryPermIndex = (tableEntry & 0x00000C00) >> 10;

				if (!(theAccessPermissionMask & (1 << entryPermIndex)))
				{
					mFaultAddress = inVAddress;
					mFaultStatus =
						TMemoryConsts::kFSR_PermissionSection
						| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
					return true;
				}
				outPAddress = (tableEntry & TMemoryConsts::kMMUSectionMask)
					| (inVAddress & TMemoryConsts::kMMUSectionMaskNeg);
				break;

			case 0x3:
				// 11
				// Fine second level table.
				tableEntry = mMemoryIntf->ReadROMRAMP(
					(tableEntry & 0xFFFFF000)
					| ((inVAddress & 0x000FFC00) >> 10), fault );
				if (fault)
				{
					mFaultAddress = inVAddress;
					mFaultStatus =
						TMemoryConsts::kFSR_ExternalTrLvl2
						| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
					return true;
				}
				switch (tableEntry & 0x03)
				{
					case 0x0:
						// Fault.
#if MMUDebug
						if (mMemoryIntf->mLog) {
							mMemoryIntf->mLog->FLogLine(
								"FSR=7, Fine entry = %.8X for %.8X",
								tableEntry,
								inVAddress );
						}
#endif
						mFaultAddress = inVAddress;
						mFaultStatus =
							TMemoryConsts::kFSR_TranslationPage
							| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
						return true;

					case 0x01:
						// Large page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x0000C000) >> 11) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift))
								>> subpageIndexShift;

						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMULargePageMask)
									| (inVAddress & TMemoryConsts::kMMULargePageMaskNeg);
						break;

					case 0x02:
						// Small page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x00000C00) >> 9) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift))
								>> subpageIndexShift;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMUSmallPageMask)
									| (inVAddress & TMemoryConsts::kMMUSmallPageMaskNeg);
						break;

					case 0x03:
						// Tiny page.
						entryPermIndex =
							(tableEntry & 0x00000030) >> 4;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMUTinyPageMask)
									| (inVAddress & TMemoryConsts::kMMUTinyPageMaskNeg);
						break;
				}
				break;
		}
	} else {
		switch (tableEntry & 0x3)
		{
			case 0x0:
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_TranslationSection
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;

			case 0x2:
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_DomainSection
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;

			case 0x1:
			case 0x3:
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_DomainPage
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;
		}
	}

	// Add the value to the cache.
	AddToCache(
		pageAddress,
		outPAddress & TMemoryConsts::kMMUSmallestPageMask,
		theDomain_times2,
		entryPermIndex );

#if MMUDebug > 1
	(void) ::fprintf( stderr, "outPAddress = %.8X\n", outPAddress );
#endif

	return false;
}

// -------------------------------------------------------------------------- //
//  * TranslateW( KUInt32, KUInt32& )
// -------------------------------------------------------------------------- //
Boolean
TMMU::TranslateW( KUInt32 inVAddress, KUInt32& outPAddress )
{
#if MMUDebug > 1
	(void) ::fprintf( stderr, "TranslateW %.8X\n", inVAddress );
#endif

	KUInt32 theDomain_times2;
	KUInt32 theAccessPermissionMask;
	KUInt32 entryPermIndex = 0;

#if kTMMUStats
	if ((gNbHits & 0xFFF) == 0) {
		printMMUStats();
	}
	gNbHits++;
#endif

	// Lookup in the cache.
	KUInt32 pageAddress = inVAddress & TMemoryConsts::kMMUSmallestPageMask;
	SEntry* theEntry = mCache.Lookup(pageAddress);
	if (theEntry)
	{
		// Check the permissions.
		// If they are incorrect, fall thru to properly handle the error.
		theAccessPermissionMask = kAPMagic_Bits_Manager;
		theDomain_times2 = theEntry->mDomainTimes2;

		if (mDomainAC & (1 << theDomain_times2))
		{
			if (!(mDomainAC & (1 << (theDomain_times2 + 1))))
			{
				theAccessPermissionMask = mCurrentAPWrite;
			}

			if (theAccessPermissionMask & (1 << theEntry->mEntryPermIndex))
			{
				outPAddress = theEntry->mPhysicalAddress
					| (inVAddress & TMemoryConsts::kMMUSmallestPageMaskNeg);
				return false;
			}
#if kTMMUStats
			else
				gNbPerm++;
#endif
		}
#if kTMMUStats
		else
			gNbPerm++;
#endif
	} // if (theEntry)

#if kTMMUStats
	else
		gNbMiss++;
#endif

	// Bits 31-20 of target address are catenated with bits 31-14 of the
	// TTB.
	Boolean fault = false;
	KUInt32 tableEntry = mMemoryIntf->ReadROMRAMP( mTTBase | ((inVAddress >> 18) & 0xFFFFFFFC), fault );
	if (fault)
	{
		mFaultAddress = inVAddress;
		mFaultStatus = TMemoryConsts::kFSR_ExternalTrLvl1;
		return true;
	}

#if MMUDebug > 1
	(void) ::fprintf( stderr, "Table entry at %.8X is %.8X\n", mTTBase | ((inVAddress >> 18) & 0xFFFFFFFC), tableEntry );
#endif

	theDomain_times2 = (tableEntry & 0x000003E0) >> 4;
	theAccessPermissionMask = kAPMagic_Bits_Manager;

#if MMUDebug > 1
	(void) ::fprintf( stderr, "Domain is %i, access is %s\n", theDomain_times2 / 2, (mDomainAC & (1 << theDomain_times2)) ? "true" : "false" );
#endif

	if (mDomainAC & (1 << theDomain_times2))
	{
		if (!(mDomainAC & (1 << (theDomain_times2 + 1))))
		{
#if MMUDebug > 1
			(void) ::fprintf( stderr, "non manager access\n" );
#endif
			theAccessPermissionMask = mCurrentAPWrite;

#if MMUDebug > 1
		} else {
			(void) ::fprintf( stderr, "manager access\n" );
#endif
		}

		int subpageIndexShift;

		// What kind of lookup is it?
		switch (tableEntry & 0x3)
		{
			case 0x0:
				// Unmapped.
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_TranslationSection
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;

			case 0x1:
				// 01
				// Coarse second level table.
#if MMUDebug > 1
				(void) ::fprintf( stderr, "Coarse second level table, second entry at %.8X\n",
					(tableEntry & 0xFFFFFC00)
					| ((inVAddress & 0x000FF000) >> 10) );
#endif
				tableEntry = mMemoryIntf->ReadROMRAMP(
					(tableEntry & 0xFFFFFC00)
					| ((inVAddress & 0x000FF000) >> 10), fault );
				if (fault)
				{
					mFaultAddress = inVAddress;
					mFaultStatus =
						TMemoryConsts::kFSR_ExternalTrLvl2
						| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
					return true;
				}
#if MMUDebug > 1
				(void) ::fprintf( stderr, "Coarse second level table, second entry is %.8X\n",
					tableEntry );
#endif
				switch (tableEntry & 0x03)
				{
					case 0x0:
						// Fault.
#if MMUDebug
						if (mMemoryIntf->mLog) {
							mMemoryIntf->mLog->FLogLine(
								"FSR=7, Coarse entry = %.8X for %.8X",
								tableEntry,
								inVAddress );
						}
#endif
						mFaultAddress = inVAddress;
						mFaultStatus =
							TMemoryConsts::kFSR_TranslationPage
							| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
						return true;

					case 0x01:
						// Large page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x0000C000) >> 13) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift))
								>> subpageIndexShift;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
#if MMUDebug > 1
							(void) ::fprintf( stderr, "large page access permission error\n" );
#endif
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMULargePageMask)
									| (inVAddress & TMemoryConsts::kMMULargePageMaskNeg);
						break;

					case 0x02:
						// Small page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x00000C00) >> 9) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift)) >> subpageIndexShift;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
#if MMUDebug > 1
							(void) ::fprintf(
										stderr,
										"small page access permission error, AP = %i, mask=%.1X\n",
										(int) entryPermIndex,
										(unsigned int) theAccessPermissionMask );
#endif
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMUSmallPageMask)
									| (inVAddress & TMemoryConsts::kMMUSmallPageMaskNeg);
						break;

					case 0x03:
						// Tiny page.
						// They must not appear in coarse table.
						// If they do, the result is unpredictable.
						return true;
				}
				break;

			case 0x2:
				// 10
				// Section descriptor.
				// Check permissions.
				entryPermIndex = (tableEntry & 0x00000C00) >> 10;

				if (!(theAccessPermissionMask & (1 << entryPermIndex)))
				{
					mFaultAddress = inVAddress;
					mFaultStatus =
						TMemoryConsts::kFSR_PermissionSection
						| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
					return true;
				}
				outPAddress = (tableEntry & TMemoryConsts::kMMUSectionMask)
					| (inVAddress & TMemoryConsts::kMMUSectionMaskNeg);
				break;

			case 0x3:
				// 11
				// Fine second level table.
				tableEntry = mMemoryIntf->ReadROMRAMP(
					(tableEntry & 0xFFFFF000)
					| ((inVAddress & 0x000FFC00) >> 10), fault );
				if (fault)
				{
					mFaultAddress = inVAddress;
					mFaultStatus =
						TMemoryConsts::kFSR_ExternalTrLvl2
						| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
					return true;
				}
				switch (tableEntry & 0x03)
				{
					case 0x0:
						// Fault.
#if MMUDebug
						if (mMemoryIntf->mLog) {
							mMemoryIntf->mLog->FLogLine(
								"FSR=7, Fine entry = %.8X for %.8X",
								tableEntry,
								inVAddress );
						}
#endif
						mFaultAddress = inVAddress;
						mFaultStatus =
							TMemoryConsts::kFSR_TranslationPage
							| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
						return true;

					case 0x01:
						// Large page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x0000C000) >> 11) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift))
								>> subpageIndexShift;

						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMULargePageMask)
									| (inVAddress & TMemoryConsts::kMMULargePageMaskNeg);
						break;

					case 0x02:
						// Small page.
						// shift: index * 2 + 4
						// (always > kAPMagic_APShift)
						subpageIndexShift = ((inVAddress & 0x00000C00) >> 9) + 4;
						entryPermIndex =
							(tableEntry & (0x00000003 << subpageIndexShift))
								>> subpageIndexShift;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMUSmallPageMask)
									| (inVAddress & TMemoryConsts::kMMUSmallPageMaskNeg);
						break;

					case 0x03:
						// Tiny page.
						entryPermIndex =
							(tableEntry & 0x00000030) >> 4;
						if (!(theAccessPermissionMask & (1 << entryPermIndex)))
						{
							mFaultAddress = inVAddress;
							mFaultStatus =
								TMemoryConsts::kFSR_PermissionPage
								| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
							return true;
						}
						outPAddress = (tableEntry & TMemoryConsts::kMMUTinyPageMask)
									| (inVAddress & TMemoryConsts::kMMUTinyPageMaskNeg);
						break;
				}
				break;
		}
	} else {
		switch (tableEntry & 0x3)
		{
			case 0x0:
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_TranslationSection
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;

			case 0x2:
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_DomainSection
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;

			case 0x1:
			case 0x3:
				mFaultAddress = inVAddress;
				mFaultStatus =
					TMemoryConsts::kFSR_DomainPage
					| (theDomain_times2 << TMemoryConsts::kFSR_DomainShiftMin1);
				return true;
		}
	}

	// Add the value to the cache.
	AddToCache(
		pageAddress,
		outPAddress & TMemoryConsts::kMMUSmallestPageMask,
		theDomain_times2,
		entryPermIndex );

#if MMUDebug > 1
	(void) ::fprintf( stderr, "outPAddress = %.8X\n", outPAddress );
#endif

	return false;
}

// -------------------------------------------------------------------------- //
//  * TranslateInstruction( VAddr, KUInt32* )
// -------------------------------------------------------------------------- //
Boolean
TMMU::TranslateInstruction(
			KUInt32 inVAddress,
			KUInt32* outPAddress )
{
	KUInt32 theAddress = inVAddress;

	// Optimization: avoid translation when reading unprotected ROM
	if (mMMUEnabled && ((theAddress < 0x00002000) || (theAddress & TMemoryConsts::kROMEndMask)))
	{
		KUInt32 theTranslatedAddress = 0;
		if (TranslateR( theAddress, theTranslatedAddress ))
		{
			return true;
		}
		theAddress = theTranslatedAddress;
	}

	// Optimization: we can only execute stuff from RAM or ROM.
	if (!(theAddress & TMemoryConsts::kROMEndMask))
	{
		*outPAddress = theAddress;
	} else if (theAddress < TMemoryConsts::kRAMStart) {
#if MMUDebug
		if (mMemoryIntf->mLog)
		{
			mMemoryIntf->mLog->FLogLine(
				"Trying to execute something not in RAM or ROM at V0x%.8X (P0x%.8X)",
				(unsigned int) inVAddress,
				(unsigned int) theAddress );
		}
#endif
		SetHardwareFault( inVAddress );
		return true;
	} else if (theAddress < mMemoryIntf->mRAMEnd) {
		*outPAddress = theAddress;
	} else {
#if MMUDebug
		if (mMemoryIntf->mLog)
		{
			mMemoryIntf->mLog->FLogLine(
				"Trying to execute something not in RAM or ROM at V0x%.8X (P0x%.8X)",
				(unsigned int) inVAddress,
				(unsigned int) theAddress );
		}
#endif
		SetHardwareFault( inVAddress );
		return true;
	}

	return false;
}

// -------------------------------------------------------------------------- //
//  * AddToCache( KUInt32, KUInt32, KUInt32, KUInt32 )
// -------------------------------------------------------------------------- //
void
TMMU::AddToCache(
			KUInt32 inVAddr,
			KUInt32 inPAddr,
			KUInt32 inDomainT2,
			KUInt32 inEntryPermIndex )
{
	// Take last page.
	SEntry* theEntry = mCache.GetLastValue();

	// Remove it from the table.
	mCache.Erase( theEntry->key );

	// Modify the entry.
	theEntry->key = inVAddr;
	theEntry->mPhysicalAddress = inPAddr;
	theEntry->mDomainTimes2 = inDomainT2;
	theEntry->mEntryPermIndex = inEntryPermIndex;

	// Add it into the table.
	mCache.Insert( inVAddr, theEntry );

	// Finally touch the entry.
	mCache.MakeFirst( theEntry );
}

// -------------------------------------------------------------------------- //
//  * InvalidateTLB( void )
// -------------------------------------------------------------------------- //
void
TMMU::InvalidateTLB( void )
{
#if kTMMUStats
	gNbInvalidate++;
#endif

	mCache.Clear();
	mMemoryIntf->GetJITObject()->InvalidateTLB();
}

// -------------------------------------------------------------------------- //
//  * InvalidatePerms( void )
// -------------------------------------------------------------------------- //
void
TMMU::InvalidatePerms( void )
{
	mMemoryIntf->GetJITObject()->InvalidateTLB();
}


// -------------------------------------------------------------------------- //
//  * TransferState( TStream* )
// -------------------------------------------------------------------------- //
void
TMMU::TransferState( TStream* inStream )
{
	// Do not load or save any cached data.
	InvalidateTLB();
	InvalidatePerms();

	// The various registers.
	inStream->TransferBoolean( mMMUEnabled );
	inStream->TransferByte( mCurrentAPMode );
	inStream->TransferByte( mCurrentAPRead );
	inStream->TransferByte( mCurrentAPWrite );
	inStream->TransferInt32BE( mTTBase );
	inStream->TransferInt32BE( mDomainAC );
	inStream->TransferInt32BE( mFaultAddress );
	inStream->TransferInt32BE( mFaultStatus );
}


// -------------------------------------------------------------------------- //
//  * FDump(FILE *f)
// -------------------------------------------------------------------------- //

static KUInt32 blockFirst = 0, blockLast = 0, blockType = 0;
static const char* blockName = "unknown";

static void startBlocks()
{
	blockFirst = 0;
	blockLast = 0;
	blockType = 0;
	blockName = "unknown";
}

static void addBlock(FILE *f, KUInt32 first, KUInt32 last, KUInt32 type, const char *name)
{
	bool newBlock = false;
	if (type!=blockType) newBlock = true;
	if (first!=blockLast) newBlock = true;
	if (newBlock) {
		if (blockType!=0)
			fprintf(f, "VA 0x%08lX to 0x%08lX (%ld kB): %s\n", (unsigned long)blockFirst, (unsigned long)blockLast, (unsigned long)(blockLast-blockFirst)/1024, blockName);
		blockFirst = first;
		blockLast = last;
		blockType = type;
		blockName = name;
	} else {
		// blockFirst unchanged
		blockLast = last;
		// blockType unchanged
		blockName = name;
	}
}

static void endBlocks(FILE *f)
{
	fprintf(f, "VA 0x%08lX to 0x%08lX (%ld kB): %s\n", (unsigned long)blockFirst, (unsigned long)blockLast, (unsigned long)(blockLast-blockFirst)/1024, blockName);
}


/*
 Level 1 Lookup: 1MB (4096 32bit entries)
 Level 2 Lookup: 64kB or 4kB (256 32bit entries 64k entries are repeated 16 times))
 */
void
TMMU::FDump(FILE *f)
{
//	static const char *const ap[4] = { "ro/na", "rw/na", "rw/ro", "rw/rw" };

	Boolean err = false;
	fprintf(f, "=====> Dumping MMU state\n");
	if (mMMUEnabled) {
		fprintf(f, "Primary MMU table at 0x%08x\n", (unsigned int)mTTBase);
#if 0
		unsigned int i, j, p, sp;
		for (i=0; i<4096; i++) {
			p = mMemoryIntf->ReadP(mTTBase+(i<<2), err);
			switch (p&3) {
				case 0: // Fault
					break;
				case 1: // Page
					fprintf(f, "0x%03xxxxxx maps to a Page at 0x%08x in Domian %01x\n", i, (p&0xfffffc00), ((p>>5)&3) );
					for (j=0; j<256; j++) {
						sp = mMemoryIntf->ReadP((p&0xfffffc00)+(j<<2), err);
						switch (sp&3) {
							case 0: // Fault
								break;
							case 1:
								fprintf(f, "  0x%03x%02xxxx maps to a Large Page at 0x%04xxxxx, AP=%s,%s,%s,%s\n",
										i, j, sp>>16, ap[(sp>>10)&3], ap[(sp>>8)&3], ap[(sp>>6)&3], ap[(sp>>4)&3] );
								break;
							case 2:
								fprintf(f, "  0x%03x%02xxxx maps to a Small Page at 0x%05xxxx, AP=%s,%s,%s,%s\n",
										i, j, sp>>12, ap[(sp>>10)&3], ap[(sp>>8)&3], ap[(sp>>6)&3], ap[(sp>>4)&3] );
							case 3: // Reserved
								break;
						}
					}
					break;
				case 2: // Section
					fprintf(f, "0x%03xxxxxx maps to 0x%03xxxxxx in Domian %01x, AP=%s\n", i, p>>20, ((p>>5)&3), ap[(p>>10)&3] );
					break;
				case 3: // Reserved
					break;
					/*
					 Supersections: 16 MB memory blocks (24-bit offsets)
					 Sections: 1 MB memory blocks (20-bit offsets)
					 Large pages: 64 KB pages (16-bit offsets)
					 Small pages: 4 KB pages (12-bit offsets)
					 */
			}
		}
#else
		unsigned int i, j, p, sp, first, last;
		startBlocks();
		for (i=0; i<4096; i++) {
			p = mMemoryIntf->ReadP(mTTBase+(i<<2), err);
			switch (p&3) {
				case 0: // Fault
					first = (i<<20);
					last  = ((i+1)<<20);
					addBlock(f, first, last, 1, "fault");
					break;
				case 1: // Page
					for (j=0; j<256; j++) {
						sp = mMemoryIntf->ReadP((p&0xfffffc00)+(j<<2), err);
						first = (i<<20) + (j<<12);
						last  = (i<<20) + ((j+1)<<12);;
						switch (sp&3) {
							case 0: // Fault
								addBlock(f, first, last, 13, "page fault");
								break;
							case 1:
								addBlock(f, first, last, 12, "large pages");
//								fprintf(f, "  0x%03x%02xxxx maps to a Large Page at 0x%04xxxxx, AP=%s,%s,%s,%s\n",
//										i, j, sp>>16, ap[(sp>>10)&3], ap[(sp>>8)&3], ap[(sp>>6)&3], ap[(sp>>4)&3] );
								break;
							case 2:
								addBlock(f, first, last, 12, "small pages");
//								fprintf(f, "  0x%03x%02xxxx maps to a Small Page at 0x%05xxxx, AP=%s,%s,%s,%s\n",
//										i, j, sp>>12, ap[(sp>>10)&3], ap[(sp>>8)&3], ap[(sp>>6)&3], ap[(sp>>4)&3] );
								break;
							case 3: // Reserved
								addBlock(f, first, last, 11, "PAGE RESERVED");
								break;
						}
					}
					break;
				case 2: // Section
					first = (i<<20);
					last  = ((i+1)<<20);
					addBlock(f, first, last, 2, "section");
					break;
				case 3: // Reserved
					first = (i<<20);
					last  = ((i+1)<<20);
					addBlock(f, first, last, 2, "RESERVED");
					break;
					/*
					 Supersections: 16 MB memory blocks (24-bit offsets)
					 Sections: 1 MB memory blocks (20-bit offsets)
					 Large pages: 64 KB pages (16-bit offsets)
					 Small pages: 4 KB pages (12-bit offsets)
					 */
			}
		}
		endBlocks(f);

#endif
	} else {
		fprintf(f, "MMU is disabled\n");
	}
	fprintf(f, "<===== End of MMU state dump\n");
}

/*
Primary MMU table at 0x04000000
VA 0x00000000 to 0x00100000 (1024 kB): large pages
	ROM:      0x00000000-0x00800000
	Opt. ROM: 0x00800000-0x01000000
VA 0x00100000 to 0x01000000 (15360 kB): section

VA 0x01800000 to 0x01810000 (64 kB): small pages
	??
VA 0x01A00000 to 0x01C20000 (2176 kB): small pages
	ROM Jump Tables

VA 0x01D80000 to 0x01DA0000 (128 kB): small pages
	Magic Pointer Tables

VA 0x01E00000 to 0x01F00000 (1024 kB): small pages
	REx Jump Tables


VA 0x03500000 to 0x03D00000 (8192 kB): section
	ROM mirror

VA 0x04000000 to 0x04100000 (1024 kB): section
	ROM mirror

VA 0x05000000 to 0x05200000 (2048 kB): section
	Mirror of first half of FLash Bank 1

VA 0x0C000000 to 0x0C001000 (4 kB): small pages
	RAM

VA 0x0C002000 to 0x0C009000 (28 kB): small pages
	RAM: special stacks (IRQ, FIQ, etc.)

VA 0x0C100000 to 0x0C110000 (64 kB): small pages
	RAM: Kernel: Domain Heap, Globals

VA 0x0C111000 to 0x0C126000 (84 kB): small pages

VA 0x0C200000 to 0x0C206000 (24 kB): small pages

VA 0x0C310000 to 0x0C311000 (4 kB): small pages

VA 0x0C318000 to 0x0C319000 (4 kB): small pages

VA 0x0C320000 to 0x0C321000 (4 kB): small pages

VA 0x0C328000 to 0x0C329000 (4 kB): small pages

VA 0x0C600000 to 0x0C678000 (480 kB): small pages

VA 0x0C984000 to 0x0C985000 (4 kB): small pages

VA 0x0CA6B000 to 0x0CA90000 (148 kB): small pages

VA 0x0CC79000 to 0x0CC7B000 (8 kB): small pages

VA 0x0CC84000 to 0x0CC88000 (16 kB): small pages

VA 0x0CC9B000 to 0x0CC9C000 (4 kB): small pages

VA 0x0CCA3000 to 0x0CCA4000 (4 kB): small pages

VA 0x0CCAB000 to 0x0CCAD000 (8 kB): small pages

VA 0x0CCC3000 to 0x0CCC5000 (8 kB): small pages

VA 0x0CCC9000 to 0x0CCCD000 (16 kB): small pages

VA 0x0CCD4000 to 0x0CCD5000 (4 kB): small pages

VA 0x0CCDD000 to 0x0CCDE000 (4 kB): small pages

VA 0x0CCE4000 to 0x0CCE6000 (8 kB): small pages

VA 0x0CD58000 to 0x0CD59000 (4 kB): small pages

VA 0x0CD60000 to 0x0CD63000 (12 kB): small pages

VA 0x0CD7A000 to 0x0CD7B000 (4 kB): small pages

VA 0x0CD83000 to 0x0CD84000 (4 kB): small pages

VA 0x0CDA4000 to 0x0CDA7000 (12 kB): small pages

VA 0x0CDE3000 to 0x0CDE7000 (16 kB): small pages

VA 0x0CDFE000 to 0x0CDFF000 (4 kB): small pages

VA 0x0CE17000 to 0x0CE18000 (4 kB): small pages

VA 0x0CE30000 to 0x0CE31000 (4 kB): small pages

VA 0x0F000000 to 0x30800000 (548864 kB): section
	0f000000 hardware registers
	30000000 flash memory bank 1 -> 02000000
	30400000 flash memory bank 1 -> 10000000

VA 0x34000000 to 0x34800000 (8192 kB): section
	34000000 flash memory bank 1 -> 02000000
	34400000 flash memory bank 1 -> 10000000

VA 0x78000000 to 0x80000000 (131072 kB): RESERVED

VA 0x90000000 to 0xB0000000 (524288 kB): section
 9c000000 maps PCMCIA 0 -> 3c000000
 ac000000 maps PCMCIA 1 -> 4c000000

<===== End of MMU state dump
*/

// ==================== //
// You might have mail. //
// ==================== //
