/*
 * Copyright (c) 2008-2009 Atheros Communications Inc.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#ifndef REGD_CTL_H
#define REGD_CTL_H

/*
 * These are a mapping of regulatory domain / EEPROM code
 * to 2GHz/5GHz band edges.
 *
 * The CTL pairs are understood by firmware.
 */
static struct ath10k_reg_dmn_pair_mapping regDomainPairs[] = {
	/* regpair, 5 GHz CTL, 2 GHz CTL */
	{ATH10K_NO_ENUMRD, ATH10K_DEBUG_REG_DMN, ATH10K_DEBUG_REG_DMN},
	{ATH10K_NULL1_WORLD, ATH10K_NO_CTL, ATH10K_CTL_ETSI},
	{ATH10K_NULL1_ETSIB, ATH10K_NO_CTL, ATH10K_CTL_ETSI},
	{ATH10K_NULL1_ETSIC, ATH10K_NO_CTL, ATH10K_CTL_ETSI},

	{ATH10K_FCC2_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_FCC2_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_FCC2_ETSIC, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_FCC3_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_FCC3_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_FCC3_ETSIC, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_FCC4_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_FCC5_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_FCC6_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_FCC6_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},

	{ATH10K_ETSI1_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI2_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI3_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI4_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI5_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI6_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI8_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_ETSI9_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},

	/* XXX: For ETSI3_ETSIA, Was ATH10K_NO_CTL meant for the 2 GHz band ? */
	{ATH10K_ETSI3_ETSIA, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_FRANCE_RES, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},

	{ATH10K_FCC1_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_FCC1_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_APL1_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL2_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL2_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_APL3_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL4_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL5_WORLD, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL13_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_APL6_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_APL8_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_APL9_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},
	{ATH10K_APL10_WORLD, ATH10K_CTL_ETSI, ATH10K_CTL_ETSI},

	{ATH10K_APL3_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_APL7_FCCA, ATH10K_CTL_FCC, ATH10K_CTL_FCC},
	{ATH10K_APL1_ETSIC, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL2_ETSIC, ATH10K_CTL_FCC, ATH10K_CTL_ETSI},
	{ATH10K_APL2_APLD, ATH10K_CTL_FCC, ATH10K_NO_CTL},

	{ATH10K_MKK1_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK1_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK1_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},
	{ATH10K_MKK1_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK1_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK1_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK2_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK3_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK3_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK3_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK3_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK3_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK3_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},

	{ATH10K_MKK4_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK4_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK4_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK4_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK4_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK4_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},

	{ATH10K_MKK5_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK5_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK5_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK6_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK6_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK6_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK6_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK6_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},

	{ATH10K_MKK7_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK7_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK7_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK7_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK7_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},

	{ATH10K_MKK8_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK8_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK8_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK9_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK9_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},
	{ATH10K_MKK9_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK9_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK9_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK10_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK10_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},
	{ATH10K_MKK10_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK10_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK10_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK11_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK11_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},
	{ATH10K_MKK11_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK11_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK11_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK12_MKKA, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK12_FCCA, ATH10K_CTL_MKK, ATH10K_CTL_FCC},
	{ATH10K_MKK12_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK12_MKKA2, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK12_MKKC, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_MKK13_MKKB, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK14_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},
	{ATH10K_MKK15_MKKA1, ATH10K_CTL_MKK, ATH10K_CTL_MKK},

	{ATH10K_WOR0_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR1_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR2_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR3_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR4_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR5_ETSIC, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR01_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR02_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_EU1_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WOR9_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WORA_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WORB_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
	{ATH10K_WORC_WORLD, ATH10K_NO_CTL, ATH10K_NO_CTL},
};

#endif
