#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a5c9e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a4dd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1a5dda0 .functor NOT 1, L_0x1a9e620, C4<0>, C4<0>, C4<0>;
L_0x1a9e400 .functor XOR 298, L_0x1a9e0e0, L_0x1a9e330, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1a9e510 .functor XOR 298, L_0x1a9e400, L_0x1a9e470, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1a9b020_0 .net *"_ivl_10", 297 0, L_0x1a9e400;  1 drivers
v0x1a9b120_0 .net *"_ivl_12", 297 0, L_0x1a9e470;  1 drivers
v0x1a9b200_0 .net *"_ivl_14", 297 0, L_0x1a9e510;  1 drivers
v0x1a9b2c0_0 .net *"_ivl_4", 297 0, L_0x1a9e040;  1 drivers
v0x1a9b3a0_0 .net *"_ivl_6", 297 0, L_0x1a9e0e0;  1 drivers
v0x1a9b4d0_0 .net *"_ivl_8", 297 0, L_0x1a9e330;  1 drivers
v0x1a9b5b0_0 .var "clk", 0 0;
v0x1a9b650_0 .net "in", 99 0, v0x1a99560_0;  1 drivers
v0x1a9b6f0_0 .net "out_any_dut", 99 1, L_0x1a9df50;  1 drivers
v0x1a9b7d0_0 .net "out_any_ref", 99 1, L_0x1a9c6d0;  1 drivers
v0x1a9b890_0 .net "out_both_dut", 98 0, L_0x1a9d2e0;  1 drivers
v0x1a9b960_0 .net "out_both_ref", 98 0, L_0x1a9c2c0;  1 drivers
v0x1a9ba30_0 .net "out_different_dut", 99 0, L_0x1a9daf0;  1 drivers
v0x1a9bb00_0 .net "out_different_ref", 99 0, L_0x1a9cc30;  1 drivers
v0x1a9bbd0_0 .var/2u "stats1", 287 0;
v0x1a9bc90_0 .var/2u "strobe", 0 0;
v0x1a9bd50_0 .net "tb_match", 0 0, L_0x1a9e620;  1 drivers
v0x1a9bf30_0 .net "tb_mismatch", 0 0, L_0x1a5dda0;  1 drivers
E_0x1a61240/0 .event negedge, v0x1a99480_0;
E_0x1a61240/1 .event posedge, v0x1a99480_0;
E_0x1a61240 .event/or E_0x1a61240/0, E_0x1a61240/1;
L_0x1a9df50 .part L_0x1a9d690, 0, 99;
L_0x1a9e040 .concat [ 100 99 99 0], L_0x1a9cc30, L_0x1a9c6d0, L_0x1a9c2c0;
L_0x1a9e0e0 .concat [ 100 99 99 0], L_0x1a9cc30, L_0x1a9c6d0, L_0x1a9c2c0;
L_0x1a9e330 .concat [ 100 99 99 0], L_0x1a9daf0, L_0x1a9df50, L_0x1a9d2e0;
L_0x1a9e470 .concat [ 100 99 99 0], L_0x1a9cc30, L_0x1a9c6d0, L_0x1a9c2c0;
L_0x1a9e620 .cmp/eeq 298, L_0x1a9e040, L_0x1a9e510;
S_0x1a4daa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1a4dd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1a9c200 .functor AND 100, v0x1a99560_0, L_0x1a9c0c0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1a9c610 .functor OR 100, v0x1a99560_0, L_0x1a9c4d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1a9cc30 .functor XOR 100, v0x1a99560_0, L_0x1a9caf0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1a67f30_0 .net *"_ivl_1", 98 0, L_0x1a9c020;  1 drivers
v0x1a984f0_0 .net *"_ivl_11", 98 0, L_0x1a9c400;  1 drivers
v0x1a985d0_0 .net *"_ivl_12", 99 0, L_0x1a9c4d0;  1 drivers
L_0x7f8ae2b42060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a98690_0 .net *"_ivl_15", 0 0, L_0x7f8ae2b42060;  1 drivers
v0x1a98770_0 .net *"_ivl_16", 99 0, L_0x1a9c610;  1 drivers
v0x1a988a0_0 .net *"_ivl_2", 99 0, L_0x1a9c0c0;  1 drivers
v0x1a98980_0 .net *"_ivl_21", 0 0, L_0x1a9c850;  1 drivers
v0x1a98a60_0 .net *"_ivl_23", 98 0, L_0x1a9ca00;  1 drivers
v0x1a98b40_0 .net *"_ivl_24", 99 0, L_0x1a9caf0;  1 drivers
L_0x7f8ae2b42018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a98cb0_0 .net *"_ivl_5", 0 0, L_0x7f8ae2b42018;  1 drivers
v0x1a98d90_0 .net *"_ivl_6", 99 0, L_0x1a9c200;  1 drivers
v0x1a98e70_0 .net "in", 99 0, v0x1a99560_0;  alias, 1 drivers
v0x1a98f50_0 .net "out_any", 99 1, L_0x1a9c6d0;  alias, 1 drivers
v0x1a99030_0 .net "out_both", 98 0, L_0x1a9c2c0;  alias, 1 drivers
v0x1a99110_0 .net "out_different", 99 0, L_0x1a9cc30;  alias, 1 drivers
L_0x1a9c020 .part v0x1a99560_0, 1, 99;
L_0x1a9c0c0 .concat [ 99 1 0 0], L_0x1a9c020, L_0x7f8ae2b42018;
L_0x1a9c2c0 .part L_0x1a9c200, 0, 99;
L_0x1a9c400 .part v0x1a99560_0, 1, 99;
L_0x1a9c4d0 .concat [ 99 1 0 0], L_0x1a9c400, L_0x7f8ae2b42060;
L_0x1a9c6d0 .part L_0x1a9c610, 0, 99;
L_0x1a9c850 .part v0x1a99560_0, 0, 1;
L_0x1a9ca00 .part v0x1a99560_0, 1, 99;
L_0x1a9caf0 .concat [ 99 1 0 0], L_0x1a9ca00, L_0x1a9c850;
S_0x1a99270 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1a4dd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1a99480_0 .net "clk", 0 0, v0x1a9b5b0_0;  1 drivers
v0x1a99560_0 .var "in", 99 0;
v0x1a99620_0 .net "tb_match", 0 0, L_0x1a9e620;  alias, 1 drivers
E_0x1a60dc0 .event posedge, v0x1a99480_0;
E_0x1a616d0 .event negedge, v0x1a99480_0;
S_0x1a99720 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1a4dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1a9d220 .functor AND 100, v0x1a99560_0, L_0x1a9d0e0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1a9d690 .functor OR 100, v0x1a99560_0, L_0x1a9d500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1a9d940 .functor XOR 100, v0x1a99560_0, L_0x1a9d7f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1a9dc30 .functor XOR 1, L_0x1a9dca0, L_0x1a9dd40, C4<0>, C4<0>;
v0x1a99990_0 .net *"_ivl_1", 98 0, L_0x1a9cd40;  1 drivers
L_0x7f8ae2b420a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a99a50_0 .net *"_ivl_11", 0 0, L_0x7f8ae2b420a8;  1 drivers
v0x1a99b30_0 .net *"_ivl_12", 99 0, L_0x1a9d220;  1 drivers
v0x1a99c20_0 .net *"_ivl_17", 98 0, L_0x1a9d460;  1 drivers
v0x1a99d00_0 .net *"_ivl_18", 99 0, L_0x1a9d500;  1 drivers
L_0x7f8ae2b420f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a99e30_0 .net *"_ivl_21", 0 0, L_0x7f8ae2b420f0;  1 drivers
v0x1a99f10_0 .net *"_ivl_27", 98 0, L_0x1a9d750;  1 drivers
v0x1a99ff0_0 .net *"_ivl_28", 99 0, L_0x1a9d7f0;  1 drivers
v0x1a9a0d0_0 .net *"_ivl_3", 0 0, L_0x1a9cde0;  1 drivers
L_0x7f8ae2b42138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a9a240_0 .net *"_ivl_31", 0 0, L_0x7f8ae2b42138;  1 drivers
v0x1a9a320_0 .net *"_ivl_32", 99 0, L_0x1a9d940;  1 drivers
v0x1a9a400_0 .net *"_ivl_35", 98 0, L_0x1a9da00;  1 drivers
v0x1a9a4e0_0 .net *"_ivl_40", 0 0, L_0x1a9dca0;  1 drivers
v0x1a9a5c0_0 .net *"_ivl_42", 0 0, L_0x1a9dd40;  1 drivers
v0x1a9a6a0_0 .net *"_ivl_43", 0 0, L_0x1a9dc30;  1 drivers
v0x1a9a780_0 .net *"_ivl_7", 98 0, L_0x1a9cfc0;  1 drivers
v0x1a9a860_0 .net *"_ivl_8", 99 0, L_0x1a9d0e0;  1 drivers
v0x1a9a940_0 .net "in", 99 0, v0x1a99560_0;  alias, 1 drivers
v0x1a9aa00_0 .net "out_any", 99 0, L_0x1a9d690;  1 drivers
v0x1a9aae0_0 .net "out_both", 98 0, L_0x1a9d2e0;  alias, 1 drivers
v0x1a9abc0_0 .net "out_different", 99 0, L_0x1a9daf0;  alias, 1 drivers
v0x1a9aca0_0 .net "shifted_in", 99 0, L_0x1a9ce80;  1 drivers
L_0x1a9cd40 .part v0x1a99560_0, 0, 99;
L_0x1a9cde0 .part v0x1a99560_0, 99, 1;
L_0x1a9ce80 .concat [ 1 99 0 0], L_0x1a9cde0, L_0x1a9cd40;
L_0x1a9cfc0 .part L_0x1a9ce80, 1, 99;
L_0x1a9d0e0 .concat [ 99 1 0 0], L_0x1a9cfc0, L_0x7f8ae2b420a8;
L_0x1a9d2e0 .part L_0x1a9d220, 0, 99;
L_0x1a9d460 .part L_0x1a9ce80, 1, 99;
L_0x1a9d500 .concat [ 99 1 0 0], L_0x1a9d460, L_0x7f8ae2b420f0;
L_0x1a9d750 .part L_0x1a9ce80, 1, 99;
L_0x1a9d7f0 .concat [ 99 1 0 0], L_0x1a9d750, L_0x7f8ae2b42138;
L_0x1a9da00 .part L_0x1a9d940, 0, 99;
L_0x1a9daf0 .concat8 [ 1 99 0 0], L_0x1a9dc30, L_0x1a9da00;
L_0x1a9dca0 .part v0x1a99560_0, 0, 1;
L_0x1a9dd40 .part L_0x1a9ce80, 99, 1;
S_0x1a9ae00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1a4dd00;
 .timescale -12 -12;
E_0x1a4aa20 .event anyedge, v0x1a9bc90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a9bc90_0;
    %nor/r;
    %assign/vec4 v0x1a9bc90_0, 0;
    %wait E_0x1a4aa20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a99270;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1a99560_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a616d0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1a99560_0, 0;
    %wait E_0x1a60dc0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1a99560_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1a4dd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a9b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a9bc90_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1a4dd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a9b5b0_0;
    %inv;
    %store/vec4 v0x1a9b5b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1a4dd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a99480_0, v0x1a9bf30_0, v0x1a9b650_0, v0x1a9b960_0, v0x1a9b890_0, v0x1a9b7d0_0, v0x1a9b6f0_0, v0x1a9bb00_0, v0x1a9ba30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a4dd00;
T_5 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1a4dd00;
T_6 ;
    %wait E_0x1a61240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a9bbd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
    %load/vec4 v0x1a9bd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a9bbd0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1a9b960_0;
    %load/vec4 v0x1a9b960_0;
    %load/vec4 v0x1a9b890_0;
    %xor;
    %load/vec4 v0x1a9b960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1a9b7d0_0;
    %load/vec4 v0x1a9b7d0_0;
    %load/vec4 v0x1a9b6f0_0;
    %xor;
    %load/vec4 v0x1a9b7d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1a9bb00_0;
    %load/vec4 v0x1a9bb00_0;
    %load/vec4 v0x1a9ba30_0;
    %xor;
    %load/vec4 v0x1a9bb00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1a9bbd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a9bbd0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/gatesv100/iter0/response19/top_module.sv";
