#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 10 13:36:42 2022
# Process ID: 14016
# Current directory: E:/xintu_work/ram/ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7456 E:\xintu_work\ram\ram\ram.xpr
# Log file: E:/xintu_work/ram/ram/vivado.log
# Journal file: E:/xintu_work/ram/ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/xintu_work/ram/ram/ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 13:38:46 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 13:38:46 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1278.941 ; gain = 0.582
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1278.941 ; gain = 0.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.926 ; gain = 654.090
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 13:53:01 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 13:53:01 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2108.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2108.551 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 14:01:26 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 14:01:26 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2465.438 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2465.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2465.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 14:35:28 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 14:35:28 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2465.438 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2465.438 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 15:08:46 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 15:08:46 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2615.715 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2615.715 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 15:22:46 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 15:22:46 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2687.395 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2687.395 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 15:52:03 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 15:52:03 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 15:55:15 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 15:55:15 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 15:59:05 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 16:00:05 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 16:00:05 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2687.395 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2687.395 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 16:15:38 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 16:15:38 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2687.395 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2687.395 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 16:21:01 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 16:21:01 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2783.543 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2783.543 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 16:25:42 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 16:25:42 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2783.543 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2783.543 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 16:29:05 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 16:29:05 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2783.543 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2783.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:12:52 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:12:52 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:14:58 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:14:58 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:24:07 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:24:07 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:32:23 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:32:23 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:35:23 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:35:23 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:37:19 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:37:19 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:38:21 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:38:21 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:44:47 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:45:37 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:46:04 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:47:34 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:50:22 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:50:33 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 17:54:12 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 17:54:40 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 17:54:40 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 18:07:40 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 18:09:29 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 18:09:29 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Mon Oct 10 18:12:41 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
[Mon Oct 10 18:12:41 2022] Launched impl_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 18:14:18 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 18:21:54 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 18:22:31 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Oct 10 18:23:25 2022] Launched synth_1...
Run output will be captured here: E:/xintu_work/ram/ram/ram.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 10 18:24:45 2022...
