
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_bddbd06d4a0c4c2780228cb41678fbc6 + Bth1C1G1T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_bddbd06d4a0c4c2780228cb41678fbc6
verilog: temp_bddbd06d4a0c4c2780228cb41678fbc6.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_bddbd06d4a0c4c2780228cb41678fbc6.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_bddbd06d4a0c4c2780228cb41678fbc6



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-STRUCTURES in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-MODELS in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-PARTS in Bth1C1G1T1.UCF.json in-UCF: 3
num IN-NODES in temp_bddbd06d4a0c4c2780228cb41678fbc6 netlist: 3
['BA_sensor', 'IPTG_sensor', 'aTc_sensor']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-STRUCTURES in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-MODELS in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-PARTS in Bth1C1G1T1.UCF.json out-UCF: 2
num OUT-NODES in temp_bddbd06d4a0c4c2780228cb41678fbc6 netlist: 2
['nanoluc_reporter', 'nanoluc_reporter_2']
Valid output match!

GATES: 
num PARTS in Bth1C1G1T1.UCF.json UCF: 36
num STRUCTURES in Bth1C1G1T1.UCF.json UCF: 7
num MODELS in Bth1C1G1T1.UCF.json UCF: 7
num GATES in Bth1C1G1T1.UCF.json UCF: 7
num GATE USES: [7, True]
num GATES in temp_bddbd06d4a0c4c2780228cb41678fbc6 netlist: 9
['M1', 'M2', 'M3', 'M4', 'M5', 'M6', 'M7']
['Gate1', 'Gate2', 'Gate3', 'Gate4', 'Gate5', 'Gate6', 'Gate7']
NOT valid intermediate match!
Cello object deleted...

Archivo Verilog temporal eliminado: temp_bddbd06d4a0c4c2780228cb41678fbc6.v
Archivo Verilog temporal creado: temp_d8e3e539707843d48fd8ed0ac0d17fbf.v
