$comment
	File created using the following command:
		vcd file exercicio01.msim.vcd -direction
$end
$date
	Thu Sep 06 17:57:28 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module exercicio01_vlg_vec_tst $end
$var reg 1 ! c0 $end
$var reg 1 " c1 $end
$var reg 1 # c2 $end
$var reg 1 $ c3 $end
$var reg 1 % c4 $end
$var reg 1 & c5 $end
$var reg 1 ' c6 $end
$var reg 1 ( c7 $end
$var reg 1 ) c8 $end
$var reg 1 * c9 $end
$var reg 1 + ck $end
$var reg 1 , rst $end
$var wire 1 - s0 $end
$var wire 1 . s1 $end
$var wire 1 / s2 $end
$var wire 1 0 s3 $end
$var wire 1 1 s4 $end
$var wire 1 2 s5 $end
$var wire 1 3 s6 $end
$var wire 1 4 s7 $end
$var wire 1 5 s8 $end
$var wire 1 6 s9 $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > s9~output_o $end
$var wire 1 ? s8~output_o $end
$var wire 1 @ s7~output_o $end
$var wire 1 A s6~output_o $end
$var wire 1 B s5~output_o $end
$var wire 1 C s4~output_o $end
$var wire 1 D s3~output_o $end
$var wire 1 E s2~output_o $end
$var wire 1 F s1~output_o $end
$var wire 1 G s0~output_o $end
$var wire 1 H ck~input_o $end
$var wire 1 I ck~inputclkctrl_outclk $end
$var wire 1 J c9~input_o $end
$var wire 1 K c8~input_o $end
$var wire 1 L c5~input_o $end
$var wire 1 M c0~input_o $end
$var wire 1 N inst2|s[0]~9_combout $end
$var wire 1 O rst~input_o $end
$var wire 1 P rst~inputclkctrl_outclk $end
$var wire 1 Q inst4|ff0|q~q $end
$var wire 1 R c1~input_o $end
$var wire 1 S inst2|s[1]~8_combout $end
$var wire 1 T inst4|ff1|q~q $end
$var wire 1 U c2~input_o $end
$var wire 1 V inst17|sum|fa_2|s_cout~0_combout $end
$var wire 1 W inst2|s[2]~7_combout $end
$var wire 1 X inst4|ff2|q~q $end
$var wire 1 Y c3~input_o $end
$var wire 1 Z inst17|sum|fa_3|s_cout~0_combout $end
$var wire 1 [ inst2|s[3]~6_combout $end
$var wire 1 \ inst4|ff3|q~q $end
$var wire 1 ] inst15~0_combout $end
$var wire 1 ^ c4~input_o $end
$var wire 1 _ inst2|s[4]~5_combout $end
$var wire 1 ` inst4|ff4|q~q $end
$var wire 1 a inst17|sum|fa_5|s_cout~0_combout $end
$var wire 1 b inst2|s[5]~4_combout $end
$var wire 1 c inst4|ff5|q~q $end
$var wire 1 d c6~input_o $end
$var wire 1 e inst17|sum|fa_6|s_cout~0_combout $end
$var wire 1 f inst2|s[6]~3_combout $end
$var wire 1 g inst4|ff6|q~q $end
$var wire 1 h inst15~1_combout $end
$var wire 1 i c7~input_o $end
$var wire 1 j inst2|s[7]~2_combout $end
$var wire 1 k inst4|ff7|q~q $end
$var wire 1 l inst15~3_combout $end
$var wire 1 m inst15~combout $end
$var wire 1 n inst15~2_combout $end
$var wire 1 o inst2|s[8]~1_combout $end
$var wire 1 p inst4|ff8|q~q $end
$var wire 1 q inst2|s[9]~0_combout $end
$var wire 1 r inst4|ff9|q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
x7
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
1Y
0Z
1[
0\
1]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
0j
0k
0l
0m
1n
0o
0p
0q
0r
$end
#10000
1,
1O
1P
07
#30000
1+
1H
1I
17
1\
1Q
0]
1V
1D
1G
10
1-
1m
0h
1e
1a
1o
0N
0n
0o
#50000
0+
0H
0I
07
#80000
1+
1H
1I
17
0Q
1Z
0V
1S
1N
0G
0-
0[
1W
#120000
0+
0H
0I
07
#170000
1+
1H
1I
17
0\
1X
1T
1Q
0N
0D
1E
1F
1G
00
1/
1.
1-
#180000
0+
0H
0I
07
#240000
1+
1H
1I
17
0Q
0S
1N
0G
0-
#260000
0+
0H
0I
07
#320000
1+
1H
1I
17
0T
1Q
0N
0F
1G
0.
1-
#350000
0+
0H
0I
07
#380000
1+
1H
1I
17
0Q
1V
1S
1N
0G
0-
0W
#400000
0+
0H
0I
07
#420000
1+
1H
1I
17
0X
1T
1Q
0N
0E
1F
1G
0/
1.
1-
#440000
0+
0H
0I
07
#470000
1+
1H
1I
17
0Q
0S
1N
0G
0-
#490000
0+
0H
0I
07
#510000
1+
1H
1I
17
0T
1Q
0N
0F
1G
0.
1-
#550000
0+
0H
0I
07
#580000
1+
1H
1I
17
0Q
1]
0Z
0V
1S
1N
0G
0-
0m
1h
0e
0a
1_
1[
1W
0_
0W
0S
1n
#590000
0+
0H
0I
07
#620000
1+
1H
1I
17
1\
1Q
0]
1V
1D
1G
10
1-
1m
0h
1e
1a
1o
0N
0n
0o
#650000
0+
0H
0I
07
#690000
1+
1H
1I
17
0Q
1Z
0V
1S
1N
0G
0-
0[
1W
#700000
0+
0H
0I
07
#1000000
