# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPLD_1_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {CPLD_1.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package max_atom_pack
# -- Loading package MAX_COMPONENTS
# -- Compiling entity CPLD_1
# -- Compiling architecture structure of CPLD_1
# 
vsim gate_work.cpld_1(structure)
# vsim gate_work.cpld_1(structure) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading gate_work.cpld_1(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
vsim gate_work.cpld_1(structure)
# vsim gate_work.cpld_1(structure) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading gate_work.cpld_1(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
add wave -position end  sim:/cpld_1/A0
add wave -position end  sim:/cpld_1/A1
add wave -position end  sim:/cpld_1/A2
add wave -position end  sim:/cpld_1/A3
add wave -position end  sim:/cpld_1/A4
add wave -position end  sim:/cpld_1/A5
add wave -position end  sim:/cpld_1/A6
add wave -position end  sim:/cpld_1/A7
add wave -position end  sim:/cpld_1/OUT0
vsim gate_work.cpld_1(structure)
# vsim gate_work.cpld_1(structure) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading gate_work.cpld_1(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
add wave -position end  sim:/cpld_1/A0
add wave -position end  sim:/cpld_1/A1
vsim gate_work.cpld_1(structure)
# vsim gate_work.cpld_1(structure) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading gate_work.cpld_1(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
vsim gate_work.cpld_1
# vsim gate_work.cpld_1 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading max.max_atom_pack(body)
# Loading max.max_components
# Loading gate_work.cpld_1(structure)
# Loading ieee.std_logic_arith(body)
# Loading max.max_io(structure)
# Loading max.max_asynch_io(behave)
# Loading max.max_mcell(vital_mcell_atom)
# Loading max.max_asynch_mcell(vital_mcell)
# Loading max.max_mcell_register(vital_mcell_reg)
vcom -reportprogress 300 -work work U:/_Data/Design/Altera/Quartus/CPLD_1/simulation/modelsim/CPLD_1.vho
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package max_atom_pack
# -- Loading package MAX_COMPONENTS
# -- Compiling entity CPLD_1
# -- Compiling architecture structure of CPLD_1
