Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Nov 13 13:41:05 2021
| Host         : DESKTOP-42IJ6JD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_7segment_timing_summary_routed.rpt -pb bcd_7segment_timing_summary_routed.pb -rpx bcd_7segment_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_7segment
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 5.224ns (51.448%)  route 4.930ns (48.552%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.850     4.392    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.124     4.516 r  Seven_Segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.080     6.596    Seven_Segment_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.559    10.154 r  Seven_Segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.154    Seven_Segment[6]
    A18                                                               r  Seven_Segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.148ns  (logic 5.428ns (53.489%)  route 4.720ns (46.511%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.849     4.390    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.154     4.544 r  Seven_Segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.416    Seven_Segment_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.733    10.148 r  Seven_Segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.148    Seven_Segment[0]
    G13                                                               r  Seven_Segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.954ns  (logic 5.422ns (54.471%)  route 4.532ns (45.529%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.459     4.000    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.119     4.119 r  Seven_Segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.073     6.192    Seven_Segment_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.761     9.954 r  Seven_Segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.954    Seven_Segment[5]
    B18                                                               r  Seven_Segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.875ns  (logic 5.216ns (52.822%)  route 4.659ns (47.178%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.849     4.390    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.124     4.514 r  Seven_Segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     6.325    Seven_Segment_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.551     9.875 r  Seven_Segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.875    Seven_Segment[3]
    D12                                                               r  Seven_Segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 5.405ns (56.429%)  route 4.173ns (43.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.455     3.996    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.118     4.114 r  Seven_Segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.833    Seven_Segment_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.745     9.578 r  Seven_Segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.578    Seven_Segment[4]
    D13                                                               r  Seven_Segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 5.232ns (55.794%)  route 4.145ns (44.206%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.459     4.000    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I3_O)        0.124     4.124 r  Seven_Segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.686     5.811    Seven_Segment_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.566     9.377 r  Seven_Segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.377    Seven_Segment[2]
    A11                                                               r  Seven_Segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 5.230ns (55.922%)  route 4.122ns (44.078%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.455     3.996    BCDin_IBUF[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I2_O)        0.124     4.120 r  Seven_Segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.788    Seven_Segment_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.352 r  Seven_Segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.352    Seven_Segment[1]
    B11                                                               r  Seven_Segment[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BCDin[3]
                            (input port)
  Destination:            Seven_Segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.608ns (56.923%)  route 1.217ns (43.077%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  BCDin[3] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  BCDin_IBUF[3]_inst/O
                         net (fo=7, routed)           0.899     1.197    BCDin_IBUF[3]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.242 r  Seven_Segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.560    Seven_Segment_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.826 r  Seven_Segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.826    Seven_Segment[1]
    B11                                                               r  Seven_Segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[3]
                            (input port)
  Destination:            Seven_Segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.610ns (56.475%)  route 1.241ns (43.525%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  BCDin[3] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  BCDin_IBUF[3]_inst/O
                         net (fo=7, routed)           0.889     1.188    BCDin_IBUF[3]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.233 r  Seven_Segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.584    Seven_Segment_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.267     2.851 r  Seven_Segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.851    Seven_Segment[2]
    A11                                                               r  Seven_Segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[3]
                            (input port)
  Destination:            Seven_Segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.650ns (56.762%)  route 1.257ns (43.238%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  BCDin[3] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  BCDin_IBUF[3]_inst/O
                         net (fo=7, routed)           0.899     1.197    BCDin_IBUF[3]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.046     1.243 r  Seven_Segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.601    Seven_Segment_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.306     2.907 r  Seven_Segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.907    Seven_Segment[4]
    D13                                                               r  Seven_Segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[2]
                            (input port)
  Destination:            Seven_Segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.576ns (53.901%)  route 1.348ns (46.099%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  BCDin[2] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  BCDin_IBUF[2]_inst/O
                         net (fo=7, routed)           0.963     1.243    BCDin_IBUF[2]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.045     1.288 r  Seven_Segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.384     1.672    Seven_Segment_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.251     2.924 r  Seven_Segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.924    Seven_Segment[3]
    D12                                                               r  Seven_Segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[3]
                            (input port)
  Destination:            Seven_Segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.603ns (54.758%)  route 1.324ns (45.242%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  BCDin[3] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BCDin_IBUF[3]_inst/O
                         net (fo=7, routed)           0.812     1.110    BCDin_IBUF[3]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.155 r  Seven_Segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.667    Seven_Segment_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.259     2.927 r  Seven_Segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.927    Seven_Segment[6]
    A18                                                               r  Seven_Segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[2]
                            (input port)
  Destination:            Seven_Segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.620ns (53.768%)  route 1.393ns (46.232%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  BCDin[2] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  BCDin_IBUF[2]_inst/O
                         net (fo=7, routed)           0.963     1.243    BCDin_IBUF[2]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.045     1.288 r  Seven_Segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.429     1.717    Seven_Segment_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.296     3.013 r  Seven_Segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.013    Seven_Segment[0]
    G13                                                               r  Seven_Segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[3]
                            (input port)
  Destination:            Seven_Segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.664ns (54.305%)  route 1.401ns (45.695%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  BCDin[3] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BCDin_IBUF[3]_inst/O
                         net (fo=7, routed)           0.889     1.188    BCDin_IBUF[3]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.233 r  Seven_Segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.744    Seven_Segment_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.321     3.065 r  Seven_Segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.065    Seven_Segment[5]
    B18                                                               r  Seven_Segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





