[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":" verilog "
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Encoder|Encoder>io_out",
    "sources":[
      "~Encoder|Encoder>io_in"
    ]
  }
]