{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549986559824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549986559824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:49:19 2019 " "Processing started: Tue Feb 12 10:49:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549986559824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986559824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986559824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549986560511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1549986560511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register File/Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "Register File/d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586623 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LC3.v(172) " "Verilog HDL Module Instantiation warning at LC3.v(172): ignored dangling comma in List of Port Connections" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 172 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1549986586623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(54) " "Verilog HDL Declaration information at LC3.v(54): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549986586623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(61) " "Verilog HDL Declaration information at LC3.v(61): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549986586623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tri_state_buffer " "Found entity 1: bus_tri_state_buffer" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986586623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tri_state_buffer bus_tri_state_buffer:tsb " "Elaborating entity \"bus_tri_state_buffer\" for hierarchy \"bus_tri_state_buffer:tsb\"" {  } { { "LC3.v" "tsb" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus bus_tri_state_buffer.v(25) " "Verilog HDL Always Construct warning at bus_tri_state_buffer.v(25): inferring latch(es) for variable \"Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[0\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[0\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[1\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[1\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[2\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[2\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[3\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[3\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[4\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[4\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[5\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[5\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[6\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[6\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[7\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[7\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[8\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[8\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[9\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[9\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[10\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[10\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[11\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[11\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[12\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[12\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[13\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[13\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[14\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[14\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[15\] bus_tri_state_buffer.v(25) " "Inferred latch for \"Bus\[15\]\" at bus_tri_state_buffer.v(25)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586701 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file\"" {  } { { "LC3.v" "reg_file" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 RegisterFile:reg_file\|decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"RegisterFile:reg_file\|decoder_3_8:decoder\"" {  } { { "Register File/RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(15) " "Verilog HDL Always Construct warning at decoder_3_8.v(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(15) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(15) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(15) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(15) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(15) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(15) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(15) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(15) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586731 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:reg_file\|Register:r0 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:reg_file\|Register:r0\"" {  } { { "Register File/RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\"" {  } { { "Register File/Register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 RegisterFile:reg_file\|mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\"" {  } { { "Register File/RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(20) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586902 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "LC3.v" "pc" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(28) " "Verilog HDL assignment warning at PC.v(28): truncated value with size 32 to match size of target (16)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(30) " "Verilog HDL Always Construct warning at PC.v(30): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(30) " "Inferred latch for \"PC\[0\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(30) " "Inferred latch for \"PC\[1\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(30) " "Inferred latch for \"PC\[2\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(30) " "Inferred latch for \"PC\[3\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(30) " "Inferred latch for \"PC\[4\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(30) " "Inferred latch for \"PC\[5\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(30) " "Inferred latch for \"PC\[6\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(30) " "Inferred latch for \"PC\[7\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(30) " "Inferred latch for \"PC\[8\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(30) " "Inferred latch for \"PC\[9\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(30) " "Inferred latch for \"PC\[10\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(30) " "Inferred latch for \"PC\[11\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(30) " "Inferred latch for \"PC\[12\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(30) " "Inferred latch for \"PC\[13\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(30) " "Inferred latch for \"PC\[14\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(30) " "Inferred latch for \"PC\[15\]\" at PC.v(30)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 "|LC3|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_register PC:pc\|bit_16_register:pc_reg " "Elaborating entity \"bit_16_register\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\"" {  } { { "PC/PC.v" "pc_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "PC/bit_16_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"NZP:nzp\"" {  } { { "LC3.v" "nzp" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"N_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"P_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"Z_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_buffer NZP.v(29) " "Inferred latch for \"Z_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_buffer NZP.v(29) " "Inferred latch for \"P_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_buffer NZP.v(29) " "Inferred latch for \"N_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 "|LC3|NZP:nzp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_register NZP:nzp\|NZP_register:register " "Elaborating entity \"NZP_register\" for hierarchy \"NZP:nzp\|NZP_register:register\"" {  } { { "NZP/NZP.v" "register" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "LC3.v" "memory" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986586982 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selMDR Memory.v(29) " "Verilog HDL Always Construct warning at Memory.v(29): variable \"selMDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549986586982 "|LC3|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem Memory:memory\|mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"Memory:memory\|mem:mem_inst\"" {  } { { "Memory/Memory.v" "mem_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986587201 ""}  } { { "Memory/mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549986587201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986587323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986587434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986587559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549986587637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"Memory:memory\|mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMux MARMux:mar_mux " "Elaborating entity \"MARMux\" for hierarchy \"MARMux:mar_mux\"" {  } { { "LC3.v" "mar_mux" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "LC3.v" "ir" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB EAB:eab " "Elaborating entity \"EAB\" for hierarchy \"EAB:eab\"" {  } { { "LC3.v" "eab" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(26) " "Verilog HDL Always Construct warning at EAB.v(26): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_2_input EAB.v(38) " "Verilog HDL Always Construct warning at EAB.v(38): inferring latch(es) for variable \"mux_2_input\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[0\] EAB.v(40) " "Inferred latch for \"mux_2_input\[0\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[1\] EAB.v(40) " "Inferred latch for \"mux_2_input\[1\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[2\] EAB.v(40) " "Inferred latch for \"mux_2_input\[2\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[3\] EAB.v(40) " "Inferred latch for \"mux_2_input\[3\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[4\] EAB.v(40) " "Inferred latch for \"mux_2_input\[4\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[5\] EAB.v(40) " "Inferred latch for \"mux_2_input\[5\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[6\] EAB.v(40) " "Inferred latch for \"mux_2_input\[6\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[7\] EAB.v(40) " "Inferred latch for \"mux_2_input\[7\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[8\] EAB.v(40) " "Inferred latch for \"mux_2_input\[8\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[9\] EAB.v(40) " "Inferred latch for \"mux_2_input\[9\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[10\] EAB.v(40) " "Inferred latch for \"mux_2_input\[10\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[11\] EAB.v(40) " "Inferred latch for \"mux_2_input\[11\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[12\] EAB.v(40) " "Inferred latch for \"mux_2_input\[12\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[13\] EAB.v(40) " "Inferred latch for \"mux_2_input\[13\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[14\] EAB.v(40) " "Inferred latch for \"mux_2_input\[14\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[15\] EAB.v(40) " "Inferred latch for \"mux_2_input\[15\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587683 "|LC3|EAB:eab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "LC3.v" "alu" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986587698 "|LC3|ALU:alu"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[0\] " "LATCH primitive \"ALU:alu\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[1\] " "LATCH primitive \"ALU:alu\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[2\] " "LATCH primitive \"ALU:alu\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[3\] " "LATCH primitive \"ALU:alu\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[4\] " "LATCH primitive \"ALU:alu\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[5\] " "LATCH primitive \"ALU:alu\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[6\] " "LATCH primitive \"ALU:alu\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[7\] " "LATCH primitive \"ALU:alu\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[8\] " "LATCH primitive \"ALU:alu\|aluOut\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[9\] " "LATCH primitive \"ALU:alu\|aluOut\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[10\] " "LATCH primitive \"ALU:alu\|aluOut\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[11\] " "LATCH primitive \"ALU:alu\|aluOut\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[12\] " "LATCH primitive \"ALU:alu\|aluOut\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[13\] " "LATCH primitive \"ALU:alu\|aluOut\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[14\] " "LATCH primitive \"ALU:alu\|aluOut\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[15\] " "LATCH primitive \"ALU:alu\|aluOut\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1549986588778 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549986590058 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[8\] EAB:eab\|mux_2_input\[6\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[8\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[6\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[7\] EAB:eab\|mux_2_input\[6\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[7\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[6\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[10\] EAB:eab\|mux_2_input\[9\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[10\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[9\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[12\] EAB:eab\|mux_2_input\[11\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[12\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[11\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[13\] EAB:eab\|mux_2_input\[11\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[13\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[11\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[14\] EAB:eab\|mux_2_input\[11\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[14\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[11\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "EAB:eab\|mux_2_input\[15\] EAB:eab\|mux_2_input\[11\] " "Duplicate LATCH primitive \"EAB:eab\|mux_2_input\[15\]\" merged with LATCH primitive \"EAB:eab\|mux_2_input\[11\]\"" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1549986590089 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[0\] " "Latch bus_tri_state_buffer:tsb\|Bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[1\] " "Latch bus_tri_state_buffer:tsb\|Bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[2\] " "Latch bus_tri_state_buffer:tsb\|Bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[3\] " "Latch bus_tri_state_buffer:tsb\|Bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[4\] " "Latch bus_tri_state_buffer:tsb\|Bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[5\] " "Latch bus_tri_state_buffer:tsb\|Bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[6\] " "Latch bus_tri_state_buffer:tsb\|Bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[7\] " "Latch bus_tri_state_buffer:tsb\|Bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[8\] " "Latch bus_tri_state_buffer:tsb\|Bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[9\] " "Latch bus_tri_state_buffer:tsb\|Bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[10\] " "Latch bus_tri_state_buffer:tsb\|Bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[11\] " "Latch bus_tri_state_buffer:tsb\|Bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[12\] " "Latch bus_tri_state_buffer:tsb\|Bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[13\] " "Latch bus_tri_state_buffer:tsb\|Bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[14\] " "Latch bus_tri_state_buffer:tsb\|Bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[15\] " "Latch bus_tri_state_buffer:tsb\|Bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enaMARM " "Ports D and ENA on the latch are fed by the same signal enaMARM" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EAB:eab\|mux_2_input\[6\] " "Latch EAB:eab\|mux_2_input\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selEAB2\[0\] " "Ports D and ENA on the latch are fed by the same signal selEAB2\[0\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EAB:eab\|mux_2_input\[9\] " "Latch EAB:eab\|mux_2_input\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selEAB2\[0\] " "Ports D and ENA on the latch are fed by the same signal selEAB2\[0\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EAB:eab\|mux_2_input\[11\] " "Latch EAB:eab\|mux_2_input\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selEAB2\[0\] " "Ports D and ENA on the latch are fed by the same signal selEAB2\[0\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[0\] " "Latch PC:pc\|PC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[1\] " "Latch PC:pc\|PC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[2\] " "Latch PC:pc\|PC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[3\] " "Latch PC:pc\|PC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[4\] " "Latch PC:pc\|PC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[5\] " "Latch PC:pc\|PC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[6\] " "Latch PC:pc\|PC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[7\] " "Latch PC:pc\|PC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[8\] " "Latch PC:pc\|PC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[9\] " "Latch PC:pc\|PC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[10\] " "Latch PC:pc\|PC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590089 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[11\] " "Latch PC:pc\|PC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590137 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[12\] " "Latch PC:pc\|PC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590137 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[13\] " "Latch PC:pc\|PC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590137 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[14\] " "Latch PC:pc\|PC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590137 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC:pc\|PC\[15\] " "Latch PC:pc\|PC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selPC\[1\] " "Ports D and ENA on the latch are fed by the same signal selPC\[1\]" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549986590137 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549986590137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549986590776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986592902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549986593184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549986593184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "952 " "Implemented 952 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549986593386 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549986593386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "730 " "Implemented 730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549986593386 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549986593386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549986593386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549986593464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:49:53 2019 " "Processing ended: Tue Feb 12 10:49:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549986593464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549986593464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549986593464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549986593464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549986594980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549986594980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:49:54 2019 " "Processing started: Tue Feb 12 10:49:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549986594980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549986594980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c LC3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549986594980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1549986595168 ""}
{ "Info" "0" "" "Project  = LC3" {  } {  } 0 0 "Project  = LC3" 0 0 "Fitter" 0 0 1549986595168 ""}
{ "Info" "0" "" "Revision = LC3" {  } {  } 0 0 "Revision = LC3" 0 0 "Fitter" 0 0 1549986595168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549986595371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1549986595371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LC3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LC3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549986595386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549986595511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549986595511 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549986595964 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549986595980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549986596323 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1549986596323 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 4059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 4061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 4063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 4065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549986596323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 4067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549986596323 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1549986596323 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549986596323 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549986596543 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1549986597543 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "The Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1549986597918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LC3.sdc " "Synopsys Design Constraints File file not found: 'LC3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549986597918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549986597918 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549986597934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549986597934 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1549986597934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549986598074 ""}  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549986598074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bus_tri_state_buffer:tsb\|Bus\[15\]~5  " "Automatically promoted node bus_tri_state_buffer:tsb\|Bus\[15\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549986598074 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549986598074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC:pc\|PC\[1\]~20  " "Automatically promoted node PC:pc\|PC\[1\]~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549986598074 ""}  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 1700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549986598074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EAB:eab\|mux_2_input\[6\]~1  " "Automatically promoted node EAB:eab\|mux_2_input\[6\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549986598074 ""}  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549986598074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549986598543 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549986598543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549986598543 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549986598558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549986598558 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549986598558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549986598558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549986598558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549986598558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1549986598558 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549986598558 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "93 unused 2.5V 29 64 0 " "Number of I/O pins in group: 93 (unused VREF, 2.5V VCCIO, 29 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1549986598558 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1549986598558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1549986598558 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1549986598574 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1549986598574 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1549986598574 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549986598886 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1549986598903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549986605621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549986606153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549986606216 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549986625527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549986625527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549986626011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "C:/Users/USER1/Digital Logic/LC-3/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 12 { 0 ""} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549986632434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549986632434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549986641216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549986641216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549986641216 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549986641465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549986641498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549986642309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549986642309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549986642949 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549986644340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.fit.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549986645183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5313 " "Peak virtual memory: 5313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549986645886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:50:45 2019 " "Processing ended: Tue Feb 12 10:50:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549986645886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549986645886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549986645886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549986645886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549986647261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549986647309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:50:47 2019 " "Processing started: Tue Feb 12 10:50:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549986647309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549986647309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LC3 -c LC3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549986647309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549986647964 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1549986651386 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549986651558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549986652012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:50:52 2019 " "Processing ended: Tue Feb 12 10:50:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549986652012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549986652012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549986652012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549986652012 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549986652699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549986653496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549986653512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 10:50:53 2019 " "Processing started: Tue Feb 12 10:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549986653512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1549986653512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LC3 -c LC3 " "Command: quartus_sta LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1549986653512 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1549986653715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1549986654183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1549986654183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986654278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986654278 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "The Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1549986654855 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LC3.sdc " "Synopsys Design Constraints File file not found: 'LC3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1549986654901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986654901 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549986654933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enaALU enaALU " "create_clock -period 1.000 -name enaALU enaALU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549986654933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selPC\[0\] selPC\[0\] " "create_clock -period 1.000 -name selPC\[0\] selPC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549986654933 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selEAB2\[0\] selEAB2\[0\] " "create_clock -period 1.000 -name selEAB2\[0\] selEAB2\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549986654933 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986654933 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1549986654951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986654951 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1549986654951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1549986654965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549986655121 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549986655121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.062 " "Worst-case setup slack is -8.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.062            -109.645 selPC\[0\]  " "   -8.062            -109.645 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.613             -99.020 enaALU  " "   -6.613             -99.020 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856           -1904.639 clk  " "   -3.856           -1904.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.384              -6.080 selEAB2\[0\]  " "   -2.384              -6.080 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986655121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 selPC\[0\]  " "    0.152               0.000 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 selEAB2\[0\]  " "    0.762               0.000 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 enaALU  " "    0.957               0.000 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986655168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549986655199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549986655214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1650.381 clk  " "   -3.000           -1650.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 enaALU  " "   -3.000              -3.000 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selEAB2\[0\]  " "   -3.000              -3.000 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selPC\[0\]  " "   -3.000              -3.000 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986655214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986655214 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 128 synchronizer chains. " "Report Metastability: Found 128 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549986655403 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986655403 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1549986655417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1549986655433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1549986656448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986656870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549986656918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549986656918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.417 " "Worst-case setup slack is -7.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.417             -99.840 selPC\[0\]  " "   -7.417             -99.840 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.048             -90.080 enaALU  " "   -6.048             -90.080 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.571           -1677.227 clk  " "   -3.571           -1677.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196              -5.723 selEAB2\[0\]  " "   -2.196              -5.723 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986656933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 selPC\[0\]  " "    0.183               0.000 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 selEAB2\[0\]  " "    0.701               0.000 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 enaALU  " "    0.846               0.000 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986656950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986656950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549986656964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549986656995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1627.853 clk  " "   -3.000           -1627.853 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 enaALU  " "   -3.000              -3.000 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selEAB2\[0\]  " "   -3.000              -3.000 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selPC\[0\]  " "   -3.000              -3.000 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986657011 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 128 synchronizer chains. " "Report Metastability: Found 128 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549986657246 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986657246 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1549986657261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986657448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1549986657496 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1549986657496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.230 " "Worst-case setup slack is -4.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.230             -58.335 selPC\[0\]  " "   -4.230             -58.335 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.841             -41.108 enaALU  " "   -2.841             -41.108 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952            -822.384 clk  " "   -1.952            -822.384 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739              -1.753 selEAB2\[0\]  " "   -0.739              -1.753 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986657511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 selPC\[0\]  " "    0.005               0.000 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk  " "    0.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 selEAB2\[0\]  " "    0.304               0.000 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 enaALU  " "    0.331               0.000 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986657558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549986657558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1549986657605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -810.346 clk  " "   -3.000            -810.346 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.001 enaALU  " "   -3.000              -3.001 enaALU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selEAB2\[0\]  " "   -3.000              -3.000 selEAB2\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selPC\[0\]  " "   -3.000              -3.000 selPC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549986657620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1549986657620 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 128 synchronizer chains. " "Report Metastability: Found 128 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1549986657855 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1549986657855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1549986658480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1549986658480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549986658714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 10:50:58 2019 " "Processing ended: Tue Feb 12 10:50:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549986658714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549986658714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549986658714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1549986658714 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus Prime Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1549986659527 ""}
