{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684012372476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684012372477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 00:12:52 2023 " "Processing started: Sun May 14 00:12:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684012372477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012372477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_g8_p2 -c lab3_g8_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_g8_p2 -c lab3_g8_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012372477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684012372607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684012372607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 3 3 " "Found 3 design units, including 3 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377717 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8 " "Found entity 2: mux8" {  } { { "mux.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377717 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16 " "Found entity 3: mux16" {  } { { "mux.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/mux.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p2_4 " "Found entity 1: tb_lab3_g8_p2_4" {  } { { "tb_lab3_g8_p2_4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p2_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p2_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p2_3 " "Found entity 1: tb_lab3_g8_p2_3" {  } { { "tb_lab3_g8_p2_3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p2_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p2_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p2_2 " "Found entity 1: tb_lab3_g8_p2_2" {  } { { "tb_lab3_g8_p2_2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p2_1 " "Found entity 1: tb_lab3_g8_p2_1" {  } { { "tb_lab3_g8_p2_1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p5.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p5 " "Found entity 1: tb_lab3_g8_p5" {  } { { "tb_lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p4 " "Found entity 1: tb_lab3_g8_p4" {  } { { "tb_lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p3 " "Found entity 1: tb_lab3_g8_p3" {  } { { "tb_lab3_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g8_p5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g8_p5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g8_p5 " "Found entity 1: lab3_g8_p5" {  } { { "lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g8_p4.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab3_g8_p4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g8_p4 " "Found entity 1: lab3_g8_p4" {  } { { "lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377721 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3x8 " "Found entity 2: decoder3x8" {  } { { "lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377721 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder4x16 " "Found entity 3: decoder4x16" {  } { { "lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g8_p3.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3_g8_p3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g8_p3 " "Found entity 1: lab3_g8_p3" {  } { { "lab3_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377721 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "lab3_g8_p3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g8_p2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g8_p2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g8_p2 " "Found entity 1: lab3_g8_p2" {  } { { "lab3_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g8_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g8_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g8_p1 " "Found entity 1: tb_lab3_g8_p1" {  } { { "tb_lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g8_p1.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab3_g8_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOTG " "Found entity 1: NOTG" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377723 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377723 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab3_g8_p1 " "Found entity 3: lab3_g8_p1" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684012377723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y tb_lab3_g8_p2_3.sv(6) " "Verilog HDL Implicit Net warning at tb_lab3_g8_p2_3.sv(6): created implicit net for \"y\"" {  } { { "tb_lab3_g8_p2_3.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_3.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s tb_lab3_g8_p2_2.sv(6) " "Verilog HDL Implicit Net warning at tb_lab3_g8_p2_2.sv(6): created implicit net for \"s\"" {  } { { "tb_lab3_g8_p2_2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_2.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y tb_lab3_g8_p2_2.sv(6) " "Verilog HDL Implicit Net warning at tb_lab3_g8_p2_2.sv(6): created implicit net for \"y\"" {  } { { "tb_lab3_g8_p2_2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p2_2.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y tb_lab3_g8_p5.sv(6) " "Verilog HDL Implicit Net warning at tb_lab3_g8_p5.sv(6): created implicit net for \"Y\"" {  } { { "tb_lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/tb_lab3_g8_p5.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vdd lab3_g8_p5.sv(6) " "Verilog HDL Implicit Net warning at lab3_g8_p5.sv(6): created implicit net for \"vdd\"" {  } { { "lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnd lab3_g8_p5.sv(7) " "Verilog HDL Implicit Net warning at lab3_g8_p5.sv(7): created implicit net for \"gnd\"" {  } { { "lab3_g8_p5.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e lab3_g8_p4.sv(8) " "Verilog HDL Implicit Net warning at lab3_g8_p4.sv(8): created implicit net for \"e\"" {  } { { "lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e lab3_g8_p4.sv(47) " "Verilog HDL Implicit Net warning at lab3_g8_p4.sv(47): created implicit net for \"e\"" {  } { { "lab3_g8_p4.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnd lab3_g8_p2.sv(7) " "Verilog HDL Implicit Net warning at lab3_g8_p2.sv(7): created implicit net for \"gnd\"" {  } { { "lab3_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vdd lab3_g8_p2.sv(8) " "Verilog HDL Implicit Net warning at lab3_g8_p2.sv(8): created implicit net for \"vdd\"" {  } { { "lab3_g8_p2.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p2.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns lab3_g8_p1.sv(16) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(16): created implicit net for \"ns\"" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 lab3_g8_p1.sv(17) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(17): created implicit net for \"y1\"" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 lab3_g8_p1.sv(18) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(18): created implicit net for \"y2\"" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns lab3_g8_p1.sv(28) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(28): created implicit net for \"ns\"" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 lab3_g8_p1.sv(29) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(29): created implicit net for \"y1\"" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 lab3_g8_p1.sv(30) " "Verilog HDL Implicit Net warning at lab3_g8_p1.sv(30): created implicit net for \"y2\"" {  } { { "lab3_g8_p1.sv" "" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p1.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_g8_p5 " "Elaborating entity \"lab3_g8_p5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684012377746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4x16 decoder4x16:dec " "Elaborating entity \"decoder4x16\" for hierarchy \"decoder4x16:dec\"" {  } { { "lab3_g8_p5.sv" "dec" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder4x16:dec\|decoder:dec0 " "Elaborating entity \"decoder\" for hierarchy \"decoder4x16:dec\|decoder:dec0\"" {  } { { "lab3_g8_p4.sv" "dec0" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p4.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTG decoder4x16:dec\|decoder:dec0\|NOTG:inst0 " "Elaborating entity \"NOTG\" for hierarchy \"decoder4x16:dec\|decoder:dec0\|NOTG:inst0\"" {  } { { "lab3_g8_p3.sv" "inst0" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p3.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst0 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst0\"" {  } { { "lab3_g8_p5.sv" "inst0" { Text "/home/erhangk/Documents/GitHub/Lojik/lab3/Modelsim/lab3_g8_p5.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012377753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684012378092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684012378386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684012378386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684012378403 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684012378403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684012378403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684012378403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684012378407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 00:12:58 2023 " "Processing ended: Sun May 14 00:12:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684012378407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684012378407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684012378407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684012378407 ""}
