// Seed: 659904364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49
);
  input wire id_49;
  input wire id_48;
  output wire id_47;
  inout wire id_46;
  inout wire id_45;
  inout wire id_44;
  output wire id_43;
  output wire id_42;
  inout wire id_41;
  input wire id_40;
  input wire id_39;
  output wire id_38;
  inout wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_50;
  wire id_51, id_52;
  if (1) begin : LABEL_0
    id_53(
        .id_0(id_28),
        .id_1(1),
        .id_2(1'b0),
        .id_3({1{1 + 1'b0}}),
        .id_4(1'd0),
        .id_5(~1),
        .id_6(id_45),
        .id_7(1),
        .id_8(1'd0),
        .id_9(""),
        .id_10(1),
        .id_11(""),
        .id_12((1 * id_6)),
        .id_13(1)
    );
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(id_3) id_1)
  else id_1 <= 1;
  not primCall (id_1, id_2);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_2,
      id_6,
      id_6,
      id_2,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6,
      id_5
  );
endmodule
