Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 17:07:32 2025
| Host         : Joao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file modulo_superior_control_sets_placed.rpt
| Design       : modulo_superior
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+--------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+---------------+--------------------+------------------+----------------+
|  CLK_IBUF_BUFG    |               |                    |                1 |              2 |
|  clk_div/temp_clk |               | ff1/RST            |                2 |              4 |
|  CLK_IBUF_BUFG    |               | clk_div/temp_clk_0 |                7 |             25 |
+-------------------+---------------+--------------------+------------------+----------------+


