<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sl_ctrlv3_ise.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Sl_Ctrl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sl_Ctrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sl_Ctrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sl_Ctrl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Sl_Ctrl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sl_Ctrl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sl_Ctrl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sl_Ctrl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sl_Ctrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sl_Ctrl.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sl_Ctrl_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sl_Ctrl_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sl_Ctrl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/Sl_Ctrl_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/Sl_Ctrl_translate.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb1_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb1_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb1_translate.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1342635607" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1342635607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635607" xil_pn:in_ck="-3568028377266794826" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1342635607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="instr_dec.vhd"/>
      <outfile xil_pn:name="instr_reg.vhd"/>
      <outfile xil_pn:name="pd_var.vhd"/>
      <outfile xil_pn:name="reg_id.vhd"/>
      <outfile xil_pn:name="reg_sp.vhd"/>
      <outfile xil_pn:name="sl_ctrl.vhd"/>
      <outfile xil_pn:name="tap.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1342635607" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1342635607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635607" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2198649658661008019" xil_pn:start_ts="1342635607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635607" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2170584540384591955" xil_pn:start_ts="1342635607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1342635518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3824565810540701666" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2170584540384591955" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7399514169461882400" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453102982" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635519" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3273685961379081571" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635527" xil_pn:in_ck="-3568028377266794826" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3763108280372410878" xil_pn:start_ts="1342635519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sl_Ctrl.lso"/>
      <outfile xil_pn:name="Sl_Ctrl.ngc"/>
      <outfile xil_pn:name="Sl_Ctrl.ngr"/>
      <outfile xil_pn:name="Sl_Ctrl.prj"/>
      <outfile xil_pn:name="Sl_Ctrl.stx"/>
      <outfile xil_pn:name="Sl_Ctrl.syr"/>
      <outfile xil_pn:name="Sl_Ctrl.xst"/>
      <outfile xil_pn:name="Sl_Ctrl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1342635574" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4685785871362347317" xil_pn:start_ts="1342635574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342635579" xil_pn:in_ck="132270114748347609" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7232851229207643124" xil_pn:start_ts="1342635574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sl_Ctrl.bld"/>
      <outfile xil_pn:name="Sl_Ctrl.ngd"/>
      <outfile xil_pn:name="Sl_Ctrl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1342635645" xil_pn:in_ck="132270114748347610" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-8201154775760646175" xil_pn:start_ts="1342635642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/Sl_Ctrl_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/Sl_Ctrl_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1342648821" xil_pn:in_ck="-2854670957626176740" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1342648821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/translate/Sl_Ctrl_translate.v"/>
      <outfile xil_pn:name="tb1.v"/>
    </transform>
    <transform xil_pn:end_ts="1342648823" xil_pn:in_ck="-2854670957626176740" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="2663521903953207867" xil_pn:start_ts="1342648821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb1_isim_translate.exe"/>
      <outfile xil_pn:name="tb1_translate.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1342729740" xil_pn:in_ck="5476561603329738229" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="-2724003110786382843" xil_pn:start_ts="1342729740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb1_isim_translate.wdb"/>
    </transform>
  </transforms>

</generated_project>
