// Seed: 2455855701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6 = id_5;
  assign id_6 = 1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd78,
    parameter id_2 = 32'd64
) (
    input wire id_0,
    input tri1 _id_1,
    input tri1 _id_2,
    input tri0 id_3
);
  wire id_5;
  wire [id_1 : id_2] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
