// Seed: 1386977411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  string id_5;
  assign #id_6 id_5 = "";
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(
      id_4, id_3, id_4, id_4
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  always_ff @(negedge (id_1)) id_1 <= 1;
  wire id_2;
  wire id_3;
endmodule
