+incdir+src
+incdir+src/ref/model/verilog_TRIAL
+incdir+src/base
+incdir+src/mem
+incdir+src/ref
+incdir+src/duv
+incdir+src/duv/rtl
+incdir+src/duv/rtl/CPU_ifs
+incdir+src/duv/rtl/CPU_source
+incdir+src/programs

src/tb_pkg.sv
src/tb_top.sv

