Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,3801
design__instance__area,27636.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,17
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009482433670200408
power__switching__total,0.0008007545839063823
power__leakage__total,2.7140572456119116E-8
power__total,0.0017490250756964087
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.580579045716654
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5341482962683516
timing__hold__ws__corner:nom_tt_025C_1v80,0.31319481228293056
timing__setup__ws__corner:nom_tt_025C_1v80,3.4861572393371123
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313195
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.486157
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,68
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,17
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8501279920650138
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8013678836228666
timing__hold__ws__corner:nom_ss_100C_1v60,0.8277082586939625
timing__setup__ws__corner:nom_ss_100C_1v60,0.0
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.827708
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,37
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,37
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,17
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4680923559033169
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.44245250382499596
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11074619312840762
timing__setup__ws__corner:nom_ff_n40C_1v95,5.777701147715288
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110746
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.818706
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,110
design__max_fanout_violation__count,17
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4623253299943745
clock__skew__worst_setup,0.43836088777432364
timing__hold__ws,0.10843581894882083
timing__setup__ws,5.739985982323694
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108436
timing__hold_r2r_vio__count,0
timing__setup_vio__count,111
timing__setup_r2r__ws,6.694279
timing__setup_r2r_vio__count,111
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3801
design__instance__area__stdcell,27636.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.806779
design__instance__utilization__stdcell,0.806779
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,70502.2
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,74
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,3349
route__net__special,2
route__drc_errors__iter:1,6469
route__wirelength__iter:1,89317
route__drc_errors__iter:2,2663
route__wirelength__iter:2,87709
route__drc_errors__iter:3,2295
route__wirelength__iter:3,86675
route__drc_errors__iter:4,1068
route__wirelength__iter:4,86442
route__drc_errors__iter:5,662
route__wirelength__iter:5,86356
route__drc_errors__iter:6,605
route__wirelength__iter:6,86374
route__drc_errors__iter:7,519
route__wirelength__iter:7,86325
route__drc_errors__iter:8,391
route__wirelength__iter:8,86298
route__drc_errors__iter:9,359
route__wirelength__iter:9,86369
route__drc_errors__iter:10,358
route__wirelength__iter:10,86363
route__drc_errors__iter:11,290
route__wirelength__iter:11,86379
route__drc_errors__iter:12,241
route__wirelength__iter:12,86386
route__drc_errors__iter:13,225
route__wirelength__iter:13,86373
route__drc_errors__iter:14,212
route__wirelength__iter:14,86375
route__drc_errors__iter:15,210
route__wirelength__iter:15,86380
route__drc_errors__iter:16,133
route__wirelength__iter:16,86378
route__drc_errors__iter:17,133
route__wirelength__iter:17,86378
route__drc_errors__iter:18,495
route__wirelength__iter:18,86398
route__drc_errors__iter:19,101
route__wirelength__iter:19,86484
route__drc_errors__iter:20,84
route__wirelength__iter:20,86490
route__drc_errors__iter:21,82
route__wirelength__iter:21,86490
route__drc_errors__iter:22,53
route__wirelength__iter:22,86529
route__drc_errors__iter:23,48
route__wirelength__iter:23,86548
route__drc_errors__iter:24,48
route__wirelength__iter:24,86548
route__drc_errors__iter:25,44
route__wirelength__iter:25,86562
route__drc_errors__iter:26,44
route__wirelength__iter:26,86562
route__drc_errors__iter:27,30
route__wirelength__iter:27,86629
route__drc_errors__iter:28,19
route__wirelength__iter:28,86624
route__drc_errors__iter:29,14
route__wirelength__iter:29,86612
route__drc_errors__iter:30,7
route__wirelength__iter:30,86611
route__drc_errors__iter:31,7
route__wirelength__iter:31,86611
route__drc_errors__iter:32,0
route__wirelength__iter:32,86654
route__drc_errors,0
route__wirelength,86654
route__vias,27480
route__vias__singlecut,27480
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,397.16
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,17
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5718348179051002
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5274297814448199
timing__hold__ws__corner:min_tt_025C_1v80,0.3087760134976478
timing__setup__ws__corner:min_tt_025C_1v80,3.6733390702259383
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308776
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.673339
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,62
design__max_fanout_violation__count__corner:min_ss_100C_1v60,17
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8343713733869985
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7898937283388543
timing__hold__ws__corner:min_ss_100C_1v60,0.8208929324199454
timing__setup__ws__corner:min_ss_100C_1v60,0.0
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.820893
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,37
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,37
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,17
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4623253299943745
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.43836088777432364
timing__hold__ws__corner:min_ff_n40C_1v95,0.10843581894882083
timing__setup__ws__corner:min_ff_n40C_1v95,5.817388957432827
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108436
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.943048
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,17
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5889634502357504
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5439713278234444
timing__hold__ws__corner:max_tt_025C_1v80,0.31725778457875753
timing__setup__ws__corner:max_tt_025C_1v80,3.299555388972754
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.317258
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.299555
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,110
design__max_fanout_violation__count__corner:max_ss_100C_1v60,17
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8655211237144866
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8165878204755995
timing__hold__ws__corner:max_ss_100C_1v60,0.8348344474236663
timing__setup__ws__corner:max_ss_100C_1v60,0.0
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.834834
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,37
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,37
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,17
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.474001740163618
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.45158442152771355
timing__hold__ws__corner:max_ff_n40C_1v95,0.11344536742221416
timing__setup__ws__corner:max_ff_n40C_1v95,5.739985982323694
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113445
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.694279
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000064521
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000685872
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000141729
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000685872
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000014600000000000000821630090352964970179527881555259227752685546875
ir__drop__worst,0.000064499999999999995704824673481425634236074984073638916015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
