
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001238                       # Number of seconds simulated
sim_ticks                                  1238385500                       # Number of ticks simulated
final_tick                               4787213832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               31542018                       # Simulator instruction rate (inst/s)
host_op_rate                                 73711812                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26308515                       # Simulator tick rate (ticks/s)
host_mem_usage                                1515128                       # Number of bytes of host memory used
host_seconds                                    47.07                       # Real time elapsed on the host
sim_insts                                  1484733742                       # Number of instructions simulated
sim_ops                                    3469735838                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16128                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          368                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30848                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           43520                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              90864                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30848                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30848                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        27776                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           27776                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2016                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           46                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              482                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              680                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3224                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           434                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                434                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13023408                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       297161                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24909852                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           35142530                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              73372952                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24909852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24909852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        22429203                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             22429203                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        22429203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13023408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       297161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24909852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          35142530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             95802155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3224                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        434                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      434                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 205824                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   27712                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   90864                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                27776                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               170                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                17                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               806                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               186                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               644                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               181                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              159                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              116                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               38                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               80                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              105                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                47                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                41                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1236527500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2062                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1162                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  434                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2990                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1062                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    219.661017                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   134.772656                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   263.744267                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          521     49.06%     49.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          268     25.24%     74.29% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           85      8.00%     82.30% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           45      4.24%     86.53% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           30      2.82%     89.36% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           26      2.45%     91.81% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           17      1.60%     93.41% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           11      1.04%     94.44% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           59      5.56%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1062                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     123.461538                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     89.542106                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    116.052826                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              2      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             9     34.62%     42.31% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             5     19.23%     61.54% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            3     11.54%     73.08% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            1      3.85%     76.92% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            1      3.85%     80.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            1      3.85%     84.62% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            3     11.54%     96.15% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::544-575            1      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.653846                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.629220                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.935620                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               17     65.38%     65.38% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.85%     69.23% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     30.77%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     64661250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               124961250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16080000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20106.11                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38856.11                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       166.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        22.38                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     73.37                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     22.43                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2403                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     184                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.72                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                42.40                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     338033.76                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.88                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4333980                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2292180                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13016220                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1075320                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             52511250                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2853120                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       316607070                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       103475040                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         42489600                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              629620500                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            508.420439                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1113963750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3414000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38540000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    154029500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    267988500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      80656000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    694245000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3270120                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1738110                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9988860                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1184940                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         89122800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             43639770                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3822720                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       276939630                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       101638080                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         75378840                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              606723870                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            489.931342                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1132180250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      6192000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      37838000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    265753250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    264041000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      61483750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    603302000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  445154                       # Number of BP lookups
system.cpu.branchPred.condPredicted            445154                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50429                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               387968                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   45102                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10054                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.671561                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          387968                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             110075                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           277893                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35805                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      359358                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      228179                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9005                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1838                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      283973                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1353                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2503023000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2476771                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             574163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2010868                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      445154                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             155177                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1616773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  109988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      50047                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1712                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         37811                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          440                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    278210                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19974                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     652                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2335953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.699401                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.063946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1697567     72.67%     72.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    58572      2.51%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30970      1.33%     76.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38554      1.65%     78.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37595      1.61%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33496      1.43%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33495      1.43%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30914      1.32%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   374790     16.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2335953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179732                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.811891                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   543097                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1212446                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    458562                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 66854                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  54994                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3563444                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  54994                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   585709                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  543676                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         371298                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    478464                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                301812                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3342738                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3977                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27211                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24413                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 230437                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3680935                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8388292                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5162485                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12596                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1986926                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1693968                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14211                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14246                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    283891                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               435886                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              278930                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33340                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33029                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2974066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16814                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2573496                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19591                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1212374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1761862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5078                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2335953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.101690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.981152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1575502     67.45%     67.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194291      8.32%     75.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129491      5.54%     81.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              105909      4.53%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95799      4.10%     89.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86407      3.70%     93.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77688      3.33%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               45791      1.96%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25075      1.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2335953                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25403     66.37%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    48      0.13%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8980     23.46%     89.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3804      9.94%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.03%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33890      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1914545     74.39%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1454      0.06%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1868      0.07%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3078      0.12%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               377976     14.69%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              239126      9.29%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1444      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            115      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2573496                       # Type of FU issued
system.cpu.iq.rate                           1.039053                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       38274                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014872                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7530848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4192500                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2410678                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9962                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11944                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4160                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2572978                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4902                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32650                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       175905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          686                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1221                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        87794                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1335                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2280                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  54994                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  293206                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                138068                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2990880                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4785                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                435886                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               278930                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15278                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1142                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                136517                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1221                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16465                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        51389                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                67854                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2459495                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                350290                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            103262                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       576643                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   244908                       # Number of branches executed
system.cpu.iew.exec_stores                     226353                       # Number of stores executed
system.cpu.iew.exec_rate                     0.993025                       # Inst execution rate
system.cpu.iew.wb_sent                        2431706                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2414838                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1593729                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2557687                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.974994                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623113                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1211340                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11736                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52458                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2138920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.831482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.912292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1600691     74.84%     74.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       191916      8.97%     83.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        78435      3.67%     87.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        80396      3.76%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45137      2.11%     93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27585      1.29%     94.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17809      0.83%     95.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12435      0.58%     96.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        84516      3.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2138920                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               949526                       # Number of instructions committed
system.cpu.commit.committedOps                1778474                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         451110                       # Number of memory references committed
system.cpu.commit.loads                        259974                       # Number of loads committed
system.cpu.commit.membars                        1162                       # Number of memory barriers committed
system.cpu.commit.branches                     190766                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2440                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1760671                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19997                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14758      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1307840     73.54%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1272      0.07%     74.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1846      0.10%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          259514     14.59%     89.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         191136     10.75%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          460      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1778474                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 84516                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5038682                       # The number of ROB reads
system.cpu.rob.rob_writes                     6180154                       # The number of ROB writes
system.cpu.timesIdled                            7265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      949526                       # Number of Instructions Simulated
system.cpu.committedOps                       1778474                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.608429                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.608429                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.383373                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.383373                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3632549                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1925705                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6634                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3525                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1105602                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   715399                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1113459                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13089                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21292                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              485933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.822328                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1030826                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1030826                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       287425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          287425                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       182034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182034                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           563                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        469459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           469459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       470022                       # number of overall hits
system.cpu.dcache.overall_hits::total          470022                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        22782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22782                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9043                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2920                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2920                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        31825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        34745                       # number of overall misses
system.cpu.dcache.overall_misses::total         34745                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    285510500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    285510500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    159243486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    159243486                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    444753986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    444753986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    444753986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    444753986                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       310207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       310207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       191077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3483                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3483                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       501284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501284                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       504767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       504767                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073441                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047326                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.838358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.838358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.068834                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068834                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12532.284260                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12532.284260                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17609.585978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17609.585978                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13974.987777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13974.987777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12800.517657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12800.517657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.185976                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17589                       # number of writebacks
system.cpu.dcache.writebacks::total             17589                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12804                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           77                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12881                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12881                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9978                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8966                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8966                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2920                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2920                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21864                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    136790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    136790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    148669986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    148669986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37026000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37026000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    285459986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    285459986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    322485986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    322485986                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.838358                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.838358                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043315                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13709.160152                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13709.160152                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16581.528664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16581.528664                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12680.136986                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12680.136986                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15068.622572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15068.622572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14749.633461                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14749.633461                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20067                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.620040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              254501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.682563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.620040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            576513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           576513                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       255650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          255650                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        255650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           255650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       255650                       # number of overall hits
system.cpu.icache.overall_hits::total          255650                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22560                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22560                       # number of overall misses
system.cpu.icache.overall_misses::total         22560                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    322589498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    322589498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    322589498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    322589498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    322589498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    322589498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       278210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       278210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       278210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       278210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       278210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       278210                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081090                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081090                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14299.179876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14299.179876                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14299.179876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14299.179876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14299.179876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14299.179876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          403                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.705882                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2466                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2466                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20094                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20094                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20094                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20094                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20094                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20094                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    278591498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    278591498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    278591498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    278591498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    278591498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    278591498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072226                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13864.412163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13864.412163                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13864.412163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13864.412163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13864.412163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13864.412163                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83316                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          734                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            13576                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops         1311                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21334                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37289                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18340                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24005                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               572                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              572                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8394                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8394                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32991                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        69947                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  130151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1303104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2520052                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3823156                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             25943                       # Total snoops (count)
system.l2bus.snoopTraffic                       62696                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64412                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.242486                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.473705                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50104     77.79%     77.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12997     20.18%     97.96% # Request fanout histogram
system.l2bus.snoop_fanout::2                     1311      2.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64412                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59881500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            3933000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30165448                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32664484                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  986                       # number of replacements
system.l2cache.tags.tagsinuse            32188.954820                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  12992                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  986                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                13.176471                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9117.644405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 23061.310415                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278248                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.703775                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982329                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32234                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          657                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6879                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24678                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.983704                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               666762                       # Number of tag accesses
system.l2cache.tags.data_accesses              666762                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17906                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17906                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           24                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              24                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7816                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7816                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19562                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12700                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32262                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19562                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20516                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40078                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19562                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20516                       # number of overall hits
system.l2cache.overall_hits::total              40078                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          547                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           547                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          578                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            578                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          482                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          193                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          675                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            482                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            771                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1253                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           482                       # number of overall misses
system.l2cache.overall_misses::cpu.data           771                       # number of overall misses
system.l2cache.overall_misses::total             1253                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13423000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13423000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     39173000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     39173000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     42550000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19389500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     61939500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     42550000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     58562500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    101112500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     42550000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     58562500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    101112500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17906                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17906                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          571                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          571                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8394                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8394                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20044                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12893                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32937                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20044                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21287                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41331                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20044                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21287                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41331                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.957968                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.957968                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.068859                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.068859                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.024047                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014969                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020494                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.024047                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.036219                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030316                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.024047                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.036219                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030316                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24539.305302                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24539.305302                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 67773.356401                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67773.356401                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88278.008299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 100463.730570                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 91762.222222                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88278.008299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 75956.549935                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80696.328811                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88278.008299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 75956.549935                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80696.328811                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             434                       # number of writebacks
system.l2cache.writebacks::total                  434                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          547                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          547                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          578                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          578                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          193                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          675                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          482                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          771                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1253                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          482                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          771                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1253                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7953000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7953000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     33393000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33393000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     37730000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17459500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     55189500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     37730000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     50852500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     88582500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     37730000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     50852500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     88582500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.957968                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.957968                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.068859                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.068859                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.024047                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014969                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020494                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.024047                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.036219                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030316                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.024047                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.036219                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030316                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14539.305302                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14539.305302                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57773.356401                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57773.356401                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78278.008299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90463.730570                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81762.222222                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78278.008299                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 65956.549935                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70696.328811                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78278.008299                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 65956.549935                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70696.328811                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23357                       # Transaction distribution
system.membus.trans_dist::ReadResp              24032                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          434                       # Transaction distribution
system.membus.trans_dist::CleanEvict              552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              639                       # Transaction distribution
system.membus.trans_dist::ReadExReq               487                       # Transaction distribution
system.membus.trans_dist::ReadExResp              487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           675                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       102144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       102668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  119656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20931                       # Total snoops (count)
system.membus.snoopTraffic                     167440                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25416                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.825031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.379948                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4447     17.50%     17.50% # Request fanout histogram
system.membus.snoop_fanout::1                   20969     82.50%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25416                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13757000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3555500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5289571                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18247935                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4787213832500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001873                       # Number of seconds simulated
sim_ticks                                  1873250500                       # Number of ticks simulated
final_tick                               4787848697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20092752                       # Simulator instruction rate (inst/s)
host_op_rate                                 46951915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25340998                       # Simulator tick rate (ticks/s)
host_mem_usage                                1537656                       # Number of bytes of host memory used
host_seconds                                    73.92                       # Real time elapsed on the host
sim_insts                                  1485290188                       # Number of instructions simulated
sim_ops                                    3470765921                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        24824                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          464                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31552                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           57024                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             113864                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31552                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31552                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        35200                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           35200                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3103                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           58                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              493                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              891                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4545                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           550                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                550                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13251832                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       247698                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           16843449                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           30441204                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              60784182                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      16843449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         16843449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        18790866                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             18790866                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        18790866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13251832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       247698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          16843449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          30441204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             79575049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4545                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        550                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 290368                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   35136                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  113864                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                35200                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               186                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               422                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1241                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               270                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               967                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               196                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              169                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              131                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13              105                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              121                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               81                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                61                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                77                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                45                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                70                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               20                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1873160500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3161                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1384                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  550                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4272                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     238                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1427                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    227.924317                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   139.317897                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   270.008768                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          674     47.23%     47.23% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          366     25.65%     72.88% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          125      8.76%     81.64% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           59      4.13%     85.77% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           41      2.87%     88.65% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           34      2.38%     91.03% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           27      1.89%     92.92% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           16      1.12%     94.04% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           85      5.96%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1427                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     132.787879                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     91.991244                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    124.893644                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              4     12.12%     12.12% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             9     27.27%     39.39% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             7     21.21%     60.61% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            3      9.09%     69.70% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            1      3.03%     72.73% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            1      3.03%     75.76% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            2      6.06%     81.82% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            3      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-319            1      3.03%     93.94% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::416-447            1      3.03%     96.97% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::544-575            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.636364                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.611873                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.929320                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               22     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.03%     69.70% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               10     30.30%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            33                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     95259500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               180328250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22685000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20996.14                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39746.14                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       155.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        18.76                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     60.78                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     18.79                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3410                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     247                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.16                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                44.91                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     367646.81                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.89                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6140400                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3252315                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19463640                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1519020                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             76055100                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4689600                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       478458000                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       170993760                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         58351920                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              960905595                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            512.961611                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1692157000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5952000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60174000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    201715750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    443829000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     112901000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1049166250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4084080                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2163150                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                12973380                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1346760                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         137064720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             62842500                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6071040                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       413352030                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       164233440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        113047800                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              917217810                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            489.639698                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1715484250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     10218000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      58208000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    390407500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    427053500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      85136500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    902451500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  711132                       # Number of BP lookups
system.cpu.branchPred.condPredicted            711132                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               622325                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70658                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16062                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.645568                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          622325                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             177185                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           445140                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57211                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      569136                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      360012                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14425                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2994                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      450003                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2020                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3137888000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3746501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             911989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3207077                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      711132                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             247843                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2413418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  175610                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      74046                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2720                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         55657                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          456                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    441151                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31938                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     995                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3546104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.783395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.117307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2532197     71.41%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    91398      2.58%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49481      1.40%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59590      1.68%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    59633      1.68%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    53089      1.50%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    53065      1.50%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48600      1.37%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   599051     16.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3546104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189812                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.856019                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   860715                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1761764                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    727956                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                107864                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  87805                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5678251                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  87805                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   928756                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  802193                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         492561                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    760611                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                474178                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5323917                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6158                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  45532                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  39497                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 358875                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5879856                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13413178                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8243194                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15803                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3151271                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2728530                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21748                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21788                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    454705                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               696547                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              440931                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50629                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48191                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4732055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24968                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4076661                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31404                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1948419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2872473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7851                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3546104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.149617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.009133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2339801     65.98%     65.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              309208      8.72%     74.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              205889      5.81%     80.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              167399      4.72%     85.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              152319      4.30%     89.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136476      3.85%     93.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122920      3.47%     96.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72434      2.04%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               39658      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3546104                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39898     67.52%     67.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    55      0.09%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13513     22.87%     90.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5572      9.43%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                14      0.02%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               41      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55461      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3032237     74.38%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2360      0.06%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3455      0.08%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3968      0.10%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               599757     14.71%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              377451      9.26%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1801      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            171      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4076661                       # Type of FU issued
system.cpu.iq.rate                           1.088125                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59093                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014495                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11777191                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6692176                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3816394                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12732                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14999                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5369                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4074014                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6279                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            50185                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       286671                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1057                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1779                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       139078                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1990                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  87805                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  405796                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                216496                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4757023                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7487                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                696547                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               440931                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23153                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1847                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                214029                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1779                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26531                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        82144                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               108675                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3893401                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                554484                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            166002                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       911454                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   387925                       # Number of branches executed
system.cpu.iew.exec_stores                     356970                       # Number of stores executed
system.cpu.iew.exec_rate                     1.039210                       # Inst execution rate
system.cpu.iew.wb_sent                        3848951                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3821763                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2528133                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4067897                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.020089                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621484                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1947220                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83975                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3230305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.869440                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.942997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2376142     73.56%     73.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       306796      9.50%     83.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       124743      3.86%     86.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126670      3.92%     90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71607      2.22%     93.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44168      1.37%     94.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        28196      0.87%     95.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20043      0.62%     95.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       131940      4.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3230305                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1505972                       # Number of instructions committed
system.cpu.commit.committedOps                2808557                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         711716                       # Number of memory references committed
system.cpu.commit.loads                        409866                       # Number of loads committed
system.cpu.commit.membars                        1262                       # Number of memory barriers committed
system.cpu.commit.branches                     302208                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3119                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2780211                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30669                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24577      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2064842     73.52%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2057      0.07%     74.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2358      0.08%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          409278     14.57%     89.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         301850     10.75%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          588      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2808557                       # Class of committed instruction
system.cpu.commit.bw_lim_events                131940                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7845569                       # The number of ROB reads
system.cpu.rob.rob_writes                     9832966                       # The number of ROB writes
system.cpu.timesIdled                           11462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          200397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1505972                       # Number of Instructions Simulated
system.cpu.committedOps                       2808557                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.487763                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.487763                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.401968                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.401968                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5756780                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3051742                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8579                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4528                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1771684                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1145479                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1760865                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20016                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33881                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              824622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.624753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1634793                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1634793                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       455556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          455556                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287223                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          858                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           858                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        742779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           742779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       743637                       # number of overall hits
system.cpu.dcache.overall_hits::total          743637                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37758                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14613                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4448                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4448                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        56819                       # number of overall misses
system.cpu.dcache.overall_misses::total         56819                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    463849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    463849500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    248869979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    248869979                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    712719479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    712719479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    712719479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    712719479                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       493314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       493314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       301836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       301836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       795150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       795150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       800456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076539                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048414                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.838296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.838296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070983                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12284.800572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12284.800572                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17030.724629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17030.724629                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13609.048500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13609.048500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12543.682201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12543.682201                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               491                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.301426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27522                       # number of writebacks
system.cpu.dcache.writebacks::total             27522                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        21903                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21903                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22041                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22041                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15855                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14475                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4448                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4448                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34778                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    213260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    213260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    230596479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    230596479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57860500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57860500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    443856979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    443856979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    501717479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    501717479                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032140                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.838296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.838296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043448                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043448                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13450.678020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13450.678020                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15930.672124                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15930.672124                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13008.205935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13008.205935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14634.255819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14634.255819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14426.289005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14426.289005                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32054                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.644409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              413232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.689842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.644409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            914398                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           914398                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       405182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          405182                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        405182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           405182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       405182                       # number of overall hits
system.cpu.icache.overall_hits::total          405182                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35969                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35969                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35969                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35969                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35969                       # number of overall misses
system.cpu.icache.overall_misses::total         35969                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    490897498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    490897498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    490897498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    490897498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    490897498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    490897498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       441151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       441151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       441151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       441151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       441151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       441151                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081534                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081534                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081534                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081534                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081534                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081534                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13647.793878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13647.793878                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13647.793878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13647.793878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13647.793878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13647.793878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          414                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          522                       # number of writebacks
system.cpu.icache.writebacks::total               522                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3872                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3872                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3872                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3872                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3872                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3872                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32097                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32097                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    425003498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    425003498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    425003498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    425003498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    425003498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    425003498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072757                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13241.221859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13241.221859                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13241.221859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13241.221859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13241.221859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13241.221859                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         132810                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         1139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21808                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops         1884                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33145                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               60106                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28594                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38536                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               897                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              897                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13578                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13578                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52400                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96165                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       111772                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  207937                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2082304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3988668                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6070972                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41406                       # Total snoops (count)
system.l2bus.snoopTraffic                       99568                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             101350                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.245022                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.471346                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    78401     77.36%     77.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                    21065     20.78%     98.14% # Request fanout histogram
system.l2bus.snoop_fanout::2                     1884      1.86%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               101350                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94766500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7342499                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48182423                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51712979                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1195                       # number of replacements
system.l2cache.tags.tagsinuse            32207.039552                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3240319                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33442                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                96.893697                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9108.850958                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 23088.188595                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.277980                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.704596                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982881                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32247                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7424                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24477                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.984100                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1062224                       # Number of tag accesses
system.l2cache.tags.data_accesses             1062224                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28044                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28044                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           45                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              45                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12805                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12805                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31522                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20039                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51561                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31522                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32844                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64366                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31522                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32844                       # number of overall hits
system.l2cache.overall_hits::total              64366                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          851                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           851                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          773                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            773                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          493                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          258                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          751                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            493                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1031                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1524                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           493                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1031                       # number of overall misses
system.l2cache.overall_misses::total             1524                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20879500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20879500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     52600500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     52600500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     45088500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     27590500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     72679000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     45088500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     80191000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    125279500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     45088500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     80191000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    125279500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28044                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28044                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          896                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          896                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13578                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13578                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32015                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20297                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52312                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32015                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33875                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65890                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32015                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33875                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65890                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.949777                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.949777                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.056930                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.056930                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015399                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012711                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014356                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015399                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.030435                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023129                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015399                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.030435                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023129                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24535.252644                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24535.252644                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68047.218629                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68047.218629                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 91457.403651                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 106939.922481                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96776.298269                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 91457.403651                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77779.825412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82204.396325                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 91457.403651                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77779.825412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82204.396325                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             550                       # number of writebacks
system.l2cache.writebacks::total                  550                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          851                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          851                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          773                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          773                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          493                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          258                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          751                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          493                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1031                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          493                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1031                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12369500                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12369500                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     44870500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     44870500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     40158500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     25010500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     65169000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     40158500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     69881000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    110039500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     40158500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     69881000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    110039500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.949777                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.949777                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.056930                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.056930                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015399                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012711                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014356                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015399                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.030435                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023129                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015399                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.030435                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023129                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14535.252644                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14535.252644                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58047.218629                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58047.218629                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 81457.403651                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 96939.922481                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86776.298269                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 81457.403651                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67779.825412                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72204.396325                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 81457.403651                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67779.825412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72204.396325                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         36351                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36251                       # Transaction distribution
system.membus.trans_dist::ReadResp              37002                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          550                       # Transaction distribution
system.membus.trans_dist::CleanEvict              645                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              992                       # Transaction distribution
system.membus.trans_dist::ReadExReq               633                       # Transaction distribution
system.membus.trans_dist::ReadExResp              633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           751                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        31223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        31223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       123776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       124300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        24824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        24824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  150080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32726                       # Total snoops (count)
system.membus.snoopTraffic                     261800                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38885                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.842999                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.363807                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6105     15.70%     15.70% # Request fanout histogram
system.membus.snoop_fanout::1                   32780     84.30%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38885                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20828000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4149750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7938924                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28807649                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4787848697500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
