# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Nov 04 17:20:25 2014
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Tue Nov 04 17:20:25 2014
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 1062 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 54, Vias Processed 3
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 1087, Images Processed 1115, Padstacks Processed 22
# Nets Processed 868, Net Terminals 3406
# PCB Area=231040000.000  EIC=335  Area/EIC=689671.642  SMDs=727
# Total Pin Count: 4691
# Signal Connections Created 1601
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 868 Connections 2392 Unroutes 2359
# Signal Layers 2 Power Layers 3
# Wire Junctions 19, at vias 1 Total Vias 3
# Percent Connected    1.38
# Manhattan Length 13800097.7400 Horizontal 6870622.7830 Vertical 6929474.9570
# Routed Length 6773.1800 Horizontal 4309.6300 Vertical 2463.5500
# Ratio Actual / Manhattan   0.0005
# Unconnected Length 13793780.3400 Horizontal 6786283.7600 Vertical 7007496.5800
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaae01180.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue Nov 04 17:21:05 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 868 Connections 2392 Unroutes 2359
# Signal Layers 2 Power Layers 3
# Wire Junctions 19, at vias 1 Total Vias 3
# Percent Connected    1.38
# Manhattan Length 13800097.7400 Horizontal 6870622.7830 Vertical 6929474.9570
# Routed Length 6773.1800 Horizontal 4309.6300 Vertical 2463.5500
# Ratio Actual / Manhattan   0.0005
# Unconnected Length 13793780.3400 Horizontal 6786283.7600 Vertical 7007496.5800
# Start Route Pass 1 of 25
# Routing 127 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 124 Successes 120 Failures 4 Vias 67
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 0 Successes 0 Failures 0 Vias 67
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   4| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 868 Connections 2392 Unroutes 2286
# Signal Layers 2 Power Layers 3
# Wire Junctions 23, at vias 1 Total Vias 67
# Percent Connected    4.43
# Manhattan Length 13800072.7400 Horizontal 6870605.4750 Vertical 6929467.2650
# Routed Length 29819.2300 Horizontal 21814.3100 Vertical 8004.9200
# Ratio Actual / Manhattan   0.0022
# Unconnected Length 13774892.6200 Horizontal 6773074.7600 Vertical 7001817.8600
clean 2
# Current time = Tue Nov 04 17:21:06 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 868 Connections 2392 Unroutes 2286
# Signal Layers 2 Power Layers 3
# Wire Junctions 23, at vias 1 Total Vias 67
# Percent Connected    4.43
# Manhattan Length 13800072.7400 Horizontal 6870605.4750 Vertical 6929467.2650
# Routed Length 29819.2300 Horizontal 21814.3100 Vertical 8004.9200
# Ratio Actual / Manhattan   0.0022
# Unconnected Length 13774892.6200 Horizontal 6773074.7600 Vertical 7001817.8600
# Start Clean Pass 1 of 2
# Routing 129 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 123 Successes 122 Failures 1 Vias 65
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 133 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 129 Successes 128 Failures 1 Vias 65
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   4| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   1| 2286|   65|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  4|     0|     0|   1| 2286|   65|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 868 Connections 2392 Unroutes 2286
# Signal Layers 2 Power Layers 3
# Wire Junctions 27, at vias 1 Total Vias 65
# Percent Connected    4.43
# Manhattan Length 13799687.7400 Horizontal 6870368.4960 Vertical 6929319.2440
# Routed Length 28331.5500 Horizontal 20469.2600 Vertical 7862.2900
# Ratio Actual / Manhattan   0.0021
# Unconnected Length 13774892.6200 Horizontal 6773074.7600 Vertical 7001817.8600
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaf01180.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaf01180.tmp
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaah01180.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_CSMD0805_I23_A Selected.
# Net VCC5 Selected.
# Net UNNAMED_1_LEDL_I43_A Selected.
# Net UNNAMED_1_LEDL_I42_A Selected.
# Net UNNAMED_1_F06_I26_A Selected.
# Net UNNAMED_1_MICROZEDCONNECTION_I1 Selected.
# Net VP3_3 Selected.
# Net UNNAMED_1_CSMD0805_I22_A Selected.
# Net VCC Selected.
# Net GND Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Tue Nov 04 17:21:16 2014
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 868 Connections 2392 Unroutes 2389
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.13
# Manhattan Length 13798448.7000 Horizontal 6869825.7040 Vertical 6928622.9960
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 13798448.7000 Horizontal 6788144.0200 Vertical 7010304.6800
# All Components Unselected.
# All Nets Unselected.
# Current time = Tue Nov 04 17:21:16 2014
# Nets Processed 869, Net Terminals 4694
# Signal Connections Created 1601
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 869 Connections 2392 Unroutes 2359
# Signal Layers 2 Power Layers 3
# Wire Junctions 19, at vias 1 Total Vias 3
# Percent Connected    1.38
# Manhattan Length 13800097.7400 Horizontal 6870622.7830 Vertical 6929474.9570
# Routed Length 6773.1800 Horizontal 4309.6300 Vertical 2463.5500
# Ratio Actual / Manhattan   0.0005
# Unconnected Length 13793780.3400 Horizontal 6786283.7600 Vertical 7007496.5800
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaj01180.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue Nov 04 17:21:40 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 869 Connections 2392 Unroutes 2359
# Signal Layers 2 Power Layers 3
# Wire Junctions 19, at vias 1 Total Vias 3
# Percent Connected    1.38
# Manhattan Length 13800097.7400 Horizontal 6870622.7830 Vertical 6929474.9570
# Routed Length 6773.1800 Horizontal 4309.6300 Vertical 2463.5500
# Ratio Actual / Manhattan   0.0005
# Unconnected Length 13793780.3400 Horizontal 6786283.7600 Vertical 7007496.5800
# Start Route Pass 1 of 25
# Routing 127 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 124 Successes 121 Failures 3 Vias 67
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 0 Successes 0 Failures 0 Vias 66
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   4| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   1| 2286|   65|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  4|     0|     0|   1| 2286|   65|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  4|     0|     0|   0| 2389|    0|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  4|     0|     0|   0| 2359|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     0|     0|   3| 2286|   67|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|     0|     0|   0| 2286|   66|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 869 Connections 2392 Unroutes 2286
# Signal Layers 2 Power Layers 3
# Wire Junctions 23, at vias 1 Total Vias 66
# Percent Connected    4.43
# Manhattan Length 13800067.7400 Horizontal 6870602.0710 Vertical 6929465.6690
# Routed Length 29829.8600 Horizontal 21824.9400 Vertical 8004.9200
# Ratio Actual / Manhattan   0.0022
# Unconnected Length 13774892.6200 Horizontal 6773074.7600 Vertical 7001817.8600
clean 2
# Current time = Tue Nov 04 17:21:40 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 869 Connections 2392 Unroutes 2286
# Signal Layers 2 Power Layers 3
# Wire Junctions 23, at vias 1 Total Vias 66
# Percent Connected    4.43
# Manhattan Length 13800067.7400 Horizontal 6870602.0710 Vertical 6929465.6690
# Routed Length 29829.8600 Horizontal 21824.9400 Vertical 8004.9200
# Ratio Actual / Manhattan   0.0022
# Unconnected Length 13774892.6200 Horizontal 6773074.7600 Vertical 7001817.8600
# Start Clean Pass 1 of 2
# Routing 128 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 123 Successes 123 Failures 0 Vias 65
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 133 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2286
# Attempts 129 Successes 129 Failures 0 Vias 65
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   4| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0| 2286|   67|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   1| 2286|   65|    0|   0|   |  0:00:01|  0:00:01|
# Clean    |  4|     0|     0|   1| 2286|   65|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  4|     0|     0|   0| 2389|    0|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  4|     0|     0|   0| 2359|    3|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  5|     0|     0|   3| 2286|   67|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  6|     0|     0|   0| 2286|   66|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0| 2286|   65|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  8|     0|     0|   0| 2286|   65|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v1.dsn
# Nets 869 Connections 2392 Unroutes 2286
# Signal Layers 2 Power Layers 3
# Wire Junctions 27, at vias 1 Total Vias 65
# Percent Connected    4.43
# Manhattan Length 13799687.7400 Horizontal 6870368.4960 Vertical 6929319.2440
# Routed Length 28342.1800 Horizontal 20479.8900 Vertical 7862.2900
# Ratio Actual / Manhattan   0.0021
# Unconnected Length 13774892.6200 Horizontal 6773074.7600 Vertical 7001817.8600
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaak01180.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaak01180.tmp
quit
