{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727891722608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727891722609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 18:55:22 2024 " "Processing started: Wed Oct  2 18:55:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727891722609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727891722609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer -c timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer -c timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727891722609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727891723240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727891723240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727891739469 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727891739469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727891739469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727891739523 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[0\] " "Inserted always-enabled tri-state buffer between \"seconds\[0\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[1\] " "Inserted always-enabled tri-state buffer between \"seconds\[1\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[2\] " "Inserted always-enabled tri-state buffer between \"seconds\[2\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[3\] " "Inserted always-enabled tri-state buffer between \"seconds\[3\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[4\] " "Inserted always-enabled tri-state buffer between \"seconds\[4\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[5\] " "Inserted always-enabled tri-state buffer between \"seconds\[5\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[6\] " "Inserted always-enabled tri-state buffer between \"seconds\[6\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[7\] " "Inserted always-enabled tri-state buffer between \"seconds\[7\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[8\] " "Inserted always-enabled tri-state buffer between \"seconds\[8\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[9\] " "Inserted always-enabled tri-state buffer between \"seconds\[9\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[10\] " "Inserted always-enabled tri-state buffer between \"seconds\[10\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[11\] " "Inserted always-enabled tri-state buffer between \"seconds\[11\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[12\] " "Inserted always-enabled tri-state buffer between \"seconds\[12\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[13\] " "Inserted always-enabled tri-state buffer between \"seconds\[13\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[14\] " "Inserted always-enabled tri-state buffer between \"seconds\[14\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[15\] " "Inserted always-enabled tri-state buffer between \"seconds\[15\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[16\] " "Inserted always-enabled tri-state buffer between \"seconds\[16\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[17\] " "Inserted always-enabled tri-state buffer between \"seconds\[17\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[18\] " "Inserted always-enabled tri-state buffer between \"seconds\[18\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[19\] " "Inserted always-enabled tri-state buffer between \"seconds\[19\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[20\] " "Inserted always-enabled tri-state buffer between \"seconds\[20\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[21\] " "Inserted always-enabled tri-state buffer between \"seconds\[21\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[22\] " "Inserted always-enabled tri-state buffer between \"seconds\[22\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[23\] " "Inserted always-enabled tri-state buffer between \"seconds\[23\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[24\] " "Inserted always-enabled tri-state buffer between \"seconds\[24\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[25\] " "Inserted always-enabled tri-state buffer between \"seconds\[25\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[26\] " "Inserted always-enabled tri-state buffer between \"seconds\[26\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[27\] " "Inserted always-enabled tri-state buffer between \"seconds\[27\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[28\] " "Inserted always-enabled tri-state buffer between \"seconds\[28\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[29\] " "Inserted always-enabled tri-state buffer between \"seconds\[29\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[30\] " "Inserted always-enabled tri-state buffer between \"seconds\[30\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "seconds\[31\] " "Inserted always-enabled tri-state buffer between \"seconds\[31\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[0\] " "Inserted always-enabled tri-state buffer between \"minutes\[0\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[1\] " "Inserted always-enabled tri-state buffer between \"minutes\[1\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[2\] " "Inserted always-enabled tri-state buffer between \"minutes\[2\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[3\] " "Inserted always-enabled tri-state buffer between \"minutes\[3\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[4\] " "Inserted always-enabled tri-state buffer between \"minutes\[4\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[5\] " "Inserted always-enabled tri-state buffer between \"minutes\[5\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[6\] " "Inserted always-enabled tri-state buffer between \"minutes\[6\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[7\] " "Inserted always-enabled tri-state buffer between \"minutes\[7\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[8\] " "Inserted always-enabled tri-state buffer between \"minutes\[8\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[9\] " "Inserted always-enabled tri-state buffer between \"minutes\[9\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[10\] " "Inserted always-enabled tri-state buffer between \"minutes\[10\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[11\] " "Inserted always-enabled tri-state buffer between \"minutes\[11\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[12\] " "Inserted always-enabled tri-state buffer between \"minutes\[12\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[13\] " "Inserted always-enabled tri-state buffer between \"minutes\[13\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[14\] " "Inserted always-enabled tri-state buffer between \"minutes\[14\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[15\] " "Inserted always-enabled tri-state buffer between \"minutes\[15\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[16\] " "Inserted always-enabled tri-state buffer between \"minutes\[16\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[17\] " "Inserted always-enabled tri-state buffer between \"minutes\[17\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[18\] " "Inserted always-enabled tri-state buffer between \"minutes\[18\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[19\] " "Inserted always-enabled tri-state buffer between \"minutes\[19\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[20\] " "Inserted always-enabled tri-state buffer between \"minutes\[20\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[21\] " "Inserted always-enabled tri-state buffer between \"minutes\[21\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[22\] " "Inserted always-enabled tri-state buffer between \"minutes\[22\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[23\] " "Inserted always-enabled tri-state buffer between \"minutes\[23\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[24\] " "Inserted always-enabled tri-state buffer between \"minutes\[24\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[25\] " "Inserted always-enabled tri-state buffer between \"minutes\[25\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[26\] " "Inserted always-enabled tri-state buffer between \"minutes\[26\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[27\] " "Inserted always-enabled tri-state buffer between \"minutes\[27\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[28\] " "Inserted always-enabled tri-state buffer between \"minutes\[28\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[29\] " "Inserted always-enabled tri-state buffer between \"minutes\[29\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[30\] " "Inserted always-enabled tri-state buffer between \"minutes\[30\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "minutes\[31\] " "Inserted always-enabled tri-state buffer between \"minutes\[31\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[0\] " "Inserted always-enabled tri-state buffer between \"hours\[0\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[1\] " "Inserted always-enabled tri-state buffer between \"hours\[1\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[2\] " "Inserted always-enabled tri-state buffer between \"hours\[2\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[3\] " "Inserted always-enabled tri-state buffer between \"hours\[3\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[4\] " "Inserted always-enabled tri-state buffer between \"hours\[4\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[5\] " "Inserted always-enabled tri-state buffer between \"hours\[5\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[6\] " "Inserted always-enabled tri-state buffer between \"hours\[6\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[7\] " "Inserted always-enabled tri-state buffer between \"hours\[7\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[8\] " "Inserted always-enabled tri-state buffer between \"hours\[8\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[9\] " "Inserted always-enabled tri-state buffer between \"hours\[9\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[10\] " "Inserted always-enabled tri-state buffer between \"hours\[10\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[11\] " "Inserted always-enabled tri-state buffer between \"hours\[11\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[12\] " "Inserted always-enabled tri-state buffer between \"hours\[12\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[13\] " "Inserted always-enabled tri-state buffer between \"hours\[13\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[14\] " "Inserted always-enabled tri-state buffer between \"hours\[14\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[15\] " "Inserted always-enabled tri-state buffer between \"hours\[15\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[16\] " "Inserted always-enabled tri-state buffer between \"hours\[16\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[17\] " "Inserted always-enabled tri-state buffer between \"hours\[17\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[18\] " "Inserted always-enabled tri-state buffer between \"hours\[18\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[19\] " "Inserted always-enabled tri-state buffer between \"hours\[19\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[20\] " "Inserted always-enabled tri-state buffer between \"hours\[20\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[21\] " "Inserted always-enabled tri-state buffer between \"hours\[21\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[22\] " "Inserted always-enabled tri-state buffer between \"hours\[22\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[23\] " "Inserted always-enabled tri-state buffer between \"hours\[23\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[24\] " "Inserted always-enabled tri-state buffer between \"hours\[24\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[25\] " "Inserted always-enabled tri-state buffer between \"hours\[25\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[26\] " "Inserted always-enabled tri-state buffer between \"hours\[26\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[27\] " "Inserted always-enabled tri-state buffer between \"hours\[27\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[28\] " "Inserted always-enabled tri-state buffer between \"hours\[28\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[29\] " "Inserted always-enabled tri-state buffer between \"hours\[29\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[30\] " "Inserted always-enabled tri-state buffer between \"hours\[30\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hours\[31\] " "Inserted always-enabled tri-state buffer between \"hours\[31\]\" and its non-tri-state driver." {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1727891740700 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1727891740700 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[0\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[1\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[2\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[3\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[4\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[5\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[6\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[7\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[8\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[9\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[10\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[11\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[12\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[13\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[14\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[15\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[16\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[17\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[18\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[19\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[20\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[21\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[22\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[23\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[24\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[25\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[26\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[27\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[28\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[29\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[30\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "seconds\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"seconds\[31\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[0\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[1\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[2\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[3\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[4\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[5\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[6\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[7\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[8\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[9\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[10\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[11\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[12\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[13\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[14\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[15\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[16\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[17\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[18\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[19\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[20\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[21\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[22\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[23\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[24\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[25\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[26\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[27\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[28\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[29\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[30\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "minutes\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"minutes\[31\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[0\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[1\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[2\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[3\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[4\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[5\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[6\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[7\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[8\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[9\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[10\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[11\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[12\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[13\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[14\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[15\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[16\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[17\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[18\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[19\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[20\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[21\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[22\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[23\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[24\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[25\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[26\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[27\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[28\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[29\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[30\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hours\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"hours\[31\]\" is moved to its source" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1727891740706 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1727891740706 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[0\]~synth " "Node \"seconds\[0\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[1\]~synth " "Node \"seconds\[1\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[2\]~synth " "Node \"seconds\[2\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[3\]~synth " "Node \"seconds\[3\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[4\]~synth " "Node \"seconds\[4\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[5\]~synth " "Node \"seconds\[5\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[6\]~synth " "Node \"seconds\[6\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[7\]~synth " "Node \"seconds\[7\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[8\]~synth " "Node \"seconds\[8\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[9\]~synth " "Node \"seconds\[9\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[10\]~synth " "Node \"seconds\[10\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[11\]~synth " "Node \"seconds\[11\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[12\]~synth " "Node \"seconds\[12\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[13\]~synth " "Node \"seconds\[13\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[14\]~synth " "Node \"seconds\[14\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[15\]~synth " "Node \"seconds\[15\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[16\]~synth " "Node \"seconds\[16\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[17\]~synth " "Node \"seconds\[17\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[18\]~synth " "Node \"seconds\[18\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[19\]~synth " "Node \"seconds\[19\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[20\]~synth " "Node \"seconds\[20\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[21\]~synth " "Node \"seconds\[21\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[22\]~synth " "Node \"seconds\[22\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[23\]~synth " "Node \"seconds\[23\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[24\]~synth " "Node \"seconds\[24\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[25\]~synth " "Node \"seconds\[25\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[26\]~synth " "Node \"seconds\[26\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[27\]~synth " "Node \"seconds\[27\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[28\]~synth " "Node \"seconds\[28\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[29\]~synth " "Node \"seconds\[29\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[30\]~synth " "Node \"seconds\[30\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "seconds\[31\]~synth " "Node \"seconds\[31\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[0\]~synth " "Node \"minutes\[0\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[1\]~synth " "Node \"minutes\[1\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[2\]~synth " "Node \"minutes\[2\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[3\]~synth " "Node \"minutes\[3\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[4\]~synth " "Node \"minutes\[4\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[5\]~synth " "Node \"minutes\[5\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[6\]~synth " "Node \"minutes\[6\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[7\]~synth " "Node \"minutes\[7\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[8\]~synth " "Node \"minutes\[8\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[9\]~synth " "Node \"minutes\[9\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[10\]~synth " "Node \"minutes\[10\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[11\]~synth " "Node \"minutes\[11\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[12\]~synth " "Node \"minutes\[12\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[13\]~synth " "Node \"minutes\[13\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[14\]~synth " "Node \"minutes\[14\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[15\]~synth " "Node \"minutes\[15\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[16\]~synth " "Node \"minutes\[16\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[17\]~synth " "Node \"minutes\[17\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[18\]~synth " "Node \"minutes\[18\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[19\]~synth " "Node \"minutes\[19\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[20\]~synth " "Node \"minutes\[20\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[21\]~synth " "Node \"minutes\[21\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[22\]~synth " "Node \"minutes\[22\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[23\]~synth " "Node \"minutes\[23\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[24\]~synth " "Node \"minutes\[24\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[25\]~synth " "Node \"minutes\[25\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[26\]~synth " "Node \"minutes\[26\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[27\]~synth " "Node \"minutes\[27\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[28\]~synth " "Node \"minutes\[28\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[29\]~synth " "Node \"minutes\[29\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[30\]~synth " "Node \"minutes\[30\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "minutes\[31\]~synth " "Node \"minutes\[31\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[0\]~synth " "Node \"hours\[0\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[1\]~synth " "Node \"hours\[1\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[2\]~synth " "Node \"hours\[2\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[3\]~synth " "Node \"hours\[3\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[4\]~synth " "Node \"hours\[4\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[5\]~synth " "Node \"hours\[5\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[6\]~synth " "Node \"hours\[6\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[7\]~synth " "Node \"hours\[7\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[8\]~synth " "Node \"hours\[8\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[9\]~synth " "Node \"hours\[9\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[10\]~synth " "Node \"hours\[10\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[11\]~synth " "Node \"hours\[11\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[12\]~synth " "Node \"hours\[12\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[13\]~synth " "Node \"hours\[13\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[14\]~synth " "Node \"hours\[14\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[15\]~synth " "Node \"hours\[15\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[16\]~synth " "Node \"hours\[16\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[17\]~synth " "Node \"hours\[17\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[18\]~synth " "Node \"hours\[18\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[19\]~synth " "Node \"hours\[19\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[20\]~synth " "Node \"hours\[20\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[21\]~synth " "Node \"hours\[21\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[22\]~synth " "Node \"hours\[22\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[23\]~synth " "Node \"hours\[23\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[24\]~synth " "Node \"hours\[24\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[25\]~synth " "Node \"hours\[25\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[26\]~synth " "Node \"hours\[26\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[27\]~synth " "Node \"hours\[27\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[28\]~synth " "Node \"hours\[28\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[29\]~synth " "Node \"hours\[29\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[30\]~synth " "Node \"hours\[30\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hours\[31\]~synth " "Node \"hours\[31\]~synth\"" {  } { { "timer.vhd" "" { Text "C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Projects/Quartus/Timer/timer.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1727891740774 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727891740774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727891740938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727891741818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727891741818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727891741987 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727891741987 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727891741987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727891741987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727891741987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727891742018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  2 18:55:42 2024 " "Processing ended: Wed Oct  2 18:55:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727891742018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727891742018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727891742018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727891742018 ""}
