Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 23:49:39 2024
| Host         : eecs-digital-33 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            frame_buffer_module/framebuffer_1/BRAM_reg_1_14/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 2.002ns (20.801%)  route 7.623ns (79.199%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 11.934 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=190, routed)         1.626    -0.903    mvg/clk_pixel
    SLICE_X5Y17          FDRE                                         r  mvg/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  mvg/vcount_out_reg[3]/Q
                         net (fo=13, routed)          0.691     0.244    mvg/Q[1]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     0.620 r  mvg/BRAM_reg_0_0_i_23/O[0]
                         net (fo=1, routed)           0.484     1.104    frame_buffer_module/O[0]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295     1.399 r  frame_buffer_module/BRAM_reg_0_0_i_25/O
                         net (fo=1, routed)           0.000     1.399    mvg/BRAM_reg_0_0[1]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.979 r  mvg/BRAM_reg_0_0_i_20/O[2]
                         net (fo=4, routed)           0.789     2.768    mvg/address10[2]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.295     3.063 r  mvg/BRAM_reg_0_0_i_8__0/O
                         net (fo=20, routed)          5.660     8.722    frame_buffer_module/framebuffer_1/ADDRARDADDR[8]
    RAMB36_X2Y17         RAMB36E1                                     r  frame_buffer_module/framebuffer_1/BRAM_reg_1_14/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=190, routed)         1.477    11.934    frame_buffer_module/framebuffer_1/clk_pixel
    RAMB36_X2Y17         RAMB36E1                                     r  frame_buffer_module/framebuffer_1/BRAM_reg_1_14/CLKARDCLK
                         clock pessimism              0.482    12.416    
                         clock uncertainty           -0.168    12.248    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    11.474    frame_buffer_module/framebuffer_1/BRAM_reg_1_14
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  2.752    




