
TP-Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007690  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08007840  08007840  00017840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bec  08007bec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007bec  08007bec  00017bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bf4  08007bf4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bf4  08007bf4  00017bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007bf8  08007bf8  00017bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          0000098c  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b60  20000b60  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013513  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000030a9  00000000  00000000  0003375a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010c8  00000000  00000000  00036808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000cea  00000000  00000000  000378d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028982  00000000  00000000  000385ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000168a5  00000000  00000000  00060f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ed7c2  00000000  00000000  000777e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005504  00000000  00000000  00164fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  0016a4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007828 	.word	0x08007828

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08007828 	.word	0x08007828

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eca:	463b      	mov	r3, r7
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ed6:	4b21      	ldr	r3, [pc, #132]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000ed8:	4a21      	ldr	r2, [pc, #132]	; (8000f60 <MX_ADC1_Init+0x9c>)
 8000eda:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000edc:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000ede:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ee2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000eea:	4b1c      	ldr	r3, [pc, #112]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ef0:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef6:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f06:	4a17      	ldr	r2, [pc, #92]	; (8000f64 <MX_ADC1_Init+0xa0>)
 8000f08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f16:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f24:	480d      	ldr	r0, [pc, #52]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f26:	f000 ff3d 	bl	8001da4 <HAL_ADC_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f30:	f000 fb3c 	bl	80015ac <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f34:	2303      	movs	r3, #3
 8000f36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f40:	463b      	mov	r3, r7
 8000f42:	4619      	mov	r1, r3
 8000f44:	4805      	ldr	r0, [pc, #20]	; (8000f5c <MX_ADC1_Init+0x98>)
 8000f46:	f000 ff71 	bl	8001e2c <HAL_ADC_ConfigChannel>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f50:	f000 fb2c 	bl	80015ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f54:	bf00      	nop
 8000f56:	3710      	adds	r7, #16
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	200001f0 	.word	0x200001f0
 8000f60:	40012000 	.word	0x40012000
 8000f64:	0f000001 	.word	0x0f000001

08000f68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	; 0x28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a17      	ldr	r2, [pc, #92]	; (8000fe4 <HAL_ADC_MspInit+0x7c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d127      	bne.n	8000fda <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <HAL_ADC_MspInit+0x80>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f92:	4a15      	ldr	r2, [pc, #84]	; (8000fe8 <HAL_ADC_MspInit+0x80>)
 8000f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f98:	6453      	str	r3, [r2, #68]	; 0x44
 8000f9a:	4b13      	ldr	r3, [pc, #76]	; (8000fe8 <HAL_ADC_MspInit+0x80>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <HAL_ADC_MspInit+0x80>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	4a0e      	ldr	r2, [pc, #56]	; (8000fe8 <HAL_ADC_MspInit+0x80>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <HAL_ADC_MspInit+0x80>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000fc2:	2308      	movs	r3, #8
 8000fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4805      	ldr	r0, [pc, #20]	; (8000fec <HAL_ADC_MspInit+0x84>)
 8000fd6:	f001 fd65 	bl	8002aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3728      	adds	r7, #40	; 0x28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40012000 	.word	0x40012000
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40020000 	.word	0x40020000

08000ff0 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000ff4:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <MX_ETH_Init+0x84>)
 8000ff6:	4a20      	ldr	r2, [pc, #128]	; (8001078 <MX_ETH_Init+0x88>)
 8000ff8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000ffa:	4b20      	ldr	r3, [pc, #128]	; (800107c <MX_ETH_Init+0x8c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001000:	4b1e      	ldr	r3, [pc, #120]	; (800107c <MX_ETH_Init+0x8c>)
 8001002:	2280      	movs	r2, #128	; 0x80
 8001004:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001006:	4b1d      	ldr	r3, [pc, #116]	; (800107c <MX_ETH_Init+0x8c>)
 8001008:	22e1      	movs	r2, #225	; 0xe1
 800100a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800100c:	4b1b      	ldr	r3, [pc, #108]	; (800107c <MX_ETH_Init+0x8c>)
 800100e:	2200      	movs	r2, #0
 8001010:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001012:	4b1a      	ldr	r3, [pc, #104]	; (800107c <MX_ETH_Init+0x8c>)
 8001014:	2200      	movs	r2, #0
 8001016:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001018:	4b18      	ldr	r3, [pc, #96]	; (800107c <MX_ETH_Init+0x8c>)
 800101a:	2200      	movs	r2, #0
 800101c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800101e:	4b15      	ldr	r3, [pc, #84]	; (8001074 <MX_ETH_Init+0x84>)
 8001020:	4a16      	ldr	r2, [pc, #88]	; (800107c <MX_ETH_Init+0x8c>)
 8001022:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001024:	4b13      	ldr	r3, [pc, #76]	; (8001074 <MX_ETH_Init+0x84>)
 8001026:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800102a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800102c:	4b11      	ldr	r3, [pc, #68]	; (8001074 <MX_ETH_Init+0x84>)
 800102e:	4a14      	ldr	r2, [pc, #80]	; (8001080 <MX_ETH_Init+0x90>)
 8001030:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001032:	4b10      	ldr	r3, [pc, #64]	; (8001074 <MX_ETH_Init+0x84>)
 8001034:	4a13      	ldr	r2, [pc, #76]	; (8001084 <MX_ETH_Init+0x94>)
 8001036:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <MX_ETH_Init+0x84>)
 800103a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800103e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001040:	480c      	ldr	r0, [pc, #48]	; (8001074 <MX_ETH_Init+0x84>)
 8001042:	f001 fa07 	bl	8002454 <HAL_ETH_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800104c:	f000 faae 	bl	80015ac <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001050:	2238      	movs	r2, #56	; 0x38
 8001052:	2100      	movs	r1, #0
 8001054:	480c      	ldr	r0, [pc, #48]	; (8001088 <MX_ETH_Init+0x98>)
 8001056:	f004 fc96 	bl	8005986 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800105a:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <MX_ETH_Init+0x98>)
 800105c:	2221      	movs	r2, #33	; 0x21
 800105e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <MX_ETH_Init+0x98>)
 8001062:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001066:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <MX_ETH_Init+0x98>)
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	200003b0 	.word	0x200003b0
 8001078:	40028000 	.word	0x40028000
 800107c:	20000460 	.word	0x20000460
 8001080:	200002d8 	.word	0x200002d8
 8001084:	20000238 	.word	0x20000238
 8001088:	20000378 	.word	0x20000378

0800108c <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08e      	sub	sp, #56	; 0x38
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a55      	ldr	r2, [pc, #340]	; (8001200 <HAL_ETH_MspInit+0x174>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	f040 80a4 	bne.w	80011f8 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80010b0:	2300      	movs	r3, #0
 80010b2:	623b      	str	r3, [r7, #32]
 80010b4:	4b53      	ldr	r3, [pc, #332]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b8:	4a52      	ldr	r2, [pc, #328]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010be:	6313      	str	r3, [r2, #48]	; 0x30
 80010c0:	4b50      	ldr	r3, [pc, #320]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c8:	623b      	str	r3, [r7, #32]
 80010ca:	6a3b      	ldr	r3, [r7, #32]
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
 80010d0:	4b4c      	ldr	r3, [pc, #304]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d4:	4a4b      	ldr	r2, [pc, #300]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010da:	6313      	str	r3, [r2, #48]	; 0x30
 80010dc:	4b49      	ldr	r3, [pc, #292]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010e4:	61fb      	str	r3, [r7, #28]
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	2300      	movs	r3, #0
 80010ea:	61bb      	str	r3, [r7, #24]
 80010ec:	4b45      	ldr	r3, [pc, #276]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f0:	4a44      	ldr	r2, [pc, #272]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010f2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80010f6:	6313      	str	r3, [r2, #48]	; 0x30
 80010f8:	4b42      	ldr	r3, [pc, #264]	; (8001204 <HAL_ETH_MspInit+0x178>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
 8001108:	4b3e      	ldr	r3, [pc, #248]	; (8001204 <HAL_ETH_MspInit+0x178>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	4a3d      	ldr	r2, [pc, #244]	; (8001204 <HAL_ETH_MspInit+0x178>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6313      	str	r3, [r2, #48]	; 0x30
 8001114:	4b3b      	ldr	r3, [pc, #236]	; (8001204 <HAL_ETH_MspInit+0x178>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	4b37      	ldr	r3, [pc, #220]	; (8001204 <HAL_ETH_MspInit+0x178>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001128:	4a36      	ldr	r2, [pc, #216]	; (8001204 <HAL_ETH_MspInit+0x178>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6313      	str	r3, [r2, #48]	; 0x30
 8001130:	4b34      	ldr	r3, [pc, #208]	; (8001204 <HAL_ETH_MspInit+0x178>)
 8001132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	4b30      	ldr	r3, [pc, #192]	; (8001204 <HAL_ETH_MspInit+0x178>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001144:	4a2f      	ldr	r2, [pc, #188]	; (8001204 <HAL_ETH_MspInit+0x178>)
 8001146:	f043 0302 	orr.w	r3, r3, #2
 800114a:	6313      	str	r3, [r2, #48]	; 0x30
 800114c:	4b2d      	ldr	r3, [pc, #180]	; (8001204 <HAL_ETH_MspInit+0x178>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	4b29      	ldr	r3, [pc, #164]	; (8001204 <HAL_ETH_MspInit+0x178>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	4a28      	ldr	r2, [pc, #160]	; (8001204 <HAL_ETH_MspInit+0x178>)
 8001162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001166:	6313      	str	r3, [r2, #48]	; 0x30
 8001168:	4b26      	ldr	r3, [pc, #152]	; (8001204 <HAL_ETH_MspInit+0x178>)
 800116a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001174:	2332      	movs	r3, #50	; 0x32
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001180:	2303      	movs	r3, #3
 8001182:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001184:	230b      	movs	r3, #11
 8001186:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800118c:	4619      	mov	r1, r3
 800118e:	481e      	ldr	r0, [pc, #120]	; (8001208 <HAL_ETH_MspInit+0x17c>)
 8001190:	f001 fc88 	bl	8002aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001194:	2386      	movs	r3, #134	; 0x86
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001198:	2302      	movs	r3, #2
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a0:	2303      	movs	r3, #3
 80011a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011a4:	230b      	movs	r3, #11
 80011a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ac:	4619      	mov	r1, r3
 80011ae:	4817      	ldr	r0, [pc, #92]	; (800120c <HAL_ETH_MspInit+0x180>)
 80011b0:	f001 fc78 	bl	8002aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c2:	2303      	movs	r3, #3
 80011c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011c6:	230b      	movs	r3, #11
 80011c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ce:	4619      	mov	r1, r3
 80011d0:	480f      	ldr	r0, [pc, #60]	; (8001210 <HAL_ETH_MspInit+0x184>)
 80011d2:	f001 fc67 	bl	8002aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80011d6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80011da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011e8:	230b      	movs	r3, #11
 80011ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011f0:	4619      	mov	r1, r3
 80011f2:	4808      	ldr	r0, [pc, #32]	; (8001214 <HAL_ETH_MspInit+0x188>)
 80011f4:	f001 fc56 	bl	8002aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80011f8:	bf00      	nop
 80011fa:	3738      	adds	r7, #56	; 0x38
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40028000 	.word	0x40028000
 8001204:	40023800 	.word	0x40023800
 8001208:	40020800 	.word	0x40020800
 800120c:	40020000 	.word	0x40020000
 8001210:	40020400 	.word	0x40020400
 8001214:	40021800 	.word	0x40021800

08001218 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	; 0x30
 800121c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	61bb      	str	r3, [r7, #24]
 8001232:	4b4c      	ldr	r3, [pc, #304]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4a4b      	ldr	r2, [pc, #300]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001238:	f043 0304 	orr.w	r3, r3, #4
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4b49      	ldr	r3, [pc, #292]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0304 	and.w	r3, r3, #4
 8001246:	61bb      	str	r3, [r7, #24]
 8001248:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
 800124e:	4b45      	ldr	r3, [pc, #276]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a44      	ldr	r2, [pc, #272]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b42      	ldr	r3, [pc, #264]	; (8001364 <MX_GPIO_Init+0x14c>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	4b3e      	ldr	r3, [pc, #248]	; (8001364 <MX_GPIO_Init+0x14c>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a3d      	ldr	r2, [pc, #244]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	4b37      	ldr	r3, [pc, #220]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a36      	ldr	r2, [pc, #216]	; (8001364 <MX_GPIO_Init+0x14c>)
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b34      	ldr	r3, [pc, #208]	; (8001364 <MX_GPIO_Init+0x14c>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	4b30      	ldr	r3, [pc, #192]	; (8001364 <MX_GPIO_Init+0x14c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a2f      	ldr	r2, [pc, #188]	; (8001364 <MX_GPIO_Init+0x14c>)
 80012a8:	f043 0308 	orr.w	r3, r3, #8
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <MX_GPIO_Init+0x14c>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4b29      	ldr	r3, [pc, #164]	; (8001364 <MX_GPIO_Init+0x14c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a28      	ldr	r2, [pc, #160]	; (8001364 <MX_GPIO_Init+0x14c>)
 80012c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b26      	ldr	r3, [pc, #152]	; (8001364 <MX_GPIO_Init+0x14c>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f244 0181 	movw	r1, #16513	; 0x4081
 80012dc:	4822      	ldr	r0, [pc, #136]	; (8001368 <MX_GPIO_Init+0x150>)
 80012de:	f001 fd8d 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2140      	movs	r1, #64	; 0x40
 80012e6:	4821      	ldr	r0, [pc, #132]	; (800136c <MX_GPIO_Init+0x154>)
 80012e8:	f001 fd88 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80012ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	481b      	ldr	r0, [pc, #108]	; (8001370 <MX_GPIO_Init+0x158>)
 8001304:	f001 fbce 	bl	8002aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001308:	f244 0381 	movw	r3, #16513	; 0x4081
 800130c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130e:	2301      	movs	r3, #1
 8001310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	2300      	movs	r3, #0
 8001318:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	4619      	mov	r1, r3
 8001320:	4811      	ldr	r0, [pc, #68]	; (8001368 <MX_GPIO_Init+0x150>)
 8001322:	f001 fbbf 	bl	8002aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001326:	2340      	movs	r3, #64	; 0x40
 8001328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132a:	2301      	movs	r3, #1
 800132c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001332:	2300      	movs	r3, #0
 8001334:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001336:	f107 031c 	add.w	r3, r7, #28
 800133a:	4619      	mov	r1, r3
 800133c:	480b      	ldr	r0, [pc, #44]	; (800136c <MX_GPIO_Init+0x154>)
 800133e:	f001 fbb1 	bl	8002aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001342:	2380      	movs	r3, #128	; 0x80
 8001344:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001346:	2300      	movs	r3, #0
 8001348:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	4619      	mov	r1, r3
 8001354:	4805      	ldr	r0, [pc, #20]	; (800136c <MX_GPIO_Init+0x154>)
 8001356:	f001 fba5 	bl	8002aa4 <HAL_GPIO_Init>

}
 800135a:	bf00      	nop
 800135c:	3730      	adds	r7, #48	; 0x30
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40023800 	.word	0x40023800
 8001368:	40020400 	.word	0x40020400
 800136c:	40021800 	.word	0x40021800
 8001370:	40020800 	.word	0x40020800

08001374 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001378:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <MX_I2C1_Init+0x74>)
 800137a:	4a1c      	ldr	r2, [pc, #112]	; (80013ec <MX_I2C1_Init+0x78>)
 800137c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800137e:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <MX_I2C1_Init+0x74>)
 8001380:	4a1b      	ldr	r2, [pc, #108]	; (80013f0 <MX_I2C1_Init+0x7c>)
 8001382:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001384:	4b18      	ldr	r3, [pc, #96]	; (80013e8 <MX_I2C1_Init+0x74>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800138a:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <MX_I2C1_Init+0x74>)
 800138c:	2200      	movs	r2, #0
 800138e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <MX_I2C1_Init+0x74>)
 8001392:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001396:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001398:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <MX_I2C1_Init+0x74>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800139e:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <MX_I2C1_Init+0x74>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013a4:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <MX_I2C1_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013aa:	4b0f      	ldr	r3, [pc, #60]	; (80013e8 <MX_I2C1_Init+0x74>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013b0:	480d      	ldr	r0, [pc, #52]	; (80013e8 <MX_I2C1_Init+0x74>)
 80013b2:	f001 fd3d 	bl	8002e30 <HAL_I2C_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013bc:	f000 f8f6 	bl	80015ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013c0:	2100      	movs	r1, #0
 80013c2:	4809      	ldr	r0, [pc, #36]	; (80013e8 <MX_I2C1_Init+0x74>)
 80013c4:	f002 f97f 	bl	80036c6 <HAL_I2CEx_ConfigAnalogFilter>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80013ce:	f000 f8ed 	bl	80015ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013d2:	2100      	movs	r1, #0
 80013d4:	4804      	ldr	r0, [pc, #16]	; (80013e8 <MX_I2C1_Init+0x74>)
 80013d6:	f002 f9b2 	bl	800373e <HAL_I2CEx_ConfigDigitalFilter>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80013e0:	f000 f8e4 	bl	80015ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000468 	.word	0x20000468
 80013ec:	40005400 	.word	0x40005400
 80013f0:	000186a0 	.word	0x000186a0

080013f4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a19      	ldr	r2, [pc, #100]	; (8001478 <HAL_I2C_MspInit+0x84>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d12c      	bne.n	8001470 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <HAL_I2C_MspInit+0x88>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	4a17      	ldr	r2, [pc, #92]	; (800147c <HAL_I2C_MspInit+0x88>)
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	6313      	str	r3, [r2, #48]	; 0x30
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <HAL_I2C_MspInit+0x88>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001432:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001438:	2312      	movs	r3, #18
 800143a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001440:	2303      	movs	r3, #3
 8001442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001444:	2304      	movs	r3, #4
 8001446:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4619      	mov	r1, r3
 800144e:	480c      	ldr	r0, [pc, #48]	; (8001480 <HAL_I2C_MspInit+0x8c>)
 8001450:	f001 fb28 	bl	8002aa4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	4b08      	ldr	r3, [pc, #32]	; (800147c <HAL_I2C_MspInit+0x88>)
 800145a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800145c:	4a07      	ldr	r2, [pc, #28]	; (800147c <HAL_I2C_MspInit+0x88>)
 800145e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001462:	6413      	str	r3, [r2, #64]	; 0x40
 8001464:	4b05      	ldr	r3, [pc, #20]	; (800147c <HAL_I2C_MspInit+0x88>)
 8001466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001468:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001470:	bf00      	nop
 8001472:	3728      	adds	r7, #40	; 0x28
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40005400 	.word	0x40005400
 800147c:	40023800 	.word	0x40023800
 8001480:	40020400 	.word	0x40020400

08001484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001488:	f000 fbf6 	bl	8001c78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148c:	f000 f824 	bl	80014d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001490:	f7ff fec2 	bl	8001218 <MX_GPIO_Init>
  MX_ETH_Init();
 8001494:	f7ff fdac 	bl	8000ff0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001498:	f000 f9ee 	bl	8001878 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800149c:	f000 fa5e 	bl	800195c <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80014a0:	f7ff ff68 	bl	8001374 <MX_I2C1_Init>
  MX_ADC1_Init();
 80014a4:	f7ff fd0e 	bl	8000ec4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 80014a8:	2064      	movs	r0, #100	; 0x64
 80014aa:	f000 fc57 	bl	8001d5c <HAL_Delay>
    lcd_init();
 80014ae:	f000 fb06 	bl	8001abe <lcd_init>
//	          break;
//	      default:
//	          string = STR_NINGUNO;
//	          break;
//	      }
	  pag_opciones();
 80014b2:	f000 f881 	bl	80015b8 <pag_opciones>
	  pag_fila_cursor(OPCION_MOSTRAR_FECHA);
 80014b6:	2000      	movs	r0, #0
 80014b8:	f000 f896 	bl	80015e8 <pag_fila_cursor>
	  HAL_Delay(1000);
 80014bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014c0:	f000 fc4c 	bl	8001d5c <HAL_Delay>
	  pag_opciones();
 80014c4:	f000 f878 	bl	80015b8 <pag_opciones>
	  pag_fila_cursor(OPCION_MOSTRAR_TEMP);
 80014c8:	2001      	movs	r0, #1
 80014ca:	f000 f88d 	bl	80015e8 <pag_fila_cursor>
	  HAL_Delay(1000);
 80014ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014d2:	f000 fc43 	bl	8001d5c <HAL_Delay>
	  pag_opciones();
 80014d6:	e7ec      	b.n	80014b2 <main+0x2e>

080014d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b094      	sub	sp, #80	; 0x50
 80014dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014de:	f107 0320 	add.w	r3, r7, #32
 80014e2:	2230      	movs	r2, #48	; 0x30
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f004 fa4d 	bl	8005986 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ec:	f107 030c 	add.w	r3, r7, #12
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fc:	2300      	movs	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	4b28      	ldr	r3, [pc, #160]	; (80015a4 <SystemClock_Config+0xcc>)
 8001502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001504:	4a27      	ldr	r2, [pc, #156]	; (80015a4 <SystemClock_Config+0xcc>)
 8001506:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150a:	6413      	str	r3, [r2, #64]	; 0x40
 800150c:	4b25      	ldr	r3, [pc, #148]	; (80015a4 <SystemClock_Config+0xcc>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001518:	2300      	movs	r3, #0
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <SystemClock_Config+0xd0>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a21      	ldr	r2, [pc, #132]	; (80015a8 <SystemClock_Config+0xd0>)
 8001522:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <SystemClock_Config+0xd0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001534:	2301      	movs	r3, #1
 8001536:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001538:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153e:	2302      	movs	r3, #2
 8001540:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001542:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001546:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001548:	2304      	movs	r3, #4
 800154a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800154c:	23a8      	movs	r3, #168	; 0xa8
 800154e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001550:	2302      	movs	r3, #2
 8001552:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001554:	2307      	movs	r3, #7
 8001556:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001558:	f107 0320 	add.w	r3, r7, #32
 800155c:	4618      	mov	r0, r3
 800155e:	f002 fa4b 	bl	80039f8 <HAL_RCC_OscConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001568:	f000 f820 	bl	80015ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800156c:	230f      	movs	r3, #15
 800156e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001570:	2302      	movs	r3, #2
 8001572:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001578:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800157c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800157e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001582:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	2105      	movs	r1, #5
 800158a:	4618      	mov	r0, r3
 800158c:	f002 fcac 	bl	8003ee8 <HAL_RCC_ClockConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001596:	f000 f809 	bl	80015ac <Error_Handler>
  }
}
 800159a:	bf00      	nop
 800159c:	3750      	adds	r7, #80	; 0x50
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40007000 	.word	0x40007000

080015ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b0:	b672      	cpsid	i
}
 80015b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <Error_Handler+0x8>
	...

080015b8 <pag_opciones>:
#include "pantallas.h"

void pag_opciones(void){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
    /*
    |>Mostrar fecha  |
    | Mostrar temp   |
    */

	lcd_borrar();
 80015bc:	f000 fb51 	bl	8001c62 <lcd_borrar>
	lcd_pos_cursor(0, 1);
 80015c0:	2101      	movs	r1, #1
 80015c2:	2000      	movs	r0, #0
 80015c4:	f000 fb2d 	bl	8001c22 <lcd_pos_cursor>
    lcd_enviar_cadena(MSJ_MOSTRAR_FECHA);
 80015c8:	4805      	ldr	r0, [pc, #20]	; (80015e0 <pag_opciones+0x28>)
 80015ca:	f000 fb15 	bl	8001bf8 <lcd_enviar_cadena>
    lcd_pos_cursor(1, 1);
 80015ce:	2101      	movs	r1, #1
 80015d0:	2001      	movs	r0, #1
 80015d2:	f000 fb26 	bl	8001c22 <lcd_pos_cursor>
    lcd_enviar_cadena(MSJ_MOSTRAR_TEMP);
 80015d6:	4803      	ldr	r0, [pc, #12]	; (80015e4 <pag_opciones+0x2c>)
 80015d8:	f000 fb0e 	bl	8001bf8 <lcd_enviar_cadena>
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	08007840 	.word	0x08007840
 80015e4:	08007850 	.word	0x08007850

080015e8 <pag_fila_cursor>:

void pag_fila_cursor(uint8_t opcion){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
    switch (opcion){
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d002      	beq.n	80015fe <pag_fila_cursor+0x16>
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d005      	beq.n	8001608 <pag_fila_cursor+0x20>
 80015fc:	e009      	b.n	8001612 <pag_fila_cursor+0x2a>
        case OPCION_MOSTRAR_FECHA:
        	lcd_pos_cursor(0, 0);
 80015fe:	2100      	movs	r1, #0
 8001600:	2000      	movs	r0, #0
 8001602:	f000 fb0e 	bl	8001c22 <lcd_pos_cursor>
            break;
 8001606:	e004      	b.n	8001612 <pag_fila_cursor+0x2a>
        case OPCION_MOSTRAR_TEMP:
        	lcd_pos_cursor(1, 0);
 8001608:	2100      	movs	r1, #0
 800160a:	2001      	movs	r0, #1
 800160c:	f000 fb09 	bl	8001c22 <lcd_pos_cursor>
            break;
 8001610:	bf00      	nop
    }
    lcd_enviar_cadena(CHAR_CURSOR);
 8001612:	4803      	ldr	r0, [pc, #12]	; (8001620 <pag_fila_cursor+0x38>)
 8001614:	f000 faf0 	bl	8001bf8 <lcd_enviar_cadena>
}
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	08007860 	.word	0x08007860

08001624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <HAL_MspInit+0x4c>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	4a0f      	ldr	r2, [pc, #60]	; (8001670 <HAL_MspInit+0x4c>)
 8001634:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001638:	6453      	str	r3, [r2, #68]	; 0x44
 800163a:	4b0d      	ldr	r3, [pc, #52]	; (8001670 <HAL_MspInit+0x4c>)
 800163c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	603b      	str	r3, [r7, #0]
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <HAL_MspInit+0x4c>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a08      	ldr	r2, [pc, #32]	; (8001670 <HAL_MspInit+0x4c>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_MspInit+0x4c>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	603b      	str	r3, [r7, #0]
 8001660:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800

08001674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001678:	e7fe      	b.n	8001678 <NMI_Handler+0x4>

0800167a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800167a:	b480      	push	{r7}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800167e:	e7fe      	b.n	800167e <HardFault_Handler+0x4>

08001680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001684:	e7fe      	b.n	8001684 <MemManage_Handler+0x4>

08001686 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001686:	b480      	push	{r7}
 8001688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800168a:	e7fe      	b.n	800168a <BusFault_Handler+0x4>

0800168c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001690:	e7fe      	b.n	8001690 <UsageFault_Handler+0x4>

08001692 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c0:	f000 fb2c 	bl	8001d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return 1;
 80016cc:	2301      	movs	r3, #1
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_kill>:

int _kill(int pid, int sig)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016e2:	f004 f9a3 	bl	8005a2c <__errno>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2216      	movs	r2, #22
 80016ea:	601a      	str	r2, [r3, #0]
  return -1;
 80016ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <_exit>:

void _exit (int status)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001700:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ffe7 	bl	80016d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800170a:	e7fe      	b.n	800170a <_exit+0x12>

0800170c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	e00a      	b.n	8001734 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800171e:	f3af 8000 	nop.w
 8001722:	4601      	mov	r1, r0
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	60ba      	str	r2, [r7, #8]
 800172a:	b2ca      	uxtb	r2, r1
 800172c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	3301      	adds	r3, #1
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	697a      	ldr	r2, [r7, #20]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	429a      	cmp	r2, r3
 800173a:	dbf0      	blt.n	800171e <_read+0x12>
  }

  return len;
 800173c:	687b      	ldr	r3, [r7, #4]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b086      	sub	sp, #24
 800174a:	af00      	add	r7, sp, #0
 800174c:	60f8      	str	r0, [r7, #12]
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
 8001756:	e009      	b.n	800176c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	60ba      	str	r2, [r7, #8]
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	3301      	adds	r3, #1
 800176a:	617b      	str	r3, [r7, #20]
 800176c:	697a      	ldr	r2, [r7, #20]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	429a      	cmp	r2, r3
 8001772:	dbf1      	blt.n	8001758 <_write+0x12>
  }
  return len;
 8001774:	687b      	ldr	r3, [r7, #4]
}
 8001776:	4618      	mov	r0, r3
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <_close>:

int _close(int file)
{
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
 800179e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017a6:	605a      	str	r2, [r3, #4]
  return 0;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <_isatty>:

int _isatty(int file)
{
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017be:	2301      	movs	r3, #1
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	370c      	adds	r7, #12
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f0:	4a14      	ldr	r2, [pc, #80]	; (8001844 <_sbrk+0x5c>)
 80017f2:	4b15      	ldr	r3, [pc, #84]	; (8001848 <_sbrk+0x60>)
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017fc:	4b13      	ldr	r3, [pc, #76]	; (800184c <_sbrk+0x64>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d102      	bne.n	800180a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001804:	4b11      	ldr	r3, [pc, #68]	; (800184c <_sbrk+0x64>)
 8001806:	4a12      	ldr	r2, [pc, #72]	; (8001850 <_sbrk+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180a:	4b10      	ldr	r3, [pc, #64]	; (800184c <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	429a      	cmp	r2, r3
 8001816:	d207      	bcs.n	8001828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001818:	f004 f908 	bl	8005a2c <__errno>
 800181c:	4603      	mov	r3, r0
 800181e:	220c      	movs	r2, #12
 8001820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001822:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001826:	e009      	b.n	800183c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <_sbrk+0x64>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	4a05      	ldr	r2, [pc, #20]	; (800184c <_sbrk+0x64>)
 8001838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183a:	68fb      	ldr	r3, [r7, #12]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20030000 	.word	0x20030000
 8001848:	00000400 	.word	0x00000400
 800184c:	200004bc 	.word	0x200004bc
 8001850:	20000b60 	.word	0x20000b60

08001854 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001858:	4b06      	ldr	r3, [pc, #24]	; (8001874 <SystemInit+0x20>)
 800185a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800185e:	4a05      	ldr	r2, [pc, #20]	; (8001874 <SystemInit+0x20>)
 8001860:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001864:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 800187e:	4a12      	ldr	r2, [pc, #72]	; (80018c8 <MX_USART3_UART_Init+0x50>)
 8001880:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 8001884:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001888:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800189c:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 800189e:	220c      	movs	r2, #12
 80018a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a2:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <MX_USART3_UART_Init+0x4c>)
 80018b0:	f002 fd3a 	bl	8004328 <HAL_UART_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018ba:	f7ff fe77 	bl	80015ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200004c0 	.word	0x200004c0
 80018c8:	40004800 	.word	0x40004800

080018cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	; 0x28
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a19      	ldr	r2, [pc, #100]	; (8001950 <HAL_UART_MspInit+0x84>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d12c      	bne.n	8001948 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	4b18      	ldr	r3, [pc, #96]	; (8001954 <HAL_UART_MspInit+0x88>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	4a17      	ldr	r2, [pc, #92]	; (8001954 <HAL_UART_MspInit+0x88>)
 80018f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018fc:	6413      	str	r3, [r2, #64]	; 0x40
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <HAL_UART_MspInit+0x88>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <HAL_UART_MspInit+0x88>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a10      	ldr	r2, [pc, #64]	; (8001954 <HAL_UART_MspInit+0x88>)
 8001914:	f043 0308 	orr.w	r3, r3, #8
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <HAL_UART_MspInit+0x88>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0308 	and.w	r3, r3, #8
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001926:	f44f 7340 	mov.w	r3, #768	; 0x300
 800192a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192c:	2302      	movs	r3, #2
 800192e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001934:	2303      	movs	r3, #3
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001938:	2307      	movs	r3, #7
 800193a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4619      	mov	r1, r3
 8001942:	4805      	ldr	r0, [pc, #20]	; (8001958 <HAL_UART_MspInit+0x8c>)
 8001944:	f001 f8ae 	bl	8002aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001948:	bf00      	nop
 800194a:	3728      	adds	r7, #40	; 0x28
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40004800 	.word	0x40004800
 8001954:	40023800 	.word	0x40023800
 8001958:	40020c00 	.word	0x40020c00

0800195c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001960:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001962:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001966:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001968:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800196a:	2204      	movs	r2, #4
 800196c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800196e:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001970:	2202      	movs	r2, #2
 8001972:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001974:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800197c:	2202      	movs	r2, #2
 800197e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001982:	2201      	movs	r2, #1
 8001984:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001986:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001988:	2200      	movs	r2, #0
 800198a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800198c:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800198e:	2200      	movs	r2, #0
 8001990:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001992:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001994:	2201      	movs	r2, #1
 8001996:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800199a:	2200      	movs	r2, #0
 800199c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800199e:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019a0:	f001 ff0c 	bl	80037bc <HAL_PCD_Init>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80019aa:	f7ff fdff 	bl	80015ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000504 	.word	0x20000504

080019b8 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019d8:	d13f      	bne.n	8001a5a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a20      	ldr	r2, [pc, #128]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b1e      	ldr	r3, [pc, #120]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80019f6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a08:	230a      	movs	r3, #10
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4619      	mov	r1, r3
 8001a12:	4815      	ldr	r0, [pc, #84]	; (8001a68 <HAL_PCD_MspInit+0xb0>)
 8001a14:	f001 f846 	bl	8002aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	480e      	ldr	r0, [pc, #56]	; (8001a68 <HAL_PCD_MspInit+0xb0>)
 8001a2e:	f001 f839 	bl	8002aa4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 8001a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a36:	4a0b      	ldr	r2, [pc, #44]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 8001a38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a3c:	6353      	str	r3, [r2, #52]	; 0x34
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	4a07      	ldr	r2, [pc, #28]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 8001a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4e:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <HAL_PCD_MspInit+0xac>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	; 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40020000 	.word	0x40020000

08001a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a70:	480d      	ldr	r0, [pc, #52]	; (8001aa8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a72:	490e      	ldr	r1, [pc, #56]	; (8001aac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a74:	4a0e      	ldr	r2, [pc, #56]	; (8001ab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a78:	e002      	b.n	8001a80 <LoopCopyDataInit>

08001a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7e:	3304      	adds	r3, #4

08001a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a84:	d3f9      	bcc.n	8001a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a86:	4a0b      	ldr	r2, [pc, #44]	; (8001ab4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a88:	4c0b      	ldr	r4, [pc, #44]	; (8001ab8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a8c:	e001      	b.n	8001a92 <LoopFillZerobss>

08001a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a90:	3204      	adds	r2, #4

08001a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a94:	d3fb      	bcc.n	8001a8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a96:	f7ff fedd 	bl	8001854 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a9a:	f003 ffcd 	bl	8005a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a9e:	f7ff fcf1 	bl	8001484 <main>
  bx  lr    
 8001aa2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001aa4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aac:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ab0:	08007bfc 	.word	0x08007bfc
  ldr r2, =_sbss
 8001ab4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ab8:	20000b60 	.word	0x20000b60

08001abc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001abc:	e7fe      	b.n	8001abc <ADC_IRQHandler>

08001abe <lcd_init>:
#include <API_lcd.h>

void lcd_init (void){
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	af00      	add	r7, sp, #0
    // Inicializacin para 4 bit
    HAL_Delay(50);  // Esperar >40ms
 8001ac2:	2032      	movs	r0, #50	; 0x32
 8001ac4:	f000 f94a 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (INIT_CMD);
 8001ac8:	2030      	movs	r0, #48	; 0x30
 8001aca:	f000 f835 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(5);  // Esperar >4.1ms
 8001ace:	2005      	movs	r0, #5
 8001ad0:	f000 f944 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (INIT_CMD);
 8001ad4:	2030      	movs	r0, #48	; 0x30
 8001ad6:	f000 f82f 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(1);  // Esperar >100us
 8001ada:	2001      	movs	r0, #1
 8001adc:	f000 f93e 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (INIT_CMD);
 8001ae0:	2030      	movs	r0, #48	; 0x30
 8001ae2:	f000 f829 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(10);
 8001ae6:	200a      	movs	r0, #10
 8001ae8:	f000 f938 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (MODO_4BIT);
 8001aec:	2020      	movs	r0, #32
 8001aee:	f000 f823 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(10);
 8001af2:	200a      	movs	r0, #10
 8001af4:	f000 f932 	bl	8001d5c <HAL_Delay>

  // dislay initialisation
    lcd_enviar_comando (FUNCTION_SET); // FDL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001af8:	2028      	movs	r0, #40	; 0x28
 8001afa:	f000 f81d 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(1);
 8001afe:	2001      	movs	r0, #1
 8001b00:	f000 f92c 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (LCD_OFF); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001b04:	2008      	movs	r0, #8
 8001b06:	f000 f817 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(1);
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 f926 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (CLEAR_LCD);  // clear display
 8001b10:	2001      	movs	r0, #1
 8001b12:	f000 f811 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(1);
 8001b16:	2001      	movs	r0, #1
 8001b18:	f000 f920 	bl	8001d5c <HAL_Delay>
    HAL_Delay(1);
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	f000 f91d 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (ENTRY_MODE_SET); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001b22:	2006      	movs	r0, #6
 8001b24:	f000 f808 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(1);
 8001b28:	2001      	movs	r0, #1
 8001b2a:	f000 f917 	bl	8001d5c <HAL_Delay>
    lcd_enviar_comando (BLINK_CURSOR); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001b2e:	200c      	movs	r0, #12
 8001b30:	f000 f802 	bl	8001b38 <lcd_enviar_comando>
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <lcd_enviar_comando>:

void lcd_enviar_comando (char cmd){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af02      	add	r7, sp, #8
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
    uint8_t data_t[4];
    data_u = (cmd&0xf0);
 8001b42:	79fb      	ldrb	r3, [r7, #7]
 8001b44:	f023 030f 	bic.w	r3, r3, #15
 8001b48:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd<<4)&0xf0);
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	011b      	lsls	r3, r3, #4
 8001b4e:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	f043 030c 	orr.w	r3, r3, #12
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u|0x08;  //en=0, rs=0
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	f043 0308 	orr.w	r3, r3, #8
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001b64:	7bbb      	ldrb	r3, [r7, #14]
 8001b66:	f043 030c 	orr.w	r3, r3, #12
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l|0x08;  //en=0, rs=0
 8001b6e:	7bbb      	ldrb	r3, [r7, #14]
 8001b70:	f043 0308 	orr.w	r3, r3, #8
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001b78:	f107 0208 	add.w	r2, r7, #8
 8001b7c:	2364      	movs	r3, #100	; 0x64
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	2304      	movs	r3, #4
 8001b82:	214e      	movs	r1, #78	; 0x4e
 8001b84:	4803      	ldr	r0, [pc, #12]	; (8001b94 <lcd_enviar_comando+0x5c>)
 8001b86:	f001 fa97 	bl	80030b8 <HAL_I2C_Master_Transmit>
}
 8001b8a:	bf00      	nop
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000468 	.word	0x20000468

08001b98 <lcd_enviar_dato>:


void lcd_enviar_dato (char dato){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af02      	add	r7, sp, #8
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (dato&0xf0);
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	f023 030f 	bic.w	r3, r3, #15
 8001ba8:	73fb      	strb	r3, [r7, #15]
    data_l = ((dato<<4)&0xf0);
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	f043 030d 	orr.w	r3, r3, #13
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u|0x09;  //en=0, rs=1
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	f043 0309 	orr.w	r3, r3, #9
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001bc4:	7bbb      	ldrb	r3, [r7, #14]
 8001bc6:	f043 030d 	orr.w	r3, r3, #13
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l|0x09;  //en=0, rs=1
 8001bce:	7bbb      	ldrb	r3, [r7, #14]
 8001bd0:	f043 0309 	orr.w	r3, r3, #9
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001bd8:	f107 0208 	add.w	r2, r7, #8
 8001bdc:	2364      	movs	r3, #100	; 0x64
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	2304      	movs	r3, #4
 8001be2:	214e      	movs	r1, #78	; 0x4e
 8001be4:	4803      	ldr	r0, [pc, #12]	; (8001bf4 <lcd_enviar_dato+0x5c>)
 8001be6:	f001 fa67 	bl	80030b8 <HAL_I2C_Master_Transmit>
}
 8001bea:	bf00      	nop
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000468 	.word	0x20000468

08001bf8 <lcd_enviar_cadena>:
void lcd_enviar_cadena (char *str){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    while (*str) lcd_enviar_dato (*str++);
 8001c00:	e006      	b.n	8001c10 <lcd_enviar_cadena+0x18>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	1c5a      	adds	r2, r3, #1
 8001c06:	607a      	str	r2, [r7, #4]
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ffc4 	bl	8001b98 <lcd_enviar_dato>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f4      	bne.n	8001c02 <lcd_enviar_cadena+0xa>
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <lcd_pos_cursor>:

void lcd_pos_cursor(uint8_t fil, uint8_t col){
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	4603      	mov	r3, r0
 8001c2a:	460a      	mov	r2, r1
 8001c2c:	71fb      	strb	r3, [r7, #7]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	71bb      	strb	r3, [r7, #6]
    switch (fil){
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <lcd_pos_cursor+0x1c>
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d005      	beq.n	8001c48 <lcd_pos_cursor+0x26>
 8001c3c:	e009      	b.n	8001c52 <lcd_pos_cursor+0x30>
        case 0:
            col |= 0x80;
 8001c3e:	79bb      	ldrb	r3, [r7, #6]
 8001c40:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c44:	71bb      	strb	r3, [r7, #6]
            break;
 8001c46:	e004      	b.n	8001c52 <lcd_pos_cursor+0x30>
        case 1:
            col |= 0xC0;
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001c4e:	71bb      	strb	r3, [r7, #6]
            break;
 8001c50:	bf00      	nop
    }
    lcd_enviar_comando(col);
 8001c52:	79bb      	ldrb	r3, [r7, #6]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff6f 	bl	8001b38 <lcd_enviar_comando>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <lcd_borrar>:

void lcd_borrar(void){
 8001c62:	b580      	push	{r7, lr}
 8001c64:	af00      	add	r7, sp, #0
	lcd_enviar_comando(CLEAR_LCD);
 8001c66:	2001      	movs	r0, #1
 8001c68:	f7ff ff66 	bl	8001b38 <lcd_enviar_comando>
    HAL_Delay(5);
 8001c6c:	2005      	movs	r0, #5
 8001c6e:	f000 f875 	bl	8001d5c <HAL_Delay>

}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c7c:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <HAL_Init+0x40>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a0d      	ldr	r2, [pc, #52]	; (8001cb8 <HAL_Init+0x40>)
 8001c82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c88:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <HAL_Init+0x40>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <HAL_Init+0x40>)
 8001c8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <HAL_Init+0x40>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a07      	ldr	r2, [pc, #28]	; (8001cb8 <HAL_Init+0x40>)
 8001c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	f000 fba3 	bl	80023ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f000 f808 	bl	8001cbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cac:	f7ff fcba 	bl	8001624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40023c00 	.word	0x40023c00

08001cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <HAL_InitTick+0x54>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <HAL_InitTick+0x58>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 fbad 	bl	800243a <HAL_SYSTICK_Config>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e00e      	b.n	8001d08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b0f      	cmp	r3, #15
 8001cee:	d80a      	bhi.n	8001d06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cf8:	f000 fb83 	bl	8002402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cfc:	4a06      	ldr	r2, [pc, #24]	; (8001d18 <HAL_InitTick+0x5c>)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
 8001d04:	e000      	b.n	8001d08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000000 	.word	0x20000000
 8001d14:	20000008 	.word	0x20000008
 8001d18:	20000004 	.word	0x20000004

08001d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <HAL_IncTick+0x20>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <HAL_IncTick+0x24>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	4a04      	ldr	r2, [pc, #16]	; (8001d40 <HAL_IncTick+0x24>)
 8001d2e:	6013      	str	r3, [r2, #0]
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000008 	.word	0x20000008
 8001d40:	20000a10 	.word	0x20000a10

08001d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return uwTick;
 8001d48:	4b03      	ldr	r3, [pc, #12]	; (8001d58 <HAL_GetTick+0x14>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	20000a10 	.word	0x20000a10

08001d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d64:	f7ff ffee 	bl	8001d44 <HAL_GetTick>
 8001d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d74:	d005      	beq.n	8001d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <HAL_Delay+0x44>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d82:	bf00      	nop
 8001d84:	f7ff ffde 	bl	8001d44 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d8f7      	bhi.n	8001d84 <HAL_Delay+0x28>
  {
  }
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000008 	.word	0x20000008

08001da4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e033      	b.n	8001e22 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d109      	bne.n	8001dd6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7ff f8d0 	bl	8000f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	f003 0310 	and.w	r3, r3, #16
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d118      	bne.n	8001e14 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dea:	f023 0302 	bic.w	r3, r3, #2
 8001dee:	f043 0202 	orr.w	r2, r3, #2
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f94a 	bl	8002090 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f023 0303 	bic.w	r3, r3, #3
 8001e0a:	f043 0201 	orr.w	r2, r3, #1
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
 8001e12:	e001      	b.n	8001e18 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d101      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x1c>
 8001e44:	2302      	movs	r3, #2
 8001e46:	e113      	b.n	8002070 <HAL_ADC_ConfigChannel+0x244>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b09      	cmp	r3, #9
 8001e56:	d925      	bls.n	8001ea4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	68d9      	ldr	r1, [r3, #12]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	4613      	mov	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	3b1e      	subs	r3, #30
 8001e6e:	2207      	movs	r2, #7
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43da      	mvns	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	400a      	ands	r2, r1
 8001e7c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68d9      	ldr	r1, [r3, #12]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	4618      	mov	r0, r3
 8001e90:	4603      	mov	r3, r0
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4403      	add	r3, r0
 8001e96:	3b1e      	subs	r3, #30
 8001e98:	409a      	lsls	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	e022      	b.n	8001eea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6919      	ldr	r1, [r3, #16]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	2207      	movs	r2, #7
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6919      	ldr	r1, [r3, #16]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	4618      	mov	r0, r3
 8001eda:	4603      	mov	r3, r0
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4403      	add	r3, r0
 8001ee0:	409a      	lsls	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b06      	cmp	r3, #6
 8001ef0:	d824      	bhi.n	8001f3c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	3b05      	subs	r3, #5
 8001f04:	221f      	movs	r2, #31
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43da      	mvns	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	400a      	ands	r2, r1
 8001f12:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4618      	mov	r0, r3
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3b05      	subs	r3, #5
 8001f2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	430a      	orrs	r2, r1
 8001f38:	635a      	str	r2, [r3, #52]	; 0x34
 8001f3a:	e04c      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b0c      	cmp	r3, #12
 8001f42:	d824      	bhi.n	8001f8e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	3b23      	subs	r3, #35	; 0x23
 8001f56:	221f      	movs	r2, #31
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43da      	mvns	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	400a      	ands	r2, r1
 8001f64:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	4618      	mov	r0, r3
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3b23      	subs	r3, #35	; 0x23
 8001f80:	fa00 f203 	lsl.w	r2, r0, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f8c:	e023      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	3b41      	subs	r3, #65	; 0x41
 8001fa0:	221f      	movs	r2, #31
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	43da      	mvns	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	400a      	ands	r2, r1
 8001fae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	3b41      	subs	r3, #65	; 0x41
 8001fca:	fa00 f203 	lsl.w	r2, r0, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fd6:	4b29      	ldr	r3, [pc, #164]	; (800207c <HAL_ADC_ConfigChannel+0x250>)
 8001fd8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a28      	ldr	r2, [pc, #160]	; (8002080 <HAL_ADC_ConfigChannel+0x254>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d10f      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x1d8>
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b12      	cmp	r3, #18
 8001fea:	d10b      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1d      	ldr	r2, [pc, #116]	; (8002080 <HAL_ADC_ConfigChannel+0x254>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d12b      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x23a>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a1c      	ldr	r2, [pc, #112]	; (8002084 <HAL_ADC_ConfigChannel+0x258>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d003      	beq.n	8002020 <HAL_ADC_ConfigChannel+0x1f4>
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b11      	cmp	r3, #17
 800201e:	d122      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a11      	ldr	r2, [pc, #68]	; (8002084 <HAL_ADC_ConfigChannel+0x258>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d111      	bne.n	8002066 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002042:	4b11      	ldr	r3, [pc, #68]	; (8002088 <HAL_ADC_ConfigChannel+0x25c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a11      	ldr	r2, [pc, #68]	; (800208c <HAL_ADC_ConfigChannel+0x260>)
 8002048:	fba2 2303 	umull	r2, r3, r2, r3
 800204c:	0c9a      	lsrs	r2, r3, #18
 800204e:	4613      	mov	r3, r2
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4413      	add	r3, r2
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002058:	e002      	b.n	8002060 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	3b01      	subs	r3, #1
 800205e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f9      	bne.n	800205a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	40012300 	.word	0x40012300
 8002080:	40012000 	.word	0x40012000
 8002084:	10000012 	.word	0x10000012
 8002088:	20000000 	.word	0x20000000
 800208c:	431bde83 	.word	0x431bde83

08002090 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002098:	4b79      	ldr	r3, [pc, #484]	; (8002280 <ADC_Init+0x1f0>)
 800209a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	431a      	orrs	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6859      	ldr	r1, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	021a      	lsls	r2, r3, #8
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80020e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6859      	ldr	r1, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800210a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6899      	ldr	r1, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	430a      	orrs	r2, r1
 800211c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	4a58      	ldr	r2, [pc, #352]	; (8002284 <ADC_Init+0x1f4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d022      	beq.n	800216e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002136:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6899      	ldr	r1, [r3, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002158:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6899      	ldr	r1, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	e00f      	b.n	800218e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800217c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800218c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f022 0202 	bic.w	r2, r2, #2
 800219c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6899      	ldr	r1, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7e1b      	ldrb	r3, [r3, #24]
 80021a8:	005a      	lsls	r2, r3, #1
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01b      	beq.n	80021f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80021da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6859      	ldr	r1, [r3, #4]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	3b01      	subs	r3, #1
 80021e8:	035a      	lsls	r2, r3, #13
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	e007      	b.n	8002204 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002202:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002212:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	3b01      	subs	r3, #1
 8002220:	051a      	lsls	r2, r3, #20
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002238:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6899      	ldr	r1, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002246:	025a      	lsls	r2, r3, #9
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800225e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6899      	ldr	r1, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	029a      	lsls	r2, r3, #10
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	609a      	str	r2, [r3, #8]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	40012300 	.word	0x40012300
 8002284:	0f000001 	.word	0x0f000001

08002288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022a4:	4013      	ands	r3, r2
 80022a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ba:	4a04      	ldr	r2, [pc, #16]	; (80022cc <__NVIC_SetPriorityGrouping+0x44>)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	60d3      	str	r3, [r2, #12]
}
 80022c0:	bf00      	nop
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <__NVIC_GetPriorityGrouping+0x18>)
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	f003 0307 	and.w	r3, r3, #7
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	6039      	str	r1, [r7, #0]
 80022f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	db0a      	blt.n	8002316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	b2da      	uxtb	r2, r3
 8002304:	490c      	ldr	r1, [pc, #48]	; (8002338 <__NVIC_SetPriority+0x4c>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	0112      	lsls	r2, r2, #4
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	440b      	add	r3, r1
 8002310:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002314:	e00a      	b.n	800232c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	b2da      	uxtb	r2, r3
 800231a:	4908      	ldr	r1, [pc, #32]	; (800233c <__NVIC_SetPriority+0x50>)
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	f003 030f 	and.w	r3, r3, #15
 8002322:	3b04      	subs	r3, #4
 8002324:	0112      	lsls	r2, r2, #4
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	440b      	add	r3, r1
 800232a:	761a      	strb	r2, [r3, #24]
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000e100 	.word	0xe000e100
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002340:	b480      	push	{r7}
 8002342:	b089      	sub	sp, #36	; 0x24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f1c3 0307 	rsb	r3, r3, #7
 800235a:	2b04      	cmp	r3, #4
 800235c:	bf28      	it	cs
 800235e:	2304      	movcs	r3, #4
 8002360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	3304      	adds	r3, #4
 8002366:	2b06      	cmp	r3, #6
 8002368:	d902      	bls.n	8002370 <NVIC_EncodePriority+0x30>
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	3b03      	subs	r3, #3
 800236e:	e000      	b.n	8002372 <NVIC_EncodePriority+0x32>
 8002370:	2300      	movs	r3, #0
 8002372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002374:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43da      	mvns	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	401a      	ands	r2, r3
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002388:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	fa01 f303 	lsl.w	r3, r1, r3
 8002392:	43d9      	mvns	r1, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002398:	4313      	orrs	r3, r2
         );
}
 800239a:	4618      	mov	r0, r3
 800239c:	3724      	adds	r7, #36	; 0x24
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023b8:	d301      	bcc.n	80023be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ba:	2301      	movs	r3, #1
 80023bc:	e00f      	b.n	80023de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023be:	4a0a      	ldr	r2, [pc, #40]	; (80023e8 <SysTick_Config+0x40>)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023c6:	210f      	movs	r1, #15
 80023c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023cc:	f7ff ff8e 	bl	80022ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <SysTick_Config+0x40>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023d6:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <SysTick_Config+0x40>)
 80023d8:	2207      	movs	r2, #7
 80023da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	e000e010 	.word	0xe000e010

080023ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff ff47 	bl	8002288 <__NVIC_SetPriorityGrouping>
}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002402:	b580      	push	{r7, lr}
 8002404:	b086      	sub	sp, #24
 8002406:	af00      	add	r7, sp, #0
 8002408:	4603      	mov	r3, r0
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002414:	f7ff ff5c 	bl	80022d0 <__NVIC_GetPriorityGrouping>
 8002418:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	6978      	ldr	r0, [r7, #20]
 8002420:	f7ff ff8e 	bl	8002340 <NVIC_EncodePriority>
 8002424:	4602      	mov	r2, r0
 8002426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800242a:	4611      	mov	r1, r2
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff5d 	bl	80022ec <__NVIC_SetPriority>
}
 8002432:	bf00      	nop
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7ff ffb0 	bl	80023a8 <SysTick_Config>
 8002448:	4603      	mov	r3, r0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e06c      	b.n	8002540 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800246c:	2b00      	cmp	r3, #0
 800246e:	d106      	bne.n	800247e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2223      	movs	r2, #35	; 0x23
 8002474:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f7fe fe07 	bl	800108c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	60bb      	str	r3, [r7, #8]
 8002482:	4b31      	ldr	r3, [pc, #196]	; (8002548 <HAL_ETH_Init+0xf4>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	4a30      	ldr	r2, [pc, #192]	; (8002548 <HAL_ETH_Init+0xf4>)
 8002488:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800248c:	6453      	str	r3, [r2, #68]	; 0x44
 800248e:	4b2e      	ldr	r3, [pc, #184]	; (8002548 <HAL_ETH_Init+0xf4>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800249a:	4b2c      	ldr	r3, [pc, #176]	; (800254c <HAL_ETH_Init+0xf8>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	4a2b      	ldr	r2, [pc, #172]	; (800254c <HAL_ETH_Init+0xf8>)
 80024a0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80024a4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80024a6:	4b29      	ldr	r3, [pc, #164]	; (800254c <HAL_ETH_Init+0xf8>)
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	4927      	ldr	r1, [pc, #156]	; (800254c <HAL_ETH_Init+0xf8>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80024b4:	4b25      	ldr	r3, [pc, #148]	; (800254c <HAL_ETH_Init+0xf8>)
 80024b6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	6812      	ldr	r2, [r2, #0]
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80024ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024d0:	f7ff fc38 	bl	8001d44 <HAL_GetTick>
 80024d4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80024d6:	e011      	b.n	80024fc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80024d8:	f7ff fc34 	bl	8001d44 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80024e6:	d909      	bls.n	80024fc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2204      	movs	r2, #4
 80024ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	22e0      	movs	r2, #224	; 0xe0
 80024f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e021      	b.n	8002540 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1e4      	bne.n	80024d8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f958 	bl	80027c4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f9ff 	bl	8002918 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 fa55 	bl	80029ca <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	461a      	mov	r2, r3
 8002526:	2100      	movs	r1, #0
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f000 f9bd 	bl	80028a8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2210      	movs	r2, #16
 800253a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40023800 	.word	0x40023800
 800254c:	40013800 	.word	0x40013800

08002550 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	4b51      	ldr	r3, [pc, #324]	; (80026ac <ETH_SetMACConfig+0x15c>)
 8002566:	4013      	ands	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	7c1b      	ldrb	r3, [r3, #16]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d102      	bne.n	8002578 <ETH_SetMACConfig+0x28>
 8002572:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002576:	e000      	b.n	800257a <ETH_SetMACConfig+0x2a>
 8002578:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	7c5b      	ldrb	r3, [r3, #17]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d102      	bne.n	8002588 <ETH_SetMACConfig+0x38>
 8002582:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002586:	e000      	b.n	800258a <ETH_SetMACConfig+0x3a>
 8002588:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800258a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002590:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	7fdb      	ldrb	r3, [r3, #31]
 8002596:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002598:	431a      	orrs	r2, r3
                        macconf->Speed |
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800259e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	7f92      	ldrb	r2, [r2, #30]
 80025a4:	2a00      	cmp	r2, #0
 80025a6:	d102      	bne.n	80025ae <ETH_SetMACConfig+0x5e>
 80025a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025ac:	e000      	b.n	80025b0 <ETH_SetMACConfig+0x60>
 80025ae:	2200      	movs	r2, #0
                        macconf->Speed |
 80025b0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	7f1b      	ldrb	r3, [r3, #28]
 80025b6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80025b8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80025be:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	791b      	ldrb	r3, [r3, #4]
 80025c4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80025c6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80025c8:	683a      	ldr	r2, [r7, #0]
 80025ca:	f892 2020 	ldrb.w	r2, [r2, #32]
 80025ce:	2a00      	cmp	r2, #0
 80025d0:	d102      	bne.n	80025d8 <ETH_SetMACConfig+0x88>
 80025d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025d6:	e000      	b.n	80025da <ETH_SetMACConfig+0x8a>
 80025d8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80025da:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	7bdb      	ldrb	r3, [r3, #15]
 80025e0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80025e2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80025e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80025f0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80025f2:	4313      	orrs	r3, r2
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800260a:	2001      	movs	r0, #1
 800260c:	f7ff fba6 	bl	8001d5c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002626:	4013      	ands	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800262e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002636:	2a00      	cmp	r2, #0
 8002638:	d101      	bne.n	800263e <ETH_SetMACConfig+0xee>
 800263a:	2280      	movs	r2, #128	; 0x80
 800263c:	e000      	b.n	8002640 <ETH_SetMACConfig+0xf0>
 800263e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002640:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002646:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800264e:	2a01      	cmp	r2, #1
 8002650:	d101      	bne.n	8002656 <ETH_SetMACConfig+0x106>
 8002652:	2208      	movs	r2, #8
 8002654:	e000      	b.n	8002658 <ETH_SetMACConfig+0x108>
 8002656:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002658:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002660:	2a01      	cmp	r2, #1
 8002662:	d101      	bne.n	8002668 <ETH_SetMACConfig+0x118>
 8002664:	2204      	movs	r2, #4
 8002666:	e000      	b.n	800266a <ETH_SetMACConfig+0x11a>
 8002668:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800266a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002672:	2a01      	cmp	r2, #1
 8002674:	d101      	bne.n	800267a <ETH_SetMACConfig+0x12a>
 8002676:	2202      	movs	r2, #2
 8002678:	e000      	b.n	800267c <ETH_SetMACConfig+0x12c>
 800267a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800267c:	4313      	orrs	r3, r2
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	4313      	orrs	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002694:	2001      	movs	r0, #1
 8002696:	f7ff fb61 	bl	8001d5c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	619a      	str	r2, [r3, #24]
}
 80026a2:	bf00      	nop
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	ff20810f 	.word	0xff20810f

080026b0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	4b3d      	ldr	r3, [pc, #244]	; (80027c0 <ETH_SetDMAConfig+0x110>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	7b1b      	ldrb	r3, [r3, #12]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d102      	bne.n	80026dc <ETH_SetDMAConfig+0x2c>
 80026d6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80026da:	e000      	b.n	80026de <ETH_SetDMAConfig+0x2e>
 80026dc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	7b5b      	ldrb	r3, [r3, #13]
 80026e2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80026e4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80026e6:	683a      	ldr	r2, [r7, #0]
 80026e8:	7f52      	ldrb	r2, [r2, #29]
 80026ea:	2a00      	cmp	r2, #0
 80026ec:	d102      	bne.n	80026f4 <ETH_SetDMAConfig+0x44>
 80026ee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80026f2:	e000      	b.n	80026f6 <ETH_SetDMAConfig+0x46>
 80026f4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80026f6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	7b9b      	ldrb	r3, [r3, #14]
 80026fc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80026fe:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002704:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	7f1b      	ldrb	r3, [r3, #28]
 800270a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800270c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	7f9b      	ldrb	r3, [r3, #30]
 8002712:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002714:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800271a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002722:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002724:	4313      	orrs	r3, r2
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	4313      	orrs	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002734:	461a      	mov	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002746:	2001      	movs	r0, #1
 8002748:	f7ff fb08 	bl	8001d5c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002754:	461a      	mov	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	791b      	ldrb	r3, [r3, #4]
 800275e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002764:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800276a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002770:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002778:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800277a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002780:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002782:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002788:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002792:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002796:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80027a4:	2001      	movs	r0, #1
 80027a6:	f7ff fad9 	bl	8001d5c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80027b2:	461a      	mov	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6013      	str	r3, [r2, #0]
}
 80027b8:	bf00      	nop
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	f8de3f23 	.word	0xf8de3f23

080027c4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b0a6      	sub	sp, #152	; 0x98
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80027cc:	2301      	movs	r3, #1
 80027ce:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80027d2:	2301      	movs	r3, #1
 80027d4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80027d8:	2300      	movs	r3, #0
 80027da:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80027e2:	2301      	movs	r3, #1
 80027e4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80027e8:	2300      	movs	r3, #0
 80027ea:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80027ee:	2301      	movs	r3, #1
 80027f0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80027fa:	2300      	movs	r3, #0
 80027fc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002800:	2300      	movs	r3, #0
 8002802:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002804:	2300      	movs	r3, #0
 8002806:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800280a:	2300      	movs	r3, #0
 800280c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800280e:	2300      	movs	r3, #0
 8002810:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002814:	2300      	movs	r3, #0
 8002816:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800281a:	2300      	movs	r3, #0
 800281c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002820:	2300      	movs	r3, #0
 8002822:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002826:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800282a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800282c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002830:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002832:	2300      	movs	r3, #0
 8002834:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002838:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800283c:	4619      	mov	r1, r3
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff fe86 	bl	8002550 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002844:	2301      	movs	r3, #1
 8002846:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002848:	2301      	movs	r3, #1
 800284a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800284c:	2301      	movs	r3, #1
 800284e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002852:	2301      	movs	r3, #1
 8002854:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002856:	2300      	movs	r3, #0
 8002858:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800285a:	2300      	movs	r3, #0
 800285c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002860:	2300      	movs	r3, #0
 8002862:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002866:	2300      	movs	r3, #0
 8002868:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800286a:	2301      	movs	r3, #1
 800286c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002870:	2301      	movs	r3, #1
 8002872:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002874:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002878:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800287a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800287e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002884:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002886:	2301      	movs	r3, #1
 8002888:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800288c:	2300      	movs	r3, #0
 800288e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002890:	2300      	movs	r3, #0
 8002892:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002894:	f107 0308 	add.w	r3, r7, #8
 8002898:	4619      	mov	r1, r3
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff ff08 	bl	80026b0 <ETH_SetDMAConfig>
}
 80028a0:	bf00      	nop
 80028a2:	3798      	adds	r7, #152	; 0x98
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3305      	adds	r3, #5
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	021b      	lsls	r3, r3, #8
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	3204      	adds	r2, #4
 80028c0:	7812      	ldrb	r2, [r2, #0]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80028c6:	68ba      	ldr	r2, [r7, #8]
 80028c8:	4b11      	ldr	r3, [pc, #68]	; (8002910 <ETH_MACAddressConfig+0x68>)
 80028ca:	4413      	add	r3, r2
 80028cc:	461a      	mov	r2, r3
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3303      	adds	r3, #3
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	061a      	lsls	r2, r3, #24
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3302      	adds	r3, #2
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	041b      	lsls	r3, r3, #16
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3301      	adds	r3, #1
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	021b      	lsls	r3, r3, #8
 80028ec:	4313      	orrs	r3, r2
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	7812      	ldrb	r2, [r2, #0]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	4b06      	ldr	r3, [pc, #24]	; (8002914 <ETH_MACAddressConfig+0x6c>)
 80028fa:	4413      	add	r3, r2
 80028fc:	461a      	mov	r2, r3
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	6013      	str	r3, [r2, #0]
}
 8002902:	bf00      	nop
 8002904:	371c      	adds	r7, #28
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	40028040 	.word	0x40028040
 8002914:	40028044 	.word	0x40028044

08002918 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	e03e      	b.n	80029a4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68d9      	ldr	r1, [r3, #12]
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	440b      	add	r3, r1
 8002936:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	2200      	movs	r2, #0
 8002942:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2200      	movs	r2, #0
 8002948:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	2200      	movs	r2, #0
 800294e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	3206      	adds	r2, #6
 8002958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d80c      	bhi.n	8002988 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68d9      	ldr	r1, [r3, #12]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	1c5a      	adds	r2, r3, #1
 8002976:	4613      	mov	r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	4413      	add	r3, r2
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	440b      	add	r3, r1
 8002980:	461a      	mov	r2, r3
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	e004      	b.n	8002992 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	461a      	mov	r2, r3
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	3301      	adds	r3, #1
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2b03      	cmp	r3, #3
 80029a8:	d9bd      	bls.n	8002926 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029bc:	611a      	str	r2, [r3, #16]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b085      	sub	sp, #20
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	e046      	b.n	8002a66 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6919      	ldr	r1, [r3, #16]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	00db      	lsls	r3, r3, #3
 80029e6:	440b      	add	r3, r1
 80029e8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2200      	movs	r2, #0
 80029f4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	2200      	movs	r2, #0
 80029fa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	2200      	movs	r2, #0
 8002a00:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2200      	movs	r2, #0
 8002a06:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002a14:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002a1c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002a2a:	68b9      	ldr	r1, [r7, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	3212      	adds	r2, #18
 8002a32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d80c      	bhi.n	8002a56 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6919      	ldr	r1, [r3, #16]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	1c5a      	adds	r2, r3, #1
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	440b      	add	r3, r1
 8002a4e:	461a      	mov	r2, r3
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	60da      	str	r2, [r3, #12]
 8002a54:	e004      	b.n	8002a60 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	3301      	adds	r3, #1
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2b03      	cmp	r3, #3
 8002a6a:	d9b5      	bls.n	80029d8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691a      	ldr	r2, [r3, #16]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a96:	60da      	str	r2, [r3, #12]
}
 8002a98:	bf00      	nop
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b089      	sub	sp, #36	; 0x24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	e177      	b.n	8002db0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	f040 8166 	bne.w	8002daa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d005      	beq.n	8002af6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d130      	bne.n	8002b58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	2203      	movs	r2, #3
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43db      	mvns	r3, r3
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	091b      	lsrs	r3, r3, #4
 8002b42:	f003 0201 	and.w	r2, r3, #1
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f003 0303 	and.w	r3, r3, #3
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d017      	beq.n	8002b94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	2203      	movs	r2, #3
 8002b70:	fa02 f303 	lsl.w	r3, r2, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f003 0303 	and.w	r3, r3, #3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d123      	bne.n	8002be8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	08da      	lsrs	r2, r3, #3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3208      	adds	r2, #8
 8002ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	f003 0307 	and.w	r3, r3, #7
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	220f      	movs	r2, #15
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	691a      	ldr	r2, [r3, #16]
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	08da      	lsrs	r2, r3, #3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3208      	adds	r2, #8
 8002be2:	69b9      	ldr	r1, [r7, #24]
 8002be4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	2203      	movs	r2, #3
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 0203 	and.w	r2, r3, #3
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80c0 	beq.w	8002daa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	4b66      	ldr	r3, [pc, #408]	; (8002dc8 <HAL_GPIO_Init+0x324>)
 8002c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c32:	4a65      	ldr	r2, [pc, #404]	; (8002dc8 <HAL_GPIO_Init+0x324>)
 8002c34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c38:	6453      	str	r3, [r2, #68]	; 0x44
 8002c3a:	4b63      	ldr	r3, [pc, #396]	; (8002dc8 <HAL_GPIO_Init+0x324>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c46:	4a61      	ldr	r2, [pc, #388]	; (8002dcc <HAL_GPIO_Init+0x328>)
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	089b      	lsrs	r3, r3, #2
 8002c4c:	3302      	adds	r3, #2
 8002c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f003 0303 	and.w	r3, r3, #3
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	220f      	movs	r2, #15
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a58      	ldr	r2, [pc, #352]	; (8002dd0 <HAL_GPIO_Init+0x32c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d037      	beq.n	8002ce2 <HAL_GPIO_Init+0x23e>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a57      	ldr	r2, [pc, #348]	; (8002dd4 <HAL_GPIO_Init+0x330>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d031      	beq.n	8002cde <HAL_GPIO_Init+0x23a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a56      	ldr	r2, [pc, #344]	; (8002dd8 <HAL_GPIO_Init+0x334>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d02b      	beq.n	8002cda <HAL_GPIO_Init+0x236>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a55      	ldr	r2, [pc, #340]	; (8002ddc <HAL_GPIO_Init+0x338>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d025      	beq.n	8002cd6 <HAL_GPIO_Init+0x232>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a54      	ldr	r2, [pc, #336]	; (8002de0 <HAL_GPIO_Init+0x33c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d01f      	beq.n	8002cd2 <HAL_GPIO_Init+0x22e>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a53      	ldr	r2, [pc, #332]	; (8002de4 <HAL_GPIO_Init+0x340>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d019      	beq.n	8002cce <HAL_GPIO_Init+0x22a>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a52      	ldr	r2, [pc, #328]	; (8002de8 <HAL_GPIO_Init+0x344>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d013      	beq.n	8002cca <HAL_GPIO_Init+0x226>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a51      	ldr	r2, [pc, #324]	; (8002dec <HAL_GPIO_Init+0x348>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d00d      	beq.n	8002cc6 <HAL_GPIO_Init+0x222>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a50      	ldr	r2, [pc, #320]	; (8002df0 <HAL_GPIO_Init+0x34c>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d007      	beq.n	8002cc2 <HAL_GPIO_Init+0x21e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a4f      	ldr	r2, [pc, #316]	; (8002df4 <HAL_GPIO_Init+0x350>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d101      	bne.n	8002cbe <HAL_GPIO_Init+0x21a>
 8002cba:	2309      	movs	r3, #9
 8002cbc:	e012      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cbe:	230a      	movs	r3, #10
 8002cc0:	e010      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cc2:	2308      	movs	r3, #8
 8002cc4:	e00e      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cc6:	2307      	movs	r3, #7
 8002cc8:	e00c      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cca:	2306      	movs	r3, #6
 8002ccc:	e00a      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cce:	2305      	movs	r3, #5
 8002cd0:	e008      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cd2:	2304      	movs	r3, #4
 8002cd4:	e006      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e004      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e002      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <HAL_GPIO_Init+0x240>
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	69fa      	ldr	r2, [r7, #28]
 8002ce6:	f002 0203 	and.w	r2, r2, #3
 8002cea:	0092      	lsls	r2, r2, #2
 8002cec:	4093      	lsls	r3, r2
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cf4:	4935      	ldr	r1, [pc, #212]	; (8002dcc <HAL_GPIO_Init+0x328>)
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	089b      	lsrs	r3, r3, #2
 8002cfa:	3302      	adds	r3, #2
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d02:	4b3d      	ldr	r3, [pc, #244]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d26:	4a34      	ldr	r2, [pc, #208]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d2c:	4b32      	ldr	r3, [pc, #200]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	43db      	mvns	r3, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d50:	4a29      	ldr	r2, [pc, #164]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d56:	4b28      	ldr	r3, [pc, #160]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4013      	ands	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d7a:	4a1f      	ldr	r2, [pc, #124]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d80:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002da4:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <HAL_GPIO_Init+0x354>)
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3301      	adds	r3, #1
 8002dae:	61fb      	str	r3, [r7, #28]
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	2b0f      	cmp	r3, #15
 8002db4:	f67f ae84 	bls.w	8002ac0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002db8:	bf00      	nop
 8002dba:	bf00      	nop
 8002dbc:	3724      	adds	r7, #36	; 0x24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	40013800 	.word	0x40013800
 8002dd0:	40020000 	.word	0x40020000
 8002dd4:	40020400 	.word	0x40020400
 8002dd8:	40020800 	.word	0x40020800
 8002ddc:	40020c00 	.word	0x40020c00
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40021400 	.word	0x40021400
 8002de8:	40021800 	.word	0x40021800
 8002dec:	40021c00 	.word	0x40021c00
 8002df0:	40022000 	.word	0x40022000
 8002df4:	40022400 	.word	0x40022400
 8002df8:	40013c00 	.word	0x40013c00

08002dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e0c:	787b      	ldrb	r3, [r7, #1]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e18:	e003      	b.n	8002e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e1a:	887b      	ldrh	r3, [r7, #2]
 8002e1c:	041a      	lsls	r2, r3, #16
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	619a      	str	r2, [r3, #24]
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e12b      	b.n	800309a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d106      	bne.n	8002e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7fe facc 	bl	80013f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2224      	movs	r2, #36	; 0x24
 8002e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e94:	f001 fa20 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 8002e98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	4a81      	ldr	r2, [pc, #516]	; (80030a4 <HAL_I2C_Init+0x274>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d807      	bhi.n	8002eb4 <HAL_I2C_Init+0x84>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4a80      	ldr	r2, [pc, #512]	; (80030a8 <HAL_I2C_Init+0x278>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	bf94      	ite	ls
 8002eac:	2301      	movls	r3, #1
 8002eae:	2300      	movhi	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	e006      	b.n	8002ec2 <HAL_I2C_Init+0x92>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4a7d      	ldr	r2, [pc, #500]	; (80030ac <HAL_I2C_Init+0x27c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	bf94      	ite	ls
 8002ebc:	2301      	movls	r3, #1
 8002ebe:	2300      	movhi	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e0e7      	b.n	800309a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4a78      	ldr	r2, [pc, #480]	; (80030b0 <HAL_I2C_Init+0x280>)
 8002ece:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed2:	0c9b      	lsrs	r3, r3, #18
 8002ed4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4a6a      	ldr	r2, [pc, #424]	; (80030a4 <HAL_I2C_Init+0x274>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d802      	bhi.n	8002f04 <HAL_I2C_Init+0xd4>
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	3301      	adds	r3, #1
 8002f02:	e009      	b.n	8002f18 <HAL_I2C_Init+0xe8>
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	4a69      	ldr	r2, [pc, #420]	; (80030b4 <HAL_I2C_Init+0x284>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	099b      	lsrs	r3, r3, #6
 8002f16:	3301      	adds	r3, #1
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	430b      	orrs	r3, r1
 8002f1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	495c      	ldr	r1, [pc, #368]	; (80030a4 <HAL_I2C_Init+0x274>)
 8002f34:	428b      	cmp	r3, r1
 8002f36:	d819      	bhi.n	8002f6c <HAL_I2C_Init+0x13c>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1e59      	subs	r1, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f46:	1c59      	adds	r1, r3, #1
 8002f48:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00a      	beq.n	8002f68 <HAL_I2C_Init+0x138>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1e59      	subs	r1, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f60:	3301      	adds	r3, #1
 8002f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f66:	e051      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002f68:	2304      	movs	r3, #4
 8002f6a:	e04f      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d111      	bne.n	8002f98 <HAL_I2C_Init+0x168>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	1e58      	subs	r0, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	440b      	add	r3, r1
 8002f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f86:	3301      	adds	r3, #1
 8002f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	e012      	b.n	8002fbe <HAL_I2C_Init+0x18e>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1e58      	subs	r0, r3, #1
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6859      	ldr	r1, [r3, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	0099      	lsls	r1, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Init+0x196>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e022      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10e      	bne.n	8002fec <HAL_I2C_Init+0x1bc>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1e58      	subs	r0, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6859      	ldr	r1, [r3, #4]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	440b      	add	r3, r1
 8002fdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fea:	e00f      	b.n	800300c <HAL_I2C_Init+0x1dc>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1e58      	subs	r0, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6859      	ldr	r1, [r3, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	0099      	lsls	r1, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	6809      	ldr	r1, [r1, #0]
 8003010:	4313      	orrs	r3, r2
 8003012:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a1b      	ldr	r3, [r3, #32]
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800303a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6911      	ldr	r1, [r2, #16]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68d2      	ldr	r2, [r2, #12]
 8003046:	4311      	orrs	r1, r2
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	430b      	orrs	r3, r1
 800304e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695a      	ldr	r2, [r3, #20]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0201 	orr.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	000186a0 	.word	0x000186a0
 80030a8:	001e847f 	.word	0x001e847f
 80030ac:	003d08ff 	.word	0x003d08ff
 80030b0:	431bde83 	.word	0x431bde83
 80030b4:	10624dd3 	.word	0x10624dd3

080030b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b088      	sub	sp, #32
 80030bc:	af02      	add	r7, sp, #8
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	461a      	mov	r2, r3
 80030c4:	460b      	mov	r3, r1
 80030c6:	817b      	strh	r3, [r7, #10]
 80030c8:	4613      	mov	r3, r2
 80030ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030cc:	f7fe fe3a 	bl	8001d44 <HAL_GetTick>
 80030d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b20      	cmp	r3, #32
 80030dc:	f040 80e0 	bne.w	80032a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	2319      	movs	r3, #25
 80030e6:	2201      	movs	r2, #1
 80030e8:	4970      	ldr	r1, [pc, #448]	; (80032ac <HAL_I2C_Master_Transmit+0x1f4>)
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 f964 	bl	80033b8 <I2C_WaitOnFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80030f6:	2302      	movs	r3, #2
 80030f8:	e0d3      	b.n	80032a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003100:	2b01      	cmp	r3, #1
 8003102:	d101      	bne.n	8003108 <HAL_I2C_Master_Transmit+0x50>
 8003104:	2302      	movs	r3, #2
 8003106:	e0cc      	b.n	80032a2 <HAL_I2C_Master_Transmit+0x1ea>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b01      	cmp	r3, #1
 800311c:	d007      	beq.n	800312e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f042 0201 	orr.w	r2, r2, #1
 800312c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800313c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2221      	movs	r2, #33	; 0x21
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2210      	movs	r2, #16
 800314a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	893a      	ldrh	r2, [r7, #8]
 800315e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	4a50      	ldr	r2, [pc, #320]	; (80032b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800316e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003170:	8979      	ldrh	r1, [r7, #10]
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	6a3a      	ldr	r2, [r7, #32]
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 f89c 	bl	80032b4 <I2C_MasterRequestWrite>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e08d      	b.n	80032a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003186:	2300      	movs	r3, #0
 8003188:	613b      	str	r3, [r7, #16]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800319c:	e066      	b.n	800326c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	6a39      	ldr	r1, [r7, #32]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f9de 	bl	8003564 <I2C_WaitOnTXEFlagUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00d      	beq.n	80031ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	2b04      	cmp	r3, #4
 80031b4:	d107      	bne.n	80031c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e06b      	b.n	80032a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	781a      	ldrb	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031f2:	3b01      	subs	r3, #1
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b04      	cmp	r3, #4
 8003206:	d11b      	bne.n	8003240 <HAL_I2C_Master_Transmit+0x188>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320c:	2b00      	cmp	r3, #0
 800320e:	d017      	beq.n	8003240 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	781a      	ldrb	r2, [r3, #0]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	1c5a      	adds	r2, r3, #1
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322a:	b29b      	uxth	r3, r3
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003238:	3b01      	subs	r3, #1
 800323a:	b29a      	uxth	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	6a39      	ldr	r1, [r7, #32]
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 f9ce 	bl	80035e6 <I2C_WaitOnBTFFlagUntilTimeout>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00d      	beq.n	800326c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	2b04      	cmp	r3, #4
 8003256:	d107      	bne.n	8003268 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003266:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e01a      	b.n	80032a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003270:	2b00      	cmp	r3, #0
 8003272:	d194      	bne.n	800319e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003282:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	e000      	b.n	80032a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032a0:	2302      	movs	r3, #2
  }
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3718      	adds	r7, #24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	00100002 	.word	0x00100002
 80032b0:	ffff0000 	.word	0xffff0000

080032b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b088      	sub	sp, #32
 80032b8:	af02      	add	r7, sp, #8
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	607a      	str	r2, [r7, #4]
 80032be:	603b      	str	r3, [r7, #0]
 80032c0:	460b      	mov	r3, r1
 80032c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d006      	beq.n	80032de <I2C_MasterRequestWrite+0x2a>
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d003      	beq.n	80032de <I2C_MasterRequestWrite+0x2a>
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80032dc:	d108      	bne.n	80032f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	e00b      	b.n	8003308 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f4:	2b12      	cmp	r3, #18
 80032f6:	d107      	bne.n	8003308 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003306:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f000 f84f 	bl	80033b8 <I2C_WaitOnFlagUntilTimeout>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00d      	beq.n	800333c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800332e:	d103      	bne.n	8003338 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003336:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e035      	b.n	80033a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003344:	d108      	bne.n	8003358 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003346:	897b      	ldrh	r3, [r7, #10]
 8003348:	b2db      	uxtb	r3, r3
 800334a:	461a      	mov	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003354:	611a      	str	r2, [r3, #16]
 8003356:	e01b      	b.n	8003390 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003358:	897b      	ldrh	r3, [r7, #10]
 800335a:	11db      	asrs	r3, r3, #7
 800335c:	b2db      	uxtb	r3, r3
 800335e:	f003 0306 	and.w	r3, r3, #6
 8003362:	b2db      	uxtb	r3, r3
 8003364:	f063 030f 	orn	r3, r3, #15
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	490e      	ldr	r1, [pc, #56]	; (80033b0 <I2C_MasterRequestWrite+0xfc>)
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f875 	bl	8003466 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e010      	b.n	80033a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003386:	897b      	ldrh	r3, [r7, #10]
 8003388:	b2da      	uxtb	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	4907      	ldr	r1, [pc, #28]	; (80033b4 <I2C_MasterRequestWrite+0x100>)
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f865 	bl	8003466 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	00010008 	.word	0x00010008
 80033b4:	00010002 	.word	0x00010002

080033b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	60b9      	str	r1, [r7, #8]
 80033c2:	603b      	str	r3, [r7, #0]
 80033c4:	4613      	mov	r3, r2
 80033c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033c8:	e025      	b.n	8003416 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033d0:	d021      	beq.n	8003416 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d2:	f7fe fcb7 	bl	8001d44 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d302      	bcc.n	80033e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d116      	bne.n	8003416 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	f043 0220 	orr.w	r2, r3, #32
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e023      	b.n	800345e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	0c1b      	lsrs	r3, r3, #16
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b01      	cmp	r3, #1
 800341e:	d10d      	bne.n	800343c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	43da      	mvns	r2, r3
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	4013      	ands	r3, r2
 800342c:	b29b      	uxth	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	bf0c      	ite	eq
 8003432:	2301      	moveq	r3, #1
 8003434:	2300      	movne	r3, #0
 8003436:	b2db      	uxtb	r3, r3
 8003438:	461a      	mov	r2, r3
 800343a:	e00c      	b.n	8003456 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	43da      	mvns	r2, r3
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	4013      	ands	r3, r2
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	bf0c      	ite	eq
 800344e:	2301      	moveq	r3, #1
 8003450:	2300      	movne	r3, #0
 8003452:	b2db      	uxtb	r3, r3
 8003454:	461a      	mov	r2, r3
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	429a      	cmp	r2, r3
 800345a:	d0b6      	beq.n	80033ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b084      	sub	sp, #16
 800346a:	af00      	add	r7, sp, #0
 800346c:	60f8      	str	r0, [r7, #12]
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	607a      	str	r2, [r7, #4]
 8003472:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003474:	e051      	b.n	800351a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003480:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003484:	d123      	bne.n	80034ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003494:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800349e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2220      	movs	r2, #32
 80034aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	f043 0204 	orr.w	r2, r3, #4
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e046      	b.n	800355c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034d4:	d021      	beq.n	800351a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d6:	f7fe fc35 	bl	8001d44 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d302      	bcc.n	80034ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d116      	bne.n	800351a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2220      	movs	r2, #32
 80034f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	f043 0220 	orr.w	r2, r3, #32
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e020      	b.n	800355c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	0c1b      	lsrs	r3, r3, #16
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b01      	cmp	r3, #1
 8003522:	d10c      	bne.n	800353e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	43da      	mvns	r2, r3
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	4013      	ands	r3, r2
 8003530:	b29b      	uxth	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	bf14      	ite	ne
 8003536:	2301      	movne	r3, #1
 8003538:	2300      	moveq	r3, #0
 800353a:	b2db      	uxtb	r3, r3
 800353c:	e00b      	b.n	8003556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	43da      	mvns	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	4013      	ands	r3, r2
 800354a:	b29b      	uxth	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	bf14      	ite	ne
 8003550:	2301      	movne	r3, #1
 8003552:	2300      	moveq	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d18d      	bne.n	8003476 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003570:	e02d      	b.n	80035ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f000 f878 	bl	8003668 <I2C_IsAcknowledgeFailed>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e02d      	b.n	80035de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003588:	d021      	beq.n	80035ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800358a:	f7fe fbdb 	bl	8001d44 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	429a      	cmp	r2, r3
 8003598:	d302      	bcc.n	80035a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d116      	bne.n	80035ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2220      	movs	r2, #32
 80035aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	f043 0220 	orr.w	r2, r3, #32
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e007      	b.n	80035de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d8:	2b80      	cmp	r3, #128	; 0x80
 80035da:	d1ca      	bne.n	8003572 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b084      	sub	sp, #16
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	60f8      	str	r0, [r7, #12]
 80035ee:	60b9      	str	r1, [r7, #8]
 80035f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035f2:	e02d      	b.n	8003650 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035f4:	68f8      	ldr	r0, [r7, #12]
 80035f6:	f000 f837 	bl	8003668 <I2C_IsAcknowledgeFailed>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e02d      	b.n	8003660 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800360a:	d021      	beq.n	8003650 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360c:	f7fe fb9a 	bl	8001d44 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	429a      	cmp	r2, r3
 800361a:	d302      	bcc.n	8003622 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d116      	bne.n	8003650 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2220      	movs	r2, #32
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363c:	f043 0220 	orr.w	r2, r3, #32
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e007      	b.n	8003660 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	2b04      	cmp	r3, #4
 800365c:	d1ca      	bne.n	80035f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800365e:	2300      	movs	r3, #0
}
 8003660:	4618      	mov	r0, r3
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800367a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800367e:	d11b      	bne.n	80036b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003688:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2220      	movs	r2, #32
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	f043 0204 	orr.w	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e000      	b.n	80036ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b20      	cmp	r3, #32
 80036da:	d129      	bne.n	8003730 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2224      	movs	r2, #36	; 0x24
 80036e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f022 0201 	bic.w	r2, r2, #1
 80036f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0210 	bic.w	r2, r2, #16
 8003702:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f042 0201 	orr.w	r2, r2, #1
 8003722:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2220      	movs	r2, #32
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	e000      	b.n	8003732 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003730:	2302      	movs	r3, #2
  }
}
 8003732:	4618      	mov	r0, r3
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
 8003746:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b20      	cmp	r3, #32
 8003756:	d12a      	bne.n	80037ae <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2224      	movs	r2, #36	; 0x24
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003776:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003778:	89fb      	ldrh	r3, [r7, #14]
 800377a:	f023 030f 	bic.w	r3, r3, #15
 800377e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	b29a      	uxth	r2, r3
 8003784:	89fb      	ldrh	r3, [r7, #14]
 8003786:	4313      	orrs	r3, r2
 8003788:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	89fa      	ldrh	r2, [r7, #14]
 8003790:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f042 0201 	orr.w	r2, r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037aa:	2300      	movs	r3, #0
 80037ac:	e000      	b.n	80037b0 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80037ae:	2302      	movs	r3, #2
  }
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037be:	b08f      	sub	sp, #60	; 0x3c
 80037c0:	af0a      	add	r7, sp, #40	; 0x28
 80037c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e10f      	b.n	80039ee <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d106      	bne.n	80037ee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f7fe f8e5 	bl	80019b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2203      	movs	r2, #3
 80037f2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d102      	bne.n	8003808 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4618      	mov	r0, r3
 800380e:	f001 f8ae 	bl	800496e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	603b      	str	r3, [r7, #0]
 8003818:	687e      	ldr	r6, [r7, #4]
 800381a:	466d      	mov	r5, sp
 800381c:	f106 0410 	add.w	r4, r6, #16
 8003820:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003822:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003824:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003826:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003828:	e894 0003 	ldmia.w	r4, {r0, r1}
 800382c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003830:	1d33      	adds	r3, r6, #4
 8003832:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003834:	6838      	ldr	r0, [r7, #0]
 8003836:	f001 f839 	bl	80048ac <USB_CoreInit>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e0d0      	b.n	80039ee <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f001 f89c 	bl	8004990 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]
 800385c:	e04a      	b.n	80038f4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800385e:	7bfa      	ldrb	r2, [r7, #15]
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	4613      	mov	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4413      	add	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	333d      	adds	r3, #61	; 0x3d
 800386e:	2201      	movs	r2, #1
 8003870:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003872:	7bfa      	ldrb	r2, [r7, #15]
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	4613      	mov	r3, r2
 8003878:	00db      	lsls	r3, r3, #3
 800387a:	4413      	add	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	440b      	add	r3, r1
 8003880:	333c      	adds	r3, #60	; 0x3c
 8003882:	7bfa      	ldrb	r2, [r7, #15]
 8003884:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003886:	7bfa      	ldrb	r2, [r7, #15]
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	b298      	uxth	r0, r3
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	3344      	adds	r3, #68	; 0x44
 800389a:	4602      	mov	r2, r0
 800389c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800389e:	7bfa      	ldrb	r2, [r7, #15]
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	4613      	mov	r3, r2
 80038a4:	00db      	lsls	r3, r3, #3
 80038a6:	4413      	add	r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	440b      	add	r3, r1
 80038ac:	3340      	adds	r3, #64	; 0x40
 80038ae:	2200      	movs	r2, #0
 80038b0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038b2:	7bfa      	ldrb	r2, [r7, #15]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	3348      	adds	r3, #72	; 0x48
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038c6:	7bfa      	ldrb	r2, [r7, #15]
 80038c8:	6879      	ldr	r1, [r7, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	00db      	lsls	r3, r3, #3
 80038ce:	4413      	add	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	440b      	add	r3, r1
 80038d4:	334c      	adds	r3, #76	; 0x4c
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80038da:	7bfa      	ldrb	r2, [r7, #15]
 80038dc:	6879      	ldr	r1, [r7, #4]
 80038de:	4613      	mov	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	4413      	add	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	3354      	adds	r3, #84	; 0x54
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038ee:	7bfb      	ldrb	r3, [r7, #15]
 80038f0:	3301      	adds	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
 80038f4:	7bfa      	ldrb	r2, [r7, #15]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d3af      	bcc.n	800385e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038fe:	2300      	movs	r3, #0
 8003900:	73fb      	strb	r3, [r7, #15]
 8003902:	e044      	b.n	800398e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003904:	7bfa      	ldrb	r2, [r7, #15]
 8003906:	6879      	ldr	r1, [r7, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	00db      	lsls	r3, r3, #3
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003916:	2200      	movs	r2, #0
 8003918:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800391a:	7bfa      	ldrb	r2, [r7, #15]
 800391c:	6879      	ldr	r1, [r7, #4]
 800391e:	4613      	mov	r3, r2
 8003920:	00db      	lsls	r3, r3, #3
 8003922:	4413      	add	r3, r2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	440b      	add	r3, r1
 8003928:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800392c:	7bfa      	ldrb	r2, [r7, #15]
 800392e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003930:	7bfa      	ldrb	r2, [r7, #15]
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4613      	mov	r3, r2
 8003936:	00db      	lsls	r3, r3, #3
 8003938:	4413      	add	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003946:	7bfa      	ldrb	r2, [r7, #15]
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	4613      	mov	r3, r2
 800394c:	00db      	lsls	r3, r3, #3
 800394e:	4413      	add	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	440b      	add	r3, r1
 8003954:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800395c:	7bfa      	ldrb	r2, [r7, #15]
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	4613      	mov	r3, r2
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	4413      	add	r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003972:	7bfa      	ldrb	r2, [r7, #15]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003988:	7bfb      	ldrb	r3, [r7, #15]
 800398a:	3301      	adds	r3, #1
 800398c:	73fb      	strb	r3, [r7, #15]
 800398e:	7bfa      	ldrb	r2, [r7, #15]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	429a      	cmp	r2, r3
 8003996:	d3b5      	bcc.n	8003904 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	603b      	str	r3, [r7, #0]
 800399e:	687e      	ldr	r6, [r7, #4]
 80039a0:	466d      	mov	r5, sp
 80039a2:	f106 0410 	add.w	r4, r6, #16
 80039a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80039b6:	1d33      	adds	r3, r6, #4
 80039b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ba:	6838      	ldr	r0, [r7, #0]
 80039bc:	f001 f834 	bl	8004a28 <USB_DevInit>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d005      	beq.n	80039d2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2202      	movs	r2, #2
 80039ca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e00d      	b.n	80039ee <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2201      	movs	r2, #1
 80039de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f001 f9ff 	bl	8004dea <USB_DevDisconnect>

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080039f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e267      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d075      	beq.n	8003b02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a16:	4b88      	ldr	r3, [pc, #544]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d00c      	beq.n	8003a3c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a22:	4b85      	ldr	r3, [pc, #532]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d112      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a2e:	4b82      	ldr	r3, [pc, #520]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a3a:	d10b      	bne.n	8003a54 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a3c:	4b7e      	ldr	r3, [pc, #504]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d05b      	beq.n	8003b00 <HAL_RCC_OscConfig+0x108>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d157      	bne.n	8003b00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e242      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a5c:	d106      	bne.n	8003a6c <HAL_RCC_OscConfig+0x74>
 8003a5e:	4b76      	ldr	r3, [pc, #472]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a75      	ldr	r2, [pc, #468]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a68:	6013      	str	r3, [r2, #0]
 8003a6a:	e01d      	b.n	8003aa8 <HAL_RCC_OscConfig+0xb0>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x98>
 8003a76:	4b70      	ldr	r3, [pc, #448]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a6f      	ldr	r2, [pc, #444]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	4b6d      	ldr	r3, [pc, #436]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a6c      	ldr	r2, [pc, #432]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	e00b      	b.n	8003aa8 <HAL_RCC_OscConfig+0xb0>
 8003a90:	4b69      	ldr	r3, [pc, #420]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a68      	ldr	r2, [pc, #416]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	4b66      	ldr	r3, [pc, #408]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a65      	ldr	r2, [pc, #404]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003aa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d013      	beq.n	8003ad8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe f948 	bl	8001d44 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ab8:	f7fe f944 	bl	8001d44 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b64      	cmp	r3, #100	; 0x64
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e207      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aca:	4b5b      	ldr	r3, [pc, #364]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCC_OscConfig+0xc0>
 8003ad6:	e014      	b.n	8003b02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe f934 	bl	8001d44 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fe f930 	bl	8001d44 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	; 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e1f3      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003af2:	4b51      	ldr	r3, [pc, #324]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0xe8>
 8003afe:	e000      	b.n	8003b02 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d063      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b0e:	4b4a      	ldr	r3, [pc, #296]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00b      	beq.n	8003b32 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b1a:	4b47      	ldr	r3, [pc, #284]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d11c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b26:	4b44      	ldr	r3, [pc, #272]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d116      	bne.n	8003b60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b32:	4b41      	ldr	r3, [pc, #260]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_RCC_OscConfig+0x152>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d001      	beq.n	8003b4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e1c7      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b4a:	4b3b      	ldr	r3, [pc, #236]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4937      	ldr	r1, [pc, #220]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5e:	e03a      	b.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d020      	beq.n	8003baa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b68:	4b34      	ldr	r3, [pc, #208]	; (8003c3c <HAL_RCC_OscConfig+0x244>)
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6e:	f7fe f8e9 	bl	8001d44 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b76:	f7fe f8e5 	bl	8001d44 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e1a8      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b88:	4b2b      	ldr	r3, [pc, #172]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0f0      	beq.n	8003b76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b94:	4b28      	ldr	r3, [pc, #160]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	4925      	ldr	r1, [pc, #148]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	600b      	str	r3, [r1, #0]
 8003ba8:	e015      	b.n	8003bd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003baa:	4b24      	ldr	r3, [pc, #144]	; (8003c3c <HAL_RCC_OscConfig+0x244>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe f8c8 	bl	8001d44 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bb8:	f7fe f8c4 	bl	8001d44 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e187      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bca:	4b1b      	ldr	r3, [pc, #108]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0308 	and.w	r3, r3, #8
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d036      	beq.n	8003c50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d016      	beq.n	8003c18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bea:	4b15      	ldr	r3, [pc, #84]	; (8003c40 <HAL_RCC_OscConfig+0x248>)
 8003bec:	2201      	movs	r2, #1
 8003bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf0:	f7fe f8a8 	bl	8001d44 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bf8:	f7fe f8a4 	bl	8001d44 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e167      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c0a:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x200>
 8003c16:	e01b      	b.n	8003c50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c18:	4b09      	ldr	r3, [pc, #36]	; (8003c40 <HAL_RCC_OscConfig+0x248>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1e:	f7fe f891 	bl	8001d44 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c24:	e00e      	b.n	8003c44 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c26:	f7fe f88d 	bl	8001d44 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d907      	bls.n	8003c44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e150      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
 8003c38:	40023800 	.word	0x40023800
 8003c3c:	42470000 	.word	0x42470000
 8003c40:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c44:	4b88      	ldr	r3, [pc, #544]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1ea      	bne.n	8003c26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 8097 	beq.w	8003d8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c62:	4b81      	ldr	r3, [pc, #516]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10f      	bne.n	8003c8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60bb      	str	r3, [r7, #8]
 8003c72:	4b7d      	ldr	r3, [pc, #500]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	4a7c      	ldr	r2, [pc, #496]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c7e:	4b7a      	ldr	r3, [pc, #488]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c8e:	4b77      	ldr	r3, [pc, #476]	; (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d118      	bne.n	8003ccc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c9a:	4b74      	ldr	r3, [pc, #464]	; (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a73      	ldr	r2, [pc, #460]	; (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ca6:	f7fe f84d 	bl	8001d44 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cae:	f7fe f849 	bl	8001d44 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e10c      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc0:	4b6a      	ldr	r3, [pc, #424]	; (8003e6c <HAL_RCC_OscConfig+0x474>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d106      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x2ea>
 8003cd4:	4b64      	ldr	r3, [pc, #400]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd8:	4a63      	ldr	r2, [pc, #396]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cda:	f043 0301 	orr.w	r3, r3, #1
 8003cde:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce0:	e01c      	b.n	8003d1c <HAL_RCC_OscConfig+0x324>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	d10c      	bne.n	8003d04 <HAL_RCC_OscConfig+0x30c>
 8003cea:	4b5f      	ldr	r3, [pc, #380]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cee:	4a5e      	ldr	r2, [pc, #376]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cf0:	f043 0304 	orr.w	r3, r3, #4
 8003cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf6:	4b5c      	ldr	r3, [pc, #368]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfa:	4a5b      	ldr	r2, [pc, #364]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	6713      	str	r3, [r2, #112]	; 0x70
 8003d02:	e00b      	b.n	8003d1c <HAL_RCC_OscConfig+0x324>
 8003d04:	4b58      	ldr	r3, [pc, #352]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d08:	4a57      	ldr	r2, [pc, #348]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d0a:	f023 0301 	bic.w	r3, r3, #1
 8003d0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d10:	4b55      	ldr	r3, [pc, #340]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d14:	4a54      	ldr	r2, [pc, #336]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d16:	f023 0304 	bic.w	r3, r3, #4
 8003d1a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d015      	beq.n	8003d50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d24:	f7fe f80e 	bl	8001d44 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d2a:	e00a      	b.n	8003d42 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d2c:	f7fe f80a 	bl	8001d44 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e0cb      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d42:	4b49      	ldr	r3, [pc, #292]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d0ee      	beq.n	8003d2c <HAL_RCC_OscConfig+0x334>
 8003d4e:	e014      	b.n	8003d7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d50:	f7fd fff8 	bl	8001d44 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d58:	f7fd fff4 	bl	8001d44 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e0b5      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6e:	4b3e      	ldr	r3, [pc, #248]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1ee      	bne.n	8003d58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d7a:	7dfb      	ldrb	r3, [r7, #23]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d105      	bne.n	8003d8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d80:	4b39      	ldr	r3, [pc, #228]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d84:	4a38      	ldr	r2, [pc, #224]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80a1 	beq.w	8003ed8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d96:	4b34      	ldr	r3, [pc, #208]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d05c      	beq.n	8003e5c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d141      	bne.n	8003e2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003daa:	4b31      	ldr	r3, [pc, #196]	; (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fd ffc8 	bl	8001d44 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fd ffc4 	bl	8001d44 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e087      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	4b27      	ldr	r3, [pc, #156]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69da      	ldr	r2, [r3, #28]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	431a      	orrs	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de4:	019b      	lsls	r3, r3, #6
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dec:	085b      	lsrs	r3, r3, #1
 8003dee:	3b01      	subs	r3, #1
 8003df0:	041b      	lsls	r3, r3, #16
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	061b      	lsls	r3, r3, #24
 8003dfa:	491b      	ldr	r1, [pc, #108]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e00:	4b1b      	ldr	r3, [pc, #108]	; (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e06:	f7fd ff9d 	bl	8001d44 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e0e:	f7fd ff99 	bl	8001d44 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e05c      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e20:	4b11      	ldr	r3, [pc, #68]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x416>
 8003e2c:	e054      	b.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2e:	4b10      	ldr	r3, [pc, #64]	; (8003e70 <HAL_RCC_OscConfig+0x478>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e34:	f7fd ff86 	bl	8001d44 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3a:	e008      	b.n	8003e4e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e3c:	f7fd ff82 	bl	8001d44 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e045      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4e:	4b06      	ldr	r3, [pc, #24]	; (8003e68 <HAL_RCC_OscConfig+0x470>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1f0      	bne.n	8003e3c <HAL_RCC_OscConfig+0x444>
 8003e5a:	e03d      	b.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d107      	bne.n	8003e74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e038      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	40007000 	.word	0x40007000
 8003e70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e74:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <HAL_RCC_OscConfig+0x4ec>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d028      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d121      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d11a      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003eaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d111      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eba:	085b      	lsrs	r3, r3, #1
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d107      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ece:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d001      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e000      	b.n	8003eda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	40023800 	.word	0x40023800

08003ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e0cc      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003efc:	4b68      	ldr	r3, [pc, #416]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 030f 	and.w	r3, r3, #15
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d90c      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b65      	ldr	r3, [pc, #404]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b63      	ldr	r3, [pc, #396]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0b8      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d020      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d005      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f3c:	4b59      	ldr	r3, [pc, #356]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	4a58      	ldr	r2, [pc, #352]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d005      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f54:	4b53      	ldr	r3, [pc, #332]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4a52      	ldr	r2, [pc, #328]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b50      	ldr	r3, [pc, #320]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	494d      	ldr	r1, [pc, #308]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d044      	beq.n	8004008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d107      	bne.n	8003f96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f86:	4b47      	ldr	r3, [pc, #284]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d119      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e07f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d003      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa2:	2b03      	cmp	r3, #3
 8003fa4:	d107      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	4b3f      	ldr	r3, [pc, #252]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e06f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb6:	4b3b      	ldr	r3, [pc, #236]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e067      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fc6:	4b37      	ldr	r3, [pc, #220]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f023 0203 	bic.w	r2, r3, #3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4934      	ldr	r1, [pc, #208]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fd8:	f7fd feb4 	bl	8001d44 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fe0:	f7fd feb0 	bl	8001d44 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e04f      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff6:	4b2b      	ldr	r3, [pc, #172]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 020c 	and.w	r2, r3, #12
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	429a      	cmp	r2, r3
 8004006:	d1eb      	bne.n	8003fe0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004008:	4b25      	ldr	r3, [pc, #148]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d20c      	bcs.n	8004030 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b22      	ldr	r3, [pc, #136]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b20      	ldr	r3, [pc, #128]	; (80040a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e032      	b.n	8004096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800403c:	4b19      	ldr	r3, [pc, #100]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4916      	ldr	r1, [pc, #88]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d009      	beq.n	800406e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800405a:	4b12      	ldr	r3, [pc, #72]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	490e      	ldr	r1, [pc, #56]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	4313      	orrs	r3, r2
 800406c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800406e:	f000 f821 	bl	80040b4 <HAL_RCC_GetSysClockFreq>
 8004072:	4602      	mov	r2, r0
 8004074:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	490a      	ldr	r1, [pc, #40]	; (80040a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	5ccb      	ldrb	r3, [r1, r3]
 8004082:	fa22 f303 	lsr.w	r3, r2, r3
 8004086:	4a09      	ldr	r2, [pc, #36]	; (80040ac <HAL_RCC_ClockConfig+0x1c4>)
 8004088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800408a:	4b09      	ldr	r3, [pc, #36]	; (80040b0 <HAL_RCC_ClockConfig+0x1c8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7fd fe14 	bl	8001cbc <HAL_InitTick>

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	40023c00 	.word	0x40023c00
 80040a4:	40023800 	.word	0x40023800
 80040a8:	08007864 	.word	0x08007864
 80040ac:	20000000 	.word	0x20000000
 80040b0:	20000004 	.word	0x20000004

080040b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040b8:	b094      	sub	sp, #80	; 0x50
 80040ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	647b      	str	r3, [r7, #68]	; 0x44
 80040c0:	2300      	movs	r3, #0
 80040c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040c4:	2300      	movs	r3, #0
 80040c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040cc:	4b79      	ldr	r3, [pc, #484]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 030c 	and.w	r3, r3, #12
 80040d4:	2b08      	cmp	r3, #8
 80040d6:	d00d      	beq.n	80040f4 <HAL_RCC_GetSysClockFreq+0x40>
 80040d8:	2b08      	cmp	r3, #8
 80040da:	f200 80e1 	bhi.w	80042a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x34>
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d003      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x3a>
 80040e6:	e0db      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040e8:	4b73      	ldr	r3, [pc, #460]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040ea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80040ec:	e0db      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040ee:	4b73      	ldr	r3, [pc, #460]	; (80042bc <HAL_RCC_GetSysClockFreq+0x208>)
 80040f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040f2:	e0d8      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040f4:	4b6f      	ldr	r3, [pc, #444]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040fc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040fe:	4b6d      	ldr	r3, [pc, #436]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d063      	beq.n	80041d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800410a:	4b6a      	ldr	r3, [pc, #424]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	099b      	lsrs	r3, r3, #6
 8004110:	2200      	movs	r2, #0
 8004112:	63bb      	str	r3, [r7, #56]	; 0x38
 8004114:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411c:	633b      	str	r3, [r7, #48]	; 0x30
 800411e:	2300      	movs	r3, #0
 8004120:	637b      	str	r3, [r7, #52]	; 0x34
 8004122:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004126:	4622      	mov	r2, r4
 8004128:	462b      	mov	r3, r5
 800412a:	f04f 0000 	mov.w	r0, #0
 800412e:	f04f 0100 	mov.w	r1, #0
 8004132:	0159      	lsls	r1, r3, #5
 8004134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004138:	0150      	lsls	r0, r2, #5
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4621      	mov	r1, r4
 8004140:	1a51      	subs	r1, r2, r1
 8004142:	6139      	str	r1, [r7, #16]
 8004144:	4629      	mov	r1, r5
 8004146:	eb63 0301 	sbc.w	r3, r3, r1
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004158:	4659      	mov	r1, fp
 800415a:	018b      	lsls	r3, r1, #6
 800415c:	4651      	mov	r1, sl
 800415e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004162:	4651      	mov	r1, sl
 8004164:	018a      	lsls	r2, r1, #6
 8004166:	4651      	mov	r1, sl
 8004168:	ebb2 0801 	subs.w	r8, r2, r1
 800416c:	4659      	mov	r1, fp
 800416e:	eb63 0901 	sbc.w	r9, r3, r1
 8004172:	f04f 0200 	mov.w	r2, #0
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800417e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004182:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004186:	4690      	mov	r8, r2
 8004188:	4699      	mov	r9, r3
 800418a:	4623      	mov	r3, r4
 800418c:	eb18 0303 	adds.w	r3, r8, r3
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	462b      	mov	r3, r5
 8004194:	eb49 0303 	adc.w	r3, r9, r3
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	f04f 0200 	mov.w	r2, #0
 800419e:	f04f 0300 	mov.w	r3, #0
 80041a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041a6:	4629      	mov	r1, r5
 80041a8:	024b      	lsls	r3, r1, #9
 80041aa:	4621      	mov	r1, r4
 80041ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041b0:	4621      	mov	r1, r4
 80041b2:	024a      	lsls	r2, r1, #9
 80041b4:	4610      	mov	r0, r2
 80041b6:	4619      	mov	r1, r3
 80041b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ba:	2200      	movs	r2, #0
 80041bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80041be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041c4:	f7fc fd00 	bl	8000bc8 <__aeabi_uldivmod>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4613      	mov	r3, r2
 80041ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041d0:	e058      	b.n	8004284 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041d2:	4b38      	ldr	r3, [pc, #224]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	099b      	lsrs	r3, r3, #6
 80041d8:	2200      	movs	r2, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	4611      	mov	r1, r2
 80041de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041e2:	623b      	str	r3, [r7, #32]
 80041e4:	2300      	movs	r3, #0
 80041e6:	627b      	str	r3, [r7, #36]	; 0x24
 80041e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041ec:	4642      	mov	r2, r8
 80041ee:	464b      	mov	r3, r9
 80041f0:	f04f 0000 	mov.w	r0, #0
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	0159      	lsls	r1, r3, #5
 80041fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041fe:	0150      	lsls	r0, r2, #5
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4641      	mov	r1, r8
 8004206:	ebb2 0a01 	subs.w	sl, r2, r1
 800420a:	4649      	mov	r1, r9
 800420c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800421c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004220:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004224:	ebb2 040a 	subs.w	r4, r2, sl
 8004228:	eb63 050b 	sbc.w	r5, r3, fp
 800422c:	f04f 0200 	mov.w	r2, #0
 8004230:	f04f 0300 	mov.w	r3, #0
 8004234:	00eb      	lsls	r3, r5, #3
 8004236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800423a:	00e2      	lsls	r2, r4, #3
 800423c:	4614      	mov	r4, r2
 800423e:	461d      	mov	r5, r3
 8004240:	4643      	mov	r3, r8
 8004242:	18e3      	adds	r3, r4, r3
 8004244:	603b      	str	r3, [r7, #0]
 8004246:	464b      	mov	r3, r9
 8004248:	eb45 0303 	adc.w	r3, r5, r3
 800424c:	607b      	str	r3, [r7, #4]
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	e9d7 4500 	ldrd	r4, r5, [r7]
 800425a:	4629      	mov	r1, r5
 800425c:	028b      	lsls	r3, r1, #10
 800425e:	4621      	mov	r1, r4
 8004260:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004264:	4621      	mov	r1, r4
 8004266:	028a      	lsls	r2, r1, #10
 8004268:	4610      	mov	r0, r2
 800426a:	4619      	mov	r1, r3
 800426c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800426e:	2200      	movs	r2, #0
 8004270:	61bb      	str	r3, [r7, #24]
 8004272:	61fa      	str	r2, [r7, #28]
 8004274:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004278:	f7fc fca6 	bl	8000bc8 <__aeabi_uldivmod>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	4613      	mov	r3, r2
 8004282:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004284:	4b0b      	ldr	r3, [pc, #44]	; (80042b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	0c1b      	lsrs	r3, r3, #16
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	3301      	adds	r3, #1
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004294:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004298:	fbb2 f3f3 	udiv	r3, r2, r3
 800429c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800429e:	e002      	b.n	80042a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042a0:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80042a2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3750      	adds	r7, #80	; 0x50
 80042ac:	46bd      	mov	sp, r7
 80042ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800
 80042b8:	00f42400 	.word	0x00f42400
 80042bc:	007a1200 	.word	0x007a1200

080042c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042c4:	4b03      	ldr	r3, [pc, #12]	; (80042d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042c6:	681b      	ldr	r3, [r3, #0]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	20000000 	.word	0x20000000

080042d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042dc:	f7ff fff0 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 80042e0:	4602      	mov	r2, r0
 80042e2:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	0a9b      	lsrs	r3, r3, #10
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	4903      	ldr	r1, [pc, #12]	; (80042fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ee:	5ccb      	ldrb	r3, [r1, r3]
 80042f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40023800 	.word	0x40023800
 80042fc:	08007874 	.word	0x08007874

08004300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004304:	f7ff ffdc 	bl	80042c0 <HAL_RCC_GetHCLKFreq>
 8004308:	4602      	mov	r2, r0
 800430a:	4b05      	ldr	r3, [pc, #20]	; (8004320 <HAL_RCC_GetPCLK2Freq+0x20>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	0b5b      	lsrs	r3, r3, #13
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	4903      	ldr	r1, [pc, #12]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004316:	5ccb      	ldrb	r3, [r1, r3]
 8004318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40023800 	.word	0x40023800
 8004324:	08007874 	.word	0x08007874

08004328 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e03f      	b.n	80043ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d106      	bne.n	8004354 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7fd fabc 	bl	80018cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2224      	movs	r2, #36	; 0x24
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68da      	ldr	r2, [r3, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800436a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f829 	bl	80043c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004380:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	695a      	ldr	r2, [r3, #20]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004390:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
	...

080043c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043c8:	b0c0      	sub	sp, #256	; 0x100
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80043dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043e0:	68d9      	ldr	r1, [r3, #12]
 80043e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	ea40 0301 	orr.w	r3, r0, r1
 80043ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80043ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f2:	689a      	ldr	r2, [r3, #8]
 80043f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	431a      	orrs	r2, r3
 80043fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	431a      	orrs	r2, r3
 8004404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800441c:	f021 010c 	bic.w	r1, r1, #12
 8004420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800442a:	430b      	orrs	r3, r1
 800442c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800442e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800443a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800443e:	6999      	ldr	r1, [r3, #24]
 8004440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	ea40 0301 	orr.w	r3, r0, r1
 800444a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800444c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	4b8f      	ldr	r3, [pc, #572]	; (8004690 <UART_SetConfig+0x2cc>)
 8004454:	429a      	cmp	r2, r3
 8004456:	d005      	beq.n	8004464 <UART_SetConfig+0xa0>
 8004458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	4b8d      	ldr	r3, [pc, #564]	; (8004694 <UART_SetConfig+0x2d0>)
 8004460:	429a      	cmp	r2, r3
 8004462:	d104      	bne.n	800446e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004464:	f7ff ff4c 	bl	8004300 <HAL_RCC_GetPCLK2Freq>
 8004468:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800446c:	e003      	b.n	8004476 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800446e:	f7ff ff33 	bl	80042d8 <HAL_RCC_GetPCLK1Freq>
 8004472:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004480:	f040 810c 	bne.w	800469c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004488:	2200      	movs	r2, #0
 800448a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800448e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004492:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004496:	4622      	mov	r2, r4
 8004498:	462b      	mov	r3, r5
 800449a:	1891      	adds	r1, r2, r2
 800449c:	65b9      	str	r1, [r7, #88]	; 0x58
 800449e:	415b      	adcs	r3, r3
 80044a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80044a6:	4621      	mov	r1, r4
 80044a8:	eb12 0801 	adds.w	r8, r2, r1
 80044ac:	4629      	mov	r1, r5
 80044ae:	eb43 0901 	adc.w	r9, r3, r1
 80044b2:	f04f 0200 	mov.w	r2, #0
 80044b6:	f04f 0300 	mov.w	r3, #0
 80044ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044c6:	4690      	mov	r8, r2
 80044c8:	4699      	mov	r9, r3
 80044ca:	4623      	mov	r3, r4
 80044cc:	eb18 0303 	adds.w	r3, r8, r3
 80044d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80044d4:	462b      	mov	r3, r5
 80044d6:	eb49 0303 	adc.w	r3, r9, r3
 80044da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80044de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80044ea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80044ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80044f2:	460b      	mov	r3, r1
 80044f4:	18db      	adds	r3, r3, r3
 80044f6:	653b      	str	r3, [r7, #80]	; 0x50
 80044f8:	4613      	mov	r3, r2
 80044fa:	eb42 0303 	adc.w	r3, r2, r3
 80044fe:	657b      	str	r3, [r7, #84]	; 0x54
 8004500:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004504:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004508:	f7fc fb5e 	bl	8000bc8 <__aeabi_uldivmod>
 800450c:	4602      	mov	r2, r0
 800450e:	460b      	mov	r3, r1
 8004510:	4b61      	ldr	r3, [pc, #388]	; (8004698 <UART_SetConfig+0x2d4>)
 8004512:	fba3 2302 	umull	r2, r3, r3, r2
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	011c      	lsls	r4, r3, #4
 800451a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800451e:	2200      	movs	r2, #0
 8004520:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004524:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004528:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800452c:	4642      	mov	r2, r8
 800452e:	464b      	mov	r3, r9
 8004530:	1891      	adds	r1, r2, r2
 8004532:	64b9      	str	r1, [r7, #72]	; 0x48
 8004534:	415b      	adcs	r3, r3
 8004536:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004538:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800453c:	4641      	mov	r1, r8
 800453e:	eb12 0a01 	adds.w	sl, r2, r1
 8004542:	4649      	mov	r1, r9
 8004544:	eb43 0b01 	adc.w	fp, r3, r1
 8004548:	f04f 0200 	mov.w	r2, #0
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004554:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004558:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800455c:	4692      	mov	sl, r2
 800455e:	469b      	mov	fp, r3
 8004560:	4643      	mov	r3, r8
 8004562:	eb1a 0303 	adds.w	r3, sl, r3
 8004566:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800456a:	464b      	mov	r3, r9
 800456c:	eb4b 0303 	adc.w	r3, fp, r3
 8004570:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004580:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004584:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004588:	460b      	mov	r3, r1
 800458a:	18db      	adds	r3, r3, r3
 800458c:	643b      	str	r3, [r7, #64]	; 0x40
 800458e:	4613      	mov	r3, r2
 8004590:	eb42 0303 	adc.w	r3, r2, r3
 8004594:	647b      	str	r3, [r7, #68]	; 0x44
 8004596:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800459a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800459e:	f7fc fb13 	bl	8000bc8 <__aeabi_uldivmod>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4611      	mov	r1, r2
 80045a8:	4b3b      	ldr	r3, [pc, #236]	; (8004698 <UART_SetConfig+0x2d4>)
 80045aa:	fba3 2301 	umull	r2, r3, r3, r1
 80045ae:	095b      	lsrs	r3, r3, #5
 80045b0:	2264      	movs	r2, #100	; 0x64
 80045b2:	fb02 f303 	mul.w	r3, r2, r3
 80045b6:	1acb      	subs	r3, r1, r3
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80045be:	4b36      	ldr	r3, [pc, #216]	; (8004698 <UART_SetConfig+0x2d4>)
 80045c0:	fba3 2302 	umull	r2, r3, r3, r2
 80045c4:	095b      	lsrs	r3, r3, #5
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045cc:	441c      	add	r4, r3
 80045ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045d2:	2200      	movs	r2, #0
 80045d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80045d8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80045dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80045e0:	4642      	mov	r2, r8
 80045e2:	464b      	mov	r3, r9
 80045e4:	1891      	adds	r1, r2, r2
 80045e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80045e8:	415b      	adcs	r3, r3
 80045ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80045f0:	4641      	mov	r1, r8
 80045f2:	1851      	adds	r1, r2, r1
 80045f4:	6339      	str	r1, [r7, #48]	; 0x30
 80045f6:	4649      	mov	r1, r9
 80045f8:	414b      	adcs	r3, r1
 80045fa:	637b      	str	r3, [r7, #52]	; 0x34
 80045fc:	f04f 0200 	mov.w	r2, #0
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004608:	4659      	mov	r1, fp
 800460a:	00cb      	lsls	r3, r1, #3
 800460c:	4651      	mov	r1, sl
 800460e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004612:	4651      	mov	r1, sl
 8004614:	00ca      	lsls	r2, r1, #3
 8004616:	4610      	mov	r0, r2
 8004618:	4619      	mov	r1, r3
 800461a:	4603      	mov	r3, r0
 800461c:	4642      	mov	r2, r8
 800461e:	189b      	adds	r3, r3, r2
 8004620:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004624:	464b      	mov	r3, r9
 8004626:	460a      	mov	r2, r1
 8004628:	eb42 0303 	adc.w	r3, r2, r3
 800462c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800463c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004640:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004644:	460b      	mov	r3, r1
 8004646:	18db      	adds	r3, r3, r3
 8004648:	62bb      	str	r3, [r7, #40]	; 0x28
 800464a:	4613      	mov	r3, r2
 800464c:	eb42 0303 	adc.w	r3, r2, r3
 8004650:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004652:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004656:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800465a:	f7fc fab5 	bl	8000bc8 <__aeabi_uldivmod>
 800465e:	4602      	mov	r2, r0
 8004660:	460b      	mov	r3, r1
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <UART_SetConfig+0x2d4>)
 8004664:	fba3 1302 	umull	r1, r3, r3, r2
 8004668:	095b      	lsrs	r3, r3, #5
 800466a:	2164      	movs	r1, #100	; 0x64
 800466c:	fb01 f303 	mul.w	r3, r1, r3
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	3332      	adds	r3, #50	; 0x32
 8004676:	4a08      	ldr	r2, [pc, #32]	; (8004698 <UART_SetConfig+0x2d4>)
 8004678:	fba2 2303 	umull	r2, r3, r2, r3
 800467c:	095b      	lsrs	r3, r3, #5
 800467e:	f003 0207 	and.w	r2, r3, #7
 8004682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4422      	add	r2, r4
 800468a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800468c:	e106      	b.n	800489c <UART_SetConfig+0x4d8>
 800468e:	bf00      	nop
 8004690:	40011000 	.word	0x40011000
 8004694:	40011400 	.word	0x40011400
 8004698:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800469c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046a0:	2200      	movs	r2, #0
 80046a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80046a6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80046aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80046ae:	4642      	mov	r2, r8
 80046b0:	464b      	mov	r3, r9
 80046b2:	1891      	adds	r1, r2, r2
 80046b4:	6239      	str	r1, [r7, #32]
 80046b6:	415b      	adcs	r3, r3
 80046b8:	627b      	str	r3, [r7, #36]	; 0x24
 80046ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046be:	4641      	mov	r1, r8
 80046c0:	1854      	adds	r4, r2, r1
 80046c2:	4649      	mov	r1, r9
 80046c4:	eb43 0501 	adc.w	r5, r3, r1
 80046c8:	f04f 0200 	mov.w	r2, #0
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	00eb      	lsls	r3, r5, #3
 80046d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046d6:	00e2      	lsls	r2, r4, #3
 80046d8:	4614      	mov	r4, r2
 80046da:	461d      	mov	r5, r3
 80046dc:	4643      	mov	r3, r8
 80046de:	18e3      	adds	r3, r4, r3
 80046e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80046e4:	464b      	mov	r3, r9
 80046e6:	eb45 0303 	adc.w	r3, r5, r3
 80046ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80046ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80046fa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80046fe:	f04f 0200 	mov.w	r2, #0
 8004702:	f04f 0300 	mov.w	r3, #0
 8004706:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800470a:	4629      	mov	r1, r5
 800470c:	008b      	lsls	r3, r1, #2
 800470e:	4621      	mov	r1, r4
 8004710:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004714:	4621      	mov	r1, r4
 8004716:	008a      	lsls	r2, r1, #2
 8004718:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800471c:	f7fc fa54 	bl	8000bc8 <__aeabi_uldivmod>
 8004720:	4602      	mov	r2, r0
 8004722:	460b      	mov	r3, r1
 8004724:	4b60      	ldr	r3, [pc, #384]	; (80048a8 <UART_SetConfig+0x4e4>)
 8004726:	fba3 2302 	umull	r2, r3, r3, r2
 800472a:	095b      	lsrs	r3, r3, #5
 800472c:	011c      	lsls	r4, r3, #4
 800472e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004732:	2200      	movs	r2, #0
 8004734:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004738:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800473c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004740:	4642      	mov	r2, r8
 8004742:	464b      	mov	r3, r9
 8004744:	1891      	adds	r1, r2, r2
 8004746:	61b9      	str	r1, [r7, #24]
 8004748:	415b      	adcs	r3, r3
 800474a:	61fb      	str	r3, [r7, #28]
 800474c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004750:	4641      	mov	r1, r8
 8004752:	1851      	adds	r1, r2, r1
 8004754:	6139      	str	r1, [r7, #16]
 8004756:	4649      	mov	r1, r9
 8004758:	414b      	adcs	r3, r1
 800475a:	617b      	str	r3, [r7, #20]
 800475c:	f04f 0200 	mov.w	r2, #0
 8004760:	f04f 0300 	mov.w	r3, #0
 8004764:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004768:	4659      	mov	r1, fp
 800476a:	00cb      	lsls	r3, r1, #3
 800476c:	4651      	mov	r1, sl
 800476e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004772:	4651      	mov	r1, sl
 8004774:	00ca      	lsls	r2, r1, #3
 8004776:	4610      	mov	r0, r2
 8004778:	4619      	mov	r1, r3
 800477a:	4603      	mov	r3, r0
 800477c:	4642      	mov	r2, r8
 800477e:	189b      	adds	r3, r3, r2
 8004780:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004784:	464b      	mov	r3, r9
 8004786:	460a      	mov	r2, r1
 8004788:	eb42 0303 	adc.w	r3, r2, r3
 800478c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	67bb      	str	r3, [r7, #120]	; 0x78
 800479a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800479c:	f04f 0200 	mov.w	r2, #0
 80047a0:	f04f 0300 	mov.w	r3, #0
 80047a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80047a8:	4649      	mov	r1, r9
 80047aa:	008b      	lsls	r3, r1, #2
 80047ac:	4641      	mov	r1, r8
 80047ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047b2:	4641      	mov	r1, r8
 80047b4:	008a      	lsls	r2, r1, #2
 80047b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80047ba:	f7fc fa05 	bl	8000bc8 <__aeabi_uldivmod>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4611      	mov	r1, r2
 80047c4:	4b38      	ldr	r3, [pc, #224]	; (80048a8 <UART_SetConfig+0x4e4>)
 80047c6:	fba3 2301 	umull	r2, r3, r3, r1
 80047ca:	095b      	lsrs	r3, r3, #5
 80047cc:	2264      	movs	r2, #100	; 0x64
 80047ce:	fb02 f303 	mul.w	r3, r2, r3
 80047d2:	1acb      	subs	r3, r1, r3
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	3332      	adds	r3, #50	; 0x32
 80047d8:	4a33      	ldr	r2, [pc, #204]	; (80048a8 <UART_SetConfig+0x4e4>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	095b      	lsrs	r3, r3, #5
 80047e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047e4:	441c      	add	r4, r3
 80047e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047ea:	2200      	movs	r2, #0
 80047ec:	673b      	str	r3, [r7, #112]	; 0x70
 80047ee:	677a      	str	r2, [r7, #116]	; 0x74
 80047f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80047f4:	4642      	mov	r2, r8
 80047f6:	464b      	mov	r3, r9
 80047f8:	1891      	adds	r1, r2, r2
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	415b      	adcs	r3, r3
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004804:	4641      	mov	r1, r8
 8004806:	1851      	adds	r1, r2, r1
 8004808:	6039      	str	r1, [r7, #0]
 800480a:	4649      	mov	r1, r9
 800480c:	414b      	adcs	r3, r1
 800480e:	607b      	str	r3, [r7, #4]
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800481c:	4659      	mov	r1, fp
 800481e:	00cb      	lsls	r3, r1, #3
 8004820:	4651      	mov	r1, sl
 8004822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004826:	4651      	mov	r1, sl
 8004828:	00ca      	lsls	r2, r1, #3
 800482a:	4610      	mov	r0, r2
 800482c:	4619      	mov	r1, r3
 800482e:	4603      	mov	r3, r0
 8004830:	4642      	mov	r2, r8
 8004832:	189b      	adds	r3, r3, r2
 8004834:	66bb      	str	r3, [r7, #104]	; 0x68
 8004836:	464b      	mov	r3, r9
 8004838:	460a      	mov	r2, r1
 800483a:	eb42 0303 	adc.w	r3, r2, r3
 800483e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	663b      	str	r3, [r7, #96]	; 0x60
 800484a:	667a      	str	r2, [r7, #100]	; 0x64
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	f04f 0300 	mov.w	r3, #0
 8004854:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004858:	4649      	mov	r1, r9
 800485a:	008b      	lsls	r3, r1, #2
 800485c:	4641      	mov	r1, r8
 800485e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004862:	4641      	mov	r1, r8
 8004864:	008a      	lsls	r2, r1, #2
 8004866:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800486a:	f7fc f9ad 	bl	8000bc8 <__aeabi_uldivmod>
 800486e:	4602      	mov	r2, r0
 8004870:	460b      	mov	r3, r1
 8004872:	4b0d      	ldr	r3, [pc, #52]	; (80048a8 <UART_SetConfig+0x4e4>)
 8004874:	fba3 1302 	umull	r1, r3, r3, r2
 8004878:	095b      	lsrs	r3, r3, #5
 800487a:	2164      	movs	r1, #100	; 0x64
 800487c:	fb01 f303 	mul.w	r3, r1, r3
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	3332      	adds	r3, #50	; 0x32
 8004886:	4a08      	ldr	r2, [pc, #32]	; (80048a8 <UART_SetConfig+0x4e4>)
 8004888:	fba2 2303 	umull	r2, r3, r2, r3
 800488c:	095b      	lsrs	r3, r3, #5
 800488e:	f003 020f 	and.w	r2, r3, #15
 8004892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4422      	add	r2, r4
 800489a:	609a      	str	r2, [r3, #8]
}
 800489c:	bf00      	nop
 800489e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80048a2:	46bd      	mov	sp, r7
 80048a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048a8:	51eb851f 	.word	0x51eb851f

080048ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048ac:	b084      	sub	sp, #16
 80048ae:	b580      	push	{r7, lr}
 80048b0:	b084      	sub	sp, #16
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
 80048b6:	f107 001c 	add.w	r0, r7, #28
 80048ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80048be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d122      	bne.n	800490a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80048d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80048ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d105      	bne.n	80048fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 faa2 	bl	8004e48 <USB_CoreReset>
 8004904:	4603      	mov	r3, r0
 8004906:	73fb      	strb	r3, [r7, #15]
 8004908:	e01a      	b.n	8004940 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 fa96 	bl	8004e48 <USB_CoreReset>
 800491c:	4603      	mov	r3, r0
 800491e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	639a      	str	r2, [r3, #56]	; 0x38
 8004932:	e005      	b.n	8004940 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004938:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004942:	2b01      	cmp	r3, #1
 8004944:	d10b      	bne.n	800495e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f043 0206 	orr.w	r2, r3, #6
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f043 0220 	orr.w	r2, r3, #32
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800495e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800496a:	b004      	add	sp, #16
 800496c:	4770      	bx	lr

0800496e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f023 0201 	bic.w	r2, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d115      	bne.n	80049de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80049be:	2001      	movs	r0, #1
 80049c0:	f7fd f9cc 	bl	8001d5c <HAL_Delay>
      ms++;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	3301      	adds	r3, #1
 80049c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 fa2e 	bl	8004e2c <USB_GetMode>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d01e      	beq.n	8004a14 <USB_SetCurrentMode+0x84>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2b31      	cmp	r3, #49	; 0x31
 80049da:	d9f0      	bls.n	80049be <USB_SetCurrentMode+0x2e>
 80049dc:	e01a      	b.n	8004a14 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80049de:	78fb      	ldrb	r3, [r7, #3]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d115      	bne.n	8004a10 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80049f0:	2001      	movs	r0, #1
 80049f2:	f7fd f9b3 	bl	8001d5c <HAL_Delay>
      ms++;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	3301      	adds	r3, #1
 80049fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fa15 	bl	8004e2c <USB_GetMode>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <USB_SetCurrentMode+0x84>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2b31      	cmp	r3, #49	; 0x31
 8004a0c:	d9f0      	bls.n	80049f0 <USB_SetCurrentMode+0x60>
 8004a0e:	e001      	b.n	8004a14 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e005      	b.n	8004a20 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2b32      	cmp	r3, #50	; 0x32
 8004a18:	d101      	bne.n	8004a1e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e000      	b.n	8004a20 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a28:	b084      	sub	sp, #16
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b086      	sub	sp, #24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004a36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004a42:	2300      	movs	r3, #0
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	e009      	b.n	8004a5c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004a48:	687a      	ldr	r2, [r7, #4]
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	3340      	adds	r3, #64	; 0x40
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	4413      	add	r3, r2
 8004a52:	2200      	movs	r2, #0
 8004a54:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	613b      	str	r3, [r7, #16]
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	2b0e      	cmp	r3, #14
 8004a60:	d9f2      	bls.n	8004a48 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d11c      	bne.n	8004aa2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a76:	f043 0302 	orr.w	r3, r3, #2
 8004a7a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a80:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a98:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	639a      	str	r2, [r3, #56]	; 0x38
 8004aa0:	e00b      	b.n	8004aba <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004acc:	4619      	mov	r1, r3
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	680b      	ldr	r3, [r1, #0]
 8004ad8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d10c      	bne.n	8004afa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d104      	bne.n	8004af0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f965 	bl	8004db8 <USB_SetDevSpeed>
 8004aee:	e008      	b.n	8004b02 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004af0:	2101      	movs	r1, #1
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f960 	bl	8004db8 <USB_SetDevSpeed>
 8004af8:	e003      	b.n	8004b02 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004afa:	2103      	movs	r1, #3
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 f95b 	bl	8004db8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004b02:	2110      	movs	r1, #16
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f8f3 	bl	8004cf0 <USB_FlushTxFifo>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f91f 	bl	8004d58 <USB_FlushRxFifo>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b36:	461a      	mov	r2, r3
 8004b38:	2300      	movs	r3, #0
 8004b3a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b42:	461a      	mov	r2, r3
 8004b44:	2300      	movs	r3, #0
 8004b46:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b48:	2300      	movs	r3, #0
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	e043      	b.n	8004bd6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	015a      	lsls	r2, r3, #5
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4413      	add	r3, r2
 8004b56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b64:	d118      	bne.n	8004b98 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10a      	bne.n	8004b82 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b7e:	6013      	str	r3, [r2, #0]
 8004b80:	e013      	b.n	8004baa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	015a      	lsls	r2, r3, #5
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4413      	add	r3, r2
 8004b8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b94:	6013      	str	r3, [r2, #0]
 8004b96:	e008      	b.n	8004baa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	015a      	lsls	r2, r3, #5
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	2300      	movs	r3, #0
 8004bba:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	015a      	lsls	r2, r3, #5
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc8:	461a      	mov	r2, r3
 8004bca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004bce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	613b      	str	r3, [r7, #16]
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d3b7      	bcc.n	8004b4e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004bde:	2300      	movs	r3, #0
 8004be0:	613b      	str	r3, [r7, #16]
 8004be2:	e043      	b.n	8004c6c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	015a      	lsls	r2, r3, #5
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4413      	add	r3, r2
 8004bec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bfa:	d118      	bne.n	8004c2e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10a      	bne.n	8004c18 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	015a      	lsls	r2, r3, #5
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	4413      	add	r3, r2
 8004c0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c0e:	461a      	mov	r2, r3
 8004c10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	e013      	b.n	8004c40 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	015a      	lsls	r2, r3, #5
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c24:	461a      	mov	r2, r3
 8004c26:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004c2a:	6013      	str	r3, [r2, #0]
 8004c2c:	e008      	b.n	8004c40 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	015a      	lsls	r2, r3, #5
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	4413      	add	r3, r2
 8004c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	2300      	movs	r3, #0
 8004c50:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	015a      	lsls	r2, r3, #5
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	4413      	add	r3, r2
 8004c5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c5e:	461a      	mov	r2, r3
 8004c60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004c64:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	613b      	str	r3, [r7, #16]
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d3b7      	bcc.n	8004be4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c86:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004c94:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	f043 0210 	orr.w	r2, r3, #16
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	4b0f      	ldr	r3, [pc, #60]	; (8004cec <USB_DevInit+0x2c4>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d005      	beq.n	8004cc6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	f043 0208 	orr.w	r2, r3, #8
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004cc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d107      	bne.n	8004cdc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004cd4:	f043 0304 	orr.w	r3, r3, #4
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ce8:	b004      	add	sp, #16
 8004cea:	4770      	bx	lr
 8004cec:	803c3800 	.word	0x803c3800

08004cf0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3301      	adds	r3, #1
 8004d02:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	4a13      	ldr	r2, [pc, #76]	; (8004d54 <USB_FlushTxFifo+0x64>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d901      	bls.n	8004d10 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e01b      	b.n	8004d48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	daf2      	bge.n	8004cfe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	019b      	lsls	r3, r3, #6
 8004d20:	f043 0220 	orr.w	r2, r3, #32
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4a08      	ldr	r2, [pc, #32]	; (8004d54 <USB_FlushTxFifo+0x64>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e006      	b.n	8004d48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b20      	cmp	r3, #32
 8004d44:	d0f0      	beq.n	8004d28 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3714      	adds	r7, #20
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr
 8004d54:	00030d40 	.word	0x00030d40

08004d58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	3301      	adds	r3, #1
 8004d68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	4a11      	ldr	r2, [pc, #68]	; (8004db4 <USB_FlushRxFifo+0x5c>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d901      	bls.n	8004d76 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e018      	b.n	8004da8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	daf2      	bge.n	8004d64 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2210      	movs	r2, #16
 8004d86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4a08      	ldr	r2, [pc, #32]	; (8004db4 <USB_FlushRxFifo+0x5c>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d901      	bls.n	8004d9a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e006      	b.n	8004da8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	f003 0310 	and.w	r3, r3, #16
 8004da2:	2b10      	cmp	r3, #16
 8004da4:	d0f0      	beq.n	8004d88 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	00030d40 	.word	0x00030d40

08004db8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	78fb      	ldrb	r3, [r7, #3]
 8004dd2:	68f9      	ldr	r1, [r7, #12]
 8004dd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b085      	sub	sp, #20
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004e04:	f023 0303 	bic.w	r3, r3, #3
 8004e08:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e18:	f043 0302 	orr.w	r3, r3, #2
 8004e1c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	f003 0301 	and.w	r3, r3, #1
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	3301      	adds	r3, #1
 8004e58:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4a13      	ldr	r2, [pc, #76]	; (8004eac <USB_CoreReset+0x64>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d901      	bls.n	8004e66 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e01b      	b.n	8004e9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	daf2      	bge.n	8004e54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	f043 0201 	orr.w	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	3301      	adds	r3, #1
 8004e82:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	4a09      	ldr	r2, [pc, #36]	; (8004eac <USB_CoreReset+0x64>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d901      	bls.n	8004e90 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e006      	b.n	8004e9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	f003 0301 	and.w	r3, r3, #1
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d0f0      	beq.n	8004e7e <USB_CoreReset+0x36>

  return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	00030d40 	.word	0x00030d40

08004eb0 <__cvt>:
 8004eb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb4:	ec55 4b10 	vmov	r4, r5, d0
 8004eb8:	2d00      	cmp	r5, #0
 8004eba:	460e      	mov	r6, r1
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	462b      	mov	r3, r5
 8004ec0:	bfbb      	ittet	lt
 8004ec2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ec6:	461d      	movlt	r5, r3
 8004ec8:	2300      	movge	r3, #0
 8004eca:	232d      	movlt	r3, #45	; 0x2d
 8004ecc:	700b      	strb	r3, [r1, #0]
 8004ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ed0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ed4:	4691      	mov	r9, r2
 8004ed6:	f023 0820 	bic.w	r8, r3, #32
 8004eda:	bfbc      	itt	lt
 8004edc:	4622      	movlt	r2, r4
 8004ede:	4614      	movlt	r4, r2
 8004ee0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ee4:	d005      	beq.n	8004ef2 <__cvt+0x42>
 8004ee6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004eea:	d100      	bne.n	8004eee <__cvt+0x3e>
 8004eec:	3601      	adds	r6, #1
 8004eee:	2102      	movs	r1, #2
 8004ef0:	e000      	b.n	8004ef4 <__cvt+0x44>
 8004ef2:	2103      	movs	r1, #3
 8004ef4:	ab03      	add	r3, sp, #12
 8004ef6:	9301      	str	r3, [sp, #4]
 8004ef8:	ab02      	add	r3, sp, #8
 8004efa:	9300      	str	r3, [sp, #0]
 8004efc:	ec45 4b10 	vmov	d0, r4, r5
 8004f00:	4653      	mov	r3, sl
 8004f02:	4632      	mov	r2, r6
 8004f04:	f000 fe48 	bl	8005b98 <_dtoa_r>
 8004f08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f0c:	4607      	mov	r7, r0
 8004f0e:	d102      	bne.n	8004f16 <__cvt+0x66>
 8004f10:	f019 0f01 	tst.w	r9, #1
 8004f14:	d022      	beq.n	8004f5c <__cvt+0xac>
 8004f16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f1a:	eb07 0906 	add.w	r9, r7, r6
 8004f1e:	d110      	bne.n	8004f42 <__cvt+0x92>
 8004f20:	783b      	ldrb	r3, [r7, #0]
 8004f22:	2b30      	cmp	r3, #48	; 0x30
 8004f24:	d10a      	bne.n	8004f3c <__cvt+0x8c>
 8004f26:	2200      	movs	r2, #0
 8004f28:	2300      	movs	r3, #0
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	4629      	mov	r1, r5
 8004f2e:	f7fb fddb 	bl	8000ae8 <__aeabi_dcmpeq>
 8004f32:	b918      	cbnz	r0, 8004f3c <__cvt+0x8c>
 8004f34:	f1c6 0601 	rsb	r6, r6, #1
 8004f38:	f8ca 6000 	str.w	r6, [sl]
 8004f3c:	f8da 3000 	ldr.w	r3, [sl]
 8004f40:	4499      	add	r9, r3
 8004f42:	2200      	movs	r2, #0
 8004f44:	2300      	movs	r3, #0
 8004f46:	4620      	mov	r0, r4
 8004f48:	4629      	mov	r1, r5
 8004f4a:	f7fb fdcd 	bl	8000ae8 <__aeabi_dcmpeq>
 8004f4e:	b108      	cbz	r0, 8004f54 <__cvt+0xa4>
 8004f50:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f54:	2230      	movs	r2, #48	; 0x30
 8004f56:	9b03      	ldr	r3, [sp, #12]
 8004f58:	454b      	cmp	r3, r9
 8004f5a:	d307      	bcc.n	8004f6c <__cvt+0xbc>
 8004f5c:	9b03      	ldr	r3, [sp, #12]
 8004f5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f60:	1bdb      	subs	r3, r3, r7
 8004f62:	4638      	mov	r0, r7
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	b004      	add	sp, #16
 8004f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f6c:	1c59      	adds	r1, r3, #1
 8004f6e:	9103      	str	r1, [sp, #12]
 8004f70:	701a      	strb	r2, [r3, #0]
 8004f72:	e7f0      	b.n	8004f56 <__cvt+0xa6>

08004f74 <__exponent>:
 8004f74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f76:	4603      	mov	r3, r0
 8004f78:	2900      	cmp	r1, #0
 8004f7a:	bfb8      	it	lt
 8004f7c:	4249      	neglt	r1, r1
 8004f7e:	f803 2b02 	strb.w	r2, [r3], #2
 8004f82:	bfb4      	ite	lt
 8004f84:	222d      	movlt	r2, #45	; 0x2d
 8004f86:	222b      	movge	r2, #43	; 0x2b
 8004f88:	2909      	cmp	r1, #9
 8004f8a:	7042      	strb	r2, [r0, #1]
 8004f8c:	dd2a      	ble.n	8004fe4 <__exponent+0x70>
 8004f8e:	f10d 0207 	add.w	r2, sp, #7
 8004f92:	4617      	mov	r7, r2
 8004f94:	260a      	movs	r6, #10
 8004f96:	4694      	mov	ip, r2
 8004f98:	fb91 f5f6 	sdiv	r5, r1, r6
 8004f9c:	fb06 1415 	mls	r4, r6, r5, r1
 8004fa0:	3430      	adds	r4, #48	; 0x30
 8004fa2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004fa6:	460c      	mov	r4, r1
 8004fa8:	2c63      	cmp	r4, #99	; 0x63
 8004faa:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8004fae:	4629      	mov	r1, r5
 8004fb0:	dcf1      	bgt.n	8004f96 <__exponent+0x22>
 8004fb2:	3130      	adds	r1, #48	; 0x30
 8004fb4:	f1ac 0402 	sub.w	r4, ip, #2
 8004fb8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004fbc:	1c41      	adds	r1, r0, #1
 8004fbe:	4622      	mov	r2, r4
 8004fc0:	42ba      	cmp	r2, r7
 8004fc2:	d30a      	bcc.n	8004fda <__exponent+0x66>
 8004fc4:	f10d 0209 	add.w	r2, sp, #9
 8004fc8:	eba2 020c 	sub.w	r2, r2, ip
 8004fcc:	42bc      	cmp	r4, r7
 8004fce:	bf88      	it	hi
 8004fd0:	2200      	movhi	r2, #0
 8004fd2:	4413      	add	r3, r2
 8004fd4:	1a18      	subs	r0, r3, r0
 8004fd6:	b003      	add	sp, #12
 8004fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004fda:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004fde:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004fe2:	e7ed      	b.n	8004fc0 <__exponent+0x4c>
 8004fe4:	2330      	movs	r3, #48	; 0x30
 8004fe6:	3130      	adds	r1, #48	; 0x30
 8004fe8:	7083      	strb	r3, [r0, #2]
 8004fea:	70c1      	strb	r1, [r0, #3]
 8004fec:	1d03      	adds	r3, r0, #4
 8004fee:	e7f1      	b.n	8004fd4 <__exponent+0x60>

08004ff0 <_printf_float>:
 8004ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff4:	ed2d 8b02 	vpush	{d8}
 8004ff8:	b08d      	sub	sp, #52	; 0x34
 8004ffa:	460c      	mov	r4, r1
 8004ffc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005000:	4616      	mov	r6, r2
 8005002:	461f      	mov	r7, r3
 8005004:	4605      	mov	r5, r0
 8005006:	f000 fcc7 	bl	8005998 <_localeconv_r>
 800500a:	f8d0 a000 	ldr.w	sl, [r0]
 800500e:	4650      	mov	r0, sl
 8005010:	f7fb f93e 	bl	8000290 <strlen>
 8005014:	2300      	movs	r3, #0
 8005016:	930a      	str	r3, [sp, #40]	; 0x28
 8005018:	6823      	ldr	r3, [r4, #0]
 800501a:	9305      	str	r3, [sp, #20]
 800501c:	f8d8 3000 	ldr.w	r3, [r8]
 8005020:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005024:	3307      	adds	r3, #7
 8005026:	f023 0307 	bic.w	r3, r3, #7
 800502a:	f103 0208 	add.w	r2, r3, #8
 800502e:	f8c8 2000 	str.w	r2, [r8]
 8005032:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005036:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800503a:	9307      	str	r3, [sp, #28]
 800503c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005040:	ee08 0a10 	vmov	s16, r0
 8005044:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005048:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800504c:	4b9e      	ldr	r3, [pc, #632]	; (80052c8 <_printf_float+0x2d8>)
 800504e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005052:	f7fb fd7b 	bl	8000b4c <__aeabi_dcmpun>
 8005056:	bb88      	cbnz	r0, 80050bc <_printf_float+0xcc>
 8005058:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800505c:	4b9a      	ldr	r3, [pc, #616]	; (80052c8 <_printf_float+0x2d8>)
 800505e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005062:	f7fb fd55 	bl	8000b10 <__aeabi_dcmple>
 8005066:	bb48      	cbnz	r0, 80050bc <_printf_float+0xcc>
 8005068:	2200      	movs	r2, #0
 800506a:	2300      	movs	r3, #0
 800506c:	4640      	mov	r0, r8
 800506e:	4649      	mov	r1, r9
 8005070:	f7fb fd44 	bl	8000afc <__aeabi_dcmplt>
 8005074:	b110      	cbz	r0, 800507c <_printf_float+0x8c>
 8005076:	232d      	movs	r3, #45	; 0x2d
 8005078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800507c:	4a93      	ldr	r2, [pc, #588]	; (80052cc <_printf_float+0x2dc>)
 800507e:	4b94      	ldr	r3, [pc, #592]	; (80052d0 <_printf_float+0x2e0>)
 8005080:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005084:	bf94      	ite	ls
 8005086:	4690      	movls	r8, r2
 8005088:	4698      	movhi	r8, r3
 800508a:	2303      	movs	r3, #3
 800508c:	6123      	str	r3, [r4, #16]
 800508e:	9b05      	ldr	r3, [sp, #20]
 8005090:	f023 0304 	bic.w	r3, r3, #4
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	f04f 0900 	mov.w	r9, #0
 800509a:	9700      	str	r7, [sp, #0]
 800509c:	4633      	mov	r3, r6
 800509e:	aa0b      	add	r2, sp, #44	; 0x2c
 80050a0:	4621      	mov	r1, r4
 80050a2:	4628      	mov	r0, r5
 80050a4:	f000 f9da 	bl	800545c <_printf_common>
 80050a8:	3001      	adds	r0, #1
 80050aa:	f040 8090 	bne.w	80051ce <_printf_float+0x1de>
 80050ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b2:	b00d      	add	sp, #52	; 0x34
 80050b4:	ecbd 8b02 	vpop	{d8}
 80050b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050bc:	4642      	mov	r2, r8
 80050be:	464b      	mov	r3, r9
 80050c0:	4640      	mov	r0, r8
 80050c2:	4649      	mov	r1, r9
 80050c4:	f7fb fd42 	bl	8000b4c <__aeabi_dcmpun>
 80050c8:	b140      	cbz	r0, 80050dc <_printf_float+0xec>
 80050ca:	464b      	mov	r3, r9
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	bfbc      	itt	lt
 80050d0:	232d      	movlt	r3, #45	; 0x2d
 80050d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80050d6:	4a7f      	ldr	r2, [pc, #508]	; (80052d4 <_printf_float+0x2e4>)
 80050d8:	4b7f      	ldr	r3, [pc, #508]	; (80052d8 <_printf_float+0x2e8>)
 80050da:	e7d1      	b.n	8005080 <_printf_float+0x90>
 80050dc:	6863      	ldr	r3, [r4, #4]
 80050de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80050e2:	9206      	str	r2, [sp, #24]
 80050e4:	1c5a      	adds	r2, r3, #1
 80050e6:	d13f      	bne.n	8005168 <_printf_float+0x178>
 80050e8:	2306      	movs	r3, #6
 80050ea:	6063      	str	r3, [r4, #4]
 80050ec:	9b05      	ldr	r3, [sp, #20]
 80050ee:	6861      	ldr	r1, [r4, #4]
 80050f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80050f4:	2300      	movs	r3, #0
 80050f6:	9303      	str	r3, [sp, #12]
 80050f8:	ab0a      	add	r3, sp, #40	; 0x28
 80050fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80050fe:	ab09      	add	r3, sp, #36	; 0x24
 8005100:	ec49 8b10 	vmov	d0, r8, r9
 8005104:	9300      	str	r3, [sp, #0]
 8005106:	6022      	str	r2, [r4, #0]
 8005108:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800510c:	4628      	mov	r0, r5
 800510e:	f7ff fecf 	bl	8004eb0 <__cvt>
 8005112:	9b06      	ldr	r3, [sp, #24]
 8005114:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005116:	2b47      	cmp	r3, #71	; 0x47
 8005118:	4680      	mov	r8, r0
 800511a:	d108      	bne.n	800512e <_printf_float+0x13e>
 800511c:	1cc8      	adds	r0, r1, #3
 800511e:	db02      	blt.n	8005126 <_printf_float+0x136>
 8005120:	6863      	ldr	r3, [r4, #4]
 8005122:	4299      	cmp	r1, r3
 8005124:	dd41      	ble.n	80051aa <_printf_float+0x1ba>
 8005126:	f1ab 0302 	sub.w	r3, fp, #2
 800512a:	fa5f fb83 	uxtb.w	fp, r3
 800512e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005132:	d820      	bhi.n	8005176 <_printf_float+0x186>
 8005134:	3901      	subs	r1, #1
 8005136:	465a      	mov	r2, fp
 8005138:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800513c:	9109      	str	r1, [sp, #36]	; 0x24
 800513e:	f7ff ff19 	bl	8004f74 <__exponent>
 8005142:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005144:	1813      	adds	r3, r2, r0
 8005146:	2a01      	cmp	r2, #1
 8005148:	4681      	mov	r9, r0
 800514a:	6123      	str	r3, [r4, #16]
 800514c:	dc02      	bgt.n	8005154 <_printf_float+0x164>
 800514e:	6822      	ldr	r2, [r4, #0]
 8005150:	07d2      	lsls	r2, r2, #31
 8005152:	d501      	bpl.n	8005158 <_printf_float+0x168>
 8005154:	3301      	adds	r3, #1
 8005156:	6123      	str	r3, [r4, #16]
 8005158:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800515c:	2b00      	cmp	r3, #0
 800515e:	d09c      	beq.n	800509a <_printf_float+0xaa>
 8005160:	232d      	movs	r3, #45	; 0x2d
 8005162:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005166:	e798      	b.n	800509a <_printf_float+0xaa>
 8005168:	9a06      	ldr	r2, [sp, #24]
 800516a:	2a47      	cmp	r2, #71	; 0x47
 800516c:	d1be      	bne.n	80050ec <_printf_float+0xfc>
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1bc      	bne.n	80050ec <_printf_float+0xfc>
 8005172:	2301      	movs	r3, #1
 8005174:	e7b9      	b.n	80050ea <_printf_float+0xfa>
 8005176:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800517a:	d118      	bne.n	80051ae <_printf_float+0x1be>
 800517c:	2900      	cmp	r1, #0
 800517e:	6863      	ldr	r3, [r4, #4]
 8005180:	dd0b      	ble.n	800519a <_printf_float+0x1aa>
 8005182:	6121      	str	r1, [r4, #16]
 8005184:	b913      	cbnz	r3, 800518c <_printf_float+0x19c>
 8005186:	6822      	ldr	r2, [r4, #0]
 8005188:	07d0      	lsls	r0, r2, #31
 800518a:	d502      	bpl.n	8005192 <_printf_float+0x1a2>
 800518c:	3301      	adds	r3, #1
 800518e:	440b      	add	r3, r1
 8005190:	6123      	str	r3, [r4, #16]
 8005192:	65a1      	str	r1, [r4, #88]	; 0x58
 8005194:	f04f 0900 	mov.w	r9, #0
 8005198:	e7de      	b.n	8005158 <_printf_float+0x168>
 800519a:	b913      	cbnz	r3, 80051a2 <_printf_float+0x1b2>
 800519c:	6822      	ldr	r2, [r4, #0]
 800519e:	07d2      	lsls	r2, r2, #31
 80051a0:	d501      	bpl.n	80051a6 <_printf_float+0x1b6>
 80051a2:	3302      	adds	r3, #2
 80051a4:	e7f4      	b.n	8005190 <_printf_float+0x1a0>
 80051a6:	2301      	movs	r3, #1
 80051a8:	e7f2      	b.n	8005190 <_printf_float+0x1a0>
 80051aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80051ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051b0:	4299      	cmp	r1, r3
 80051b2:	db05      	blt.n	80051c0 <_printf_float+0x1d0>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	6121      	str	r1, [r4, #16]
 80051b8:	07d8      	lsls	r0, r3, #31
 80051ba:	d5ea      	bpl.n	8005192 <_printf_float+0x1a2>
 80051bc:	1c4b      	adds	r3, r1, #1
 80051be:	e7e7      	b.n	8005190 <_printf_float+0x1a0>
 80051c0:	2900      	cmp	r1, #0
 80051c2:	bfd4      	ite	le
 80051c4:	f1c1 0202 	rsble	r2, r1, #2
 80051c8:	2201      	movgt	r2, #1
 80051ca:	4413      	add	r3, r2
 80051cc:	e7e0      	b.n	8005190 <_printf_float+0x1a0>
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	055a      	lsls	r2, r3, #21
 80051d2:	d407      	bmi.n	80051e4 <_printf_float+0x1f4>
 80051d4:	6923      	ldr	r3, [r4, #16]
 80051d6:	4642      	mov	r2, r8
 80051d8:	4631      	mov	r1, r6
 80051da:	4628      	mov	r0, r5
 80051dc:	47b8      	blx	r7
 80051de:	3001      	adds	r0, #1
 80051e0:	d12c      	bne.n	800523c <_printf_float+0x24c>
 80051e2:	e764      	b.n	80050ae <_printf_float+0xbe>
 80051e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80051e8:	f240 80e0 	bls.w	80053ac <_printf_float+0x3bc>
 80051ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051f0:	2200      	movs	r2, #0
 80051f2:	2300      	movs	r3, #0
 80051f4:	f7fb fc78 	bl	8000ae8 <__aeabi_dcmpeq>
 80051f8:	2800      	cmp	r0, #0
 80051fa:	d034      	beq.n	8005266 <_printf_float+0x276>
 80051fc:	4a37      	ldr	r2, [pc, #220]	; (80052dc <_printf_float+0x2ec>)
 80051fe:	2301      	movs	r3, #1
 8005200:	4631      	mov	r1, r6
 8005202:	4628      	mov	r0, r5
 8005204:	47b8      	blx	r7
 8005206:	3001      	adds	r0, #1
 8005208:	f43f af51 	beq.w	80050ae <_printf_float+0xbe>
 800520c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005210:	429a      	cmp	r2, r3
 8005212:	db02      	blt.n	800521a <_printf_float+0x22a>
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	07d8      	lsls	r0, r3, #31
 8005218:	d510      	bpl.n	800523c <_printf_float+0x24c>
 800521a:	ee18 3a10 	vmov	r3, s16
 800521e:	4652      	mov	r2, sl
 8005220:	4631      	mov	r1, r6
 8005222:	4628      	mov	r0, r5
 8005224:	47b8      	blx	r7
 8005226:	3001      	adds	r0, #1
 8005228:	f43f af41 	beq.w	80050ae <_printf_float+0xbe>
 800522c:	f04f 0800 	mov.w	r8, #0
 8005230:	f104 091a 	add.w	r9, r4, #26
 8005234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005236:	3b01      	subs	r3, #1
 8005238:	4543      	cmp	r3, r8
 800523a:	dc09      	bgt.n	8005250 <_printf_float+0x260>
 800523c:	6823      	ldr	r3, [r4, #0]
 800523e:	079b      	lsls	r3, r3, #30
 8005240:	f100 8107 	bmi.w	8005452 <_printf_float+0x462>
 8005244:	68e0      	ldr	r0, [r4, #12]
 8005246:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005248:	4298      	cmp	r0, r3
 800524a:	bfb8      	it	lt
 800524c:	4618      	movlt	r0, r3
 800524e:	e730      	b.n	80050b2 <_printf_float+0xc2>
 8005250:	2301      	movs	r3, #1
 8005252:	464a      	mov	r2, r9
 8005254:	4631      	mov	r1, r6
 8005256:	4628      	mov	r0, r5
 8005258:	47b8      	blx	r7
 800525a:	3001      	adds	r0, #1
 800525c:	f43f af27 	beq.w	80050ae <_printf_float+0xbe>
 8005260:	f108 0801 	add.w	r8, r8, #1
 8005264:	e7e6      	b.n	8005234 <_printf_float+0x244>
 8005266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005268:	2b00      	cmp	r3, #0
 800526a:	dc39      	bgt.n	80052e0 <_printf_float+0x2f0>
 800526c:	4a1b      	ldr	r2, [pc, #108]	; (80052dc <_printf_float+0x2ec>)
 800526e:	2301      	movs	r3, #1
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	f43f af19 	beq.w	80050ae <_printf_float+0xbe>
 800527c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005280:	4313      	orrs	r3, r2
 8005282:	d102      	bne.n	800528a <_printf_float+0x29a>
 8005284:	6823      	ldr	r3, [r4, #0]
 8005286:	07d9      	lsls	r1, r3, #31
 8005288:	d5d8      	bpl.n	800523c <_printf_float+0x24c>
 800528a:	ee18 3a10 	vmov	r3, s16
 800528e:	4652      	mov	r2, sl
 8005290:	4631      	mov	r1, r6
 8005292:	4628      	mov	r0, r5
 8005294:	47b8      	blx	r7
 8005296:	3001      	adds	r0, #1
 8005298:	f43f af09 	beq.w	80050ae <_printf_float+0xbe>
 800529c:	f04f 0900 	mov.w	r9, #0
 80052a0:	f104 0a1a 	add.w	sl, r4, #26
 80052a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052a6:	425b      	negs	r3, r3
 80052a8:	454b      	cmp	r3, r9
 80052aa:	dc01      	bgt.n	80052b0 <_printf_float+0x2c0>
 80052ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ae:	e792      	b.n	80051d6 <_printf_float+0x1e6>
 80052b0:	2301      	movs	r3, #1
 80052b2:	4652      	mov	r2, sl
 80052b4:	4631      	mov	r1, r6
 80052b6:	4628      	mov	r0, r5
 80052b8:	47b8      	blx	r7
 80052ba:	3001      	adds	r0, #1
 80052bc:	f43f aef7 	beq.w	80050ae <_printf_float+0xbe>
 80052c0:	f109 0901 	add.w	r9, r9, #1
 80052c4:	e7ee      	b.n	80052a4 <_printf_float+0x2b4>
 80052c6:	bf00      	nop
 80052c8:	7fefffff 	.word	0x7fefffff
 80052cc:	0800787c 	.word	0x0800787c
 80052d0:	08007880 	.word	0x08007880
 80052d4:	08007884 	.word	0x08007884
 80052d8:	08007888 	.word	0x08007888
 80052dc:	0800788c 	.word	0x0800788c
 80052e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052e4:	429a      	cmp	r2, r3
 80052e6:	bfa8      	it	ge
 80052e8:	461a      	movge	r2, r3
 80052ea:	2a00      	cmp	r2, #0
 80052ec:	4691      	mov	r9, r2
 80052ee:	dc37      	bgt.n	8005360 <_printf_float+0x370>
 80052f0:	f04f 0b00 	mov.w	fp, #0
 80052f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052f8:	f104 021a 	add.w	r2, r4, #26
 80052fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80052fe:	9305      	str	r3, [sp, #20]
 8005300:	eba3 0309 	sub.w	r3, r3, r9
 8005304:	455b      	cmp	r3, fp
 8005306:	dc33      	bgt.n	8005370 <_printf_float+0x380>
 8005308:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800530c:	429a      	cmp	r2, r3
 800530e:	db3b      	blt.n	8005388 <_printf_float+0x398>
 8005310:	6823      	ldr	r3, [r4, #0]
 8005312:	07da      	lsls	r2, r3, #31
 8005314:	d438      	bmi.n	8005388 <_printf_float+0x398>
 8005316:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800531a:	eba2 0903 	sub.w	r9, r2, r3
 800531e:	9b05      	ldr	r3, [sp, #20]
 8005320:	1ad2      	subs	r2, r2, r3
 8005322:	4591      	cmp	r9, r2
 8005324:	bfa8      	it	ge
 8005326:	4691      	movge	r9, r2
 8005328:	f1b9 0f00 	cmp.w	r9, #0
 800532c:	dc35      	bgt.n	800539a <_printf_float+0x3aa>
 800532e:	f04f 0800 	mov.w	r8, #0
 8005332:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005336:	f104 0a1a 	add.w	sl, r4, #26
 800533a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800533e:	1a9b      	subs	r3, r3, r2
 8005340:	eba3 0309 	sub.w	r3, r3, r9
 8005344:	4543      	cmp	r3, r8
 8005346:	f77f af79 	ble.w	800523c <_printf_float+0x24c>
 800534a:	2301      	movs	r3, #1
 800534c:	4652      	mov	r2, sl
 800534e:	4631      	mov	r1, r6
 8005350:	4628      	mov	r0, r5
 8005352:	47b8      	blx	r7
 8005354:	3001      	adds	r0, #1
 8005356:	f43f aeaa 	beq.w	80050ae <_printf_float+0xbe>
 800535a:	f108 0801 	add.w	r8, r8, #1
 800535e:	e7ec      	b.n	800533a <_printf_float+0x34a>
 8005360:	4613      	mov	r3, r2
 8005362:	4631      	mov	r1, r6
 8005364:	4642      	mov	r2, r8
 8005366:	4628      	mov	r0, r5
 8005368:	47b8      	blx	r7
 800536a:	3001      	adds	r0, #1
 800536c:	d1c0      	bne.n	80052f0 <_printf_float+0x300>
 800536e:	e69e      	b.n	80050ae <_printf_float+0xbe>
 8005370:	2301      	movs	r3, #1
 8005372:	4631      	mov	r1, r6
 8005374:	4628      	mov	r0, r5
 8005376:	9205      	str	r2, [sp, #20]
 8005378:	47b8      	blx	r7
 800537a:	3001      	adds	r0, #1
 800537c:	f43f ae97 	beq.w	80050ae <_printf_float+0xbe>
 8005380:	9a05      	ldr	r2, [sp, #20]
 8005382:	f10b 0b01 	add.w	fp, fp, #1
 8005386:	e7b9      	b.n	80052fc <_printf_float+0x30c>
 8005388:	ee18 3a10 	vmov	r3, s16
 800538c:	4652      	mov	r2, sl
 800538e:	4631      	mov	r1, r6
 8005390:	4628      	mov	r0, r5
 8005392:	47b8      	blx	r7
 8005394:	3001      	adds	r0, #1
 8005396:	d1be      	bne.n	8005316 <_printf_float+0x326>
 8005398:	e689      	b.n	80050ae <_printf_float+0xbe>
 800539a:	9a05      	ldr	r2, [sp, #20]
 800539c:	464b      	mov	r3, r9
 800539e:	4442      	add	r2, r8
 80053a0:	4631      	mov	r1, r6
 80053a2:	4628      	mov	r0, r5
 80053a4:	47b8      	blx	r7
 80053a6:	3001      	adds	r0, #1
 80053a8:	d1c1      	bne.n	800532e <_printf_float+0x33e>
 80053aa:	e680      	b.n	80050ae <_printf_float+0xbe>
 80053ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053ae:	2a01      	cmp	r2, #1
 80053b0:	dc01      	bgt.n	80053b6 <_printf_float+0x3c6>
 80053b2:	07db      	lsls	r3, r3, #31
 80053b4:	d53a      	bpl.n	800542c <_printf_float+0x43c>
 80053b6:	2301      	movs	r3, #1
 80053b8:	4642      	mov	r2, r8
 80053ba:	4631      	mov	r1, r6
 80053bc:	4628      	mov	r0, r5
 80053be:	47b8      	blx	r7
 80053c0:	3001      	adds	r0, #1
 80053c2:	f43f ae74 	beq.w	80050ae <_printf_float+0xbe>
 80053c6:	ee18 3a10 	vmov	r3, s16
 80053ca:	4652      	mov	r2, sl
 80053cc:	4631      	mov	r1, r6
 80053ce:	4628      	mov	r0, r5
 80053d0:	47b8      	blx	r7
 80053d2:	3001      	adds	r0, #1
 80053d4:	f43f ae6b 	beq.w	80050ae <_printf_float+0xbe>
 80053d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053dc:	2200      	movs	r2, #0
 80053de:	2300      	movs	r3, #0
 80053e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80053e4:	f7fb fb80 	bl	8000ae8 <__aeabi_dcmpeq>
 80053e8:	b9d8      	cbnz	r0, 8005422 <_printf_float+0x432>
 80053ea:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80053ee:	f108 0201 	add.w	r2, r8, #1
 80053f2:	4631      	mov	r1, r6
 80053f4:	4628      	mov	r0, r5
 80053f6:	47b8      	blx	r7
 80053f8:	3001      	adds	r0, #1
 80053fa:	d10e      	bne.n	800541a <_printf_float+0x42a>
 80053fc:	e657      	b.n	80050ae <_printf_float+0xbe>
 80053fe:	2301      	movs	r3, #1
 8005400:	4652      	mov	r2, sl
 8005402:	4631      	mov	r1, r6
 8005404:	4628      	mov	r0, r5
 8005406:	47b8      	blx	r7
 8005408:	3001      	adds	r0, #1
 800540a:	f43f ae50 	beq.w	80050ae <_printf_float+0xbe>
 800540e:	f108 0801 	add.w	r8, r8, #1
 8005412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005414:	3b01      	subs	r3, #1
 8005416:	4543      	cmp	r3, r8
 8005418:	dcf1      	bgt.n	80053fe <_printf_float+0x40e>
 800541a:	464b      	mov	r3, r9
 800541c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005420:	e6da      	b.n	80051d8 <_printf_float+0x1e8>
 8005422:	f04f 0800 	mov.w	r8, #0
 8005426:	f104 0a1a 	add.w	sl, r4, #26
 800542a:	e7f2      	b.n	8005412 <_printf_float+0x422>
 800542c:	2301      	movs	r3, #1
 800542e:	4642      	mov	r2, r8
 8005430:	e7df      	b.n	80053f2 <_printf_float+0x402>
 8005432:	2301      	movs	r3, #1
 8005434:	464a      	mov	r2, r9
 8005436:	4631      	mov	r1, r6
 8005438:	4628      	mov	r0, r5
 800543a:	47b8      	blx	r7
 800543c:	3001      	adds	r0, #1
 800543e:	f43f ae36 	beq.w	80050ae <_printf_float+0xbe>
 8005442:	f108 0801 	add.w	r8, r8, #1
 8005446:	68e3      	ldr	r3, [r4, #12]
 8005448:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800544a:	1a5b      	subs	r3, r3, r1
 800544c:	4543      	cmp	r3, r8
 800544e:	dcf0      	bgt.n	8005432 <_printf_float+0x442>
 8005450:	e6f8      	b.n	8005244 <_printf_float+0x254>
 8005452:	f04f 0800 	mov.w	r8, #0
 8005456:	f104 0919 	add.w	r9, r4, #25
 800545a:	e7f4      	b.n	8005446 <_printf_float+0x456>

0800545c <_printf_common>:
 800545c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005460:	4616      	mov	r6, r2
 8005462:	4699      	mov	r9, r3
 8005464:	688a      	ldr	r2, [r1, #8]
 8005466:	690b      	ldr	r3, [r1, #16]
 8005468:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800546c:	4293      	cmp	r3, r2
 800546e:	bfb8      	it	lt
 8005470:	4613      	movlt	r3, r2
 8005472:	6033      	str	r3, [r6, #0]
 8005474:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005478:	4607      	mov	r7, r0
 800547a:	460c      	mov	r4, r1
 800547c:	b10a      	cbz	r2, 8005482 <_printf_common+0x26>
 800547e:	3301      	adds	r3, #1
 8005480:	6033      	str	r3, [r6, #0]
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	0699      	lsls	r1, r3, #26
 8005486:	bf42      	ittt	mi
 8005488:	6833      	ldrmi	r3, [r6, #0]
 800548a:	3302      	addmi	r3, #2
 800548c:	6033      	strmi	r3, [r6, #0]
 800548e:	6825      	ldr	r5, [r4, #0]
 8005490:	f015 0506 	ands.w	r5, r5, #6
 8005494:	d106      	bne.n	80054a4 <_printf_common+0x48>
 8005496:	f104 0a19 	add.w	sl, r4, #25
 800549a:	68e3      	ldr	r3, [r4, #12]
 800549c:	6832      	ldr	r2, [r6, #0]
 800549e:	1a9b      	subs	r3, r3, r2
 80054a0:	42ab      	cmp	r3, r5
 80054a2:	dc26      	bgt.n	80054f2 <_printf_common+0x96>
 80054a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054a8:	1e13      	subs	r3, r2, #0
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	bf18      	it	ne
 80054ae:	2301      	movne	r3, #1
 80054b0:	0692      	lsls	r2, r2, #26
 80054b2:	d42b      	bmi.n	800550c <_printf_common+0xb0>
 80054b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054b8:	4649      	mov	r1, r9
 80054ba:	4638      	mov	r0, r7
 80054bc:	47c0      	blx	r8
 80054be:	3001      	adds	r0, #1
 80054c0:	d01e      	beq.n	8005500 <_printf_common+0xa4>
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	6922      	ldr	r2, [r4, #16]
 80054c6:	f003 0306 	and.w	r3, r3, #6
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	bf02      	ittt	eq
 80054ce:	68e5      	ldreq	r5, [r4, #12]
 80054d0:	6833      	ldreq	r3, [r6, #0]
 80054d2:	1aed      	subeq	r5, r5, r3
 80054d4:	68a3      	ldr	r3, [r4, #8]
 80054d6:	bf0c      	ite	eq
 80054d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054dc:	2500      	movne	r5, #0
 80054de:	4293      	cmp	r3, r2
 80054e0:	bfc4      	itt	gt
 80054e2:	1a9b      	subgt	r3, r3, r2
 80054e4:	18ed      	addgt	r5, r5, r3
 80054e6:	2600      	movs	r6, #0
 80054e8:	341a      	adds	r4, #26
 80054ea:	42b5      	cmp	r5, r6
 80054ec:	d11a      	bne.n	8005524 <_printf_common+0xc8>
 80054ee:	2000      	movs	r0, #0
 80054f0:	e008      	b.n	8005504 <_printf_common+0xa8>
 80054f2:	2301      	movs	r3, #1
 80054f4:	4652      	mov	r2, sl
 80054f6:	4649      	mov	r1, r9
 80054f8:	4638      	mov	r0, r7
 80054fa:	47c0      	blx	r8
 80054fc:	3001      	adds	r0, #1
 80054fe:	d103      	bne.n	8005508 <_printf_common+0xac>
 8005500:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005508:	3501      	adds	r5, #1
 800550a:	e7c6      	b.n	800549a <_printf_common+0x3e>
 800550c:	18e1      	adds	r1, r4, r3
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	2030      	movs	r0, #48	; 0x30
 8005512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005516:	4422      	add	r2, r4
 8005518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800551c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005520:	3302      	adds	r3, #2
 8005522:	e7c7      	b.n	80054b4 <_printf_common+0x58>
 8005524:	2301      	movs	r3, #1
 8005526:	4622      	mov	r2, r4
 8005528:	4649      	mov	r1, r9
 800552a:	4638      	mov	r0, r7
 800552c:	47c0      	blx	r8
 800552e:	3001      	adds	r0, #1
 8005530:	d0e6      	beq.n	8005500 <_printf_common+0xa4>
 8005532:	3601      	adds	r6, #1
 8005534:	e7d9      	b.n	80054ea <_printf_common+0x8e>
	...

08005538 <_printf_i>:
 8005538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800553c:	7e0f      	ldrb	r7, [r1, #24]
 800553e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005540:	2f78      	cmp	r7, #120	; 0x78
 8005542:	4691      	mov	r9, r2
 8005544:	4680      	mov	r8, r0
 8005546:	460c      	mov	r4, r1
 8005548:	469a      	mov	sl, r3
 800554a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800554e:	d807      	bhi.n	8005560 <_printf_i+0x28>
 8005550:	2f62      	cmp	r7, #98	; 0x62
 8005552:	d80a      	bhi.n	800556a <_printf_i+0x32>
 8005554:	2f00      	cmp	r7, #0
 8005556:	f000 80d4 	beq.w	8005702 <_printf_i+0x1ca>
 800555a:	2f58      	cmp	r7, #88	; 0x58
 800555c:	f000 80c0 	beq.w	80056e0 <_printf_i+0x1a8>
 8005560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005568:	e03a      	b.n	80055e0 <_printf_i+0xa8>
 800556a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800556e:	2b15      	cmp	r3, #21
 8005570:	d8f6      	bhi.n	8005560 <_printf_i+0x28>
 8005572:	a101      	add	r1, pc, #4	; (adr r1, 8005578 <_printf_i+0x40>)
 8005574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005578:	080055d1 	.word	0x080055d1
 800557c:	080055e5 	.word	0x080055e5
 8005580:	08005561 	.word	0x08005561
 8005584:	08005561 	.word	0x08005561
 8005588:	08005561 	.word	0x08005561
 800558c:	08005561 	.word	0x08005561
 8005590:	080055e5 	.word	0x080055e5
 8005594:	08005561 	.word	0x08005561
 8005598:	08005561 	.word	0x08005561
 800559c:	08005561 	.word	0x08005561
 80055a0:	08005561 	.word	0x08005561
 80055a4:	080056e9 	.word	0x080056e9
 80055a8:	08005611 	.word	0x08005611
 80055ac:	080056a3 	.word	0x080056a3
 80055b0:	08005561 	.word	0x08005561
 80055b4:	08005561 	.word	0x08005561
 80055b8:	0800570b 	.word	0x0800570b
 80055bc:	08005561 	.word	0x08005561
 80055c0:	08005611 	.word	0x08005611
 80055c4:	08005561 	.word	0x08005561
 80055c8:	08005561 	.word	0x08005561
 80055cc:	080056ab 	.word	0x080056ab
 80055d0:	682b      	ldr	r3, [r5, #0]
 80055d2:	1d1a      	adds	r2, r3, #4
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	602a      	str	r2, [r5, #0]
 80055d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055e0:	2301      	movs	r3, #1
 80055e2:	e09f      	b.n	8005724 <_printf_i+0x1ec>
 80055e4:	6820      	ldr	r0, [r4, #0]
 80055e6:	682b      	ldr	r3, [r5, #0]
 80055e8:	0607      	lsls	r7, r0, #24
 80055ea:	f103 0104 	add.w	r1, r3, #4
 80055ee:	6029      	str	r1, [r5, #0]
 80055f0:	d501      	bpl.n	80055f6 <_printf_i+0xbe>
 80055f2:	681e      	ldr	r6, [r3, #0]
 80055f4:	e003      	b.n	80055fe <_printf_i+0xc6>
 80055f6:	0646      	lsls	r6, r0, #25
 80055f8:	d5fb      	bpl.n	80055f2 <_printf_i+0xba>
 80055fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80055fe:	2e00      	cmp	r6, #0
 8005600:	da03      	bge.n	800560a <_printf_i+0xd2>
 8005602:	232d      	movs	r3, #45	; 0x2d
 8005604:	4276      	negs	r6, r6
 8005606:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800560a:	485a      	ldr	r0, [pc, #360]	; (8005774 <_printf_i+0x23c>)
 800560c:	230a      	movs	r3, #10
 800560e:	e012      	b.n	8005636 <_printf_i+0xfe>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	6820      	ldr	r0, [r4, #0]
 8005614:	1d19      	adds	r1, r3, #4
 8005616:	6029      	str	r1, [r5, #0]
 8005618:	0605      	lsls	r5, r0, #24
 800561a:	d501      	bpl.n	8005620 <_printf_i+0xe8>
 800561c:	681e      	ldr	r6, [r3, #0]
 800561e:	e002      	b.n	8005626 <_printf_i+0xee>
 8005620:	0641      	lsls	r1, r0, #25
 8005622:	d5fb      	bpl.n	800561c <_printf_i+0xe4>
 8005624:	881e      	ldrh	r6, [r3, #0]
 8005626:	4853      	ldr	r0, [pc, #332]	; (8005774 <_printf_i+0x23c>)
 8005628:	2f6f      	cmp	r7, #111	; 0x6f
 800562a:	bf0c      	ite	eq
 800562c:	2308      	moveq	r3, #8
 800562e:	230a      	movne	r3, #10
 8005630:	2100      	movs	r1, #0
 8005632:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005636:	6865      	ldr	r5, [r4, #4]
 8005638:	60a5      	str	r5, [r4, #8]
 800563a:	2d00      	cmp	r5, #0
 800563c:	bfa2      	ittt	ge
 800563e:	6821      	ldrge	r1, [r4, #0]
 8005640:	f021 0104 	bicge.w	r1, r1, #4
 8005644:	6021      	strge	r1, [r4, #0]
 8005646:	b90e      	cbnz	r6, 800564c <_printf_i+0x114>
 8005648:	2d00      	cmp	r5, #0
 800564a:	d04b      	beq.n	80056e4 <_printf_i+0x1ac>
 800564c:	4615      	mov	r5, r2
 800564e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005652:	fb03 6711 	mls	r7, r3, r1, r6
 8005656:	5dc7      	ldrb	r7, [r0, r7]
 8005658:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800565c:	4637      	mov	r7, r6
 800565e:	42bb      	cmp	r3, r7
 8005660:	460e      	mov	r6, r1
 8005662:	d9f4      	bls.n	800564e <_printf_i+0x116>
 8005664:	2b08      	cmp	r3, #8
 8005666:	d10b      	bne.n	8005680 <_printf_i+0x148>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	07de      	lsls	r6, r3, #31
 800566c:	d508      	bpl.n	8005680 <_printf_i+0x148>
 800566e:	6923      	ldr	r3, [r4, #16]
 8005670:	6861      	ldr	r1, [r4, #4]
 8005672:	4299      	cmp	r1, r3
 8005674:	bfde      	ittt	le
 8005676:	2330      	movle	r3, #48	; 0x30
 8005678:	f805 3c01 	strble.w	r3, [r5, #-1]
 800567c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005680:	1b52      	subs	r2, r2, r5
 8005682:	6122      	str	r2, [r4, #16]
 8005684:	f8cd a000 	str.w	sl, [sp]
 8005688:	464b      	mov	r3, r9
 800568a:	aa03      	add	r2, sp, #12
 800568c:	4621      	mov	r1, r4
 800568e:	4640      	mov	r0, r8
 8005690:	f7ff fee4 	bl	800545c <_printf_common>
 8005694:	3001      	adds	r0, #1
 8005696:	d14a      	bne.n	800572e <_printf_i+0x1f6>
 8005698:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800569c:	b004      	add	sp, #16
 800569e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	f043 0320 	orr.w	r3, r3, #32
 80056a8:	6023      	str	r3, [r4, #0]
 80056aa:	4833      	ldr	r0, [pc, #204]	; (8005778 <_printf_i+0x240>)
 80056ac:	2778      	movs	r7, #120	; 0x78
 80056ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	6829      	ldr	r1, [r5, #0]
 80056b6:	061f      	lsls	r7, r3, #24
 80056b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80056bc:	d402      	bmi.n	80056c4 <_printf_i+0x18c>
 80056be:	065f      	lsls	r7, r3, #25
 80056c0:	bf48      	it	mi
 80056c2:	b2b6      	uxthmi	r6, r6
 80056c4:	07df      	lsls	r7, r3, #31
 80056c6:	bf48      	it	mi
 80056c8:	f043 0320 	orrmi.w	r3, r3, #32
 80056cc:	6029      	str	r1, [r5, #0]
 80056ce:	bf48      	it	mi
 80056d0:	6023      	strmi	r3, [r4, #0]
 80056d2:	b91e      	cbnz	r6, 80056dc <_printf_i+0x1a4>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	f023 0320 	bic.w	r3, r3, #32
 80056da:	6023      	str	r3, [r4, #0]
 80056dc:	2310      	movs	r3, #16
 80056de:	e7a7      	b.n	8005630 <_printf_i+0xf8>
 80056e0:	4824      	ldr	r0, [pc, #144]	; (8005774 <_printf_i+0x23c>)
 80056e2:	e7e4      	b.n	80056ae <_printf_i+0x176>
 80056e4:	4615      	mov	r5, r2
 80056e6:	e7bd      	b.n	8005664 <_printf_i+0x12c>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	6826      	ldr	r6, [r4, #0]
 80056ec:	6961      	ldr	r1, [r4, #20]
 80056ee:	1d18      	adds	r0, r3, #4
 80056f0:	6028      	str	r0, [r5, #0]
 80056f2:	0635      	lsls	r5, r6, #24
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	d501      	bpl.n	80056fc <_printf_i+0x1c4>
 80056f8:	6019      	str	r1, [r3, #0]
 80056fa:	e002      	b.n	8005702 <_printf_i+0x1ca>
 80056fc:	0670      	lsls	r0, r6, #25
 80056fe:	d5fb      	bpl.n	80056f8 <_printf_i+0x1c0>
 8005700:	8019      	strh	r1, [r3, #0]
 8005702:	2300      	movs	r3, #0
 8005704:	6123      	str	r3, [r4, #16]
 8005706:	4615      	mov	r5, r2
 8005708:	e7bc      	b.n	8005684 <_printf_i+0x14c>
 800570a:	682b      	ldr	r3, [r5, #0]
 800570c:	1d1a      	adds	r2, r3, #4
 800570e:	602a      	str	r2, [r5, #0]
 8005710:	681d      	ldr	r5, [r3, #0]
 8005712:	6862      	ldr	r2, [r4, #4]
 8005714:	2100      	movs	r1, #0
 8005716:	4628      	mov	r0, r5
 8005718:	f7fa fd6a 	bl	80001f0 <memchr>
 800571c:	b108      	cbz	r0, 8005722 <_printf_i+0x1ea>
 800571e:	1b40      	subs	r0, r0, r5
 8005720:	6060      	str	r0, [r4, #4]
 8005722:	6863      	ldr	r3, [r4, #4]
 8005724:	6123      	str	r3, [r4, #16]
 8005726:	2300      	movs	r3, #0
 8005728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800572c:	e7aa      	b.n	8005684 <_printf_i+0x14c>
 800572e:	6923      	ldr	r3, [r4, #16]
 8005730:	462a      	mov	r2, r5
 8005732:	4649      	mov	r1, r9
 8005734:	4640      	mov	r0, r8
 8005736:	47d0      	blx	sl
 8005738:	3001      	adds	r0, #1
 800573a:	d0ad      	beq.n	8005698 <_printf_i+0x160>
 800573c:	6823      	ldr	r3, [r4, #0]
 800573e:	079b      	lsls	r3, r3, #30
 8005740:	d413      	bmi.n	800576a <_printf_i+0x232>
 8005742:	68e0      	ldr	r0, [r4, #12]
 8005744:	9b03      	ldr	r3, [sp, #12]
 8005746:	4298      	cmp	r0, r3
 8005748:	bfb8      	it	lt
 800574a:	4618      	movlt	r0, r3
 800574c:	e7a6      	b.n	800569c <_printf_i+0x164>
 800574e:	2301      	movs	r3, #1
 8005750:	4632      	mov	r2, r6
 8005752:	4649      	mov	r1, r9
 8005754:	4640      	mov	r0, r8
 8005756:	47d0      	blx	sl
 8005758:	3001      	adds	r0, #1
 800575a:	d09d      	beq.n	8005698 <_printf_i+0x160>
 800575c:	3501      	adds	r5, #1
 800575e:	68e3      	ldr	r3, [r4, #12]
 8005760:	9903      	ldr	r1, [sp, #12]
 8005762:	1a5b      	subs	r3, r3, r1
 8005764:	42ab      	cmp	r3, r5
 8005766:	dcf2      	bgt.n	800574e <_printf_i+0x216>
 8005768:	e7eb      	b.n	8005742 <_printf_i+0x20a>
 800576a:	2500      	movs	r5, #0
 800576c:	f104 0619 	add.w	r6, r4, #25
 8005770:	e7f5      	b.n	800575e <_printf_i+0x226>
 8005772:	bf00      	nop
 8005774:	0800788e 	.word	0x0800788e
 8005778:	0800789f 	.word	0x0800789f

0800577c <std>:
 800577c:	2300      	movs	r3, #0
 800577e:	b510      	push	{r4, lr}
 8005780:	4604      	mov	r4, r0
 8005782:	e9c0 3300 	strd	r3, r3, [r0]
 8005786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800578a:	6083      	str	r3, [r0, #8]
 800578c:	8181      	strh	r1, [r0, #12]
 800578e:	6643      	str	r3, [r0, #100]	; 0x64
 8005790:	81c2      	strh	r2, [r0, #14]
 8005792:	6183      	str	r3, [r0, #24]
 8005794:	4619      	mov	r1, r3
 8005796:	2208      	movs	r2, #8
 8005798:	305c      	adds	r0, #92	; 0x5c
 800579a:	f000 f8f4 	bl	8005986 <memset>
 800579e:	4b0d      	ldr	r3, [pc, #52]	; (80057d4 <std+0x58>)
 80057a0:	6263      	str	r3, [r4, #36]	; 0x24
 80057a2:	4b0d      	ldr	r3, [pc, #52]	; (80057d8 <std+0x5c>)
 80057a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80057a6:	4b0d      	ldr	r3, [pc, #52]	; (80057dc <std+0x60>)
 80057a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057aa:	4b0d      	ldr	r3, [pc, #52]	; (80057e0 <std+0x64>)
 80057ac:	6323      	str	r3, [r4, #48]	; 0x30
 80057ae:	4b0d      	ldr	r3, [pc, #52]	; (80057e4 <std+0x68>)
 80057b0:	6224      	str	r4, [r4, #32]
 80057b2:	429c      	cmp	r4, r3
 80057b4:	d006      	beq.n	80057c4 <std+0x48>
 80057b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80057ba:	4294      	cmp	r4, r2
 80057bc:	d002      	beq.n	80057c4 <std+0x48>
 80057be:	33d0      	adds	r3, #208	; 0xd0
 80057c0:	429c      	cmp	r4, r3
 80057c2:	d105      	bne.n	80057d0 <std+0x54>
 80057c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80057c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057cc:	f000 b958 	b.w	8005a80 <__retarget_lock_init_recursive>
 80057d0:	bd10      	pop	{r4, pc}
 80057d2:	bf00      	nop
 80057d4:	08005901 	.word	0x08005901
 80057d8:	08005923 	.word	0x08005923
 80057dc:	0800595b 	.word	0x0800595b
 80057e0:	0800597f 	.word	0x0800597f
 80057e4:	20000a14 	.word	0x20000a14

080057e8 <stdio_exit_handler>:
 80057e8:	4a02      	ldr	r2, [pc, #8]	; (80057f4 <stdio_exit_handler+0xc>)
 80057ea:	4903      	ldr	r1, [pc, #12]	; (80057f8 <stdio_exit_handler+0x10>)
 80057ec:	4803      	ldr	r0, [pc, #12]	; (80057fc <stdio_exit_handler+0x14>)
 80057ee:	f000 b869 	b.w	80058c4 <_fwalk_sglue>
 80057f2:	bf00      	nop
 80057f4:	2000000c 	.word	0x2000000c
 80057f8:	08007181 	.word	0x08007181
 80057fc:	20000018 	.word	0x20000018

08005800 <cleanup_stdio>:
 8005800:	6841      	ldr	r1, [r0, #4]
 8005802:	4b0c      	ldr	r3, [pc, #48]	; (8005834 <cleanup_stdio+0x34>)
 8005804:	4299      	cmp	r1, r3
 8005806:	b510      	push	{r4, lr}
 8005808:	4604      	mov	r4, r0
 800580a:	d001      	beq.n	8005810 <cleanup_stdio+0x10>
 800580c:	f001 fcb8 	bl	8007180 <_fflush_r>
 8005810:	68a1      	ldr	r1, [r4, #8]
 8005812:	4b09      	ldr	r3, [pc, #36]	; (8005838 <cleanup_stdio+0x38>)
 8005814:	4299      	cmp	r1, r3
 8005816:	d002      	beq.n	800581e <cleanup_stdio+0x1e>
 8005818:	4620      	mov	r0, r4
 800581a:	f001 fcb1 	bl	8007180 <_fflush_r>
 800581e:	68e1      	ldr	r1, [r4, #12]
 8005820:	4b06      	ldr	r3, [pc, #24]	; (800583c <cleanup_stdio+0x3c>)
 8005822:	4299      	cmp	r1, r3
 8005824:	d004      	beq.n	8005830 <cleanup_stdio+0x30>
 8005826:	4620      	mov	r0, r4
 8005828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800582c:	f001 bca8 	b.w	8007180 <_fflush_r>
 8005830:	bd10      	pop	{r4, pc}
 8005832:	bf00      	nop
 8005834:	20000a14 	.word	0x20000a14
 8005838:	20000a7c 	.word	0x20000a7c
 800583c:	20000ae4 	.word	0x20000ae4

08005840 <global_stdio_init.part.0>:
 8005840:	b510      	push	{r4, lr}
 8005842:	4b0b      	ldr	r3, [pc, #44]	; (8005870 <global_stdio_init.part.0+0x30>)
 8005844:	4c0b      	ldr	r4, [pc, #44]	; (8005874 <global_stdio_init.part.0+0x34>)
 8005846:	4a0c      	ldr	r2, [pc, #48]	; (8005878 <global_stdio_init.part.0+0x38>)
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	4620      	mov	r0, r4
 800584c:	2200      	movs	r2, #0
 800584e:	2104      	movs	r1, #4
 8005850:	f7ff ff94 	bl	800577c <std>
 8005854:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005858:	2201      	movs	r2, #1
 800585a:	2109      	movs	r1, #9
 800585c:	f7ff ff8e 	bl	800577c <std>
 8005860:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005864:	2202      	movs	r2, #2
 8005866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800586a:	2112      	movs	r1, #18
 800586c:	f7ff bf86 	b.w	800577c <std>
 8005870:	20000b4c 	.word	0x20000b4c
 8005874:	20000a14 	.word	0x20000a14
 8005878:	080057e9 	.word	0x080057e9

0800587c <__sfp_lock_acquire>:
 800587c:	4801      	ldr	r0, [pc, #4]	; (8005884 <__sfp_lock_acquire+0x8>)
 800587e:	f000 b900 	b.w	8005a82 <__retarget_lock_acquire_recursive>
 8005882:	bf00      	nop
 8005884:	20000b55 	.word	0x20000b55

08005888 <__sfp_lock_release>:
 8005888:	4801      	ldr	r0, [pc, #4]	; (8005890 <__sfp_lock_release+0x8>)
 800588a:	f000 b8fb 	b.w	8005a84 <__retarget_lock_release_recursive>
 800588e:	bf00      	nop
 8005890:	20000b55 	.word	0x20000b55

08005894 <__sinit>:
 8005894:	b510      	push	{r4, lr}
 8005896:	4604      	mov	r4, r0
 8005898:	f7ff fff0 	bl	800587c <__sfp_lock_acquire>
 800589c:	6a23      	ldr	r3, [r4, #32]
 800589e:	b11b      	cbz	r3, 80058a8 <__sinit+0x14>
 80058a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a4:	f7ff bff0 	b.w	8005888 <__sfp_lock_release>
 80058a8:	4b04      	ldr	r3, [pc, #16]	; (80058bc <__sinit+0x28>)
 80058aa:	6223      	str	r3, [r4, #32]
 80058ac:	4b04      	ldr	r3, [pc, #16]	; (80058c0 <__sinit+0x2c>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1f5      	bne.n	80058a0 <__sinit+0xc>
 80058b4:	f7ff ffc4 	bl	8005840 <global_stdio_init.part.0>
 80058b8:	e7f2      	b.n	80058a0 <__sinit+0xc>
 80058ba:	bf00      	nop
 80058bc:	08005801 	.word	0x08005801
 80058c0:	20000b4c 	.word	0x20000b4c

080058c4 <_fwalk_sglue>:
 80058c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058c8:	4607      	mov	r7, r0
 80058ca:	4688      	mov	r8, r1
 80058cc:	4614      	mov	r4, r2
 80058ce:	2600      	movs	r6, #0
 80058d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058d4:	f1b9 0901 	subs.w	r9, r9, #1
 80058d8:	d505      	bpl.n	80058e6 <_fwalk_sglue+0x22>
 80058da:	6824      	ldr	r4, [r4, #0]
 80058dc:	2c00      	cmp	r4, #0
 80058de:	d1f7      	bne.n	80058d0 <_fwalk_sglue+0xc>
 80058e0:	4630      	mov	r0, r6
 80058e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058e6:	89ab      	ldrh	r3, [r5, #12]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d907      	bls.n	80058fc <_fwalk_sglue+0x38>
 80058ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058f0:	3301      	adds	r3, #1
 80058f2:	d003      	beq.n	80058fc <_fwalk_sglue+0x38>
 80058f4:	4629      	mov	r1, r5
 80058f6:	4638      	mov	r0, r7
 80058f8:	47c0      	blx	r8
 80058fa:	4306      	orrs	r6, r0
 80058fc:	3568      	adds	r5, #104	; 0x68
 80058fe:	e7e9      	b.n	80058d4 <_fwalk_sglue+0x10>

08005900 <__sread>:
 8005900:	b510      	push	{r4, lr}
 8005902:	460c      	mov	r4, r1
 8005904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005908:	f000 f86c 	bl	80059e4 <_read_r>
 800590c:	2800      	cmp	r0, #0
 800590e:	bfab      	itete	ge
 8005910:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005912:	89a3      	ldrhlt	r3, [r4, #12]
 8005914:	181b      	addge	r3, r3, r0
 8005916:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800591a:	bfac      	ite	ge
 800591c:	6563      	strge	r3, [r4, #84]	; 0x54
 800591e:	81a3      	strhlt	r3, [r4, #12]
 8005920:	bd10      	pop	{r4, pc}

08005922 <__swrite>:
 8005922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005926:	461f      	mov	r7, r3
 8005928:	898b      	ldrh	r3, [r1, #12]
 800592a:	05db      	lsls	r3, r3, #23
 800592c:	4605      	mov	r5, r0
 800592e:	460c      	mov	r4, r1
 8005930:	4616      	mov	r6, r2
 8005932:	d505      	bpl.n	8005940 <__swrite+0x1e>
 8005934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005938:	2302      	movs	r3, #2
 800593a:	2200      	movs	r2, #0
 800593c:	f000 f840 	bl	80059c0 <_lseek_r>
 8005940:	89a3      	ldrh	r3, [r4, #12]
 8005942:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005946:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800594a:	81a3      	strh	r3, [r4, #12]
 800594c:	4632      	mov	r2, r6
 800594e:	463b      	mov	r3, r7
 8005950:	4628      	mov	r0, r5
 8005952:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005956:	f000 b857 	b.w	8005a08 <_write_r>

0800595a <__sseek>:
 800595a:	b510      	push	{r4, lr}
 800595c:	460c      	mov	r4, r1
 800595e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005962:	f000 f82d 	bl	80059c0 <_lseek_r>
 8005966:	1c43      	adds	r3, r0, #1
 8005968:	89a3      	ldrh	r3, [r4, #12]
 800596a:	bf15      	itete	ne
 800596c:	6560      	strne	r0, [r4, #84]	; 0x54
 800596e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005972:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005976:	81a3      	strheq	r3, [r4, #12]
 8005978:	bf18      	it	ne
 800597a:	81a3      	strhne	r3, [r4, #12]
 800597c:	bd10      	pop	{r4, pc}

0800597e <__sclose>:
 800597e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005982:	f000 b80d 	b.w	80059a0 <_close_r>

08005986 <memset>:
 8005986:	4402      	add	r2, r0
 8005988:	4603      	mov	r3, r0
 800598a:	4293      	cmp	r3, r2
 800598c:	d100      	bne.n	8005990 <memset+0xa>
 800598e:	4770      	bx	lr
 8005990:	f803 1b01 	strb.w	r1, [r3], #1
 8005994:	e7f9      	b.n	800598a <memset+0x4>
	...

08005998 <_localeconv_r>:
 8005998:	4800      	ldr	r0, [pc, #0]	; (800599c <_localeconv_r+0x4>)
 800599a:	4770      	bx	lr
 800599c:	20000158 	.word	0x20000158

080059a0 <_close_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4d06      	ldr	r5, [pc, #24]	; (80059bc <_close_r+0x1c>)
 80059a4:	2300      	movs	r3, #0
 80059a6:	4604      	mov	r4, r0
 80059a8:	4608      	mov	r0, r1
 80059aa:	602b      	str	r3, [r5, #0]
 80059ac:	f7fb fee7 	bl	800177e <_close>
 80059b0:	1c43      	adds	r3, r0, #1
 80059b2:	d102      	bne.n	80059ba <_close_r+0x1a>
 80059b4:	682b      	ldr	r3, [r5, #0]
 80059b6:	b103      	cbz	r3, 80059ba <_close_r+0x1a>
 80059b8:	6023      	str	r3, [r4, #0]
 80059ba:	bd38      	pop	{r3, r4, r5, pc}
 80059bc:	20000b50 	.word	0x20000b50

080059c0 <_lseek_r>:
 80059c0:	b538      	push	{r3, r4, r5, lr}
 80059c2:	4d07      	ldr	r5, [pc, #28]	; (80059e0 <_lseek_r+0x20>)
 80059c4:	4604      	mov	r4, r0
 80059c6:	4608      	mov	r0, r1
 80059c8:	4611      	mov	r1, r2
 80059ca:	2200      	movs	r2, #0
 80059cc:	602a      	str	r2, [r5, #0]
 80059ce:	461a      	mov	r2, r3
 80059d0:	f7fb fefc 	bl	80017cc <_lseek>
 80059d4:	1c43      	adds	r3, r0, #1
 80059d6:	d102      	bne.n	80059de <_lseek_r+0x1e>
 80059d8:	682b      	ldr	r3, [r5, #0]
 80059da:	b103      	cbz	r3, 80059de <_lseek_r+0x1e>
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	bd38      	pop	{r3, r4, r5, pc}
 80059e0:	20000b50 	.word	0x20000b50

080059e4 <_read_r>:
 80059e4:	b538      	push	{r3, r4, r5, lr}
 80059e6:	4d07      	ldr	r5, [pc, #28]	; (8005a04 <_read_r+0x20>)
 80059e8:	4604      	mov	r4, r0
 80059ea:	4608      	mov	r0, r1
 80059ec:	4611      	mov	r1, r2
 80059ee:	2200      	movs	r2, #0
 80059f0:	602a      	str	r2, [r5, #0]
 80059f2:	461a      	mov	r2, r3
 80059f4:	f7fb fe8a 	bl	800170c <_read>
 80059f8:	1c43      	adds	r3, r0, #1
 80059fa:	d102      	bne.n	8005a02 <_read_r+0x1e>
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	b103      	cbz	r3, 8005a02 <_read_r+0x1e>
 8005a00:	6023      	str	r3, [r4, #0]
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
 8005a04:	20000b50 	.word	0x20000b50

08005a08 <_write_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4d07      	ldr	r5, [pc, #28]	; (8005a28 <_write_r+0x20>)
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	4608      	mov	r0, r1
 8005a10:	4611      	mov	r1, r2
 8005a12:	2200      	movs	r2, #0
 8005a14:	602a      	str	r2, [r5, #0]
 8005a16:	461a      	mov	r2, r3
 8005a18:	f7fb fe95 	bl	8001746 <_write>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d102      	bne.n	8005a26 <_write_r+0x1e>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	b103      	cbz	r3, 8005a26 <_write_r+0x1e>
 8005a24:	6023      	str	r3, [r4, #0]
 8005a26:	bd38      	pop	{r3, r4, r5, pc}
 8005a28:	20000b50 	.word	0x20000b50

08005a2c <__errno>:
 8005a2c:	4b01      	ldr	r3, [pc, #4]	; (8005a34 <__errno+0x8>)
 8005a2e:	6818      	ldr	r0, [r3, #0]
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	20000064 	.word	0x20000064

08005a38 <__libc_init_array>:
 8005a38:	b570      	push	{r4, r5, r6, lr}
 8005a3a:	4d0d      	ldr	r5, [pc, #52]	; (8005a70 <__libc_init_array+0x38>)
 8005a3c:	4c0d      	ldr	r4, [pc, #52]	; (8005a74 <__libc_init_array+0x3c>)
 8005a3e:	1b64      	subs	r4, r4, r5
 8005a40:	10a4      	asrs	r4, r4, #2
 8005a42:	2600      	movs	r6, #0
 8005a44:	42a6      	cmp	r6, r4
 8005a46:	d109      	bne.n	8005a5c <__libc_init_array+0x24>
 8005a48:	4d0b      	ldr	r5, [pc, #44]	; (8005a78 <__libc_init_array+0x40>)
 8005a4a:	4c0c      	ldr	r4, [pc, #48]	; (8005a7c <__libc_init_array+0x44>)
 8005a4c:	f001 feec 	bl	8007828 <_init>
 8005a50:	1b64      	subs	r4, r4, r5
 8005a52:	10a4      	asrs	r4, r4, #2
 8005a54:	2600      	movs	r6, #0
 8005a56:	42a6      	cmp	r6, r4
 8005a58:	d105      	bne.n	8005a66 <__libc_init_array+0x2e>
 8005a5a:	bd70      	pop	{r4, r5, r6, pc}
 8005a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a60:	4798      	blx	r3
 8005a62:	3601      	adds	r6, #1
 8005a64:	e7ee      	b.n	8005a44 <__libc_init_array+0xc>
 8005a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a6a:	4798      	blx	r3
 8005a6c:	3601      	adds	r6, #1
 8005a6e:	e7f2      	b.n	8005a56 <__libc_init_array+0x1e>
 8005a70:	08007bf4 	.word	0x08007bf4
 8005a74:	08007bf4 	.word	0x08007bf4
 8005a78:	08007bf4 	.word	0x08007bf4
 8005a7c:	08007bf8 	.word	0x08007bf8

08005a80 <__retarget_lock_init_recursive>:
 8005a80:	4770      	bx	lr

08005a82 <__retarget_lock_acquire_recursive>:
 8005a82:	4770      	bx	lr

08005a84 <__retarget_lock_release_recursive>:
 8005a84:	4770      	bx	lr

08005a86 <quorem>:
 8005a86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8a:	6903      	ldr	r3, [r0, #16]
 8005a8c:	690c      	ldr	r4, [r1, #16]
 8005a8e:	42a3      	cmp	r3, r4
 8005a90:	4607      	mov	r7, r0
 8005a92:	db7e      	blt.n	8005b92 <quorem+0x10c>
 8005a94:	3c01      	subs	r4, #1
 8005a96:	f101 0814 	add.w	r8, r1, #20
 8005a9a:	f100 0514 	add.w	r5, r0, #20
 8005a9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aa2:	9301      	str	r3, [sp, #4]
 8005aa4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005aa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005aac:	3301      	adds	r3, #1
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ab4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ab8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005abc:	d331      	bcc.n	8005b22 <quorem+0x9c>
 8005abe:	f04f 0e00 	mov.w	lr, #0
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	46ac      	mov	ip, r5
 8005ac6:	46f2      	mov	sl, lr
 8005ac8:	f850 2b04 	ldr.w	r2, [r0], #4
 8005acc:	b293      	uxth	r3, r2
 8005ace:	fb06 e303 	mla	r3, r6, r3, lr
 8005ad2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ad6:	0c1a      	lsrs	r2, r3, #16
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	ebaa 0303 	sub.w	r3, sl, r3
 8005ade:	f8dc a000 	ldr.w	sl, [ip]
 8005ae2:	fa13 f38a 	uxtah	r3, r3, sl
 8005ae6:	fb06 220e 	mla	r2, r6, lr, r2
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	9b00      	ldr	r3, [sp, #0]
 8005aee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005af2:	b292      	uxth	r2, r2
 8005af4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005af8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005afc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005b00:	4581      	cmp	r9, r0
 8005b02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b06:	f84c 3b04 	str.w	r3, [ip], #4
 8005b0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b0e:	d2db      	bcs.n	8005ac8 <quorem+0x42>
 8005b10:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b14:	b92b      	cbnz	r3, 8005b22 <quorem+0x9c>
 8005b16:	9b01      	ldr	r3, [sp, #4]
 8005b18:	3b04      	subs	r3, #4
 8005b1a:	429d      	cmp	r5, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	d32c      	bcc.n	8005b7a <quorem+0xf4>
 8005b20:	613c      	str	r4, [r7, #16]
 8005b22:	4638      	mov	r0, r7
 8005b24:	f001 f9a6 	bl	8006e74 <__mcmp>
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	db22      	blt.n	8005b72 <quorem+0xec>
 8005b2c:	3601      	adds	r6, #1
 8005b2e:	4629      	mov	r1, r5
 8005b30:	2000      	movs	r0, #0
 8005b32:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b36:	f8d1 c000 	ldr.w	ip, [r1]
 8005b3a:	b293      	uxth	r3, r2
 8005b3c:	1ac3      	subs	r3, r0, r3
 8005b3e:	0c12      	lsrs	r2, r2, #16
 8005b40:	fa13 f38c 	uxtah	r3, r3, ip
 8005b44:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005b48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b52:	45c1      	cmp	r9, r8
 8005b54:	f841 3b04 	str.w	r3, [r1], #4
 8005b58:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b5c:	d2e9      	bcs.n	8005b32 <quorem+0xac>
 8005b5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b66:	b922      	cbnz	r2, 8005b72 <quorem+0xec>
 8005b68:	3b04      	subs	r3, #4
 8005b6a:	429d      	cmp	r5, r3
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	d30a      	bcc.n	8005b86 <quorem+0x100>
 8005b70:	613c      	str	r4, [r7, #16]
 8005b72:	4630      	mov	r0, r6
 8005b74:	b003      	add	sp, #12
 8005b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7a:	6812      	ldr	r2, [r2, #0]
 8005b7c:	3b04      	subs	r3, #4
 8005b7e:	2a00      	cmp	r2, #0
 8005b80:	d1ce      	bne.n	8005b20 <quorem+0x9a>
 8005b82:	3c01      	subs	r4, #1
 8005b84:	e7c9      	b.n	8005b1a <quorem+0x94>
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	3b04      	subs	r3, #4
 8005b8a:	2a00      	cmp	r2, #0
 8005b8c:	d1f0      	bne.n	8005b70 <quorem+0xea>
 8005b8e:	3c01      	subs	r4, #1
 8005b90:	e7eb      	b.n	8005b6a <quorem+0xe4>
 8005b92:	2000      	movs	r0, #0
 8005b94:	e7ee      	b.n	8005b74 <quorem+0xee>
	...

08005b98 <_dtoa_r>:
 8005b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b9c:	ed2d 8b04 	vpush	{d8-d9}
 8005ba0:	69c5      	ldr	r5, [r0, #28]
 8005ba2:	b093      	sub	sp, #76	; 0x4c
 8005ba4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005ba8:	ec57 6b10 	vmov	r6, r7, d0
 8005bac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005bb0:	9107      	str	r1, [sp, #28]
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	920a      	str	r2, [sp, #40]	; 0x28
 8005bb6:	930d      	str	r3, [sp, #52]	; 0x34
 8005bb8:	b975      	cbnz	r5, 8005bd8 <_dtoa_r+0x40>
 8005bba:	2010      	movs	r0, #16
 8005bbc:	f000 fe2a 	bl	8006814 <malloc>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	61e0      	str	r0, [r4, #28]
 8005bc4:	b920      	cbnz	r0, 8005bd0 <_dtoa_r+0x38>
 8005bc6:	4bae      	ldr	r3, [pc, #696]	; (8005e80 <_dtoa_r+0x2e8>)
 8005bc8:	21ef      	movs	r1, #239	; 0xef
 8005bca:	48ae      	ldr	r0, [pc, #696]	; (8005e84 <_dtoa_r+0x2ec>)
 8005bcc:	f001 fb1e 	bl	800720c <__assert_func>
 8005bd0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005bd4:	6005      	str	r5, [r0, #0]
 8005bd6:	60c5      	str	r5, [r0, #12]
 8005bd8:	69e3      	ldr	r3, [r4, #28]
 8005bda:	6819      	ldr	r1, [r3, #0]
 8005bdc:	b151      	cbz	r1, 8005bf4 <_dtoa_r+0x5c>
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	604a      	str	r2, [r1, #4]
 8005be2:	2301      	movs	r3, #1
 8005be4:	4093      	lsls	r3, r2
 8005be6:	608b      	str	r3, [r1, #8]
 8005be8:	4620      	mov	r0, r4
 8005bea:	f000 ff07 	bl	80069fc <_Bfree>
 8005bee:	69e3      	ldr	r3, [r4, #28]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	601a      	str	r2, [r3, #0]
 8005bf4:	1e3b      	subs	r3, r7, #0
 8005bf6:	bfbb      	ittet	lt
 8005bf8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005bfc:	9303      	strlt	r3, [sp, #12]
 8005bfe:	2300      	movge	r3, #0
 8005c00:	2201      	movlt	r2, #1
 8005c02:	bfac      	ite	ge
 8005c04:	f8c8 3000 	strge.w	r3, [r8]
 8005c08:	f8c8 2000 	strlt.w	r2, [r8]
 8005c0c:	4b9e      	ldr	r3, [pc, #632]	; (8005e88 <_dtoa_r+0x2f0>)
 8005c0e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005c12:	ea33 0308 	bics.w	r3, r3, r8
 8005c16:	d11b      	bne.n	8005c50 <_dtoa_r+0xb8>
 8005c18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c1e:	6013      	str	r3, [r2, #0]
 8005c20:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005c24:	4333      	orrs	r3, r6
 8005c26:	f000 8593 	beq.w	8006750 <_dtoa_r+0xbb8>
 8005c2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c2c:	b963      	cbnz	r3, 8005c48 <_dtoa_r+0xb0>
 8005c2e:	4b97      	ldr	r3, [pc, #604]	; (8005e8c <_dtoa_r+0x2f4>)
 8005c30:	e027      	b.n	8005c82 <_dtoa_r+0xea>
 8005c32:	4b97      	ldr	r3, [pc, #604]	; (8005e90 <_dtoa_r+0x2f8>)
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	3308      	adds	r3, #8
 8005c38:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c3a:	6013      	str	r3, [r2, #0]
 8005c3c:	9800      	ldr	r0, [sp, #0]
 8005c3e:	b013      	add	sp, #76	; 0x4c
 8005c40:	ecbd 8b04 	vpop	{d8-d9}
 8005c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c48:	4b90      	ldr	r3, [pc, #576]	; (8005e8c <_dtoa_r+0x2f4>)
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	3303      	adds	r3, #3
 8005c4e:	e7f3      	b.n	8005c38 <_dtoa_r+0xa0>
 8005c50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005c54:	2200      	movs	r2, #0
 8005c56:	ec51 0b17 	vmov	r0, r1, d7
 8005c5a:	eeb0 8a47 	vmov.f32	s16, s14
 8005c5e:	eef0 8a67 	vmov.f32	s17, s15
 8005c62:	2300      	movs	r3, #0
 8005c64:	f7fa ff40 	bl	8000ae8 <__aeabi_dcmpeq>
 8005c68:	4681      	mov	r9, r0
 8005c6a:	b160      	cbz	r0, 8005c86 <_dtoa_r+0xee>
 8005c6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c6e:	2301      	movs	r3, #1
 8005c70:	6013      	str	r3, [r2, #0]
 8005c72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 8568 	beq.w	800674a <_dtoa_r+0xbb2>
 8005c7a:	4b86      	ldr	r3, [pc, #536]	; (8005e94 <_dtoa_r+0x2fc>)
 8005c7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	3b01      	subs	r3, #1
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	e7da      	b.n	8005c3c <_dtoa_r+0xa4>
 8005c86:	aa10      	add	r2, sp, #64	; 0x40
 8005c88:	a911      	add	r1, sp, #68	; 0x44
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	eeb0 0a48 	vmov.f32	s0, s16
 8005c90:	eef0 0a68 	vmov.f32	s1, s17
 8005c94:	f001 f994 	bl	8006fc0 <__d2b>
 8005c98:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005c9c:	4682      	mov	sl, r0
 8005c9e:	2d00      	cmp	r5, #0
 8005ca0:	d07f      	beq.n	8005da2 <_dtoa_r+0x20a>
 8005ca2:	ee18 3a90 	vmov	r3, s17
 8005ca6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005caa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005cae:	ec51 0b18 	vmov	r0, r1, d8
 8005cb2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005cb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005cba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	4b75      	ldr	r3, [pc, #468]	; (8005e98 <_dtoa_r+0x300>)
 8005cc4:	f7fa faf0 	bl	80002a8 <__aeabi_dsub>
 8005cc8:	a367      	add	r3, pc, #412	; (adr r3, 8005e68 <_dtoa_r+0x2d0>)
 8005cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cce:	f7fa fca3 	bl	8000618 <__aeabi_dmul>
 8005cd2:	a367      	add	r3, pc, #412	; (adr r3, 8005e70 <_dtoa_r+0x2d8>)
 8005cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd8:	f7fa fae8 	bl	80002ac <__adddf3>
 8005cdc:	4606      	mov	r6, r0
 8005cde:	4628      	mov	r0, r5
 8005ce0:	460f      	mov	r7, r1
 8005ce2:	f7fa fc2f 	bl	8000544 <__aeabi_i2d>
 8005ce6:	a364      	add	r3, pc, #400	; (adr r3, 8005e78 <_dtoa_r+0x2e0>)
 8005ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cec:	f7fa fc94 	bl	8000618 <__aeabi_dmul>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4630      	mov	r0, r6
 8005cf6:	4639      	mov	r1, r7
 8005cf8:	f7fa fad8 	bl	80002ac <__adddf3>
 8005cfc:	4606      	mov	r6, r0
 8005cfe:	460f      	mov	r7, r1
 8005d00:	f7fa ff3a 	bl	8000b78 <__aeabi_d2iz>
 8005d04:	2200      	movs	r2, #0
 8005d06:	4683      	mov	fp, r0
 8005d08:	2300      	movs	r3, #0
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	4639      	mov	r1, r7
 8005d0e:	f7fa fef5 	bl	8000afc <__aeabi_dcmplt>
 8005d12:	b148      	cbz	r0, 8005d28 <_dtoa_r+0x190>
 8005d14:	4658      	mov	r0, fp
 8005d16:	f7fa fc15 	bl	8000544 <__aeabi_i2d>
 8005d1a:	4632      	mov	r2, r6
 8005d1c:	463b      	mov	r3, r7
 8005d1e:	f7fa fee3 	bl	8000ae8 <__aeabi_dcmpeq>
 8005d22:	b908      	cbnz	r0, 8005d28 <_dtoa_r+0x190>
 8005d24:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005d28:	f1bb 0f16 	cmp.w	fp, #22
 8005d2c:	d857      	bhi.n	8005dde <_dtoa_r+0x246>
 8005d2e:	4b5b      	ldr	r3, [pc, #364]	; (8005e9c <_dtoa_r+0x304>)
 8005d30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d38:	ec51 0b18 	vmov	r0, r1, d8
 8005d3c:	f7fa fede 	bl	8000afc <__aeabi_dcmplt>
 8005d40:	2800      	cmp	r0, #0
 8005d42:	d04e      	beq.n	8005de2 <_dtoa_r+0x24a>
 8005d44:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005d48:	2300      	movs	r3, #0
 8005d4a:	930c      	str	r3, [sp, #48]	; 0x30
 8005d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d4e:	1b5b      	subs	r3, r3, r5
 8005d50:	1e5a      	subs	r2, r3, #1
 8005d52:	bf45      	ittet	mi
 8005d54:	f1c3 0301 	rsbmi	r3, r3, #1
 8005d58:	9305      	strmi	r3, [sp, #20]
 8005d5a:	2300      	movpl	r3, #0
 8005d5c:	2300      	movmi	r3, #0
 8005d5e:	9206      	str	r2, [sp, #24]
 8005d60:	bf54      	ite	pl
 8005d62:	9305      	strpl	r3, [sp, #20]
 8005d64:	9306      	strmi	r3, [sp, #24]
 8005d66:	f1bb 0f00 	cmp.w	fp, #0
 8005d6a:	db3c      	blt.n	8005de6 <_dtoa_r+0x24e>
 8005d6c:	9b06      	ldr	r3, [sp, #24]
 8005d6e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005d72:	445b      	add	r3, fp
 8005d74:	9306      	str	r3, [sp, #24]
 8005d76:	2300      	movs	r3, #0
 8005d78:	9308      	str	r3, [sp, #32]
 8005d7a:	9b07      	ldr	r3, [sp, #28]
 8005d7c:	2b09      	cmp	r3, #9
 8005d7e:	d868      	bhi.n	8005e52 <_dtoa_r+0x2ba>
 8005d80:	2b05      	cmp	r3, #5
 8005d82:	bfc4      	itt	gt
 8005d84:	3b04      	subgt	r3, #4
 8005d86:	9307      	strgt	r3, [sp, #28]
 8005d88:	9b07      	ldr	r3, [sp, #28]
 8005d8a:	f1a3 0302 	sub.w	r3, r3, #2
 8005d8e:	bfcc      	ite	gt
 8005d90:	2500      	movgt	r5, #0
 8005d92:	2501      	movle	r5, #1
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	f200 8085 	bhi.w	8005ea4 <_dtoa_r+0x30c>
 8005d9a:	e8df f003 	tbb	[pc, r3]
 8005d9e:	3b2e      	.short	0x3b2e
 8005da0:	5839      	.short	0x5839
 8005da2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005da6:	441d      	add	r5, r3
 8005da8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005dac:	2b20      	cmp	r3, #32
 8005dae:	bfc1      	itttt	gt
 8005db0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005db4:	fa08 f803 	lslgt.w	r8, r8, r3
 8005db8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005dbc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005dc0:	bfd6      	itet	le
 8005dc2:	f1c3 0320 	rsble	r3, r3, #32
 8005dc6:	ea48 0003 	orrgt.w	r0, r8, r3
 8005dca:	fa06 f003 	lslle.w	r0, r6, r3
 8005dce:	f7fa fba9 	bl	8000524 <__aeabi_ui2d>
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005dd8:	3d01      	subs	r5, #1
 8005dda:	920e      	str	r2, [sp, #56]	; 0x38
 8005ddc:	e76f      	b.n	8005cbe <_dtoa_r+0x126>
 8005dde:	2301      	movs	r3, #1
 8005de0:	e7b3      	b.n	8005d4a <_dtoa_r+0x1b2>
 8005de2:	900c      	str	r0, [sp, #48]	; 0x30
 8005de4:	e7b2      	b.n	8005d4c <_dtoa_r+0x1b4>
 8005de6:	9b05      	ldr	r3, [sp, #20]
 8005de8:	eba3 030b 	sub.w	r3, r3, fp
 8005dec:	9305      	str	r3, [sp, #20]
 8005dee:	f1cb 0300 	rsb	r3, fp, #0
 8005df2:	9308      	str	r3, [sp, #32]
 8005df4:	2300      	movs	r3, #0
 8005df6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005df8:	e7bf      	b.n	8005d7a <_dtoa_r+0x1e2>
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8005dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	dc52      	bgt.n	8005eaa <_dtoa_r+0x312>
 8005e04:	2301      	movs	r3, #1
 8005e06:	9301      	str	r3, [sp, #4]
 8005e08:	9304      	str	r3, [sp, #16]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	920a      	str	r2, [sp, #40]	; 0x28
 8005e0e:	e00b      	b.n	8005e28 <_dtoa_r+0x290>
 8005e10:	2301      	movs	r3, #1
 8005e12:	e7f3      	b.n	8005dfc <_dtoa_r+0x264>
 8005e14:	2300      	movs	r3, #0
 8005e16:	9309      	str	r3, [sp, #36]	; 0x24
 8005e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e1a:	445b      	add	r3, fp
 8005e1c:	9301      	str	r3, [sp, #4]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	9304      	str	r3, [sp, #16]
 8005e24:	bfb8      	it	lt
 8005e26:	2301      	movlt	r3, #1
 8005e28:	69e0      	ldr	r0, [r4, #28]
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	2204      	movs	r2, #4
 8005e2e:	f102 0614 	add.w	r6, r2, #20
 8005e32:	429e      	cmp	r6, r3
 8005e34:	d93d      	bls.n	8005eb2 <_dtoa_r+0x31a>
 8005e36:	6041      	str	r1, [r0, #4]
 8005e38:	4620      	mov	r0, r4
 8005e3a:	f000 fd9f 	bl	800697c <_Balloc>
 8005e3e:	9000      	str	r0, [sp, #0]
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d139      	bne.n	8005eb8 <_dtoa_r+0x320>
 8005e44:	4b16      	ldr	r3, [pc, #88]	; (8005ea0 <_dtoa_r+0x308>)
 8005e46:	4602      	mov	r2, r0
 8005e48:	f240 11af 	movw	r1, #431	; 0x1af
 8005e4c:	e6bd      	b.n	8005bca <_dtoa_r+0x32>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e7e1      	b.n	8005e16 <_dtoa_r+0x27e>
 8005e52:	2501      	movs	r5, #1
 8005e54:	2300      	movs	r3, #0
 8005e56:	9307      	str	r3, [sp, #28]
 8005e58:	9509      	str	r5, [sp, #36]	; 0x24
 8005e5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e5e:	9301      	str	r3, [sp, #4]
 8005e60:	9304      	str	r3, [sp, #16]
 8005e62:	2200      	movs	r2, #0
 8005e64:	2312      	movs	r3, #18
 8005e66:	e7d1      	b.n	8005e0c <_dtoa_r+0x274>
 8005e68:	636f4361 	.word	0x636f4361
 8005e6c:	3fd287a7 	.word	0x3fd287a7
 8005e70:	8b60c8b3 	.word	0x8b60c8b3
 8005e74:	3fc68a28 	.word	0x3fc68a28
 8005e78:	509f79fb 	.word	0x509f79fb
 8005e7c:	3fd34413 	.word	0x3fd34413
 8005e80:	080078bd 	.word	0x080078bd
 8005e84:	080078d4 	.word	0x080078d4
 8005e88:	7ff00000 	.word	0x7ff00000
 8005e8c:	080078b9 	.word	0x080078b9
 8005e90:	080078b0 	.word	0x080078b0
 8005e94:	0800788d 	.word	0x0800788d
 8005e98:	3ff80000 	.word	0x3ff80000
 8005e9c:	080079c0 	.word	0x080079c0
 8005ea0:	0800792c 	.word	0x0800792c
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ea8:	e7d7      	b.n	8005e5a <_dtoa_r+0x2c2>
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eac:	9301      	str	r3, [sp, #4]
 8005eae:	9304      	str	r3, [sp, #16]
 8005eb0:	e7ba      	b.n	8005e28 <_dtoa_r+0x290>
 8005eb2:	3101      	adds	r1, #1
 8005eb4:	0052      	lsls	r2, r2, #1
 8005eb6:	e7ba      	b.n	8005e2e <_dtoa_r+0x296>
 8005eb8:	69e3      	ldr	r3, [r4, #28]
 8005eba:	9a00      	ldr	r2, [sp, #0]
 8005ebc:	601a      	str	r2, [r3, #0]
 8005ebe:	9b04      	ldr	r3, [sp, #16]
 8005ec0:	2b0e      	cmp	r3, #14
 8005ec2:	f200 80a8 	bhi.w	8006016 <_dtoa_r+0x47e>
 8005ec6:	2d00      	cmp	r5, #0
 8005ec8:	f000 80a5 	beq.w	8006016 <_dtoa_r+0x47e>
 8005ecc:	f1bb 0f00 	cmp.w	fp, #0
 8005ed0:	dd38      	ble.n	8005f44 <_dtoa_r+0x3ac>
 8005ed2:	4bc0      	ldr	r3, [pc, #768]	; (80061d4 <_dtoa_r+0x63c>)
 8005ed4:	f00b 020f 	and.w	r2, fp, #15
 8005ed8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005edc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005ee0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005ee4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005ee8:	d019      	beq.n	8005f1e <_dtoa_r+0x386>
 8005eea:	4bbb      	ldr	r3, [pc, #748]	; (80061d8 <_dtoa_r+0x640>)
 8005eec:	ec51 0b18 	vmov	r0, r1, d8
 8005ef0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ef4:	f7fa fcba 	bl	800086c <__aeabi_ddiv>
 8005ef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005efc:	f008 080f 	and.w	r8, r8, #15
 8005f00:	2503      	movs	r5, #3
 8005f02:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80061d8 <_dtoa_r+0x640>
 8005f06:	f1b8 0f00 	cmp.w	r8, #0
 8005f0a:	d10a      	bne.n	8005f22 <_dtoa_r+0x38a>
 8005f0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f10:	4632      	mov	r2, r6
 8005f12:	463b      	mov	r3, r7
 8005f14:	f7fa fcaa 	bl	800086c <__aeabi_ddiv>
 8005f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f1c:	e02b      	b.n	8005f76 <_dtoa_r+0x3de>
 8005f1e:	2502      	movs	r5, #2
 8005f20:	e7ef      	b.n	8005f02 <_dtoa_r+0x36a>
 8005f22:	f018 0f01 	tst.w	r8, #1
 8005f26:	d008      	beq.n	8005f3a <_dtoa_r+0x3a2>
 8005f28:	4630      	mov	r0, r6
 8005f2a:	4639      	mov	r1, r7
 8005f2c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005f30:	f7fa fb72 	bl	8000618 <__aeabi_dmul>
 8005f34:	3501      	adds	r5, #1
 8005f36:	4606      	mov	r6, r0
 8005f38:	460f      	mov	r7, r1
 8005f3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005f3e:	f109 0908 	add.w	r9, r9, #8
 8005f42:	e7e0      	b.n	8005f06 <_dtoa_r+0x36e>
 8005f44:	f000 809f 	beq.w	8006086 <_dtoa_r+0x4ee>
 8005f48:	f1cb 0600 	rsb	r6, fp, #0
 8005f4c:	4ba1      	ldr	r3, [pc, #644]	; (80061d4 <_dtoa_r+0x63c>)
 8005f4e:	4fa2      	ldr	r7, [pc, #648]	; (80061d8 <_dtoa_r+0x640>)
 8005f50:	f006 020f 	and.w	r2, r6, #15
 8005f54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5c:	ec51 0b18 	vmov	r0, r1, d8
 8005f60:	f7fa fb5a 	bl	8000618 <__aeabi_dmul>
 8005f64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f68:	1136      	asrs	r6, r6, #4
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	2502      	movs	r5, #2
 8005f6e:	2e00      	cmp	r6, #0
 8005f70:	d17e      	bne.n	8006070 <_dtoa_r+0x4d8>
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1d0      	bne.n	8005f18 <_dtoa_r+0x380>
 8005f76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f78:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 8084 	beq.w	800608a <_dtoa_r+0x4f2>
 8005f82:	4b96      	ldr	r3, [pc, #600]	; (80061dc <_dtoa_r+0x644>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	4640      	mov	r0, r8
 8005f88:	4649      	mov	r1, r9
 8005f8a:	f7fa fdb7 	bl	8000afc <__aeabi_dcmplt>
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	d07b      	beq.n	800608a <_dtoa_r+0x4f2>
 8005f92:	9b04      	ldr	r3, [sp, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d078      	beq.n	800608a <_dtoa_r+0x4f2>
 8005f98:	9b01      	ldr	r3, [sp, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	dd39      	ble.n	8006012 <_dtoa_r+0x47a>
 8005f9e:	4b90      	ldr	r3, [pc, #576]	; (80061e0 <_dtoa_r+0x648>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	4640      	mov	r0, r8
 8005fa4:	4649      	mov	r1, r9
 8005fa6:	f7fa fb37 	bl	8000618 <__aeabi_dmul>
 8005faa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fae:	9e01      	ldr	r6, [sp, #4]
 8005fb0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8005fb4:	3501      	adds	r5, #1
 8005fb6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f7fa fac2 	bl	8000544 <__aeabi_i2d>
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	f7fa fb28 	bl	8000618 <__aeabi_dmul>
 8005fc8:	4b86      	ldr	r3, [pc, #536]	; (80061e4 <_dtoa_r+0x64c>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f7fa f96e 	bl	80002ac <__adddf3>
 8005fd0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005fd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fd8:	9303      	str	r3, [sp, #12]
 8005fda:	2e00      	cmp	r6, #0
 8005fdc:	d158      	bne.n	8006090 <_dtoa_r+0x4f8>
 8005fde:	4b82      	ldr	r3, [pc, #520]	; (80061e8 <_dtoa_r+0x650>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	4640      	mov	r0, r8
 8005fe4:	4649      	mov	r1, r9
 8005fe6:	f7fa f95f 	bl	80002a8 <__aeabi_dsub>
 8005fea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005fee:	4680      	mov	r8, r0
 8005ff0:	4689      	mov	r9, r1
 8005ff2:	f7fa fda1 	bl	8000b38 <__aeabi_dcmpgt>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	f040 8296 	bne.w	8006528 <_dtoa_r+0x990>
 8005ffc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006000:	4640      	mov	r0, r8
 8006002:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006006:	4649      	mov	r1, r9
 8006008:	f7fa fd78 	bl	8000afc <__aeabi_dcmplt>
 800600c:	2800      	cmp	r0, #0
 800600e:	f040 8289 	bne.w	8006524 <_dtoa_r+0x98c>
 8006012:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006016:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006018:	2b00      	cmp	r3, #0
 800601a:	f2c0 814e 	blt.w	80062ba <_dtoa_r+0x722>
 800601e:	f1bb 0f0e 	cmp.w	fp, #14
 8006022:	f300 814a 	bgt.w	80062ba <_dtoa_r+0x722>
 8006026:	4b6b      	ldr	r3, [pc, #428]	; (80061d4 <_dtoa_r+0x63c>)
 8006028:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800602c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006032:	2b00      	cmp	r3, #0
 8006034:	f280 80dc 	bge.w	80061f0 <_dtoa_r+0x658>
 8006038:	9b04      	ldr	r3, [sp, #16]
 800603a:	2b00      	cmp	r3, #0
 800603c:	f300 80d8 	bgt.w	80061f0 <_dtoa_r+0x658>
 8006040:	f040 826f 	bne.w	8006522 <_dtoa_r+0x98a>
 8006044:	4b68      	ldr	r3, [pc, #416]	; (80061e8 <_dtoa_r+0x650>)
 8006046:	2200      	movs	r2, #0
 8006048:	4640      	mov	r0, r8
 800604a:	4649      	mov	r1, r9
 800604c:	f7fa fae4 	bl	8000618 <__aeabi_dmul>
 8006050:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006054:	f7fa fd66 	bl	8000b24 <__aeabi_dcmpge>
 8006058:	9e04      	ldr	r6, [sp, #16]
 800605a:	4637      	mov	r7, r6
 800605c:	2800      	cmp	r0, #0
 800605e:	f040 8245 	bne.w	80064ec <_dtoa_r+0x954>
 8006062:	9d00      	ldr	r5, [sp, #0]
 8006064:	2331      	movs	r3, #49	; 0x31
 8006066:	f805 3b01 	strb.w	r3, [r5], #1
 800606a:	f10b 0b01 	add.w	fp, fp, #1
 800606e:	e241      	b.n	80064f4 <_dtoa_r+0x95c>
 8006070:	07f2      	lsls	r2, r6, #31
 8006072:	d505      	bpl.n	8006080 <_dtoa_r+0x4e8>
 8006074:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006078:	f7fa face 	bl	8000618 <__aeabi_dmul>
 800607c:	3501      	adds	r5, #1
 800607e:	2301      	movs	r3, #1
 8006080:	1076      	asrs	r6, r6, #1
 8006082:	3708      	adds	r7, #8
 8006084:	e773      	b.n	8005f6e <_dtoa_r+0x3d6>
 8006086:	2502      	movs	r5, #2
 8006088:	e775      	b.n	8005f76 <_dtoa_r+0x3de>
 800608a:	9e04      	ldr	r6, [sp, #16]
 800608c:	465f      	mov	r7, fp
 800608e:	e792      	b.n	8005fb6 <_dtoa_r+0x41e>
 8006090:	9900      	ldr	r1, [sp, #0]
 8006092:	4b50      	ldr	r3, [pc, #320]	; (80061d4 <_dtoa_r+0x63c>)
 8006094:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006098:	4431      	add	r1, r6
 800609a:	9102      	str	r1, [sp, #8]
 800609c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800609e:	eeb0 9a47 	vmov.f32	s18, s14
 80060a2:	eef0 9a67 	vmov.f32	s19, s15
 80060a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80060aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80060ae:	2900      	cmp	r1, #0
 80060b0:	d044      	beq.n	800613c <_dtoa_r+0x5a4>
 80060b2:	494e      	ldr	r1, [pc, #312]	; (80061ec <_dtoa_r+0x654>)
 80060b4:	2000      	movs	r0, #0
 80060b6:	f7fa fbd9 	bl	800086c <__aeabi_ddiv>
 80060ba:	ec53 2b19 	vmov	r2, r3, d9
 80060be:	f7fa f8f3 	bl	80002a8 <__aeabi_dsub>
 80060c2:	9d00      	ldr	r5, [sp, #0]
 80060c4:	ec41 0b19 	vmov	d9, r0, r1
 80060c8:	4649      	mov	r1, r9
 80060ca:	4640      	mov	r0, r8
 80060cc:	f7fa fd54 	bl	8000b78 <__aeabi_d2iz>
 80060d0:	4606      	mov	r6, r0
 80060d2:	f7fa fa37 	bl	8000544 <__aeabi_i2d>
 80060d6:	4602      	mov	r2, r0
 80060d8:	460b      	mov	r3, r1
 80060da:	4640      	mov	r0, r8
 80060dc:	4649      	mov	r1, r9
 80060de:	f7fa f8e3 	bl	80002a8 <__aeabi_dsub>
 80060e2:	3630      	adds	r6, #48	; 0x30
 80060e4:	f805 6b01 	strb.w	r6, [r5], #1
 80060e8:	ec53 2b19 	vmov	r2, r3, d9
 80060ec:	4680      	mov	r8, r0
 80060ee:	4689      	mov	r9, r1
 80060f0:	f7fa fd04 	bl	8000afc <__aeabi_dcmplt>
 80060f4:	2800      	cmp	r0, #0
 80060f6:	d164      	bne.n	80061c2 <_dtoa_r+0x62a>
 80060f8:	4642      	mov	r2, r8
 80060fa:	464b      	mov	r3, r9
 80060fc:	4937      	ldr	r1, [pc, #220]	; (80061dc <_dtoa_r+0x644>)
 80060fe:	2000      	movs	r0, #0
 8006100:	f7fa f8d2 	bl	80002a8 <__aeabi_dsub>
 8006104:	ec53 2b19 	vmov	r2, r3, d9
 8006108:	f7fa fcf8 	bl	8000afc <__aeabi_dcmplt>
 800610c:	2800      	cmp	r0, #0
 800610e:	f040 80b6 	bne.w	800627e <_dtoa_r+0x6e6>
 8006112:	9b02      	ldr	r3, [sp, #8]
 8006114:	429d      	cmp	r5, r3
 8006116:	f43f af7c 	beq.w	8006012 <_dtoa_r+0x47a>
 800611a:	4b31      	ldr	r3, [pc, #196]	; (80061e0 <_dtoa_r+0x648>)
 800611c:	ec51 0b19 	vmov	r0, r1, d9
 8006120:	2200      	movs	r2, #0
 8006122:	f7fa fa79 	bl	8000618 <__aeabi_dmul>
 8006126:	4b2e      	ldr	r3, [pc, #184]	; (80061e0 <_dtoa_r+0x648>)
 8006128:	ec41 0b19 	vmov	d9, r0, r1
 800612c:	2200      	movs	r2, #0
 800612e:	4640      	mov	r0, r8
 8006130:	4649      	mov	r1, r9
 8006132:	f7fa fa71 	bl	8000618 <__aeabi_dmul>
 8006136:	4680      	mov	r8, r0
 8006138:	4689      	mov	r9, r1
 800613a:	e7c5      	b.n	80060c8 <_dtoa_r+0x530>
 800613c:	ec51 0b17 	vmov	r0, r1, d7
 8006140:	f7fa fa6a 	bl	8000618 <__aeabi_dmul>
 8006144:	9b02      	ldr	r3, [sp, #8]
 8006146:	9d00      	ldr	r5, [sp, #0]
 8006148:	930f      	str	r3, [sp, #60]	; 0x3c
 800614a:	ec41 0b19 	vmov	d9, r0, r1
 800614e:	4649      	mov	r1, r9
 8006150:	4640      	mov	r0, r8
 8006152:	f7fa fd11 	bl	8000b78 <__aeabi_d2iz>
 8006156:	4606      	mov	r6, r0
 8006158:	f7fa f9f4 	bl	8000544 <__aeabi_i2d>
 800615c:	3630      	adds	r6, #48	; 0x30
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	4640      	mov	r0, r8
 8006164:	4649      	mov	r1, r9
 8006166:	f7fa f89f 	bl	80002a8 <__aeabi_dsub>
 800616a:	f805 6b01 	strb.w	r6, [r5], #1
 800616e:	9b02      	ldr	r3, [sp, #8]
 8006170:	429d      	cmp	r5, r3
 8006172:	4680      	mov	r8, r0
 8006174:	4689      	mov	r9, r1
 8006176:	f04f 0200 	mov.w	r2, #0
 800617a:	d124      	bne.n	80061c6 <_dtoa_r+0x62e>
 800617c:	4b1b      	ldr	r3, [pc, #108]	; (80061ec <_dtoa_r+0x654>)
 800617e:	ec51 0b19 	vmov	r0, r1, d9
 8006182:	f7fa f893 	bl	80002ac <__adddf3>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	4640      	mov	r0, r8
 800618c:	4649      	mov	r1, r9
 800618e:	f7fa fcd3 	bl	8000b38 <__aeabi_dcmpgt>
 8006192:	2800      	cmp	r0, #0
 8006194:	d173      	bne.n	800627e <_dtoa_r+0x6e6>
 8006196:	ec53 2b19 	vmov	r2, r3, d9
 800619a:	4914      	ldr	r1, [pc, #80]	; (80061ec <_dtoa_r+0x654>)
 800619c:	2000      	movs	r0, #0
 800619e:	f7fa f883 	bl	80002a8 <__aeabi_dsub>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	4640      	mov	r0, r8
 80061a8:	4649      	mov	r1, r9
 80061aa:	f7fa fca7 	bl	8000afc <__aeabi_dcmplt>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f43f af2f 	beq.w	8006012 <_dtoa_r+0x47a>
 80061b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80061b6:	1e6b      	subs	r3, r5, #1
 80061b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80061ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80061be:	2b30      	cmp	r3, #48	; 0x30
 80061c0:	d0f8      	beq.n	80061b4 <_dtoa_r+0x61c>
 80061c2:	46bb      	mov	fp, r7
 80061c4:	e04a      	b.n	800625c <_dtoa_r+0x6c4>
 80061c6:	4b06      	ldr	r3, [pc, #24]	; (80061e0 <_dtoa_r+0x648>)
 80061c8:	f7fa fa26 	bl	8000618 <__aeabi_dmul>
 80061cc:	4680      	mov	r8, r0
 80061ce:	4689      	mov	r9, r1
 80061d0:	e7bd      	b.n	800614e <_dtoa_r+0x5b6>
 80061d2:	bf00      	nop
 80061d4:	080079c0 	.word	0x080079c0
 80061d8:	08007998 	.word	0x08007998
 80061dc:	3ff00000 	.word	0x3ff00000
 80061e0:	40240000 	.word	0x40240000
 80061e4:	401c0000 	.word	0x401c0000
 80061e8:	40140000 	.word	0x40140000
 80061ec:	3fe00000 	.word	0x3fe00000
 80061f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80061f4:	9d00      	ldr	r5, [sp, #0]
 80061f6:	4642      	mov	r2, r8
 80061f8:	464b      	mov	r3, r9
 80061fa:	4630      	mov	r0, r6
 80061fc:	4639      	mov	r1, r7
 80061fe:	f7fa fb35 	bl	800086c <__aeabi_ddiv>
 8006202:	f7fa fcb9 	bl	8000b78 <__aeabi_d2iz>
 8006206:	9001      	str	r0, [sp, #4]
 8006208:	f7fa f99c 	bl	8000544 <__aeabi_i2d>
 800620c:	4642      	mov	r2, r8
 800620e:	464b      	mov	r3, r9
 8006210:	f7fa fa02 	bl	8000618 <__aeabi_dmul>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4630      	mov	r0, r6
 800621a:	4639      	mov	r1, r7
 800621c:	f7fa f844 	bl	80002a8 <__aeabi_dsub>
 8006220:	9e01      	ldr	r6, [sp, #4]
 8006222:	9f04      	ldr	r7, [sp, #16]
 8006224:	3630      	adds	r6, #48	; 0x30
 8006226:	f805 6b01 	strb.w	r6, [r5], #1
 800622a:	9e00      	ldr	r6, [sp, #0]
 800622c:	1bae      	subs	r6, r5, r6
 800622e:	42b7      	cmp	r7, r6
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	d134      	bne.n	80062a0 <_dtoa_r+0x708>
 8006236:	f7fa f839 	bl	80002ac <__adddf3>
 800623a:	4642      	mov	r2, r8
 800623c:	464b      	mov	r3, r9
 800623e:	4606      	mov	r6, r0
 8006240:	460f      	mov	r7, r1
 8006242:	f7fa fc79 	bl	8000b38 <__aeabi_dcmpgt>
 8006246:	b9c8      	cbnz	r0, 800627c <_dtoa_r+0x6e4>
 8006248:	4642      	mov	r2, r8
 800624a:	464b      	mov	r3, r9
 800624c:	4630      	mov	r0, r6
 800624e:	4639      	mov	r1, r7
 8006250:	f7fa fc4a 	bl	8000ae8 <__aeabi_dcmpeq>
 8006254:	b110      	cbz	r0, 800625c <_dtoa_r+0x6c4>
 8006256:	9b01      	ldr	r3, [sp, #4]
 8006258:	07db      	lsls	r3, r3, #31
 800625a:	d40f      	bmi.n	800627c <_dtoa_r+0x6e4>
 800625c:	4651      	mov	r1, sl
 800625e:	4620      	mov	r0, r4
 8006260:	f000 fbcc 	bl	80069fc <_Bfree>
 8006264:	2300      	movs	r3, #0
 8006266:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006268:	702b      	strb	r3, [r5, #0]
 800626a:	f10b 0301 	add.w	r3, fp, #1
 800626e:	6013      	str	r3, [r2, #0]
 8006270:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006272:	2b00      	cmp	r3, #0
 8006274:	f43f ace2 	beq.w	8005c3c <_dtoa_r+0xa4>
 8006278:	601d      	str	r5, [r3, #0]
 800627a:	e4df      	b.n	8005c3c <_dtoa_r+0xa4>
 800627c:	465f      	mov	r7, fp
 800627e:	462b      	mov	r3, r5
 8006280:	461d      	mov	r5, r3
 8006282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006286:	2a39      	cmp	r2, #57	; 0x39
 8006288:	d106      	bne.n	8006298 <_dtoa_r+0x700>
 800628a:	9a00      	ldr	r2, [sp, #0]
 800628c:	429a      	cmp	r2, r3
 800628e:	d1f7      	bne.n	8006280 <_dtoa_r+0x6e8>
 8006290:	9900      	ldr	r1, [sp, #0]
 8006292:	2230      	movs	r2, #48	; 0x30
 8006294:	3701      	adds	r7, #1
 8006296:	700a      	strb	r2, [r1, #0]
 8006298:	781a      	ldrb	r2, [r3, #0]
 800629a:	3201      	adds	r2, #1
 800629c:	701a      	strb	r2, [r3, #0]
 800629e:	e790      	b.n	80061c2 <_dtoa_r+0x62a>
 80062a0:	4ba3      	ldr	r3, [pc, #652]	; (8006530 <_dtoa_r+0x998>)
 80062a2:	2200      	movs	r2, #0
 80062a4:	f7fa f9b8 	bl	8000618 <__aeabi_dmul>
 80062a8:	2200      	movs	r2, #0
 80062aa:	2300      	movs	r3, #0
 80062ac:	4606      	mov	r6, r0
 80062ae:	460f      	mov	r7, r1
 80062b0:	f7fa fc1a 	bl	8000ae8 <__aeabi_dcmpeq>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	d09e      	beq.n	80061f6 <_dtoa_r+0x65e>
 80062b8:	e7d0      	b.n	800625c <_dtoa_r+0x6c4>
 80062ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062bc:	2a00      	cmp	r2, #0
 80062be:	f000 80ca 	beq.w	8006456 <_dtoa_r+0x8be>
 80062c2:	9a07      	ldr	r2, [sp, #28]
 80062c4:	2a01      	cmp	r2, #1
 80062c6:	f300 80ad 	bgt.w	8006424 <_dtoa_r+0x88c>
 80062ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062cc:	2a00      	cmp	r2, #0
 80062ce:	f000 80a5 	beq.w	800641c <_dtoa_r+0x884>
 80062d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80062d6:	9e08      	ldr	r6, [sp, #32]
 80062d8:	9d05      	ldr	r5, [sp, #20]
 80062da:	9a05      	ldr	r2, [sp, #20]
 80062dc:	441a      	add	r2, r3
 80062de:	9205      	str	r2, [sp, #20]
 80062e0:	9a06      	ldr	r2, [sp, #24]
 80062e2:	2101      	movs	r1, #1
 80062e4:	441a      	add	r2, r3
 80062e6:	4620      	mov	r0, r4
 80062e8:	9206      	str	r2, [sp, #24]
 80062ea:	f000 fc3d 	bl	8006b68 <__i2b>
 80062ee:	4607      	mov	r7, r0
 80062f0:	b165      	cbz	r5, 800630c <_dtoa_r+0x774>
 80062f2:	9b06      	ldr	r3, [sp, #24]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	dd09      	ble.n	800630c <_dtoa_r+0x774>
 80062f8:	42ab      	cmp	r3, r5
 80062fa:	9a05      	ldr	r2, [sp, #20]
 80062fc:	bfa8      	it	ge
 80062fe:	462b      	movge	r3, r5
 8006300:	1ad2      	subs	r2, r2, r3
 8006302:	9205      	str	r2, [sp, #20]
 8006304:	9a06      	ldr	r2, [sp, #24]
 8006306:	1aed      	subs	r5, r5, r3
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	9306      	str	r3, [sp, #24]
 800630c:	9b08      	ldr	r3, [sp, #32]
 800630e:	b1f3      	cbz	r3, 800634e <_dtoa_r+0x7b6>
 8006310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006312:	2b00      	cmp	r3, #0
 8006314:	f000 80a3 	beq.w	800645e <_dtoa_r+0x8c6>
 8006318:	2e00      	cmp	r6, #0
 800631a:	dd10      	ble.n	800633e <_dtoa_r+0x7a6>
 800631c:	4639      	mov	r1, r7
 800631e:	4632      	mov	r2, r6
 8006320:	4620      	mov	r0, r4
 8006322:	f000 fce1 	bl	8006ce8 <__pow5mult>
 8006326:	4652      	mov	r2, sl
 8006328:	4601      	mov	r1, r0
 800632a:	4607      	mov	r7, r0
 800632c:	4620      	mov	r0, r4
 800632e:	f000 fc31 	bl	8006b94 <__multiply>
 8006332:	4651      	mov	r1, sl
 8006334:	4680      	mov	r8, r0
 8006336:	4620      	mov	r0, r4
 8006338:	f000 fb60 	bl	80069fc <_Bfree>
 800633c:	46c2      	mov	sl, r8
 800633e:	9b08      	ldr	r3, [sp, #32]
 8006340:	1b9a      	subs	r2, r3, r6
 8006342:	d004      	beq.n	800634e <_dtoa_r+0x7b6>
 8006344:	4651      	mov	r1, sl
 8006346:	4620      	mov	r0, r4
 8006348:	f000 fcce 	bl	8006ce8 <__pow5mult>
 800634c:	4682      	mov	sl, r0
 800634e:	2101      	movs	r1, #1
 8006350:	4620      	mov	r0, r4
 8006352:	f000 fc09 	bl	8006b68 <__i2b>
 8006356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006358:	2b00      	cmp	r3, #0
 800635a:	4606      	mov	r6, r0
 800635c:	f340 8081 	ble.w	8006462 <_dtoa_r+0x8ca>
 8006360:	461a      	mov	r2, r3
 8006362:	4601      	mov	r1, r0
 8006364:	4620      	mov	r0, r4
 8006366:	f000 fcbf 	bl	8006ce8 <__pow5mult>
 800636a:	9b07      	ldr	r3, [sp, #28]
 800636c:	2b01      	cmp	r3, #1
 800636e:	4606      	mov	r6, r0
 8006370:	dd7a      	ble.n	8006468 <_dtoa_r+0x8d0>
 8006372:	f04f 0800 	mov.w	r8, #0
 8006376:	6933      	ldr	r3, [r6, #16]
 8006378:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800637c:	6918      	ldr	r0, [r3, #16]
 800637e:	f000 fba5 	bl	8006acc <__hi0bits>
 8006382:	f1c0 0020 	rsb	r0, r0, #32
 8006386:	9b06      	ldr	r3, [sp, #24]
 8006388:	4418      	add	r0, r3
 800638a:	f010 001f 	ands.w	r0, r0, #31
 800638e:	f000 8094 	beq.w	80064ba <_dtoa_r+0x922>
 8006392:	f1c0 0320 	rsb	r3, r0, #32
 8006396:	2b04      	cmp	r3, #4
 8006398:	f340 8085 	ble.w	80064a6 <_dtoa_r+0x90e>
 800639c:	9b05      	ldr	r3, [sp, #20]
 800639e:	f1c0 001c 	rsb	r0, r0, #28
 80063a2:	4403      	add	r3, r0
 80063a4:	9305      	str	r3, [sp, #20]
 80063a6:	9b06      	ldr	r3, [sp, #24]
 80063a8:	4403      	add	r3, r0
 80063aa:	4405      	add	r5, r0
 80063ac:	9306      	str	r3, [sp, #24]
 80063ae:	9b05      	ldr	r3, [sp, #20]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	dd05      	ble.n	80063c0 <_dtoa_r+0x828>
 80063b4:	4651      	mov	r1, sl
 80063b6:	461a      	mov	r2, r3
 80063b8:	4620      	mov	r0, r4
 80063ba:	f000 fcef 	bl	8006d9c <__lshift>
 80063be:	4682      	mov	sl, r0
 80063c0:	9b06      	ldr	r3, [sp, #24]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	dd05      	ble.n	80063d2 <_dtoa_r+0x83a>
 80063c6:	4631      	mov	r1, r6
 80063c8:	461a      	mov	r2, r3
 80063ca:	4620      	mov	r0, r4
 80063cc:	f000 fce6 	bl	8006d9c <__lshift>
 80063d0:	4606      	mov	r6, r0
 80063d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d072      	beq.n	80064be <_dtoa_r+0x926>
 80063d8:	4631      	mov	r1, r6
 80063da:	4650      	mov	r0, sl
 80063dc:	f000 fd4a 	bl	8006e74 <__mcmp>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	da6c      	bge.n	80064be <_dtoa_r+0x926>
 80063e4:	2300      	movs	r3, #0
 80063e6:	4651      	mov	r1, sl
 80063e8:	220a      	movs	r2, #10
 80063ea:	4620      	mov	r0, r4
 80063ec:	f000 fb28 	bl	8006a40 <__multadd>
 80063f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80063f6:	4682      	mov	sl, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f000 81b0 	beq.w	800675e <_dtoa_r+0xbc6>
 80063fe:	2300      	movs	r3, #0
 8006400:	4639      	mov	r1, r7
 8006402:	220a      	movs	r2, #10
 8006404:	4620      	mov	r0, r4
 8006406:	f000 fb1b 	bl	8006a40 <__multadd>
 800640a:	9b01      	ldr	r3, [sp, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	4607      	mov	r7, r0
 8006410:	f300 8096 	bgt.w	8006540 <_dtoa_r+0x9a8>
 8006414:	9b07      	ldr	r3, [sp, #28]
 8006416:	2b02      	cmp	r3, #2
 8006418:	dc59      	bgt.n	80064ce <_dtoa_r+0x936>
 800641a:	e091      	b.n	8006540 <_dtoa_r+0x9a8>
 800641c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800641e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006422:	e758      	b.n	80062d6 <_dtoa_r+0x73e>
 8006424:	9b04      	ldr	r3, [sp, #16]
 8006426:	1e5e      	subs	r6, r3, #1
 8006428:	9b08      	ldr	r3, [sp, #32]
 800642a:	42b3      	cmp	r3, r6
 800642c:	bfbf      	itttt	lt
 800642e:	9b08      	ldrlt	r3, [sp, #32]
 8006430:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006432:	9608      	strlt	r6, [sp, #32]
 8006434:	1af3      	sublt	r3, r6, r3
 8006436:	bfb4      	ite	lt
 8006438:	18d2      	addlt	r2, r2, r3
 800643a:	1b9e      	subge	r6, r3, r6
 800643c:	9b04      	ldr	r3, [sp, #16]
 800643e:	bfbc      	itt	lt
 8006440:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006442:	2600      	movlt	r6, #0
 8006444:	2b00      	cmp	r3, #0
 8006446:	bfb7      	itett	lt
 8006448:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800644c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006450:	1a9d      	sublt	r5, r3, r2
 8006452:	2300      	movlt	r3, #0
 8006454:	e741      	b.n	80062da <_dtoa_r+0x742>
 8006456:	9e08      	ldr	r6, [sp, #32]
 8006458:	9d05      	ldr	r5, [sp, #20]
 800645a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800645c:	e748      	b.n	80062f0 <_dtoa_r+0x758>
 800645e:	9a08      	ldr	r2, [sp, #32]
 8006460:	e770      	b.n	8006344 <_dtoa_r+0x7ac>
 8006462:	9b07      	ldr	r3, [sp, #28]
 8006464:	2b01      	cmp	r3, #1
 8006466:	dc19      	bgt.n	800649c <_dtoa_r+0x904>
 8006468:	9b02      	ldr	r3, [sp, #8]
 800646a:	b9bb      	cbnz	r3, 800649c <_dtoa_r+0x904>
 800646c:	9b03      	ldr	r3, [sp, #12]
 800646e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006472:	b99b      	cbnz	r3, 800649c <_dtoa_r+0x904>
 8006474:	9b03      	ldr	r3, [sp, #12]
 8006476:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800647a:	0d1b      	lsrs	r3, r3, #20
 800647c:	051b      	lsls	r3, r3, #20
 800647e:	b183      	cbz	r3, 80064a2 <_dtoa_r+0x90a>
 8006480:	9b05      	ldr	r3, [sp, #20]
 8006482:	3301      	adds	r3, #1
 8006484:	9305      	str	r3, [sp, #20]
 8006486:	9b06      	ldr	r3, [sp, #24]
 8006488:	3301      	adds	r3, #1
 800648a:	9306      	str	r3, [sp, #24]
 800648c:	f04f 0801 	mov.w	r8, #1
 8006490:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006492:	2b00      	cmp	r3, #0
 8006494:	f47f af6f 	bne.w	8006376 <_dtoa_r+0x7de>
 8006498:	2001      	movs	r0, #1
 800649a:	e774      	b.n	8006386 <_dtoa_r+0x7ee>
 800649c:	f04f 0800 	mov.w	r8, #0
 80064a0:	e7f6      	b.n	8006490 <_dtoa_r+0x8f8>
 80064a2:	4698      	mov	r8, r3
 80064a4:	e7f4      	b.n	8006490 <_dtoa_r+0x8f8>
 80064a6:	d082      	beq.n	80063ae <_dtoa_r+0x816>
 80064a8:	9a05      	ldr	r2, [sp, #20]
 80064aa:	331c      	adds	r3, #28
 80064ac:	441a      	add	r2, r3
 80064ae:	9205      	str	r2, [sp, #20]
 80064b0:	9a06      	ldr	r2, [sp, #24]
 80064b2:	441a      	add	r2, r3
 80064b4:	441d      	add	r5, r3
 80064b6:	9206      	str	r2, [sp, #24]
 80064b8:	e779      	b.n	80063ae <_dtoa_r+0x816>
 80064ba:	4603      	mov	r3, r0
 80064bc:	e7f4      	b.n	80064a8 <_dtoa_r+0x910>
 80064be:	9b04      	ldr	r3, [sp, #16]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	dc37      	bgt.n	8006534 <_dtoa_r+0x99c>
 80064c4:	9b07      	ldr	r3, [sp, #28]
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	dd34      	ble.n	8006534 <_dtoa_r+0x99c>
 80064ca:	9b04      	ldr	r3, [sp, #16]
 80064cc:	9301      	str	r3, [sp, #4]
 80064ce:	9b01      	ldr	r3, [sp, #4]
 80064d0:	b963      	cbnz	r3, 80064ec <_dtoa_r+0x954>
 80064d2:	4631      	mov	r1, r6
 80064d4:	2205      	movs	r2, #5
 80064d6:	4620      	mov	r0, r4
 80064d8:	f000 fab2 	bl	8006a40 <__multadd>
 80064dc:	4601      	mov	r1, r0
 80064de:	4606      	mov	r6, r0
 80064e0:	4650      	mov	r0, sl
 80064e2:	f000 fcc7 	bl	8006e74 <__mcmp>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f73f adbb 	bgt.w	8006062 <_dtoa_r+0x4ca>
 80064ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ee:	9d00      	ldr	r5, [sp, #0]
 80064f0:	ea6f 0b03 	mvn.w	fp, r3
 80064f4:	f04f 0800 	mov.w	r8, #0
 80064f8:	4631      	mov	r1, r6
 80064fa:	4620      	mov	r0, r4
 80064fc:	f000 fa7e 	bl	80069fc <_Bfree>
 8006500:	2f00      	cmp	r7, #0
 8006502:	f43f aeab 	beq.w	800625c <_dtoa_r+0x6c4>
 8006506:	f1b8 0f00 	cmp.w	r8, #0
 800650a:	d005      	beq.n	8006518 <_dtoa_r+0x980>
 800650c:	45b8      	cmp	r8, r7
 800650e:	d003      	beq.n	8006518 <_dtoa_r+0x980>
 8006510:	4641      	mov	r1, r8
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fa72 	bl	80069fc <_Bfree>
 8006518:	4639      	mov	r1, r7
 800651a:	4620      	mov	r0, r4
 800651c:	f000 fa6e 	bl	80069fc <_Bfree>
 8006520:	e69c      	b.n	800625c <_dtoa_r+0x6c4>
 8006522:	2600      	movs	r6, #0
 8006524:	4637      	mov	r7, r6
 8006526:	e7e1      	b.n	80064ec <_dtoa_r+0x954>
 8006528:	46bb      	mov	fp, r7
 800652a:	4637      	mov	r7, r6
 800652c:	e599      	b.n	8006062 <_dtoa_r+0x4ca>
 800652e:	bf00      	nop
 8006530:	40240000 	.word	0x40240000
 8006534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006536:	2b00      	cmp	r3, #0
 8006538:	f000 80c8 	beq.w	80066cc <_dtoa_r+0xb34>
 800653c:	9b04      	ldr	r3, [sp, #16]
 800653e:	9301      	str	r3, [sp, #4]
 8006540:	2d00      	cmp	r5, #0
 8006542:	dd05      	ble.n	8006550 <_dtoa_r+0x9b8>
 8006544:	4639      	mov	r1, r7
 8006546:	462a      	mov	r2, r5
 8006548:	4620      	mov	r0, r4
 800654a:	f000 fc27 	bl	8006d9c <__lshift>
 800654e:	4607      	mov	r7, r0
 8006550:	f1b8 0f00 	cmp.w	r8, #0
 8006554:	d05b      	beq.n	800660e <_dtoa_r+0xa76>
 8006556:	6879      	ldr	r1, [r7, #4]
 8006558:	4620      	mov	r0, r4
 800655a:	f000 fa0f 	bl	800697c <_Balloc>
 800655e:	4605      	mov	r5, r0
 8006560:	b928      	cbnz	r0, 800656e <_dtoa_r+0x9d6>
 8006562:	4b83      	ldr	r3, [pc, #524]	; (8006770 <_dtoa_r+0xbd8>)
 8006564:	4602      	mov	r2, r0
 8006566:	f240 21ef 	movw	r1, #751	; 0x2ef
 800656a:	f7ff bb2e 	b.w	8005bca <_dtoa_r+0x32>
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	3202      	adds	r2, #2
 8006572:	0092      	lsls	r2, r2, #2
 8006574:	f107 010c 	add.w	r1, r7, #12
 8006578:	300c      	adds	r0, #12
 800657a:	f000 fe39 	bl	80071f0 <memcpy>
 800657e:	2201      	movs	r2, #1
 8006580:	4629      	mov	r1, r5
 8006582:	4620      	mov	r0, r4
 8006584:	f000 fc0a 	bl	8006d9c <__lshift>
 8006588:	9b00      	ldr	r3, [sp, #0]
 800658a:	3301      	adds	r3, #1
 800658c:	9304      	str	r3, [sp, #16]
 800658e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006592:	4413      	add	r3, r2
 8006594:	9308      	str	r3, [sp, #32]
 8006596:	9b02      	ldr	r3, [sp, #8]
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	46b8      	mov	r8, r7
 800659e:	9306      	str	r3, [sp, #24]
 80065a0:	4607      	mov	r7, r0
 80065a2:	9b04      	ldr	r3, [sp, #16]
 80065a4:	4631      	mov	r1, r6
 80065a6:	3b01      	subs	r3, #1
 80065a8:	4650      	mov	r0, sl
 80065aa:	9301      	str	r3, [sp, #4]
 80065ac:	f7ff fa6b 	bl	8005a86 <quorem>
 80065b0:	4641      	mov	r1, r8
 80065b2:	9002      	str	r0, [sp, #8]
 80065b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80065b8:	4650      	mov	r0, sl
 80065ba:	f000 fc5b 	bl	8006e74 <__mcmp>
 80065be:	463a      	mov	r2, r7
 80065c0:	9005      	str	r0, [sp, #20]
 80065c2:	4631      	mov	r1, r6
 80065c4:	4620      	mov	r0, r4
 80065c6:	f000 fc71 	bl	8006eac <__mdiff>
 80065ca:	68c2      	ldr	r2, [r0, #12]
 80065cc:	4605      	mov	r5, r0
 80065ce:	bb02      	cbnz	r2, 8006612 <_dtoa_r+0xa7a>
 80065d0:	4601      	mov	r1, r0
 80065d2:	4650      	mov	r0, sl
 80065d4:	f000 fc4e 	bl	8006e74 <__mcmp>
 80065d8:	4602      	mov	r2, r0
 80065da:	4629      	mov	r1, r5
 80065dc:	4620      	mov	r0, r4
 80065de:	9209      	str	r2, [sp, #36]	; 0x24
 80065e0:	f000 fa0c 	bl	80069fc <_Bfree>
 80065e4:	9b07      	ldr	r3, [sp, #28]
 80065e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065e8:	9d04      	ldr	r5, [sp, #16]
 80065ea:	ea43 0102 	orr.w	r1, r3, r2
 80065ee:	9b06      	ldr	r3, [sp, #24]
 80065f0:	4319      	orrs	r1, r3
 80065f2:	d110      	bne.n	8006616 <_dtoa_r+0xa7e>
 80065f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80065f8:	d029      	beq.n	800664e <_dtoa_r+0xab6>
 80065fa:	9b05      	ldr	r3, [sp, #20]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	dd02      	ble.n	8006606 <_dtoa_r+0xa6e>
 8006600:	9b02      	ldr	r3, [sp, #8]
 8006602:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006606:	9b01      	ldr	r3, [sp, #4]
 8006608:	f883 9000 	strb.w	r9, [r3]
 800660c:	e774      	b.n	80064f8 <_dtoa_r+0x960>
 800660e:	4638      	mov	r0, r7
 8006610:	e7ba      	b.n	8006588 <_dtoa_r+0x9f0>
 8006612:	2201      	movs	r2, #1
 8006614:	e7e1      	b.n	80065da <_dtoa_r+0xa42>
 8006616:	9b05      	ldr	r3, [sp, #20]
 8006618:	2b00      	cmp	r3, #0
 800661a:	db04      	blt.n	8006626 <_dtoa_r+0xa8e>
 800661c:	9907      	ldr	r1, [sp, #28]
 800661e:	430b      	orrs	r3, r1
 8006620:	9906      	ldr	r1, [sp, #24]
 8006622:	430b      	orrs	r3, r1
 8006624:	d120      	bne.n	8006668 <_dtoa_r+0xad0>
 8006626:	2a00      	cmp	r2, #0
 8006628:	dded      	ble.n	8006606 <_dtoa_r+0xa6e>
 800662a:	4651      	mov	r1, sl
 800662c:	2201      	movs	r2, #1
 800662e:	4620      	mov	r0, r4
 8006630:	f000 fbb4 	bl	8006d9c <__lshift>
 8006634:	4631      	mov	r1, r6
 8006636:	4682      	mov	sl, r0
 8006638:	f000 fc1c 	bl	8006e74 <__mcmp>
 800663c:	2800      	cmp	r0, #0
 800663e:	dc03      	bgt.n	8006648 <_dtoa_r+0xab0>
 8006640:	d1e1      	bne.n	8006606 <_dtoa_r+0xa6e>
 8006642:	f019 0f01 	tst.w	r9, #1
 8006646:	d0de      	beq.n	8006606 <_dtoa_r+0xa6e>
 8006648:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800664c:	d1d8      	bne.n	8006600 <_dtoa_r+0xa68>
 800664e:	9a01      	ldr	r2, [sp, #4]
 8006650:	2339      	movs	r3, #57	; 0x39
 8006652:	7013      	strb	r3, [r2, #0]
 8006654:	462b      	mov	r3, r5
 8006656:	461d      	mov	r5, r3
 8006658:	3b01      	subs	r3, #1
 800665a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800665e:	2a39      	cmp	r2, #57	; 0x39
 8006660:	d06c      	beq.n	800673c <_dtoa_r+0xba4>
 8006662:	3201      	adds	r2, #1
 8006664:	701a      	strb	r2, [r3, #0]
 8006666:	e747      	b.n	80064f8 <_dtoa_r+0x960>
 8006668:	2a00      	cmp	r2, #0
 800666a:	dd07      	ble.n	800667c <_dtoa_r+0xae4>
 800666c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006670:	d0ed      	beq.n	800664e <_dtoa_r+0xab6>
 8006672:	9a01      	ldr	r2, [sp, #4]
 8006674:	f109 0301 	add.w	r3, r9, #1
 8006678:	7013      	strb	r3, [r2, #0]
 800667a:	e73d      	b.n	80064f8 <_dtoa_r+0x960>
 800667c:	9b04      	ldr	r3, [sp, #16]
 800667e:	9a08      	ldr	r2, [sp, #32]
 8006680:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006684:	4293      	cmp	r3, r2
 8006686:	d043      	beq.n	8006710 <_dtoa_r+0xb78>
 8006688:	4651      	mov	r1, sl
 800668a:	2300      	movs	r3, #0
 800668c:	220a      	movs	r2, #10
 800668e:	4620      	mov	r0, r4
 8006690:	f000 f9d6 	bl	8006a40 <__multadd>
 8006694:	45b8      	cmp	r8, r7
 8006696:	4682      	mov	sl, r0
 8006698:	f04f 0300 	mov.w	r3, #0
 800669c:	f04f 020a 	mov.w	r2, #10
 80066a0:	4641      	mov	r1, r8
 80066a2:	4620      	mov	r0, r4
 80066a4:	d107      	bne.n	80066b6 <_dtoa_r+0xb1e>
 80066a6:	f000 f9cb 	bl	8006a40 <__multadd>
 80066aa:	4680      	mov	r8, r0
 80066ac:	4607      	mov	r7, r0
 80066ae:	9b04      	ldr	r3, [sp, #16]
 80066b0:	3301      	adds	r3, #1
 80066b2:	9304      	str	r3, [sp, #16]
 80066b4:	e775      	b.n	80065a2 <_dtoa_r+0xa0a>
 80066b6:	f000 f9c3 	bl	8006a40 <__multadd>
 80066ba:	4639      	mov	r1, r7
 80066bc:	4680      	mov	r8, r0
 80066be:	2300      	movs	r3, #0
 80066c0:	220a      	movs	r2, #10
 80066c2:	4620      	mov	r0, r4
 80066c4:	f000 f9bc 	bl	8006a40 <__multadd>
 80066c8:	4607      	mov	r7, r0
 80066ca:	e7f0      	b.n	80066ae <_dtoa_r+0xb16>
 80066cc:	9b04      	ldr	r3, [sp, #16]
 80066ce:	9301      	str	r3, [sp, #4]
 80066d0:	9d00      	ldr	r5, [sp, #0]
 80066d2:	4631      	mov	r1, r6
 80066d4:	4650      	mov	r0, sl
 80066d6:	f7ff f9d6 	bl	8005a86 <quorem>
 80066da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80066de:	9b00      	ldr	r3, [sp, #0]
 80066e0:	f805 9b01 	strb.w	r9, [r5], #1
 80066e4:	1aea      	subs	r2, r5, r3
 80066e6:	9b01      	ldr	r3, [sp, #4]
 80066e8:	4293      	cmp	r3, r2
 80066ea:	dd07      	ble.n	80066fc <_dtoa_r+0xb64>
 80066ec:	4651      	mov	r1, sl
 80066ee:	2300      	movs	r3, #0
 80066f0:	220a      	movs	r2, #10
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 f9a4 	bl	8006a40 <__multadd>
 80066f8:	4682      	mov	sl, r0
 80066fa:	e7ea      	b.n	80066d2 <_dtoa_r+0xb3a>
 80066fc:	9b01      	ldr	r3, [sp, #4]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	bfc8      	it	gt
 8006702:	461d      	movgt	r5, r3
 8006704:	9b00      	ldr	r3, [sp, #0]
 8006706:	bfd8      	it	le
 8006708:	2501      	movle	r5, #1
 800670a:	441d      	add	r5, r3
 800670c:	f04f 0800 	mov.w	r8, #0
 8006710:	4651      	mov	r1, sl
 8006712:	2201      	movs	r2, #1
 8006714:	4620      	mov	r0, r4
 8006716:	f000 fb41 	bl	8006d9c <__lshift>
 800671a:	4631      	mov	r1, r6
 800671c:	4682      	mov	sl, r0
 800671e:	f000 fba9 	bl	8006e74 <__mcmp>
 8006722:	2800      	cmp	r0, #0
 8006724:	dc96      	bgt.n	8006654 <_dtoa_r+0xabc>
 8006726:	d102      	bne.n	800672e <_dtoa_r+0xb96>
 8006728:	f019 0f01 	tst.w	r9, #1
 800672c:	d192      	bne.n	8006654 <_dtoa_r+0xabc>
 800672e:	462b      	mov	r3, r5
 8006730:	461d      	mov	r5, r3
 8006732:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006736:	2a30      	cmp	r2, #48	; 0x30
 8006738:	d0fa      	beq.n	8006730 <_dtoa_r+0xb98>
 800673a:	e6dd      	b.n	80064f8 <_dtoa_r+0x960>
 800673c:	9a00      	ldr	r2, [sp, #0]
 800673e:	429a      	cmp	r2, r3
 8006740:	d189      	bne.n	8006656 <_dtoa_r+0xabe>
 8006742:	f10b 0b01 	add.w	fp, fp, #1
 8006746:	2331      	movs	r3, #49	; 0x31
 8006748:	e796      	b.n	8006678 <_dtoa_r+0xae0>
 800674a:	4b0a      	ldr	r3, [pc, #40]	; (8006774 <_dtoa_r+0xbdc>)
 800674c:	f7ff ba99 	b.w	8005c82 <_dtoa_r+0xea>
 8006750:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006752:	2b00      	cmp	r3, #0
 8006754:	f47f aa6d 	bne.w	8005c32 <_dtoa_r+0x9a>
 8006758:	4b07      	ldr	r3, [pc, #28]	; (8006778 <_dtoa_r+0xbe0>)
 800675a:	f7ff ba92 	b.w	8005c82 <_dtoa_r+0xea>
 800675e:	9b01      	ldr	r3, [sp, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	dcb5      	bgt.n	80066d0 <_dtoa_r+0xb38>
 8006764:	9b07      	ldr	r3, [sp, #28]
 8006766:	2b02      	cmp	r3, #2
 8006768:	f73f aeb1 	bgt.w	80064ce <_dtoa_r+0x936>
 800676c:	e7b0      	b.n	80066d0 <_dtoa_r+0xb38>
 800676e:	bf00      	nop
 8006770:	0800792c 	.word	0x0800792c
 8006774:	0800788c 	.word	0x0800788c
 8006778:	080078b0 	.word	0x080078b0

0800677c <_free_r>:
 800677c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800677e:	2900      	cmp	r1, #0
 8006780:	d044      	beq.n	800680c <_free_r+0x90>
 8006782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006786:	9001      	str	r0, [sp, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	f1a1 0404 	sub.w	r4, r1, #4
 800678e:	bfb8      	it	lt
 8006790:	18e4      	addlt	r4, r4, r3
 8006792:	f000 f8e7 	bl	8006964 <__malloc_lock>
 8006796:	4a1e      	ldr	r2, [pc, #120]	; (8006810 <_free_r+0x94>)
 8006798:	9801      	ldr	r0, [sp, #4]
 800679a:	6813      	ldr	r3, [r2, #0]
 800679c:	b933      	cbnz	r3, 80067ac <_free_r+0x30>
 800679e:	6063      	str	r3, [r4, #4]
 80067a0:	6014      	str	r4, [r2, #0]
 80067a2:	b003      	add	sp, #12
 80067a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067a8:	f000 b8e2 	b.w	8006970 <__malloc_unlock>
 80067ac:	42a3      	cmp	r3, r4
 80067ae:	d908      	bls.n	80067c2 <_free_r+0x46>
 80067b0:	6825      	ldr	r5, [r4, #0]
 80067b2:	1961      	adds	r1, r4, r5
 80067b4:	428b      	cmp	r3, r1
 80067b6:	bf01      	itttt	eq
 80067b8:	6819      	ldreq	r1, [r3, #0]
 80067ba:	685b      	ldreq	r3, [r3, #4]
 80067bc:	1949      	addeq	r1, r1, r5
 80067be:	6021      	streq	r1, [r4, #0]
 80067c0:	e7ed      	b.n	800679e <_free_r+0x22>
 80067c2:	461a      	mov	r2, r3
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	b10b      	cbz	r3, 80067cc <_free_r+0x50>
 80067c8:	42a3      	cmp	r3, r4
 80067ca:	d9fa      	bls.n	80067c2 <_free_r+0x46>
 80067cc:	6811      	ldr	r1, [r2, #0]
 80067ce:	1855      	adds	r5, r2, r1
 80067d0:	42a5      	cmp	r5, r4
 80067d2:	d10b      	bne.n	80067ec <_free_r+0x70>
 80067d4:	6824      	ldr	r4, [r4, #0]
 80067d6:	4421      	add	r1, r4
 80067d8:	1854      	adds	r4, r2, r1
 80067da:	42a3      	cmp	r3, r4
 80067dc:	6011      	str	r1, [r2, #0]
 80067de:	d1e0      	bne.n	80067a2 <_free_r+0x26>
 80067e0:	681c      	ldr	r4, [r3, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	6053      	str	r3, [r2, #4]
 80067e6:	440c      	add	r4, r1
 80067e8:	6014      	str	r4, [r2, #0]
 80067ea:	e7da      	b.n	80067a2 <_free_r+0x26>
 80067ec:	d902      	bls.n	80067f4 <_free_r+0x78>
 80067ee:	230c      	movs	r3, #12
 80067f0:	6003      	str	r3, [r0, #0]
 80067f2:	e7d6      	b.n	80067a2 <_free_r+0x26>
 80067f4:	6825      	ldr	r5, [r4, #0]
 80067f6:	1961      	adds	r1, r4, r5
 80067f8:	428b      	cmp	r3, r1
 80067fa:	bf04      	itt	eq
 80067fc:	6819      	ldreq	r1, [r3, #0]
 80067fe:	685b      	ldreq	r3, [r3, #4]
 8006800:	6063      	str	r3, [r4, #4]
 8006802:	bf04      	itt	eq
 8006804:	1949      	addeq	r1, r1, r5
 8006806:	6021      	streq	r1, [r4, #0]
 8006808:	6054      	str	r4, [r2, #4]
 800680a:	e7ca      	b.n	80067a2 <_free_r+0x26>
 800680c:	b003      	add	sp, #12
 800680e:	bd30      	pop	{r4, r5, pc}
 8006810:	20000b58 	.word	0x20000b58

08006814 <malloc>:
 8006814:	4b02      	ldr	r3, [pc, #8]	; (8006820 <malloc+0xc>)
 8006816:	4601      	mov	r1, r0
 8006818:	6818      	ldr	r0, [r3, #0]
 800681a:	f000 b823 	b.w	8006864 <_malloc_r>
 800681e:	bf00      	nop
 8006820:	20000064 	.word	0x20000064

08006824 <sbrk_aligned>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	4e0e      	ldr	r6, [pc, #56]	; (8006860 <sbrk_aligned+0x3c>)
 8006828:	460c      	mov	r4, r1
 800682a:	6831      	ldr	r1, [r6, #0]
 800682c:	4605      	mov	r5, r0
 800682e:	b911      	cbnz	r1, 8006836 <sbrk_aligned+0x12>
 8006830:	f000 fcce 	bl	80071d0 <_sbrk_r>
 8006834:	6030      	str	r0, [r6, #0]
 8006836:	4621      	mov	r1, r4
 8006838:	4628      	mov	r0, r5
 800683a:	f000 fcc9 	bl	80071d0 <_sbrk_r>
 800683e:	1c43      	adds	r3, r0, #1
 8006840:	d00a      	beq.n	8006858 <sbrk_aligned+0x34>
 8006842:	1cc4      	adds	r4, r0, #3
 8006844:	f024 0403 	bic.w	r4, r4, #3
 8006848:	42a0      	cmp	r0, r4
 800684a:	d007      	beq.n	800685c <sbrk_aligned+0x38>
 800684c:	1a21      	subs	r1, r4, r0
 800684e:	4628      	mov	r0, r5
 8006850:	f000 fcbe 	bl	80071d0 <_sbrk_r>
 8006854:	3001      	adds	r0, #1
 8006856:	d101      	bne.n	800685c <sbrk_aligned+0x38>
 8006858:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800685c:	4620      	mov	r0, r4
 800685e:	bd70      	pop	{r4, r5, r6, pc}
 8006860:	20000b5c 	.word	0x20000b5c

08006864 <_malloc_r>:
 8006864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006868:	1ccd      	adds	r5, r1, #3
 800686a:	f025 0503 	bic.w	r5, r5, #3
 800686e:	3508      	adds	r5, #8
 8006870:	2d0c      	cmp	r5, #12
 8006872:	bf38      	it	cc
 8006874:	250c      	movcc	r5, #12
 8006876:	2d00      	cmp	r5, #0
 8006878:	4607      	mov	r7, r0
 800687a:	db01      	blt.n	8006880 <_malloc_r+0x1c>
 800687c:	42a9      	cmp	r1, r5
 800687e:	d905      	bls.n	800688c <_malloc_r+0x28>
 8006880:	230c      	movs	r3, #12
 8006882:	603b      	str	r3, [r7, #0]
 8006884:	2600      	movs	r6, #0
 8006886:	4630      	mov	r0, r6
 8006888:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800688c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006960 <_malloc_r+0xfc>
 8006890:	f000 f868 	bl	8006964 <__malloc_lock>
 8006894:	f8d8 3000 	ldr.w	r3, [r8]
 8006898:	461c      	mov	r4, r3
 800689a:	bb5c      	cbnz	r4, 80068f4 <_malloc_r+0x90>
 800689c:	4629      	mov	r1, r5
 800689e:	4638      	mov	r0, r7
 80068a0:	f7ff ffc0 	bl	8006824 <sbrk_aligned>
 80068a4:	1c43      	adds	r3, r0, #1
 80068a6:	4604      	mov	r4, r0
 80068a8:	d155      	bne.n	8006956 <_malloc_r+0xf2>
 80068aa:	f8d8 4000 	ldr.w	r4, [r8]
 80068ae:	4626      	mov	r6, r4
 80068b0:	2e00      	cmp	r6, #0
 80068b2:	d145      	bne.n	8006940 <_malloc_r+0xdc>
 80068b4:	2c00      	cmp	r4, #0
 80068b6:	d048      	beq.n	800694a <_malloc_r+0xe6>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	4631      	mov	r1, r6
 80068bc:	4638      	mov	r0, r7
 80068be:	eb04 0903 	add.w	r9, r4, r3
 80068c2:	f000 fc85 	bl	80071d0 <_sbrk_r>
 80068c6:	4581      	cmp	r9, r0
 80068c8:	d13f      	bne.n	800694a <_malloc_r+0xe6>
 80068ca:	6821      	ldr	r1, [r4, #0]
 80068cc:	1a6d      	subs	r5, r5, r1
 80068ce:	4629      	mov	r1, r5
 80068d0:	4638      	mov	r0, r7
 80068d2:	f7ff ffa7 	bl	8006824 <sbrk_aligned>
 80068d6:	3001      	adds	r0, #1
 80068d8:	d037      	beq.n	800694a <_malloc_r+0xe6>
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	442b      	add	r3, r5
 80068de:	6023      	str	r3, [r4, #0]
 80068e0:	f8d8 3000 	ldr.w	r3, [r8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d038      	beq.n	800695a <_malloc_r+0xf6>
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	42a2      	cmp	r2, r4
 80068ec:	d12b      	bne.n	8006946 <_malloc_r+0xe2>
 80068ee:	2200      	movs	r2, #0
 80068f0:	605a      	str	r2, [r3, #4]
 80068f2:	e00f      	b.n	8006914 <_malloc_r+0xb0>
 80068f4:	6822      	ldr	r2, [r4, #0]
 80068f6:	1b52      	subs	r2, r2, r5
 80068f8:	d41f      	bmi.n	800693a <_malloc_r+0xd6>
 80068fa:	2a0b      	cmp	r2, #11
 80068fc:	d917      	bls.n	800692e <_malloc_r+0xca>
 80068fe:	1961      	adds	r1, r4, r5
 8006900:	42a3      	cmp	r3, r4
 8006902:	6025      	str	r5, [r4, #0]
 8006904:	bf18      	it	ne
 8006906:	6059      	strne	r1, [r3, #4]
 8006908:	6863      	ldr	r3, [r4, #4]
 800690a:	bf08      	it	eq
 800690c:	f8c8 1000 	streq.w	r1, [r8]
 8006910:	5162      	str	r2, [r4, r5]
 8006912:	604b      	str	r3, [r1, #4]
 8006914:	4638      	mov	r0, r7
 8006916:	f104 060b 	add.w	r6, r4, #11
 800691a:	f000 f829 	bl	8006970 <__malloc_unlock>
 800691e:	f026 0607 	bic.w	r6, r6, #7
 8006922:	1d23      	adds	r3, r4, #4
 8006924:	1af2      	subs	r2, r6, r3
 8006926:	d0ae      	beq.n	8006886 <_malloc_r+0x22>
 8006928:	1b9b      	subs	r3, r3, r6
 800692a:	50a3      	str	r3, [r4, r2]
 800692c:	e7ab      	b.n	8006886 <_malloc_r+0x22>
 800692e:	42a3      	cmp	r3, r4
 8006930:	6862      	ldr	r2, [r4, #4]
 8006932:	d1dd      	bne.n	80068f0 <_malloc_r+0x8c>
 8006934:	f8c8 2000 	str.w	r2, [r8]
 8006938:	e7ec      	b.n	8006914 <_malloc_r+0xb0>
 800693a:	4623      	mov	r3, r4
 800693c:	6864      	ldr	r4, [r4, #4]
 800693e:	e7ac      	b.n	800689a <_malloc_r+0x36>
 8006940:	4634      	mov	r4, r6
 8006942:	6876      	ldr	r6, [r6, #4]
 8006944:	e7b4      	b.n	80068b0 <_malloc_r+0x4c>
 8006946:	4613      	mov	r3, r2
 8006948:	e7cc      	b.n	80068e4 <_malloc_r+0x80>
 800694a:	230c      	movs	r3, #12
 800694c:	603b      	str	r3, [r7, #0]
 800694e:	4638      	mov	r0, r7
 8006950:	f000 f80e 	bl	8006970 <__malloc_unlock>
 8006954:	e797      	b.n	8006886 <_malloc_r+0x22>
 8006956:	6025      	str	r5, [r4, #0]
 8006958:	e7dc      	b.n	8006914 <_malloc_r+0xb0>
 800695a:	605b      	str	r3, [r3, #4]
 800695c:	deff      	udf	#255	; 0xff
 800695e:	bf00      	nop
 8006960:	20000b58 	.word	0x20000b58

08006964 <__malloc_lock>:
 8006964:	4801      	ldr	r0, [pc, #4]	; (800696c <__malloc_lock+0x8>)
 8006966:	f7ff b88c 	b.w	8005a82 <__retarget_lock_acquire_recursive>
 800696a:	bf00      	nop
 800696c:	20000b54 	.word	0x20000b54

08006970 <__malloc_unlock>:
 8006970:	4801      	ldr	r0, [pc, #4]	; (8006978 <__malloc_unlock+0x8>)
 8006972:	f7ff b887 	b.w	8005a84 <__retarget_lock_release_recursive>
 8006976:	bf00      	nop
 8006978:	20000b54 	.word	0x20000b54

0800697c <_Balloc>:
 800697c:	b570      	push	{r4, r5, r6, lr}
 800697e:	69c6      	ldr	r6, [r0, #28]
 8006980:	4604      	mov	r4, r0
 8006982:	460d      	mov	r5, r1
 8006984:	b976      	cbnz	r6, 80069a4 <_Balloc+0x28>
 8006986:	2010      	movs	r0, #16
 8006988:	f7ff ff44 	bl	8006814 <malloc>
 800698c:	4602      	mov	r2, r0
 800698e:	61e0      	str	r0, [r4, #28]
 8006990:	b920      	cbnz	r0, 800699c <_Balloc+0x20>
 8006992:	4b18      	ldr	r3, [pc, #96]	; (80069f4 <_Balloc+0x78>)
 8006994:	4818      	ldr	r0, [pc, #96]	; (80069f8 <_Balloc+0x7c>)
 8006996:	216b      	movs	r1, #107	; 0x6b
 8006998:	f000 fc38 	bl	800720c <__assert_func>
 800699c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069a0:	6006      	str	r6, [r0, #0]
 80069a2:	60c6      	str	r6, [r0, #12]
 80069a4:	69e6      	ldr	r6, [r4, #28]
 80069a6:	68f3      	ldr	r3, [r6, #12]
 80069a8:	b183      	cbz	r3, 80069cc <_Balloc+0x50>
 80069aa:	69e3      	ldr	r3, [r4, #28]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069b2:	b9b8      	cbnz	r0, 80069e4 <_Balloc+0x68>
 80069b4:	2101      	movs	r1, #1
 80069b6:	fa01 f605 	lsl.w	r6, r1, r5
 80069ba:	1d72      	adds	r2, r6, #5
 80069bc:	0092      	lsls	r2, r2, #2
 80069be:	4620      	mov	r0, r4
 80069c0:	f000 fc42 	bl	8007248 <_calloc_r>
 80069c4:	b160      	cbz	r0, 80069e0 <_Balloc+0x64>
 80069c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80069ca:	e00e      	b.n	80069ea <_Balloc+0x6e>
 80069cc:	2221      	movs	r2, #33	; 0x21
 80069ce:	2104      	movs	r1, #4
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 fc39 	bl	8007248 <_calloc_r>
 80069d6:	69e3      	ldr	r3, [r4, #28]
 80069d8:	60f0      	str	r0, [r6, #12]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e4      	bne.n	80069aa <_Balloc+0x2e>
 80069e0:	2000      	movs	r0, #0
 80069e2:	bd70      	pop	{r4, r5, r6, pc}
 80069e4:	6802      	ldr	r2, [r0, #0]
 80069e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80069ea:	2300      	movs	r3, #0
 80069ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80069f0:	e7f7      	b.n	80069e2 <_Balloc+0x66>
 80069f2:	bf00      	nop
 80069f4:	080078bd 	.word	0x080078bd
 80069f8:	0800793d 	.word	0x0800793d

080069fc <_Bfree>:
 80069fc:	b570      	push	{r4, r5, r6, lr}
 80069fe:	69c6      	ldr	r6, [r0, #28]
 8006a00:	4605      	mov	r5, r0
 8006a02:	460c      	mov	r4, r1
 8006a04:	b976      	cbnz	r6, 8006a24 <_Bfree+0x28>
 8006a06:	2010      	movs	r0, #16
 8006a08:	f7ff ff04 	bl	8006814 <malloc>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	61e8      	str	r0, [r5, #28]
 8006a10:	b920      	cbnz	r0, 8006a1c <_Bfree+0x20>
 8006a12:	4b09      	ldr	r3, [pc, #36]	; (8006a38 <_Bfree+0x3c>)
 8006a14:	4809      	ldr	r0, [pc, #36]	; (8006a3c <_Bfree+0x40>)
 8006a16:	218f      	movs	r1, #143	; 0x8f
 8006a18:	f000 fbf8 	bl	800720c <__assert_func>
 8006a1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a20:	6006      	str	r6, [r0, #0]
 8006a22:	60c6      	str	r6, [r0, #12]
 8006a24:	b13c      	cbz	r4, 8006a36 <_Bfree+0x3a>
 8006a26:	69eb      	ldr	r3, [r5, #28]
 8006a28:	6862      	ldr	r2, [r4, #4]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a30:	6021      	str	r1, [r4, #0]
 8006a32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a36:	bd70      	pop	{r4, r5, r6, pc}
 8006a38:	080078bd 	.word	0x080078bd
 8006a3c:	0800793d 	.word	0x0800793d

08006a40 <__multadd>:
 8006a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a44:	690d      	ldr	r5, [r1, #16]
 8006a46:	4607      	mov	r7, r0
 8006a48:	460c      	mov	r4, r1
 8006a4a:	461e      	mov	r6, r3
 8006a4c:	f101 0c14 	add.w	ip, r1, #20
 8006a50:	2000      	movs	r0, #0
 8006a52:	f8dc 3000 	ldr.w	r3, [ip]
 8006a56:	b299      	uxth	r1, r3
 8006a58:	fb02 6101 	mla	r1, r2, r1, r6
 8006a5c:	0c1e      	lsrs	r6, r3, #16
 8006a5e:	0c0b      	lsrs	r3, r1, #16
 8006a60:	fb02 3306 	mla	r3, r2, r6, r3
 8006a64:	b289      	uxth	r1, r1
 8006a66:	3001      	adds	r0, #1
 8006a68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a6c:	4285      	cmp	r5, r0
 8006a6e:	f84c 1b04 	str.w	r1, [ip], #4
 8006a72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a76:	dcec      	bgt.n	8006a52 <__multadd+0x12>
 8006a78:	b30e      	cbz	r6, 8006abe <__multadd+0x7e>
 8006a7a:	68a3      	ldr	r3, [r4, #8]
 8006a7c:	42ab      	cmp	r3, r5
 8006a7e:	dc19      	bgt.n	8006ab4 <__multadd+0x74>
 8006a80:	6861      	ldr	r1, [r4, #4]
 8006a82:	4638      	mov	r0, r7
 8006a84:	3101      	adds	r1, #1
 8006a86:	f7ff ff79 	bl	800697c <_Balloc>
 8006a8a:	4680      	mov	r8, r0
 8006a8c:	b928      	cbnz	r0, 8006a9a <__multadd+0x5a>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	4b0c      	ldr	r3, [pc, #48]	; (8006ac4 <__multadd+0x84>)
 8006a92:	480d      	ldr	r0, [pc, #52]	; (8006ac8 <__multadd+0x88>)
 8006a94:	21ba      	movs	r1, #186	; 0xba
 8006a96:	f000 fbb9 	bl	800720c <__assert_func>
 8006a9a:	6922      	ldr	r2, [r4, #16]
 8006a9c:	3202      	adds	r2, #2
 8006a9e:	f104 010c 	add.w	r1, r4, #12
 8006aa2:	0092      	lsls	r2, r2, #2
 8006aa4:	300c      	adds	r0, #12
 8006aa6:	f000 fba3 	bl	80071f0 <memcpy>
 8006aaa:	4621      	mov	r1, r4
 8006aac:	4638      	mov	r0, r7
 8006aae:	f7ff ffa5 	bl	80069fc <_Bfree>
 8006ab2:	4644      	mov	r4, r8
 8006ab4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ab8:	3501      	adds	r5, #1
 8006aba:	615e      	str	r6, [r3, #20]
 8006abc:	6125      	str	r5, [r4, #16]
 8006abe:	4620      	mov	r0, r4
 8006ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac4:	0800792c 	.word	0x0800792c
 8006ac8:	0800793d 	.word	0x0800793d

08006acc <__hi0bits>:
 8006acc:	0c03      	lsrs	r3, r0, #16
 8006ace:	041b      	lsls	r3, r3, #16
 8006ad0:	b9d3      	cbnz	r3, 8006b08 <__hi0bits+0x3c>
 8006ad2:	0400      	lsls	r0, r0, #16
 8006ad4:	2310      	movs	r3, #16
 8006ad6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006ada:	bf04      	itt	eq
 8006adc:	0200      	lsleq	r0, r0, #8
 8006ade:	3308      	addeq	r3, #8
 8006ae0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ae4:	bf04      	itt	eq
 8006ae6:	0100      	lsleq	r0, r0, #4
 8006ae8:	3304      	addeq	r3, #4
 8006aea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006aee:	bf04      	itt	eq
 8006af0:	0080      	lsleq	r0, r0, #2
 8006af2:	3302      	addeq	r3, #2
 8006af4:	2800      	cmp	r0, #0
 8006af6:	db05      	blt.n	8006b04 <__hi0bits+0x38>
 8006af8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006afc:	f103 0301 	add.w	r3, r3, #1
 8006b00:	bf08      	it	eq
 8006b02:	2320      	moveq	r3, #32
 8006b04:	4618      	mov	r0, r3
 8006b06:	4770      	bx	lr
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e7e4      	b.n	8006ad6 <__hi0bits+0xa>

08006b0c <__lo0bits>:
 8006b0c:	6803      	ldr	r3, [r0, #0]
 8006b0e:	f013 0207 	ands.w	r2, r3, #7
 8006b12:	d00c      	beq.n	8006b2e <__lo0bits+0x22>
 8006b14:	07d9      	lsls	r1, r3, #31
 8006b16:	d422      	bmi.n	8006b5e <__lo0bits+0x52>
 8006b18:	079a      	lsls	r2, r3, #30
 8006b1a:	bf49      	itett	mi
 8006b1c:	085b      	lsrmi	r3, r3, #1
 8006b1e:	089b      	lsrpl	r3, r3, #2
 8006b20:	6003      	strmi	r3, [r0, #0]
 8006b22:	2201      	movmi	r2, #1
 8006b24:	bf5c      	itt	pl
 8006b26:	6003      	strpl	r3, [r0, #0]
 8006b28:	2202      	movpl	r2, #2
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	4770      	bx	lr
 8006b2e:	b299      	uxth	r1, r3
 8006b30:	b909      	cbnz	r1, 8006b36 <__lo0bits+0x2a>
 8006b32:	0c1b      	lsrs	r3, r3, #16
 8006b34:	2210      	movs	r2, #16
 8006b36:	b2d9      	uxtb	r1, r3
 8006b38:	b909      	cbnz	r1, 8006b3e <__lo0bits+0x32>
 8006b3a:	3208      	adds	r2, #8
 8006b3c:	0a1b      	lsrs	r3, r3, #8
 8006b3e:	0719      	lsls	r1, r3, #28
 8006b40:	bf04      	itt	eq
 8006b42:	091b      	lsreq	r3, r3, #4
 8006b44:	3204      	addeq	r2, #4
 8006b46:	0799      	lsls	r1, r3, #30
 8006b48:	bf04      	itt	eq
 8006b4a:	089b      	lsreq	r3, r3, #2
 8006b4c:	3202      	addeq	r2, #2
 8006b4e:	07d9      	lsls	r1, r3, #31
 8006b50:	d403      	bmi.n	8006b5a <__lo0bits+0x4e>
 8006b52:	085b      	lsrs	r3, r3, #1
 8006b54:	f102 0201 	add.w	r2, r2, #1
 8006b58:	d003      	beq.n	8006b62 <__lo0bits+0x56>
 8006b5a:	6003      	str	r3, [r0, #0]
 8006b5c:	e7e5      	b.n	8006b2a <__lo0bits+0x1e>
 8006b5e:	2200      	movs	r2, #0
 8006b60:	e7e3      	b.n	8006b2a <__lo0bits+0x1e>
 8006b62:	2220      	movs	r2, #32
 8006b64:	e7e1      	b.n	8006b2a <__lo0bits+0x1e>
	...

08006b68 <__i2b>:
 8006b68:	b510      	push	{r4, lr}
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	f7ff ff05 	bl	800697c <_Balloc>
 8006b72:	4602      	mov	r2, r0
 8006b74:	b928      	cbnz	r0, 8006b82 <__i2b+0x1a>
 8006b76:	4b05      	ldr	r3, [pc, #20]	; (8006b8c <__i2b+0x24>)
 8006b78:	4805      	ldr	r0, [pc, #20]	; (8006b90 <__i2b+0x28>)
 8006b7a:	f240 1145 	movw	r1, #325	; 0x145
 8006b7e:	f000 fb45 	bl	800720c <__assert_func>
 8006b82:	2301      	movs	r3, #1
 8006b84:	6144      	str	r4, [r0, #20]
 8006b86:	6103      	str	r3, [r0, #16]
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	bf00      	nop
 8006b8c:	0800792c 	.word	0x0800792c
 8006b90:	0800793d 	.word	0x0800793d

08006b94 <__multiply>:
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	4691      	mov	r9, r2
 8006b9a:	690a      	ldr	r2, [r1, #16]
 8006b9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	bfb8      	it	lt
 8006ba4:	460b      	movlt	r3, r1
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	bfbc      	itt	lt
 8006baa:	464c      	movlt	r4, r9
 8006bac:	4699      	movlt	r9, r3
 8006bae:	6927      	ldr	r7, [r4, #16]
 8006bb0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006bb4:	68a3      	ldr	r3, [r4, #8]
 8006bb6:	6861      	ldr	r1, [r4, #4]
 8006bb8:	eb07 060a 	add.w	r6, r7, sl
 8006bbc:	42b3      	cmp	r3, r6
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	bfb8      	it	lt
 8006bc2:	3101      	addlt	r1, #1
 8006bc4:	f7ff feda 	bl	800697c <_Balloc>
 8006bc8:	b930      	cbnz	r0, 8006bd8 <__multiply+0x44>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	4b44      	ldr	r3, [pc, #272]	; (8006ce0 <__multiply+0x14c>)
 8006bce:	4845      	ldr	r0, [pc, #276]	; (8006ce4 <__multiply+0x150>)
 8006bd0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006bd4:	f000 fb1a 	bl	800720c <__assert_func>
 8006bd8:	f100 0514 	add.w	r5, r0, #20
 8006bdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006be0:	462b      	mov	r3, r5
 8006be2:	2200      	movs	r2, #0
 8006be4:	4543      	cmp	r3, r8
 8006be6:	d321      	bcc.n	8006c2c <__multiply+0x98>
 8006be8:	f104 0314 	add.w	r3, r4, #20
 8006bec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006bf0:	f109 0314 	add.w	r3, r9, #20
 8006bf4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006bf8:	9202      	str	r2, [sp, #8]
 8006bfa:	1b3a      	subs	r2, r7, r4
 8006bfc:	3a15      	subs	r2, #21
 8006bfe:	f022 0203 	bic.w	r2, r2, #3
 8006c02:	3204      	adds	r2, #4
 8006c04:	f104 0115 	add.w	r1, r4, #21
 8006c08:	428f      	cmp	r7, r1
 8006c0a:	bf38      	it	cc
 8006c0c:	2204      	movcc	r2, #4
 8006c0e:	9201      	str	r2, [sp, #4]
 8006c10:	9a02      	ldr	r2, [sp, #8]
 8006c12:	9303      	str	r3, [sp, #12]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d80c      	bhi.n	8006c32 <__multiply+0x9e>
 8006c18:	2e00      	cmp	r6, #0
 8006c1a:	dd03      	ble.n	8006c24 <__multiply+0x90>
 8006c1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d05b      	beq.n	8006cdc <__multiply+0x148>
 8006c24:	6106      	str	r6, [r0, #16]
 8006c26:	b005      	add	sp, #20
 8006c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2c:	f843 2b04 	str.w	r2, [r3], #4
 8006c30:	e7d8      	b.n	8006be4 <__multiply+0x50>
 8006c32:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c36:	f1ba 0f00 	cmp.w	sl, #0
 8006c3a:	d024      	beq.n	8006c86 <__multiply+0xf2>
 8006c3c:	f104 0e14 	add.w	lr, r4, #20
 8006c40:	46a9      	mov	r9, r5
 8006c42:	f04f 0c00 	mov.w	ip, #0
 8006c46:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006c4a:	f8d9 1000 	ldr.w	r1, [r9]
 8006c4e:	fa1f fb82 	uxth.w	fp, r2
 8006c52:	b289      	uxth	r1, r1
 8006c54:	fb0a 110b 	mla	r1, sl, fp, r1
 8006c58:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006c5c:	f8d9 2000 	ldr.w	r2, [r9]
 8006c60:	4461      	add	r1, ip
 8006c62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c66:	fb0a c20b 	mla	r2, sl, fp, ip
 8006c6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c6e:	b289      	uxth	r1, r1
 8006c70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c74:	4577      	cmp	r7, lr
 8006c76:	f849 1b04 	str.w	r1, [r9], #4
 8006c7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c7e:	d8e2      	bhi.n	8006c46 <__multiply+0xb2>
 8006c80:	9a01      	ldr	r2, [sp, #4]
 8006c82:	f845 c002 	str.w	ip, [r5, r2]
 8006c86:	9a03      	ldr	r2, [sp, #12]
 8006c88:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	f1b9 0f00 	cmp.w	r9, #0
 8006c92:	d021      	beq.n	8006cd8 <__multiply+0x144>
 8006c94:	6829      	ldr	r1, [r5, #0]
 8006c96:	f104 0c14 	add.w	ip, r4, #20
 8006c9a:	46ae      	mov	lr, r5
 8006c9c:	f04f 0a00 	mov.w	sl, #0
 8006ca0:	f8bc b000 	ldrh.w	fp, [ip]
 8006ca4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006ca8:	fb09 220b 	mla	r2, r9, fp, r2
 8006cac:	4452      	add	r2, sl
 8006cae:	b289      	uxth	r1, r1
 8006cb0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006cb4:	f84e 1b04 	str.w	r1, [lr], #4
 8006cb8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006cbc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006cc0:	f8be 1000 	ldrh.w	r1, [lr]
 8006cc4:	fb09 110a 	mla	r1, r9, sl, r1
 8006cc8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006ccc:	4567      	cmp	r7, ip
 8006cce:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006cd2:	d8e5      	bhi.n	8006ca0 <__multiply+0x10c>
 8006cd4:	9a01      	ldr	r2, [sp, #4]
 8006cd6:	50a9      	str	r1, [r5, r2]
 8006cd8:	3504      	adds	r5, #4
 8006cda:	e799      	b.n	8006c10 <__multiply+0x7c>
 8006cdc:	3e01      	subs	r6, #1
 8006cde:	e79b      	b.n	8006c18 <__multiply+0x84>
 8006ce0:	0800792c 	.word	0x0800792c
 8006ce4:	0800793d 	.word	0x0800793d

08006ce8 <__pow5mult>:
 8006ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cec:	4615      	mov	r5, r2
 8006cee:	f012 0203 	ands.w	r2, r2, #3
 8006cf2:	4606      	mov	r6, r0
 8006cf4:	460f      	mov	r7, r1
 8006cf6:	d007      	beq.n	8006d08 <__pow5mult+0x20>
 8006cf8:	4c25      	ldr	r4, [pc, #148]	; (8006d90 <__pow5mult+0xa8>)
 8006cfa:	3a01      	subs	r2, #1
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d02:	f7ff fe9d 	bl	8006a40 <__multadd>
 8006d06:	4607      	mov	r7, r0
 8006d08:	10ad      	asrs	r5, r5, #2
 8006d0a:	d03d      	beq.n	8006d88 <__pow5mult+0xa0>
 8006d0c:	69f4      	ldr	r4, [r6, #28]
 8006d0e:	b97c      	cbnz	r4, 8006d30 <__pow5mult+0x48>
 8006d10:	2010      	movs	r0, #16
 8006d12:	f7ff fd7f 	bl	8006814 <malloc>
 8006d16:	4602      	mov	r2, r0
 8006d18:	61f0      	str	r0, [r6, #28]
 8006d1a:	b928      	cbnz	r0, 8006d28 <__pow5mult+0x40>
 8006d1c:	4b1d      	ldr	r3, [pc, #116]	; (8006d94 <__pow5mult+0xac>)
 8006d1e:	481e      	ldr	r0, [pc, #120]	; (8006d98 <__pow5mult+0xb0>)
 8006d20:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006d24:	f000 fa72 	bl	800720c <__assert_func>
 8006d28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d2c:	6004      	str	r4, [r0, #0]
 8006d2e:	60c4      	str	r4, [r0, #12]
 8006d30:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006d34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d38:	b94c      	cbnz	r4, 8006d4e <__pow5mult+0x66>
 8006d3a:	f240 2171 	movw	r1, #625	; 0x271
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7ff ff12 	bl	8006b68 <__i2b>
 8006d44:	2300      	movs	r3, #0
 8006d46:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	6003      	str	r3, [r0, #0]
 8006d4e:	f04f 0900 	mov.w	r9, #0
 8006d52:	07eb      	lsls	r3, r5, #31
 8006d54:	d50a      	bpl.n	8006d6c <__pow5mult+0x84>
 8006d56:	4639      	mov	r1, r7
 8006d58:	4622      	mov	r2, r4
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ff1a 	bl	8006b94 <__multiply>
 8006d60:	4639      	mov	r1, r7
 8006d62:	4680      	mov	r8, r0
 8006d64:	4630      	mov	r0, r6
 8006d66:	f7ff fe49 	bl	80069fc <_Bfree>
 8006d6a:	4647      	mov	r7, r8
 8006d6c:	106d      	asrs	r5, r5, #1
 8006d6e:	d00b      	beq.n	8006d88 <__pow5mult+0xa0>
 8006d70:	6820      	ldr	r0, [r4, #0]
 8006d72:	b938      	cbnz	r0, 8006d84 <__pow5mult+0x9c>
 8006d74:	4622      	mov	r2, r4
 8006d76:	4621      	mov	r1, r4
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f7ff ff0b 	bl	8006b94 <__multiply>
 8006d7e:	6020      	str	r0, [r4, #0]
 8006d80:	f8c0 9000 	str.w	r9, [r0]
 8006d84:	4604      	mov	r4, r0
 8006d86:	e7e4      	b.n	8006d52 <__pow5mult+0x6a>
 8006d88:	4638      	mov	r0, r7
 8006d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d8e:	bf00      	nop
 8006d90:	08007a88 	.word	0x08007a88
 8006d94:	080078bd 	.word	0x080078bd
 8006d98:	0800793d 	.word	0x0800793d

08006d9c <__lshift>:
 8006d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006da0:	460c      	mov	r4, r1
 8006da2:	6849      	ldr	r1, [r1, #4]
 8006da4:	6923      	ldr	r3, [r4, #16]
 8006da6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006daa:	68a3      	ldr	r3, [r4, #8]
 8006dac:	4607      	mov	r7, r0
 8006dae:	4691      	mov	r9, r2
 8006db0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006db4:	f108 0601 	add.w	r6, r8, #1
 8006db8:	42b3      	cmp	r3, r6
 8006dba:	db0b      	blt.n	8006dd4 <__lshift+0x38>
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	f7ff fddd 	bl	800697c <_Balloc>
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	b948      	cbnz	r0, 8006dda <__lshift+0x3e>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4b28      	ldr	r3, [pc, #160]	; (8006e6c <__lshift+0xd0>)
 8006dca:	4829      	ldr	r0, [pc, #164]	; (8006e70 <__lshift+0xd4>)
 8006dcc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006dd0:	f000 fa1c 	bl	800720c <__assert_func>
 8006dd4:	3101      	adds	r1, #1
 8006dd6:	005b      	lsls	r3, r3, #1
 8006dd8:	e7ee      	b.n	8006db8 <__lshift+0x1c>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	f100 0114 	add.w	r1, r0, #20
 8006de0:	f100 0210 	add.w	r2, r0, #16
 8006de4:	4618      	mov	r0, r3
 8006de6:	4553      	cmp	r3, sl
 8006de8:	db33      	blt.n	8006e52 <__lshift+0xb6>
 8006dea:	6920      	ldr	r0, [r4, #16]
 8006dec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006df0:	f104 0314 	add.w	r3, r4, #20
 8006df4:	f019 091f 	ands.w	r9, r9, #31
 8006df8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006dfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e00:	d02b      	beq.n	8006e5a <__lshift+0xbe>
 8006e02:	f1c9 0e20 	rsb	lr, r9, #32
 8006e06:	468a      	mov	sl, r1
 8006e08:	2200      	movs	r2, #0
 8006e0a:	6818      	ldr	r0, [r3, #0]
 8006e0c:	fa00 f009 	lsl.w	r0, r0, r9
 8006e10:	4310      	orrs	r0, r2
 8006e12:	f84a 0b04 	str.w	r0, [sl], #4
 8006e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e1a:	459c      	cmp	ip, r3
 8006e1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e20:	d8f3      	bhi.n	8006e0a <__lshift+0x6e>
 8006e22:	ebac 0304 	sub.w	r3, ip, r4
 8006e26:	3b15      	subs	r3, #21
 8006e28:	f023 0303 	bic.w	r3, r3, #3
 8006e2c:	3304      	adds	r3, #4
 8006e2e:	f104 0015 	add.w	r0, r4, #21
 8006e32:	4584      	cmp	ip, r0
 8006e34:	bf38      	it	cc
 8006e36:	2304      	movcc	r3, #4
 8006e38:	50ca      	str	r2, [r1, r3]
 8006e3a:	b10a      	cbz	r2, 8006e40 <__lshift+0xa4>
 8006e3c:	f108 0602 	add.w	r6, r8, #2
 8006e40:	3e01      	subs	r6, #1
 8006e42:	4638      	mov	r0, r7
 8006e44:	612e      	str	r6, [r5, #16]
 8006e46:	4621      	mov	r1, r4
 8006e48:	f7ff fdd8 	bl	80069fc <_Bfree>
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e52:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e56:	3301      	adds	r3, #1
 8006e58:	e7c5      	b.n	8006de6 <__lshift+0x4a>
 8006e5a:	3904      	subs	r1, #4
 8006e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e60:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e64:	459c      	cmp	ip, r3
 8006e66:	d8f9      	bhi.n	8006e5c <__lshift+0xc0>
 8006e68:	e7ea      	b.n	8006e40 <__lshift+0xa4>
 8006e6a:	bf00      	nop
 8006e6c:	0800792c 	.word	0x0800792c
 8006e70:	0800793d 	.word	0x0800793d

08006e74 <__mcmp>:
 8006e74:	b530      	push	{r4, r5, lr}
 8006e76:	6902      	ldr	r2, [r0, #16]
 8006e78:	690c      	ldr	r4, [r1, #16]
 8006e7a:	1b12      	subs	r2, r2, r4
 8006e7c:	d10e      	bne.n	8006e9c <__mcmp+0x28>
 8006e7e:	f100 0314 	add.w	r3, r0, #20
 8006e82:	3114      	adds	r1, #20
 8006e84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e94:	42a5      	cmp	r5, r4
 8006e96:	d003      	beq.n	8006ea0 <__mcmp+0x2c>
 8006e98:	d305      	bcc.n	8006ea6 <__mcmp+0x32>
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	4610      	mov	r0, r2
 8006e9e:	bd30      	pop	{r4, r5, pc}
 8006ea0:	4283      	cmp	r3, r0
 8006ea2:	d3f3      	bcc.n	8006e8c <__mcmp+0x18>
 8006ea4:	e7fa      	b.n	8006e9c <__mcmp+0x28>
 8006ea6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006eaa:	e7f7      	b.n	8006e9c <__mcmp+0x28>

08006eac <__mdiff>:
 8006eac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	460c      	mov	r4, r1
 8006eb2:	4606      	mov	r6, r0
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4690      	mov	r8, r2
 8006eba:	f7ff ffdb 	bl	8006e74 <__mcmp>
 8006ebe:	1e05      	subs	r5, r0, #0
 8006ec0:	d110      	bne.n	8006ee4 <__mdiff+0x38>
 8006ec2:	4629      	mov	r1, r5
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f7ff fd59 	bl	800697c <_Balloc>
 8006eca:	b930      	cbnz	r0, 8006eda <__mdiff+0x2e>
 8006ecc:	4b3a      	ldr	r3, [pc, #232]	; (8006fb8 <__mdiff+0x10c>)
 8006ece:	4602      	mov	r2, r0
 8006ed0:	f240 2137 	movw	r1, #567	; 0x237
 8006ed4:	4839      	ldr	r0, [pc, #228]	; (8006fbc <__mdiff+0x110>)
 8006ed6:	f000 f999 	bl	800720c <__assert_func>
 8006eda:	2301      	movs	r3, #1
 8006edc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ee0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee4:	bfa4      	itt	ge
 8006ee6:	4643      	movge	r3, r8
 8006ee8:	46a0      	movge	r8, r4
 8006eea:	4630      	mov	r0, r6
 8006eec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ef0:	bfa6      	itte	ge
 8006ef2:	461c      	movge	r4, r3
 8006ef4:	2500      	movge	r5, #0
 8006ef6:	2501      	movlt	r5, #1
 8006ef8:	f7ff fd40 	bl	800697c <_Balloc>
 8006efc:	b920      	cbnz	r0, 8006f08 <__mdiff+0x5c>
 8006efe:	4b2e      	ldr	r3, [pc, #184]	; (8006fb8 <__mdiff+0x10c>)
 8006f00:	4602      	mov	r2, r0
 8006f02:	f240 2145 	movw	r1, #581	; 0x245
 8006f06:	e7e5      	b.n	8006ed4 <__mdiff+0x28>
 8006f08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f0c:	6926      	ldr	r6, [r4, #16]
 8006f0e:	60c5      	str	r5, [r0, #12]
 8006f10:	f104 0914 	add.w	r9, r4, #20
 8006f14:	f108 0514 	add.w	r5, r8, #20
 8006f18:	f100 0e14 	add.w	lr, r0, #20
 8006f1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006f20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006f24:	f108 0210 	add.w	r2, r8, #16
 8006f28:	46f2      	mov	sl, lr
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006f34:	fa11 f88b 	uxtah	r8, r1, fp
 8006f38:	b299      	uxth	r1, r3
 8006f3a:	0c1b      	lsrs	r3, r3, #16
 8006f3c:	eba8 0801 	sub.w	r8, r8, r1
 8006f40:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f44:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006f48:	fa1f f888 	uxth.w	r8, r8
 8006f4c:	1419      	asrs	r1, r3, #16
 8006f4e:	454e      	cmp	r6, r9
 8006f50:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006f54:	f84a 3b04 	str.w	r3, [sl], #4
 8006f58:	d8e8      	bhi.n	8006f2c <__mdiff+0x80>
 8006f5a:	1b33      	subs	r3, r6, r4
 8006f5c:	3b15      	subs	r3, #21
 8006f5e:	f023 0303 	bic.w	r3, r3, #3
 8006f62:	3304      	adds	r3, #4
 8006f64:	3415      	adds	r4, #21
 8006f66:	42a6      	cmp	r6, r4
 8006f68:	bf38      	it	cc
 8006f6a:	2304      	movcc	r3, #4
 8006f6c:	441d      	add	r5, r3
 8006f6e:	4473      	add	r3, lr
 8006f70:	469e      	mov	lr, r3
 8006f72:	462e      	mov	r6, r5
 8006f74:	4566      	cmp	r6, ip
 8006f76:	d30e      	bcc.n	8006f96 <__mdiff+0xea>
 8006f78:	f10c 0203 	add.w	r2, ip, #3
 8006f7c:	1b52      	subs	r2, r2, r5
 8006f7e:	f022 0203 	bic.w	r2, r2, #3
 8006f82:	3d03      	subs	r5, #3
 8006f84:	45ac      	cmp	ip, r5
 8006f86:	bf38      	it	cc
 8006f88:	2200      	movcc	r2, #0
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006f90:	b17a      	cbz	r2, 8006fb2 <__mdiff+0x106>
 8006f92:	6107      	str	r7, [r0, #16]
 8006f94:	e7a4      	b.n	8006ee0 <__mdiff+0x34>
 8006f96:	f856 8b04 	ldr.w	r8, [r6], #4
 8006f9a:	fa11 f288 	uxtah	r2, r1, r8
 8006f9e:	1414      	asrs	r4, r2, #16
 8006fa0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006fa4:	b292      	uxth	r2, r2
 8006fa6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006faa:	f84e 2b04 	str.w	r2, [lr], #4
 8006fae:	1421      	asrs	r1, r4, #16
 8006fb0:	e7e0      	b.n	8006f74 <__mdiff+0xc8>
 8006fb2:	3f01      	subs	r7, #1
 8006fb4:	e7ea      	b.n	8006f8c <__mdiff+0xe0>
 8006fb6:	bf00      	nop
 8006fb8:	0800792c 	.word	0x0800792c
 8006fbc:	0800793d 	.word	0x0800793d

08006fc0 <__d2b>:
 8006fc0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fc4:	460f      	mov	r7, r1
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	ec59 8b10 	vmov	r8, r9, d0
 8006fcc:	4616      	mov	r6, r2
 8006fce:	f7ff fcd5 	bl	800697c <_Balloc>
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	b930      	cbnz	r0, 8006fe4 <__d2b+0x24>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	4b24      	ldr	r3, [pc, #144]	; (800706c <__d2b+0xac>)
 8006fda:	4825      	ldr	r0, [pc, #148]	; (8007070 <__d2b+0xb0>)
 8006fdc:	f240 310f 	movw	r1, #783	; 0x30f
 8006fe0:	f000 f914 	bl	800720c <__assert_func>
 8006fe4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006fe8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fec:	bb2d      	cbnz	r5, 800703a <__d2b+0x7a>
 8006fee:	9301      	str	r3, [sp, #4]
 8006ff0:	f1b8 0300 	subs.w	r3, r8, #0
 8006ff4:	d026      	beq.n	8007044 <__d2b+0x84>
 8006ff6:	4668      	mov	r0, sp
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	f7ff fd87 	bl	8006b0c <__lo0bits>
 8006ffe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007002:	b1e8      	cbz	r0, 8007040 <__d2b+0x80>
 8007004:	f1c0 0320 	rsb	r3, r0, #32
 8007008:	fa02 f303 	lsl.w	r3, r2, r3
 800700c:	430b      	orrs	r3, r1
 800700e:	40c2      	lsrs	r2, r0
 8007010:	6163      	str	r3, [r4, #20]
 8007012:	9201      	str	r2, [sp, #4]
 8007014:	9b01      	ldr	r3, [sp, #4]
 8007016:	61a3      	str	r3, [r4, #24]
 8007018:	2b00      	cmp	r3, #0
 800701a:	bf14      	ite	ne
 800701c:	2202      	movne	r2, #2
 800701e:	2201      	moveq	r2, #1
 8007020:	6122      	str	r2, [r4, #16]
 8007022:	b1bd      	cbz	r5, 8007054 <__d2b+0x94>
 8007024:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007028:	4405      	add	r5, r0
 800702a:	603d      	str	r5, [r7, #0]
 800702c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007030:	6030      	str	r0, [r6, #0]
 8007032:	4620      	mov	r0, r4
 8007034:	b003      	add	sp, #12
 8007036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800703a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800703e:	e7d6      	b.n	8006fee <__d2b+0x2e>
 8007040:	6161      	str	r1, [r4, #20]
 8007042:	e7e7      	b.n	8007014 <__d2b+0x54>
 8007044:	a801      	add	r0, sp, #4
 8007046:	f7ff fd61 	bl	8006b0c <__lo0bits>
 800704a:	9b01      	ldr	r3, [sp, #4]
 800704c:	6163      	str	r3, [r4, #20]
 800704e:	3020      	adds	r0, #32
 8007050:	2201      	movs	r2, #1
 8007052:	e7e5      	b.n	8007020 <__d2b+0x60>
 8007054:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007058:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800705c:	6038      	str	r0, [r7, #0]
 800705e:	6918      	ldr	r0, [r3, #16]
 8007060:	f7ff fd34 	bl	8006acc <__hi0bits>
 8007064:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007068:	e7e2      	b.n	8007030 <__d2b+0x70>
 800706a:	bf00      	nop
 800706c:	0800792c 	.word	0x0800792c
 8007070:	0800793d 	.word	0x0800793d

08007074 <__sflush_r>:
 8007074:	898a      	ldrh	r2, [r1, #12]
 8007076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800707a:	4605      	mov	r5, r0
 800707c:	0710      	lsls	r0, r2, #28
 800707e:	460c      	mov	r4, r1
 8007080:	d458      	bmi.n	8007134 <__sflush_r+0xc0>
 8007082:	684b      	ldr	r3, [r1, #4]
 8007084:	2b00      	cmp	r3, #0
 8007086:	dc05      	bgt.n	8007094 <__sflush_r+0x20>
 8007088:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800708a:	2b00      	cmp	r3, #0
 800708c:	dc02      	bgt.n	8007094 <__sflush_r+0x20>
 800708e:	2000      	movs	r0, #0
 8007090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007096:	2e00      	cmp	r6, #0
 8007098:	d0f9      	beq.n	800708e <__sflush_r+0x1a>
 800709a:	2300      	movs	r3, #0
 800709c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80070a0:	682f      	ldr	r7, [r5, #0]
 80070a2:	6a21      	ldr	r1, [r4, #32]
 80070a4:	602b      	str	r3, [r5, #0]
 80070a6:	d032      	beq.n	800710e <__sflush_r+0x9a>
 80070a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80070aa:	89a3      	ldrh	r3, [r4, #12]
 80070ac:	075a      	lsls	r2, r3, #29
 80070ae:	d505      	bpl.n	80070bc <__sflush_r+0x48>
 80070b0:	6863      	ldr	r3, [r4, #4]
 80070b2:	1ac0      	subs	r0, r0, r3
 80070b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070b6:	b10b      	cbz	r3, 80070bc <__sflush_r+0x48>
 80070b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070ba:	1ac0      	subs	r0, r0, r3
 80070bc:	2300      	movs	r3, #0
 80070be:	4602      	mov	r2, r0
 80070c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80070c2:	6a21      	ldr	r1, [r4, #32]
 80070c4:	4628      	mov	r0, r5
 80070c6:	47b0      	blx	r6
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	89a3      	ldrh	r3, [r4, #12]
 80070cc:	d106      	bne.n	80070dc <__sflush_r+0x68>
 80070ce:	6829      	ldr	r1, [r5, #0]
 80070d0:	291d      	cmp	r1, #29
 80070d2:	d82b      	bhi.n	800712c <__sflush_r+0xb8>
 80070d4:	4a29      	ldr	r2, [pc, #164]	; (800717c <__sflush_r+0x108>)
 80070d6:	410a      	asrs	r2, r1
 80070d8:	07d6      	lsls	r6, r2, #31
 80070da:	d427      	bmi.n	800712c <__sflush_r+0xb8>
 80070dc:	2200      	movs	r2, #0
 80070de:	6062      	str	r2, [r4, #4]
 80070e0:	04d9      	lsls	r1, r3, #19
 80070e2:	6922      	ldr	r2, [r4, #16]
 80070e4:	6022      	str	r2, [r4, #0]
 80070e6:	d504      	bpl.n	80070f2 <__sflush_r+0x7e>
 80070e8:	1c42      	adds	r2, r0, #1
 80070ea:	d101      	bne.n	80070f0 <__sflush_r+0x7c>
 80070ec:	682b      	ldr	r3, [r5, #0]
 80070ee:	b903      	cbnz	r3, 80070f2 <__sflush_r+0x7e>
 80070f0:	6560      	str	r0, [r4, #84]	; 0x54
 80070f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070f4:	602f      	str	r7, [r5, #0]
 80070f6:	2900      	cmp	r1, #0
 80070f8:	d0c9      	beq.n	800708e <__sflush_r+0x1a>
 80070fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070fe:	4299      	cmp	r1, r3
 8007100:	d002      	beq.n	8007108 <__sflush_r+0x94>
 8007102:	4628      	mov	r0, r5
 8007104:	f7ff fb3a 	bl	800677c <_free_r>
 8007108:	2000      	movs	r0, #0
 800710a:	6360      	str	r0, [r4, #52]	; 0x34
 800710c:	e7c0      	b.n	8007090 <__sflush_r+0x1c>
 800710e:	2301      	movs	r3, #1
 8007110:	4628      	mov	r0, r5
 8007112:	47b0      	blx	r6
 8007114:	1c41      	adds	r1, r0, #1
 8007116:	d1c8      	bne.n	80070aa <__sflush_r+0x36>
 8007118:	682b      	ldr	r3, [r5, #0]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d0c5      	beq.n	80070aa <__sflush_r+0x36>
 800711e:	2b1d      	cmp	r3, #29
 8007120:	d001      	beq.n	8007126 <__sflush_r+0xb2>
 8007122:	2b16      	cmp	r3, #22
 8007124:	d101      	bne.n	800712a <__sflush_r+0xb6>
 8007126:	602f      	str	r7, [r5, #0]
 8007128:	e7b1      	b.n	800708e <__sflush_r+0x1a>
 800712a:	89a3      	ldrh	r3, [r4, #12]
 800712c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007130:	81a3      	strh	r3, [r4, #12]
 8007132:	e7ad      	b.n	8007090 <__sflush_r+0x1c>
 8007134:	690f      	ldr	r7, [r1, #16]
 8007136:	2f00      	cmp	r7, #0
 8007138:	d0a9      	beq.n	800708e <__sflush_r+0x1a>
 800713a:	0793      	lsls	r3, r2, #30
 800713c:	680e      	ldr	r6, [r1, #0]
 800713e:	bf08      	it	eq
 8007140:	694b      	ldreq	r3, [r1, #20]
 8007142:	600f      	str	r7, [r1, #0]
 8007144:	bf18      	it	ne
 8007146:	2300      	movne	r3, #0
 8007148:	eba6 0807 	sub.w	r8, r6, r7
 800714c:	608b      	str	r3, [r1, #8]
 800714e:	f1b8 0f00 	cmp.w	r8, #0
 8007152:	dd9c      	ble.n	800708e <__sflush_r+0x1a>
 8007154:	6a21      	ldr	r1, [r4, #32]
 8007156:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007158:	4643      	mov	r3, r8
 800715a:	463a      	mov	r2, r7
 800715c:	4628      	mov	r0, r5
 800715e:	47b0      	blx	r6
 8007160:	2800      	cmp	r0, #0
 8007162:	dc06      	bgt.n	8007172 <__sflush_r+0xfe>
 8007164:	89a3      	ldrh	r3, [r4, #12]
 8007166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800716a:	81a3      	strh	r3, [r4, #12]
 800716c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007170:	e78e      	b.n	8007090 <__sflush_r+0x1c>
 8007172:	4407      	add	r7, r0
 8007174:	eba8 0800 	sub.w	r8, r8, r0
 8007178:	e7e9      	b.n	800714e <__sflush_r+0xda>
 800717a:	bf00      	nop
 800717c:	dfbffffe 	.word	0xdfbffffe

08007180 <_fflush_r>:
 8007180:	b538      	push	{r3, r4, r5, lr}
 8007182:	690b      	ldr	r3, [r1, #16]
 8007184:	4605      	mov	r5, r0
 8007186:	460c      	mov	r4, r1
 8007188:	b913      	cbnz	r3, 8007190 <_fflush_r+0x10>
 800718a:	2500      	movs	r5, #0
 800718c:	4628      	mov	r0, r5
 800718e:	bd38      	pop	{r3, r4, r5, pc}
 8007190:	b118      	cbz	r0, 800719a <_fflush_r+0x1a>
 8007192:	6a03      	ldr	r3, [r0, #32]
 8007194:	b90b      	cbnz	r3, 800719a <_fflush_r+0x1a>
 8007196:	f7fe fb7d 	bl	8005894 <__sinit>
 800719a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d0f3      	beq.n	800718a <_fflush_r+0xa>
 80071a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80071a4:	07d0      	lsls	r0, r2, #31
 80071a6:	d404      	bmi.n	80071b2 <_fflush_r+0x32>
 80071a8:	0599      	lsls	r1, r3, #22
 80071aa:	d402      	bmi.n	80071b2 <_fflush_r+0x32>
 80071ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071ae:	f7fe fc68 	bl	8005a82 <__retarget_lock_acquire_recursive>
 80071b2:	4628      	mov	r0, r5
 80071b4:	4621      	mov	r1, r4
 80071b6:	f7ff ff5d 	bl	8007074 <__sflush_r>
 80071ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071bc:	07da      	lsls	r2, r3, #31
 80071be:	4605      	mov	r5, r0
 80071c0:	d4e4      	bmi.n	800718c <_fflush_r+0xc>
 80071c2:	89a3      	ldrh	r3, [r4, #12]
 80071c4:	059b      	lsls	r3, r3, #22
 80071c6:	d4e1      	bmi.n	800718c <_fflush_r+0xc>
 80071c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071ca:	f7fe fc5b 	bl	8005a84 <__retarget_lock_release_recursive>
 80071ce:	e7dd      	b.n	800718c <_fflush_r+0xc>

080071d0 <_sbrk_r>:
 80071d0:	b538      	push	{r3, r4, r5, lr}
 80071d2:	4d06      	ldr	r5, [pc, #24]	; (80071ec <_sbrk_r+0x1c>)
 80071d4:	2300      	movs	r3, #0
 80071d6:	4604      	mov	r4, r0
 80071d8:	4608      	mov	r0, r1
 80071da:	602b      	str	r3, [r5, #0]
 80071dc:	f7fa fb04 	bl	80017e8 <_sbrk>
 80071e0:	1c43      	adds	r3, r0, #1
 80071e2:	d102      	bne.n	80071ea <_sbrk_r+0x1a>
 80071e4:	682b      	ldr	r3, [r5, #0]
 80071e6:	b103      	cbz	r3, 80071ea <_sbrk_r+0x1a>
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	bd38      	pop	{r3, r4, r5, pc}
 80071ec:	20000b50 	.word	0x20000b50

080071f0 <memcpy>:
 80071f0:	440a      	add	r2, r1
 80071f2:	4291      	cmp	r1, r2
 80071f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80071f8:	d100      	bne.n	80071fc <memcpy+0xc>
 80071fa:	4770      	bx	lr
 80071fc:	b510      	push	{r4, lr}
 80071fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007202:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007206:	4291      	cmp	r1, r2
 8007208:	d1f9      	bne.n	80071fe <memcpy+0xe>
 800720a:	bd10      	pop	{r4, pc}

0800720c <__assert_func>:
 800720c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800720e:	4614      	mov	r4, r2
 8007210:	461a      	mov	r2, r3
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <__assert_func+0x2c>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4605      	mov	r5, r0
 8007218:	68d8      	ldr	r0, [r3, #12]
 800721a:	b14c      	cbz	r4, 8007230 <__assert_func+0x24>
 800721c:	4b07      	ldr	r3, [pc, #28]	; (800723c <__assert_func+0x30>)
 800721e:	9100      	str	r1, [sp, #0]
 8007220:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007224:	4906      	ldr	r1, [pc, #24]	; (8007240 <__assert_func+0x34>)
 8007226:	462b      	mov	r3, r5
 8007228:	f000 f844 	bl	80072b4 <fiprintf>
 800722c:	f000 f854 	bl	80072d8 <abort>
 8007230:	4b04      	ldr	r3, [pc, #16]	; (8007244 <__assert_func+0x38>)
 8007232:	461c      	mov	r4, r3
 8007234:	e7f3      	b.n	800721e <__assert_func+0x12>
 8007236:	bf00      	nop
 8007238:	20000064 	.word	0x20000064
 800723c:	08007a9e 	.word	0x08007a9e
 8007240:	08007aab 	.word	0x08007aab
 8007244:	08007ad9 	.word	0x08007ad9

08007248 <_calloc_r>:
 8007248:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800724a:	fba1 2402 	umull	r2, r4, r1, r2
 800724e:	b94c      	cbnz	r4, 8007264 <_calloc_r+0x1c>
 8007250:	4611      	mov	r1, r2
 8007252:	9201      	str	r2, [sp, #4]
 8007254:	f7ff fb06 	bl	8006864 <_malloc_r>
 8007258:	9a01      	ldr	r2, [sp, #4]
 800725a:	4605      	mov	r5, r0
 800725c:	b930      	cbnz	r0, 800726c <_calloc_r+0x24>
 800725e:	4628      	mov	r0, r5
 8007260:	b003      	add	sp, #12
 8007262:	bd30      	pop	{r4, r5, pc}
 8007264:	220c      	movs	r2, #12
 8007266:	6002      	str	r2, [r0, #0]
 8007268:	2500      	movs	r5, #0
 800726a:	e7f8      	b.n	800725e <_calloc_r+0x16>
 800726c:	4621      	mov	r1, r4
 800726e:	f7fe fb8a 	bl	8005986 <memset>
 8007272:	e7f4      	b.n	800725e <_calloc_r+0x16>

08007274 <__ascii_mbtowc>:
 8007274:	b082      	sub	sp, #8
 8007276:	b901      	cbnz	r1, 800727a <__ascii_mbtowc+0x6>
 8007278:	a901      	add	r1, sp, #4
 800727a:	b142      	cbz	r2, 800728e <__ascii_mbtowc+0x1a>
 800727c:	b14b      	cbz	r3, 8007292 <__ascii_mbtowc+0x1e>
 800727e:	7813      	ldrb	r3, [r2, #0]
 8007280:	600b      	str	r3, [r1, #0]
 8007282:	7812      	ldrb	r2, [r2, #0]
 8007284:	1e10      	subs	r0, r2, #0
 8007286:	bf18      	it	ne
 8007288:	2001      	movne	r0, #1
 800728a:	b002      	add	sp, #8
 800728c:	4770      	bx	lr
 800728e:	4610      	mov	r0, r2
 8007290:	e7fb      	b.n	800728a <__ascii_mbtowc+0x16>
 8007292:	f06f 0001 	mvn.w	r0, #1
 8007296:	e7f8      	b.n	800728a <__ascii_mbtowc+0x16>

08007298 <__ascii_wctomb>:
 8007298:	b149      	cbz	r1, 80072ae <__ascii_wctomb+0x16>
 800729a:	2aff      	cmp	r2, #255	; 0xff
 800729c:	bf85      	ittet	hi
 800729e:	238a      	movhi	r3, #138	; 0x8a
 80072a0:	6003      	strhi	r3, [r0, #0]
 80072a2:	700a      	strbls	r2, [r1, #0]
 80072a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80072a8:	bf98      	it	ls
 80072aa:	2001      	movls	r0, #1
 80072ac:	4770      	bx	lr
 80072ae:	4608      	mov	r0, r1
 80072b0:	4770      	bx	lr
	...

080072b4 <fiprintf>:
 80072b4:	b40e      	push	{r1, r2, r3}
 80072b6:	b503      	push	{r0, r1, lr}
 80072b8:	4601      	mov	r1, r0
 80072ba:	ab03      	add	r3, sp, #12
 80072bc:	4805      	ldr	r0, [pc, #20]	; (80072d4 <fiprintf+0x20>)
 80072be:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c2:	6800      	ldr	r0, [r0, #0]
 80072c4:	9301      	str	r3, [sp, #4]
 80072c6:	f000 f837 	bl	8007338 <_vfiprintf_r>
 80072ca:	b002      	add	sp, #8
 80072cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80072d0:	b003      	add	sp, #12
 80072d2:	4770      	bx	lr
 80072d4:	20000064 	.word	0x20000064

080072d8 <abort>:
 80072d8:	b508      	push	{r3, lr}
 80072da:	2006      	movs	r0, #6
 80072dc:	f000 fa04 	bl	80076e8 <raise>
 80072e0:	2001      	movs	r0, #1
 80072e2:	f7fa fa09 	bl	80016f8 <_exit>

080072e6 <__sfputc_r>:
 80072e6:	6893      	ldr	r3, [r2, #8]
 80072e8:	3b01      	subs	r3, #1
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	b410      	push	{r4}
 80072ee:	6093      	str	r3, [r2, #8]
 80072f0:	da08      	bge.n	8007304 <__sfputc_r+0x1e>
 80072f2:	6994      	ldr	r4, [r2, #24]
 80072f4:	42a3      	cmp	r3, r4
 80072f6:	db01      	blt.n	80072fc <__sfputc_r+0x16>
 80072f8:	290a      	cmp	r1, #10
 80072fa:	d103      	bne.n	8007304 <__sfputc_r+0x1e>
 80072fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007300:	f000 b934 	b.w	800756c <__swbuf_r>
 8007304:	6813      	ldr	r3, [r2, #0]
 8007306:	1c58      	adds	r0, r3, #1
 8007308:	6010      	str	r0, [r2, #0]
 800730a:	7019      	strb	r1, [r3, #0]
 800730c:	4608      	mov	r0, r1
 800730e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007312:	4770      	bx	lr

08007314 <__sfputs_r>:
 8007314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007316:	4606      	mov	r6, r0
 8007318:	460f      	mov	r7, r1
 800731a:	4614      	mov	r4, r2
 800731c:	18d5      	adds	r5, r2, r3
 800731e:	42ac      	cmp	r4, r5
 8007320:	d101      	bne.n	8007326 <__sfputs_r+0x12>
 8007322:	2000      	movs	r0, #0
 8007324:	e007      	b.n	8007336 <__sfputs_r+0x22>
 8007326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800732a:	463a      	mov	r2, r7
 800732c:	4630      	mov	r0, r6
 800732e:	f7ff ffda 	bl	80072e6 <__sfputc_r>
 8007332:	1c43      	adds	r3, r0, #1
 8007334:	d1f3      	bne.n	800731e <__sfputs_r+0xa>
 8007336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007338 <_vfiprintf_r>:
 8007338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800733c:	460d      	mov	r5, r1
 800733e:	b09d      	sub	sp, #116	; 0x74
 8007340:	4614      	mov	r4, r2
 8007342:	4698      	mov	r8, r3
 8007344:	4606      	mov	r6, r0
 8007346:	b118      	cbz	r0, 8007350 <_vfiprintf_r+0x18>
 8007348:	6a03      	ldr	r3, [r0, #32]
 800734a:	b90b      	cbnz	r3, 8007350 <_vfiprintf_r+0x18>
 800734c:	f7fe faa2 	bl	8005894 <__sinit>
 8007350:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007352:	07d9      	lsls	r1, r3, #31
 8007354:	d405      	bmi.n	8007362 <_vfiprintf_r+0x2a>
 8007356:	89ab      	ldrh	r3, [r5, #12]
 8007358:	059a      	lsls	r2, r3, #22
 800735a:	d402      	bmi.n	8007362 <_vfiprintf_r+0x2a>
 800735c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800735e:	f7fe fb90 	bl	8005a82 <__retarget_lock_acquire_recursive>
 8007362:	89ab      	ldrh	r3, [r5, #12]
 8007364:	071b      	lsls	r3, r3, #28
 8007366:	d501      	bpl.n	800736c <_vfiprintf_r+0x34>
 8007368:	692b      	ldr	r3, [r5, #16]
 800736a:	b99b      	cbnz	r3, 8007394 <_vfiprintf_r+0x5c>
 800736c:	4629      	mov	r1, r5
 800736e:	4630      	mov	r0, r6
 8007370:	f000 f93a 	bl	80075e8 <__swsetup_r>
 8007374:	b170      	cbz	r0, 8007394 <_vfiprintf_r+0x5c>
 8007376:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007378:	07dc      	lsls	r4, r3, #31
 800737a:	d504      	bpl.n	8007386 <_vfiprintf_r+0x4e>
 800737c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007380:	b01d      	add	sp, #116	; 0x74
 8007382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007386:	89ab      	ldrh	r3, [r5, #12]
 8007388:	0598      	lsls	r0, r3, #22
 800738a:	d4f7      	bmi.n	800737c <_vfiprintf_r+0x44>
 800738c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800738e:	f7fe fb79 	bl	8005a84 <__retarget_lock_release_recursive>
 8007392:	e7f3      	b.n	800737c <_vfiprintf_r+0x44>
 8007394:	2300      	movs	r3, #0
 8007396:	9309      	str	r3, [sp, #36]	; 0x24
 8007398:	2320      	movs	r3, #32
 800739a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800739e:	f8cd 800c 	str.w	r8, [sp, #12]
 80073a2:	2330      	movs	r3, #48	; 0x30
 80073a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007558 <_vfiprintf_r+0x220>
 80073a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073ac:	f04f 0901 	mov.w	r9, #1
 80073b0:	4623      	mov	r3, r4
 80073b2:	469a      	mov	sl, r3
 80073b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b8:	b10a      	cbz	r2, 80073be <_vfiprintf_r+0x86>
 80073ba:	2a25      	cmp	r2, #37	; 0x25
 80073bc:	d1f9      	bne.n	80073b2 <_vfiprintf_r+0x7a>
 80073be:	ebba 0b04 	subs.w	fp, sl, r4
 80073c2:	d00b      	beq.n	80073dc <_vfiprintf_r+0xa4>
 80073c4:	465b      	mov	r3, fp
 80073c6:	4622      	mov	r2, r4
 80073c8:	4629      	mov	r1, r5
 80073ca:	4630      	mov	r0, r6
 80073cc:	f7ff ffa2 	bl	8007314 <__sfputs_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	f000 80a9 	beq.w	8007528 <_vfiprintf_r+0x1f0>
 80073d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073d8:	445a      	add	r2, fp
 80073da:	9209      	str	r2, [sp, #36]	; 0x24
 80073dc:	f89a 3000 	ldrb.w	r3, [sl]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f000 80a1 	beq.w	8007528 <_vfiprintf_r+0x1f0>
 80073e6:	2300      	movs	r3, #0
 80073e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073f0:	f10a 0a01 	add.w	sl, sl, #1
 80073f4:	9304      	str	r3, [sp, #16]
 80073f6:	9307      	str	r3, [sp, #28]
 80073f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073fc:	931a      	str	r3, [sp, #104]	; 0x68
 80073fe:	4654      	mov	r4, sl
 8007400:	2205      	movs	r2, #5
 8007402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007406:	4854      	ldr	r0, [pc, #336]	; (8007558 <_vfiprintf_r+0x220>)
 8007408:	f7f8 fef2 	bl	80001f0 <memchr>
 800740c:	9a04      	ldr	r2, [sp, #16]
 800740e:	b9d8      	cbnz	r0, 8007448 <_vfiprintf_r+0x110>
 8007410:	06d1      	lsls	r1, r2, #27
 8007412:	bf44      	itt	mi
 8007414:	2320      	movmi	r3, #32
 8007416:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800741a:	0713      	lsls	r3, r2, #28
 800741c:	bf44      	itt	mi
 800741e:	232b      	movmi	r3, #43	; 0x2b
 8007420:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007424:	f89a 3000 	ldrb.w	r3, [sl]
 8007428:	2b2a      	cmp	r3, #42	; 0x2a
 800742a:	d015      	beq.n	8007458 <_vfiprintf_r+0x120>
 800742c:	9a07      	ldr	r2, [sp, #28]
 800742e:	4654      	mov	r4, sl
 8007430:	2000      	movs	r0, #0
 8007432:	f04f 0c0a 	mov.w	ip, #10
 8007436:	4621      	mov	r1, r4
 8007438:	f811 3b01 	ldrb.w	r3, [r1], #1
 800743c:	3b30      	subs	r3, #48	; 0x30
 800743e:	2b09      	cmp	r3, #9
 8007440:	d94d      	bls.n	80074de <_vfiprintf_r+0x1a6>
 8007442:	b1b0      	cbz	r0, 8007472 <_vfiprintf_r+0x13a>
 8007444:	9207      	str	r2, [sp, #28]
 8007446:	e014      	b.n	8007472 <_vfiprintf_r+0x13a>
 8007448:	eba0 0308 	sub.w	r3, r0, r8
 800744c:	fa09 f303 	lsl.w	r3, r9, r3
 8007450:	4313      	orrs	r3, r2
 8007452:	9304      	str	r3, [sp, #16]
 8007454:	46a2      	mov	sl, r4
 8007456:	e7d2      	b.n	80073fe <_vfiprintf_r+0xc6>
 8007458:	9b03      	ldr	r3, [sp, #12]
 800745a:	1d19      	adds	r1, r3, #4
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	9103      	str	r1, [sp, #12]
 8007460:	2b00      	cmp	r3, #0
 8007462:	bfbb      	ittet	lt
 8007464:	425b      	neglt	r3, r3
 8007466:	f042 0202 	orrlt.w	r2, r2, #2
 800746a:	9307      	strge	r3, [sp, #28]
 800746c:	9307      	strlt	r3, [sp, #28]
 800746e:	bfb8      	it	lt
 8007470:	9204      	strlt	r2, [sp, #16]
 8007472:	7823      	ldrb	r3, [r4, #0]
 8007474:	2b2e      	cmp	r3, #46	; 0x2e
 8007476:	d10c      	bne.n	8007492 <_vfiprintf_r+0x15a>
 8007478:	7863      	ldrb	r3, [r4, #1]
 800747a:	2b2a      	cmp	r3, #42	; 0x2a
 800747c:	d134      	bne.n	80074e8 <_vfiprintf_r+0x1b0>
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	1d1a      	adds	r2, r3, #4
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	9203      	str	r2, [sp, #12]
 8007486:	2b00      	cmp	r3, #0
 8007488:	bfb8      	it	lt
 800748a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800748e:	3402      	adds	r4, #2
 8007490:	9305      	str	r3, [sp, #20]
 8007492:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007568 <_vfiprintf_r+0x230>
 8007496:	7821      	ldrb	r1, [r4, #0]
 8007498:	2203      	movs	r2, #3
 800749a:	4650      	mov	r0, sl
 800749c:	f7f8 fea8 	bl	80001f0 <memchr>
 80074a0:	b138      	cbz	r0, 80074b2 <_vfiprintf_r+0x17a>
 80074a2:	9b04      	ldr	r3, [sp, #16]
 80074a4:	eba0 000a 	sub.w	r0, r0, sl
 80074a8:	2240      	movs	r2, #64	; 0x40
 80074aa:	4082      	lsls	r2, r0
 80074ac:	4313      	orrs	r3, r2
 80074ae:	3401      	adds	r4, #1
 80074b0:	9304      	str	r3, [sp, #16]
 80074b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074b6:	4829      	ldr	r0, [pc, #164]	; (800755c <_vfiprintf_r+0x224>)
 80074b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074bc:	2206      	movs	r2, #6
 80074be:	f7f8 fe97 	bl	80001f0 <memchr>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d03f      	beq.n	8007546 <_vfiprintf_r+0x20e>
 80074c6:	4b26      	ldr	r3, [pc, #152]	; (8007560 <_vfiprintf_r+0x228>)
 80074c8:	bb1b      	cbnz	r3, 8007512 <_vfiprintf_r+0x1da>
 80074ca:	9b03      	ldr	r3, [sp, #12]
 80074cc:	3307      	adds	r3, #7
 80074ce:	f023 0307 	bic.w	r3, r3, #7
 80074d2:	3308      	adds	r3, #8
 80074d4:	9303      	str	r3, [sp, #12]
 80074d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d8:	443b      	add	r3, r7
 80074da:	9309      	str	r3, [sp, #36]	; 0x24
 80074dc:	e768      	b.n	80073b0 <_vfiprintf_r+0x78>
 80074de:	fb0c 3202 	mla	r2, ip, r2, r3
 80074e2:	460c      	mov	r4, r1
 80074e4:	2001      	movs	r0, #1
 80074e6:	e7a6      	b.n	8007436 <_vfiprintf_r+0xfe>
 80074e8:	2300      	movs	r3, #0
 80074ea:	3401      	adds	r4, #1
 80074ec:	9305      	str	r3, [sp, #20]
 80074ee:	4619      	mov	r1, r3
 80074f0:	f04f 0c0a 	mov.w	ip, #10
 80074f4:	4620      	mov	r0, r4
 80074f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074fa:	3a30      	subs	r2, #48	; 0x30
 80074fc:	2a09      	cmp	r2, #9
 80074fe:	d903      	bls.n	8007508 <_vfiprintf_r+0x1d0>
 8007500:	2b00      	cmp	r3, #0
 8007502:	d0c6      	beq.n	8007492 <_vfiprintf_r+0x15a>
 8007504:	9105      	str	r1, [sp, #20]
 8007506:	e7c4      	b.n	8007492 <_vfiprintf_r+0x15a>
 8007508:	fb0c 2101 	mla	r1, ip, r1, r2
 800750c:	4604      	mov	r4, r0
 800750e:	2301      	movs	r3, #1
 8007510:	e7f0      	b.n	80074f4 <_vfiprintf_r+0x1bc>
 8007512:	ab03      	add	r3, sp, #12
 8007514:	9300      	str	r3, [sp, #0]
 8007516:	462a      	mov	r2, r5
 8007518:	4b12      	ldr	r3, [pc, #72]	; (8007564 <_vfiprintf_r+0x22c>)
 800751a:	a904      	add	r1, sp, #16
 800751c:	4630      	mov	r0, r6
 800751e:	f7fd fd67 	bl	8004ff0 <_printf_float>
 8007522:	4607      	mov	r7, r0
 8007524:	1c78      	adds	r0, r7, #1
 8007526:	d1d6      	bne.n	80074d6 <_vfiprintf_r+0x19e>
 8007528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800752a:	07d9      	lsls	r1, r3, #31
 800752c:	d405      	bmi.n	800753a <_vfiprintf_r+0x202>
 800752e:	89ab      	ldrh	r3, [r5, #12]
 8007530:	059a      	lsls	r2, r3, #22
 8007532:	d402      	bmi.n	800753a <_vfiprintf_r+0x202>
 8007534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007536:	f7fe faa5 	bl	8005a84 <__retarget_lock_release_recursive>
 800753a:	89ab      	ldrh	r3, [r5, #12]
 800753c:	065b      	lsls	r3, r3, #25
 800753e:	f53f af1d 	bmi.w	800737c <_vfiprintf_r+0x44>
 8007542:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007544:	e71c      	b.n	8007380 <_vfiprintf_r+0x48>
 8007546:	ab03      	add	r3, sp, #12
 8007548:	9300      	str	r3, [sp, #0]
 800754a:	462a      	mov	r2, r5
 800754c:	4b05      	ldr	r3, [pc, #20]	; (8007564 <_vfiprintf_r+0x22c>)
 800754e:	a904      	add	r1, sp, #16
 8007550:	4630      	mov	r0, r6
 8007552:	f7fd fff1 	bl	8005538 <_printf_i>
 8007556:	e7e4      	b.n	8007522 <_vfiprintf_r+0x1ea>
 8007558:	08007bdb 	.word	0x08007bdb
 800755c:	08007be5 	.word	0x08007be5
 8007560:	08004ff1 	.word	0x08004ff1
 8007564:	08007315 	.word	0x08007315
 8007568:	08007be1 	.word	0x08007be1

0800756c <__swbuf_r>:
 800756c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756e:	460e      	mov	r6, r1
 8007570:	4614      	mov	r4, r2
 8007572:	4605      	mov	r5, r0
 8007574:	b118      	cbz	r0, 800757e <__swbuf_r+0x12>
 8007576:	6a03      	ldr	r3, [r0, #32]
 8007578:	b90b      	cbnz	r3, 800757e <__swbuf_r+0x12>
 800757a:	f7fe f98b 	bl	8005894 <__sinit>
 800757e:	69a3      	ldr	r3, [r4, #24]
 8007580:	60a3      	str	r3, [r4, #8]
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	071a      	lsls	r2, r3, #28
 8007586:	d525      	bpl.n	80075d4 <__swbuf_r+0x68>
 8007588:	6923      	ldr	r3, [r4, #16]
 800758a:	b31b      	cbz	r3, 80075d4 <__swbuf_r+0x68>
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	6922      	ldr	r2, [r4, #16]
 8007590:	1a98      	subs	r0, r3, r2
 8007592:	6963      	ldr	r3, [r4, #20]
 8007594:	b2f6      	uxtb	r6, r6
 8007596:	4283      	cmp	r3, r0
 8007598:	4637      	mov	r7, r6
 800759a:	dc04      	bgt.n	80075a6 <__swbuf_r+0x3a>
 800759c:	4621      	mov	r1, r4
 800759e:	4628      	mov	r0, r5
 80075a0:	f7ff fdee 	bl	8007180 <_fflush_r>
 80075a4:	b9e0      	cbnz	r0, 80075e0 <__swbuf_r+0x74>
 80075a6:	68a3      	ldr	r3, [r4, #8]
 80075a8:	3b01      	subs	r3, #1
 80075aa:	60a3      	str	r3, [r4, #8]
 80075ac:	6823      	ldr	r3, [r4, #0]
 80075ae:	1c5a      	adds	r2, r3, #1
 80075b0:	6022      	str	r2, [r4, #0]
 80075b2:	701e      	strb	r6, [r3, #0]
 80075b4:	6962      	ldr	r2, [r4, #20]
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d004      	beq.n	80075c6 <__swbuf_r+0x5a>
 80075bc:	89a3      	ldrh	r3, [r4, #12]
 80075be:	07db      	lsls	r3, r3, #31
 80075c0:	d506      	bpl.n	80075d0 <__swbuf_r+0x64>
 80075c2:	2e0a      	cmp	r6, #10
 80075c4:	d104      	bne.n	80075d0 <__swbuf_r+0x64>
 80075c6:	4621      	mov	r1, r4
 80075c8:	4628      	mov	r0, r5
 80075ca:	f7ff fdd9 	bl	8007180 <_fflush_r>
 80075ce:	b938      	cbnz	r0, 80075e0 <__swbuf_r+0x74>
 80075d0:	4638      	mov	r0, r7
 80075d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075d4:	4621      	mov	r1, r4
 80075d6:	4628      	mov	r0, r5
 80075d8:	f000 f806 	bl	80075e8 <__swsetup_r>
 80075dc:	2800      	cmp	r0, #0
 80075de:	d0d5      	beq.n	800758c <__swbuf_r+0x20>
 80075e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80075e4:	e7f4      	b.n	80075d0 <__swbuf_r+0x64>
	...

080075e8 <__swsetup_r>:
 80075e8:	b538      	push	{r3, r4, r5, lr}
 80075ea:	4b2a      	ldr	r3, [pc, #168]	; (8007694 <__swsetup_r+0xac>)
 80075ec:	4605      	mov	r5, r0
 80075ee:	6818      	ldr	r0, [r3, #0]
 80075f0:	460c      	mov	r4, r1
 80075f2:	b118      	cbz	r0, 80075fc <__swsetup_r+0x14>
 80075f4:	6a03      	ldr	r3, [r0, #32]
 80075f6:	b90b      	cbnz	r3, 80075fc <__swsetup_r+0x14>
 80075f8:	f7fe f94c 	bl	8005894 <__sinit>
 80075fc:	89a3      	ldrh	r3, [r4, #12]
 80075fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007602:	0718      	lsls	r0, r3, #28
 8007604:	d422      	bmi.n	800764c <__swsetup_r+0x64>
 8007606:	06d9      	lsls	r1, r3, #27
 8007608:	d407      	bmi.n	800761a <__swsetup_r+0x32>
 800760a:	2309      	movs	r3, #9
 800760c:	602b      	str	r3, [r5, #0]
 800760e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007612:	81a3      	strh	r3, [r4, #12]
 8007614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007618:	e034      	b.n	8007684 <__swsetup_r+0x9c>
 800761a:	0758      	lsls	r0, r3, #29
 800761c:	d512      	bpl.n	8007644 <__swsetup_r+0x5c>
 800761e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007620:	b141      	cbz	r1, 8007634 <__swsetup_r+0x4c>
 8007622:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007626:	4299      	cmp	r1, r3
 8007628:	d002      	beq.n	8007630 <__swsetup_r+0x48>
 800762a:	4628      	mov	r0, r5
 800762c:	f7ff f8a6 	bl	800677c <_free_r>
 8007630:	2300      	movs	r3, #0
 8007632:	6363      	str	r3, [r4, #52]	; 0x34
 8007634:	89a3      	ldrh	r3, [r4, #12]
 8007636:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800763a:	81a3      	strh	r3, [r4, #12]
 800763c:	2300      	movs	r3, #0
 800763e:	6063      	str	r3, [r4, #4]
 8007640:	6923      	ldr	r3, [r4, #16]
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	89a3      	ldrh	r3, [r4, #12]
 8007646:	f043 0308 	orr.w	r3, r3, #8
 800764a:	81a3      	strh	r3, [r4, #12]
 800764c:	6923      	ldr	r3, [r4, #16]
 800764e:	b94b      	cbnz	r3, 8007664 <__swsetup_r+0x7c>
 8007650:	89a3      	ldrh	r3, [r4, #12]
 8007652:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007656:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800765a:	d003      	beq.n	8007664 <__swsetup_r+0x7c>
 800765c:	4621      	mov	r1, r4
 800765e:	4628      	mov	r0, r5
 8007660:	f000 f884 	bl	800776c <__smakebuf_r>
 8007664:	89a0      	ldrh	r0, [r4, #12]
 8007666:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800766a:	f010 0301 	ands.w	r3, r0, #1
 800766e:	d00a      	beq.n	8007686 <__swsetup_r+0x9e>
 8007670:	2300      	movs	r3, #0
 8007672:	60a3      	str	r3, [r4, #8]
 8007674:	6963      	ldr	r3, [r4, #20]
 8007676:	425b      	negs	r3, r3
 8007678:	61a3      	str	r3, [r4, #24]
 800767a:	6923      	ldr	r3, [r4, #16]
 800767c:	b943      	cbnz	r3, 8007690 <__swsetup_r+0xa8>
 800767e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007682:	d1c4      	bne.n	800760e <__swsetup_r+0x26>
 8007684:	bd38      	pop	{r3, r4, r5, pc}
 8007686:	0781      	lsls	r1, r0, #30
 8007688:	bf58      	it	pl
 800768a:	6963      	ldrpl	r3, [r4, #20]
 800768c:	60a3      	str	r3, [r4, #8]
 800768e:	e7f4      	b.n	800767a <__swsetup_r+0x92>
 8007690:	2000      	movs	r0, #0
 8007692:	e7f7      	b.n	8007684 <__swsetup_r+0x9c>
 8007694:	20000064 	.word	0x20000064

08007698 <_raise_r>:
 8007698:	291f      	cmp	r1, #31
 800769a:	b538      	push	{r3, r4, r5, lr}
 800769c:	4604      	mov	r4, r0
 800769e:	460d      	mov	r5, r1
 80076a0:	d904      	bls.n	80076ac <_raise_r+0x14>
 80076a2:	2316      	movs	r3, #22
 80076a4:	6003      	str	r3, [r0, #0]
 80076a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076aa:	bd38      	pop	{r3, r4, r5, pc}
 80076ac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80076ae:	b112      	cbz	r2, 80076b6 <_raise_r+0x1e>
 80076b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80076b4:	b94b      	cbnz	r3, 80076ca <_raise_r+0x32>
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 f830 	bl	800771c <_getpid_r>
 80076bc:	462a      	mov	r2, r5
 80076be:	4601      	mov	r1, r0
 80076c0:	4620      	mov	r0, r4
 80076c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076c6:	f000 b817 	b.w	80076f8 <_kill_r>
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d00a      	beq.n	80076e4 <_raise_r+0x4c>
 80076ce:	1c59      	adds	r1, r3, #1
 80076d0:	d103      	bne.n	80076da <_raise_r+0x42>
 80076d2:	2316      	movs	r3, #22
 80076d4:	6003      	str	r3, [r0, #0]
 80076d6:	2001      	movs	r0, #1
 80076d8:	e7e7      	b.n	80076aa <_raise_r+0x12>
 80076da:	2400      	movs	r4, #0
 80076dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80076e0:	4628      	mov	r0, r5
 80076e2:	4798      	blx	r3
 80076e4:	2000      	movs	r0, #0
 80076e6:	e7e0      	b.n	80076aa <_raise_r+0x12>

080076e8 <raise>:
 80076e8:	4b02      	ldr	r3, [pc, #8]	; (80076f4 <raise+0xc>)
 80076ea:	4601      	mov	r1, r0
 80076ec:	6818      	ldr	r0, [r3, #0]
 80076ee:	f7ff bfd3 	b.w	8007698 <_raise_r>
 80076f2:	bf00      	nop
 80076f4:	20000064 	.word	0x20000064

080076f8 <_kill_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	4d07      	ldr	r5, [pc, #28]	; (8007718 <_kill_r+0x20>)
 80076fc:	2300      	movs	r3, #0
 80076fe:	4604      	mov	r4, r0
 8007700:	4608      	mov	r0, r1
 8007702:	4611      	mov	r1, r2
 8007704:	602b      	str	r3, [r5, #0]
 8007706:	f7f9 ffe7 	bl	80016d8 <_kill>
 800770a:	1c43      	adds	r3, r0, #1
 800770c:	d102      	bne.n	8007714 <_kill_r+0x1c>
 800770e:	682b      	ldr	r3, [r5, #0]
 8007710:	b103      	cbz	r3, 8007714 <_kill_r+0x1c>
 8007712:	6023      	str	r3, [r4, #0]
 8007714:	bd38      	pop	{r3, r4, r5, pc}
 8007716:	bf00      	nop
 8007718:	20000b50 	.word	0x20000b50

0800771c <_getpid_r>:
 800771c:	f7f9 bfd4 	b.w	80016c8 <_getpid>

08007720 <__swhatbuf_r>:
 8007720:	b570      	push	{r4, r5, r6, lr}
 8007722:	460c      	mov	r4, r1
 8007724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007728:	2900      	cmp	r1, #0
 800772a:	b096      	sub	sp, #88	; 0x58
 800772c:	4615      	mov	r5, r2
 800772e:	461e      	mov	r6, r3
 8007730:	da0d      	bge.n	800774e <__swhatbuf_r+0x2e>
 8007732:	89a3      	ldrh	r3, [r4, #12]
 8007734:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007738:	f04f 0100 	mov.w	r1, #0
 800773c:	bf0c      	ite	eq
 800773e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007742:	2340      	movne	r3, #64	; 0x40
 8007744:	2000      	movs	r0, #0
 8007746:	6031      	str	r1, [r6, #0]
 8007748:	602b      	str	r3, [r5, #0]
 800774a:	b016      	add	sp, #88	; 0x58
 800774c:	bd70      	pop	{r4, r5, r6, pc}
 800774e:	466a      	mov	r2, sp
 8007750:	f000 f848 	bl	80077e4 <_fstat_r>
 8007754:	2800      	cmp	r0, #0
 8007756:	dbec      	blt.n	8007732 <__swhatbuf_r+0x12>
 8007758:	9901      	ldr	r1, [sp, #4]
 800775a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800775e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007762:	4259      	negs	r1, r3
 8007764:	4159      	adcs	r1, r3
 8007766:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800776a:	e7eb      	b.n	8007744 <__swhatbuf_r+0x24>

0800776c <__smakebuf_r>:
 800776c:	898b      	ldrh	r3, [r1, #12]
 800776e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007770:	079d      	lsls	r5, r3, #30
 8007772:	4606      	mov	r6, r0
 8007774:	460c      	mov	r4, r1
 8007776:	d507      	bpl.n	8007788 <__smakebuf_r+0x1c>
 8007778:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800777c:	6023      	str	r3, [r4, #0]
 800777e:	6123      	str	r3, [r4, #16]
 8007780:	2301      	movs	r3, #1
 8007782:	6163      	str	r3, [r4, #20]
 8007784:	b002      	add	sp, #8
 8007786:	bd70      	pop	{r4, r5, r6, pc}
 8007788:	ab01      	add	r3, sp, #4
 800778a:	466a      	mov	r2, sp
 800778c:	f7ff ffc8 	bl	8007720 <__swhatbuf_r>
 8007790:	9900      	ldr	r1, [sp, #0]
 8007792:	4605      	mov	r5, r0
 8007794:	4630      	mov	r0, r6
 8007796:	f7ff f865 	bl	8006864 <_malloc_r>
 800779a:	b948      	cbnz	r0, 80077b0 <__smakebuf_r+0x44>
 800779c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a0:	059a      	lsls	r2, r3, #22
 80077a2:	d4ef      	bmi.n	8007784 <__smakebuf_r+0x18>
 80077a4:	f023 0303 	bic.w	r3, r3, #3
 80077a8:	f043 0302 	orr.w	r3, r3, #2
 80077ac:	81a3      	strh	r3, [r4, #12]
 80077ae:	e7e3      	b.n	8007778 <__smakebuf_r+0xc>
 80077b0:	89a3      	ldrh	r3, [r4, #12]
 80077b2:	6020      	str	r0, [r4, #0]
 80077b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077b8:	81a3      	strh	r3, [r4, #12]
 80077ba:	9b00      	ldr	r3, [sp, #0]
 80077bc:	6163      	str	r3, [r4, #20]
 80077be:	9b01      	ldr	r3, [sp, #4]
 80077c0:	6120      	str	r0, [r4, #16]
 80077c2:	b15b      	cbz	r3, 80077dc <__smakebuf_r+0x70>
 80077c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077c8:	4630      	mov	r0, r6
 80077ca:	f000 f81d 	bl	8007808 <_isatty_r>
 80077ce:	b128      	cbz	r0, 80077dc <__smakebuf_r+0x70>
 80077d0:	89a3      	ldrh	r3, [r4, #12]
 80077d2:	f023 0303 	bic.w	r3, r3, #3
 80077d6:	f043 0301 	orr.w	r3, r3, #1
 80077da:	81a3      	strh	r3, [r4, #12]
 80077dc:	89a3      	ldrh	r3, [r4, #12]
 80077de:	431d      	orrs	r5, r3
 80077e0:	81a5      	strh	r5, [r4, #12]
 80077e2:	e7cf      	b.n	8007784 <__smakebuf_r+0x18>

080077e4 <_fstat_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d07      	ldr	r5, [pc, #28]	; (8007804 <_fstat_r+0x20>)
 80077e8:	2300      	movs	r3, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	4611      	mov	r1, r2
 80077f0:	602b      	str	r3, [r5, #0]
 80077f2:	f7f9 ffd0 	bl	8001796 <_fstat>
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	d102      	bne.n	8007800 <_fstat_r+0x1c>
 80077fa:	682b      	ldr	r3, [r5, #0]
 80077fc:	b103      	cbz	r3, 8007800 <_fstat_r+0x1c>
 80077fe:	6023      	str	r3, [r4, #0]
 8007800:	bd38      	pop	{r3, r4, r5, pc}
 8007802:	bf00      	nop
 8007804:	20000b50 	.word	0x20000b50

08007808 <_isatty_r>:
 8007808:	b538      	push	{r3, r4, r5, lr}
 800780a:	4d06      	ldr	r5, [pc, #24]	; (8007824 <_isatty_r+0x1c>)
 800780c:	2300      	movs	r3, #0
 800780e:	4604      	mov	r4, r0
 8007810:	4608      	mov	r0, r1
 8007812:	602b      	str	r3, [r5, #0]
 8007814:	f7f9 ffcf 	bl	80017b6 <_isatty>
 8007818:	1c43      	adds	r3, r0, #1
 800781a:	d102      	bne.n	8007822 <_isatty_r+0x1a>
 800781c:	682b      	ldr	r3, [r5, #0]
 800781e:	b103      	cbz	r3, 8007822 <_isatty_r+0x1a>
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	bd38      	pop	{r3, r4, r5, pc}
 8007824:	20000b50 	.word	0x20000b50

08007828 <_init>:
 8007828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800782a:	bf00      	nop
 800782c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782e:	bc08      	pop	{r3}
 8007830:	469e      	mov	lr, r3
 8007832:	4770      	bx	lr

08007834 <_fini>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	bf00      	nop
 8007838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800783a:	bc08      	pop	{r3}
 800783c:	469e      	mov	lr, r3
 800783e:	4770      	bx	lr
