#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jul 20 14:21:01 2020
# Process ID: 1736
# Log file: c:/Peripheral_course_lab1/ip_repo/edit_PWM_w_Int_v1_0.runs/synth_1/PWM_w_Int_v1_0.vds
# Journal file: c:/Peripheral_course_lab1/ip_repo/edit_PWM_w_Int_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PWM_w_Int_v1_0.tcl -notrace
Command: synth_design -top PWM_w_Int_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg0 is not allowed [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:107]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 273.238 ; gain = 101.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM_w_Int_v1_0' [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0.v:4]
	Parameter PWM_PERIOD bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PWM_w_Int_v1_0_S00_AXI' [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:364]
INFO: [Synth 8-256] done synthesizing module 'PWM_w_Int_v1_0_S00_AXI' (1#1) [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'PWM_Controller_Int' [c:/peripheral_course_lab1/ip_repo/edit_PWM_w_Int_v1_0.srcs/sources_1/new/PWM_Controller_Int.v:23]
	Parameter period bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_Controller_Int' (2#1) [c:/peripheral_course_lab1/ip_repo/edit_PWM_w_Int_v1_0.srcs/sources_1/new/PWM_Controller_Int.v:23]
WARNING: [Synth 8-3848] Net Interrupt_out in module/entity PWM_w_Int_v1_0 does not have driver. [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0.v:18]
INFO: [Synth 8-256] done synthesizing module 'PWM_w_Int_v1_0' (3#1) [c:/peripheral_course_lab1/ip_repo/pwm_w_int_1.0/hdl/PWM_w_Int_v1_0.v:4]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port Interrupt_out
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 290.211 ; gain = 118.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 290.211 ; gain = 118.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 290.211 ; gain = 118.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 297.855 ; gain = 126.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_w_Int_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module PWM_Controller_Int 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.375 ; gain = 263.875
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port Interrupt_out
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 436.641 ; gain = 265.141
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 436.641 ; gain = 265.141

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module PWM_w_Int_v1_0.
WARNING: [Synth 8-3332] Sequential element (\PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module PWM_w_Int_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.078 ; gain = 284.578

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    22|
|4     |LUT2   |    13|
|5     |LUT3   |     3|
|6     |LUT4   |    40|
|7     |LUT5   |     3|
|8     |LUT6   |    32|
|9     |FDRE   |   191|
|10    |IBUF   |    47|
|11    |OBUF   |    95|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   457|
|2     |  PWM_inst                    |PWM_Controller_Int     |    58|
|3     |  PWM_w_Int_v1_0_S00_AXI_inst |PWM_w_Int_v1_0_S00_AXI |   255|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 456.078 ; gain = 246.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.078 ; gain = 284.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 515.359 ; gain = 306.406
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 515.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 20 14:21:14 2020...
