
/home/fish/.cache/arduino/sketches/27260FD33E7D2638F0C9BA129EF2F1EB/tmpatwp1zf3.ino.elf:     file format elf32-littlearm


Disassembly of section .text.code:

60001400 <memory_copy>:
	if (dest == src) return;
	do {
		*dest++ = *src++;
	} while (dest < dest_end);
#else
	asm volatile(
60001400:	4281      	cmp	r1, r0
60001402:	d005      	beq.n	60001410 <memory_copy+0x10>
60001404:	f851 3b04 	ldr.w	r3, [r1], #4
60001408:	f840 3b04 	str.w	r3, [r0], #4
6000140c:	4282      	cmp	r2, r0
6000140e:	d8f9      	bhi.n	60001404 <memory_copy+0x4>
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	"2:					\n"
	: [dest] "+r" (dest), [src] "+r" (src) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001410:	4770      	bx	lr
60001412:	bf00      	nop

60001414 <memory_clear.constprop.0>:
#if 0
	while (dest < dest_end) {
		*dest++ = 0;
	}
#else
	asm volatile(
60001414:	4a04      	ldr	r2, [pc, #16]	; (60001428 <memory_clear.constprop.0+0x14>)
60001416:	4905      	ldr	r1, [pc, #20]	; (6000142c <memory_clear.constprop.0+0x18>)
60001418:	f04f 0300 	mov.w	r3, #0
6000141c:	f842 3b04 	str.w	r3, [r2], #4
60001420:	4291      	cmp	r1, r2
60001422:	d8fb      	bhi.n	6000141c <memory_clear.constprop.0+0x8>
	"1:	str.w	r3, [%[dest]], #4	\n"
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	: [dest] "+r" (dest) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001424:	4770      	bx	lr
60001426:	bf00      	nop
60001428:	20000ac0 	.word	0x20000ac0
6000142c:	20000ee0 	.word	0x20000ee0

60001430 <ResetHandler2>:
{
60001430:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	__asm__ volatile("dsb":::"memory");
60001434:	f3bf 8f4f 	dsb	sy
	asm volatile("nop");
60001438:	bf00      	nop
	asm volatile("nop");
6000143a:	bf00      	nop
	asm volatile("nop");
6000143c:	bf00      	nop
	asm volatile("nop");
6000143e:	bf00      	nop
	startup_early_hook(); // must be in FLASHMEM, as ITCM is not yet initialized!
60001440:	f000 f918 	bl	60001674 <startup_default_early_hook>
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001444:	4b68      	ldr	r3, [pc, #416]	; (600015e8 <ResetHandler2+0x1b8>)
60001446:	2208      	movs	r2, #8
60001448:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	asm volatile("nop");
6000144c:	bf00      	nop
	asm volatile("nop");
6000144e:	bf00      	nop
	asm volatile("nop");
60001450:	bf00      	nop
	asm volatile("nop");
60001452:	bf00      	nop
	asm volatile("nop");
60001454:	bf00      	nop
	asm volatile("nop");
60001456:	bf00      	nop
	asm volatile("nop");
60001458:	bf00      	nop
	asm volatile("nop");
6000145a:	bf00      	nop
	asm volatile("nop");
6000145c:	bf00      	nop
	asm volatile("nop");
6000145e:	bf00      	nop
	asm volatile("nop");
60001460:	bf00      	nop
	asm volatile("nop");
60001462:	bf00      	nop
	asm volatile("nop");
60001464:	bf00      	nop
	asm volatile("nop");
60001466:	bf00      	nop
	asm volatile("nop");
60001468:	bf00      	nop
	asm volatile("nop");
6000146a:	bf00      	nop
	memory_copy(&_stext, &_stextload, &_etext);
6000146c:	4a5f      	ldr	r2, [pc, #380]	; (600015ec <ResetHandler2+0x1bc>)
6000146e:	4960      	ldr	r1, [pc, #384]	; (600015f0 <ResetHandler2+0x1c0>)
60001470:	4860      	ldr	r0, [pc, #384]	; (600015f4 <ResetHandler2+0x1c4>)
60001472:	f7ff ffc5 	bl	60001400 <memory_copy>
	memory_copy(&_sdata, &_sdataload, &_edata);
60001476:	4a60      	ldr	r2, [pc, #384]	; (600015f8 <ResetHandler2+0x1c8>)
60001478:	4960      	ldr	r1, [pc, #384]	; (600015fc <ResetHandler2+0x1cc>)
6000147a:	4861      	ldr	r0, [pc, #388]	; (60001600 <ResetHandler2+0x1d0>)
6000147c:	f7ff ffc0 	bl	60001400 <memory_copy>
	memory_clear(&_sbss, &_ebss);
60001480:	4c60      	ldr	r4, [pc, #384]	; (60001604 <ResetHandler2+0x1d4>)
60001482:	f7ff ffc7 	bl	60001414 <memory_clear.constprop.0>
	SCB_CPACR = 0x00F00000;
60001486:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
6000148a:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
6000148e:	2300      	movs	r3, #0
60001490:	4a5d      	ldr	r2, [pc, #372]	; (60001608 <ResetHandler2+0x1d8>)
	SCB_CPACR = 0x00F00000;
60001492:	f8c1 0d88 	str.w	r0, [r1, #3464]	; 0xd88
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
60001496:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
6000149a:	3301      	adds	r3, #1
6000149c:	2bb0      	cmp	r3, #176	; 0xb0
6000149e:	d1fa      	bne.n	60001496 <ResetHandler2+0x66>
600014a0:	4b5a      	ldr	r3, [pc, #360]	; (6000160c <ResetHandler2+0x1dc>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600014a2:	2180      	movs	r1, #128	; 0x80
600014a4:	4a5a      	ldr	r2, [pc, #360]	; (60001610 <ResetHandler2+0x1e0>)
600014a6:	f803 1b01 	strb.w	r1, [r3], #1
600014aa:	4293      	cmp	r3, r2
600014ac:	d1fb      	bne.n	600014a6 <ResetHandler2+0x76>
	SCB_VTOR = (uint32_t)_VectorsRam;
600014ae:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014b2:	4e4d      	ldr	r6, [pc, #308]	; (600015e8 <ResetHandler2+0x1b8>)
600014b4:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014b8:	f8df b184 	ldr.w	fp, [pc, #388]	; 60001640 <ResetHandler2+0x210>
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014bc:	f8df a184 	ldr.w	sl, [pc, #388]	; 60001644 <ResetHandler2+0x214>
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
	SCB_VTOR = (uint32_t)_VectorsRam;
600014c4:	f8c5 4d08 	str.w	r4, [r5, #3336]	; 0xd08
	SYST_CVR = 0;
600014c8:	2700      	movs	r7, #0
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014ca:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014ce:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
600014d2:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014d6:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014da:	f8d5 3d24 	ldr.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014de:	f8df 8168 	ldr.w	r8, [pc, #360]	; 60001648 <ResetHandler2+0x218>
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014e6:	4a4b      	ldr	r2, [pc, #300]	; (60001614 <ResetHandler2+0x1e4>)
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e8:	f8c5 3d24 	str.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014ec:	f8d8 301c 	ldr.w	r3, [r8, #28]
600014f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
600014f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
600014f8:	f8c8 301c 	str.w	r3, [r8, #28]
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
600014fc:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
60001500:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
60001504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001508:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
6000150c:	6691      	str	r1, [r2, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
6000150e:	66d1      	str	r1, [r2, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
60001510:	6711      	str	r1, [r2, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
60001512:	6751      	str	r1, [r2, #116]	; 0x74
	configure_cache();
60001514:	f000 f8b6 	bl	60001684 <configure_cache>
	_VectorsRam[14] = pendablesrvreq_isr;
60001518:	4b3f      	ldr	r3, [pc, #252]	; (60001618 <ResetHandler2+0x1e8>)
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000151a:	4940      	ldr	r1, [pc, #256]	; (6000161c <ResetHandler2+0x1ec>)
	_VectorsRam[14] = pendablesrvreq_isr;
6000151c:	63a3      	str	r3, [r4, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
6000151e:	4b40      	ldr	r3, [pc, #256]	; (60001620 <ResetHandler2+0x1f0>)
60001520:	63e3      	str	r3, [r4, #60]	; 0x3c
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001522:	2363      	movs	r3, #99	; 0x63
60001524:	616b      	str	r3, [r5, #20]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001526:	2303      	movs	r3, #3
	SYST_CVR = 0;
60001528:	61af      	str	r7, [r5, #24]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
6000152a:	612b      	str	r3, [r5, #16]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000152c:	4b3d      	ldr	r3, [pc, #244]	; (60001624 <ResetHandler2+0x1f4>)
6000152e:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001532:	f8d5 3dfc 	ldr.w	r3, [r5, #3580]	; 0xdfc
60001536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
6000153a:	f8c5 3dfc 	str.w	r3, [r5, #3580]	; 0xdfc
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000153e:	4b3a      	ldr	r3, [pc, #232]	; (60001628 <ResetHandler2+0x1f8>)
60001540:	681a      	ldr	r2, [r3, #0]
60001542:	f042 0201 	orr.w	r2, r2, #1
60001546:	601a      	str	r2, [r3, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001548:	685b      	ldr	r3, [r3, #4]
6000154a:	600b      	str	r3, [r1, #0]
	usb_pll_start();	
6000154c:	f000 fae4 	bl	60001b18 <usb_pll_start>
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001550:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	set_arm_clock(F_CPU);
60001554:	4835      	ldr	r0, [pc, #212]	; (6000162c <ResetHandler2+0x1fc>)
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001556:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000155a:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000155e:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	set_arm_clock(F_CPU);
60001562:	f000 fc79 	bl	60001e58 <__set_arm_clock_veneer>
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001566:	f8d8 106c 	ldr.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
6000156a:	4b31      	ldr	r3, [pc, #196]	; (60001630 <ResetHandler2+0x200>)
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
6000156c:	4a31      	ldr	r2, [pc, #196]	; (60001634 <ResetHandler2+0x204>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000156e:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
60001572:	f8c8 106c 	str.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
60001576:	601f      	str	r7, [r3, #0]
	PIT_TCTRL0 = 0;
60001578:	f8c3 7108 	str.w	r7, [r3, #264]	; 0x108
	PIT_TCTRL1 = 0;
6000157c:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
	PIT_TCTRL2 = 0;
60001580:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
	PIT_TCTRL3 = 0;
60001584:	f8c3 7138 	str.w	r7, [r3, #312]	; 0x138
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
60001588:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000158a:	07db      	lsls	r3, r3, #31
6000158c:	d408      	bmi.n	600015a0 <ResetHandler2+0x170>
		SNVS_LPSRTCMR = 1546300800u >> 17;
6000158e:	f642 6315 	movw	r3, #11797	; 0x2e15
		SNVS_LPSRTCLR = 1546300800u << 15;
60001592:	4929      	ldr	r1, [pc, #164]	; (60001638 <ResetHandler2+0x208>)
60001594:	6551      	str	r1, [r2, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
60001596:	6513      	str	r3, [r2, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
60001598:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000159a:	f043 0301 	orr.w	r3, r3, #1
6000159e:	6393      	str	r3, [r2, #56]	; 0x38
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600015a0:	4a24      	ldr	r2, [pc, #144]	; (60001634 <ResetHandler2+0x204>)
600015a2:	4c26      	ldr	r4, [pc, #152]	; (6000163c <ResetHandler2+0x20c>)
600015a4:	6893      	ldr	r3, [r2, #8]
600015a6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
600015aa:	6093      	str	r3, [r2, #8]
	configure_external_ram();
600015ac:	f000 f8f2 	bl	60001794 <configure_external_ram>
	analog_init();
600015b0:	f000 fc16 	bl	60001de0 <analog_init>
	pwm_init();
600015b4:	f000 fc48 	bl	60001e48 <__pwm_init_veneer>
	tempmon_init();
600015b8:	f000 fadc 	bl	60001b74 <tempmon_init>
	startup_middle_hook();
600015bc:	f000 f85c 	bl	60001678 <startup_default_middle_hook>
// Returns the number of milliseconds since your program started running.
// This 32 bit number will roll back to zero after about 49.7 days.  For a
// simpler way to build delays or timeouts, consider using elapsedMillis.
static inline uint32_t millis(void)
{
	return systick_millis_count;
600015c0:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015c2:	2b13      	cmp	r3, #19
600015c4:	d9fc      	bls.n	600015c0 <ResetHandler2+0x190>
	usb_init();
600015c6:	f000 fb6d 	bl	60001ca4 <usb_init>
600015ca:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_AFTER + TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
600015d0:	d3fb      	bcc.n	600015ca <ResetHandler2+0x19a>
	startup_debug_reset();
600015d2:	f000 f855 	bl	60001680 <startup_debug_reset>
	startup_late_hook();
600015d6:	f000 f851 	bl	6000167c <startup_default_late_hook>
	__libc_init_array();
600015da:	f000 fc49 	bl	60001e70 <____libc_init_array_veneer>
	main();
600015de:	f000 fc37 	bl	60001e50 <__main_veneer>
	while (1) asm("WFI");
600015e2:	bf30      	wfi
600015e4:	e7fd      	b.n	600015e2 <ResetHandler2+0x1b2>
600015e6:	bf00      	nop
600015e8:	400d8000 	.word	0x400d8000
600015ec:	00001860 	.word	0x00001860
600015f0:	60001f8c 	.word	0x60001f8c
600015f4:	00000000 	.word	0x00000000
600015f8:	20000ac0 	.word	0x20000ac0
600015fc:	600037f0 	.word	0x600037f0
60001600:	20000000 	.word	0x20000000
60001604:	20000800 	.word	0x20000800
60001608:	000005b5 	.word	0x000005b5
6000160c:	e000e400 	.word	0xe000e400
60001610:	e000e4a0 	.word	0xe000e4a0
60001614:	400ac000 	.word	0x400ac000
60001618:	000000b5 	.word	0x000000b5
6000161c:	20000e74 	.word	0x20000e74
60001620:	000000b9 	.word	0x000000b9
60001624:	20200000 	.word	0x20200000
60001628:	e0001000 	.word	0xe0001000
6000162c:	23c34600 	.word	0x23c34600
60001630:	40084000 	.word	0x40084000
60001634:	400d4000 	.word	0x400d4000
60001638:	56c00000 	.word	0x56c00000
6000163c:	20000e78 	.word	0x20000e78
60001640:	2018101b 	.word	0x2018101b
60001644:	13110d0c 	.word	0x13110d0c
60001648:	400fc000 	.word	0x400fc000

6000164c <ResetHandler>:
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000164c:	4b05      	ldr	r3, [pc, #20]	; (60001664 <ResetHandler+0x18>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000164e:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001652:	4a05      	ldr	r2, [pc, #20]	; (60001668 <ResetHandler+0x1c>)
	IOMUXC_GPR_GPR16 = 0x00200007;
60001654:	4805      	ldr	r0, [pc, #20]	; (6000166c <ResetHandler+0x20>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001656:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001658:	6418      	str	r0, [r3, #64]	; 0x40
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165a:	4a05      	ldr	r2, [pc, #20]	; (60001670 <ResetHandler+0x24>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000165c:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165e:	4695      	mov	sp, r2
	ResetHandler2();
60001660:	f7ff fee6 	bl	60001430 <ResetHandler2>
60001664:	400ac000 	.word	0x400ac000
60001668:	aaaaaaab 	.word	0xaaaaaaab
6000166c:	00200007 	.word	0x00200007
60001670:	20078000 	.word	0x20078000

60001674 <startup_default_early_hook>:
FLASHMEM void startup_default_early_hook(void) {}
60001674:	4770      	bx	lr
60001676:	bf00      	nop

60001678 <startup_default_middle_hook>:
60001678:	4770      	bx	lr
6000167a:	bf00      	nop

6000167c <startup_default_late_hook>:
6000167c:	4770      	bx	lr
6000167e:	bf00      	nop

60001680 <startup_debug_reset>:
FLASHMEM void startup_debug_reset(void) { __asm__ volatile("nop"); }
60001680:	bf00      	nop
60001682:	4770      	bx	lr

60001684 <configure_cache>:
{
60001684:	b410      	push	{r4}
	SCB_MPU_CTRL = 0; // turn off MPU
60001686:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
6000168a:	2100      	movs	r1, #0
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
6000168c:	2410      	movs	r4, #16
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000168e:	4831      	ldr	r0, [pc, #196]	; (60001754 <configure_cache+0xd0>)
	SCB_MPU_CTRL = 0; // turn off MPU
60001690:	f8c3 1d94 	str.w	r1, [r3, #3476]	; 0xd94
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001694:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001698:	2411      	movs	r4, #17
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000169a:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
6000169e:	482e      	ldr	r0, [pc, #184]	; (60001758 <configure_cache+0xd4>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
600016a0:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016a4:	2412      	movs	r4, #18
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
600016a6:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016aa:	482c      	ldr	r0, [pc, #176]	; (6000175c <configure_cache+0xd8>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016ac:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b0:	4a2b      	ldr	r2, [pc, #172]	; (60001760 <configure_cache+0xdc>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016b2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016b6:	4c2b      	ldr	r4, [pc, #172]	; (60001764 <configure_cache+0xe0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b8:	f042 0215 	orr.w	r2, r2, #21
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016bc:	482a      	ldr	r0, [pc, #168]	; (60001768 <configure_cache+0xe4>)
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016be:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016c2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016c6:	4c29      	ldr	r4, [pc, #164]	; (6000176c <configure_cache+0xe8>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016c8:	4829      	ldr	r0, [pc, #164]	; (60001770 <configure_cache+0xec>)
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016ca:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016ce:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016d2:	4c28      	ldr	r4, [pc, #160]	; (60001774 <configure_cache+0xf0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016d4:	f8c3 2d9c 	str.w	r2, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016d8:	4827      	ldr	r0, [pc, #156]	; (60001778 <configure_cache+0xf4>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016da:	4a28      	ldr	r2, [pc, #160]	; (6000177c <configure_cache+0xf8>)
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016dc:	f8c3 4da0 	str.w	r4, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016e0:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016e4:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016e8:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016ec:	4c24      	ldr	r4, [pc, #144]	; (60001780 <configure_cache+0xfc>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016ee:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016f0:	4824      	ldr	r0, [pc, #144]	; (60001784 <configure_cache+0x100>)
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016f2:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016f6:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016fa:	4a23      	ldr	r2, [pc, #140]	; (60001788 <configure_cache+0x104>)
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016fc:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001700:	4c22      	ldr	r4, [pc, #136]	; (6000178c <configure_cache+0x108>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
60001702:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001706:	f102 6240 	add.w	r2, r2, #201326592	; 0xc000000
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000170a:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
6000170e:	4820      	ldr	r0, [pc, #128]	; (60001790 <configure_cache+0x10c>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001710:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
60001714:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
60001716:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
6000171a:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	asm("nop"); // allow a few cycles for bus writes before enable MPU
6000171e:	bf00      	nop
	asm("nop");
60001720:	bf00      	nop
	asm("nop");
60001722:	bf00      	nop
	asm("nop");
60001724:	bf00      	nop
	asm("nop");
60001726:	bf00      	nop
	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
60001728:	2201      	movs	r2, #1
6000172a:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
	asm("dsb");
6000172e:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001732:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
60001736:	f8c3 1f50 	str.w	r1, [r3, #3920]	; 0xf50
	asm("dsb");
6000173a:	f3bf 8f4f 	dsb	sy
	asm("isb");
6000173e:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
60001742:	f8d3 2d14 	ldr.w	r2, [r3, #3348]	; 0xd14
}
60001746:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
6000174a:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
6000174e:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
}
60001752:	4770      	bx	lr
60001754:	1000003f 	.word	0x1000003f
60001758:	07080025 	.word	0x07080025
6000175c:	00100009 	.word	0x00100009
60001760:	20000ee0 	.word	0x20000ee0
60001764:	00200013 	.word	0x00200013
60001768:	07020021 	.word	0x07020021
6000176c:	20000014 	.word	0x20000014
60001770:	13080025 	.word	0x13080025
60001774:	10000009 	.word	0x10000009
60001778:	20200016 	.word	0x20200016
6000177c:	130b0027 	.word	0x130b0027
60001780:	40000017 	.word	0x40000017
60001784:	60000018 	.word	0x60000018
60001788:	070b002f 	.word	0x070b002f
6000178c:	70000019 	.word	0x70000019
60001790:	8000001a 	.word	0x8000001a

60001794 <configure_external_ram>:
{
60001794:	b5f0      	push	{r4, r5, r6, r7, lr}
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
60001796:	4bb8      	ldr	r3, [pc, #736]	; (60001a78 <configure_external_ram+0x2e4>)
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
60001798:	2218      	movs	r2, #24
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
6000179a:	4eb8      	ldr	r6, [pc, #736]	; (60001a7c <configure_external_ram+0x2e8>)
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
6000179c:	2001      	movs	r0, #1
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
6000179e:	4fb8      	ldr	r7, [pc, #736]	; (60001a80 <configure_external_ram+0x2ec>)
{
600017a0:	b083      	sub	sp, #12
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600017a2:	f8c3 625c 	str.w	r6, [r3, #604]	; 0x25c
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017a6:	49b7      	ldr	r1, [pc, #732]	; (60001a84 <configure_external_ram+0x2f0>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
600017a8:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017ac:	4db6      	ldr	r5, [pc, #728]	; (60001a88 <configure_external_ram+0x2f4>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600017ae:	f8c3 6264 	str.w	r6, [r3, #612]	; 0x264
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600017b2:	f5a6 4630 	sub.w	r6, r6, #45056	; 0xb000
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017b6:	4cb5      	ldr	r4, [pc, #724]	; (60001a8c <configure_external_ram+0x2f8>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600017b8:	f8c3 6268 	str.w	r6, [r3, #616]	; 0x268
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017bc:	f8c3 526c 	str.w	r5, [r3, #620]	; 0x26c
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c0:	f8c3 5270 	str.w	r5, [r3, #624]	; 0x270
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c4:	f8c3 5274 	str.w	r5, [r3, #628]	; 0x274
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c8:	f8c3 5278 	str.w	r5, [r3, #632]	; 0x278
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600017cc:	f248 750c 	movw	r5, #34572	; 0x870c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
600017d0:	66da      	str	r2, [r3, #108]	; 0x6c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DQS
600017d2:	671a      	str	r2, [r3, #112]	; 0x70
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS0_B (RAM)
600017d4:	675a      	str	r2, [r3, #116]	; 0x74
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SCLK
600017d6:	679a      	str	r2, [r3, #120]	; 0x78
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
600017d8:	67da      	str	r2, [r3, #124]	; 0x7c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
600017da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
600017de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3
600017e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017e6:	f8c1 032c 	str.w	r0, [r1, #812]	; 0x32c
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017ea:	4aa9      	ldr	r2, [pc, #676]	; (60001a90 <configure_external_ram+0x2fc>)
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 1; // GPIO_EMC_26 for Mode: ALT8
600017ec:	f8c1 0330 	str.w	r0, [r1, #816]	; 0x330
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 1; // GPIO_EMC_27 for Mode: ALT8
600017f0:	f8c1 0334 	str.w	r0, [r1, #820]	; 0x334
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
600017f4:	f8c1 0338 	str.w	r0, [r1, #824]	; 0x338
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
600017f8:	f8c1 033c 	str.w	r0, [r1, #828]	; 0x33c
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8
600017fc:	f8c1 0350 	str.w	r0, [r1, #848]	; 0x350
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001800:	69a1      	ldr	r1, [r4, #24]
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
60001802:	4ba4      	ldr	r3, [pc, #656]	; (60001a94 <configure_external_ram+0x300>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001804:	400a      	ands	r2, r1
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001806:	48a4      	ldr	r0, [pc, #656]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001808:	49a4      	ldr	r1, [pc, #656]	; (60001a9c <configure_external_ram+0x308>)
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
6000180a:	4313      	orrs	r3, r2
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000180c:	4aa4      	ldr	r2, [pc, #656]	; (60001aa0 <configure_external_ram+0x30c>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
6000180e:	61a3      	str	r3, [r4, #24]
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);
60001810:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
60001814:	f043 030c 	orr.w	r3, r3, #12
60001818:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
6000181c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001820:	6803      	ldr	r3, [r0, #0]
60001822:	f043 0302 	orr.w	r3, r3, #2
60001826:	6003      	str	r3, [r0, #0]
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001828:	6803      	ldr	r3, [r0, #0]
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000182a:	402b      	ands	r3, r5
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
6000182c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
60001830:	431a      	orrs	r2, r3
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001832:	4b9c      	ldr	r3, [pc, #624]	; (60001aa4 <configure_external_ram+0x310>)
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001834:	6002      	str	r2, [r0, #0]
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
60001836:	6044      	str	r4, [r0, #4]
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001838:	688a      	ldr	r2, [r1, #8]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000183a:	4c9b      	ldr	r4, [pc, #620]	; (60001aa8 <configure_external_ram+0x314>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
6000183c:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000183e:	4a9b      	ldr	r2, [pc, #620]	; (60001aac <configure_external_ram+0x318>)
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
60001840:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001844:	6083      	str	r3, [r0, #8]
	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
60001846:	68c3      	ldr	r3, [r0, #12]
60001848:	f023 0378 	bic.w	r3, r3, #120	; 0x78
6000184c:	60c3      	str	r3, [r0, #12]
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000184e:	6a03      	ldr	r3, [r0, #32]
60001850:	4013      	ands	r3, r2
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001852:	4323      	orrs	r3, r4
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001854:	6203      	str	r3, [r0, #32]
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001856:	6a03      	ldr	r3, [r0, #32]
60001858:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF2CR0 = mask;
6000185a:	4a95      	ldr	r2, [pc, #596]	; (60001ab0 <configure_external_ram+0x31c>)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000185c:	4323      	orrs	r3, r4
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000185e:	4c95      	ldr	r4, [pc, #596]	; (60001ab4 <configure_external_ram+0x320>)
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001860:	6243      	str	r3, [r0, #36]	; 0x24
	FLEXSPI2_AHBRXBUF2CR0 = mask;
60001862:	6282      	str	r2, [r0, #40]	; 0x28
	FLEXSPI2_AHBRXBUF3CR0 = mask;
60001864:	62c2      	str	r2, [r0, #44]	; 0x2c
	FLEXSPI2_INTEN = 0;
60001866:	2200      	movs	r2, #0
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
60001868:	f8d1 30b8 	ldr.w	r3, [r1, #184]	; 0xb8
6000186c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001870:	f043 0301 	orr.w	r3, r3, #1
60001874:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
60001878:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
6000187c:	498e      	ldr	r1, [pc, #568]	; (60001ab8 <configure_external_ram+0x324>)
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
6000187e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001882:	f043 0301 	orr.w	r3, r3, #1
60001886:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000188a:	f240 6305 	movw	r3, #1541	; 0x605
	FLEXSPI2_INTEN = 0;
6000188e:	6102      	str	r2, [r0, #16]
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
60001890:	6605      	str	r5, [r0, #96]	; 0x60
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
60001892:	6704      	str	r4, [r0, #112]	; 0x70
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
60001894:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	FLEXSPI2_FLSHA2CR0 = 0x2000; // 8 MByte
60001898:	6645      	str	r5, [r0, #100]	; 0x64
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000189a:	6744      	str	r4, [r0, #116]	; 0x74
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
6000189c:	2402      	movs	r4, #2
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000189e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
600018a2:	6803      	ldr	r3, [r0, #0]
600018a4:	f023 0302 	bic.w	r3, r3, #2
600018a8:	6003      	str	r3, [r0, #0]
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018aa:	6181      	str	r1, [r0, #24]
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018ac:	4b83      	ldr	r3, [pc, #524]	; (60001abc <configure_external_ram+0x328>)
	for (int i=0; i < 64; i++) luttable[i] = 0;
600018ae:	4984      	ldr	r1, [pc, #528]	; (60001ac0 <configure_external_ram+0x32c>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018b0:	61c4      	str	r4, [r0, #28]
	for (int i=0; i < 64; i++) luttable[i] = 0;
600018b2:	f843 2b04 	str.w	r2, [r3], #4
600018b6:	428b      	cmp	r3, r1
600018b8:	d1fb      	bne.n	600018b2 <configure_external_ram+0x11e>
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
600018ba:	4a77      	ldr	r2, [pc, #476]	; (60001a98 <configure_external_ram+0x304>)
600018bc:	6813      	ldr	r3, [r2, #0]
600018be:	f043 0301 	orr.w	r3, r3, #1
600018c2:	6013      	str	r3, [r2, #0]
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait
600018c4:	6813      	ldr	r3, [r2, #0]
600018c6:	f013 0301 	ands.w	r3, r3, #1
600018ca:	d1fb      	bne.n	600018c4 <configure_external_ram+0x130>
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018cc:	487a      	ldr	r0, [pc, #488]	; (60001ab8 <configure_external_ram+0x324>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018ce:	2102      	movs	r1, #2
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018d0:	f240 64f5 	movw	r4, #1781	; 0x6f5
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018d4:	6190      	str	r0, [r2, #24]
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018d6:	f240 4099 	movw	r0, #1177	; 0x499
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018da:	61d1      	str	r1, [r2, #28]
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018dc:	f240 4166 	movw	r1, #1126	; 0x466
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018e0:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018e4:	f242 4401 	movw	r4, #9217	; 0x2401
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018e8:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018ec:	4975      	ldr	r1, [pc, #468]	; (60001ac4 <configure_external_ram+0x330>)
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018ee:	f8c2 0220 	str.w	r0, [r2, #544]	; 0x220
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018f2:	f8c2 1230 	str.w	r1, [r2, #560]	; 0x230
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
600018f6:	f240 4135 	movw	r1, #1077	; 0x435
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
600018fa:	4873      	ldr	r0, [pc, #460]	; (60001ac8 <configure_external_ram+0x334>)
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018fc:	f8c2 4234 	str.w	r4, [r2, #564]	; 0x234
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
60001900:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001904:	4c71      	ldr	r4, [pc, #452]	; (60001acc <configure_external_ram+0x338>)
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
60001906:	f8c2 0250 	str.w	r0, [r2, #592]	; 0x250
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000190a:	f242 2001 	movw	r0, #8705	; 0x2201
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
6000190e:	4970      	ldr	r1, [pc, #448]	; (60001ad0 <configure_external_ram+0x33c>)
60001910:	f8c2 1254 	str.w	r1, [r2, #596]	; 0x254
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001914:	2101      	movs	r1, #1
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001916:	f8c2 4260 	str.w	r4, [r2, #608]	; 0x260
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000191a:	f8c2 0264 	str.w	r0, [r2, #612]	; 0x264
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000191e:	485e      	ldr	r0, [pc, #376]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
60001920:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001924:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001928:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000192c:	6943      	ldr	r3, [r0, #20]
6000192e:	07da      	lsls	r2, r3, #31
60001930:	d5fc      	bpl.n	6000192c <configure_external_ram+0x198>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001932:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001934:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001936:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000193a:	4957      	ldr	r1, [pc, #348]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000193c:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
6000193e:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001942:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001946:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000194a:	694b      	ldr	r3, [r1, #20]
6000194c:	07db      	lsls	r3, r3, #31
6000194e:	d5fc      	bpl.n	6000194a <configure_external_ram+0x1b6>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001950:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001952:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001954:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001958:	4a4f      	ldr	r2, [pc, #316]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000195a:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
6000195c:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001960:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001964:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001968:	6953      	ldr	r3, [r2, #20]
6000196a:	07df      	lsls	r7, r3, #31
6000196c:	d5fc      	bpl.n	60001968 <configure_external_ram+0x1d4>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000196e:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001970:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001972:	4858      	ldr	r0, [pc, #352]	; (60001ad4 <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001974:	4948      	ldr	r1, [pc, #288]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001976:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001978:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
6000197c:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001980:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001984:	694b      	ldr	r3, [r1, #20]
60001986:	07de      	lsls	r6, r3, #31
60001988:	d5fc      	bpl.n	60001984 <configure_external_ram+0x1f0>
	uint32_t id = FLEXSPI2_RFDR0;
6000198a:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
	if (flexspi2_psram_id(0) == 0x5D0D) {
6000198e:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001992:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001994:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001996:	6148      	str	r0, [r1, #20]
	if (flexspi2_psram_id(0) == 0x5D0D) {
60001998:	4293      	cmp	r3, r2
6000199a:	d165      	bne.n	60001a68 <configure_external_ram+0x2d4>
	FLEXSPI2_IPCR0 = addr;
6000199c:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000199e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019a2:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019a4:	483c      	ldr	r0, [pc, #240]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
600019a6:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019aa:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019ae:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019b2:	6943      	ldr	r3, [r0, #20]
600019b4:	07dd      	lsls	r5, r3, #31
600019b6:	d5fc      	bpl.n	600019b2 <configure_external_ram+0x21e>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019b8:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019ba:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019be:	2100      	movs	r1, #0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019c0:	4a35      	ldr	r2, [pc, #212]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019c2:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
600019c4:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019c8:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019cc:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019d0:	6953      	ldr	r3, [r2, #20]
600019d2:	07dc      	lsls	r4, r3, #31
600019d4:	d5fc      	bpl.n	600019d0 <configure_external_ram+0x23c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019d6:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019d8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019dc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019e0:	492d      	ldr	r1, [pc, #180]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019e2:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
600019e4:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019e8:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019ec:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019f0:	694b      	ldr	r3, [r1, #20]
600019f2:	07d8      	lsls	r0, r3, #31
600019f4:	d5fc      	bpl.n	600019f0 <configure_external_ram+0x25c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019f6:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019f8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a00:	4a25      	ldr	r2, [pc, #148]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a02:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
60001a04:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001a08:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001a0c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a10:	6953      	ldr	r3, [r2, #20]
60001a12:	07d9      	lsls	r1, r3, #31
60001a14:	d5fc      	bpl.n	60001a10 <configure_external_ram+0x27c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a16:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001a18:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001a1c:	482d      	ldr	r0, [pc, #180]	; (60001ad4 <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a1e:	491e      	ldr	r1, [pc, #120]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a20:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001a22:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001a26:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001a2a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a2e:	694b      	ldr	r3, [r1, #20]
60001a30:	07da      	lsls	r2, r3, #31
60001a32:	d5fc      	bpl.n	60001a2e <configure_external_ram+0x29a>
	uint32_t id = FLEXSPI2_RFDR0;
60001a34:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a38:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a3c:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001a3e:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a40:	6148      	str	r0, [r1, #20]
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a42:	4293      	cmp	r3, r2
60001a44:	d050      	beq.n	60001ae8 <configure_external_ram+0x354>
60001a46:	2508      	movs	r5, #8
60001a48:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
			external_psram_size * 0x100000 -
60001a4c:	4922      	ldr	r1, [pc, #136]	; (60001ad8 <configure_external_ram+0x344>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a4e:	2000      	movs	r0, #0
			external_psram_size * 0x100000 -
60001a50:	4b22      	ldr	r3, [pc, #136]	; (60001adc <configure_external_ram+0x348>)
			external_psram_size = 16;
60001a52:	4a23      	ldr	r2, [pc, #140]	; (60001ae0 <configure_external_ram+0x34c>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a54:	9000      	str	r0, [sp, #0]
			external_psram_size = 16;
60001a56:	7015      	strb	r5, [r2, #0]
			external_psram_size * 0x100000 -
60001a58:	1a5a      	subs	r2, r3, r1
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a5a:	2301      	movs	r3, #1
60001a5c:	4821      	ldr	r0, [pc, #132]	; (60001ae4 <configure_external_ram+0x350>)
60001a5e:	4422      	add	r2, r4
60001a60:	f000 f9ee 	bl	60001e40 <__sm_set_pool_veneer>
}
60001a64:	b003      	add	sp, #12
60001a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(&extmem_smalloc_pool, 0, sizeof(extmem_smalloc_pool));
60001a68:	4b1e      	ldr	r3, [pc, #120]	; (60001ae4 <configure_external_ram+0x350>)
60001a6a:	2200      	movs	r2, #0
60001a6c:	e9c3 2200 	strd	r2, r2, [r3]
60001a70:	e9c3 2202 	strd	r2, r2, [r3, #8]
}
60001a74:	b003      	add	sp, #12
60001a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001a78:	401f8000 	.word	0x401f8000
60001a7c:	0001b0f9 	.word	0x0001b0f9
60001a80:	000110f9 	.word	0x000110f9
60001a84:	401f8400 	.word	0x401f8400
60001a88:	000170f9 	.word	0x000170f9
60001a8c:	400fc000 	.word	0x400fc000
60001a90:	1ffffcff 	.word	0x1ffffcff
60001a94:	a0000300 	.word	0xa0000300
60001a98:	402a4000 	.word	0x402a4000
60001a9c:	402a8000 	.word	0x402a8000
60001aa0:	ffff0012 	.word	0xffff0012
60001aa4:	00f737ff 	.word	0x00f737ff
60001aa8:	80000040 	.word	0x80000040
60001aac:	7cf0ff00 	.word	0x7cf0ff00
60001ab0:	830f00ff 	.word	0x830f00ff
60001ab4:	00020063 	.word	0x00020063
60001ab8:	5af05af0 	.word	0x5af05af0
60001abc:	402a4200 	.word	0x402a4200
60001ac0:	402a4300 	.word	0x402a4300
60001ac4:	3018049f 	.word	0x3018049f
60001ac8:	0a1806eb 	.word	0x0a1806eb
60001acc:	0a180638 	.word	0x0a180638
60001ad0:	26013206 	.word	0x26013206
60001ad4:	00030004 	.word	0x00030004
60001ad8:	70000000 	.word	0x70000000
60001adc:	70000000 	.word	0x70000000
60001ae0:	20000e9e 	.word	0x20000e9e
60001ae4:	20000e00 	.word	0x20000e00
	FLEXSPI2_IPCR0 = addr;
60001ae8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001aec:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001af0:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001af2:	4808      	ldr	r0, [pc, #32]	; (60001b14 <configure_external_ram+0x380>)
	FLEXSPI2_IPCR0 = addr;
60001af4:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001af8:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001afc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001b00:	6943      	ldr	r3, [r0, #20]
60001b02:	07db      	lsls	r3, r3, #31
60001b04:	d5fc      	bpl.n	60001b00 <configure_external_ram+0x36c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001b06:	2301      	movs	r3, #1
60001b08:	2510      	movs	r5, #16
60001b0a:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
60001b0e:	6143      	str	r3, [r0, #20]
			external_psram_size = 16;
60001b10:	e79c      	b.n	60001a4c <configure_external_ram+0x2b8>
60001b12:	bf00      	nop
60001b14:	402a4000 	.word	0x402a4000

60001b18 <usb_pll_start>:
{
60001b18:	b4f0      	push	{r4, r5, r6, r7}
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001b1a:	4a15      	ldr	r2, [pc, #84]	; (60001b70 <usb_pll_start+0x58>)
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b1c:	2740      	movs	r7, #64	; 0x40
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b1e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b22:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b26:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b2a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b2e:	f243 0042 	movw	r0, #12354	; 0x3042
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001b32:	6913      	ldr	r3, [r2, #16]
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001b34:	f013 0f02 	tst.w	r3, #2
60001b38:	d10e      	bne.n	60001b58 <usb_pll_start+0x40>
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
60001b3a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
60001b3e:	d00f      	beq.n	60001b60 <usb_pll_start+0x48>
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001b40:	f413 5f80 	tst.w	r3, #4096	; 0x1000
60001b44:	d00e      	beq.n	60001b64 <usb_pll_start+0x4c>
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
60001b46:	2b00      	cmp	r3, #0
60001b48:	daf3      	bge.n	60001b32 <usb_pll_start+0x1a>
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001b4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
60001b4e:	d10b      	bne.n	60001b68 <usb_pll_start+0x50>
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
60001b50:	065b      	lsls	r3, r3, #25
60001b52:	d50b      	bpl.n	60001b6c <usb_pll_start+0x54>
}
60001b54:	bcf0      	pop	{r4, r5, r6, r7}
60001b56:	4770      	bx	lr
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b58:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
60001b5a:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b5c:	6190      	str	r0, [r2, #24]
			continue;
60001b5e:	e7e8      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b60:	6155      	str	r5, [r2, #20]
			continue;
60001b62:	e7e6      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b64:	6156      	str	r6, [r2, #20]
			continue;
60001b66:	e7e4      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b68:	6191      	str	r1, [r2, #24]
			continue;
60001b6a:	e7e2      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b6c:	6157      	str	r7, [r2, #20]
			continue;
60001b6e:	e7e0      	b.n	60001b32 <usb_pll_start+0x1a>
60001b70:	400d8000 	.word	0x400d8000

60001b74 <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b74:	4a3f      	ldr	r2, [pc, #252]	; (60001c74 <tempmon_init+0x100>)

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b76:	2003      	movs	r0, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
60001b78:	493f      	ldr	r1, [pc, #252]	; (60001c78 <tempmon_init+0x104>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b7a:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b7e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001b82:	f04f 0c00 	mov.w	ip, #0
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b86:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 60001c7c <tempmon_init+0x108>
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b8a:	f023 0301 	bic.w	r3, r3, #1
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b8e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 60001c80 <tempmon_init+0x10c>
{
60001b92:	b430      	push	{r4, r5}
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b98:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  calibrationData = HW_OCOTP_ANA1;
60001b9c:	f8d1 10e0 	ldr.w	r1, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001ba0:	4d38      	ldr	r5, [pc, #224]	; (60001c84 <tempmon_init+0x110>)
60001ba2:	b2cb      	uxtb	r3, r1
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001ba4:	4c38      	ldr	r4, [pc, #224]	; (60001c88 <tempmon_init+0x114>)
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001ba6:	4839      	ldr	r0, [pc, #228]	; (60001c8c <tempmon_init+0x118>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001ba8:	602b      	str	r3, [r5, #0]
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001baa:	ee07 3a90 	vmov	s15, r3
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001bae:	0d0b      	lsrs	r3, r1, #20
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001bb0:	f3c1 210b 	ubfx	r1, r1, #8, #12
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001bb8:	ee06 3a90 	vmov	s13, r3
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bbc:	ee07 1a10 	vmov	s14, r1
60001bc0:	4b33      	ldr	r3, [pc, #204]	; (60001c90 <tempmon_init+0x11c>)
60001bc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001bc6:	6021      	str	r1, [r4, #0]
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bc8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001bcc:	4931      	ldr	r1, [pc, #196]	; (60001c94 <tempmon_init+0x120>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bce:	ee37 6ac6 	vsub.f32	s12, s15, s12
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bd2:	ee37 5ac5 	vsub.f32	s10, s15, s10
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bd6:	ee76 6ac7 	vsub.f32	s13, s13, s14
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bda:	ee77 7ae5 	vsub.f32	s15, s15, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bde:	ee26 6a26 	vmul.f32	s12, s12, s13
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001be2:	edc3 6a00 	vstr	s13, [r3]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001be6:	ee25 5a26 	vmul.f32	s10, s10, s13
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001bea:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bee:	ee67 4aa6 	vmul.f32	s9, s15, s13
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bf2:	edc0 7a00 	vstr	s15, [r0]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bf6:	eec6 5a27 	vdiv.f32	s11, s12, s15
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001bfa:	4827      	ldr	r0, [pc, #156]	; (60001c98 <tempmon_init+0x124>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bfc:	ee85 6a27 	vdiv.f32	s12, s10, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c00:	eec4 6aa7 	vdiv.f32	s13, s9, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c04:	ee75 5a87 	vadd.f32	s11, s11, s14
60001c08:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c0c:	ee36 6a07 	vadd.f32	s12, s12, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c10:	ee15 4a90 	vmov	r4, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c14:	eebc 6ac6 	vcvt.u32.f32	s12, s12
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c18:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c1c:	ee76 7a87 	vadd.f32	s15, s13, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c24:	ee16 3a10 	vmov	r3, s12
60001c28:	f8d2 4190 	ldr.w	r4, [r2, #400]	; 0x190
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c30:	ea01 4103 	and.w	r1, r1, r3, lsl #16
60001c34:	4321      	orrs	r1, r4
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c36:	ee17 3a90 	vmov	r3, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c3a:	f8c2 1190 	str.w	r1, [r2, #400]	; 0x190
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
60001c42:	f8d2 1190 	ldr.w	r1, [r2, #400]	; 0x190
60001c46:	430b      	orrs	r3, r1
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* volatile _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
60001c48:	4914      	ldr	r1, [pc, #80]	; (60001c9c <tempmon_init+0x128>)
60001c4a:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
60001c4e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
60001c52:	f043 0302 	orr.w	r3, r3, #2
60001c56:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
60001c5a:	4b11      	ldr	r3, [pc, #68]	; (60001ca0 <tempmon_init+0x12c>)
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001c5c:	f880 c040 	strb.w	ip, [r0, #64]	; 0x40
60001c60:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c64:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
60001c68:	2201      	movs	r2, #1
}
60001c6a:	bc30      	pop	{r4, r5}
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c6c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
60001c70:	4770      	bx	lr
60001c72:	bf00      	nop
60001c74:	400d8100 	.word	0x400d8100
60001c78:	401f4400 	.word	0x401f4400
60001c7c:	42aa0000 	.word	0x42aa0000
60001c80:	42b40000 	.word	0x42b40000
60001c84:	20000e64 	.word	0x20000e64
60001c88:	20000e60 	.word	0x20000e60
60001c8c:	20000e68 	.word	0x20000e68
60001c90:	20000e6c 	.word	0x20000e6c
60001c94:	0fff0000 	.word	0x0fff0000
60001c98:	e000e400 	.word	0xe000e400
60001c9c:	20000800 	.word	0x20000800
60001ca0:	00000741 	.word	0x00000741

60001ca4 <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001ca4:	4b31      	ldr	r3, [pc, #196]	; (60001d6c <usb_init+0xc8>)
60001ca6:	f640 7261 	movw	r2, #3937	; 0xf61
{
60001caa:	b510      	push	{r4, lr}
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001cac:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
60001cb0:	f240 4404 	movw	r4, #1028	; 0x404
	usb_init_serialnumber();
60001cb4:	f000 f8d8 	bl	60001e68 <__usb_init_serialnumber_veneer>
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cb8:	4a2d      	ldr	r2, [pc, #180]	; (60001d70 <usb_init+0xcc>)
	USB1_BURSTSIZE = 0x0404;
60001cba:	492e      	ldr	r1, [pc, #184]	; (60001d74 <usb_init+0xd0>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cbc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cc0:	482d      	ldr	r0, [pc, #180]	; (60001d78 <usb_init+0xd4>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cc2:	f043 0303 	orr.w	r3, r3, #3
60001cc6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cca:	4b2c      	ldr	r3, [pc, #176]	; (60001d7c <usb_init+0xd8>)
	USB1_BURSTSIZE = 0x0404;
60001ccc:	f8c1 4160 	str.w	r4, [r1, #352]	; 0x160
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cd0:	6802      	ldr	r2, [r0, #0]
60001cd2:	421a      	tst	r2, r3
60001cd4:	d103      	bne.n	60001cde <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
60001cd6:	f8d1 31a8 	ldr.w	r3, [r1, #424]	; 0x1a8
60001cda:	079a      	lsls	r2, r3, #30
60001cdc:	d01b      	beq.n	60001d16 <usb_init+0x72>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001cde:	4a25      	ldr	r2, [pc, #148]	; (60001d74 <usb_init+0xd0>)
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
60001ce0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
60001ce4:	4b24      	ldr	r3, [pc, #144]	; (60001d78 <usb_init+0xd4>)
60001ce6:	6359      	str	r1, [r3, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001ce8:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cec:	f043 0302 	orr.w	r3, r3, #2
60001cf0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
60001cf4:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cf8:	079b      	lsls	r3, r3, #30
60001cfa:	d4fb      	bmi.n	60001cf4 <usb_init+0x50>
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001cfc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
60001d00:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001d04:	4b1c      	ldr	r3, [pc, #112]	; (60001d78 <usb_init+0xd4>)
60001d06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001d0a:	f8c1 028c 	str.w	r0, [r1, #652]	; 0x28c
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001d0e:	2019      	movs	r0, #25
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001d10:	639a      	str	r2, [r3, #56]	; 0x38
		delay(25);
60001d12:	f000 f8b1 	bl	60001e78 <__delay_veneer>
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001d16:	4a18      	ldr	r2, [pc, #96]	; (60001d78 <usb_init+0xd4>)
60001d18:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d1c:	4c15      	ldr	r4, [pc, #84]	; (60001d74 <usb_init+0xd0>)
	USBPHY1_PWD = 0;
60001d1e:	2100      	movs	r1, #0
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001d20:	6390      	str	r0, [r2, #56]	; 0x38
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d22:	200a      	movs	r0, #10
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d24:	4b16      	ldr	r3, [pc, #88]	; (60001d80 <usb_init+0xdc>)
	USBPHY1_PWD = 0;
60001d26:	6011      	str	r1, [r2, #0]
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d28:	f44f 7220 	mov.w	r2, #640	; 0x280
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d2c:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d30:	4618      	mov	r0, r3
60001d32:	f000 f895 	bl	60001e60 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
	endpoint_queue_head[1].config = (64 << 16);
60001d36:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d3a:	4603      	mov	r3, r0
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d3c:	f44f 0081 	mov.w	r0, #4227072	; 0x408000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d40:	f240 1143 	movw	r1, #323	; 0x143
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d44:	6018      	str	r0, [r3, #0]
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
60001d46:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
	endpoint_queue_head[1].config = (64 << 16);
60001d4a:	641a      	str	r2, [r3, #64]	; 0x40
60001d4c:	4b0d      	ldr	r3, [pc, #52]	; (60001d84 <usb_init+0xe0>)
60001d4e:	4a0e      	ldr	r2, [pc, #56]	; (60001d88 <usb_init+0xe4>)
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d50:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
60001d54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &usb_isr;
	attachInterruptVector(IRQ_USB1, &usb_isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d58:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
60001d5c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001d60:	2301      	movs	r3, #1
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d62:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	USB1_USBCMD = USB_USBCMD_RS;
60001d66:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
	//transfer_log_head = 0;
	//transfer_log_count = 0;
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}
60001d6a:	bd10      	pop	{r4, pc}
60001d6c:	400d8000 	.word	0x400d8000
60001d70:	400fc000 	.word	0x400fc000
60001d74:	402e0000 	.word	0x402e0000
60001d78:	400d9000 	.word	0x400d9000
60001d7c:	001e1c00 	.word	0x001e1c00
60001d80:	20000000 	.word	0x20000000
60001d84:	20000800 	.word	0x20000800
60001d88:	00000929 	.word	0x00000929

60001d8c <_reboot_Teensyduino_>:


FLASHMEM __attribute__((noinline)) void _reboot_Teensyduino_(void)
{
60001d8c:	b508      	push	{r3, lr}
	if (!(HW_OCOTP_CFG5 & 0x02)) {
60001d8e:	4b0e      	ldr	r3, [pc, #56]	; (60001dc8 <_reboot_Teensyduino_+0x3c>)
60001d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
60001d92:	079b      	lsls	r3, r3, #30
60001d94:	d400      	bmi.n	60001d98 <_reboot_Teensyduino_+0xc>
		asm("bkpt #251"); // run bootloader
60001d96:	befb      	bkpt	0x00fb
	} else {
		__disable_irq(); // secure mode NXP ROM reboot
60001d98:	b672      	cpsid	i
		USB1_USBCMD = 0;
60001d9a:	4b0c      	ldr	r3, [pc, #48]	; (60001dcc <_reboot_Teensyduino_+0x40>)
60001d9c:	2000      	movs	r0, #0
		IOMUXC_GPR_GPR16 = 0x00200003;
60001d9e:	4a0c      	ldr	r2, [pc, #48]	; (60001dd0 <_reboot_Teensyduino_+0x44>)
		USB1_USBCMD = 0;
60001da0:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
		// TODO: wipe all RAM for security
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001da4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001da8:	490a      	ldr	r1, [pc, #40]	; (60001dd4 <_reboot_Teensyduino_+0x48>)
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001daa:	f5a3 235f 	sub.w	r3, r3, #913408	; 0xdf000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001dae:	6411      	str	r1, [r2, #64]	; 0x40
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001db0:	469d      	mov	sp, r3
		__asm__ volatile("dsb":::"memory");
60001db2:	f3bf 8f4f 	dsb	sy
		volatile uint32_t * const p = (uint32_t *)0x20208000;
		*p = 0xEB120000;
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001db6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
		*p = 0xEB120000;
60001dba:	4807      	ldr	r0, [pc, #28]	; (60001dd8 <_reboot_Teensyduino_+0x4c>)
60001dbc:	4a07      	ldr	r2, [pc, #28]	; (60001ddc <_reboot_Teensyduino_+0x50>)
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001dbe:	69db      	ldr	r3, [r3, #28]
		*p = 0xEB120000;
60001dc0:	6002      	str	r2, [r0, #0]
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001dc2:	689b      	ldr	r3, [r3, #8]
60001dc4:	4798      	blx	r3
	}
	__builtin_unreachable();
60001dc6:	bf00      	nop
60001dc8:	401f4400 	.word	0x401f4400
60001dcc:	402e0000 	.word	0x402e0000
60001dd0:	400ac000 	.word	0x400ac000
60001dd4:	00200003 	.word	0x00200003
60001dd8:	20208000 	.word	0x20208000
60001ddc:	eb120000 	.word	0xeb120000

60001de0 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001de0:	4b10      	ldr	r3, [pc, #64]	; (60001e24 <analog_init+0x44>)
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001de2:	20a0      	movs	r0, #160	; 0xa0
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001de4:	4a10      	ldr	r2, [pc, #64]	; (60001e28 <analog_init+0x48>)
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001de6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001de8:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
{
60001dec:	b410      	push	{r4}
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001dee:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001df0:	f240 6437 	movw	r4, #1591	; 0x637
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
60001df4:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001df6:	f441 7140 	orr.w	r1, r1, #768	; 0x300
60001dfa:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001dfc:	6454      	str	r4, [r2, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001dfe:	6490      	str	r0, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) {
60001e00:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001e02:	061b      	lsls	r3, r3, #24
60001e04:	d4fc      	bmi.n	60001e00 <analog_init+0x20>
		//yield();
	}
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001e06:	4a09      	ldr	r2, [pc, #36]	; (60001e2c <analog_init+0x4c>)
60001e08:	f240 6137 	movw	r1, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001e0c:	23a0      	movs	r3, #160	; 0xa0
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001e0e:	6451      	str	r1, [r2, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001e10:	6493      	str	r3, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) {
60001e12:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001e14:	f013 0380 	ands.w	r3, r3, #128	; 0x80
60001e18:	d1fb      	bne.n	60001e12 <analog_init+0x32>
		//yield();
	}
	calibrating = 0;
60001e1a:	4a05      	ldr	r2, [pc, #20]	; (60001e30 <analog_init+0x50>)
60001e1c:	7013      	strb	r3, [r2, #0]
}
60001e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
60001e22:	4770      	bx	lr
60001e24:	400fc000 	.word	0x400fc000
60001e28:	400c4000 	.word	0x400c4000
60001e2c:	400c8000 	.word	0x400c8000
60001e30:	20000e9d 	.word	0x20000e9d

60001e34 <_init>:
60001e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001e36:	bf00      	nop
60001e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001e3a:	bc08      	pop	{r3}
60001e3c:	469e      	mov	lr, r3
60001e3e:	4770      	bx	lr

60001e40 <__sm_set_pool_veneer>:
60001e40:	f85f f000 	ldr.w	pc, [pc]	; 60001e44 <__sm_set_pool_veneer+0x4>
60001e44:	000016c9 	.word	0x000016c9

60001e48 <__pwm_init_veneer>:
60001e48:	f85f f000 	ldr.w	pc, [pc]	; 60001e4c <__pwm_init_veneer+0x4>
60001e4c:	00001565 	.word	0x00001565

60001e50 <__main_veneer>:
60001e50:	f85f f000 	ldr.w	pc, [pc]	; 60001e54 <__main_veneer+0x4>
60001e54:	00000471 	.word	0x00000471

60001e58 <__set_arm_clock_veneer>:
60001e58:	f85f f000 	ldr.w	pc, [pc]	; 60001e5c <__set_arm_clock_veneer+0x4>
60001e5c:	000000d9 	.word	0x000000d9

60001e60 <__memset_veneer>:
60001e60:	f85f f000 	ldr.w	pc, [pc]	; 60001e64 <__memset_veneer+0x4>
60001e64:	00001759 	.word	0x00001759

60001e68 <__usb_init_serialnumber_veneer>:
60001e68:	f85f f000 	ldr.w	pc, [pc]	; 60001e6c <__usb_init_serialnumber_veneer+0x4>
60001e6c:	00001095 	.word	0x00001095

60001e70 <____libc_init_array_veneer>:
60001e70:	f85f f000 	ldr.w	pc, [pc]	; 60001e74 <____libc_init_array_veneer+0x4>
60001e74:	000017fd 	.word	0x000017fd

60001e78 <__delay_veneer>:
60001e78:	f85f f000 	ldr.w	pc, [pc]	; 60001e7c <__delay_veneer+0x4>
60001e7c:	000003c9 	.word	0x000003c9

60001e80 <__frame_dummy_init_array_entry>:
60001e80:	00000045                                E...

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <register_tm_clones>:
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
                        return (void *)-1;
      20:	4805      	ldr	r0, [pc, #20]	; (38 <_teensy_model_identifier+0x13>)
      22:	4b06      	ldr	r3, [pc, #24]	; (3c <_teensy_model_identifier+0x17>)
                        errno = ENOMEM;
      24:	1a1b      	subs	r3, r3, r0
                }
                __brkval = prev + incr;
        }
        return prev;
}
      26:	0fd9      	lsrs	r1, r3, #31
      28:	eb01 01a3 	add.w	r1, r1, r3, asr #2
      2c:	1049      	asrs	r1, r1, #1
      2e:	d002      	beq.n	36 <_teensy_model_identifier+0x11>
      30:	4b03      	ldr	r3, [pc, #12]	; (40 <_teensy_model_identifier+0x1b>)
      32:	b103      	cbz	r3, 36 <_teensy_model_identifier+0x11>
	// set the SRTC
	SNVS_LPSRTCLR = t << 15;
	SNVS_LPSRTCMR = t >> 17;
	// start the SRTC
	SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
	while (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)); // wait
      34:	4718      	bx	r3
      36:	4770      	bx	lr
	// start the RTC and sync it to the SRTC
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
      38:	20000ac0 	.word	0x20000ac0
      3c:	20000ac0 	.word	0x20000ac0
}
      40:	00000000 	.word	0x00000000

00000044 <frame_dummy>:
      44:	b508      	push	{r3, lr}
      46:	4b05      	ldr	r3, [pc, #20]	; (5c <frame_dummy+0x18>)
		return 0;
	}

	if (!new_pool || !new_pool_size) {
		if (smalloc_verify_pool(spool)) {
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
      48:	b11b      	cbz	r3, 52 <frame_dummy+0xe>
      4a:	4905      	ldr	r1, [pc, #20]	; (60 <frame_dummy+0x1c>)
      4c:	4805      	ldr	r0, [pc, #20]	; (64 <frame_dummy+0x20>)
      4e:	f3af 8000 	nop.w
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
}
      52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      56:	f7ff bfe3 	b.w	20 <register_tm_clones>
      5a:	bf00      	nop
      5c:	00000000 	.word	0x00000000
}
      60:	20000e10 	.word	0x20000e10
      64:	60005000 	.word	0x60005000

00000068 <setup>:
#include <Wire.h>
#include <SPI.h>
#include <IntervalTimer.h>
#include <TimeLib.h>
void setup() {}
      68:	4770      	bx	lr
      6a:	bf00      	nop

0000006c <loop>:
	bool irq = disableTimerInterrupt();
	MillisTimer *waiting = listWaiting;
	listWaiting = nullptr; // TODO: use STREX to avoid interrupt disable
	enableTimerInterrupt(irq);
	while (waiting) {
		MillisTimer *next = waiting->_next;
      6c:	4770      	bx	lr
		waiting->addToActiveList();
      6e:	bf00      	nop

00000070 <EventResponder::runFromInterrupt()>:
      70:	b570      	push	{r4, r5, r6, lr}
	while (waiting) {
      72:	f3ef 8210 	mrs	r2, PRIMASK
		waiting = next;
	}
}
      76:	b672      	cpsid	i
			event.triggerEvent(0, timer);
      78:	4c0c      	ldr	r4, [pc, #48]	; (ac <EventResponder::runFromInterrupt()+0x3c>)
      7a:	6820      	ldr	r0, [r4, #0]
      7c:	b180      	cbz	r0, a0 <EventResponder::runFromInterrupt()+0x30>
      7e:	4e0c      	ldr	r6, [pc, #48]	; (b0 <EventResponder::runFromInterrupt()+0x40>)
			timer->_ms--;
      80:	2500      	movs	r5, #0
      82:	6943      	ldr	r3, [r0, #20]
			break;
      84:	6023      	str	r3, [r4, #0]
      86:	b173      	cbz	r3, a6 <EventResponder::runFromInterrupt()+0x36>
      88:	619d      	str	r5, [r3, #24]
      8a:	b902      	cbnz	r2, 8e <EventResponder::runFromInterrupt()+0x1e>
      8c:	b662      	cpsie	i
      8e:	6883      	ldr	r3, [r0, #8]
      90:	7745      	strb	r5, [r0, #29]
      92:	4798      	blx	r3
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
      94:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
      98:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
      9a:	6820      	ldr	r0, [r4, #0]
		if (first) {
      9c:	2800      	cmp	r0, #0
      9e:	d1f0      	bne.n	82 <EventResponder::runFromInterrupt()+0x12>
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
      a0:	b902      	cbnz	r2, a4 <EventResponder::runFromInterrupt()+0x34>
      a2:	b662      	cpsie	i
}
      a4:	bd70      	pop	{r4, r5, r6, pc}
				lastInterrupt = nullptr;
      a6:	6033      	str	r3, [r6, #0]
      a8:	e7ef      	b.n	8a <EventResponder::runFromInterrupt()+0x1a>
      aa:	bf00      	nop
      ac:	20000c90 	.word	0x20000c90
      b0:	20000c8c 	.word	0x20000c8c

000000b4 <pendablesrvreq_isr>:
	EventResponder::runFromInterrupt();
      b4:	f7ff bfdc 	b.w	70 <EventResponder::runFromInterrupt()>

000000b8 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
      b8:	4904      	ldr	r1, [pc, #16]	; (cc <systick_isr+0x14>)
	systick_millis_count++;
      ba:	4a05      	ldr	r2, [pc, #20]	; (d0 <systick_isr+0x18>)
	systick_cycle_count = ARM_DWT_CYCCNT;
      bc:	6849      	ldr	r1, [r1, #4]
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <systick_isr+0x1c>)
      c0:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
      c2:	6813      	ldr	r3, [r2, #0]
      c4:	3301      	adds	r3, #1
      c6:	6013      	str	r3, [r2, #0]
}
      c8:	4770      	bx	lr
      ca:	bf00      	nop
      cc:	e0001000 	.word	0xe0001000
      d0:	20000e78 	.word	0x20000e78
      d4:	20000e74 	.word	0x20000e74

000000d8 <set_arm_clock>:
	uint16_t mask = 1 << submodule;
	uint32_t olddiv = p->SM[submodule].VAL1;
	uint32_t newdiv = (uint32_t)((float)F_BUS_ACTUAL / frequency + 0.5f);
	uint32_t prescale = 0;
	//printf(" div=%lu\n", newdiv);
	while (newdiv > 65535 && prescale < 7) {
      d8:	49a2      	ldr	r1, [pc, #648]	; (364 <set_arm_clock+0x28c>)
      da:	4ba3      	ldr	r3, [pc, #652]	; (368 <set_arm_clock+0x290>)
		if (size >= tx_available) {
			memcpy(txdata, data, tx_available);
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
      dc:	4288      	cmp	r0, r1
      de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      e2:	4ca2      	ldr	r4, [pc, #648]	; (36c <set_arm_clock+0x294>)
      e4:	695e      	ldr	r6, [r3, #20]
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
      e6:	699a      	ldr	r2, [r3, #24]
      e8:	f8d4 800c 	ldr.w	r8, [r4, #12]
      ec:	d91b      	bls.n	126 <set_arm_clock+0x4e>
	uint32_t end_addr = (uint32_t)addr + size;
      ee:	4ba0      	ldr	r3, [pc, #640]	; (370 <set_arm_clock+0x298>)
      f0:	4298      	cmp	r0, r3
      f2:	f240 8102 	bls.w	2fa <set_arm_clock+0x222>
      f6:	1ac3      	subs	r3, r0, r3
      f8:	499e      	ldr	r1, [pc, #632]	; (374 <set_arm_clock+0x29c>)
	do {
		SCB_CACHE_DCCIMVAC = location;
      fa:	0a1b      	lsrs	r3, r3, #8
      fc:	fba1 1303 	umull	r1, r3, r1, r3
     100:	f240 6127 	movw	r1, #1575	; 0x627
     104:	09db      	lsrs	r3, r3, #7
		location += 32;
     106:	eb03 0383 	add.w	r3, r3, r3, lsl #2
	} while (location < end_addr);
     10a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
	asm("dsb");
     10e:	f203 43e2 	addw	r3, r3, #1250	; 0x4e2
	asm("isb");
     112:	428b      	cmp	r3, r1
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
     114:	bf28      	it	cs
     116:	460b      	movcs	r3, r1
     118:	f5a3 7748 	sub.w	r7, r3, #800	; 0x320
			if (++tx_head >= TX_NUM) tx_head = 0;
     11c:	4b96      	ldr	r3, [pc, #600]	; (378 <set_arm_clock+0x2a0>)
     11e:	fba3 3707 	umull	r3, r7, r3, r7
     122:	08ff      	lsrs	r7, r7, #3
     124:	e004      	b.n	130 <set_arm_clock+0x58>
     126:	4f95      	ldr	r7, [pc, #596]	; (37c <set_arm_clock+0x2a4>)
     128:	42b8      	cmp	r0, r7
     12a:	bf8c      	ite	hi
     12c:	270e      	movhi	r7, #14
			size -= tx_available;
     12e:	2706      	movls	r7, #6
     130:	498d      	ldr	r1, [pc, #564]	; (368 <set_arm_clock+0x290>)
     132:	f008 091f 	and.w	r9, r8, #31
			sent += tx_available;
     136:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
			size -= tx_available;
     13a:	45b9      	cmp	r9, r7
			sent += tx_available;
     13c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
			data += tx_available;
     140:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
     144:	d20c      	bcs.n	160 <set_arm_clock+0x88>
	USB1_GPTIMER0CTRL = 0;
     146:	f028 081f 	bic.w	r8, r8, #31
			tx_available = 0;
     14a:	f5a1 21f8 	sub.w	r1, r1, #507904	; 0x7c000
	USB1_GPTIMER0CTRL = 0;
     14e:	ea48 0807 	orr.w	r8, r8, r7
			tx_available -= size;
			sent += size;
			size = 0;
			timer_start_oneshot();
		}
		asm("dsb" ::: "memory");
     152:	f8c1 800c 	str.w	r8, [r1, #12]
	while (size > 0) {
     156:	680b      	ldr	r3, [r1, #0]
     158:	2b00      	cmp	r3, #0
     15a:	dafc      	bge.n	156 <set_arm_clock+0x7e>
		tx_noautoflush = 0;
	}
	return sent;
     15c:	f008 091f 	and.w	r9, r8, #31
}
     160:	f016 7300 	ands.w	r3, r6, #33554432	; 0x2000000
				tx_available = TX_SIZE;
     164:	d124      	bne.n	1b0 <set_arm_clock+0xd8>
     166:	4986      	ldr	r1, [pc, #536]	; (380 <set_arm_clock+0x2a8>)
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
     168:	690c      	ldr	r4, [r1, #16]
				transmit_previous_timeout = 0;
     16a:	4986      	ldr	r1, [pc, #536]	; (384 <set_arm_clock+0x2ac>)
     16c:	43a1      	bics	r1, r4
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
     16e:	f000 80ea 	beq.w	346 <set_arm_clock+0x26e>
				tx_available = TX_SIZE;
     172:	f482 5180 	eor.w	r1, r2, #4096	; 0x1000
				break;
     176:	4634      	mov	r4, r6
				transmit_previous_timeout = 1;
     178:	f44f 5580 	mov.w	r5, #4096	; 0x1000
     17c:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
}
     180:	d004      	beq.n	18c <set_arm_clock+0xb4>
     182:	f026 5660 	bic.w	r6, r6, #939524096	; 0x38000000
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
     186:	431e      	orrs	r6, r3
     188:	4b77      	ldr	r3, [pc, #476]	; (368 <set_arm_clock+0x290>)
     18a:	615e      	str	r6, [r3, #20]
     18c:	f411 5f40 	tst.w	r1, #12288	; 0x3000
	return sent;
     190:	d007      	beq.n	1a2 <set_arm_clock+0xca>
     192:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
     196:	4974      	ldr	r1, [pc, #464]	; (368 <set_arm_clock+0x290>)
     198:	432a      	orrs	r2, r5
     19a:	618a      	str	r2, [r1, #24]
     19c:	6c8b      	ldr	r3, [r1, #72]	; 0x48
     19e:	071a      	lsls	r2, r3, #28
     1a0:	d4fc      	bmi.n	19c <set_arm_clock+0xc4>
     1a2:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
     1a6:	4a70      	ldr	r2, [pc, #448]	; (368 <set_arm_clock+0x290>)
     1a8:	6156      	str	r6, [r2, #20]
     1aa:	6c93      	ldr	r3, [r2, #72]	; 0x48
     1ac:	069b      	lsls	r3, r3, #26
     1ae:	d4fc      	bmi.n	1aa <set_arm_clock+0xd2>
     1b0:	4c75      	ldr	r4, [pc, #468]	; (388 <set_arm_clock+0x2b0>)
     1b2:	42a0      	cmp	r0, r4
     1b4:	f200 80ce 	bhi.w	354 <set_arm_clock+0x27c>
	if (format & 0x04) ctrl |= LPUART_CTRL_M;		// 9 bits (might include parity)
	if ((format & 0x0F) == 0x04) ctrl |=  LPUART_CTRL_R9T8; // 8N2 is 9 bit with 9th bit always 1

	// Bit 5 TXINVERT
	if (format & 0x20) {
		ctrl |= LPUART_CTRL_TXINV;		// tx invert
     1b8:	f04f 0c01 	mov.w	ip, #1

		// if half duplex mode - PU on TX should be PD. 
		if (half_duplex_mode_) *(portControlRegister(hardware->tx_pins[tx_pin_index_].pin)) &=  ~IOMUXC_PAD_PUS(3);
     1bc:	4601      	mov	r1, r0
	// write out computed CTRL
	port->CTRL = ctrl;

	// Bit 3 10 bit - Will assume that begin already cleared it.
	// process some other bits which change other registers.
	if (format & 0x08) 	port->BAUD |= LPUART_BAUD_M10;
     1be:	4663      	mov	r3, ip
	port->CTRL = ctrl;
     1c0:	fb03 1201 	mla	r2, r3, r1, r1
	if (format & 0x08) 	port->BAUD |= LPUART_BAUD_M10;
     1c4:	f103 0e01 	add.w	lr, r3, #1
     1c8:	f10c 0501 	add.w	r5, ip, #1

	// Bit 4 RXINVERT 
	uint32_t c = port->STAT & ~LPUART_STAT_RXINV;
     1cc:	42a2      	cmp	r2, r4
	if (format & 0x10) c |= LPUART_STAT_RXINV;		// rx invert
     1ce:	d818      	bhi.n	202 <set_arm_clock+0x12a>
	uint32_t c = port->STAT & ~LPUART_STAT_RXINV;
     1d0:	f1be 0f08 	cmp.w	lr, #8
	if (format & 0x10) c |= LPUART_STAT_RXINV;		// rx invert
     1d4:	f04f 0301 	mov.w	r3, #1
     1d8:	f040 808d 	bne.w	2f6 <set_arm_clock+0x21e>
	port->STAT = c;

	// bit 8 can turn on 2 stop bit mote
	if ( format & 0x100) port->BAUD |= LPUART_BAUD_SBNS;	
     1dc:	f1bc 0f04 	cmp.w	ip, #4
     1e0:	f200 8091 	bhi.w	306 <set_arm_clock+0x22e>
     1e4:	180a      	adds	r2, r1, r0
     1e6:	42a2      	cmp	r2, r4

	//Serial.printf("    stat:%x ctrl:%x fifo:%x water:%x\n", port->STAT, port->CTRL, port->FIFO, port->WATER );

	// Enable the processing of serialEvent for this object, if user function exists.
	// Linker will assign NULL for a weak function which isn't implemented.
	if (hardware->_serialEvent) addToSerialEventsList();
     1e8:	f200 80a4 	bhi.w	334 <set_arm_clock+0x25c>
	//digitalWrite(4, LOW);
}


void HardwareSerialIMXRT::addToSerialEventsList() {
	for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
     1ec:	fb05 f100 	mul.w	r1, r5, r0
     1f0:	46ac      	mov	ip, r5
     1f2:	f103 0e01 	add.w	lr, r3, #1
     1f6:	fb03 1201 	mla	r2, r3, r1, r1
     1fa:	f10c 0501 	add.w	r5, ip, #1
     1fe:	42a2      	cmp	r2, r4
     200:	d9e6      	bls.n	1d0 <set_arm_clock+0xf8>
     202:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
		if (s_serials_with_serial_events[i] == this) return; // already in the list.
     206:	028c      	lsls	r4, r1, #10
     208:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
     20c:	485f      	ldr	r0, [pc, #380]	; (38c <set_arm_clock+0x2b4>)
};
     20e:	4410      	add	r0, r2
     210:	4a5f      	ldr	r2, [pc, #380]	; (390 <set_arm_clock+0x2b8>)
	if (half_duplex_mode_) ctrl |= (LPUART_CTRL_LOOPS | LPUART_CTRL_RSRC);
     212:	4290      	cmp	r0, r2
     214:	d97f      	bls.n	316 <set_arm_clock+0x23e>
     216:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 3bc <set_arm_clock+0x2e4>
     21a:	226c      	movs	r2, #108	; 0x6c
     21c:	485d      	ldr	r0, [pc, #372]	; (394 <set_arm_clock+0x2bc>)
	if (format & 0x04) ctrl |= LPUART_CTRL_M;		// 9 bits (might include parity)
     21e:	4d58      	ldr	r5, [pc, #352]	; (380 <set_arm_clock+0x2a8>)
     220:	fbb0 f0fe 	udiv	r0, r0, lr
     224:	f8d5 e000 	ldr.w	lr, [r5]
		*(portControlRegister(hardware->tx_pins[tx_pin_index_].pin)) =  IOMUXC_PAD_SRE | IOMUXC_PAD_DSE(3) | IOMUXC_PAD_SPEED(3) 
     228:	fbb0 f0fc 	udiv	r0, r0, ip
     22c:	f8df c190 	ldr.w	ip, [pc, #400]	; 3c0 <set_arm_clock+0x2e8>
     230:	ea0e 0c0c 	and.w	ip, lr, ip
		if (half_duplex_mode_) *(portControlRegister(hardware->tx_pins[tx_pin_index_].pin)) &=  ~IOMUXC_PAD_PUS(3);
     234:	45d4      	cmp	ip, sl
	if (half_duplex_mode_) ctrl |= (LPUART_CTRL_LOOPS | LPUART_CTRL_RSRC);
     236:	d009      	beq.n	24c <set_arm_clock+0x174>
     238:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
		if (half_duplex_mode_) *(portControlRegister(hardware->tx_pins[tx_pin_index_].pin)) &=  ~IOMUXC_PAD_PUS(3);
     23c:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
     240:	f8c5 c000 	str.w	ip, [r5]
     244:	602a      	str	r2, [r5, #0]
     246:	682a      	ldr	r2, [r5, #0]
     248:	2a00      	cmp	r2, #0
     24a:	dafc      	bge.n	246 <set_arm_clock+0x16e>
     24c:	4a46      	ldr	r2, [pc, #280]	; (368 <set_arm_clock+0x290>)
     24e:	6915      	ldr	r5, [r2, #16]
	if (half_duplex_mode_) ctrl |= (LPUART_CTRL_LOOPS | LPUART_CTRL_RSRC);
     250:	f005 0507 	and.w	r5, r5, #7
	}
	s_serials_with_serial_events[s_count_serials_with_serial_events++] = this;
     254:	429d      	cmp	r5, r3
	yield_active_check_flags |= YIELD_CHECK_HARDWARE_SERIAL;
     256:	d003      	beq.n	260 <set_arm_clock+0x188>
	s_serials_with_serial_events[s_count_serials_with_serial_events++] = this;
     258:	6113      	str	r3, [r2, #16]
	yield_active_check_flags |= YIELD_CHECK_HARDWARE_SERIAL;
     25a:	6c93      	ldr	r3, [r2, #72]	; 0x48
	s_serials_with_serial_events[s_count_serials_with_serial_events++] = this;
     25c:	03dd      	lsls	r5, r3, #15
     25e:	d4fc      	bmi.n	25a <set_arm_clock+0x182>
	yield_active_check_flags |= YIELD_CHECK_HARDWARE_SERIAL;
     260:	f411 5fe0 	tst.w	r1, #7168	; 0x1c00
     264:	d009      	beq.n	27a <set_arm_clock+0x1a2>
};
     266:	f426 56e0 	bic.w	r6, r6, #7168	; 0x1c00
	for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
     26a:	f404 54e0 	and.w	r4, r4, #7168	; 0x1c00
     26e:	4a3e      	ldr	r2, [pc, #248]	; (368 <set_arm_clock+0x290>)
     270:	4326      	orrs	r6, r4
     272:	6156      	str	r6, [r2, #20]
     274:	6c93      	ldr	r3, [r2, #72]	; 0x48
     276:	0799      	lsls	r1, r3, #30
     278:	d4fc      	bmi.n	274 <set_arm_clock+0x19c>
     27a:	4947      	ldr	r1, [pc, #284]	; (398 <set_arm_clock+0x2c0>)
     27c:	4a47      	ldr	r2, [pc, #284]	; (39c <set_arm_clock+0x2c4>)
     27e:	4401      	add	r1, r0
     280:	4291      	cmp	r1, r2
     282:	d83c      	bhi.n	2fe <set_arm_clock+0x226>
     284:	4b46      	ldr	r3, [pc, #280]	; (3a0 <set_arm_clock+0x2c8>)
     286:	09c9      	lsrs	r1, r1, #7
     288:	fba3 3101 	umull	r3, r1, r3, r1
     28c:	0b09      	lsrs	r1, r1, #12
     28e:	1e4b      	subs	r3, r1, #1
     290:	021b      	lsls	r3, r3, #8
     292:	ea86 0203 	eor.w	r2, r6, r3
     296:	f412 7f40 	tst.w	r2, #768	; 0x300
     29a:	d006      	beq.n	2aa <set_arm_clock+0x1d2>
	}

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
     29c:	f426 7640 	bic.w	r6, r6, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
     2a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
     2a4:	4a30      	ldr	r2, [pc, #192]	; (368 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
     2a6:	4333      	orrs	r3, r6
		CCM_CBCDR = cbcdr;
     2a8:	6153      	str	r3, [r2, #20]
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
     2aa:	4a2f      	ldr	r2, [pc, #188]	; (368 <set_arm_clock+0x290>)
     2ac:	6953      	ldr	r3, [r2, #20]
     2ae:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
     2b2:	6153      	str	r3, [r2, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
     2b4:	6c93      	ldr	r3, [r2, #72]	; 0x48
     2b6:	069b      	lsls	r3, r3, #26
     2b8:	d4fc      	bmi.n	2b4 <set_arm_clock+0x1dc>

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     2ba:	4b3a      	ldr	r3, [pc, #232]	; (3a4 <set_arm_clock+0x2cc>)

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     2bc:	454f      	cmp	r7, r9
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     2be:	fba3 2300 	umull	r2, r3, r3, r0
     2c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     2c6:	ea4f 4393 	mov.w	r3, r3, lsr #18
	F_BUS_ACTUAL = frequency / div_ipg;
     2ca:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     2ce:	fbb2 f3f3 	udiv	r3, r2, r3
	F_CPU_ACTUAL = frequency;
     2d2:	4a35      	ldr	r2, [pc, #212]	; (3a8 <set_arm_clock+0x2d0>)
     2d4:	6010      	str	r0, [r2, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
     2d6:	4a35      	ldr	r2, [pc, #212]	; (3ac <set_arm_clock+0x2d4>)
     2d8:	6011      	str	r1, [r2, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
     2da:	4a35      	ldr	r2, [pc, #212]	; (3b0 <set_arm_clock+0x2d8>)
     2dc:	6013      	str	r3, [r2, #0]
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
     2de:	d208      	bcs.n	2f2 <set_arm_clock+0x21a>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
     2e0:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
     2e4:	4a21      	ldr	r2, [pc, #132]	; (36c <set_arm_clock+0x294>)
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
     2e6:	ea48 0707 	orr.w	r7, r8, r7
		DCDC_REG3 = dcdc;
     2ea:	60d7      	str	r7, [r2, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
     2ec:	6813      	ldr	r3, [r2, #0]
     2ee:	2b00      	cmp	r3, #0
     2f0:	dafc      	bge.n	2ec <set_arm_clock+0x214>
	}

	return frequency;
}
     2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     2f6:	4673      	mov	r3, lr
     2f8:	e762      	b.n	1c0 <set_arm_clock+0xe8>
     2fa:	2712      	movs	r7, #18
     2fc:	e718      	b.n	130 <set_arm_clock+0x58>
     2fe:	f44f 7340 	mov.w	r3, #768	; 0x300
	if (div_ipg > 4) div_ipg = 4;
     302:	2104      	movs	r1, #4
     304:	e7c5      	b.n	292 <set_arm_clock+0x1ba>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     306:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     30a:	4820      	ldr	r0, [pc, #128]	; (38c <set_arm_clock+0x2b4>)
     30c:	2307      	movs	r3, #7
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     30e:	028c      	lsls	r4, r1, #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     310:	4410      	add	r0, r2
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     312:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     316:	4a27      	ldr	r2, [pc, #156]	; (3b4 <set_arm_clock+0x2dc>)
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
     318:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 3c4 <set_arm_clock+0x2ec>
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
     31c:	fba2 2000 	umull	r2, r0, r2, r0
     320:	0d02      	lsrs	r2, r0, #20
	frequency = mult * 12000000 / div_arm / div_ahb;
     322:	4825      	ldr	r0, [pc, #148]	; (3b8 <set_arm_clock+0x2e0>)
     324:	2a36      	cmp	r2, #54	; 0x36
     326:	bf38      	it	cc
     328:	2236      	movcc	r2, #54	; 0x36
     32a:	fb02 f000 	mul.w	r0, r2, r0
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
     32e:	ea42 0a0a 	orr.w	sl, r2, sl
     332:	e774      	b.n	21e <set_arm_clock+0x146>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
     334:	ea4f 248c 	mov.w	r4, ip, lsl #10
     338:	2300      	movs	r3, #0
     33a:	ea86 218c 	eor.w	r1, r6, ip, lsl #10
				div_arm = 1;
     33e:	f04f 0e01 	mov.w	lr, #1
				div_ahb = div_ahb + 1;
     342:	46ac      	mov	ip, r5
     344:	e762      	b.n	20c <set_arm_clock+0x134>
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
     346:	461d      	mov	r5, r3
     348:	f086 54c0 	eor.w	r4, r6, #402653184	; 0x18000000
     34c:	4611      	mov	r1, r2
     34e:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
     352:	e713      	b.n	17c <set_arm_clock+0xa4>
	while (frequency * div_arm * div_ahb < 648000000) {
     354:	2400      	movs	r4, #0
	uint32_t div_ahb = 1;
     356:	f04f 0c01 	mov.w	ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
     35a:	4602      	mov	r2, r0
     35c:	4631      	mov	r1, r6
     35e:	4623      	mov	r3, r4
	uint32_t div_arm = 1;
     360:	46e6      	mov	lr, ip
     362:	e753      	b.n	20c <set_arm_clock+0x134>
     364:	1f78a400 	.word	0x1f78a400
     368:	400fc000 	.word	0x400fc000
     36c:	40080000 	.word	0x40080000
     370:	23c34600 	.word	0x23c34600
     374:	004cb223 	.word	0x004cb223
     378:	51eb851f 	.word	0x51eb851f
     37c:	016e3600 	.word	0x016e3600
     380:	400d8000 	.word	0x400d8000
     384:	80003040 	.word	0x80003040
     388:	269fb1ff 	.word	0x269fb1ff
     38c:	005b8d80 	.word	0x005b8d80
     390:	4df67eff 	.word	0x4df67eff
     394:	4d3f6400 	.word	0x4d3f6400
     398:	08f0d17f 	.word	0x08f0d17f
     39c:	2cb4177f 	.word	0x2cb4177f
     3a0:	00e5109f 	.word	0x00e5109f
     3a4:	431bde83 	.word	0x431bde83
     3a8:	2000042c 	.word	0x2000042c
     3ac:	20000428 	.word	0x20000428
     3b0:	20000e70 	.word	0x20000e70
     3b4:	165e9f81 	.word	0x165e9f81
     3b8:	00b71b00 	.word	0x00b71b00
     3bc:	8000206c 	.word	0x8000206c
     3c0:	8001307f 	.word	0x8001307f
     3c4:	80002000 	.word	0x80002000

000003c8 <delay>:
	if (msec == 0) return;
     3c8:	b900      	cbnz	r0, 3cc <delay+0x4>
     3ca:	4770      	bx	lr
{
     3cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     3d0:	2101      	movs	r1, #1
     3d2:	4681      	mov	r9, r0
     3d4:	4c21      	ldr	r4, [pc, #132]	; (45c <delay+0x94>)
     3d6:	4d22      	ldr	r5, [pc, #136]	; (460 <delay+0x98>)
     3d8:	4e22      	ldr	r6, [pc, #136]	; (464 <delay+0x9c>)
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     3da:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     3de:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     3e0:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     3e2:	e844 1300 	strex	r3, r1, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     3e6:	2b00      	cmp	r3, #0
     3e8:	d1f7      	bne.n	3da <delay+0x12>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     3ea:	491f      	ldr	r1, [pc, #124]	; (468 <delay+0xa0>)
     3ec:	684b      	ldr	r3, [r1, #4]
	uint32_t usec = 1000*smc + frac;
     3ee:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     3f2:	f8df a078 	ldr.w	sl, [pc, #120]	; 46c <delay+0xa4>
	uint32_t ccdelta = cyccnt - scc;
     3f6:	1a1b      	subs	r3, r3, r0
     3f8:	2701      	movs	r7, #1
	uint32_t usec = 1000*smc + frac;
     3fa:	fb0b f802 	mul.w	r8, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     3fe:	f8da 2000 	ldr.w	r2, [sl]
     402:	fba3 3202 	umull	r3, r2, r3, r2
	uint32_t usec = 1000*smc + frac;
     406:	455a      	cmp	r2, fp
     408:	bf94      	ite	ls
     40a:	4490      	addls	r8, r2
     40c:	44d8      	addhi	r8, fp
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     40e:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     412:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     414:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     416:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     41a:	2b00      	cmp	r3, #0
     41c:	d1f7      	bne.n	40e <delay+0x46>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     41e:	684b      	ldr	r3, [r1, #4]
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     420:	f8da c000 	ldr.w	ip, [sl]
	uint32_t ccdelta = cyccnt - scc;
     424:	1a1b      	subs	r3, r3, r0
	uint32_t usec = 1000*smc + frac;
     426:	fb0b f202 	mul.w	r2, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     42a:	fba3 3c0c 	umull	r3, ip, r3, ip
	uint32_t usec = 1000*smc + frac;
     42e:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
     432:	bf94      	ite	ls
     434:	4462      	addls	r2, ip
     436:	f502 727a 	addhi.w	r2, r2, #1000	; 0x3e8
		while ((micros() - start) >= 1000) {
     43a:	eba2 0208 	sub.w	r2, r2, r8
     43e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
     442:	d306      	bcc.n	452 <delay+0x8a>
			if (--msec == 0) return;
     444:	f1b9 0901 	subs.w	r9, r9, #1
			start += 1000;
     448:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
			if (--msec == 0) return;
     44c:	d1df      	bne.n	40e <delay+0x46>
}
     44e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		yield();
     452:	f000 ffab 	bl	13ac <yield>
		while ((micros() - start) >= 1000) {
     456:	4904      	ldr	r1, [pc, #16]	; (468 <delay+0xa0>)
     458:	e7d9      	b.n	40e <delay+0x46>
     45a:	bf00      	nop
     45c:	20000e7c 	.word	0x20000e7c
     460:	20000e78 	.word	0x20000e78
     464:	20000e74 	.word	0x20000e74
     468:	e0001000 	.word	0xe0001000
     46c:	20000e70 	.word	0x20000e70

00000470 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
     470:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
     472:	f7ff fdf9 	bl	68 <setup>
	while (1) {
		loop();
     476:	f7ff fdf9 	bl	6c <loop>
		yield();
     47a:	f000 ff97 	bl	13ac <yield>
	while (1) {
     47e:	e7fa      	b.n	476 <main+0x6>

00000480 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
     480:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
     482:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
     486:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
     48a:	d16d      	bne.n	568 <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
     48c:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
     48e:	d341      	bcc.n	514 <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     490:	f851 3b04 	ldr.w	r3, [r1], #4
     494:	f840 3b04 	str.w	r3, [r0], #4
     498:	f851 3b04 	ldr.w	r3, [r1], #4
     49c:	f840 3b04 	str.w	r3, [r0], #4
     4a0:	f851 3b04 	ldr.w	r3, [r1], #4
     4a4:	f840 3b04 	str.w	r3, [r0], #4
     4a8:	f851 3b04 	ldr.w	r3, [r1], #4
     4ac:	f840 3b04 	str.w	r3, [r0], #4
     4b0:	f851 3b04 	ldr.w	r3, [r1], #4
     4b4:	f840 3b04 	str.w	r3, [r0], #4
     4b8:	f851 3b04 	ldr.w	r3, [r1], #4
     4bc:	f840 3b04 	str.w	r3, [r0], #4
     4c0:	f851 3b04 	ldr.w	r3, [r1], #4
     4c4:	f840 3b04 	str.w	r3, [r0], #4
     4c8:	f851 3b04 	ldr.w	r3, [r1], #4
     4cc:	f840 3b04 	str.w	r3, [r0], #4
     4d0:	f851 3b04 	ldr.w	r3, [r1], #4
     4d4:	f840 3b04 	str.w	r3, [r0], #4
     4d8:	f851 3b04 	ldr.w	r3, [r1], #4
     4dc:	f840 3b04 	str.w	r3, [r0], #4
     4e0:	f851 3b04 	ldr.w	r3, [r1], #4
     4e4:	f840 3b04 	str.w	r3, [r0], #4
     4e8:	f851 3b04 	ldr.w	r3, [r1], #4
     4ec:	f840 3b04 	str.w	r3, [r0], #4
     4f0:	f851 3b04 	ldr.w	r3, [r1], #4
     4f4:	f840 3b04 	str.w	r3, [r0], #4
     4f8:	f851 3b04 	ldr.w	r3, [r1], #4
     4fc:	f840 3b04 	str.w	r3, [r0], #4
     500:	f851 3b04 	ldr.w	r3, [r1], #4
     504:	f840 3b04 	str.w	r3, [r0], #4
     508:	f851 3b04 	ldr.w	r3, [r1], #4
     50c:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
     510:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
     512:	d2bd      	bcs.n	490 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
     514:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
     516:	d311      	bcc.n	53c <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     518:	f851 3b04 	ldr.w	r3, [r1], #4
     51c:	f840 3b04 	str.w	r3, [r0], #4
     520:	f851 3b04 	ldr.w	r3, [r1], #4
     524:	f840 3b04 	str.w	r3, [r0], #4
     528:	f851 3b04 	ldr.w	r3, [r1], #4
     52c:	f840 3b04 	str.w	r3, [r0], #4
     530:	f851 3b04 	ldr.w	r3, [r1], #4
     534:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
     538:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
     53a:	d2ed      	bcs.n	518 <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
     53c:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
     53e:	d305      	bcc.n	54c <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
     540:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
     544:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
     548:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
     54a:	d2f9      	bcs.n	540 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
     54c:	3204      	adds	r2, #4
	beq	.Ldone
     54e:	d008      	beq.n	562 <memcpy+0xe2>

	lsls	r2, r2, #31
     550:	07d2      	lsls	r2, r2, #31
	itt ne
     552:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     554:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     558:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
     55c:	d301      	bcc.n	562 <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
     55e:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
     560:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     562:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     564:	4770      	bx	lr
     566:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
     568:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
     56a:	d313      	bcc.n	594 <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
     56c:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
     56e:	d08d      	beq.n	48c <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
     570:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
     574:	d08a      	beq.n	48c <memcpy+0xc>

	rsb	r3, #4
     576:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
     57a:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
     57c:	07db      	lsls	r3, r3, #31
	itt ne
     57e:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     580:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     584:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
     588:	d380      	bcc.n	48c <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
     58a:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
     58e:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
     592:	e77b      	b.n	48c <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
     594:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
     596:	d3d9      	bcc.n	54c <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
     598:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
     59a:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
     59e:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
     5a2:	d2f9      	bcs.n	598 <memcpy+0x118>

	ldrb	r3, [r1]
     5a4:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
     5a6:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
     5a8:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
     5aa:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
     5ac:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
     5ae:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     5b0:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     5b2:	4770      	bx	lr

000005b4 <unused_interrupt_vector>:
	__disable_irq();
     5b4:	b672      	cpsid	i
	asm volatile("mrs %0, ipsr\n" : "=r" (ipsr) :: "memory");
     5b6:	f3ef 8305 	mrs	r3, IPSR
	info->ipsr = ipsr;
     5ba:	4c52      	ldr	r4, [pc, #328]	; (704 <unused_interrupt_vector+0x150>)
     5bc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	asm volatile("tst lr, #4\nite eq\nmrseq %0, msp\nmrsne %0, psp\n" : "=r" (stack) :: "memory");
     5c0:	f01e 0f04 	tst.w	lr, #4
     5c4:	bf0c      	ite	eq
     5c6:	f3ef 8208 	mrseq	r2, MSP
     5ca:	f3ef 8209 	mrsne	r2, PSP
	info->cfsr = SCB_CFSR;
     5ce:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	p = (uint32_t *)info;
     5d2:	4e4d      	ldr	r6, [pc, #308]	; (708 <unused_interrupt_vector+0x154>)
	while (p < end) {
     5d4:	4d4d      	ldr	r5, [pc, #308]	; (70c <unused_interrupt_vector+0x158>)
	info->cfsr = SCB_CFSR;
     5d6:	f8d3 0d28 	ldr.w	r0, [r3, #3368]	; 0xd28
	info->hfsr = SCB_HFSR;
     5da:	f8d3 1d2c 	ldr.w	r1, [r3, #3372]	; 0xd2c
     5de:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
	info->mmfar = SCB_MMFAR;
     5e2:	f8d3 1d34 	ldr.w	r1, [r3, #3380]	; 0xd34
	info->bfar = SCB_BFAR;
     5e6:	f8d3 3d38 	ldr.w	r3, [r3, #3384]	; 0xd38
     5ea:	e9c4 1324 	strd	r1, r3, [r4, #144]	; 0x90
	info->ret = stack[6];
     5ee:	6993      	ldr	r3, [r2, #24]
     5f0:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	info->xpsr = stack[7];
     5f4:	69d3      	ldr	r3, [r2, #28]
     5f6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	info->temp = tempmonGetTemp();
     5fa:	f000 f8a3 	bl	744 <tempmonGetTemp>
     5fe:	ed84 0a28 	vstr	s0, [r4, #160]	; 0xa0
	info->time = rtc_get();
     602:	f001 f829 	bl	1658 <rtc_get>
	info->len = sizeof(*info) / 4;
     606:	210b      	movs	r1, #11
	crc = 0xFFFFFFFF;
     608:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	info->time = rtc_get();
     60c:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
	info->len = sizeof(*info) / 4;
     610:	460b      	mov	r3, r1
     612:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
     616:	493e      	ldr	r1, [pc, #248]	; (710 <unused_interrupt_vector+0x15c>)
		crc ^= *p++;
     618:	1d30      	adds	r0, r6, #4
     61a:	405a      	eors	r2, r3
     61c:	2420      	movs	r4, #32
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
     61e:	f002 0301 	and.w	r3, r2, #1
     622:	3c01      	subs	r4, #1
     624:	fb01 f303 	mul.w	r3, r1, r3
     628:	ea83 0252 	eor.w	r2, r3, r2, lsr #1
     62c:	d1f7      	bne.n	61e <unused_interrupt_vector+0x6a>
	while (p < end) {
     62e:	42a8      	cmp	r0, r5
     630:	d002      	beq.n	638 <unused_interrupt_vector+0x84>
		crc ^= *p++;
     632:	6873      	ldr	r3, [r6, #4]
     634:	4606      	mov	r6, r0
     636:	e7ef      	b.n	618 <unused_interrupt_vector+0x64>
	info->crc = crc;
     638:	4b32      	ldr	r3, [pc, #200]	; (704 <unused_interrupt_vector+0x150>)
     63a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	asm("dsb");
     63e:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
     642:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     646:	4930      	ldr	r1, [pc, #192]	; (708 <unused_interrupt_vector+0x154>)
     648:	4a32      	ldr	r2, [pc, #200]	; (714 <unused_interrupt_vector+0x160>)
     64a:	f8c3 1f70 	str.w	r1, [r3, #3952]	; 0xf70
     64e:	f8c3 2f70 	str.w	r2, [r3, #3952]	; 0xf70
	asm("dsb");
     652:	f3bf 8f4f 	dsb	sy
	asm("isb");
     656:	f3bf 8f6f 	isb	sy
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     65a:	4a2f      	ldr	r2, [pc, #188]	; (718 <unused_interrupt_vector+0x164>)
	PIT_MCR = PIT_MCR_MDIS;
     65c:	2502      	movs	r5, #2
     65e:	482f      	ldr	r0, [pc, #188]	; (71c <unused_interrupt_vector+0x168>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     660:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     662:	492f      	ldr	r1, [pc, #188]	; (720 <unused_interrupt_vector+0x16c>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     664:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
     668:	66d3      	str	r3, [r2, #108]	; 0x6c
	PIT_MCR = PIT_MCR_MDIS;
     66a:	6005      	str	r5, [r0, #0]
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     66c:	69d3      	ldr	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     66e:	482d      	ldr	r0, [pc, #180]	; (724 <unused_interrupt_vector+0x170>)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     670:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     678:	61d3      	str	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     67a:	680b      	ldr	r3, [r1, #0]
     67c:	4283      	cmp	r3, r0
     67e:	d83d      	bhi.n	6fc <unused_interrupt_vector+0x148>
	PIT_MCR = 0;
     680:	4d26      	ldr	r5, [pc, #152]	; (71c <unused_interrupt_vector+0x168>)
     682:	2100      	movs	r1, #0
	NVIC_ICER0 = 0xFFFFFFFF;
     684:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     688:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	PIT_MCR = 0;
     68c:	6029      	str	r1, [r5, #0]
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     68e:	2601      	movs	r6, #1
	PIT_TCTRL0 = 0;
     690:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
	PIT_LDVAL0 = 2400000; // 2400000 = 100ms
     694:	4924      	ldr	r1, [pc, #144]	; (728 <unused_interrupt_vector+0x174>)
     696:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     69a:	f8c5 6108 	str.w	r6, [r5, #264]	; 0x108
	NVIC_ICER0 = 0xFFFFFFFF;
     69e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ICER1 = 0xFFFFFFFF;
     6a2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	NVIC_ICER2 = 0xFFFFFFFF;
     6a6:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	NVIC_ICER3 = 0xFFFFFFFF;
     6aa:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	NVIC_ICER4 = 0xFFFFFFFF;
     6ae:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	count = 0;
     6b2:	e001      	b.n	6b8 <unused_interrupt_vector+0x104>
		usb_isr();
     6b4:	f000 f938 	bl	928 <usb_isr>
		if (PIT_TFLG0) {
     6b8:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     6bc:	2b00      	cmp	r3, #0
     6be:	d0f9      	beq.n	6b4 <unused_interrupt_vector+0x100>
			if (++count >= 80) break;  // reboot after 8 seconds
     6c0:	3401      	adds	r4, #1
			PIT_TFLG0 = 1;
     6c2:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c
			if (++count >= 80) break;  // reboot after 8 seconds
     6c6:	2c4f      	cmp	r4, #79	; 0x4f
     6c8:	d9f4      	bls.n	6b4 <unused_interrupt_vector+0x100>
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     6ca:	4b18      	ldr	r3, [pc, #96]	; (72c <unused_interrupt_vector+0x178>)
	USB1_USBCMD = USB_USBCMD_RST;
     6cc:	2002      	movs	r0, #2
     6ce:	4918      	ldr	r1, [pc, #96]	; (730 <unused_interrupt_vector+0x17c>)
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     6d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
	USB1_USBCMD = USB_USBCMD_RST;
     6d4:	f8c1 0140 	str.w	r0, [r1, #320]	; 0x140
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     6d8:	635a      	str	r2, [r3, #52]	; 0x34
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     6da:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     6de:	b93b      	cbnz	r3, 6f0 <unused_interrupt_vector+0x13c>
	SRC_GPR5 = 0x0BAD00F1;
     6e0:	4814      	ldr	r0, [pc, #80]	; (734 <unused_interrupt_vector+0x180>)
     6e2:	4915      	ldr	r1, [pc, #84]	; (738 <unused_interrupt_vector+0x184>)
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     6e4:	4a0d      	ldr	r2, [pc, #52]	; (71c <unused_interrupt_vector+0x168>)
	SRC_GPR5 = 0x0BAD00F1;
     6e6:	6301      	str	r1, [r0, #48]	; 0x30
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     6e8:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
     6ec:	2b00      	cmp	r3, #0
     6ee:	d0fa      	beq.n	6e6 <unused_interrupt_vector+0x132>
	SCB_AIRCR = 0x05FA0004;
     6f0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     6f4:	4a11      	ldr	r2, [pc, #68]	; (73c <unused_interrupt_vector+0x188>)
     6f6:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
	while (1) ;
     6fa:	e7fe      	b.n	6fa <unused_interrupt_vector+0x146>
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     6fc:	f7ff fcec 	bl	d8 <set_arm_clock>
     700:	e7be      	b.n	680 <unused_interrupt_vector+0xcc>
     702:	bf00      	nop
     704:	2027ff00 	.word	0x2027ff00
     708:	2027ff80 	.word	0x2027ff80
     70c:	2027ffa8 	.word	0x2027ffa8
     710:	edb88320 	.word	0xedb88320
     714:	2027ffa0 	.word	0x2027ffa0
     718:	400fc000 	.word	0x400fc000
     71c:	40084000 	.word	0x40084000
     720:	2000042c 	.word	0x2000042c
     724:	0bcd3d80 	.word	0x0bcd3d80
     728:	00249f00 	.word	0x00249f00
     72c:	400d9000 	.word	0x400d9000
     730:	402e0000 	.word	0x402e0000
     734:	400f8000 	.word	0x400f8000
     738:	0bad00f1 	.word	0x0bad00f1
     73c:	05fa0004 	.word	0x05fa0004

00000740 <Panic_Temp_isr>:
  unused_interrupt_vector();
     740:	f7ff bf38 	b.w	5b4 <unused_interrupt_vector>

00000744 <tempmonGetTemp>:
float tempmonGetTemp(void)
{
    uint32_t nmeas;
    float tmeas;

    while (!(TEMPMON_TEMPSENSE0 & 0x4U))
     744:	4a12      	ldr	r2, [pc, #72]	; (790 <tempmonGetTemp+0x4c>)
     746:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
     74a:	075b      	lsls	r3, r3, #29
     74c:	d5fb      	bpl.n	746 <tempmonGetTemp+0x2>
    {
    }

    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     74e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    /* Calculate temperature */
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     752:	4810      	ldr	r0, [pc, #64]	; (794 <tempmonGetTemp+0x50>)
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     754:	f3c3 230b 	ubfx	r3, r3, #8, #12
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     758:	490f      	ldr	r1, [pc, #60]	; (798 <tempmonGetTemp+0x54>)
     75a:	ed90 7a00 	vldr	s14, [r0]
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     75e:	ee07 3a90 	vmov	s15, r3
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     762:	ed91 6a00 	vldr	s12, [r1]
     766:	eeb8 7a47 	vcvt.f32.u32	s14, s14
     76a:	4a0c      	ldr	r2, [pc, #48]	; (79c <tempmonGetTemp+0x58>)
     76c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
     770:	4b0b      	ldr	r3, [pc, #44]	; (7a0 <tempmonGetTemp+0x5c>)
     772:	edd2 6a00 	vldr	s13, [r2]
     776:	ee77 7ac7 	vsub.f32	s15, s15, s14
     77a:	ed93 7a00 	vldr	s14, [r3]
     77e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
     782:	ee67 7a86 	vmul.f32	s15, s15, s12
     786:	ee87 0aa6 	vdiv.f32	s0, s15, s13

    return tmeas;
}
     78a:	ee37 0a40 	vsub.f32	s0, s14, s0
     78e:	4770      	bx	lr
     790:	400d8100 	.word	0x400d8100
     794:	20000e60 	.word	0x20000e60
     798:	20000e68 	.word	0x20000e68
     79c:	20000e6c 	.word	0x20000e6c
     7a0:	20000e64 	.word	0x20000e64

000007a4 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
     7a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
{
     7a6:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint->callback_function) {
     7a8:	b11b      	cbz	r3, 7b2 <schedule_transfer+0xe>
		transfer->status |= (1<<15);
     7aa:	6853      	ldr	r3, [r2, #4]
     7ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     7b0:	6053      	str	r3, [r2, #4]
	}
	__disable_irq();
     7b2:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
     7b4:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (last) {
     7b6:	b33c      	cbz	r4, 808 <schedule_transfer+0x64>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
     7b8:	4b1a      	ldr	r3, [pc, #104]	; (824 <schedule_transfer+0x80>)
		last->next = (uint32_t)transfer;
     7ba:	6022      	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
     7bc:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
     7c0:	420c      	tst	r4, r1
     7c2:	d11d      	bne.n	800 <schedule_transfer+0x5c>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
     7c4:	4e18      	ldr	r6, [pc, #96]	; (828 <schedule_transfer+0x84>)
     7c6:	6877      	ldr	r7, [r6, #4]
     7c8:	e004      	b.n	7d4 <schedule_transfer+0x30>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
     7ca:	6874      	ldr	r4, [r6, #4]
     7cc:	1be4      	subs	r4, r4, r7
     7ce:	f5b4 6f16 	cmp.w	r4, #2400	; 0x960
     7d2:	d20b      	bcs.n	7ec <schedule_transfer+0x48>
			USB1_USBCMD |= USB_USBCMD_ATDTW;
     7d4:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
     7d8:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
     7dc:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
     7e0:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
     7e4:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
     7e8:	0464      	lsls	r4, r4, #17
     7ea:	d5ee      	bpl.n	7ca <schedule_transfer+0x26>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
     7ec:	400d      	ands	r5, r1
     7ee:	d107      	bne.n	800 <schedule_transfer+0x5c>
		//ret |= 0x02;
		endpoint->next = (uint32_t)transfer;
		endpoint->status = 0;
		USB1_ENDPTPRIME |= epmask;
     7f0:	4c0c      	ldr	r4, [pc, #48]	; (824 <schedule_transfer+0x80>)
		endpoint->status = 0;
     7f2:	e9c0 2502 	strd	r2, r5, [r0, #8]
		USB1_ENDPTPRIME |= epmask;
     7f6:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     7fa:	430b      	orrs	r3, r1
     7fc:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
	USB1_ENDPTPRIME |= epmask;
	endpoint->first_transfer = transfer;
end:
	endpoint->last_transfer = transfer;
     800:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
     802:	b662      	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
     804:	bcf0      	pop	{r4, r5, r6, r7}
     806:	4770      	bx	lr
	USB1_ENDPTPRIME |= epmask;
     808:	4d06      	ldr	r5, [pc, #24]	; (824 <schedule_transfer+0x80>)
	endpoint->status = 0;
     80a:	e9c0 2402 	strd	r2, r4, [r0, #8]
	USB1_ENDPTPRIME |= epmask;
     80e:	f8d5 31b0 	ldr.w	r3, [r5, #432]	; 0x1b0
     812:	430b      	orrs	r3, r1
     814:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
     818:	6302      	str	r2, [r0, #48]	; 0x30
	endpoint->last_transfer = transfer;
     81a:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
     81c:	b662      	cpsie	i
}
     81e:	bcf0      	pop	{r4, r5, r6, r7}
     820:	4770      	bx	lr
     822:	bf00      	nop
     824:	402e0000 	.word	0x402e0000
     828:	e0001000 	.word	0xe0001000

0000082c <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
     82c:	b570      	push	{r4, r5, r6, lr}
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
     82e:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if (first == NULL) return;
     830:	b19d      	cbz	r5, 85a <run_callbacks+0x2e>
     832:	4606      	mov	r6, r0
     834:	462a      	mov	r2, r5

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
     836:	2400      	movs	r4, #0
     838:	e003      	b.n	842 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
     83a:	6812      	ldr	r2, [r2, #0]
		count++;
     83c:	3401      	adds	r4, #1
		if ((uint32_t)t == 1) {
     83e:	2a01      	cmp	r2, #1
     840:	d00c      	beq.n	85c <run_callbacks+0x30>
		if (t->status & (1<<7)) {
     842:	6853      	ldr	r3, [r2, #4]
     844:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     848:	d0f7      	beq.n	83a <run_callbacks+0xe>
			ep->first_transfer = t;
     84a:	6332      	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
     84c:	b12c      	cbz	r4, 85a <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
     84e:	4628      	mov	r0, r5
		ep->callback_function(first);
     850:	6bb3      	ldr	r3, [r6, #56]	; 0x38
		transfer_t *next = (transfer_t *)first->next;
     852:	682d      	ldr	r5, [r5, #0]
		ep->callback_function(first);
     854:	4798      	blx	r3
	while (count) {
     856:	3c01      	subs	r4, #1
     858:	d1f9      	bne.n	84e <run_callbacks+0x22>
		first = next;
		count--;
	}
}
     85a:	bd70      	pop	{r4, r5, r6, pc}
			ep->last_transfer = NULL;
     85c:	e9c6 330c 	strd	r3, r3, [r6, #48]	; 0x30
			break;
     860:	e7f4      	b.n	84c <run_callbacks+0x20>
     862:	bf00      	nop

00000864 <endpoint0_transmit.constprop.0>:
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
     864:	b430      	push	{r4, r5}
	if (len > 0) {
     866:	b9d9      	cbnz	r1, 8a0 <endpoint0_transmit.constprop.0+0x3c>
     868:	4c1f      	ldr	r4, [pc, #124]	; (8e8 <endpoint0_transmit.constprop.0+0x84>)
	endpoint0_transfer_ack.next = 1;
     86a:	4b20      	ldr	r3, [pc, #128]	; (8ec <endpoint0_transmit.constprop.0+0x88>)
	endpoint0_transfer_ack.pointer0 = 0;
     86c:	2100      	movs	r1, #0
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     86e:	4a20      	ldr	r2, [pc, #128]	; (8f0 <endpoint0_transmit.constprop.0+0x8c>)
	endpoint0_transfer_ack.next = 1;
     870:	2501      	movs	r5, #1
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     872:	f04f 1001 	mov.w	r0, #65537	; 0x10001
	endpoint0_transfer_ack.pointer0 = 0;
     876:	6099      	str	r1, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     878:	601d      	str	r5, [r3, #0]
	endpoint_queue_head[0].status = 0;
     87a:	e9c4 3102 	strd	r3, r1, [r4, #8]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     87e:	2480      	movs	r4, #128	; 0x80
     880:	605c      	str	r4, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     882:	f8c2 01bc 	str.w	r0, [r2, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
     886:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
     88a:	481a      	ldr	r0, [pc, #104]	; (8f4 <endpoint0_transmit.constprop.0+0x90>)
	USB1_ENDPTPRIME |= (1<<0);
     88c:	432b      	orrs	r3, r5
     88e:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
     892:	6001      	str	r1, [r0, #0]
	while (USB1_ENDPTPRIME) ;
     894:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     898:	2b00      	cmp	r3, #0
     89a:	d1fb      	bne.n	894 <endpoint0_transmit.constprop.0+0x30>
}
     89c:	bc30      	pop	{r4, r5}
     89e:	4770      	bx	lr
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     8a0:	0409      	lsls	r1, r1, #16
		endpoint0_transfer_data.next = 1;
     8a2:	4b15      	ldr	r3, [pc, #84]	; (8f8 <endpoint0_transmit.constprop.0+0x94>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
     8a4:	4c10      	ldr	r4, [pc, #64]	; (8e8 <endpoint0_transmit.constprop.0+0x84>)
		endpoint0_transfer_data.next = 1;
     8a6:	2501      	movs	r5, #1
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     8a8:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
     8ac:	6098      	str	r0, [r3, #8]
		USB1_ENDPTPRIME |= (1<<16);
     8ae:	4a10      	ldr	r2, [pc, #64]	; (8f0 <endpoint0_transmit.constprop.0+0x8c>)
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     8b0:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     8b2:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
		endpoint0_transfer_data.next = 1;
     8b6:	601d      	str	r5, [r3, #0]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     8b8:	60d9      	str	r1, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
     8ba:	f500 5100 	add.w	r1, r0, #8192	; 0x2000
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
     8be:	64a3      	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.pointer2 = addr + 8192;
     8c0:	6119      	str	r1, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
     8c2:	f500 5140 	add.w	r1, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
     8c6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
		endpoint0_transfer_data.pointer3 = addr + 12288;
     8ca:	6159      	str	r1, [r3, #20]
		endpoint_queue_head[1].status = 0;
     8cc:	2100      	movs	r1, #0
		endpoint0_transfer_data.pointer4 = addr + 16384;
     8ce:	6198      	str	r0, [r3, #24]
		endpoint_queue_head[1].status = 0;
     8d0:	64e1      	str	r1, [r4, #76]	; 0x4c
		USB1_ENDPTPRIME |= (1<<16);
     8d2:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     8d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     8da:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
     8de:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     8e2:	2b00      	cmp	r3, #0
     8e4:	d1fb      	bne.n	8de <endpoint0_transmit.constprop.0+0x7a>
     8e6:	e7c0      	b.n	86a <endpoint0_transmit.constprop.0+0x6>
     8e8:	20000000 	.word	0x20000000
     8ec:	20000ac0 	.word	0x20000ac0
     8f0:	402e0000 	.word	0x402e0000
     8f4:	20000df8 	.word	0x20000df8
     8f8:	20000ae0 	.word	0x20000ae0

000008fc <usb_stop_sof_interrupts>:
	sof_usage &= ~(1 << interface);
     8fc:	4908      	ldr	r1, [pc, #32]	; (920 <usb_stop_sof_interrupts+0x24>)
     8fe:	2201      	movs	r2, #1
     900:	780b      	ldrb	r3, [r1, #0]
     902:	fa02 f000 	lsl.w	r0, r2, r0
     906:	ea23 0000 	bic.w	r0, r3, r0
     90a:	7008      	strb	r0, [r1, #0]
	if (sof_usage == 0) {
     90c:	b930      	cbnz	r0, 91c <usb_stop_sof_interrupts+0x20>
		USB1_USBINTR &= ~USB_USBINTR_SRE;
     90e:	4a05      	ldr	r2, [pc, #20]	; (924 <usb_stop_sof_interrupts+0x28>)
     910:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
     914:	f023 0380 	bic.w	r3, r3, #128	; 0x80
     918:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
}
     91c:	4770      	bx	lr
     91e:	bf00      	nop
     920:	20000ea1 	.word	0x20000ea1
     924:	402e0000 	.word	0x402e0000

00000928 <usb_isr>:
{
     928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t status = USB1_USBSTS;
     92c:	4c97      	ldr	r4, [pc, #604]	; (b8c <usb_isr+0x264>)
{
     92e:	b083      	sub	sp, #12
	uint32_t status = USB1_USBSTS;
     930:	f8d4 7144 	ldr.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
     934:	07fb      	lsls	r3, r7, #31
	USB1_USBSTS = status;
     936:	f8c4 7144 	str.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
     93a:	d553      	bpl.n	9e4 <usb_isr+0xbc>
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
     93c:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
     940:	2a00      	cmp	r2, #0
     942:	d04a      	beq.n	9da <usb_isr+0xb2>
     944:	4e92      	ldr	r6, [pc, #584]	; (b90 <usb_isr+0x268>)
     946:	f8df a260 	ldr.w	sl, [pc, #608]	; ba8 <usb_isr+0x280>
		uint32_t addr = (uint32_t)data;
     94a:	f8df 9274 	ldr.w	r9, [pc, #628]	; bc0 <usb_isr+0x298>
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
     94e:	f8df b274 	ldr.w	fp, [pc, #628]	; bc4 <usb_isr+0x29c>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
     952:	f8df 8274 	ldr.w	r8, [pc, #628]	; bc8 <usb_isr+0x2a0>
			USB1_ENDPTSETUPSTAT = setupstatus;
     956:	f8c4 21ac 	str.w	r2, [r4, #428]	; 0x1ac
				s.word2 = endpoint_queue_head[0].setup1;
     95a:	e9d6 200a 	ldrd	r2, r0, [r6, #40]	; 0x28
				USB1_USBCMD |= USB_USBCMD_SUTW;
     95e:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     962:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     966:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
     96a:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     96e:	049d      	lsls	r5, r3, #18
     970:	d5f5      	bpl.n	95e <usb_isr+0x36>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
     972:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     976:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
     97a:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
     97e:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     982:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
     986:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
     98a:	f015 1501 	ands.w	r5, r5, #65537	; 0x10001
     98e:	d1fa      	bne.n	986 <usb_isr+0x5e>
			endpoint0_notify_mask = 0;
     990:	b293      	uxth	r3, r2
	setup.bothwords = setupdata;
     992:	4684      	mov	ip, r0
			endpoint0_notify_mask = 0;
     994:	f8ca 5000 	str.w	r5, [sl]
	switch (setup.wRequestAndType) {
     998:	f5b3 6f08 	cmp.w	r3, #2176	; 0x880
     99c:	f000 81cf 	beq.w	d3e <usb_isr+0x416>
     9a0:	f200 80db 	bhi.w	b5a <usb_isr+0x232>
     9a4:	f240 3102 	movw	r1, #770	; 0x302
     9a8:	428b      	cmp	r3, r1
     9aa:	f000 81e7 	beq.w	d7c <usb_isr+0x454>
     9ae:	f200 809a 	bhi.w	ae6 <usb_isr+0x1be>
     9b2:	2b82      	cmp	r3, #130	; 0x82
     9b4:	f000 81cb 	beq.w	d4e <usb_isr+0x426>
     9b8:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
     9bc:	f040 808a 	bne.w	ad4 <usb_isr+0x1ac>
		if (endpoint > 7) break;
     9c0:	f010 0f78 	tst.w	r0, #120	; 0x78
     9c4:	b283      	uxth	r3, r0
     9c6:	f000 8203 	beq.w	dd0 <usb_isr+0x4a8>
	USB1_ENDPTCTRL0 = 0x000010001; // stall
     9ca:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     9ce:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
     9d2:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
     9d6:	2a00      	cmp	r2, #0
     9d8:	d1bd      	bne.n	956 <usb_isr+0x2e>
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
     9da:	4a6c      	ldr	r2, [pc, #432]	; (b8c <usb_isr+0x264>)
     9dc:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
     9e0:	2b00      	cmp	r3, #0
     9e2:	d142      	bne.n	a6a <usb_isr+0x142>
	if (status & USB_USBSTS_URI) { // page 3164
     9e4:	067e      	lsls	r6, r7, #25
     9e6:	d516      	bpl.n	a16 <usb_isr+0xee>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
     9e8:	4b68      	ldr	r3, [pc, #416]	; (b8c <usb_isr+0x264>)
     9ea:	f8d3 21ac 	ldr.w	r2, [r3, #428]	; 0x1ac
     9ee:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
     9f2:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
     9f6:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
     9fa:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
     9fe:	2c00      	cmp	r4, #0
     a00:	d1fb      	bne.n	9fa <usb_isr+0xd2>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
     a02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     a06:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
     a0a:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
		usb_serial_reset();
     a0e:	f000 fc3f 	bl	1290 <usb_serial_reset>
		endpointN_notify_mask = 0;
     a12:	4b60      	ldr	r3, [pc, #384]	; (b94 <usb_isr+0x26c>)
     a14:	601c      	str	r4, [r3, #0]
	if (status & USB_USBSTS_TI0) {
     a16:	01fc      	lsls	r4, r7, #7
     a18:	d503      	bpl.n	a22 <usb_isr+0xfa>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
     a1a:	4b5f      	ldr	r3, [pc, #380]	; (b98 <usb_isr+0x270>)
     a1c:	681b      	ldr	r3, [r3, #0]
     a1e:	b103      	cbz	r3, a22 <usb_isr+0xfa>
     a20:	4798      	blx	r3
	if (status & USB_USBSTS_TI1) {
     a22:	01b8      	lsls	r0, r7, #6
     a24:	d503      	bpl.n	a2e <usb_isr+0x106>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
     a26:	4b5d      	ldr	r3, [pc, #372]	; (b9c <usb_isr+0x274>)
     a28:	681b      	ldr	r3, [r3, #0]
     a2a:	b103      	cbz	r3, a2e <usb_isr+0x106>
     a2c:	4798      	blx	r3
	if (status & USB_USBSTS_PCI) {
     a2e:	0779      	lsls	r1, r7, #29
     a30:	d508      	bpl.n	a44 <usb_isr+0x11c>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
     a32:	4b56      	ldr	r3, [pc, #344]	; (b8c <usb_isr+0x264>)
     a34:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
     a38:	f413 7300 	ands.w	r3, r3, #512	; 0x200
     a3c:	d047      	beq.n	ace <usb_isr+0x1a6>
			usb_high_speed = 1;
     a3e:	4b58      	ldr	r3, [pc, #352]	; (ba0 <usb_isr+0x278>)
     a40:	2201      	movs	r2, #1
     a42:	701a      	strb	r2, [r3, #0]
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
     a44:	4b51      	ldr	r3, [pc, #324]	; (b8c <usb_isr+0x264>)
     a46:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
     a4a:	061a      	lsls	r2, r3, #24
     a4c:	d50a      	bpl.n	a64 <usb_isr+0x13c>
     a4e:	063b      	lsls	r3, r7, #24
     a50:	d508      	bpl.n	a64 <usb_isr+0x13c>
		if (usb_reboot_timer) {
     a52:	4a54      	ldr	r2, [pc, #336]	; (ba4 <usb_isr+0x27c>)
     a54:	7813      	ldrb	r3, [r2, #0]
     a56:	b12b      	cbz	r3, a64 <usb_isr+0x13c>
			if (--usb_reboot_timer == 0) {
     a58:	3b01      	subs	r3, #1
     a5a:	b2db      	uxtb	r3, r3
     a5c:	7013      	strb	r3, [r2, #0]
     a5e:	2b00      	cmp	r3, #0
     a60:	f000 8272 	beq.w	f48 <usb_isr+0x620>
}
     a64:	b003      	add	sp, #12
     a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (completestatus & endpoint0_notify_mask) {
     a6a:	494f      	ldr	r1, [pc, #316]	; (ba8 <usb_isr+0x280>)
			USB1_ENDPTCOMPLETE = completestatus;
     a6c:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			if (completestatus & endpoint0_notify_mask) {
     a70:	6808      	ldr	r0, [r1, #0]
     a72:	4203      	tst	r3, r0
     a74:	f040 81d1 	bne.w	e1a <usb_isr+0x4f2>
			completestatus &= endpointN_notify_mask;
     a78:	4a46      	ldr	r2, [pc, #280]	; (b94 <usb_isr+0x26c>)
     a7a:	6814      	ldr	r4, [r2, #0]
			if (completestatus) {
     a7c:	401c      	ands	r4, r3
     a7e:	d0b1      	beq.n	9e4 <usb_isr+0xbc>
				while (tx) {
     a80:	ea5f 4814 	movs.w	r8, r4, lsr #16
     a84:	d010      	beq.n	aa8 <usb_isr+0x180>
     a86:	4e42      	ldr	r6, [pc, #264]	; (b90 <usb_isr+0x268>)
					tx &= ~(1<<p);
     a88:	f04f 0901 	mov.w	r9, #1
					int p=__builtin_ctz(tx);
     a8c:	fa98 f5a8 	rbit	r5, r8
     a90:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
     a94:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					tx &= ~(1<<p);
     a98:	fa09 f505 	lsl.w	r5, r9, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
     a9c:	3040      	adds	r0, #64	; 0x40
     a9e:	f7ff fec5 	bl	82c <run_callbacks>
				while (tx) {
     aa2:	ea38 0805 	bics.w	r8, r8, r5
     aa6:	d1f1      	bne.n	a8c <usb_isr+0x164>
				uint32_t rx = completestatus & 0xffff;
     aa8:	b2a4      	uxth	r4, r4
				while(rx) {
     aaa:	2c00      	cmp	r4, #0
     aac:	d09a      	beq.n	9e4 <usb_isr+0xbc>
     aae:	4e38      	ldr	r6, [pc, #224]	; (b90 <usb_isr+0x268>)
					rx &= ~(1<<p);
     ab0:	f04f 0801 	mov.w	r8, #1
					int p=__builtin_ctz(rx);
     ab4:	fa94 f5a4 	rbit	r5, r4
     ab8:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2);
     abc:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					rx &= ~(1<<p);
     ac0:	fa08 f505 	lsl.w	r5, r8, r5
					run_callbacks(endpoint_queue_head + p * 2);
     ac4:	f7ff feb2 	bl	82c <run_callbacks>
				while(rx) {
     ac8:	43ac      	bics	r4, r5
     aca:	d1f3      	bne.n	ab4 <usb_isr+0x18c>
     acc:	e78a      	b.n	9e4 <usb_isr+0xbc>
			usb_high_speed = 0;
     ace:	4a34      	ldr	r2, [pc, #208]	; (ba0 <usb_isr+0x278>)
     ad0:	7013      	strb	r3, [r2, #0]
     ad2:	e7b7      	b.n	a44 <usb_isr+0x11c>
	switch (setup.wRequestAndType) {
     ad4:	2b80      	cmp	r3, #128	; 0x80
     ad6:	f47f af78 	bne.w	9ca <usb_isr+0xa2>
		reply_buffer[0] = 0;
     ada:	4834      	ldr	r0, [pc, #208]	; (bac <usb_isr+0x284>)
		endpoint0_transmit(reply_buffer, 2, 0);
     adc:	2102      	movs	r1, #2
		reply_buffer[0] = 0;
     ade:	8005      	strh	r5, [r0, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
     ae0:	f7ff fec0 	bl	864 <endpoint0_transmit.constprop.0>
		return;
     ae4:	e775      	b.n	9d2 <usb_isr+0xaa>
	switch (setup.wRequestAndType) {
     ae6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     aea:	f000 810b 	beq.w	d04 <usb_isr+0x3dc>
     aee:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
     af2:	2b01      	cmp	r3, #1
     af4:	f63f af69 	bhi.w	9ca <usb_isr+0xa2>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
     af8:	4b2d      	ldr	r3, [pc, #180]	; (bb0 <usb_isr+0x288>)
     afa:	685d      	ldr	r5, [r3, #4]
     afc:	2d00      	cmp	r5, #0
     afe:	f43f af64 	beq.w	9ca <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
     b02:	fa1f fc8c 	uxth.w	ip, ip
     b06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
     b0a:	e004      	b.n	b16 <usb_isr+0x1ee>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
     b0c:	691d      	ldr	r5, [r3, #16]
     b0e:	330c      	adds	r3, #12
     b10:	2d00      	cmp	r5, #0
     b12:	f43f af5a 	beq.w	9ca <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
     b16:	881a      	ldrh	r2, [r3, #0]
     b18:	4572      	cmp	r2, lr
     b1a:	d1f7      	bne.n	b0c <usb_isr+0x1e4>
     b1c:	885a      	ldrh	r2, [r3, #2]
     b1e:	4562      	cmp	r2, ip
     b20:	d1f4      	bne.n	b0c <usb_isr+0x1e4>
				if ((setup.wValue >> 8) == 3) {
     b22:	ea4f 221e 	mov.w	r2, lr, lsr #8
     b26:	2a03      	cmp	r2, #3
     b28:	f000 81a5 	beq.w	e76 <usb_isr+0x54e>
					datalen = list->length;
     b2c:	891a      	ldrh	r2, [r3, #8]
				if (datalen > setup.wLength) datalen = setup.wLength;
     b2e:	0c00      	lsrs	r0, r0, #16
     b30:	4282      	cmp	r2, r0
     b32:	bf28      	it	cs
     b34:	4602      	movcs	r2, r0
				if (setup.wValue == 0x200) {
     b36:	f5be 7f00 	cmp.w	lr, #512	; 0x200
     b3a:	f040 81a1 	bne.w	e80 <usb_isr+0x558>
					if (usb_high_speed) src = usb_config_descriptor_480;
     b3e:	4b18      	ldr	r3, [pc, #96]	; (ba0 <usb_isr+0x278>)
     b40:	491c      	ldr	r1, [pc, #112]	; (bb4 <usb_isr+0x28c>)
     b42:	7818      	ldrb	r0, [r3, #0]
     b44:	4b1c      	ldr	r3, [pc, #112]	; (bb8 <usb_isr+0x290>)
					memcpy(usb_descriptor_buffer, src, datalen);
     b46:	9201      	str	r2, [sp, #4]
     b48:	2800      	cmp	r0, #0
     b4a:	bf18      	it	ne
     b4c:	4619      	movne	r1, r3
     b4e:	481b      	ldr	r0, [pc, #108]	; (bbc <usb_isr+0x294>)
     b50:	f7ff fc96 	bl	480 <memcpy>
     b54:	4d19      	ldr	r5, [pc, #100]	; (bbc <usb_isr+0x294>)
     b56:	9a01      	ldr	r2, [sp, #4]
     b58:	e1e1      	b.n	f1e <usb_isr+0x5f6>
	switch (setup.wRequestAndType) {
     b5a:	f242 2121 	movw	r1, #8737	; 0x2221
     b5e:	428b      	cmp	r3, r1
     b60:	d07c      	beq.n	c5c <usb_isr+0x334>
     b62:	d933      	bls.n	bcc <usb_isr+0x2a4>
     b64:	f242 3121 	movw	r1, #8993	; 0x2321
     b68:	428b      	cmp	r3, r1
     b6a:	f000 8081 	beq.w	c70 <usb_isr+0x348>
     b6e:	f64f 01c0 	movw	r1, #63680	; 0xf8c0
     b72:	428b      	cmp	r3, r1
     b74:	f47f af29 	bne.w	9ca <usb_isr+0xa2>
		if ((setup.wIndex & 0xFF00) != 0) break; // 1=Genre, 4=Compat ID, 5=Properties
     b78:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
     b7c:	b283      	uxth	r3, r0
     b7e:	f47f af24 	bne.w	9ca <usb_isr+0xa2>
		setup.wIndex |= 0xEE00; // alter wIndex and treat as normal USB descriptor
     b82:	f443 436e 	orr.w	r3, r3, #60928	; 0xee00
     b86:	f363 0c0f 	bfi	ip, r3, #0, #16
     b8a:	e7b5      	b.n	af8 <usb_isr+0x1d0>
     b8c:	402e0000 	.word	0x402e0000
     b90:	20000000 	.word	0x20000000
     b94:	20000dfc 	.word	0x20000dfc
     b98:	20000e8c 	.word	0x20000e8c
     b9c:	20000e90 	.word	0x20000e90
     ba0:	20000ea6 	.word	0x20000ea6
     ba4:	20000ea7 	.word	0x20000ea7
     ba8:	20000df8 	.word	0x20000df8
     bac:	20000e28 	.word	0x20000e28
     bb0:	20000280 	.word	0x20000280
     bb4:	60001eb8 	.word	0x60001eb8
     bb8:	60001f1c 	.word	0x60001f1c
     bbc:	20200000 	.word	0x20200000
     bc0:	20000df0 	.word	0x20000df0
     bc4:	b8c6cf5d 	.word	0xb8c6cf5d
     bc8:	402e01c0 	.word	0x402e01c0
	switch (setup.wRequestAndType) {
     bcc:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
     bd0:	d066      	beq.n	ca0 <usb_isr+0x378>
     bd2:	f242 0121 	movw	r1, #8225	; 0x2021
     bd6:	428b      	cmp	r3, r1
     bd8:	f47f aef7 	bne.w	9ca <usb_isr+0xa2>
		if (setup.wLength != 7) break;
     bdc:	0c03      	lsrs	r3, r0, #16
     bde:	2b07      	cmp	r3, #7
     be0:	f47f aef3 	bne.w	9ca <usb_isr+0xa2>
		endpoint0_transfer_data.next = 1;
     be4:	4bb2      	ldr	r3, [pc, #712]	; (eb0 <usb_isr+0x588>)
		endpoint0_transfer_data.pointer1 = addr + 4096;
     be6:	49b3      	ldr	r1, [pc, #716]	; (eb4 <usb_isr+0x58c>)
		endpoint_queue_head[0].status = 0;
     be8:	60f5      	str	r5, [r6, #12]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     bea:	60d9      	str	r1, [r3, #12]
		endpoint0_setupdata.bothwords = setupdata;
     bec:	49b2      	ldr	r1, [pc, #712]	; (eb8 <usb_isr+0x590>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
     bee:	60b3      	str	r3, [r6, #8]
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
     bf0:	f8c3 9008 	str.w	r9, [r3, #8]
		endpoint0_setupdata.bothwords = setupdata;
     bf4:	e9c1 2000 	strd	r2, r0, [r1]
		endpoint0_transfer_data.next = 1;
     bf8:	2201      	movs	r2, #1
     bfa:	601a      	str	r2, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     bfc:	4aaf      	ldr	r2, [pc, #700]	; (ebc <usb_isr+0x594>)
     bfe:	605a      	str	r2, [r3, #4]
		endpoint0_transfer_data.pointer2 = addr + 8192;
     c00:	4aaf      	ldr	r2, [pc, #700]	; (ec0 <usb_isr+0x598>)
     c02:	611a      	str	r2, [r3, #16]
		USB1_ENDPTPRIME |= (1<<0);
     c04:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
     c08:	f041 0101 	orr.w	r1, r1, #1
     c0c:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.pointer3 = addr + 12288;
     c10:	f502 5180 	add.w	r1, r2, #4096	; 0x1000
		endpoint0_transfer_data.pointer4 = addr + 16384;
     c14:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
     c18:	6159      	str	r1, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
     c1a:	619a      	str	r2, [r3, #24]
		while (USB1_ENDPTPRIME) ;
     c1c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c20:	2b00      	cmp	r3, #0
     c22:	d1fb      	bne.n	c1c <usb_isr+0x2f4>
	endpoint0_transfer_ack.next = 1;
     c24:	4aa7      	ldr	r2, [pc, #668]	; (ec4 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     c26:	64f3      	str	r3, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     c28:	6093      	str	r3, [r2, #8]
	endpoint0_transfer_ack.next = 1;
     c2a:	2301      	movs	r3, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     c2c:	64b2      	str	r2, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     c2e:	6013      	str	r3, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     c30:	f248 0380 	movw	r3, #32896	; 0x8080
     c34:	6053      	str	r3, [r2, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     c36:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     c3a:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     c3e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     c46:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
     c4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     c4e:	f8ca 3000 	str.w	r3, [sl]
	while (USB1_ENDPTPRIME) ;
     c52:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c56:	2b00      	cmp	r3, #0
     c58:	d1fb      	bne.n	c52 <usb_isr+0x32a>
     c5a:	e6ba      	b.n	9d2 <usb_isr+0xaa>
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
     c5c:	b280      	uxth	r0, r0
     c5e:	b938      	cbnz	r0, c70 <usb_isr+0x348>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
     c60:	4b99      	ldr	r3, [pc, #612]	; (ec8 <usb_isr+0x5a0>)
			usb_cdc_line_rtsdtr = setup.wValue;
     c62:	f3c2 4207 	ubfx	r2, r2, #16, #8
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
     c66:	6819      	ldr	r1, [r3, #0]
     c68:	4b98      	ldr	r3, [pc, #608]	; (ecc <usb_isr+0x5a4>)
     c6a:	6019      	str	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
     c6c:	4b98      	ldr	r3, [pc, #608]	; (ed0 <usb_isr+0x5a8>)
     c6e:	701a      	strb	r2, [r3, #0]
	endpoint0_transfer_ack.next = 1;
     c70:	4b94      	ldr	r3, [pc, #592]	; (ec4 <usb_isr+0x59c>)
	endpoint0_transfer_ack.pointer0 = 0;
     c72:	2200      	movs	r2, #0
     c74:	609a      	str	r2, [r3, #8]
	endpoint_queue_head[1].status = 0;
     c76:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
     c78:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     c7a:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     c7c:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     c7e:	2280      	movs	r2, #128	; 0x80
     c80:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     c82:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     c86:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     c8a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     c92:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     c96:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c9a:	2b00      	cmp	r3, #0
     c9c:	d1fb      	bne.n	c96 <usb_isr+0x36e>
     c9e:	e698      	b.n	9d2 <usb_isr+0xaa>
		usb_configuration = setup.wValue;
     ca0:	f3c2 4207 	ubfx	r2, r2, #16, #8
     ca4:	4b8b      	ldr	r3, [pc, #556]	; (ed4 <usb_isr+0x5ac>)
     ca6:	701a      	strb	r2, [r3, #0]
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
     ca8:	4b8b      	ldr	r3, [pc, #556]	; (ed8 <usb_isr+0x5b0>)
     caa:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
     cae:	4b8b      	ldr	r3, [pc, #556]	; (edc <usb_isr+0x5b4>)
     cb0:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
     cb4:	4b8a      	ldr	r3, [pc, #552]	; (ee0 <usb_isr+0x5b8>)
     cb6:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
		usb_serial_configure();
     cba:	f000 faeb 	bl	1294 <usb_serial_configure>
		memset(endpoint_queue_head + 2, 0, sizeof(endpoint_t) * 2);
     cbe:	2280      	movs	r2, #128	; 0x80
     cc0:	4629      	mov	r1, r5
     cc2:	4888      	ldr	r0, [pc, #544]	; (ee4 <usb_isr+0x5bc>)
     cc4:	f000 fd48 	bl	1758 <memset>
		endpoint_queue_head[3].pointer4 = 0x74D59319;
     cc8:	4b87      	ldr	r3, [pc, #540]	; (ee8 <usb_isr+0x5c0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     cca:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
     ccc:	f8c6 b0a0 	str.w	fp, [r6, #160]	; 0xa0
		endpoint_queue_head[3].pointer4 = 0x74D59319;
     cd0:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
	endpoint0_transfer_ack.next = 1;
     cd4:	4b7b      	ldr	r3, [pc, #492]	; (ec4 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     cd6:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     cd8:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.next = 1;
     cda:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     cdc:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.pointer0 = 0;
     cde:	609d      	str	r5, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     ce0:	601a      	str	r2, [r3, #0]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     ce2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     ce6:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     cea:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     cf2:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
     cf6:	f8ca 5000 	str.w	r5, [sl]
	while (USB1_ENDPTPRIME) ;
     cfa:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     cfe:	2b00      	cmp	r3, #0
     d00:	d1fb      	bne.n	cfa <usb_isr+0x3d2>
     d02:	e666      	b.n	9d2 <usb_isr+0xaa>
	endpoint0_transfer_ack.next = 1;
     d04:	4b6f      	ldr	r3, [pc, #444]	; (ec4 <usb_isr+0x59c>)
     d06:	2101      	movs	r1, #1
	endpoint_queue_head[1].status = 0;
     d08:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
     d0a:	6019      	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     d0c:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
     d0e:	609d      	str	r5, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     d10:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     d12:	6059      	str	r1, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     d14:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     d18:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     d1c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     d24:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     d28:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     d2c:	2b00      	cmp	r3, #0
     d2e:	d1fb      	bne.n	d28 <usb_isr+0x400>
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
     d30:	0c13      	lsrs	r3, r2, #16
     d32:	065b      	lsls	r3, r3, #25
     d34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
     d38:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		return;
     d3c:	e649      	b.n	9d2 <usb_isr+0xaa>
		reply_buffer[0] = usb_configuration;
     d3e:	4b65      	ldr	r3, [pc, #404]	; (ed4 <usb_isr+0x5ac>)
		endpoint0_transmit(reply_buffer, 1, 0);
     d40:	2101      	movs	r1, #1
		reply_buffer[0] = usb_configuration;
     d42:	486a      	ldr	r0, [pc, #424]	; (eec <usb_isr+0x5c4>)
     d44:	781b      	ldrb	r3, [r3, #0]
     d46:	7003      	strb	r3, [r0, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
     d48:	f7ff fd8c 	bl	864 <endpoint0_transmit.constprop.0>
		return;
     d4c:	e641      	b.n	9d2 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
     d4e:	b283      	uxth	r3, r0
		if (endpoint > 7) break;
     d50:	f010 0078 	ands.w	r0, r0, #120	; 0x78
     d54:	f47f ae39 	bne.w	9ca <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
     d58:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
     d5c:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
		reply_buffer[0] = 0;
     d60:	4a62      	ldr	r2, [pc, #392]	; (eec <usb_isr+0x5c4>)
     d62:	8010      	strh	r0, [r2, #0]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
     d64:	0618      	lsls	r0, r3, #24
     d66:	f100 809e 	bmi.w	ea6 <usb_isr+0x57e>
     d6a:	07cb      	lsls	r3, r1, #31
     d6c:	d501      	bpl.n	d72 <usb_isr+0x44a>
			reply_buffer[0] = 1;
     d6e:	2301      	movs	r3, #1
     d70:	7013      	strb	r3, [r2, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
     d72:	2102      	movs	r1, #2
     d74:	485d      	ldr	r0, [pc, #372]	; (eec <usb_isr+0x5c4>)
     d76:	f7ff fd75 	bl	864 <endpoint0_transmit.constprop.0>
		return;
     d7a:	e62a      	b.n	9d2 <usb_isr+0xaa>
		if (endpoint > 7) break;
     d7c:	f010 0f78 	tst.w	r0, #120	; 0x78
     d80:	b283      	uxth	r3, r0
     d82:	f47f ae22 	bne.w	9ca <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
     d86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
     d8a:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
     d8e:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
     d92:	bf14      	ite	ne
     d94:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
     d98:	f043 0301 	orreq.w	r3, r3, #1
     d9c:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
     da0:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
     da2:	4b48      	ldr	r3, [pc, #288]	; (ec4 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     da4:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     da6:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     da8:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     daa:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     dac:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     dae:	2280      	movs	r2, #128	; 0x80
     db0:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     db2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     db6:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     dba:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     dbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     dc2:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     dc6:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     dca:	2b00      	cmp	r3, #0
     dcc:	d1fb      	bne.n	dc6 <usb_isr+0x49e>
     dce:	e600      	b.n	9d2 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
     dd0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
     dd4:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
     dd8:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
     ddc:	bf14      	ite	ne
     dde:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
     de2:	f023 0301 	biceq.w	r3, r3, #1
     de6:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
     dea:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
     dec:	4b35      	ldr	r3, [pc, #212]	; (ec4 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     dee:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     df0:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     df2:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     df4:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     df6:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     df8:	2280      	movs	r2, #128	; 0x80
     dfa:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     dfc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     e00:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     e04:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     e0c:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     e10:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     e14:	2b00      	cmp	r3, #0
     e16:	d1fb      	bne.n	e10 <usb_isr+0x4e8>
     e18:	e5db      	b.n	9d2 <usb_isr+0xaa>
				endpoint0_notify_mask = 0;
     e1a:	2000      	movs	r0, #0
     e1c:	6008      	str	r0, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
     e1e:	4926      	ldr	r1, [pc, #152]	; (eb8 <usb_isr+0x590>)
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
     e20:	880c      	ldrh	r4, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
     e22:	6848      	ldr	r0, [r1, #4]
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
     e24:	f242 0121 	movw	r1, #8225	; 0x2021
     e28:	428c      	cmp	r4, r1
     e2a:	f47f ae25 	bne.w	a78 <usb_isr+0x150>
     e2e:	b280      	uxth	r0, r0
     e30:	2800      	cmp	r0, #0
     e32:	f47f ae21 	bne.w	a78 <usb_isr+0x150>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
     e36:	492e      	ldr	r1, [pc, #184]	; (ef0 <usb_isr+0x5c8>)
     e38:	4c2e      	ldr	r4, [pc, #184]	; (ef4 <usb_isr+0x5cc>)
     e3a:	c903      	ldmia	r1, {r0, r1}
     e3c:	80a1      	strh	r1, [r4, #4]
		if (usb_cdc_line_coding[0] == 134) {
     e3e:	2886      	cmp	r0, #134	; 0x86
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
     e40:	ea4f 4111 	mov.w	r1, r1, lsr #16
     e44:	6020      	str	r0, [r4, #0]
     e46:	71a1      	strb	r1, [r4, #6]
		if (usb_cdc_line_coding[0] == 134) {
     e48:	f47f ae16 	bne.w	a78 <usb_isr+0x150>
	__disable_irq();
     e4c:	b672      	cpsid	i
	sof_usage |= (1 << interface);
     e4e:	482a      	ldr	r0, [pc, #168]	; (ef8 <usb_isr+0x5d0>)
     e50:	7801      	ldrb	r1, [r0, #0]
     e52:	f041 0108 	orr.w	r1, r1, #8
     e56:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
     e58:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
     e5c:	060d      	lsls	r5, r1, #24
     e5e:	d405      	bmi.n	e6c <usb_isr+0x544>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
     e60:	2080      	movs	r0, #128	; 0x80
		USB1_USBINTR = intr | USB_USBINTR_SRE;
     e62:	4301      	orrs	r1, r0
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
     e64:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
     e68:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	__enable_irq();
     e6c:	b662      	cpsie	i
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
     e6e:	4a23      	ldr	r2, [pc, #140]	; (efc <usb_isr+0x5d4>)
     e70:	2150      	movs	r1, #80	; 0x50
     e72:	7011      	strb	r1, [r2, #0]
     e74:	e600      	b.n	a78 <usb_isr+0x150>
				if (datalen > setup.wLength) datalen = setup.wLength;
     e76:	0c00      	lsrs	r0, r0, #16
					datalen = *(list->addr);
     e78:	782a      	ldrb	r2, [r5, #0]
     e7a:	4282      	cmp	r2, r0
     e7c:	bf28      	it	cs
     e7e:	4602      	movcs	r2, r0
				} else if (setup.wValue == 0x700) {
     e80:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
     e84:	d144      	bne.n	f10 <usb_isr+0x5e8>
					if (usb_high_speed) src = usb_config_descriptor_12;
     e86:	4b1e      	ldr	r3, [pc, #120]	; (f00 <usb_isr+0x5d8>)
					memcpy(usb_descriptor_buffer, src, datalen);
     e88:	4d1e      	ldr	r5, [pc, #120]	; (f04 <usb_isr+0x5dc>)
					if (usb_high_speed) src = usb_config_descriptor_12;
     e8a:	7818      	ldrb	r0, [r3, #0]
     e8c:	491e      	ldr	r1, [pc, #120]	; (f08 <usb_isr+0x5e0>)
     e8e:	4b1f      	ldr	r3, [pc, #124]	; (f0c <usb_isr+0x5e4>)
					memcpy(usb_descriptor_buffer, src, datalen);
     e90:	9201      	str	r2, [sp, #4]
     e92:	2800      	cmp	r0, #0
     e94:	bf18      	it	ne
     e96:	4619      	movne	r1, r3
     e98:	4628      	mov	r0, r5
     e9a:	f7ff faf1 	bl	480 <memcpy>
					usb_descriptor_buffer[1] = 7;
     e9e:	2307      	movs	r3, #7
     ea0:	706b      	strb	r3, [r5, #1]
     ea2:	9a01      	ldr	r2, [sp, #4]
     ea4:	e03b      	b.n	f1e <usb_isr+0x5f6>
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
     ea6:	03c9      	lsls	r1, r1, #15
     ea8:	f53f af61 	bmi.w	d6e <usb_isr+0x446>
     eac:	e761      	b.n	d72 <usb_isr+0x44a>
     eae:	bf00      	nop
     eb0:	20000ae0 	.word	0x20000ae0
     eb4:	20001df0 	.word	0x20001df0
     eb8:	20000c80 	.word	0x20000c80
     ebc:	00070080 	.word	0x00070080
     ec0:	20002df0 	.word	0x20002df0
     ec4:	20000ac0 	.word	0x20000ac0
     ec8:	20000e78 	.word	0x20000e78
     ecc:	20000e88 	.word	0x20000e88
     ed0:	20000ea4 	.word	0x20000ea4
     ed4:	20000ea5 	.word	0x20000ea5
     ed8:	00cc0002 	.word	0x00cc0002
     edc:	000200c8 	.word	0x000200c8
     ee0:	00c80002 	.word	0x00c80002
     ee4:	20000080 	.word	0x20000080
     ee8:	74d59319 	.word	0x74d59319
     eec:	20000e28 	.word	0x20000e28
     ef0:	20000df0 	.word	0x20000df0
     ef4:	20000e80 	.word	0x20000e80
     ef8:	20000ea1 	.word	0x20000ea1
     efc:	20000ea7 	.word	0x20000ea7
     f00:	20000ea6 	.word	0x20000ea6
     f04:	20200000 	.word	0x20200000
     f08:	60001f1c 	.word	0x60001f1c
     f0c:	60001eb8 	.word	0x60001eb8
					memcpy(usb_descriptor_buffer, list->addr, datalen);
     f10:	4629      	mov	r1, r5
     f12:	4d10      	ldr	r5, [pc, #64]	; (f54 <usb_isr+0x62c>)
     f14:	9201      	str	r2, [sp, #4]
     f16:	4628      	mov	r0, r5
     f18:	f7ff fab2 	bl	480 <memcpy>
     f1c:	9a01      	ldr	r2, [sp, #4]
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
     f1e:	f025 031f 	bic.w	r3, r5, #31
	uint32_t end_addr = (uint32_t)addr + size;
     f22:	4415      	add	r5, r2
	asm("dsb");
     f24:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
     f28:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     f2c:	f8c1 3f70 	str.w	r3, [r1, #3952]	; 0xf70
		location += 32;
     f30:	3320      	adds	r3, #32
	} while (location < end_addr);
     f32:	429d      	cmp	r5, r3
     f34:	d8fa      	bhi.n	f2c <usb_isr+0x604>
	asm("dsb");
     f36:	f3bf 8f4f 	dsb	sy
	asm("isb");
     f3a:	f3bf 8f6f 	isb	sy
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
     f3e:	4805      	ldr	r0, [pc, #20]	; (f54 <usb_isr+0x62c>)
     f40:	4611      	mov	r1, r2
     f42:	f7ff fc8f 	bl	864 <endpoint0_transmit.constprop.0>
				return;
     f46:	e544      	b.n	9d2 <usb_isr+0xaa>
				usb_stop_sof_interrupts(NUM_INTERFACE);
     f48:	2003      	movs	r0, #3
     f4a:	f7ff fcd7 	bl	8fc <usb_stop_sof_interrupts>
				_reboot_Teensyduino_();
     f4e:	f000 fc7f 	bl	1850 <___reboot_Teensyduino__veneer>
     f52:	bf00      	nop
     f54:	20200000 	.word	0x20200000

00000f58 <usb_config_rx>:
{
     f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     f5c:	461f      	mov	r7, r3
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
     f5e:	1e83      	subs	r3, r0, #2
     f60:	2b02      	cmp	r3, #2
     f62:	d901      	bls.n	f68 <usb_config_rx+0x10>
}
     f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     f68:	f8df 904c 	ldr.w	r9, [pc, #76]	; fb8 <usb_config_rx+0x60>
     f6c:	4615      	mov	r5, r2
     f6e:	460c      	mov	r4, r1
	memset(qh, 0, sizeof(endpoint_t));
     f70:	223c      	movs	r2, #60	; 0x3c
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     f72:	eb09 18c0 	add.w	r8, r9, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
     f76:	4606      	mov	r6, r0
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     f78:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
     f7c:	2100      	movs	r1, #0
     f7e:	f108 0004 	add.w	r0, r8, #4
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     f82:	0424      	lsls	r4, r4, #16
	memset(qh, 0, sizeof(endpoint_t));
     f84:	f000 fbe8 	bl	1758 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     f88:	fab5 f285 	clz	r2, r5
	qh->next = 1; // Terminate bit = 1
     f8c:	2301      	movs	r3, #1
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     f8e:	0952      	lsrs	r2, r2, #5
     f90:	ea44 7442 	orr.w	r4, r4, r2, lsl #29
	qh->config = config;
     f94:	f849 400a 	str.w	r4, [r9, sl]
	qh->callback_function = callback;
     f98:	f8c8 7038 	str.w	r7, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
     f9c:	f8c8 3008 	str.w	r3, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << ep);
     fa0:	2f00      	cmp	r7, #0
     fa2:	d0df      	beq.n	f64 <usb_config_rx+0xc>
     fa4:	4a03      	ldr	r2, [pc, #12]	; (fb4 <usb_config_rx+0x5c>)
     fa6:	40b3      	lsls	r3, r6
     fa8:	6811      	ldr	r1, [r2, #0]
     faa:	430b      	orrs	r3, r1
     fac:	6013      	str	r3, [r2, #0]
}
     fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     fb2:	bf00      	nop
     fb4:	20000dfc 	.word	0x20000dfc
     fb8:	20000000 	.word	0x20000000

00000fbc <usb_config_tx>:
{
     fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     fc0:	460d      	mov	r5, r1
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
     fc2:	1e81      	subs	r1, r0, #2
     fc4:	2902      	cmp	r1, #2
     fc6:	d901      	bls.n	fcc <usb_config_tx+0x10>
}
     fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
     fcc:	01c7      	lsls	r7, r0, #7
     fce:	f8df 904c 	ldr.w	r9, [pc, #76]	; 101c <usb_config_tx+0x60>
     fd2:	4692      	mov	sl, r2
     fd4:	4604      	mov	r4, r0
     fd6:	3740      	adds	r7, #64	; 0x40
	memset(qh, 0, sizeof(endpoint_t));
     fd8:	223c      	movs	r2, #60	; 0x3c
     fda:	2100      	movs	r1, #0
     fdc:	461e      	mov	r6, r3
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
     fde:	eb09 0807 	add.w	r8, r9, r7
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     fe2:	042d      	lsls	r5, r5, #16
	memset(qh, 0, sizeof(endpoint_t));
     fe4:	f108 0004 	add.w	r0, r8, #4
     fe8:	f000 fbb6 	bl	1758 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     fec:	faba f28a 	clz	r2, sl
     ff0:	0952      	lsrs	r2, r2, #5
     ff2:	ea45 7242 	orr.w	r2, r5, r2, lsl #29
	qh->config = config;
     ff6:	f849 2007 	str.w	r2, [r9, r7]
	qh->next = 1; // Terminate bit = 1
     ffa:	2201      	movs	r2, #1
	qh->callback_function = callback;
     ffc:	f8c8 6038 	str.w	r6, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
    1000:	f8c8 2008 	str.w	r2, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
    1004:	2e00      	cmp	r6, #0
    1006:	d0df      	beq.n	fc8 <usb_config_tx+0xc>
    1008:	4b03      	ldr	r3, [pc, #12]	; (1018 <usb_config_tx+0x5c>)
    100a:	3410      	adds	r4, #16
    100c:	6819      	ldr	r1, [r3, #0]
    100e:	40a2      	lsls	r2, r4
    1010:	430a      	orrs	r2, r1
    1012:	601a      	str	r2, [r3, #0]
}
    1014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1018:	20000dfc 	.word	0x20000dfc
    101c:	20000000 	.word	0x20000000

00001020 <usb_prepare_transfer>:
	transfer->status = (len << 16) | (1<<7);
    1020:	0412      	lsls	r2, r2, #16
	transfer->pointer0 = addr;
    1022:	6081      	str	r1, [r0, #8]
	transfer->callback_param = param;
    1024:	61c3      	str	r3, [r0, #28]
	transfer->pointer3 = addr + 12288;
    1026:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
	transfer->status = (len << 16) | (1<<7);
    102a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
{
    102e:	b410      	push	{r4}
	transfer->next = 1;
    1030:	2401      	movs	r4, #1
	transfer->status = (len << 16) | (1<<7);
    1032:	6042      	str	r2, [r0, #4]
	transfer->pointer2 = addr + 8192;
    1034:	f501 5200 	add.w	r2, r1, #8192	; 0x2000
	transfer->next = 1;
    1038:	6004      	str	r4, [r0, #0]
	transfer->pointer1 = addr + 4096;
    103a:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
	transfer->pointer4 = addr + 16384;
    103e:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
	transfer->pointer1 = addr + 4096;
    1042:	60c4      	str	r4, [r0, #12]
	transfer->pointer4 = addr + 16384;
    1044:	6181      	str	r1, [r0, #24]
}
    1046:	f85d 4b04 	ldr.w	r4, [sp], #4
	transfer->pointer3 = addr + 12288;
    104a:	e9c0 2304 	strd	r2, r3, [r0, #16]
}
    104e:	4770      	bx	lr

00001050 <usb_transmit>:

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1050:	1e83      	subs	r3, r0, #2
{
    1052:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1054:	2b02      	cmp	r3, #2
    1056:	d900      	bls.n	105a <usb_transmit+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
    1058:	4770      	bx	lr
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    105a:	4b06      	ldr	r3, [pc, #24]	; (1074 <usb_transmit+0x24>)
	uint32_t mask = 1 << (endpoint_number + 16);
    105c:	f100 0110 	add.w	r1, r0, #16
    1060:	f04f 0c01 	mov.w	ip, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    1064:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
	schedule_transfer(endpoint, mask, transfer);
    1068:	fa0c f101 	lsl.w	r1, ip, r1
    106c:	3040      	adds	r0, #64	; 0x40
    106e:	f7ff bb99 	b.w	7a4 <schedule_transfer>
    1072:	bf00      	nop
    1074:	20000000 	.word	0x20000000

00001078 <usb_receive>:

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    1078:	1e83      	subs	r3, r0, #2
{
    107a:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    107c:	2b02      	cmp	r3, #2
    107e:	d900      	bls.n	1082 <usb_receive+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
    1080:	4770      	bx	lr
	uint32_t mask = 1 << endpoint_number;
    1082:	2101      	movs	r1, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
    1084:	4b02      	ldr	r3, [pc, #8]	; (1090 <usb_receive+0x18>)
	schedule_transfer(endpoint, mask, transfer);
    1086:	4081      	lsls	r1, r0
    1088:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
    108c:	f7ff bb8a 	b.w	7a4 <schedule_transfer>
    1090:	20000000 	.word	0x20000000

00001094 <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    1094:	4a12      	ldr	r2, [pc, #72]	; (10e0 <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    1096:	4b13      	ldr	r3, [pc, #76]	; (10e4 <usb_init_serialnumber+0x50>)
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    1098:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
    109c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	if (num < 10000000) num = num * 10;
    10a0:	4298      	cmp	r0, r3
{
    10a2:	b510      	push	{r4, lr}
    10a4:	b084      	sub	sp, #16
	if (num < 10000000) num = num * 10;
    10a6:	d202      	bcs.n	10ae <usb_init_serialnumber+0x1a>
    10a8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    10ac:	0040      	lsls	r0, r0, #1
	ultoa(num, buf, 10);
    10ae:	4c0e      	ldr	r4, [pc, #56]	; (10e8 <usb_init_serialnumber+0x54>)
    10b0:	a901      	add	r1, sp, #4
    10b2:	220a      	movs	r2, #10
    10b4:	f000 f9e6 	bl	1484 <ultoa>
	for (i=0; i<10; i++) {
    10b8:	a901      	add	r1, sp, #4
    10ba:	2300      	movs	r3, #0
    10bc:	4620      	mov	r0, r4
		char c = buf[i];
    10be:	f811 2b01 	ldrb.w	r2, [r1], #1
	for (i=0; i<10; i++) {
    10c2:	3301      	adds	r3, #1
		if (!c) break;
    10c4:	b13a      	cbz	r2, 10d6 <usb_init_serialnumber+0x42>
	for (i=0; i<10; i++) {
    10c6:	2b0a      	cmp	r3, #10
		usb_string_serial_number_default.wString[i] = c;
    10c8:	f820 2f02 	strh.w	r2, [r0, #2]!
	for (i=0; i<10; i++) {
    10cc:	d1f7      	bne.n	10be <usb_init_serialnumber+0x2a>
    10ce:	2316      	movs	r3, #22
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    10d0:	7023      	strb	r3, [r4, #0]
}
    10d2:	b004      	add	sp, #16
    10d4:	bd10      	pop	{r4, pc}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    10d6:	005b      	lsls	r3, r3, #1
    10d8:	b2db      	uxtb	r3, r3
    10da:	7023      	strb	r3, [r4, #0]
}
    10dc:	b004      	add	sp, #16
    10de:	bd10      	pop	{r4, pc}
    10e0:	401f4400 	.word	0x401f4400
    10e4:	00989680 	.word	0x00989680
    10e8:	20000484 	.word	0x20000484

000010ec <rx_queue_transfer>:
{
    10ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    10ee:	4c14      	ldr	r4, [pc, #80]	; (1140 <rx_queue_transfer+0x54>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
    10f0:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    10f4:	4e13      	ldr	r6, [pc, #76]	; (1144 <rx_queue_transfer+0x58>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
    10f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    10fa:	eb04 2440 	add.w	r4, r4, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    10fe:	4f12      	ldr	r7, [pc, #72]	; (1148 <rx_queue_transfer+0x5c>)
    1100:	eb06 1640 	add.w	r6, r6, r0, lsl #5
{
    1104:	4603      	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
    1106:	f8c5 218c 	str.w	r2, [r5, #396]	; 0x18c
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    110a:	4621      	mov	r1, r4
    110c:	883a      	ldrh	r2, [r7, #0]
    110e:	4630      	mov	r0, r6
    1110:	f7ff ff86 	bl	1020 <usb_prepare_transfer>
	arm_dcache_delete(buffer, rx_packet_size);
    1114:	883b      	ldrh	r3, [r7, #0]
	uint32_t end_addr = (uint32_t)addr + size;
    1116:	4423      	add	r3, r4
	asm("dsb");
    1118:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCIMVAC = location;
    111c:	f8c5 4f5c 	str.w	r4, [r5, #3932]	; 0xf5c
		location += 32;
    1120:	3420      	adds	r4, #32
	} while (location < end_addr);
    1122:	42a3      	cmp	r3, r4
    1124:	d8fa      	bhi.n	111c <rx_queue_transfer+0x30>
	asm("dsb");
    1126:	f3bf 8f4f 	dsb	sy
	asm("isb");
    112a:	f3bf 8f6f 	isb	sy
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    112e:	2003      	movs	r0, #3
    1130:	4631      	mov	r1, r6
    1132:	f7ff ffa1 	bl	1078 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    1136:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    113a:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
}
    113e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1140:	20200080 	.word	0x20200080
    1144:	20000b00 	.word	0x20000b00
    1148:	20000e94 	.word	0x20000e94

0000114c <rx_event>:
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    114c:	4b24      	ldr	r3, [pc, #144]	; (11e0 <rx_event+0x94>)
{
    114e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1152:	881c      	ldrh	r4, [r3, #0]
    1154:	6843      	ldr	r3, [r0, #4]
	int i = t->callback_param;
    1156:	69c5      	ldr	r5, [r0, #28]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    1158:	f3c3 430e 	ubfx	r3, r3, #16, #15
    115c:	1ae4      	subs	r4, r4, r3
	if (len > 0) {
    115e:	2c00      	cmp	r4, #0
    1160:	dd24      	ble.n	11ac <rx_event+0x60>
		uint32_t head = rx_head;
    1162:	4920      	ldr	r1, [pc, #128]	; (11e4 <rx_event+0x98>)
		if (head != rx_tail) {
    1164:	4820      	ldr	r0, [pc, #128]	; (11e8 <rx_event+0x9c>)
		uint32_t head = rx_head;
    1166:	780a      	ldrb	r2, [r1, #0]
		if (head != rx_tail) {
    1168:	7800      	ldrb	r0, [r0, #0]
		uint32_t head = rx_head;
    116a:	b2d3      	uxtb	r3, r2
			uint32_t count = rx_count[ii];
    116c:	4e1f      	ldr	r6, [pc, #124]	; (11ec <rx_event+0xa0>)
		if (head != rx_tail) {
    116e:	4282      	cmp	r2, r0
			uint32_t ii = rx_list[head];
    1170:	481f      	ldr	r0, [pc, #124]	; (11f0 <rx_event+0xa4>)
		if (head != rx_tail) {
    1172:	d007      	beq.n	1184 <rx_event+0x38>
			uint32_t ii = rx_list[head];
    1174:	f810 8003 	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
    1178:	f836 7018 	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    117c:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
    1180:	4294      	cmp	r4, r2
    1182:	d918      	bls.n	11b6 <rx_event+0x6a>
		if (++head > RX_NUM) head = 0;
    1184:	3301      	adds	r3, #1
		rx_index[i] = 0;
    1186:	2200      	movs	r2, #0
		rx_count[i] = len;
    1188:	f826 4015 	strh.w	r4, [r6, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
    118c:	2b08      	cmp	r3, #8
		rx_index[i] = 0;
    118e:	4e19      	ldr	r6, [pc, #100]	; (11f4 <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
    1190:	bf88      	it	hi
    1192:	4613      	movhi	r3, r2
		rx_index[i] = 0;
    1194:	f826 2015 	strh.w	r2, [r6, r5, lsl #1]
		rx_head = head;
    1198:	bf98      	it	ls
    119a:	b2da      	uxtbls	r2, r3
		rx_list[head] = i;
    119c:	54c5      	strb	r5, [r0, r3]
		rx_available += len;
    119e:	4b16      	ldr	r3, [pc, #88]	; (11f8 <rx_event+0xac>)
		rx_head = head;
    11a0:	700a      	strb	r2, [r1, #0]
		rx_available += len;
    11a2:	681a      	ldr	r2, [r3, #0]
    11a4:	4414      	add	r4, r2
    11a6:	601c      	str	r4, [r3, #0]
}
    11a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_queue_transfer(i);
    11ac:	4628      	mov	r0, r5
}
    11ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_queue_transfer(i);
    11b2:	f7ff bf9b 	b.w	10ec <rx_queue_transfer>
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    11b6:	eb07 2048 	add.w	r0, r7, r8, lsl #9
    11ba:	4910      	ldr	r1, [pc, #64]	; (11fc <rx_event+0xb0>)
    11bc:	4622      	mov	r2, r4
				rx_count[ii] = count + len;
    11be:	4427      	add	r7, r4
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    11c0:	4408      	add	r0, r1
    11c2:	eb01 2145 	add.w	r1, r1, r5, lsl #9
    11c6:	f7ff f95b 	bl	480 <memcpy>
				rx_available += len;
    11ca:	4a0b      	ldr	r2, [pc, #44]	; (11f8 <rx_event+0xac>)
				rx_queue_transfer(i);
    11cc:	4628      	mov	r0, r5
				rx_count[ii] = count + len;
    11ce:	f826 7018 	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
    11d2:	6813      	ldr	r3, [r2, #0]
    11d4:	4423      	add	r3, r4
}
    11d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				rx_available += len;
    11da:	6013      	str	r3, [r2, #0]
				rx_queue_transfer(i);
    11dc:	f7ff bf86 	b.w	10ec <rx_queue_transfer>
    11e0:	20000e94 	.word	0x20000e94
    11e4:	20000e9f 	.word	0x20000e9f
    11e8:	20000ea0 	.word	0x20000ea0
    11ec:	20000e34 	.word	0x20000e34
    11f0:	20000e54 	.word	0x20000e54
    11f4:	20000e44 	.word	0x20000e44
    11f8:	20000e30 	.word	0x20000e30
    11fc:	20200080 	.word	0x20200080

00001200 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    1200:	4b1d      	ldr	r3, [pc, #116]	; (1278 <usb_serial_flush_callback+0x78>)
    1202:	781a      	ldrb	r2, [r3, #0]
    1204:	2a00      	cmp	r2, #0
    1206:	d136      	bne.n	1276 <usb_serial_flush_callback+0x76>
	if (!usb_configuration) return;
    1208:	f002 03ff 	and.w	r3, r2, #255	; 0xff
    120c:	4a1b      	ldr	r2, [pc, #108]	; (127c <usb_serial_flush_callback+0x7c>)
    120e:	7812      	ldrb	r2, [r2, #0]
    1210:	b38a      	cbz	r2, 1276 <usb_serial_flush_callback+0x76>
{
    1212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_available == 0) return;
    1216:	4d1a      	ldr	r5, [pc, #104]	; (1280 <usb_serial_flush_callback+0x80>)
    1218:	882a      	ldrh	r2, [r5, #0]
    121a:	b352      	cbz	r2, 1272 <usb_serial_flush_callback+0x72>
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    121c:	4e19      	ldr	r6, [pc, #100]	; (1284 <usb_serial_flush_callback+0x84>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    121e:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    1222:	4f19      	ldr	r7, [pc, #100]	; (1288 <usb_serial_flush_callback+0x88>)
    1224:	7832      	ldrb	r2, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1226:	4c19      	ldr	r4, [pc, #100]	; (128c <usb_serial_flush_callback+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    1228:	eb07 1742 	add.w	r7, r7, r2, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    122c:	eb04 24c2 	add.w	r4, r4, r2, lsl #11
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    1230:	4642      	mov	r2, r8
    1232:	4638      	mov	r0, r7
    1234:	4621      	mov	r1, r4
    1236:	f7ff fef3 	bl	1020 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    123a:	eb04 0208 	add.w	r2, r4, r8
	asm("dsb");
    123e:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    1242:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1246:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    124a:	3420      	adds	r4, #32
	} while (location < end_addr);
    124c:	42a2      	cmp	r2, r4
    124e:	d8fa      	bhi.n	1246 <usb_serial_flush_callback+0x46>
	asm("dsb");
    1250:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1254:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    1258:	2004      	movs	r0, #4
    125a:	4639      	mov	r1, r7
    125c:	f7ff fef8 	bl	1050 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    1260:	7833      	ldrb	r3, [r6, #0]
    1262:	3301      	adds	r3, #1
    1264:	b2db      	uxtb	r3, r3
    1266:	2b03      	cmp	r3, #3
    1268:	bf88      	it	hi
    126a:	2300      	movhi	r3, #0
    126c:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    126e:	2300      	movs	r3, #0
    1270:	802b      	strh	r3, [r5, #0]
}
    1272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1276:	4770      	bx	lr
    1278:	20000ea3 	.word	0x20000ea3
    127c:	20000ea5 	.word	0x20000ea5
    1280:	20000e96 	.word	0x20000e96
    1284:	20000ea2 	.word	0x20000ea2
    1288:	20000c00 	.word	0x20000c00
    128c:	20201080 	.word	0x20201080

00001290 <usb_serial_reset>:
}
    1290:	4770      	bx	lr
    1292:	bf00      	nop

00001294 <usb_serial_configure>:
	if (usb_high_speed) {
    1294:	4b2d      	ldr	r3, [pc, #180]	; (134c <usb_serial_configure+0xb8>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
    1296:	2100      	movs	r1, #0
    1298:	2280      	movs	r2, #128	; 0x80
    129a:	482d      	ldr	r0, [pc, #180]	; (1350 <usb_serial_configure+0xbc>)
{
    129c:	b570      	push	{r4, r5, r6, lr}
	if (usb_high_speed) {
    129e:	781b      	ldrb	r3, [r3, #0]
	tx_head = 0;
    12a0:	2400      	movs	r4, #0
		tx_packet_size = CDC_TX_SIZE_480;
    12a2:	4d2c      	ldr	r5, [pc, #176]	; (1354 <usb_serial_configure+0xc0>)
	if (usb_high_speed) {
    12a4:	428b      	cmp	r3, r1
		rx_packet_size = CDC_RX_SIZE_480;
    12a6:	4e2c      	ldr	r6, [pc, #176]	; (1358 <usb_serial_configure+0xc4>)
	if (usb_high_speed) {
    12a8:	bf0c      	ite	eq
    12aa:	2340      	moveq	r3, #64	; 0x40
    12ac:	f44f 7300 	movne.w	r3, #512	; 0x200
		tx_packet_size = CDC_TX_SIZE_480;
    12b0:	802b      	strh	r3, [r5, #0]
		rx_packet_size = CDC_RX_SIZE_480;
    12b2:	8033      	strh	r3, [r6, #0]
	memset(tx_transfer, 0, sizeof(tx_transfer));
    12b4:	f000 fa50 	bl	1758 <memset>
	tx_head = 0;
    12b8:	4a28      	ldr	r2, [pc, #160]	; (135c <usb_serial_configure+0xc8>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    12ba:	4621      	mov	r1, r4
	tx_available = 0;
    12bc:	4b28      	ldr	r3, [pc, #160]	; (1360 <usb_serial_configure+0xcc>)
	tx_head = 0;
    12be:	7014      	strb	r4, [r2, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    12c0:	f44f 7280 	mov.w	r2, #256	; 0x100
    12c4:	4827      	ldr	r0, [pc, #156]	; (1364 <usb_serial_configure+0xd0>)
	tx_available = 0;
    12c6:	801c      	strh	r4, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    12c8:	f000 fa46 	bl	1758 <memset>
	memset(rx_count, 0, sizeof(rx_count));
    12cc:	4a26      	ldr	r2, [pc, #152]	; (1368 <usb_serial_configure+0xd4>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    12ce:	2110      	movs	r1, #16
	memset(rx_index, 0, sizeof(rx_index));
    12d0:	4b26      	ldr	r3, [pc, #152]	; (136c <usb_serial_configure+0xd8>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    12d2:	2002      	movs	r0, #2
	memset(rx_count, 0, sizeof(rx_count));
    12d4:	e9c2 4400 	strd	r4, r4, [r2]
    12d8:	e9c2 4402 	strd	r4, r4, [r2, #8]
	rx_head = 0;
    12dc:	4a24      	ldr	r2, [pc, #144]	; (1370 <usb_serial_configure+0xdc>)
	memset(rx_index, 0, sizeof(rx_index));
    12de:	e9c3 4400 	strd	r4, r4, [r3]
	rx_head = 0;
    12e2:	7014      	strb	r4, [r2, #0]
	rx_available = 0;
    12e4:	4a23      	ldr	r2, [pc, #140]	; (1374 <usb_serial_configure+0xe0>)
	memset(rx_index, 0, sizeof(rx_index));
    12e6:	e9c3 4402 	strd	r4, r4, [r3, #8]
	rx_tail = 0;
    12ea:	4b23      	ldr	r3, [pc, #140]	; (1378 <usb_serial_configure+0xe4>)
    12ec:	701c      	strb	r4, [r3, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    12ee:	4623      	mov	r3, r4
	rx_available = 0;
    12f0:	6014      	str	r4, [r2, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    12f2:	4622      	mov	r2, r4
    12f4:	f7ff fe62 	bl	fbc <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    12f8:	4622      	mov	r2, r4
    12fa:	8831      	ldrh	r1, [r6, #0]
    12fc:	2003      	movs	r0, #3
    12fe:	4b1f      	ldr	r3, [pc, #124]	; (137c <usb_serial_configure+0xe8>)
    1300:	f7ff fe2a 	bl	f58 <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    1304:	4623      	mov	r3, r4
    1306:	2201      	movs	r2, #1
    1308:	8829      	ldrh	r1, [r5, #0]
    130a:	2004      	movs	r0, #4
    130c:	f7ff fe56 	bl	fbc <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    1310:	4620      	mov	r0, r4
    1312:	3401      	adds	r4, #1
    1314:	f7ff feea 	bl	10ec <rx_queue_transfer>
    1318:	2c08      	cmp	r4, #8
    131a:	d1f9      	bne.n	1310 <usb_serial_configure+0x7c>
	USB1_GPTIMER0CTRL = 0;
    131c:	4b18      	ldr	r3, [pc, #96]	; (1380 <usb_serial_configure+0xec>)
    131e:	2100      	movs	r1, #0
	USB1_GPTIMER0LD = microseconds - 1;
    1320:	224a      	movs	r2, #74	; 0x4a
	usb_timer0_callback = callback;
    1322:	4818      	ldr	r0, [pc, #96]	; (1384 <usb_serial_configure+0xf0>)
    1324:	4c18      	ldr	r4, [pc, #96]	; (1388 <usb_serial_configure+0xf4>)
    1326:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    1328:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    132c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    1330:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    1334:	4915      	ldr	r1, [pc, #84]	; (138c <usb_serial_configure+0xf8>)
	USB1_USBINTR |= USB_USBINTR_TIE0;
    1336:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    133a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    133e:	b121      	cbz	r1, 134a <usb_serial_configure+0xb6>
    1340:	4a13      	ldr	r2, [pc, #76]	; (1390 <usb_serial_configure+0xfc>)
    1342:	7813      	ldrb	r3, [r2, #0]
    1344:	f043 0301 	orr.w	r3, r3, #1
    1348:	7013      	strb	r3, [r2, #0]
}
    134a:	bd70      	pop	{r4, r5, r6, pc}
    134c:	20000ea6 	.word	0x20000ea6
    1350:	20000c00 	.word	0x20000c00
    1354:	20000e98 	.word	0x20000e98
    1358:	20000e94 	.word	0x20000e94
    135c:	20000ea2 	.word	0x20000ea2
    1360:	20000e96 	.word	0x20000e96
    1364:	20000b00 	.word	0x20000b00
    1368:	20000e34 	.word	0x20000e34
    136c:	20000e44 	.word	0x20000e44
    1370:	20000e9f 	.word	0x20000e9f
    1374:	20000e30 	.word	0x20000e30
    1378:	20000ea0 	.word	0x20000ea0
    137c:	0000114d 	.word	0x0000114d
    1380:	402e0000 	.word	0x402e0000
    1384:	20000e8c 	.word	0x20000e8c
    1388:	00001201 	.word	0x00001201
    138c:	00000000 	.word	0x00000000
    1390:	20000ea8 	.word	0x20000ea8

00001394 <usb_serial_available>:
	uint32_t n = rx_available;
    1394:	4b04      	ldr	r3, [pc, #16]	; (13a8 <usb_serial_available+0x14>)
{
    1396:	b510      	push	{r4, lr}
	uint32_t n = rx_available;
    1398:	681c      	ldr	r4, [r3, #0]
	if (n == 0) yield();
    139a:	b10c      	cbz	r4, 13a0 <usb_serial_available+0xc>
}
    139c:	4620      	mov	r0, r4
    139e:	bd10      	pop	{r4, pc}
	if (n == 0) yield();
    13a0:	f000 f804 	bl	13ac <yield>
}
    13a4:	4620      	mov	r0, r4
    13a6:	bd10      	pop	{r4, pc}
    13a8:	20000e30 	.word	0x20000e30

000013ac <yield>:
uint8_t yield_active_check_flags = 0;


void yield(void) __attribute__ ((weak));
void yield(void)
{
    13ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const uint8_t check_flags = yield_active_check_flags;
    13b0:	4b2d      	ldr	r3, [pc, #180]	; (1468 <yield+0xbc>)
    13b2:	781e      	ldrb	r6, [r3, #0]
	if (!check_flags) return;	// nothing to do
    13b4:	b166      	cbz	r6, 13d0 <yield+0x24>

	// TODO: do nothing if called from interrupt

	static uint8_t running=0;
	if (running) return; // TODO: does this need to be atomic?
    13b6:	4f2d      	ldr	r7, [pc, #180]	; (146c <yield+0xc0>)
    13b8:	783b      	ldrb	r3, [r7, #0]
    13ba:	b94b      	cbnz	r3, 13d0 <yield+0x24>
	running = 1;
    13bc:	2301      	movs	r3, #1

	// USB Serial - Add hack to minimize impact...
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    13be:	07f1      	lsls	r1, r6, #31
	running = 1;
    13c0:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    13c2:	d443      	bmi.n	144c <yield+0xa0>
		if (SerialUSB2.available()) serialEventUSB2();
	}
#endif

	// Current workaround until integrate with EventResponder.
	if (check_flags & YIELD_CHECK_HARDWARE_SERIAL) {
    13c4:	07b2      	lsls	r2, r6, #30
    13c6:	d426      	bmi.n	1416 <yield+0x6a>
		HardwareSerialIMXRT::processSerialEventsList();
	}

	running = 0;
    13c8:	2300      	movs	r3, #0
    13ca:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_EVENT_RESPONDER) {
    13cc:	0773      	lsls	r3, r6, #29
    13ce:	d401      	bmi.n	13d4 <yield+0x28>
		EventResponder::runFromYield();
	}
};
    13d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!firstYield) return;  
    13d4:	4b26      	ldr	r3, [pc, #152]	; (1470 <yield+0xc4>)
    13d6:	681a      	ldr	r2, [r3, #0]
    13d8:	2a00      	cmp	r2, #0
    13da:	d0f9      	beq.n	13d0 <yield+0x24>
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
    13dc:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
    13e0:	2a00      	cmp	r2, #0
    13e2:	d1f5      	bne.n	13d0 <yield+0x24>
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    13e4:	f3ef 8510 	mrs	r5, PRIMASK
		__disable_irq();
    13e8:	b672      	cpsid	i
		EventResponder *first = firstYield;
    13ea:	6818      	ldr	r0, [r3, #0]
		if (first == nullptr) {
    13ec:	2800      	cmp	r0, #0
    13ee:	d034      	beq.n	145a <yield+0xae>
		if (runningFromYield) {
    13f0:	4c20      	ldr	r4, [pc, #128]	; (1474 <yield+0xc8>)
    13f2:	7821      	ldrb	r1, [r4, #0]
    13f4:	2900      	cmp	r1, #0
    13f6:	d130      	bne.n	145a <yield+0xae>
		runningFromYield = true;
    13f8:	2201      	movs	r2, #1
    13fa:	7022      	strb	r2, [r4, #0]
		firstYield = first->_next;
    13fc:	6942      	ldr	r2, [r0, #20]
    13fe:	601a      	str	r2, [r3, #0]
		if (firstYield) {
    1400:	2a00      	cmp	r2, #0
    1402:	d02e      	beq.n	1462 <yield+0xb6>
			firstYield->_prev = nullptr;
    1404:	6191      	str	r1, [r2, #24]
		if (doit) __enable_irq();
    1406:	b905      	cbnz	r5, 140a <yield+0x5e>
    1408:	b662      	cpsie	i
		first->_triggered = false;
    140a:	2500      	movs	r5, #0
		(*(first->_function))(*first);
    140c:	6883      	ldr	r3, [r0, #8]
		first->_triggered = false;
    140e:	7745      	strb	r5, [r0, #29]
		(*(first->_function))(*first);
    1410:	4798      	blx	r3
		runningFromYield = false;
    1412:	7025      	strb	r5, [r4, #0]
    1414:	e7dc      	b.n	13d0 <yield+0x24>
	*/

	operator bool()			{ return true; }

	static inline void processSerialEventsList() {
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    1416:	f8df 8064 	ldr.w	r8, [pc, #100]	; 147c <yield+0xd0>
    141a:	f898 3000 	ldrb.w	r3, [r8]
    141e:	2b00      	cmp	r3, #0
    1420:	d0d2      	beq.n	13c8 <yield+0x1c>
    1422:	2500      	movs	r5, #0
    1424:	f8df 9058 	ldr.w	r9, [pc, #88]	; 1480 <yield+0xd4>
    1428:	462b      	mov	r3, r5
			s_serials_with_serial_events[i]->doYieldCode();
    142a:	f859 4023 	ldr.w	r4, [r9, r3, lsl #2]
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    142e:	3501      	adds	r5, #1
	static HardwareSerialIMXRT 	*s_serials_with_serial_events[7];
	#endif
	static uint8_t 			s_count_serials_with_serial_events;
	void addToSerialEventsList(); 
	inline void doYieldCode()  {
		if (available()) (*hardware->_serialEvent)();
    1430:	6823      	ldr	r3, [r4, #0]
    1432:	4620      	mov	r0, r4
    1434:	691b      	ldr	r3, [r3, #16]
    1436:	4798      	blx	r3
    1438:	b110      	cbz	r0, 1440 <yield+0x94>
    143a:	6963      	ldr	r3, [r4, #20]
    143c:	689b      	ldr	r3, [r3, #8]
    143e:	4798      	blx	r3
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    1440:	f898 2000 	ldrb.w	r2, [r8]
    1444:	b2eb      	uxtb	r3, r5
    1446:	429a      	cmp	r2, r3
    1448:	d8ef      	bhi.n	142a <yield+0x7e>
    144a:	e7bd      	b.n	13c8 <yield+0x1c>
		}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
	// Returns the number of bytes which have been received from your PC and
	// can be fetched using Serial.read() or Serial.readBytes().
        virtual int available() { return usb_serial_available(); }
    144c:	f7ff ffa2 	bl	1394 <usb_serial_available>
		if (Serial.available()) serialEvent();
    1450:	2800      	cmp	r0, #0
    1452:	d0b7      	beq.n	13c4 <yield+0x18>
    1454:	f3af 8000 	nop.w
    1458:	e7b4      	b.n	13c4 <yield+0x18>
		if (doit) __enable_irq();
    145a:	2d00      	cmp	r5, #0
    145c:	d1b8      	bne.n	13d0 <yield+0x24>
    145e:	b662      	cpsie	i
    1460:	e7b6      	b.n	13d0 <yield+0x24>
			lastYield = nullptr;
    1462:	4b05      	ldr	r3, [pc, #20]	; (1478 <yield+0xcc>)
    1464:	601a      	str	r2, [r3, #0]
    1466:	e7ce      	b.n	1406 <yield+0x5a>
    1468:	20000ea8 	.word	0x20000ea8
    146c:	20000e9c 	.word	0x20000e9c
    1470:	20000c88 	.word	0x20000c88
    1474:	20000e9a 	.word	0x20000e9a
    1478:	20000c94 	.word	0x20000c94
    147c:	20000e9b 	.word	0x20000e9b
    1480:	20000c98 	.word	0x20000c98

00001484 <ultoa>:


char * ultoa(unsigned long val, char *buf, int radix)
{
	unsigned digit;
	int i=0, j;
    1484:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
{
    1488:	b570      	push	{r4, r5, r6, lr}
	char t;

	while (1) {
		digit = val % radix;
    148a:	4666      	mov	r6, ip
	int i=0, j;
    148c:	2400      	movs	r4, #0
    148e:	e000      	b.n	1492 <ultoa+0xe>
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
    1490:	3401      	adds	r4, #1
		digit = val % radix;
    1492:	fbb0 f5f2 	udiv	r5, r0, r2
    1496:	fb02 0315 	mls	r3, r2, r5, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    149a:	2b09      	cmp	r3, #9
    149c:	f103 0e37 	add.w	lr, r3, #55	; 0x37
    14a0:	f103 0330 	add.w	r3, r3, #48	; 0x30
    14a4:	fa5f fe8e 	uxtb.w	lr, lr
    14a8:	bf98      	it	ls
    14aa:	fa5f fe83 	uxtbls.w	lr, r3
		if (val == 0) break;
    14ae:	4290      	cmp	r0, r2
		val /= radix;
    14b0:	4628      	mov	r0, r5
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    14b2:	f806 ef01 	strb.w	lr, [r6, #1]!
		if (val == 0) break;
    14b6:	d2eb      	bcs.n	1490 <ultoa+0xc>
	}
	buf[i + 1] = 0;
    14b8:	1c63      	adds	r3, r4, #1
    14ba:	2200      	movs	r2, #0
    14bc:	18c8      	adds	r0, r1, r3
    14be:	54ca      	strb	r2, [r1, r3]
	for (j=0; j < i; j++, i--) {
    14c0:	b17c      	cbz	r4, 14e2 <ultoa+0x5e>
		t = buf[j];
    14c2:	4662      	mov	r2, ip
    14c4:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
		buf[j] = buf[i];
    14c8:	f810 6d01 	ldrb.w	r6, [r0, #-1]!
	for (j=0; j < i; j++, i--) {
    14cc:	eba1 030c 	sub.w	r3, r1, ip
    14d0:	3202      	adds	r2, #2
		buf[j] = buf[i];
    14d2:	f88c 6000 	strb.w	r6, [ip]
	for (j=0; j < i; j++, i--) {
    14d6:	3b01      	subs	r3, #1
    14d8:	1a52      	subs	r2, r2, r1
		buf[i] = t;
    14da:	7005      	strb	r5, [r0, #0]
	for (j=0; j < i; j++, i--) {
    14dc:	4423      	add	r3, r4
    14de:	429a      	cmp	r2, r3
    14e0:	dbef      	blt.n	14c2 <ultoa+0x3e>
	}
	return buf;
}
    14e2:	4608      	mov	r0, r1
    14e4:	bd70      	pop	{r4, r5, r6, pc}
    14e6:	bf00      	nop

000014e8 <flexpwm_init>:
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    14e8:	2300      	movs	r3, #0
	p->FSTS0 = 0x000F; // clear fault status
    14ea:	220f      	movs	r2, #15
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    14ec:	f248 2cb8 	movw	ip, #33464	; 0x82b8
	for (i=0; i < 4; i++) {
    14f0:	4619      	mov	r1, r3
{
    14f2:	b510      	push	{r4, lr}
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    14f4:	f44f 4470 	mov.w	r4, #61440	; 0xf000
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    14f8:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    14fc:	f8a0 418c 	strh.w	r4, [r0, #396]	; 0x18c
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1500:	f44f 4460 	mov.w	r4, #57344	; 0xe000
	p->FSTS0 = 0x000F; // clear fault status
    1504:	f8a0 218e 	strh.w	r2, [r0, #398]	; 0x18e
		p->SM[i].OCTRL = 0;
    1508:	460a      	mov	r2, r1
	p->FFILT0 = 0;
    150a:	f8a0 3190 	strh.w	r3, [r0, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    150e:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1512:	b29b      	uxth	r3, r3
    1514:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
    1518:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    151c:	eb01 0341 	add.w	r3, r1, r1, lsl #1
	for (i=0; i < 4; i++) {
    1520:	3101      	adds	r1, #1
    1522:	eb00 1343 	add.w	r3, r0, r3, lsl #5
    1526:	2904      	cmp	r1, #4
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1528:	809c      	strh	r4, [r3, #4]
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    152a:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    152e:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    1530:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    1532:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    1534:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    1536:	f8a3 c00e 	strh.w	ip, [r3, #14]
		p->SM[i].VAL2 = 0;
    153a:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    153c:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    153e:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    1540:	83da      	strh	r2, [r3, #30]
	for (i=0; i < 4; i++) {
    1542:	d1eb      	bne.n	151c <flexpwm_init+0x34>
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    1544:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1548:	b29b      	uxth	r3, r3
    154a:	f043 030f 	orr.w	r3, r3, #15
    154e:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    1552:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1556:	b29b      	uxth	r3, r3
    1558:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
    155c:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
}
    1560:	bd10      	pop	{r4, pc}
    1562:	bf00      	nop

00001564 <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1564:	4b37      	ldr	r3, [pc, #220]	; (1644 <pwm_init+0xe0>)
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1566:	4a38      	ldr	r2, [pc, #224]	; (1648 <pwm_init+0xe4>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1568:	6f99      	ldr	r1, [r3, #120]	; 0x78
		CCM_CCGR6_QTIMER3(CCM_CCGR_ON) | CCM_CCGR6_QTIMER4(CCM_CCGR_ON);
	flexpwm_init(&IMXRT_FLEXPWM1);
    156a:	4838      	ldr	r0, [pc, #224]	; (164c <pwm_init+0xe8>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    156c:	f441 017f 	orr.w	r1, r1, #16711680	; 0xff0000
{
    1570:	b570      	push	{r4, r5, r6, lr}
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1572:	6799      	str	r1, [r3, #120]	; 0x78
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1574:	f241 0601 	movw	r6, #4097	; 0x1001
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1578:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    157c:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1580:	f243 0426 	movw	r4, #12326	; 0x3026
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1584:	430a      	orrs	r2, r1
    1586:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	flexpwm_init(&IMXRT_FLEXPWM1);
    158a:	f7ff ffad 	bl	14e8 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM2);
    158e:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    1592:	f7ff ffa9 	bl	14e8 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM3);
    1596:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    159a:	f7ff ffa5 	bl	14e8 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM4);
    159e:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    15a2:	f7ff ffa1 	bl	14e8 <flexpwm_init>
	for (i=0; i < 4; i++) {
    15a6:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    15a8:	f5a0 1003 	sub.w	r0, r0, #2146304	; 0x20c000
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15ac:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CTRL = 0; // stop timer
    15b0:	4611      	mov	r1, r2
    15b2:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    15b6:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    15ba:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    15bc:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    15be:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    15c0:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15c2:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    15c6:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    15c8:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    15ca:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    15ce:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    15d0:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    15d2:	d1ee      	bne.n	15b2 <pwm_init+0x4e>
    15d4:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    15d6:	481e      	ldr	r0, [pc, #120]	; (1650 <pwm_init+0xec>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15d8:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    15dc:	f241 0601 	movw	r6, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    15e0:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    15e2:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    15e6:	f243 0426 	movw	r4, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    15ea:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    15ee:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    15f2:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    15f4:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    15f6:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    15f8:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    15fa:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    15fe:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1600:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    1602:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    1606:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1608:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    160a:	d1ee      	bne.n	15ea <pwm_init+0x86>
    160c:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    160e:	4811      	ldr	r0, [pc, #68]	; (1654 <pwm_init+0xf0>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1610:	260f      	movs	r6, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1612:	f241 0501 	movw	r5, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    1616:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1618:	f645 54c0 	movw	r4, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    161c:	f243 0e26 	movw	lr, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    1620:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    1624:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    1628:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    162a:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    162c:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    162e:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1630:	81de      	strh	r6, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1632:	829d      	strh	r5, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1634:	80dc      	strh	r4, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    1636:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    163a:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    163c:	f8a3 e00c 	strh.w	lr, [r3, #12]
	for (i=0; i < 4; i++) {
    1640:	d1ee      	bne.n	1620 <pwm_init+0xbc>
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    1642:	bd70      	pop	{r4, r5, r6, pc}
    1644:	400fc000 	.word	0x400fc000
    1648:	fc030000 	.word	0xfc030000
    164c:	403dc000 	.word	0x403dc000
    1650:	401e0000 	.word	0x401e0000
    1654:	401e4000 	.word	0x401e4000

00001658 <rtc_get>:
	uint32_t hi1 = SNVS_HPRTCMR;
    1658:	4a07      	ldr	r2, [pc, #28]	; (1678 <rtc_get+0x20>)
    165a:	6a50      	ldr	r0, [r2, #36]	; 0x24
	uint32_t lo1 = SNVS_HPRTCLR;
    165c:	6a93      	ldr	r3, [r2, #40]	; 0x28
		uint32_t hi2 = SNVS_HPRTCMR;
    165e:	4619      	mov	r1, r3
    1660:	4684      	mov	ip, r0
    1662:	6a50      	ldr	r0, [r2, #36]	; 0x24
		uint32_t lo2 = SNVS_HPRTCLR;
    1664:	6a93      	ldr	r3, [r2, #40]	; 0x28
		if (lo1 == lo2 && hi1 == hi2) {
    1666:	4299      	cmp	r1, r3
    1668:	d1f9      	bne.n	165e <rtc_get+0x6>
    166a:	4584      	cmp	ip, r0
    166c:	d1f7      	bne.n	165e <rtc_get+0x6>
			return (hi2 << 17) | (lo2 >> 15);
    166e:	0bdb      	lsrs	r3, r3, #15
}
    1670:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
    1674:	4770      	bx	lr
    1676:	bf00      	nop
    1678:	400d4000 	.word	0x400d4000

0000167c <sm_align_pool>:
{
    167c:	b508      	push	{r3, lr}
	x = spool->pool_size % HEADER_SZ;
    167e:	e9d0 3200 	ldrd	r3, r2, [r0]
	if (!spool->pool || !spool->pool_size) return 0;
    1682:	b15b      	cbz	r3, 169c <sm_align_pool+0x20>
    1684:	b1ba      	cbz	r2, 16b6 <sm_align_pool+0x3a>
	if (spool->pool_size % HEADER_SZ) return 0;
    1686:	4b0f      	ldr	r3, [pc, #60]	; (16c4 <sm_align_pool+0x48>)
    1688:	fba3 1302 	umull	r1, r3, r3, r2
    168c:	08db      	lsrs	r3, r3, #3
    168e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1692:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    1696:	d10a      	bne.n	16ae <sm_align_pool+0x32>
	if (smalloc_verify_pool(spool)) return 1;
    1698:	2001      	movs	r0, #1
}
    169a:	bd08      	pop	{r3, pc}
	x = spool->pool_size % HEADER_SZ;
    169c:	4b09      	ldr	r3, [pc, #36]	; (16c4 <sm_align_pool+0x48>)
    169e:	fba3 1302 	umull	r1, r3, r3, r2
    16a2:	08db      	lsrs	r3, r3, #3
    16a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	if (x) spool->pool_size -= x;
    16a8:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    16ac:	d001      	beq.n	16b2 <sm_align_pool+0x36>
    16ae:	1ad2      	subs	r2, r2, r3
    16b0:	6042      	str	r2, [r0, #4]
	if (spool->pool_size <= MIN_POOL_SZ) {
    16b2:	2af0      	cmp	r2, #240	; 0xf0
    16b4:	d8f0      	bhi.n	1698 <sm_align_pool+0x1c>
		errno = ENOSPC;
    16b6:	f000 f849 	bl	174c <__errno>
    16ba:	221c      	movs	r2, #28
    16bc:	4603      	mov	r3, r0
    16be:	2000      	movs	r0, #0
    16c0:	601a      	str	r2, [r3, #0]
}
    16c2:	bd08      	pop	{r3, pc}
    16c4:	aaaaaaab 	.word	0xaaaaaaab

000016c8 <sm_set_pool>:
{
    16c8:	b570      	push	{r4, r5, r6, lr}
	if (!spool) {
    16ca:	4604      	mov	r4, r0
    16cc:	b338      	cbz	r0, 171e <sm_set_pool+0x56>
	if (!new_pool || !new_pool_size) {
    16ce:	b119      	cbz	r1, 16d8 <sm_set_pool+0x10>
    16d0:	fab2 f682 	clz	r6, r2
    16d4:	0976      	lsrs	r6, r6, #5
    16d6:	b9a2      	cbnz	r2, 1702 <sm_set_pool+0x3a>
	if (!spool->pool || !spool->pool_size) return 0;
    16d8:	6820      	ldr	r0, [r4, #0]
    16da:	b300      	cbz	r0, 171e <sm_set_pool+0x56>
    16dc:	6862      	ldr	r2, [r4, #4]
    16de:	b1f2      	cbz	r2, 171e <sm_set_pool+0x56>
	if (spool->pool_size % HEADER_SZ) return 0;
    16e0:	4b18      	ldr	r3, [pc, #96]	; (1744 <sm_set_pool+0x7c>)
    16e2:	4919      	ldr	r1, [pc, #100]	; (1748 <sm_set_pool+0x80>)
    16e4:	fb02 f303 	mul.w	r3, r2, r3
    16e8:	ebb1 0fb3 	cmp.w	r1, r3, ror #2
    16ec:	d317      	bcc.n	171e <sm_set_pool+0x56>
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    16ee:	68a3      	ldr	r3, [r4, #8]
    16f0:	b9e3      	cbnz	r3, 172c <sm_set_pool+0x64>
			memset(spool, 0, sizeof(struct smalloc_pool));
    16f2:	2200      	movs	r2, #0
			return 1;
    16f4:	2301      	movs	r3, #1
			memset(spool, 0, sizeof(struct smalloc_pool));
    16f6:	6022      	str	r2, [r4, #0]
    16f8:	6062      	str	r2, [r4, #4]
    16fa:	60a2      	str	r2, [r4, #8]
    16fc:	60e2      	str	r2, [r4, #12]
		spool->do_zero = do_zero;
		memset(spool->pool, 0, spool->pool_size);
	}

	return 1;
}
    16fe:	4618      	mov	r0, r3
    1700:	bd70      	pop	{r4, r5, r6, pc}
	spool->pool = new_pool;
    1702:	461d      	mov	r5, r3
	spool->oomfn = oom_handler;
    1704:	9b04      	ldr	r3, [sp, #16]
	spool->pool_size = new_pool_size;
    1706:	e9c0 1200 	strd	r1, r2, [r0]
	spool->oomfn = oom_handler;
    170a:	60c3      	str	r3, [r0, #12]
	if (!sm_align_pool(spool)) return 0;
    170c:	f7ff ffb6 	bl	167c <sm_align_pool>
    1710:	4603      	mov	r3, r0
    1712:	2800      	cmp	r0, #0
    1714:	d0f3      	beq.n	16fe <sm_set_pool+0x36>
	if (do_zero) {
    1716:	b96d      	cbnz	r5, 1734 <sm_set_pool+0x6c>
	return 1;
    1718:	2301      	movs	r3, #1
}
    171a:	4618      	mov	r0, r3
    171c:	bd70      	pop	{r4, r5, r6, pc}
		errno = EINVAL;
    171e:	f000 f815 	bl	174c <__errno>
    1722:	2216      	movs	r2, #22
		return 0;
    1724:	2300      	movs	r3, #0
		errno = EINVAL;
    1726:	6002      	str	r2, [r0, #0]
}
    1728:	4618      	mov	r0, r3
    172a:	bd70      	pop	{r4, r5, r6, pc}
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    172c:	2100      	movs	r1, #0
    172e:	f000 f813 	bl	1758 <memset>
    1732:	e7de      	b.n	16f2 <sm_set_pool+0x2a>
		memset(spool->pool, 0, spool->pool_size);
    1734:	6862      	ldr	r2, [r4, #4]
    1736:	4631      	mov	r1, r6
    1738:	6820      	ldr	r0, [r4, #0]
		spool->do_zero = do_zero;
    173a:	60a5      	str	r5, [r4, #8]
		memset(spool->pool, 0, spool->pool_size);
    173c:	f000 f80c 	bl	1758 <memset>
	return 1;
    1740:	2301      	movs	r3, #1
    1742:	e7dc      	b.n	16fe <sm_set_pool+0x36>
    1744:	aaaaaaab 	.word	0xaaaaaaab
    1748:	15555555 	.word	0x15555555

0000174c <__errno>:
    174c:	4b01      	ldr	r3, [pc, #4]	; (1754 <__errno+0x8>)
    174e:	6818      	ldr	r0, [r3, #0]
    1750:	4770      	bx	lr
    1752:	bf00      	nop
    1754:	20000430 	.word	0x20000430

00001758 <memset>:
    1758:	0783      	lsls	r3, r0, #30
    175a:	b530      	push	{r4, r5, lr}
    175c:	d048      	beq.n	17f0 <memset+0x98>
    175e:	1e54      	subs	r4, r2, #1
    1760:	2a00      	cmp	r2, #0
    1762:	d03f      	beq.n	17e4 <memset+0x8c>
    1764:	b2ca      	uxtb	r2, r1
    1766:	4603      	mov	r3, r0
    1768:	e001      	b.n	176e <memset+0x16>
    176a:	3c01      	subs	r4, #1
    176c:	d33a      	bcc.n	17e4 <memset+0x8c>
    176e:	f803 2b01 	strb.w	r2, [r3], #1
    1772:	079d      	lsls	r5, r3, #30
    1774:	d1f9      	bne.n	176a <memset+0x12>
    1776:	2c03      	cmp	r4, #3
    1778:	d92d      	bls.n	17d6 <memset+0x7e>
    177a:	b2cd      	uxtb	r5, r1
    177c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    1780:	2c0f      	cmp	r4, #15
    1782:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    1786:	d936      	bls.n	17f6 <memset+0x9e>
    1788:	f1a4 0210 	sub.w	r2, r4, #16
    178c:	f022 0c0f 	bic.w	ip, r2, #15
    1790:	f103 0e20 	add.w	lr, r3, #32
    1794:	44e6      	add	lr, ip
    1796:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    179a:	f103 0210 	add.w	r2, r3, #16
    179e:	e942 5504 	strd	r5, r5, [r2, #-16]
    17a2:	e942 5502 	strd	r5, r5, [r2, #-8]
    17a6:	3210      	adds	r2, #16
    17a8:	4572      	cmp	r2, lr
    17aa:	d1f8      	bne.n	179e <memset+0x46>
    17ac:	f10c 0201 	add.w	r2, ip, #1
    17b0:	f014 0f0c 	tst.w	r4, #12
    17b4:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    17b8:	f004 0c0f 	and.w	ip, r4, #15
    17bc:	d013      	beq.n	17e6 <memset+0x8e>
    17be:	f1ac 0304 	sub.w	r3, ip, #4
    17c2:	f023 0303 	bic.w	r3, r3, #3
    17c6:	3304      	adds	r3, #4
    17c8:	4413      	add	r3, r2
    17ca:	f842 5b04 	str.w	r5, [r2], #4
    17ce:	4293      	cmp	r3, r2
    17d0:	d1fb      	bne.n	17ca <memset+0x72>
    17d2:	f00c 0403 	and.w	r4, ip, #3
    17d6:	b12c      	cbz	r4, 17e4 <memset+0x8c>
    17d8:	b2c9      	uxtb	r1, r1
    17da:	441c      	add	r4, r3
    17dc:	f803 1b01 	strb.w	r1, [r3], #1
    17e0:	429c      	cmp	r4, r3
    17e2:	d1fb      	bne.n	17dc <memset+0x84>
    17e4:	bd30      	pop	{r4, r5, pc}
    17e6:	4664      	mov	r4, ip
    17e8:	4613      	mov	r3, r2
    17ea:	2c00      	cmp	r4, #0
    17ec:	d1f4      	bne.n	17d8 <memset+0x80>
    17ee:	e7f9      	b.n	17e4 <memset+0x8c>
    17f0:	4603      	mov	r3, r0
    17f2:	4614      	mov	r4, r2
    17f4:	e7bf      	b.n	1776 <memset+0x1e>
    17f6:	461a      	mov	r2, r3
    17f8:	46a4      	mov	ip, r4
    17fa:	e7e0      	b.n	17be <memset+0x66>

000017fc <__libc_init_array>:
    17fc:	b570      	push	{r4, r5, r6, lr}
    17fe:	4e0d      	ldr	r6, [pc, #52]	; (1834 <__libc_init_array+0x38>)
    1800:	4d0d      	ldr	r5, [pc, #52]	; (1838 <__libc_init_array+0x3c>)
    1802:	1b76      	subs	r6, r6, r5
    1804:	10b6      	asrs	r6, r6, #2
    1806:	d006      	beq.n	1816 <__libc_init_array+0x1a>
    1808:	2400      	movs	r4, #0
    180a:	f855 3b04 	ldr.w	r3, [r5], #4
    180e:	3401      	adds	r4, #1
    1810:	4798      	blx	r3
    1812:	42a6      	cmp	r6, r4
    1814:	d1f9      	bne.n	180a <__libc_init_array+0xe>
    1816:	4e09      	ldr	r6, [pc, #36]	; (183c <__libc_init_array+0x40>)
    1818:	4d09      	ldr	r5, [pc, #36]	; (1840 <__libc_init_array+0x44>)
    181a:	1b76      	subs	r6, r6, r5
    181c:	f000 f814 	bl	1848 <___init_veneer>
    1820:	10b6      	asrs	r6, r6, #2
    1822:	d006      	beq.n	1832 <__libc_init_array+0x36>
    1824:	2400      	movs	r4, #0
    1826:	f855 3b04 	ldr.w	r3, [r5], #4
    182a:	3401      	adds	r4, #1
    182c:	4798      	blx	r3
    182e:	42a6      	cmp	r6, r4
    1830:	d1f9      	bne.n	1826 <__libc_init_array+0x2a>
    1832:	bd70      	pop	{r4, r5, r6, pc}
    1834:	60001e80 	.word	0x60001e80
    1838:	60001e80 	.word	0x60001e80
    183c:	60001e84 	.word	0x60001e84
    1840:	60001e80 	.word	0x60001e80
    1844:	00000000 	.word	0x00000000

00001848 <___init_veneer>:
    1848:	f85f f000 	ldr.w	pc, [pc]	; 184c <___init_veneer+0x4>
    184c:	60001e35 	.word	0x60001e35

00001850 <___reboot_Teensyduino__veneer>:
    1850:	f85f f000 	ldr.w	pc, [pc]	; 1854 <___reboot_Teensyduino__veneer+0x4>
    1854:	60001d8d 	.word	0x60001d8d
	...

Disassembly of section .fini:

00001860 <_fini>:
    1860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1862:	bf00      	nop
