$date
	Sat Feb 22 12:18:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uo_out [7:0] $end
$var wire 8 " uio_out [7:0] $end
$var wire 8 # uio_oe [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 8 ' ui_in [7:0] $end
$var reg 8 ( uio_in [7:0] $end
$var integer 32 ) fail_count [31:0] $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 * ui_in [7:0] $end
$var wire 8 + uio_in [7:0] $end
$var wire 8 , uo_out [7:0] $end
$var wire 8 - uio_out [7:0] $end
$var wire 8 . uio_oe [7:0] $end
$var wire 4 / opcode [3:0] $end
$var wire 1 0 oe_n $end
$var wire 4 1 mio_in [3:0] $end
$var wire 1 2 carry $end
$var wire 4 3 bus_in [3:0] $end
$var wire 1 4 _unused $end
$var reg 4 5 a [3:0] $end
$var reg 4 6 b [3:0] $end
$var reg 4 7 bus_iomask [3:0] $end
$var reg 4 8 bus_out [3:0] $end
$var reg 4 9 bus_req [3:0] $end
$var reg 5 : c [4:0] $end
$var reg 1 ; done $end
$var reg 4 < mio_out [3:0] $end
$var reg 3 = state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 =
b0 <
0;
b0 :
b11 9
b0 8
b0 7
b0 6
b10 5
04
bx 3
02
b1 1
x0
b1 /
b1000000 .
b0 -
b11 ,
bx +
b10001 *
b0 )
bx (
b10001 '
x&
x%
1$
b1000000 #
b0 "
b11 !
$end
#1000
0$
#2000
b100 3
00
b100 (
b100 +
b10 =
b1 !
b1 ,
b1 9
b1001111 #
b1001111 .
b1111 7
1$
#3000
0$
#4000
b11 =
b1000000 #
b1000000 .
b0 7
b100 6
1$
#5000
0$
#6000
b100 =
b110 :
1$
#7000
0$
#8000
b0 =
1;
b10000110 "
b10000110 -
b110 8
1$
#9000
0$
#10000
b1 =
b11 !
b11 ,
b11 9
b11 5
b110 "
b110 -
0;
b1 1
1$
b10001 '
b10001 *
b1 )
#11000
0$
#12000
b10 =
b1 !
b1 ,
b1 9
b1001111 #
b1001111 .
b1111 7
1$
#13000
0$
#14000
b11 =
b1000000 #
b1000000 .
b0 7
1$
#15000
0$
#16000
b100 =
b111 :
1$
#17000
0$
#18000
b0 =
1;
b10000111 "
b10000111 -
b111 8
1$
#19000
0$
#20000
b0 /
b0 1
1$
b0 '
b0 *
