# ARM-Disassembler

```
Instruction Summary for Projects
Instruction	OPCODE	OP Size
(base 10)	11 bit OPCODE range	Instruction
Format
			Start	End	
B	000101	6	160	191	B
AND	10001010000	11	1104		R
ADD	10001011000	11	1112		R
ADDI	1001000100	10	1160	1161	I
ORR	10101010000	11	1360		R
CBZ	10110100	8	1440	1447	CB
CBNZ	10110101	8	1448	1455	CB
SUB	11001011000	11	1624		R
SUBI	1101000100	10	1672	1673	I
MOVZ	110100101	9	1684	1687	IM
MOVK	111100101	9	1940	1943	IM
LSR	11010011010	11	1690		R
LSL	11010011011	11	1691		R
STUR	11111000000	11	1984		D
LDUR	11111000010	11	1986		D
EOR	11101010000	11	1872		R
NOP	00000000000	11	0		R

BREAK	1 11111 10110 11110 11111 11111 100111
		OPCODE - 203810
		MASK 0x1FFFFF = 203159110

```
