<stg><name>separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10></name>


<trans_list>

<trans id="361" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="64">
<![CDATA[
:129  %depthwise_res_V_data_0_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_0_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="64">
<![CDATA[
:132  %depthwise_res_V_data_1_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_1_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="64">
<![CDATA[
:135  %depthwise_res_V_data_2_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="64">
<![CDATA[
:138  %depthwise_res_V_data_3_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_3_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="64">
<![CDATA[
:141  %depthwise_res_V_data_4_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_4_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="64">
<![CDATA[
:144  %depthwise_res_V_data_5_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_5_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="64">
<![CDATA[
:147  %depthwise_res_V_data_6_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_6_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="64">
<![CDATA[
:150  %depthwise_res_V_data_7_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_7_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="64">
<![CDATA[
:153  %depthwise_res_V_data_8_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_8_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="64">
<![CDATA[
:156  %depthwise_res_V_data_9_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_9_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="64">
<![CDATA[
:159  %depthwise_res_V_data_10_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_10_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="64">
<![CDATA[
:162  %depthwise_res_V_data_11_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_11_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="64">
<![CDATA[
:165  %depthwise_res_V_data_12_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_12_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="64">
<![CDATA[
:168  %depthwise_res_V_data_13_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_13_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="64">
<![CDATA[
:171  %depthwise_res_V_data_14_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_14_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="64">
<![CDATA[
:174  %depthwise_res_V_data_15_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_15_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="64">
<![CDATA[
:177  %depthwise_res_V_data_16_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_16_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="64">
<![CDATA[
:180  %depthwise_res_V_data_17_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_17_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="64">
<![CDATA[
:183  %depthwise_res_V_data_18_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_18_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="64">
<![CDATA[
:186  %depthwise_res_V_data_19_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_19_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="64">
<![CDATA[
:189  %depthwise_res_V_data_20_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_20_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="64">
<![CDATA[
:192  %depthwise_res_V_data_21_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_21_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="64">
<![CDATA[
:195  %depthwise_res_V_data_22_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_22_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="64">
<![CDATA[
:198  %depthwise_res_V_data_23_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_23_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="64">
<![CDATA[
:201  %depthwise_res_V_data_24_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_24_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="64">
<![CDATA[
:204  %depthwise_res_V_data_25_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_25_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="64">
<![CDATA[
:207  %depthwise_res_V_data_26_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_26_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="64">
<![CDATA[
:210  %depthwise_res_V_data_27_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_27_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="64">
<![CDATA[
:213  %depthwise_res_V_data_28_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_28_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="64">
<![CDATA[
:216  %depthwise_res_V_data_29_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_29_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="64">
<![CDATA[
:219  %depthwise_res_V_data_30_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_30_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="64">
<![CDATA[
:222  %depthwise_res_V_data_31_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_31_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="64">
<![CDATA[
:225  %depthwise_res_V_data_32_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_32_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="64">
<![CDATA[
:228  %depthwise_res_V_data_33_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_33_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="64">
<![CDATA[
:231  %depthwise_res_V_data_34_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_34_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="64">
<![CDATA[
:234  %depthwise_res_V_data_35_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_35_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="64">
<![CDATA[
:237  %depthwise_res_V_data_36_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_36_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="64">
<![CDATA[
:240  %depthwise_res_V_data_37_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_37_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="64">
<![CDATA[
:243  %depthwise_res_V_data_38_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_38_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="64">
<![CDATA[
:246  %depthwise_res_V_data_39_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_39_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="64">
<![CDATA[
:249  %depthwise_res_V_data_40_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_40_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="64">
<![CDATA[
:252  %depthwise_res_V_data_41_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_41_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="64">
<![CDATA[
:255  %depthwise_res_V_data_42_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_42_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="64">
<![CDATA[
:258  %depthwise_res_V_data_43_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_43_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="64">
<![CDATA[
:261  %depthwise_res_V_data_44_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_44_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="64">
<![CDATA[
:264  %depthwise_res_V_data_45_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_45_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="64">
<![CDATA[
:267  %depthwise_res_V_data_46_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_46_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="64">
<![CDATA[
:270  %depthwise_res_V_data_47_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_47_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="64">
<![CDATA[
:273  %depthwise_res_V_data_48_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_48_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="64">
<![CDATA[
:276  %depthwise_res_V_data_49_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_49_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="64">
<![CDATA[
:279  %depthwise_res_V_data_50_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_50_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="64">
<![CDATA[
:282  %depthwise_res_V_data_51_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_51_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="64">
<![CDATA[
:285  %depthwise_res_V_data_52_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_52_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="64">
<![CDATA[
:288  %depthwise_res_V_data_53_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_53_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="64">
<![CDATA[
:291  %depthwise_res_V_data_54_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_54_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="64">
<![CDATA[
:294  %depthwise_res_V_data_55_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_55_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="64">
<![CDATA[
:297  %depthwise_res_V_data_56_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_56_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="64">
<![CDATA[
:300  %depthwise_res_V_data_57_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_57_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="64">
<![CDATA[
:303  %depthwise_res_V_data_58_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_58_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="64">
<![CDATA[
:306  %depthwise_res_V_data_59_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_59_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="64">
<![CDATA[
:309  %depthwise_res_V_data_60_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_60_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="64">
<![CDATA[
:312  %depthwise_res_V_data_61_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_61_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="64">
<![CDATA[
:315  %depthwise_res_V_data_62_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_62_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="64">
<![CDATA[
:318  %depthwise_res_V_data_63_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="depthwise_res_V_data_63_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="32" op_475_bw="32" op_476_bw="32" op_477_bw="32" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16">
<![CDATA[
:321  call fastcc void @"depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V, i16* %data_V_data_16_V, i16* %data_V_data_17_V, i16* %data_V_data_18_V, i16* %data_V_data_19_V, i16* %data_V_data_20_V, i16* %data_V_data_21_V, i16* %data_V_data_22_V, i16* %data_V_data_23_V, i16* %data_V_data_24_V, i16* %data_V_data_25_V, i16* %data_V_data_26_V, i16* %data_V_data_27_V, i16* %data_V_data_28_V, i16* %data_V_data_29_V, i16* %data_V_data_30_V, i16* %data_V_data_31_V, i16* %data_V_data_32_V, i16* %data_V_data_33_V, i16* %data_V_data_34_V, i16* %data_V_data_35_V, i16* %data_V_data_36_V, i16* %data_V_data_37_V, i16* %data_V_data_38_V, i16* %data_V_data_39_V, i16* %data_V_data_40_V, i16* %data_V_data_41_V, i16* %data_V_data_42_V, i16* %data_V_data_43_V, i16* %data_V_data_44_V, i16* %data_V_data_45_V, i16* %data_V_data_46_V, i16* %data_V_data_47_V, i16* %data_V_data_48_V, i16* %data_V_data_49_V, i16* %data_V_data_50_V, i16* %data_V_data_51_V, i16* %data_V_data_52_V, i16* %data_V_data_53_V, i16* %data_V_data_54_V, i16* %data_V_data_55_V, i16* %data_V_data_56_V, i16* %data_V_data_57_V, i16* %data_V_data_58_V, i16* %data_V_data_59_V, i16* %data_V_data_60_V, i16* %data_V_data_61_V, i16* %data_V_data_62_V, i16* %data_V_data_63_V, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="32" op_475_bw="32" op_476_bw="32" op_477_bw="32" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16" op_600_bw="16" op_601_bw="16" op_602_bw="16" op_603_bw="16" op_604_bw="16" op_605_bw="16" op_606_bw="16" op_607_bw="16" op_608_bw="16" op_609_bw="16" op_610_bw="16" op_611_bw="16" op_612_bw="16" op_613_bw="16" op_614_bw="16" op_615_bw="16" op_616_bw="16" op_617_bw="16" op_618_bw="16" op_619_bw="16" op_620_bw="16" op_621_bw="16" op_622_bw="16" op_623_bw="16" op_624_bw="16" op_625_bw="16" op_626_bw="16" op_627_bw="16" op_628_bw="16" op_629_bw="16" op_630_bw="16" op_631_bw="16" op_632_bw="16" op_633_bw="16" op_634_bw="16" op_635_bw="16" op_636_bw="16" op_637_bw="16" op_638_bw="16" op_639_bw="16" op_640_bw="16" op_641_bw="16" op_642_bw="16" op_643_bw="16" op_644_bw="16" op_645_bw="16" op_646_bw="16" op_647_bw="16" op_648_bw="16" op_649_bw="16" op_650_bw="16" op_651_bw="16" op_652_bw="16" op_653_bw="16" op_654_bw="16" op_655_bw="16" op_656_bw="16" op_657_bw="16" op_658_bw="16" op_659_bw="16" op_660_bw="16" op_661_bw="16" op_662_bw="16" op_663_bw="16" op_664_bw="16" op_665_bw="16" op_666_bw="16" op_667_bw="16" op_668_bw="16" op_669_bw="16" op_670_bw="16" op_671_bw="16" op_672_bw="16" op_673_bw="16" op_674_bw="16" op_675_bw="16" op_676_bw="16" op_677_bw="16" op_678_bw="16" op_679_bw="16" op_680_bw="16" op_681_bw="16" op_682_bw="16" op_683_bw="16" op_684_bw="16" op_685_bw="16" op_686_bw="16" op_687_bw="16" op_688_bw="16" op_689_bw="16" op_690_bw="16" op_691_bw="16" op_692_bw="16" op_693_bw="16" op_694_bw="16" op_695_bw="16" op_696_bw="16" op_697_bw="16" op_698_bw="16" op_699_bw="16" op_700_bw="16" op_701_bw="16" op_702_bw="16" op_703_bw="16" op_704_bw="16" op_705_bw="16" op_706_bw="16" op_707_bw="16" op_708_bw="16" op_709_bw="16" op_710_bw="16" op_711_bw="16" op_712_bw="16" op_713_bw="16" op_714_bw="16" op_715_bw="16" op_716_bw="16" op_717_bw="16" op_718_bw="16" op_719_bw="16" op_720_bw="16" op_721_bw="16" op_722_bw="16" op_723_bw="16" op_724_bw="16" op_725_bw="16" op_726_bw="16" op_727_bw="16" op_728_bw="16" op_729_bw="16" op_730_bw="16" op_731_bw="16" op_732_bw="16" op_733_bw="16">
<![CDATA[
:321  call fastcc void @"depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V, i16* %data_V_data_16_V, i16* %data_V_data_17_V, i16* %data_V_data_18_V, i16* %data_V_data_19_V, i16* %data_V_data_20_V, i16* %data_V_data_21_V, i16* %data_V_data_22_V, i16* %data_V_data_23_V, i16* %data_V_data_24_V, i16* %data_V_data_25_V, i16* %data_V_data_26_V, i16* %data_V_data_27_V, i16* %data_V_data_28_V, i16* %data_V_data_29_V, i16* %data_V_data_30_V, i16* %data_V_data_31_V, i16* %data_V_data_32_V, i16* %data_V_data_33_V, i16* %data_V_data_34_V, i16* %data_V_data_35_V, i16* %data_V_data_36_V, i16* %data_V_data_37_V, i16* %data_V_data_38_V, i16* %data_V_data_39_V, i16* %data_V_data_40_V, i16* %data_V_data_41_V, i16* %data_V_data_42_V, i16* %data_V_data_43_V, i16* %data_V_data_44_V, i16* %data_V_data_45_V, i16* %data_V_data_46_V, i16* %data_V_data_47_V, i16* %data_V_data_48_V, i16* %data_V_data_49_V, i16* %data_V_data_50_V, i16* %data_V_data_51_V, i16* %data_V_data_52_V, i16* %data_V_data_53_V, i16* %data_V_data_54_V, i16* %data_V_data_55_V, i16* %data_V_data_56_V, i16* %data_V_data_57_V, i16* %data_V_data_58_V, i16* %data_V_data_59_V, i16* %data_V_data_60_V, i16* %data_V_data_61_V, i16* %data_V_data_62_V, i16* %data_V_data_63_V, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="17" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="16" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="15" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="14" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="13" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="12" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="11" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="10" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="9" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="8" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="7" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="97" st_id="14" stage="6" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="5" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="99" st_id="16" stage="4" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="3" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="2" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4290, i32 0, i32 0, [1 x i8]* @p_str4291, [1 x i8]* @p_str4292, [1 x i8]* @p_str4293, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4294, [1 x i8]* @p_str4295)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4283, i32 0, i32 0, [1 x i8]* @p_str4284, [1 x i8]* @p_str4285, [1 x i8]* @p_str4286, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4287, [1 x i8]* @p_str4288)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4276, i32 0, i32 0, [1 x i8]* @p_str4277, [1 x i8]* @p_str4278, [1 x i8]* @p_str4279, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4280, [1 x i8]* @p_str4281)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4269, i32 0, i32 0, [1 x i8]* @p_str4270, [1 x i8]* @p_str4271, [1 x i8]* @p_str4272, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4273, [1 x i8]* @p_str4274)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4262, i32 0, i32 0, [1 x i8]* @p_str4263, [1 x i8]* @p_str4264, [1 x i8]* @p_str4265, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4266, [1 x i8]* @p_str4267)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4255, i32 0, i32 0, [1 x i8]* @p_str4256, [1 x i8]* @p_str4257, [1 x i8]* @p_str4258, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4259, [1 x i8]* @p_str4260)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4248, i32 0, i32 0, [1 x i8]* @p_str4249, [1 x i8]* @p_str4250, [1 x i8]* @p_str4251, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4252, [1 x i8]* @p_str4253)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4241, i32 0, i32 0, [1 x i8]* @p_str4242, [1 x i8]* @p_str4243, [1 x i8]* @p_str4244, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4245, [1 x i8]* @p_str4246)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4234, i32 0, i32 0, [1 x i8]* @p_str4235, [1 x i8]* @p_str4236, [1 x i8]* @p_str4237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4238, [1 x i8]* @p_str4239)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4227, i32 0, i32 0, [1 x i8]* @p_str4228, [1 x i8]* @p_str4229, [1 x i8]* @p_str4230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4231, [1 x i8]* @p_str4232)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4220, i32 0, i32 0, [1 x i8]* @p_str4221, [1 x i8]* @p_str4222, [1 x i8]* @p_str4223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4224, [1 x i8]* @p_str4225)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4213, i32 0, i32 0, [1 x i8]* @p_str4214, [1 x i8]* @p_str4215, [1 x i8]* @p_str4216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4217, [1 x i8]* @p_str4218)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4206, i32 0, i32 0, [1 x i8]* @p_str4207, [1 x i8]* @p_str4208, [1 x i8]* @p_str4209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4210, [1 x i8]* @p_str4211)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4199, i32 0, i32 0, [1 x i8]* @p_str4200, [1 x i8]* @p_str4201, [1 x i8]* @p_str4202, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4203, [1 x i8]* @p_str4204)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4192, i32 0, i32 0, [1 x i8]* @p_str4193, [1 x i8]* @p_str4194, [1 x i8]* @p_str4195, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4196, [1 x i8]* @p_str4197)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4185, i32 0, i32 0, [1 x i8]* @p_str4186, [1 x i8]* @p_str4187, [1 x i8]* @p_str4188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4189, [1 x i8]* @p_str4190)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4178, i32 0, i32 0, [1 x i8]* @p_str4179, [1 x i8]* @p_str4180, [1 x i8]* @p_str4181, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4182, [1 x i8]* @p_str4183)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4171, i32 0, i32 0, [1 x i8]* @p_str4172, [1 x i8]* @p_str4173, [1 x i8]* @p_str4174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4175, [1 x i8]* @p_str4176)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4164, i32 0, i32 0, [1 x i8]* @p_str4165, [1 x i8]* @p_str4166, [1 x i8]* @p_str4167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4168, [1 x i8]* @p_str4169)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4157, i32 0, i32 0, [1 x i8]* @p_str4158, [1 x i8]* @p_str4159, [1 x i8]* @p_str4160, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4161, [1 x i8]* @p_str4162)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str4151, [1 x i8]* @p_str4152, [1 x i8]* @p_str4153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4154, [1 x i8]* @p_str4155)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4143, i32 0, i32 0, [1 x i8]* @p_str4144, [1 x i8]* @p_str4145, [1 x i8]* @p_str4146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4147, [1 x i8]* @p_str4148)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4136, i32 0, i32 0, [1 x i8]* @p_str4137, [1 x i8]* @p_str4138, [1 x i8]* @p_str4139, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4140, [1 x i8]* @p_str4141)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4129, i32 0, i32 0, [1 x i8]* @p_str4130, [1 x i8]* @p_str4131, [1 x i8]* @p_str4132, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4133, [1 x i8]* @p_str4134)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4122, i32 0, i32 0, [1 x i8]* @p_str4123, [1 x i8]* @p_str4124, [1 x i8]* @p_str4125, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4126, [1 x i8]* @p_str4127)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4115, i32 0, i32 0, [1 x i8]* @p_str4116, [1 x i8]* @p_str4117, [1 x i8]* @p_str4118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4119, [1 x i8]* @p_str4120)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4108, i32 0, i32 0, [1 x i8]* @p_str4109, [1 x i8]* @p_str4110, [1 x i8]* @p_str4111, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4112, [1 x i8]* @p_str4113)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4101, i32 0, i32 0, [1 x i8]* @p_str4102, [1 x i8]* @p_str4103, [1 x i8]* @p_str4104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4105, [1 x i8]* @p_str4106)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4094, i32 0, i32 0, [1 x i8]* @p_str4095, [1 x i8]* @p_str4096, [1 x i8]* @p_str4097, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4098, [1 x i8]* @p_str4099)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4087, i32 0, i32 0, [1 x i8]* @p_str4088, [1 x i8]* @p_str4089, [1 x i8]* @p_str4090, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4091, [1 x i8]* @p_str4092)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4080, i32 0, i32 0, [1 x i8]* @p_str4081, [1 x i8]* @p_str4082, [1 x i8]* @p_str4083, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4084, [1 x i8]* @p_str4085)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4073, i32 0, i32 0, [1 x i8]* @p_str4074, [1 x i8]* @p_str4075, [1 x i8]* @p_str4076, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4077, [1 x i8]* @p_str4078)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4066, i32 0, i32 0, [1 x i8]* @p_str4067, [1 x i8]* @p_str4068, [1 x i8]* @p_str4069, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4070, [1 x i8]* @p_str4071)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4059, i32 0, i32 0, [1 x i8]* @p_str4060, [1 x i8]* @p_str4061, [1 x i8]* @p_str4062, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4063, [1 x i8]* @p_str4064)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4052, i32 0, i32 0, [1 x i8]* @p_str4053, [1 x i8]* @p_str4054, [1 x i8]* @p_str4055, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4056, [1 x i8]* @p_str4057)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4045, i32 0, i32 0, [1 x i8]* @p_str4046, [1 x i8]* @p_str4047, [1 x i8]* @p_str4048, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4049, [1 x i8]* @p_str4050)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4038, i32 0, i32 0, [1 x i8]* @p_str4039, [1 x i8]* @p_str4040, [1 x i8]* @p_str4041, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4042, [1 x i8]* @p_str4043)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4031, i32 0, i32 0, [1 x i8]* @p_str4032, [1 x i8]* @p_str4033, [1 x i8]* @p_str4034, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4035, [1 x i8]* @p_str4036)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4024, i32 0, i32 0, [1 x i8]* @p_str4025, [1 x i8]* @p_str4026, [1 x i8]* @p_str4027, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4028, [1 x i8]* @p_str4029)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4017, i32 0, i32 0, [1 x i8]* @p_str4018, [1 x i8]* @p_str4019, [1 x i8]* @p_str4020, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4021, [1 x i8]* @p_str4022)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4010, i32 0, i32 0, [1 x i8]* @p_str4011, [1 x i8]* @p_str4012, [1 x i8]* @p_str4013, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4014, [1 x i8]* @p_str4015)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4003, i32 0, i32 0, [1 x i8]* @p_str4004, [1 x i8]* @p_str4005, [1 x i8]* @p_str4006, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4007, [1 x i8]* @p_str4008)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3996, i32 0, i32 0, [1 x i8]* @p_str3997, [1 x i8]* @p_str3998, [1 x i8]* @p_str3999, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4000, [1 x i8]* @p_str4001)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3989, i32 0, i32 0, [1 x i8]* @p_str3990, [1 x i8]* @p_str3991, [1 x i8]* @p_str3992, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3993, [1 x i8]* @p_str3994)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3982, i32 0, i32 0, [1 x i8]* @p_str3983, [1 x i8]* @p_str3984, [1 x i8]* @p_str3985, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3986, [1 x i8]* @p_str3987)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3975, i32 0, i32 0, [1 x i8]* @p_str3976, [1 x i8]* @p_str3977, [1 x i8]* @p_str3978, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3979, [1 x i8]* @p_str3980)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3968, i32 0, i32 0, [1 x i8]* @p_str3969, [1 x i8]* @p_str3970, [1 x i8]* @p_str3971, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3972, [1 x i8]* @p_str3973)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3961, i32 0, i32 0, [1 x i8]* @p_str3962, [1 x i8]* @p_str3963, [1 x i8]* @p_str3964, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3965, [1 x i8]* @p_str3966)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3954, i32 0, i32 0, [1 x i8]* @p_str3955, [1 x i8]* @p_str3956, [1 x i8]* @p_str3957, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3958, [1 x i8]* @p_str3959)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3947, i32 0, i32 0, [1 x i8]* @p_str3948, [1 x i8]* @p_str3949, [1 x i8]* @p_str3950, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3951, [1 x i8]* @p_str3952)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3940, i32 0, i32 0, [1 x i8]* @p_str3941, [1 x i8]* @p_str3942, [1 x i8]* @p_str3943, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3944, [1 x i8]* @p_str3945)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3933, i32 0, i32 0, [1 x i8]* @p_str3934, [1 x i8]* @p_str3935, [1 x i8]* @p_str3936, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3937, [1 x i8]* @p_str3938)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3926, i32 0, i32 0, [1 x i8]* @p_str3927, [1 x i8]* @p_str3928, [1 x i8]* @p_str3929, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3930, [1 x i8]* @p_str3931)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3919, i32 0, i32 0, [1 x i8]* @p_str3920, [1 x i8]* @p_str3921, [1 x i8]* @p_str3922, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3923, [1 x i8]* @p_str3924)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3912, i32 0, i32 0, [1 x i8]* @p_str3913, [1 x i8]* @p_str3914, [1 x i8]* @p_str3915, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3916, [1 x i8]* @p_str3917)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3905, i32 0, i32 0, [1 x i8]* @p_str3906, [1 x i8]* @p_str3907, [1 x i8]* @p_str3908, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3909, [1 x i8]* @p_str3910)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3898, i32 0, i32 0, [1 x i8]* @p_str3899, [1 x i8]* @p_str3900, [1 x i8]* @p_str3901, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3902, [1 x i8]* @p_str3903)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3891, i32 0, i32 0, [1 x i8]* @p_str3892, [1 x i8]* @p_str3893, [1 x i8]* @p_str3894, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3895, [1 x i8]* @p_str3896)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3884, i32 0, i32 0, [1 x i8]* @p_str3885, [1 x i8]* @p_str3886, [1 x i8]* @p_str3887, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3888, [1 x i8]* @p_str3889)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3877, i32 0, i32 0, [1 x i8]* @p_str3878, [1 x i8]* @p_str3879, [1 x i8]* @p_str3880, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3881, [1 x i8]* @p_str3882)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3870, i32 0, i32 0, [1 x i8]* @p_str3871, [1 x i8]* @p_str3872, [1 x i8]* @p_str3873, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3874, [1 x i8]* @p_str3875)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3863, i32 0, i32 0, [1 x i8]* @p_str3864, [1 x i8]* @p_str3865, [1 x i8]* @p_str3866, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3867, [1 x i8]* @p_str3868)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3856, i32 0, i32 0, [1 x i8]* @p_str3857, [1 x i8]* @p_str3858, [1 x i8]* @p_str3859, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3860, [1 x i8]* @p_str3861)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3849, i32 0, i32 0, [1 x i8]* @p_str3850, [1 x i8]* @p_str3851, [1 x i8]* @p_str3852, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3853, [1 x i8]* @p_str3854)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3842, i32 0, i32 0, [1 x i8]* @p_str3843, [1 x i8]* @p_str3844, [1 x i8]* @p_str3845, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3846, [1 x i8]* @p_str3847)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3835, i32 0, i32 0, [1 x i8]* @p_str3836, [1 x i8]* @p_str3837, [1 x i8]* @p_str3838, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3839, [1 x i8]* @p_str3840)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3828, i32 0, i32 0, [1 x i8]* @p_str3829, [1 x i8]* @p_str3830, [1 x i8]* @p_str3831, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3832, [1 x i8]* @p_str3833)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3821, i32 0, i32 0, [1 x i8]* @p_str3822, [1 x i8]* @p_str3823, [1 x i8]* @p_str3824, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3825, [1 x i8]* @p_str3826)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3814, i32 0, i32 0, [1 x i8]* @p_str3815, [1 x i8]* @p_str3816, [1 x i8]* @p_str3817, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3818, [1 x i8]* @p_str3819)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3807, i32 0, i32 0, [1 x i8]* @p_str3808, [1 x i8]* @p_str3809, [1 x i8]* @p_str3810, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3811, [1 x i8]* @p_str3812)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3800, i32 0, i32 0, [1 x i8]* @p_str3801, [1 x i8]* @p_str3802, [1 x i8]* @p_str3803, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3804, [1 x i8]* @p_str3805)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3793, i32 0, i32 0, [1 x i8]* @p_str3794, [1 x i8]* @p_str3795, [1 x i8]* @p_str3796, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3797, [1 x i8]* @p_str3798)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3786, i32 0, i32 0, [1 x i8]* @p_str3787, [1 x i8]* @p_str3788, [1 x i8]* @p_str3789, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3790, [1 x i8]* @p_str3791)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3779, i32 0, i32 0, [1 x i8]* @p_str3780, [1 x i8]* @p_str3781, [1 x i8]* @p_str3782, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3783, [1 x i8]* @p_str3784)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3772, i32 0, i32 0, [1 x i8]* @p_str3773, [1 x i8]* @p_str3774, [1 x i8]* @p_str3775, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3776, [1 x i8]* @p_str3777)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3765, i32 0, i32 0, [1 x i8]* @p_str3766, [1 x i8]* @p_str3767, [1 x i8]* @p_str3768, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3769, [1 x i8]* @p_str3770)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3758, i32 0, i32 0, [1 x i8]* @p_str3759, [1 x i8]* @p_str3760, [1 x i8]* @p_str3761, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3762, [1 x i8]* @p_str3763)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3751, i32 0, i32 0, [1 x i8]* @p_str3752, [1 x i8]* @p_str3753, [1 x i8]* @p_str3754, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3755, [1 x i8]* @p_str3756)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3744, i32 0, i32 0, [1 x i8]* @p_str3745, [1 x i8]* @p_str3746, [1 x i8]* @p_str3747, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3748, [1 x i8]* @p_str3749)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3737, i32 0, i32 0, [1 x i8]* @p_str3738, [1 x i8]* @p_str3739, [1 x i8]* @p_str3740, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3741, [1 x i8]* @p_str3742)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3730, i32 0, i32 0, [1 x i8]* @p_str3731, [1 x i8]* @p_str3732, [1 x i8]* @p_str3733, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3734, [1 x i8]* @p_str3735)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3723, i32 0, i32 0, [1 x i8]* @p_str3724, [1 x i8]* @p_str3725, [1 x i8]* @p_str3726, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3727, [1 x i8]* @p_str3728)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3716, i32 0, i32 0, [1 x i8]* @p_str3717, [1 x i8]* @p_str3718, [1 x i8]* @p_str3719, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3720, [1 x i8]* @p_str3721)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3709, i32 0, i32 0, [1 x i8]* @p_str3710, [1 x i8]* @p_str3711, [1 x i8]* @p_str3712, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3713, [1 x i8]* @p_str3714)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3702, i32 0, i32 0, [1 x i8]* @p_str3703, [1 x i8]* @p_str3704, [1 x i8]* @p_str3705, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3706, [1 x i8]* @p_str3707)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3695, i32 0, i32 0, [1 x i8]* @p_str3696, [1 x i8]* @p_str3697, [1 x i8]* @p_str3698, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3699, [1 x i8]* @p_str3700)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3688, i32 0, i32 0, [1 x i8]* @p_str3689, [1 x i8]* @p_str3690, [1 x i8]* @p_str3691, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3692, [1 x i8]* @p_str3693)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3681, i32 0, i32 0, [1 x i8]* @p_str3682, [1 x i8]* @p_str3683, [1 x i8]* @p_str3684, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3685, [1 x i8]* @p_str3686)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3674, i32 0, i32 0, [1 x i8]* @p_str3675, [1 x i8]* @p_str3676, [1 x i8]* @p_str3677, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3678, [1 x i8]* @p_str3679)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3667, i32 0, i32 0, [1 x i8]* @p_str3668, [1 x i8]* @p_str3669, [1 x i8]* @p_str3670, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3671, [1 x i8]* @p_str3672)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3660, i32 0, i32 0, [1 x i8]* @p_str3661, [1 x i8]* @p_str3662, [1 x i8]* @p_str3663, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3664, [1 x i8]* @p_str3665)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3653, i32 0, i32 0, [1 x i8]* @p_str3654, [1 x i8]* @p_str3655, [1 x i8]* @p_str3656, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3657, [1 x i8]* @p_str3658)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3646, i32 0, i32 0, [1 x i8]* @p_str3647, [1 x i8]* @p_str3648, [1 x i8]* @p_str3649, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3650, [1 x i8]* @p_str3651)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3639, i32 0, i32 0, [1 x i8]* @p_str3640, [1 x i8]* @p_str3641, [1 x i8]* @p_str3642, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3643, [1 x i8]* @p_str3644)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3632, i32 0, i32 0, [1 x i8]* @p_str3633, [1 x i8]* @p_str3634, [1 x i8]* @p_str3635, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3636, [1 x i8]* @p_str3637)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3625, i32 0, i32 0, [1 x i8]* @p_str3626, [1 x i8]* @p_str3627, [1 x i8]* @p_str3628, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3629, [1 x i8]* @p_str3630)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3618, i32 0, i32 0, [1 x i8]* @p_str3619, [1 x i8]* @p_str3620, [1 x i8]* @p_str3621, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3622, [1 x i8]* @p_str3623)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3611, i32 0, i32 0, [1 x i8]* @p_str3612, [1 x i8]* @p_str3613, [1 x i8]* @p_str3614, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3615, [1 x i8]* @p_str3616)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3604, i32 0, i32 0, [1 x i8]* @p_str3605, [1 x i8]* @p_str3606, [1 x i8]* @p_str3607, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3608, [1 x i8]* @p_str3609)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3597, i32 0, i32 0, [1 x i8]* @p_str3598, [1 x i8]* @p_str3599, [1 x i8]* @p_str3600, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3601, [1 x i8]* @p_str3602)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3590, i32 0, i32 0, [1 x i8]* @p_str3591, [1 x i8]* @p_str3592, [1 x i8]* @p_str3593, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3594, [1 x i8]* @p_str3595)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3583, i32 0, i32 0, [1 x i8]* @p_str3584, [1 x i8]* @p_str3585, [1 x i8]* @p_str3586, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3587, [1 x i8]* @p_str3588)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3576, i32 0, i32 0, [1 x i8]* @p_str3577, [1 x i8]* @p_str3578, [1 x i8]* @p_str3579, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3580, [1 x i8]* @p_str3581)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:103  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3569, i32 0, i32 0, [1 x i8]* @p_str3570, [1 x i8]* @p_str3571, [1 x i8]* @p_str3572, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3573, [1 x i8]* @p_str3574)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3562, i32 0, i32 0, [1 x i8]* @p_str3563, [1 x i8]* @p_str3564, [1 x i8]* @p_str3565, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3566, [1 x i8]* @p_str3567)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:105  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3555, i32 0, i32 0, [1 x i8]* @p_str3556, [1 x i8]* @p_str3557, [1 x i8]* @p_str3558, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3559, [1 x i8]* @p_str3560)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3548, i32 0, i32 0, [1 x i8]* @p_str3549, [1 x i8]* @p_str3550, [1 x i8]* @p_str3551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3552, [1 x i8]* @p_str3553)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3541, i32 0, i32 0, [1 x i8]* @p_str3542, [1 x i8]* @p_str3543, [1 x i8]* @p_str3544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3545, [1 x i8]* @p_str3546)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:108  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3534, i32 0, i32 0, [1 x i8]* @p_str3535, [1 x i8]* @p_str3536, [1 x i8]* @p_str3537, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3538, [1 x i8]* @p_str3539)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:109  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3527, i32 0, i32 0, [1 x i8]* @p_str3528, [1 x i8]* @p_str3529, [1 x i8]* @p_str3530, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3531, [1 x i8]* @p_str3532)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:110  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3520, i32 0, i32 0, [1 x i8]* @p_str3521, [1 x i8]* @p_str3522, [1 x i8]* @p_str3523, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3524, [1 x i8]* @p_str3525)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:111  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3513, i32 0, i32 0, [1 x i8]* @p_str3514, [1 x i8]* @p_str3515, [1 x i8]* @p_str3516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3517, [1 x i8]* @p_str3518)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:112  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3506, i32 0, i32 0, [1 x i8]* @p_str3507, [1 x i8]* @p_str3508, [1 x i8]* @p_str3509, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3510, [1 x i8]* @p_str3511)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:113  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3499, i32 0, i32 0, [1 x i8]* @p_str3500, [1 x i8]* @p_str3501, [1 x i8]* @p_str3502, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3503, [1 x i8]* @p_str3504)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:114  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3492, i32 0, i32 0, [1 x i8]* @p_str3493, [1 x i8]* @p_str3494, [1 x i8]* @p_str3495, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3496, [1 x i8]* @p_str3497)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:115  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3485, i32 0, i32 0, [1 x i8]* @p_str3486, [1 x i8]* @p_str3487, [1 x i8]* @p_str3488, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3489, [1 x i8]* @p_str3490)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:116  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3478, i32 0, i32 0, [1 x i8]* @p_str3479, [1 x i8]* @p_str3480, [1 x i8]* @p_str3481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3482, [1 x i8]* @p_str3483)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:117  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3471, i32 0, i32 0, [1 x i8]* @p_str3472, [1 x i8]* @p_str3473, [1 x i8]* @p_str3474, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3475, [1 x i8]* @p_str3476)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:118  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3464, i32 0, i32 0, [1 x i8]* @p_str3465, [1 x i8]* @p_str3466, [1 x i8]* @p_str3467, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3468, [1 x i8]* @p_str3469)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:119  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3457, i32 0, i32 0, [1 x i8]* @p_str3458, [1 x i8]* @p_str3459, [1 x i8]* @p_str3460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3461, [1 x i8]* @p_str3462)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:120  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3450, i32 0, i32 0, [1 x i8]* @p_str3451, [1 x i8]* @p_str3452, [1 x i8]* @p_str3453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3454, [1 x i8]* @p_str3455)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:121  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3443, i32 0, i32 0, [1 x i8]* @p_str3444, [1 x i8]* @p_str3445, [1 x i8]* @p_str3446, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3447, [1 x i8]* @p_str3448)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:122  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3436, i32 0, i32 0, [1 x i8]* @p_str3437, [1 x i8]* @p_str3438, [1 x i8]* @p_str3439, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3440, [1 x i8]* @p_str3441)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:123  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3429, i32 0, i32 0, [1 x i8]* @p_str3430, [1 x i8]* @p_str3431, [1 x i8]* @p_str3432, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3433, [1 x i8]* @p_str3434)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:124  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3422, i32 0, i32 0, [1 x i8]* @p_str3423, [1 x i8]* @p_str3424, [1 x i8]* @p_str3425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3426, [1 x i8]* @p_str3427)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:125  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3415, i32 0, i32 0, [1 x i8]* @p_str3416, [1 x i8]* @p_str3417, [1 x i8]* @p_str3418, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3419, [1 x i8]* @p_str3420)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3408, i32 0, i32 0, [1 x i8]* @p_str3409, [1 x i8]* @p_str3410, [1 x i8]* @p_str3411, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3412, [1 x i8]* @p_str3413)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:127  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3401, i32 0, i32 0, [1 x i8]* @p_str3402, [1 x i8]* @p_str3403, [1 x i8]* @p_str3404, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3405, [1 x i8]* @p_str3406)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln130"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:130  %empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str467, [1 x i8]* @p_str467, i32 1, i32 1, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_0_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:131  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:133  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str474, [1 x i8]* @p_str474, i32 1, i32 1, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_1_V)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:134  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:136  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str481, [1 x i8]* @p_str481, i32 1, i32 1, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_2_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:137  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:139  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str488, [1 x i8]* @p_str488, i32 1, i32 1, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:140  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:142  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str495, [1 x i8]* @p_str495, i32 1, i32 1, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_4_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:143  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:145  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str502, [1 x i8]* @p_str502, i32 1, i32 1, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_5_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:146  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:148  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str509, [1 x i8]* @p_str509, i32 1, i32 1, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_6_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:149  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:151  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str516, [1 x i8]* @p_str516, i32 1, i32 1, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:152  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:154  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str523, [1 x i8]* @p_str523, i32 1, i32 1, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_8_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:155  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:157  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str530, [1 x i8]* @p_str530, i32 1, i32 1, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_9_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:158  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str531, i32 0, i32 0, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str535, [1 x i8]* @p_str536)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:160  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str537, [1 x i8]* @p_str537, i32 1, i32 1, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_10_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:161  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:163  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str544, [1 x i8]* @p_str544, i32 1, i32 1, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_11_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:164  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:166  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str551, [1 x i8]* @p_str551, i32 1, i32 1, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_12_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:167  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:169  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str558, [1 x i8]* @p_str558, i32 1, i32 1, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_13_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:170  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:172  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str565, [1 x i8]* @p_str565, i32 1, i32 1, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_14_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:173  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str566, i32 0, i32 0, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str570, [1 x i8]* @p_str571)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:175  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str572, [1 x i8]* @p_str572, i32 1, i32 1, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:176  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:178  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str579, [1 x i8]* @p_str579, i32 1, i32 1, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_16_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:179  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:181  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str586, [1 x i8]* @p_str586, i32 1, i32 1, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_17_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:182  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str587, i32 0, i32 0, [1 x i8]* @p_str588, [1 x i8]* @p_str589, [1 x i8]* @p_str590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str591, [1 x i8]* @p_str592)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:184  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str593, [1 x i8]* @p_str593, i32 1, i32 1, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_18_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:185  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:187  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str600, [1 x i8]* @p_str600, i32 1, i32 1, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_19_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:188  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str601, i32 0, i32 0, [1 x i8]* @p_str602, [1 x i8]* @p_str603, [1 x i8]* @p_str604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str605, [1 x i8]* @p_str606)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:190  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str607, [1 x i8]* @p_str607, i32 1, i32 1, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_20_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:191  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:193  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str614, [1 x i8]* @p_str614, i32 1, i32 1, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_21_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:194  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str615, i32 0, i32 0, [1 x i8]* @p_str616, [1 x i8]* @p_str617, [1 x i8]* @p_str618, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str619, [1 x i8]* @p_str620)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:196  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str621, [1 x i8]* @p_str621, i32 1, i32 1, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_22_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:197  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str622, i32 0, i32 0, [1 x i8]* @p_str623, [1 x i8]* @p_str624, [1 x i8]* @p_str625, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str626, [1 x i8]* @p_str627)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:199  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str628, [1 x i8]* @p_str628, i32 1, i32 1, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_23_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:200  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str629, i32 0, i32 0, [1 x i8]* @p_str630, [1 x i8]* @p_str631, [1 x i8]* @p_str632, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str633, [1 x i8]* @p_str634)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:202  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str635, [1 x i8]* @p_str635, i32 1, i32 1, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_24_V)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:203  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str636, i32 0, i32 0, [1 x i8]* @p_str637, [1 x i8]* @p_str638, [1 x i8]* @p_str639, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str640, [1 x i8]* @p_str641)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:205  %empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str642, [1 x i8]* @p_str642, i32 1, i32 1, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_25_V)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:206  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str643, i32 0, i32 0, [1 x i8]* @p_str644, [1 x i8]* @p_str645, [1 x i8]* @p_str646, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str647, [1 x i8]* @p_str648)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:208  %empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str649, [1 x i8]* @p_str649, i32 1, i32 1, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_26_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:209  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str650, i32 0, i32 0, [1 x i8]* @p_str651, [1 x i8]* @p_str652, [1 x i8]* @p_str653, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str654, [1 x i8]* @p_str655)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:211  %empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str656, [1 x i8]* @p_str656, i32 1, i32 1, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_27_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:212  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str657, i32 0, i32 0, [1 x i8]* @p_str658, [1 x i8]* @p_str659, [1 x i8]* @p_str660, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str661, [1 x i8]* @p_str662)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:214  %empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str663, [1 x i8]* @p_str663, i32 1, i32 1, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_28_V)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:215  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str664, i32 0, i32 0, [1 x i8]* @p_str665, [1 x i8]* @p_str666, [1 x i8]* @p_str667, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str668, [1 x i8]* @p_str669)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:217  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str670, [1 x i8]* @p_str670, i32 1, i32 1, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_29_V)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:218  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str671, i32 0, i32 0, [1 x i8]* @p_str672, [1 x i8]* @p_str673, [1 x i8]* @p_str674, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str675, [1 x i8]* @p_str676)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:220  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str677, [1 x i8]* @p_str677, i32 1, i32 1, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_30_V)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:221  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str678, i32 0, i32 0, [1 x i8]* @p_str679, [1 x i8]* @p_str680, [1 x i8]* @p_str681, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str682, [1 x i8]* @p_str683)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:223  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str684, [1 x i8]* @p_str684, i32 1, i32 1, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:224  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str685, i32 0, i32 0, [1 x i8]* @p_str686, [1 x i8]* @p_str687, [1 x i8]* @p_str688, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str689, [1 x i8]* @p_str690)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:226  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_32_NF_OC_V_str, i32 1, [1 x i8]* @p_str691, [1 x i8]* @p_str691, i32 1, i32 1, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_32_V)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:227  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str692, i32 0, i32 0, [1 x i8]* @p_str693, [1 x i8]* @p_str694, [1 x i8]* @p_str695, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str696, [1 x i8]* @p_str697)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:229  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_33_NF_OC_V_str, i32 1, [1 x i8]* @p_str698, [1 x i8]* @p_str698, i32 1, i32 1, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_33_V)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:230  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str699, i32 0, i32 0, [1 x i8]* @p_str700, [1 x i8]* @p_str701, [1 x i8]* @p_str702, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str703, [1 x i8]* @p_str704)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:232  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_34_NF_OC_V_str, i32 1, [1 x i8]* @p_str705, [1 x i8]* @p_str705, i32 1, i32 1, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_34_V)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:233  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str706, i32 0, i32 0, [1 x i8]* @p_str707, [1 x i8]* @p_str708, [1 x i8]* @p_str709, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str710, [1 x i8]* @p_str711)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:235  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_35_NF_OC_V_str, i32 1, [1 x i8]* @p_str712, [1 x i8]* @p_str712, i32 1, i32 1, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_35_V)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:236  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str713, i32 0, i32 0, [1 x i8]* @p_str714, [1 x i8]* @p_str715, [1 x i8]* @p_str716, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str717, [1 x i8]* @p_str718)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:238  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_36_NF_OC_V_str, i32 1, [1 x i8]* @p_str719, [1 x i8]* @p_str719, i32 1, i32 1, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_36_V)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:239  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str720, i32 0, i32 0, [1 x i8]* @p_str721, [1 x i8]* @p_str722, [1 x i8]* @p_str723, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str724, [1 x i8]* @p_str725)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:241  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_37_NF_OC_V_str, i32 1, [1 x i8]* @p_str726, [1 x i8]* @p_str726, i32 1, i32 1, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_37_V)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:242  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str727, i32 0, i32 0, [1 x i8]* @p_str728, [1 x i8]* @p_str729, [1 x i8]* @p_str730, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str731, [1 x i8]* @p_str732)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:244  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_38_NF_OC_V_str, i32 1, [1 x i8]* @p_str733, [1 x i8]* @p_str733, i32 1, i32 1, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_38_V)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:245  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str734, i32 0, i32 0, [1 x i8]* @p_str735, [1 x i8]* @p_str736, [1 x i8]* @p_str737, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str738, [1 x i8]* @p_str739)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:247  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_39_NF_OC_V_str, i32 1, [1 x i8]* @p_str740, [1 x i8]* @p_str740, i32 1, i32 1, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_39_V)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:248  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str741, i32 0, i32 0, [1 x i8]* @p_str742, [1 x i8]* @p_str743, [1 x i8]* @p_str744, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str745, [1 x i8]* @p_str746)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:250  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_40_NF_OC_V_str, i32 1, [1 x i8]* @p_str747, [1 x i8]* @p_str747, i32 1, i32 1, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_40_V)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:251  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str748, i32 0, i32 0, [1 x i8]* @p_str749, [1 x i8]* @p_str750, [1 x i8]* @p_str751, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str752, [1 x i8]* @p_str753)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:253  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_41_NF_OC_V_str, i32 1, [1 x i8]* @p_str754, [1 x i8]* @p_str754, i32 1, i32 1, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_41_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:254  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str755, i32 0, i32 0, [1 x i8]* @p_str756, [1 x i8]* @p_str757, [1 x i8]* @p_str758, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str759, [1 x i8]* @p_str760)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:256  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_42_NF_OC_V_str, i32 1, [1 x i8]* @p_str761, [1 x i8]* @p_str761, i32 1, i32 1, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_42_V)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:257  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str762, i32 0, i32 0, [1 x i8]* @p_str763, [1 x i8]* @p_str764, [1 x i8]* @p_str765, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str766, [1 x i8]* @p_str767)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:259  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_43_NF_OC_V_str, i32 1, [1 x i8]* @p_str768, [1 x i8]* @p_str768, i32 1, i32 1, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_43_V)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:260  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str769, i32 0, i32 0, [1 x i8]* @p_str770, [1 x i8]* @p_str771, [1 x i8]* @p_str772, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str773, [1 x i8]* @p_str774)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:262  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_44_NF_OC_V_str, i32 1, [1 x i8]* @p_str775, [1 x i8]* @p_str775, i32 1, i32 1, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_44_V)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:263  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str776, i32 0, i32 0, [1 x i8]* @p_str777, [1 x i8]* @p_str778, [1 x i8]* @p_str779, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str780, [1 x i8]* @p_str781)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:265  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_45_NF_OC_V_str, i32 1, [1 x i8]* @p_str782, [1 x i8]* @p_str782, i32 1, i32 1, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_45_V)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:266  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str783, i32 0, i32 0, [1 x i8]* @p_str784, [1 x i8]* @p_str785, [1 x i8]* @p_str786, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str787, [1 x i8]* @p_str788)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:268  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_46_NF_OC_V_str, i32 1, [1 x i8]* @p_str789, [1 x i8]* @p_str789, i32 1, i32 1, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_46_V)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:269  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str790, i32 0, i32 0, [1 x i8]* @p_str791, [1 x i8]* @p_str792, [1 x i8]* @p_str793, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str794, [1 x i8]* @p_str795)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:271  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_47_NF_OC_V_str, i32 1, [1 x i8]* @p_str796, [1 x i8]* @p_str796, i32 1, i32 1, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_47_V)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:272  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str797, i32 0, i32 0, [1 x i8]* @p_str798, [1 x i8]* @p_str799, [1 x i8]* @p_str800, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str801, [1 x i8]* @p_str802)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:274  %empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_48_NF_OC_V_str, i32 1, [1 x i8]* @p_str803, [1 x i8]* @p_str803, i32 1, i32 1, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_48_V)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:275  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str804, i32 0, i32 0, [1 x i8]* @p_str805, [1 x i8]* @p_str806, [1 x i8]* @p_str807, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str808, [1 x i8]* @p_str809)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:277  %empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_49_NF_OC_V_str, i32 1, [1 x i8]* @p_str810, [1 x i8]* @p_str810, i32 1, i32 1, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_49_V)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:278  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str811, i32 0, i32 0, [1 x i8]* @p_str812, [1 x i8]* @p_str813, [1 x i8]* @p_str814, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str815, [1 x i8]* @p_str816)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:280  %empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_50_NF_OC_V_str, i32 1, [1 x i8]* @p_str817, [1 x i8]* @p_str817, i32 1, i32 1, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_50_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:281  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str818, i32 0, i32 0, [1 x i8]* @p_str819, [1 x i8]* @p_str820, [1 x i8]* @p_str821, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str822, [1 x i8]* @p_str823)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:283  %empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_51_NF_OC_V_str, i32 1, [1 x i8]* @p_str824, [1 x i8]* @p_str824, i32 1, i32 1, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_51_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:284  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str825, i32 0, i32 0, [1 x i8]* @p_str826, [1 x i8]* @p_str827, [1 x i8]* @p_str828, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str829, [1 x i8]* @p_str830)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:286  %empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_52_NF_OC_V_str, i32 1, [1 x i8]* @p_str831, [1 x i8]* @p_str831, i32 1, i32 1, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_52_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:287  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str832, i32 0, i32 0, [1 x i8]* @p_str833, [1 x i8]* @p_str834, [1 x i8]* @p_str835, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str836, [1 x i8]* @p_str837)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:289  %empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_53_NF_OC_V_str, i32 1, [1 x i8]* @p_str838, [1 x i8]* @p_str838, i32 1, i32 1, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_53_V)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:290  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str839, i32 0, i32 0, [1 x i8]* @p_str840, [1 x i8]* @p_str841, [1 x i8]* @p_str842, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str843, [1 x i8]* @p_str844)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:292  %empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_54_NF_OC_V_str, i32 1, [1 x i8]* @p_str845, [1 x i8]* @p_str845, i32 1, i32 1, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_54_V)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:293  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str846, i32 0, i32 0, [1 x i8]* @p_str847, [1 x i8]* @p_str848, [1 x i8]* @p_str849, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str850, [1 x i8]* @p_str851)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:295  %empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_55_NF_OC_V_str, i32 1, [1 x i8]* @p_str852, [1 x i8]* @p_str852, i32 1, i32 1, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_55_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:296  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str853, i32 0, i32 0, [1 x i8]* @p_str854, [1 x i8]* @p_str855, [1 x i8]* @p_str856, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str857, [1 x i8]* @p_str858)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:298  %empty_125 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_56_NF_OC_V_str, i32 1, [1 x i8]* @p_str859, [1 x i8]* @p_str859, i32 1, i32 1, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_56_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:299  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str860, i32 0, i32 0, [1 x i8]* @p_str861, [1 x i8]* @p_str862, [1 x i8]* @p_str863, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str864, [1 x i8]* @p_str865)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:301  %empty_126 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_57_NF_OC_V_str, i32 1, [1 x i8]* @p_str866, [1 x i8]* @p_str866, i32 1, i32 1, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_57_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:302  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str867, i32 0, i32 0, [1 x i8]* @p_str868, [1 x i8]* @p_str869, [1 x i8]* @p_str870, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str871, [1 x i8]* @p_str872)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:304  %empty_127 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_58_NF_OC_V_str, i32 1, [1 x i8]* @p_str873, [1 x i8]* @p_str873, i32 1, i32 1, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_58_V)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:305  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str874, i32 0, i32 0, [1 x i8]* @p_str875, [1 x i8]* @p_str876, [1 x i8]* @p_str877, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str878, [1 x i8]* @p_str879)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:307  %empty_128 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_59_NF_OC_V_str, i32 1, [1 x i8]* @p_str880, [1 x i8]* @p_str880, i32 1, i32 1, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_59_V)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:308  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str881, i32 0, i32 0, [1 x i8]* @p_str882, [1 x i8]* @p_str883, [1 x i8]* @p_str884, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str885, [1 x i8]* @p_str886)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:310  %empty_129 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_60_NF_OC_V_str, i32 1, [1 x i8]* @p_str887, [1 x i8]* @p_str887, i32 1, i32 1, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_60_V)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:311  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str888, i32 0, i32 0, [1 x i8]* @p_str889, [1 x i8]* @p_str890, [1 x i8]* @p_str891, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str892, [1 x i8]* @p_str893)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:313  %empty_130 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_61_NF_OC_V_str, i32 1, [1 x i8]* @p_str894, [1 x i8]* @p_str894, i32 1, i32 1, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_61_V)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:314  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str895, i32 0, i32 0, [1 x i8]* @p_str896, [1 x i8]* @p_str897, [1 x i8]* @p_str898, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str899, [1 x i8]* @p_str900)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:316  %empty_131 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_62_NF_OC_V_str, i32 1, [1 x i8]* @p_str901, [1 x i8]* @p_str901, i32 1, i32 1, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_62_V)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:317  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str902, i32 0, i32 0, [1 x i8]* @p_str903, [1 x i8]* @p_str904, [1 x i8]* @p_str905, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str906, [1 x i8]* @p_str907)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
:319  %empty_132 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_63_NF_OC_V_str, i32 1, [1 x i8]* @p_str908, [1 x i8]* @p_str908, i32 1, i32 1, i16* %depthwise_res_V_data_63_V, i16* %depthwise_res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:320  call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str909, i32 0, i32 0, [1 x i8]* @p_str910, [1 x i8]* @p_str911, [1 x i8]* @p_str912, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str913, [1 x i8]* @p_str914)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="17">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="0" op_130_bw="0">
<![CDATA[
:322  call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_32_V, i16* %depthwise_res_V_data_33_V, i16* %depthwise_res_V_data_34_V, i16* %depthwise_res_V_data_35_V, i16* %depthwise_res_V_data_36_V, i16* %depthwise_res_V_data_37_V, i16* %depthwise_res_V_data_38_V, i16* %depthwise_res_V_data_39_V, i16* %depthwise_res_V_data_40_V, i16* %depthwise_res_V_data_41_V, i16* %depthwise_res_V_data_42_V, i16* %depthwise_res_V_data_43_V, i16* %depthwise_res_V_data_44_V, i16* %depthwise_res_V_data_45_V, i16* %depthwise_res_V_data_46_V, i16* %depthwise_res_V_data_47_V, i16* %depthwise_res_V_data_48_V, i16* %depthwise_res_V_data_49_V, i16* %depthwise_res_V_data_50_V, i16* %depthwise_res_V_data_51_V, i16* %depthwise_res_V_data_52_V, i16* %depthwise_res_V_data_53_V, i16* %depthwise_res_V_data_54_V, i16* %depthwise_res_V_data_55_V, i16* %depthwise_res_V_data_56_V, i16* %depthwise_res_V_data_57_V, i16* %depthwise_res_V_data_58_V, i16* %depthwise_res_V_data_59_V, i16* %depthwise_res_V_data_60_V, i16* %depthwise_res_V_data_61_V, i16* %depthwise_res_V_data_62_V, i16* %depthwise_res_V_data_63_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0">
<![CDATA[
:323  ret void

]]></Node>
<StgValue><ssdm name="ret_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
