Selecting top level module NLVergen_top
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000100000
	tag=224'b01101000011000010111000001110011010111110111001101111001011100110111010001100101011011010101111101100011011000010111000001101001011011010101111101100100011000010111010001100001010111110110111101110101011101000101111100110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_32s_haps_system_capim_data_out_3_5s_1
Running optimization stage 1 on syn_hyper_connect_32s_haps_system_capim_data_out_3_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_32s_haps_system_capim_data_out_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=208'b0110100001100001011100000111001101011111011100110111100101110011011101000110010101101101010111110110001101100001011100000110100101101101010111110111011101110010010111110111001001100001011101110101111100110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_haps_system_capim_wr_raw_3_5s_1
Running optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_wr_raw_3_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_wr_raw_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=208'b0110100001100001011100000111001101011111011100110111100101110011011101000110010101101101010111110110001101100001011100000110100101101101010111110111001001100100010111110111001001100001011101110101111100110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_haps_system_capim_rd_raw_3_5s_1
Running optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_rd_raw_3_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_rd_raw_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=240'b011010000110000101110000011100110101111101110011011110010111001101110100011001010110110101011111011000110110000101110000011010010110110101011111011001010110111001100001011000100110110001100101010111110110111101110101011101000101111100110011
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_haps_system_capim_enable_out_3_5s_1
Running optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_enable_out_3_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_enable_out_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000100000
	tag=216'b011010000110000101110000011100110101111101110011011110010111001101110100011001010110110101011111011000110110000101110000011010010110110101011111011001000110000101110100011000010101111101101001011011100101111100110011
   Generated name = syn_hyper_source_32s_haps_system_capim_data_in_3
Running optimization stage 1 on syn_hyper_source_32s_haps_system_capim_data_in_3 .......
Finished optimization stage 1 on syn_hyper_source_32s_haps_system_capim_data_in_3 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000100000
	tag=224'b01101000011000010111000001110011010111110111001101111001011100110111010001100101011011010101111101100011011000010111000001101001011011010101111101100100011000010111010001100001010111110110111101110101011101000101111100110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_32s_haps_system_capim_data_out_2_5s_1
Running optimization stage 1 on syn_hyper_connect_32s_haps_system_capim_data_out_2_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_32s_haps_system_capim_data_out_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=208'b0110100001100001011100000111001101011111011100110111100101110011011101000110010101101101010111110110001101100001011100000110100101101101010111110111011101110010010111110111001001100001011101110101111100110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_haps_system_capim_wr_raw_2_5s_1
Running optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_wr_raw_2_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_wr_raw_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=208'b0110100001100001011100000111001101011111011100110111100101110011011101000110010101101101010111110110001101100001011100000110100101101101010111110111001001100100010111110111001001100001011101110101111100110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_haps_system_capim_rd_raw_2_5s_1
Running optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_rd_raw_2_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_rd_raw_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=240'b011010000110000101110000011100110101111101110011011110010111001101110100011001010110110101011111011000110110000101110000011010010110110101011111011001010110111001100001011000100110110001100101010111110110111101110101011101000101111100110010
	dflt=32'b00000000000000000000000000000101
	mustconnect=1'b1
   Generated name = syn_hyper_connect_1s_haps_system_capim_enable_out_2_5s_1
Running optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_enable_out_2_5s_1 .......
Finished optimization stage 1 on syn_hyper_connect_1s_haps_system_capim_enable_out_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000100000
	tag=216'b011010000110000101110000011100110101111101110011011110010111001101110100011001010110110101011111011000110110000101110000011010010110110101011111011001000110000101110100011000010101111101101001011011100101111100110010
   Generated name = syn_hyper_source_32s_haps_system_capim_data_in_2
Running optimization stage 1 on syn_hyper_source_32s_haps_system_capim_data_in_2 .......
Finished optimization stage 1 on syn_hyper_source_32s_haps_system_capim_data_in_2 (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 282MB)
@N: CG364 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1058:50:1058:77|Synthesizing module hstdm_system_capim_interface in library work.
Running optimization stage 1 on hstdm_system_capim_interface .......
Finished optimization stage 1 on hstdm_system_capim_interface (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
@N: CG364 :"./_nlvergenv_UC9pwu":8:7:8:18|Synthesizing module NLVergen_top in library work.
@W: CG1166 :"./_nlvergenv_UC9pwu":10:29:10:29|Instance X of module hstdm_system_capim_interface has no terms, but the module has 10 ports -- treating all connections on the instance as open
@W: CG781 :"./_nlvergenv_UC9pwu":10:29:10:29|Input data_ctrl_in on instance X is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"./_nlvergenv_UC9pwu":10:29:10:29|Input data_memory_in on instance X is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1226 :"./_nlvergenv_UC9pwu":10:29:10:29|Found 0 port connections on instance X, expected 1. Please check the port map
Running optimization stage 1 on NLVergen_top .......
Finished optimization stage 1 on NLVergen_top (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on NLVergen_top .......
@N: CL159 :"./_nlvergenv_UC9pwu":9:6:9:11|Input foobar is unused.
Finished optimization stage 2 on NLVergen_top (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on hstdm_system_capim_interface .......
Finished optimization stage 2 on hstdm_system_capim_interface (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_source_32s_haps_system_capim_data_in_2 .......
Finished optimization stage 2 on syn_hyper_source_32s_haps_system_capim_data_in_2 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_enable_out_2_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_enable_out_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_rd_raw_2_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_rd_raw_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_wr_raw_2_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_wr_raw_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_32s_haps_system_capim_data_out_2_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_32s_haps_system_capim_data_out_2_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_source_32s_haps_system_capim_data_in_3 .......
Finished optimization stage 2 on syn_hyper_source_32s_haps_system_capim_data_in_3 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_enable_out_3_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_enable_out_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_rd_raw_3_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_rd_raw_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_wr_raw_3_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_1s_haps_system_capim_wr_raw_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
Running optimization stage 2 on syn_hyper_connect_32s_haps_system_capim_data_out_3_5s_1 .......
Finished optimization stage 2 on syn_hyper_connect_32s_haps_system_capim_data_out_3_5s_1 (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 283MB)
