$date
	Wed Oct 08 00:47:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f_o_ce $end
$var wire 32 " f_o_instr [31:0] $end
$var wire 32 # f_o_pc [31:0] $end
$var reg 1 $ f_clk $end
$var reg 1 % f_i_ce $end
$var reg 1 & f_i_change_pc $end
$var reg 32 ' f_i_pc [31:0] $end
$var reg 1 ( f_rst $end
$var integer 32 ) i [31:0] $end
$scope module f $end
$var wire 1 * f_clk $end
$var wire 1 + f_i_ack $end
$var wire 1 , f_i_ce $end
$var wire 1 - f_i_change_pc $end
$var wire 32 . f_i_instr [31:0] $end
$var wire 1 / f_i_last $end
$var wire 32 0 f_i_pc [31:0] $end
$var wire 1 1 f_rst $end
$var wire 32 2 temp_pc [31:0] $end
$var reg 32 3 cur_pc [31:0] $end
$var reg 1 4 f_o_ce $end
$var reg 32 5 f_o_instr [31:0] $end
$var reg 32 6 f_o_pc [31:0] $end
$var reg 1 7 f_o_syn $end
$scope module t $end
$var wire 1 * t_clk $end
$var wire 1 8 t_i_syn $end
$var wire 1 1 t_rst $end
$var integer 32 9 counter [31:0] $end
$var reg 1 : t_o_ack $end
$var reg 32 ; t_o_instr [31:0] $end
$var reg 1 < t_o_last $end
$upscope $end
$upscope $end
$scope task display $end
$var integer 32 = counter [31:0] $end
$upscope $end
$scope task reset $end
$var integer 32 > counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 >
bx =
0<
b0 ;
0:
b0 9
08
07
b0 6
b0 5
04
b0 3
bx 2
01
bx 0
0/
b0 .
x-
x,
0+
0*
bx )
0(
bx '
x&
x%
0$
b0 #
b0 "
0!
$end
#5
1$
1*
#10
0$
0*
#15
17
18
b0 )
1%
1,
b1001 =
1(
11
1$
1*
#20
0$
0*
#25
1:
1+
b1 9
b10000110000100000100000 ;
b10000110000100000100000 .
b1 )
1$
1*
#30
0$
0*
#35
b10 9
b101001100010000000100001 ;
b101001100010000000100001 .
14
1!
bx 3
b10000110000100000100000 5
b10000110000100000100000 "
b10 )
1$
1*
#40
0$
0*
#45
bx 6
bx #
b101001100010000000100001 5
b101001100010000000100001 "
b11 9
b1000010010011100000100010 ;
b1000010010011100000100010 .
b11 )
1$
1*
#50
0$
0*
#55
b100 9
b1000100101000000100011 ;
b1000100101000000100011 .
b1000010010011100000100010 5
b1000010010011100000100010 "
b100 )
1$
1*
#60
0$
0*
#65
b1000100101000000100011 5
b1000100101000000100011 "
b101 9
b10000010000010000000001100100 ;
b10000010000010000000001100100 .
b101 )
1$
1*
#70
0$
0*
#75
b110 9
b1101011010110000000000010000 ;
b1101011010110000000000010000 .
b10000010000010000000001100100 5
b10000010000010000000001100100 "
b110 )
1$
1*
#80
0$
0*
#85
b1101011010110000000000010000 5
b1101011010110000000000010000 "
b0 9
1<
1/
b100010010110000000000010000 ;
b100010010110000000000010000 .
b111 )
1$
1*
#90
0$
0*
#95
0:
0+
b1 9
0<
0/
b10000110000100000100000 ;
b10000110000100000100000 .
b100010010110000000000010000 5
b100010010110000000000010000 "
07
08
b1000 )
1$
1*
#100
0$
0*
#105
b0 6
b0 #
b0 5
b0 "
04
0!
0%
0,
b1001 )
1$
1*
#110
0$
0*
#115
1$
1*
#120
0$
0*
#125
1$
1*
#130
0$
0*
#135
1$
1*
#140
0$
0*
#145
1$
1*
#150
0$
0*
#155
1$
1*
#160
0$
0*
#165
1$
1*
#170
0$
0*
#175
1$
1*
#180
0$
0*
#185
1$
1*
#190
0$
0*
#195
1$
1*
#200
0$
0*
#205
1$
1*
