digraph "0_linux_715230a44310a8cf66fbfb5a46f9a62a9b2de424@API" {
"1000292" [label="(Call,kfree(vpd_data))"];
"1000251" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_PARTNO))"];
"1000202" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t\t      PCI_VPD_RO_KEYWORD_VENDOR0))"];
"1000161" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_MFR_ID))"];
"1000127" [label="(Call,pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000122" [label="(Call,!vpd_data)"];
"1000113" [label="(Call,vpd_data = (u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000115" [label="(Call,(u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000151" [label="(Call,i += PCI_VPD_LRDT_TAG_SIZE)"];
"1000133" [label="(Call,i < 0)"];
"1000125" [label="(Call,i = pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000137" [label="(Call,rosize = pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000139" [label="(Call,pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000145" [label="(Identifier,block_end)"];
"1000206" [label="(Identifier,PCI_VPD_RO_KEYWORD_VENDOR0)"];
"1000568" [label="(Call,tg3_asic_rev(tp))"];
"1000293" [label="(Identifier,vpd_data)"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000146" [label="(Call,i + PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000121" [label="(ControlStructure,if (!vpd_data))"];
"1000203" [label="(Identifier,vpd_data)"];
"1000251" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_PARTNO))"];
"1000161" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_MFR_ID))"];
"1000162" [label="(Identifier,vpd_data)"];
"1000137" [label="(Call,rosize = pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000125" [label="(Call,i = pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000124" [label="(ControlStructure,goto out_no_vpd;)"];
"1000130" [label="(Identifier,vpdlen)"];
"1000249" [label="(Call,i = pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_PARTNO))"];
"1000412" [label="(Call,tg3_asic_rev(tp))"];
"1000140" [label="(Call,&vpd_data[i])"];
"1000148" [label="(Call,PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000122" [label="(Call,!vpd_data)"];
"1000144" [label="(Call,block_end = i + PCI_VPD_LRDT_TAG_SIZE + rosize)"];
"1000155" [label="(Call,block_end > vpdlen)"];
"1000153" [label="(Identifier,PCI_VPD_LRDT_TAG_SIZE)"];
"1000202" [label="(Call,pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t\t      PCI_VPD_RO_KEYWORD_VENDOR0))"];
"1000127" [label="(Call,pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA))"];
"1000151" [label="(Call,i += PCI_VPD_LRDT_TAG_SIZE)"];
"1000163" [label="(Identifier,i)"];
"1000304" [label="(Call,tg3_asic_rev(tp))"];
"1000263" [label="(Call,pci_vpd_info_field_size(&vpd_data[i]))"];
"1000504" [label="(Call,tg3_asic_rev(tp))"];
"1000113" [label="(Call,vpd_data = (u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000126" [label="(Identifier,i)"];
"1000348" [label="(Call,tg3_asic_rev(tp))"];
"1000254" [label="(Identifier,rosize)"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000115" [label="(Call,(u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000253" [label="(Identifier,i)"];
"1000200" [label="(Call,j = pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t\t      PCI_VPD_RO_KEYWORD_VENDOR0))"];
"1000128" [label="(Identifier,vpd_data)"];
"1000585" [label="(MethodReturn,static void)"];
"1000114" [label="(Identifier,vpd_data)"];
"1000135" [label="(Literal,0)"];
"1000139" [label="(Call,pci_vpd_lrdt_size(&vpd_data[i]))"];
"1000118" [label="(Identifier,tp)"];
"1000205" [label="(Identifier,rosize)"];
"1000119" [label="(Call,&vpdlen)"];
"1000255" [label="(Identifier,PCI_VPD_RO_KEYWORD_PARTNO)"];
"1000136" [label="(ControlStructure,goto out_not_found;)"];
"1000204" [label="(Identifier,i)"];
"1000165" [label="(Identifier,PCI_VPD_RO_KEYWORD_MFR_ID)"];
"1000159" [label="(Call,j = pci_vpd_find_info_keyword(vpd_data, i, rosize,\n\t\t\t\t      PCI_VPD_RO_KEYWORD_MFR_ID))"];
"1000131" [label="(Identifier,PCI_VPD_LRDT_RO_DATA)"];
"1000292" [label="(Call,kfree(vpd_data))"];
"1000132" [label="(ControlStructure,if (i < 0))"];
"1000133" [label="(Call,i < 0)"];
"1000252" [label="(Identifier,vpd_data)"];
"1000297" [label="(Identifier,tp)"];
"1000164" [label="(Identifier,rosize)"];
"1000152" [label="(Identifier,i)"];
"1000102" [label="(Block,)"];
"1000134" [label="(Identifier,i)"];
"1000156" [label="(Identifier,block_end)"];
"1000138" [label="(Identifier,rosize)"];
"1000123" [label="(Identifier,vpd_data)"];
"1000129" [label="(Literal,0)"];
"1000292" -> "1000102"  [label="AST: "];
"1000292" -> "1000293"  [label="CFG: "];
"1000293" -> "1000292"  [label="AST: "];
"1000297" -> "1000292"  [label="CFG: "];
"1000292" -> "1000585"  [label="DDG: kfree(vpd_data)"];
"1000292" -> "1000585"  [label="DDG: vpd_data"];
"1000251" -> "1000292"  [label="DDG: vpd_data"];
"1000127" -> "1000292"  [label="DDG: vpd_data"];
"1000251" -> "1000249"  [label="AST: "];
"1000251" -> "1000255"  [label="CFG: "];
"1000252" -> "1000251"  [label="AST: "];
"1000253" -> "1000251"  [label="AST: "];
"1000254" -> "1000251"  [label="AST: "];
"1000255" -> "1000251"  [label="AST: "];
"1000249" -> "1000251"  [label="CFG: "];
"1000251" -> "1000585"  [label="DDG: PCI_VPD_RO_KEYWORD_PARTNO"];
"1000251" -> "1000585"  [label="DDG: rosize"];
"1000251" -> "1000249"  [label="DDG: vpd_data"];
"1000251" -> "1000249"  [label="DDG: i"];
"1000251" -> "1000249"  [label="DDG: rosize"];
"1000251" -> "1000249"  [label="DDG: PCI_VPD_RO_KEYWORD_PARTNO"];
"1000202" -> "1000251"  [label="DDG: vpd_data"];
"1000202" -> "1000251"  [label="DDG: i"];
"1000202" -> "1000251"  [label="DDG: rosize"];
"1000161" -> "1000251"  [label="DDG: vpd_data"];
"1000161" -> "1000251"  [label="DDG: i"];
"1000161" -> "1000251"  [label="DDG: rosize"];
"1000202" -> "1000200"  [label="AST: "];
"1000202" -> "1000206"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000204" -> "1000202"  [label="AST: "];
"1000205" -> "1000202"  [label="AST: "];
"1000206" -> "1000202"  [label="AST: "];
"1000200" -> "1000202"  [label="CFG: "];
"1000202" -> "1000585"  [label="DDG: PCI_VPD_RO_KEYWORD_VENDOR0"];
"1000202" -> "1000200"  [label="DDG: vpd_data"];
"1000202" -> "1000200"  [label="DDG: i"];
"1000202" -> "1000200"  [label="DDG: rosize"];
"1000202" -> "1000200"  [label="DDG: PCI_VPD_RO_KEYWORD_VENDOR0"];
"1000161" -> "1000202"  [label="DDG: vpd_data"];
"1000161" -> "1000202"  [label="DDG: i"];
"1000161" -> "1000202"  [label="DDG: rosize"];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000165"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000164" -> "1000161"  [label="AST: "];
"1000165" -> "1000161"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000161" -> "1000585"  [label="DDG: PCI_VPD_RO_KEYWORD_MFR_ID"];
"1000161" -> "1000159"  [label="DDG: vpd_data"];
"1000161" -> "1000159"  [label="DDG: i"];
"1000161" -> "1000159"  [label="DDG: rosize"];
"1000161" -> "1000159"  [label="DDG: PCI_VPD_RO_KEYWORD_MFR_ID"];
"1000127" -> "1000161"  [label="DDG: vpd_data"];
"1000151" -> "1000161"  [label="DDG: i"];
"1000137" -> "1000161"  [label="DDG: rosize"];
"1000127" -> "1000125"  [label="AST: "];
"1000127" -> "1000131"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000130" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000127" -> "1000585"  [label="DDG: vpdlen"];
"1000127" -> "1000585"  [label="DDG: PCI_VPD_LRDT_RO_DATA"];
"1000127" -> "1000125"  [label="DDG: vpd_data"];
"1000127" -> "1000125"  [label="DDG: 0"];
"1000127" -> "1000125"  [label="DDG: vpdlen"];
"1000127" -> "1000125"  [label="DDG: PCI_VPD_LRDT_RO_DATA"];
"1000122" -> "1000127"  [label="DDG: vpd_data"];
"1000127" -> "1000155"  [label="DDG: vpdlen"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000123"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="CFG: "];
"1000126" -> "1000122"  [label="CFG: "];
"1000122" -> "1000585"  [label="DDG: vpd_data"];
"1000122" -> "1000585"  [label="DDG: !vpd_data"];
"1000113" -> "1000122"  [label="DDG: vpd_data"];
"1000113" -> "1000102"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000123" -> "1000113"  [label="CFG: "];
"1000113" -> "1000585"  [label="DDG: (u8 *)tg3_vpd_readblock(tp, &vpdlen)"];
"1000115" -> "1000113"  [label="DDG: tg3_vpd_readblock(tp, &vpdlen)"];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000115" -> "1000585"  [label="DDG: tg3_vpd_readblock(tp, &vpdlen)"];
"1000117" -> "1000115"  [label="DDG: tp"];
"1000117" -> "1000115"  [label="DDG: &vpdlen"];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000117" -> "1000585"  [label="DDG: tp"];
"1000117" -> "1000585"  [label="DDG: &vpdlen"];
"1000101" -> "1000117"  [label="DDG: tp"];
"1000117" -> "1000304"  [label="DDG: tp"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000585"  [label="DDG: tp"];
"1000101" -> "1000304"  [label="DDG: tp"];
"1000101" -> "1000348"  [label="DDG: tp"];
"1000101" -> "1000412"  [label="DDG: tp"];
"1000101" -> "1000504"  [label="DDG: tp"];
"1000101" -> "1000568"  [label="DDG: tp"];
"1000151" -> "1000102"  [label="AST: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="AST: "];
"1000156" -> "1000151"  [label="CFG: "];
"1000151" -> "1000585"  [label="DDG: i"];
"1000151" -> "1000585"  [label="DDG: PCI_VPD_LRDT_TAG_SIZE"];
"1000133" -> "1000151"  [label="DDG: i"];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000135"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000136" -> "1000133"  [label="CFG: "];
"1000138" -> "1000133"  [label="CFG: "];
"1000133" -> "1000585"  [label="DDG: i"];
"1000133" -> "1000585"  [label="DDG: i < 0"];
"1000125" -> "1000133"  [label="DDG: i"];
"1000133" -> "1000144"  [label="DDG: i"];
"1000133" -> "1000146"  [label="DDG: i"];
"1000125" -> "1000102"  [label="AST: "];
"1000126" -> "1000125"  [label="AST: "];
"1000134" -> "1000125"  [label="CFG: "];
"1000125" -> "1000585"  [label="DDG: pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA)"];
"1000137" -> "1000102"  [label="AST: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000139" -> "1000137"  [label="AST: "];
"1000145" -> "1000137"  [label="CFG: "];
"1000137" -> "1000585"  [label="DDG: pci_vpd_lrdt_size(&vpd_data[i])"];
"1000139" -> "1000137"  [label="DDG: &vpd_data[i]"];
"1000137" -> "1000144"  [label="DDG: rosize"];
"1000137" -> "1000146"  [label="DDG: rosize"];
"1000137" -> "1000148"  [label="DDG: rosize"];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000139" -> "1000585"  [label="DDG: &vpd_data[i]"];
"1000139" -> "1000263"  [label="DDG: &vpd_data[i]"];
}
