# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Camera_Demo.srcs/sources_1/ip/clk_wiz_0" --include "../../../../Camera_Demo.srcs/sources_1/ip/clk_wiz_1" \
"../../../../Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Camera_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Camera_Demo.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Diver_OV5647.v" \
"../../../../Camera_Demo.srcs/sources_1/new/Driver_IIC.v" \
"../../../../Camera_Demo.srcs/sim_1/new/Test_Bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
