# RTL-to-GDSII_16x24BitMultiplier
The goal of this project is to introduce the ASIC design flow by implementing a 16Ã—24-Bit Multiplier from RTL to GDSII. The primary focus is on the back-end design process, including logic synthesis, place and route (PnR), and verification.
