// Seed: 153009238
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output id_3,
    input  id_4,
    input  id_5
    , id_7,
    input  id_6
);
  always @(posedge 1) begin
    id_1 <= 1;
    id_1 = id_7;
    id_0 <= {id_7 << id_5{'b0}};
  end
  initial SystemTFIdentifier(1'b0, id_4);
endmodule
