--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp04_IP2CPU.twx OExp04_IP2CPU.ncd -o OExp04_IP2CPU.twr
OExp04_IP2CPU.pcf

Design file:              OExp04_IP2CPU.ncd
Physical constraint file: OExp04_IP2CPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5103 paths analyzed, 501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.387ns.
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X44Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 0)
  Clock Path Skew:      -0.508ns (0.996 - 1.504)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y35.DQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X44Y104.SR     net (fanout=256)      3.467   rst
    SLICE_X44Y104.CLK    Trck                  0.154   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.377ns logic, 3.467ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point U9/CR (SLICE_X55Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_3 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (1.159 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_3 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y57.DQ      Tcko                  0.223   U9/sw_temp<3>
                                                       U9/sw_temp_3
    SLICE_X94Y56.B4      net (fanout=1)        0.494   U9/sw_temp<3>
    SLICE_X94Y56.COUT    Topcyb                0.299   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y57.BMUX    Tcinb                 0.157   U9/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X89Y56.A1      net (fanout=42)       0.642   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X89Y56.A       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X55Y47.CE      net (fanout=6)        1.681   U9/_n0243_inv1_cepot_cepot
    SLICE_X55Y47.CLK     Tceck                 0.201   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.923ns logic, 2.817ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (1.159 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y57.DQ      Tcko                  0.259   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X94Y56.B1      net (fanout=1)        0.450   U9/sw_temp<5>
    SLICE_X94Y56.COUT    Topcyb                0.299   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y57.BMUX    Tcinb                 0.157   U9/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X89Y56.A1      net (fanout=42)       0.642   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X89Y56.A       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X55Y47.CE      net (fanout=6)        1.681   U9/_n0243_inv1_cepot_cepot
    SLICE_X55Y47.CLK     Tceck                 0.201   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.959ns logic, 2.773ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_1 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (1.159 - 1.164)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_1 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y58.DQ      Tcko                  0.259   U9/sw_temp<1>
                                                       U9/sw_temp_1
    SLICE_X94Y56.A1      net (fanout=1)        0.459   U9/sw_temp<1>
    SLICE_X94Y56.COUT    Topcya                0.289   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y57.BMUX    Tcinb                 0.157   U9/sw_temp_8_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X89Y56.A1      net (fanout=42)       0.642   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X89Y56.A       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X55Y47.CE      net (fanout=6)        1.681   U9/_n0243_inv1_cepot_cepot
    SLICE_X55Y47.CLK     Tceck                 0.201   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.949ns logic, 2.782ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X32Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.340ns (0.992 - 1.332)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y35.DQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X32Y69.A6      net (fanout=256)      2.536   rst
    SLICE_X32Y69.A       Tilo                  0.043   U6/P7SEG/S_0_1
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X32Y69.CE      net (fanout=3)        0.211   U6/P7SEG/rst_inv
    SLICE_X32Y69.CLK     Tceck                 0.201   U6/P7SEG/S_0_1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.467ns logic, 2.747ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X36Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_1 (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.067 - 0.054)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_1 to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.CMUX    Tshcko                0.127   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_1
    SLICE_X36Y71.A6      net (fanout=4)        0.104   U6/P7SEG/Go<1>
    SLICE_X36Y71.CLK     Tah         (-Th)     0.032   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.095ns logic, 0.104ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/Go_1 (SLICE_X36Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/Go_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/Go_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.BMUX    Tshcko                0.127   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X36Y72.CX      net (fanout=5)        0.122   U6/P7SEG/Go<0>
    SLICE_X36Y72.CLK     Tckdi       (-Th)     0.047   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_1
    -------------------------------------------------  ---------------------------
    Total                                      0.202ns (0.080ns logic, 0.122ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk_1 (SLICE_X36Y71.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/sh_clk_1 (FF)
  Destination:          U6/P7SEG/sh_clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/sh_clk_1 to U6/P7SEG/sh_clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y71.AQ      Tcko                  0.100   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/sh_clk_1
    SLICE_X36Y71.A3      net (fanout=1)        0.135   U6/P7SEG/sh_clk_1
    SLICE_X36Y71.CLK     Tah         (-Th)     0.032   U6/P7SEG/sh_clk_1
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk_1
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.068ns logic, 0.135ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_0/SR
  Location pin: SLICE_X42Y68.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_1/SR
  Location pin: SLICE_X42Y68.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.387|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5103 paths, 0 nets, and 652 connections

Design statistics:
   Minimum period:   4.387ns{1}   (Maximum frequency: 227.946MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 08 18:07:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 819 MB



