{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759782282576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759782282576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 16:24:42 2025 " "Processing started: Mon Oct 06 16:24:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759782282576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782282576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub_state_machine -c add_sub_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782282576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759782282928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759782282928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/seven_segment_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/seven_segment_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_full-beh " "Found design unit 1: seven_segment_full-beh" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289268 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_full " "Found entity 1: seven_segment_full" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/ctrl_stm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/ctrl_stm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_stm-beh " "Found design unit 1: ctrl_stm-beh" {  } { { "../../src/ctrl_stm.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/ctrl_stm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_stm " "Found entity 1: ctrl_stm" {  } { { "../../src/ctrl_stm.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/ctrl_stm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289273 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/seven_seg.vhd " "Can't analyze file -- file ../../src/seven_seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759782289273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/generic_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/generic_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_add_sub-rtl " "Found design unit 1: generic_add_sub-rtl" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_add_sub " "Found entity 1: generic_add_sub" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/synchronizer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/synchronizer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_8bit-behavioral " "Found design unit 1: synchronizer_8bit-behavioral" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/synchronizer_8bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_8bit " "Found entity 1: synchronizer_8bit" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/synchronizer_8bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a9284/documents/github/cpet-343/lab5/topost/help/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a9284/documents/github/cpet-343/lab5/topost/help/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-top " "Found design unit 1: add_sub-top" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782289273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub " "Elaborating entity \"add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759782289306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_flag add_sub.vhd(36) " "Verilog HDL or VHDL warning at add_sub.vhd(36): object \"s_flag\" assigned a value but never read" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[0\] add_sub.vhd(44) " "Inferred latch for \"b_input\[0\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[1\] add_sub.vhd(44) " "Inferred latch for \"b_input\[1\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[2\] add_sub.vhd(44) " "Inferred latch for \"b_input\[2\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[3\] add_sub.vhd(44) " "Inferred latch for \"b_input\[3\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[4\] add_sub.vhd(44) " "Inferred latch for \"b_input\[4\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[5\] add_sub.vhd(44) " "Inferred latch for \"b_input\[5\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[6\] add_sub.vhd(44) " "Inferred latch for \"b_input\[6\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_input\[7\] add_sub.vhd(44) " "Inferred latch for \"b_input\[7\]\" at add_sub.vhd(44)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[0\] add_sub.vhd(43) " "Inferred latch for \"a_input\[0\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[1\] add_sub.vhd(43) " "Inferred latch for \"a_input\[1\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[2\] add_sub.vhd(43) " "Inferred latch for \"a_input\[2\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[3\] add_sub.vhd(43) " "Inferred latch for \"a_input\[3\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[4\] add_sub.vhd(43) " "Inferred latch for \"a_input\[4\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[5\] add_sub.vhd(43) " "Inferred latch for \"a_input\[5\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[6\] add_sub.vhd(43) " "Inferred latch for \"a_input\[6\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_input\[7\] add_sub.vhd(43) " "Inferred latch for \"a_input\[7\]\" at add_sub.vhd(43)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289337 "|add_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_8bit synchronizer_8bit:sync_a " "Elaborating entity \"synchronizer_8bit\" for hierarchy \"synchronizer_8bit:sync_a\"" {  } { { "../../src/add_sub.vhd" "sync_a" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782289432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:cycle_edge " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:cycle_edge\"" {  } { { "../../src/add_sub.vhd" "cycle_edge" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782289450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_add_sub generic_add_sub:math_comp " "Elaborating entity \"generic_add_sub\" for hierarchy \"generic_add_sub:math_comp\"" {  } { { "../../src/add_sub.vhd" "math_comp" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782289452 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT generic_add_sub.vhd(56) " "VHDL Process Statement warning at generic_add_sub.vhd(56): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[0\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[1\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[2\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[3\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[4\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[5\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[6\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[7\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[8\] generic_add_sub.vhd(56) " "Inferred latch for \"RESULT\[8\]\" at generic_add_sub.vhd(56)" {  } { { "../../src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/generic_add_sub.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782289456 "|add_sub|generic_add_sub:math_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_stm ctrl_stm:states " "Elaborating entity \"ctrl_stm\" for hierarchy \"ctrl_stm:states\"" {  } { { "../../src/add_sub.vhd" "states" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782289466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_full seven_segment_full:result_display " "Elaborating entity \"seven_segment_full\" for hierarchy \"seven_segment_full:result_display\"" {  } { { "../../src/add_sub.vhd" "result_display" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/add_sub.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782289473 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Mod1\"" {  } { { "../../src/seven_segment_full.vhd" "Mod1" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782289812 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Div1\"" {  } { { "../../src/seven_segment_full.vhd" "Div1" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782289812 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Mod0\"" {  } { { "../../src/seven_segment_full.vhd" "Mod0" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782289812 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_full:result_display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_full:result_display\|Div0\"" {  } { { "../../src/seven_segment_full.vhd" "Div0" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759782289812 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759782289812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_full:result_display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seven_segment_full:result_display\|lpm_divide:Mod1\"" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782290189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_full:result_display\|lpm_divide:Mod1 " "Instantiated megafunction \"seven_segment_full:result_display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290189 ""}  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759782290189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2m " "Found entity 1: lpm_divide_e2m" {  } { { "db/lpm_divide_e2m.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/lpm_divide_e2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_full:result_display\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segment_full:result_display\|lpm_divide:Div1\"" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782290374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_full:result_display\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segment_full:result_display\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290374 ""}  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759782290374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6am " "Found entity 1: lpm_divide_6am" {  } { { "db/lpm_divide_6am.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/lpm_divide_6am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/alt_u_div_use.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_full:result_display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segment_full:result_display\|lpm_divide:Div0\"" {  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782290521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_full:result_display\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segment_full:result_display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759782290523 ""}  } { { "../../src/seven_segment_full.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/src/seven_segment_full.vhd" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759782290523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/lpm_divide_9am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759782290577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782290577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759782290837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759782291289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759782291289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759782291653 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759782291653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759782291653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759782291653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759782291670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 16:24:51 2025 " "Processing ended: Mon Oct 06 16:24:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759782291670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759782291670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759782291670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759782291670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1759782294366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759782294378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 16:24:52 2025 " "Processing started: Mon Oct 06 16:24:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759782294378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1759782294378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off add_sub_state_machine -c add_sub_state_machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1759782294378 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1759782297215 ""}
{ "Info" "0" "" "Project  = add_sub_state_machine" {  } {  } 0 0 "Project  = add_sub_state_machine" 0 0 "Fitter" 0 0 1759782297217 ""}
{ "Info" "0" "" "Revision = add_sub_state_machine" {  } {  } 0 0 "Revision = add_sub_state_machine" 0 0 "Fitter" 0 0 1759782297217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1759782297501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1759782297501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "add_sub_state_machine 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"add_sub_state_machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759782297517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759782297564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1759782297564 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759782297924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759782297993 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759782298244 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 36 " "No exact pin location assignment(s) for 33 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1759782298450 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1759782305062 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 44 global CLKCTRL_G6 " "clk~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1759782305141 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1759782305141 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759782305141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759782305188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759782305188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759782305188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1759782305188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1759782305188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759782305188 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1759782306076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_sub_state_machine.sdc " "Synopsys Design Constraints File file not found: 'add_sub_state_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759782306076 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759782306076 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1759782306086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1759782306086 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759782306091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759782306107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1759782306107 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759782306107 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[0\] " "Node \"bcd_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[1\] " "Node \"bcd_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[2\] " "Node \"bcd_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[3\] " "Node \"bcd_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[4\] " "Node \"bcd_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[5\] " "Node \"bcd_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_0\[6\] " "Node \"bcd_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[0\] " "Node \"bcd_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[1\] " "Node \"bcd_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[2\] " "Node \"bcd_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[3\] " "Node \"bcd_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[4\] " "Node \"bcd_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[5\] " "Node \"bcd_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_1\[6\] " "Node \"bcd_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[0\] " "Node \"bcd_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[1\] " "Node \"bcd_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[2\] " "Node \"bcd_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[3\] " "Node \"bcd_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[4\] " "Node \"bcd_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[5\] " "Node \"bcd_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bcd_2\[6\] " "Node \"bcd_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bcd_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[0\] " "Node \"switch\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[1\] " "Node \"switch\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[2\] " "Node \"switch\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[3\] " "Node \"switch\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[4\] " "Node \"switch\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[5\] " "Node \"switch\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[6\] " "Node \"switch\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[7\] " "Node \"switch\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1759782306339 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1759782306339 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759782306346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759782309625 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1759782309800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759782324551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759782340743 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759782342039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759782342039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759782342989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1759782345409 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759782345409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1759782346741 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759782346741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759782346745 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1759782351854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759782351882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759782352262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759782352262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759782352507 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759782354233 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1759782354422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/output_files/add_sub_state_machine.fit.smsg " "Generated suppressed messages file C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/help/hw/output_files/add_sub_state_machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759782354501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7695 " "Peak virtual memory: 7695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759782354884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 16:25:54 2025 " "Processing ended: Mon Oct 06 16:25:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759782354884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759782354884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:17 " "Total CPU time (on all processors): 00:05:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759782354884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759782354884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1759782356074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759782356078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 16:25:55 2025 " "Processing started: Mon Oct 06 16:25:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759782356078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1759782356078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off add_sub_state_machine -c add_sub_state_machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1759782356078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1759782356567 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1759782366458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759782366899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 16:26:06 2025 " "Processing ended: Mon Oct 06 16:26:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759782366899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759782366899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759782366899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1759782366899 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1759782367604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1759782368387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759782368389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 16:26:07 2025 " "Processing started: Mon Oct 06 16:26:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759782368389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759782368389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta add_sub_state_machine -c add_sub_state_machine " "Command: quartus_sta add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759782368389 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759782368478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759782368971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759782368971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782369040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782369040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1759782369402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_sub_state_machine.sdc " "Synopsys Design Constraints File file not found: 'add_sub_state_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1759782369430 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782369430 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759782369432 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_stm:states\|STATE\[2\] ctrl_stm:states\|STATE\[2\] " "create_clock -period 1.000 -name ctrl_stm:states\|STATE\[2\] ctrl_stm:states\|STATE\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759782369432 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_stm:states\|STATE\[0\] ctrl_stm:states\|STATE\[0\] " "create_clock -period 1.000 -name ctrl_stm:states\|STATE\[0\] ctrl_stm:states\|STATE\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759782369432 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_stm:states\|STATE\[1\] ctrl_stm:states\|STATE\[1\] " "create_clock -period 1.000 -name ctrl_stm:states\|STATE\[1\] ctrl_stm:states\|STATE\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759782369432 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782369432 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759782369435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782369435 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759782369439 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759782369455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759782369481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759782369481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.580 " "Worst-case setup slack is -6.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.580             -54.210 ctrl_stm:states\|STATE\[2\]  " "   -6.580             -54.210 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372             -85.917 clk  " "   -3.372             -85.917 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782369483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.171 " "Worst-case hold slack is -3.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.171             -15.351 clk  " "   -3.171             -15.351 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.603               0.000 ctrl_stm:states\|STATE\[2\]  " "    3.603               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782369485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782369491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782369496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.171 clk  " "   -0.394             -24.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 ctrl_stm:states\|STATE\[0\]  " "    0.418               0.000 ctrl_stm:states\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 ctrl_stm:states\|STATE\[2\]  " "    0.451               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ctrl_stm:states\|STATE\[1\]  " "    0.453               0.000 ctrl_stm:states\|STATE\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782369498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782369498 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782369510 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782369510 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759782369525 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759782369570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759782370324 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782370363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759782370363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759782370363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.727 " "Worst-case setup slack is -6.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.727             -55.736 ctrl_stm:states\|STATE\[2\]  " "   -6.727             -55.736 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028             -75.275 clk  " "   -3.028             -75.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782370371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.249 " "Worst-case hold slack is -3.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.249             -15.729 clk  " "   -3.249             -15.729 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.647               0.000 ctrl_stm:states\|STATE\[2\]  " "    3.647               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782370374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782370374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782370376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.055 clk  " "   -0.394             -26.055 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 ctrl_stm:states\|STATE\[1\]  " "    0.419               0.000 ctrl_stm:states\|STATE\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 ctrl_stm:states\|STATE\[2\]  " "    0.426               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 ctrl_stm:states\|STATE\[0\]  " "    0.431               0.000 ctrl_stm:states\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782370380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782370380 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782370387 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782370387 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759782370387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759782370502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759782371059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782371091 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759782371091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759782371091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.450 " "Worst-case setup slack is -3.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.450             -27.388 ctrl_stm:states\|STATE\[2\]  " "   -3.450             -27.388 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.647             -64.601 clk  " "   -2.647             -64.601 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782371091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.556 " "Worst-case hold slack is -1.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556              -7.535 clk  " "   -1.556              -7.535 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.167               0.000 ctrl_stm:states\|STATE\[2\]  " "    2.167               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782371106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782371106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782371106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -4.051 clk  " "   -0.093              -4.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 ctrl_stm:states\|STATE\[0\]  " "    0.462               0.000 ctrl_stm:states\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 ctrl_stm:states\|STATE\[1\]  " "    0.463               0.000 ctrl_stm:states\|STATE\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 ctrl_stm:states\|STATE\[2\]  " "    0.466               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782371106 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.621 ns " "Worst Case Available Settling Time: 0.621 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371117 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782371117 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759782371117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782371217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759782371217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759782371217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.295 " "Worst-case setup slack is -3.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.295             -26.438 ctrl_stm:states\|STATE\[2\]  " "   -3.295             -26.438 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094             -49.700 clk  " "   -2.094             -49.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782371234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.526 " "Worst-case hold slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526              -7.395 clk  " "   -1.526              -7.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.129               0.000 ctrl_stm:states\|STATE\[2\]  " "    2.129               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782371237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782371241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759782371243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -3.913 clk  " "   -0.090              -3.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 ctrl_stm:states\|STATE\[1\]  " "    0.475               0.000 ctrl_stm:states\|STATE\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 ctrl_stm:states\|STATE\[2\]  " "    0.477               0.000 ctrl_stm:states\|STATE\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 ctrl_stm:states\|STATE\[0\]  " "    0.478               0.000 ctrl_stm:states\|STATE\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759782371247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759782371247 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.688 ns " "Worst Case Available Settling Time: 0.688 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1759782371262 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759782371262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759782372359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759782372359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5263 " "Peak virtual memory: 5263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759782372435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 16:26:12 2025 " "Processing ended: Mon Oct 06 16:26:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759782372435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759782372435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759782372435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759782372435 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759782373123 ""}
