#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("m_axi_gmem_output_AWVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_AWREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_AWADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_output_AWID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_AWLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_output_AWSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_output_AWBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_output_AWLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_output_AWCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_output_AWPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_output_AWQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_output_AWREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_output_AWUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_WVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_WREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_WDATA", 32, hls_out, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_output_WSTRB", 4, hls_out, 0, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_output_WLAST", 1, hls_out, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_output_WID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_WUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_ARVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_ARREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_ARADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_output_ARID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_ARLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_output_ARSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_output_ARBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_output_ARLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_output_ARCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_output_ARPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_output_ARQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_output_ARREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_output_ARUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_RVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_RREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_RDATA", 32, hls_in, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_output_RLAST", 1, hls_in, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_output_RID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_RUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_output_RRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_output_BVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_output_BREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_output_BRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_output_BID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_output_BUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_AWVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_AWREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_AWADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_read_AWID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_AWLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_read_AWSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_read_AWBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_read_AWLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_read_AWCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_read_AWPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_read_AWQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_read_AWREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_read_AWUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_WVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_WREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_WDATA", 32, hls_out, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_read_WSTRB", 4, hls_out, 1, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_read_WLAST", 1, hls_out, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_read_WID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_WUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_ARVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_ARREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_ARADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_read_ARID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_ARLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_read_ARSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_read_ARBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_read_ARLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_read_ARCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_read_ARPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_read_ARQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_read_ARREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_read_ARUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_RVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_RREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_RDATA", 32, hls_in, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_read_RLAST", 1, hls_in, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_read_RID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_RUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_read_RRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_read_BVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_read_BREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_read_BRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_read_BID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_read_BUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_AWVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_AWREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_AWADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_write_AWID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_AWLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_write_AWSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_write_AWBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_write_AWLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_write_AWCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_write_AWPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_write_AWQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_write_AWREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_write_AWUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_WVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_WREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_WDATA", 32, hls_out, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_write_WSTRB", 4, hls_out, 2, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_write_WLAST", 1, hls_out, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_write_WID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_WUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_ARVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_ARREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_ARADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_write_ARID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_ARLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_write_ARSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_write_ARBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_write_ARLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_write_ARCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_write_ARPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_write_ARQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_write_ARREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_write_ARUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_RVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_RREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_RDATA", 32, hls_in, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_write_RLAST", 1, hls_in, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_write_RID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_RUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_write_RRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_write_BVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_write_BREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_write_BRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_write_BID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_write_BUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("input_voxel_stream_dout", 1085, hls_in, 3, "ap_fifo", "fifo_data_in", 1),
	Port_Property("input_voxel_stream_empty_n", 1, hls_in, 3, "ap_fifo", "fifo_status", 1),
	Port_Property("input_voxel_stream_read", 1, hls_out, 3, "ap_fifo", "fifo_port_we", 1),
	Port_Property("layer_weights_0_Addr_A", 32, hls_out, 5, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_0_EN_A", 1, hls_out, 5, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_0_WEN_A", 4, hls_out, 5, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_0_Din_A", 32, hls_out, 5, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_0_Dout_A", 32, hls_in, 5, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_0_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("layer_weights_0_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("layer_weights_1_Addr_A", 32, hls_out, 6, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_1_EN_A", 1, hls_out, 6, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_1_WEN_A", 4, hls_out, 6, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_1_Din_A", 32, hls_out, 6, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_1_Dout_A", 32, hls_in, 6, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_1_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("layer_weights_1_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("layer_weights_2_Addr_A", 32, hls_out, 7, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_2_EN_A", 1, hls_out, 7, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_2_WEN_A", 4, hls_out, 7, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_2_Din_A", 32, hls_out, 7, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_2_Dout_A", 32, hls_in, 7, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_2_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("layer_weights_2_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("layer_weights_3_Addr_A", 32, hls_out, 8, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_3_EN_A", 1, hls_out, 8, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_3_WEN_A", 4, hls_out, 8, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_3_Din_A", 32, hls_out, 8, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_3_Dout_A", 32, hls_in, 8, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_3_Clk_A", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("layer_weights_3_Rst_A", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("layer_weights_4_Addr_A", 32, hls_out, 9, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_4_EN_A", 1, hls_out, 9, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_4_WEN_A", 4, hls_out, 9, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_4_Din_A", 32, hls_out, 9, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_4_Dout_A", 32, hls_in, 9, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_4_Clk_A", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("layer_weights_4_Rst_A", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("layer_weights_5_Addr_A", 32, hls_out, 10, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_5_EN_A", 1, hls_out, 10, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_5_WEN_A", 4, hls_out, 10, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_5_Din_A", 32, hls_out, 10, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_5_Dout_A", 32, hls_in, 10, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_5_Clk_A", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("layer_weights_5_Rst_A", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("layer_weights_6_Addr_A", 32, hls_out, 11, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_6_EN_A", 1, hls_out, 11, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_6_WEN_A", 4, hls_out, 11, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_6_Din_A", 32, hls_out, 11, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_6_Dout_A", 32, hls_in, 11, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_6_Clk_A", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("layer_weights_6_Rst_A", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("layer_weights_7_Addr_A", 32, hls_out, 12, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_7_EN_A", 1, hls_out, 12, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_7_WEN_A", 4, hls_out, 12, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_7_Din_A", 32, hls_out, 12, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_7_Dout_A", 32, hls_in, 12, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_7_Clk_A", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("layer_weights_7_Rst_A", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("layer_weights_8_Addr_A", 32, hls_out, 13, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_8_EN_A", 1, hls_out, 13, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_8_WEN_A", 4, hls_out, 13, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_8_Din_A", 32, hls_out, 13, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_8_Dout_A", 32, hls_in, 13, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_8_Clk_A", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("layer_weights_8_Rst_A", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("layer_weights_9_Addr_A", 32, hls_out, 14, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_9_EN_A", 1, hls_out, 14, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_9_WEN_A", 4, hls_out, 14, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_9_Din_A", 32, hls_out, 14, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_9_Dout_A", 32, hls_in, 14, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_9_Clk_A", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("layer_weights_9_Rst_A", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("layer_weights_10_Addr_A", 32, hls_out, 15, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_10_EN_A", 1, hls_out, 15, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_10_WEN_A", 4, hls_out, 15, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_10_Din_A", 32, hls_out, 15, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_10_Dout_A", 32, hls_in, 15, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_10_Clk_A", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("layer_weights_10_Rst_A", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("layer_weights_11_Addr_A", 32, hls_out, 16, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_11_EN_A", 1, hls_out, 16, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_11_WEN_A", 4, hls_out, 16, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_11_Din_A", 32, hls_out, 16, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_11_Dout_A", 32, hls_in, 16, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_11_Clk_A", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("layer_weights_11_Rst_A", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("layer_weights_12_Addr_A", 32, hls_out, 17, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_12_EN_A", 1, hls_out, 17, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_12_WEN_A", 4, hls_out, 17, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_12_Din_A", 32, hls_out, 17, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_12_Dout_A", 32, hls_in, 17, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_12_Clk_A", 1, hls_out, 17, "bram", "mem_clk", 1),
	Port_Property("layer_weights_12_Rst_A", 1, hls_out, 17, "bram", "mem_rst", 1),
	Port_Property("layer_weights_13_Addr_A", 32, hls_out, 18, "bram", "MemPortADDR2", 1),
	Port_Property("layer_weights_13_EN_A", 1, hls_out, 18, "bram", "MemPortCE2", 1),
	Port_Property("layer_weights_13_WEN_A", 4, hls_out, 18, "bram", "MemPortWE2", 1),
	Port_Property("layer_weights_13_Din_A", 32, hls_out, 18, "bram", "MemPortDIN2", 1),
	Port_Property("layer_weights_13_Dout_A", 32, hls_in, 18, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_weights_13_Clk_A", 1, hls_out, 18, "bram", "mem_clk", 1),
	Port_Property("layer_weights_13_Rst_A", 1, hls_out, 18, "bram", "mem_rst", 1),
	Port_Property("layer_biases_0_Addr_A", 32, hls_out, 19, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_0_EN_A", 1, hls_out, 19, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_0_WEN_A", 4, hls_out, 19, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_0_Din_A", 32, hls_out, 19, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_0_Dout_A", 32, hls_in, 19, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_0_Clk_A", 1, hls_out, 19, "bram", "mem_clk", 1),
	Port_Property("layer_biases_0_Rst_A", 1, hls_out, 19, "bram", "mem_rst", 1),
	Port_Property("layer_biases_1_Addr_A", 32, hls_out, 20, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_1_EN_A", 1, hls_out, 20, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_1_WEN_A", 4, hls_out, 20, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_1_Din_A", 32, hls_out, 20, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_1_Dout_A", 32, hls_in, 20, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_1_Clk_A", 1, hls_out, 20, "bram", "mem_clk", 1),
	Port_Property("layer_biases_1_Rst_A", 1, hls_out, 20, "bram", "mem_rst", 1),
	Port_Property("layer_biases_2_Addr_A", 32, hls_out, 21, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_2_EN_A", 1, hls_out, 21, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_2_WEN_A", 4, hls_out, 21, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_2_Din_A", 32, hls_out, 21, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_2_Dout_A", 32, hls_in, 21, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_2_Clk_A", 1, hls_out, 21, "bram", "mem_clk", 1),
	Port_Property("layer_biases_2_Rst_A", 1, hls_out, 21, "bram", "mem_rst", 1),
	Port_Property("layer_biases_3_Addr_A", 32, hls_out, 22, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_3_EN_A", 1, hls_out, 22, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_3_WEN_A", 4, hls_out, 22, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_3_Din_A", 32, hls_out, 22, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_3_Dout_A", 32, hls_in, 22, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_3_Clk_A", 1, hls_out, 22, "bram", "mem_clk", 1),
	Port_Property("layer_biases_3_Rst_A", 1, hls_out, 22, "bram", "mem_rst", 1),
	Port_Property("layer_biases_4_Addr_A", 32, hls_out, 23, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_4_EN_A", 1, hls_out, 23, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_4_WEN_A", 4, hls_out, 23, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_4_Din_A", 32, hls_out, 23, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_4_Dout_A", 32, hls_in, 23, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_4_Clk_A", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("layer_biases_4_Rst_A", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("layer_biases_5_Addr_A", 32, hls_out, 24, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_5_EN_A", 1, hls_out, 24, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_5_WEN_A", 4, hls_out, 24, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_5_Din_A", 32, hls_out, 24, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_5_Dout_A", 32, hls_in, 24, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_5_Clk_A", 1, hls_out, 24, "bram", "mem_clk", 1),
	Port_Property("layer_biases_5_Rst_A", 1, hls_out, 24, "bram", "mem_rst", 1),
	Port_Property("layer_biases_6_Addr_A", 32, hls_out, 25, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_6_EN_A", 1, hls_out, 25, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_6_WEN_A", 4, hls_out, 25, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_6_Din_A", 32, hls_out, 25, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_6_Dout_A", 32, hls_in, 25, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_6_Clk_A", 1, hls_out, 25, "bram", "mem_clk", 1),
	Port_Property("layer_biases_6_Rst_A", 1, hls_out, 25, "bram", "mem_rst", 1),
	Port_Property("layer_biases_7_Addr_A", 32, hls_out, 26, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_7_EN_A", 1, hls_out, 26, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_7_WEN_A", 4, hls_out, 26, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_7_Din_A", 32, hls_out, 26, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_7_Dout_A", 32, hls_in, 26, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_7_Clk_A", 1, hls_out, 26, "bram", "mem_clk", 1),
	Port_Property("layer_biases_7_Rst_A", 1, hls_out, 26, "bram", "mem_rst", 1),
	Port_Property("layer_biases_8_Addr_A", 32, hls_out, 27, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_8_EN_A", 1, hls_out, 27, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_8_WEN_A", 4, hls_out, 27, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_8_Din_A", 32, hls_out, 27, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_8_Dout_A", 32, hls_in, 27, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_8_Clk_A", 1, hls_out, 27, "bram", "mem_clk", 1),
	Port_Property("layer_biases_8_Rst_A", 1, hls_out, 27, "bram", "mem_rst", 1),
	Port_Property("layer_biases_9_Addr_A", 32, hls_out, 28, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_9_EN_A", 1, hls_out, 28, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_9_WEN_A", 4, hls_out, 28, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_9_Din_A", 32, hls_out, 28, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_9_Dout_A", 32, hls_in, 28, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_9_Clk_A", 1, hls_out, 28, "bram", "mem_clk", 1),
	Port_Property("layer_biases_9_Rst_A", 1, hls_out, 28, "bram", "mem_rst", 1),
	Port_Property("layer_biases_10_Addr_A", 32, hls_out, 29, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_10_EN_A", 1, hls_out, 29, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_10_WEN_A", 4, hls_out, 29, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_10_Din_A", 32, hls_out, 29, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_10_Dout_A", 32, hls_in, 29, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_10_Clk_A", 1, hls_out, 29, "bram", "mem_clk", 1),
	Port_Property("layer_biases_10_Rst_A", 1, hls_out, 29, "bram", "mem_rst", 1),
	Port_Property("layer_biases_11_Addr_A", 32, hls_out, 30, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_11_EN_A", 1, hls_out, 30, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_11_WEN_A", 4, hls_out, 30, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_11_Din_A", 32, hls_out, 30, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_11_Dout_A", 32, hls_in, 30, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_11_Clk_A", 1, hls_out, 30, "bram", "mem_clk", 1),
	Port_Property("layer_biases_11_Rst_A", 1, hls_out, 30, "bram", "mem_rst", 1),
	Port_Property("layer_biases_12_Addr_A", 32, hls_out, 31, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_12_EN_A", 1, hls_out, 31, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_12_WEN_A", 4, hls_out, 31, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_12_Din_A", 32, hls_out, 31, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_12_Dout_A", 32, hls_in, 31, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_12_Clk_A", 1, hls_out, 31, "bram", "mem_clk", 1),
	Port_Property("layer_biases_12_Rst_A", 1, hls_out, 31, "bram", "mem_rst", 1),
	Port_Property("layer_biases_13_Addr_A", 32, hls_out, 32, "bram", "MemPortADDR2", 1),
	Port_Property("layer_biases_13_EN_A", 1, hls_out, 32, "bram", "MemPortCE2", 1),
	Port_Property("layer_biases_13_WEN_A", 4, hls_out, 32, "bram", "MemPortWE2", 1),
	Port_Property("layer_biases_13_Din_A", 32, hls_out, 32, "bram", "MemPortDIN2", 1),
	Port_Property("layer_biases_13_Dout_A", 32, hls_in, 32, "bram", "MemPortDOUT2", 1),
	Port_Property("layer_biases_13_Clk_A", 1, hls_out, 32, "bram", "mem_clk", 1),
	Port_Property("layer_biases_13_Rst_A", 1, hls_out, 32, "bram", "mem_rst", 1),
	Port_Property("L3_bitmap_i", 512, hls_in, 35, "ap_ovld", "in_data", 1),
	Port_Property("L3_bitmap_o", 512, hls_out, 35, "ap_ovld", "out_data", 1),
	Port_Property("L3_bitmap_o_ap_vld", 1, hls_out, 35, "ap_ovld", "out_vld", 1),
	Port_Property("L2_bitmap_i", 512, hls_in, 36, "ap_ovld", "in_data", 1),
	Port_Property("L2_bitmap_o", 512, hls_out, 36, "ap_ovld", "out_data", 1),
	Port_Property("L2_bitmap_o_ap_vld", 1, hls_out, 36, "ap_ovld", "out_vld", 1),
	Port_Property("L1_bitmap_i", 512, hls_in, 37, "ap_ovld", "in_data", 1),
	Port_Property("L1_bitmap_o", 512, hls_out, 37, "ap_ovld", "out_data", 1),
	Port_Property("L1_bitmap_o_ap_vld", 1, hls_out, 37, "ap_ovld", "out_vld", 1),
	Port_Property("L0_bitmap_i", 512, hls_in, 38, "ap_ovld", "in_data", 1),
	Port_Property("L0_bitmap_o", 512, hls_out, 38, "ap_ovld", "out_data", 1),
	Port_Property("L0_bitmap_o_ap_vld", 1, hls_out, 38, "ap_ovld", "out_vld", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 7, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 7, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "minkowski_net_14_layer_pipeline";
