{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1589665282269 ""} { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1589665282269 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1589665282269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589665282330 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Next186_SoC EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"Next186_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589665282448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589665282492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589665282492 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] multiplication of 69 multiplication of 74 " "Can't achieve requested value multiplication of 69 for clock output system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter multiplication factor -- achieved value of multiplication of 74" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1589665282537 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] division of 14 division of 15 " "Can't achieve requested value division of 14 for clock output system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter division factor -- achieved value of division of 15" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1589665282537 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] 37 40 0 0 " "Implementing clock multiplication of 37, clock division of 40, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282537 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] 74 15 0 0 " "Implementing clock multiplication of 74, clock division of 15, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282537 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] 74 15 210 4379 " "Implementing clock multiplication of 74, clock division of 15, and phase shift of 210 degrees (4379 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282537 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] 111 265 0 0 " "Implementing clock multiplication of 111, clock division of 265, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282537 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] 111 205 0 0 " "Implementing clock multiplication of 111, clock division of 205, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282537 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1589665282537 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282539 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589665282539 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589665282539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589665282793 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589665282800 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589665283115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589665283115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589665283115 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589665283115 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 33172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589665283145 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589665283145 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589665283145 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589665283145 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589665283145 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589665283153 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589665283732 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 " "The parameters of the PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 and the PLL system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 222 " "The value of the parameter \"M\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 222" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 20 " "The value of the parameter \"M\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 20" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 34143 " "The value of the parameter \"Min Lock Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 34143" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 30760 " "The value of the parameter \"Min Lock Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 30760" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 and PLL system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 40000 " "The value of the parameter \"Max Lock Period\" for the PLL atom system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|pll1 is 40000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 66660 " "The value of the parameter \"Max Lock Period\" for the PLL atom system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 is 66660" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1589665284427 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1589665284427 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1 0 Pin_E1 " "PLL \"system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_E1\"" {  } { { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 275 0 0 } } { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1589665284504 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_60f1 " "Entity dcfifo_60f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6qf1 " "Entity dcfifo_6qf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bmg1 " "Entity dcfifo_bmg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_emf1 " "Entity dcfifo_emf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ote1 " "Entity dcfifo_ote1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_vu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_uu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589665286000 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589665286000 ""}
{ "Info" "ISTA_SDC_FOUND" "Next186_SoC.sdc " "Reading SDC File: 'Next186_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589665286068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 9 CLOCK_50 port " "Ignored filter at Next186_SoC.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589665286069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Next186_SoC.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Next186_SoC.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589665286069 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589665286069 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 37 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -multiply_by 37 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 74 -phase 210.00 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 265 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 265 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 205 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 205 -multiply_by 111 -duty_cycle 50.00 -name \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589665286080 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1589665286080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1589665286080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Next186_SoC.sdc 117 CLOCK_50 clock " "Ignored filter at Next186_SoC.sdc(117): CLOCK_50 could not be matched with a clock" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1589665286084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "set_false_path -from \[get_clocks \{CLOCK_50\}\] -to \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589665286084 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589665286084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Next186_SoC.sdc 118 Argument <to> is an empty collection " "Ignored set_false_path at Next186_SoC.sdc(118): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\] " "set_false_path -from \[get_clocks \{sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -to \[get_clocks \{CLOCK_50\}\]" {  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1589665286084 ""}  } { { "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1589665286084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589665286086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589665286360 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037 " "Clock: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 1.000 found on PLL node: sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1589665286363 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1589665286363 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589665286364 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_27 " "   1.000     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      SPI_SCK " "   1.000      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   0.300 sys_inst\|dcm_cpu_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.081 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   1.081 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   0.202 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.387 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   2.387 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.846 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   1.846 sys_inst\|dcm_system\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589665286364 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589665286364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287748 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287748 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287748 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287748 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node system:sys_inst\|dcm:dcm_system\|altpll:altpll_component\|dcm_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287748 ""}  } { { "db/dcm_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287749 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node system:sys_inst\|dcm_cpu:dcm_cpu_inst\|altpll:altpll_component\|dcm_cpu_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589665287749 ""}  } { { "db/dcm_cpu_altpll.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/db/dcm_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 7271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589665287749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589665289407 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589665289424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589665289425 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589665289451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589665289482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589665289514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589665290381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Embedded multiplier block " "Packed 26 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589665290401 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589665290401 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589665290401 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "52 " "Created 52 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1589665290401 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589665290401 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1589665291159 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1589665294311 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589665294488 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589665294515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589665296407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589665300657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589665300777 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589665342422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589665342423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589665345132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589665359724 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589665359724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589665449319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589665449319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:43 " "Fitter routing operations ending: elapsed time is 00:01:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589665449324 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 30.31 " "Total time spent on timing analysis during the Fitter is 30.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589665449861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589665449959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589665451451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589665451458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589665453355 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589665456533 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1589665457742 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "23 Cyclone IV E " "23 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL T2 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at T2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL T4 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at T4" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL G15 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL C3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL C2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL A4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL B4 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL A6 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL D6 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL A7 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL B7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL E6 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL C6 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL B6 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL B5 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL A5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL B3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL A3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL A2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL E1 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL T3 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX_EXT 3.3-V LVTTL B1 " "Pin RX_EXT uses I/O standard 3.3-V LVTTL at B1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { RX_EXT } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_EXT" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL R1 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457817 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589665457817 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL H2 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/17.1/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "next186_soc.v" "" { Text "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/next186_soc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589665457819 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1589665457819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.fit.smsg " "Generated suppressed messages file E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589665458782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5739 " "Peak virtual memory: 5739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589665462651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 16 23:44:22 2020 " "Processing ended: Sat May 16 23:44:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589665462651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:01 " "Elapsed time: 00:03:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589665462651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:01 " "Total CPU time (on all processors): 00:05:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589665462651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589665462651 ""}
