#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 18 10:28:50 2024
# Process ID: 18384
# Current directory: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13420 D:\gogo\Documents\cours\3A\projet_led_2_V1.0\projet_led_2\led_start\led_start.xpr
# Log file: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/vivado.log
# Journal file: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start\vivado.jou
# Running On: gogo_pc_port, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 16788 MB
#-----------------------------------------------------------
start_gui
open_project D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/counter_led.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'led_btn.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
led_btn_detec_impu_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.109 ; gain = 283.676
update_compile_order -fileset sources_1
update_files -from_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd -to_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/counter_led.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/counter_led.vhd' with file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd'.
update_files -from_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/fsm_animation.vhd -to_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/fsm_animation.vhd' with file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/fsm_animation.vhd'.
update_files -from_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_fsm_animation.vhd -to_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/tb_fsm_animation.vhd' with file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_fsm_animation.vhd'.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.tmp d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/new/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2'
open_bd_design {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/led_btn.bd}
Reading block design file <D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/led_btn.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:detec_impu:1.0 - detec_impu_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vdd
Adding component instance block -- xilinx.com:user:neopixel_controller:1.0 - neopixel_controller_0
Successfully read diagram <led_btn> from block design file <D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/led_btn.bd>
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: SmartConnect led_btn_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: IP led_btn_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /led_btn_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
add_files -norecurse D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_count_obj.vhd
update_compile_order -fileset sources_1
set_property top tb_compteur_obj [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
save_bd_design
Wrote  : <D:\gogo\Documents\cours\3A\projet_led_2_V1.0\projet_led_2\led_start\led_start.srcs\sources_1\bd\led_btn\led_btn.bd> 
Wrote  : <D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/ui/bd_940133a8.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compteur_obj' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_compteur_obj_vlog.prj"
"xvhdl --incr --relax -prj tb_compteur_obj_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_objets'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_count_obj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_compteur_obj'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.compteur_objets [\compteur_objets(value=20,bits_v...]
Compiling architecture bench of entity xil_defaultlib.tb_compteur_obj
Built simulation snapshot tb_compteur_obj_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_compteur_obj_behav -key {Behavioral:sim_1:Functional:tb_compteur_obj} -tclbatch {tb_compteur_obj.tcl} -protoinst "protoinst_files/bd_fc74.protoinst" -protoinst "protoinst_files/led_btn.protoinst" -view {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
open_wave_config D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg
WARNING: Simulation object /tb_FSM_manageur/RESET was not found in the design.
WARNING: Simulation object /tb_FSM_manageur/CLOCK was not found in the design.
WARNING: Simulation object /tb_FSM_manageur/addr_rel was not found in the design.
WARNING: Simulation object /tb_FSM_manageur/start was not found in the design.
WARNING: Simulation object /tb_FSM_manageur/start_neopix was not found in the design.
WARNING: Simulation object /tb_FSM_manageur/dut/current_state was not found in the design.
WARNING: Simulation object /tb_FSM_manageur/enable_count was not found in the design.
source tb_compteur_obj.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_compteur_obj_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.129 ; gain = 28.012
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_compteur_obj' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_compteur_obj_vlog.prj"
"xvhdl --incr --relax -prj tb_compteur_obj_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1779.191 ; gain = 2.824
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_compteur_obj_vlog.prj"
"xvhdl --incr --relax -prj tb_compteur_obj_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_objets'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_count_obj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_compteur_obj'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-8944] expression has 6 elements; formal 'counter_value' expects 9 [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_count_obj.vhd:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_compteur_obj_vlog.prj"
"xvhdl --incr --relax -prj tb_compteur_obj_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_count_obj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_compteur_obj'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.compteur_objets [\compteur_objets(count_max=432,c...]
Compiling architecture bench of entity xil_defaultlib.tb_compteur_obj
Built simulation snapshot tb_compteur_obj_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.832 ; gain = 4.641
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_compteur_obj_vlog.prj"
"xvhdl --incr --relax -prj tb_compteur_obj_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_objets'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_compteur_obj'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_compteur_obj_behav xil_defaultlib.tb_compteur_obj xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.compteur_objets [\compteur_objets(count_max=432,c...]
Compiling architecture bench of entity xil_defaultlib.tb_compteur_obj
Built simulation snapshot tb_compteur_obj_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.059 ; gain = 0.887
close [ open D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/animation.vhd w ]
add_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/animation.vhd
close [ open D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd w ]
add_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd
update_compile_order -fileset sources_1
set_property top animation [current_fileset]
update_compile_order -fileset sources_1
reset_run led_btn_axi_smc_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1

launch_runs led_btn_axi_smc_0_synth_1
Exporting to file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/hw_handoff/led_btn_axi_smc_0.hwh
Generated Hardware Definition File d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/synth/led_btn_axi_smc_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ba1835558361f922 to dir: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0.dcp to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.v to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.vhdl to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.v to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.vhdl to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP led_btn_axi_smc_0, cache-ID = ba1835558361f922; cache size = 52.019 MB.
[Wed Dec 18 10:45:59 2024] Launched led_btn_axi_smc_0_synth_1...
Run output will be captured here: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2039.699 ; gain = 234.137
wait_on_run led_btn_axi_smc_0_synth_1
[Wed Dec 18 10:45:59 2024] Waiting for led_btn_axi_smc_0_synth_1 to finish...
[Wed Dec 18 10:46:04 2024] Waiting for led_btn_axi_smc_0_synth_1 to finish...
[Wed Dec 18 10:46:09 2024] Waiting for led_btn_axi_smc_0_synth_1 to finish...
[Wed Dec 18 10:46:14 2024] Waiting for led_btn_axi_smc_0_synth_1 to finish...

*** Running vivado
    with args -log led_btn_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_btn_axi_smc_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source led_btn_axi_smc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ba1835558361f922 to dir: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0.dcp to D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1/led_btn_axi_smc_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.v to D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1/led_btn_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.vhdl to D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1/led_btn_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.v to D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1/led_btn_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.vhdl to D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1/led_btn_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP led_btn_axi_smc_0, cache-ID = ba1835558361f922.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 442.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 10:46:17 2024...
[Wed Dec 18 10:46:19 2024] led_btn_axi_smc_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2039.699 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: animation
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2587.273 ; gain = 398.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'animation' [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/animation.vhd:23]
INFO: [Synth 8-638] synthesizing module 'FSM_manageur' [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/fsm_animation.vhd:26]
	Parameter led_count_width bound to: 8 - type: integer 
	Parameter led_count bound to: 144 - type: integer 
	Parameter count_num bound to: 3312 - type: integer 
	Parameter count_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FSM_manageur' (0#1) [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/fsm_animation.vhd:26]
INFO: [Synth 8-638] synthesizing module 'compteur_objets' [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd:17]
	Parameter count_max bound to: 3312 - type: integer 
	Parameter count_width bound to: 12 - type: integer 
	Parameter led_incr bound to: 144 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compteur_objets' (0#1) [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'animation' (0#1) [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/animation.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.293 ; gain = 493.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2700.219 ; gain = 511.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2700.219 ; gain = 511.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2700.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn_led'. [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/constrs_1/new/led.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/constrs_1/new/led.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Dout_LED'. [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/constrs_1/new/led.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/constrs_1/new/led.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2794.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.871 ; gain = 635.664
10 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2824.871 ; gain = 785.172
set_property top tb_animation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Le processus ne peut pas accder au fichier car ce fichier est utilis par un autre processus: "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_animation' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim/sc_xtlm_led_btn_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_animation_vlog.prj"
"xvhdl --incr --relax -prj tb_animation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/fsm_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_manageur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/counter_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_objets'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'animation'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_animation'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [fsm_manageur_default]
Compiling architecture behavioral of entity xil_defaultlib.compteur_objets [\compteur_objets(count_max=3312,...]
Compiling architecture behavioral of entity xil_defaultlib.animation [animation_default]
Compiling architecture tb of entity xil_defaultlib.tb_animation
Built simulation snapshot tb_animation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_animation_behav -key {Behavioral:sim_1:Functional:tb_animation} -tclbatch {tb_animation.tcl} -protoinst "protoinst_files/bd_fc74.protoinst" -protoinst "protoinst_files/led_btn.protoinst" -view {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
open_wave_config D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg
WARNING: Simulation object /tb_compteur_obj/clk was not found in the design.
WARNING: Simulation object /tb_compteur_obj/rst was not found in the design.
WARNING: Simulation object /tb_compteur_obj/enable was not found in the design.
WARNING: Simulation object /tb_compteur_obj/counter_value was not found in the design.
source tb_animation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_animation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2911.004 ; gain = 85.066
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_animation_vlog.prj"
"xvhdl --incr --relax -prj tb_animation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.535 ; gain = 30.250
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_animation_vlog.prj"
"xvhdl --incr --relax -prj tb_animation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.641 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_animation_vlog.prj"
"xvhdl --incr --relax -prj tb_animation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_animation'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [fsm_manageur_default]
Compiling architecture behavioral of entity xil_defaultlib.compteur_objets [\compteur_objets(count_max=3312,...]
Compiling architecture behavioral of entity xil_defaultlib.animation [animation_default]
Compiling architecture tb of entity xil_defaultlib.tb_animation
Built simulation snapshot tb_animation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.738 ; gain = 1.113
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj tb_animation_vlog.prj"
"xvhdl --incr --relax -prj tb_animation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_animation'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_animation'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_animation_behav xil_defaultlib.tb_animation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FSM_manageur [\FSM_manageur(count_num=432,coun...]
Compiling architecture behavioral of entity xil_defaultlib.compteur_objets [\compteur_objets(count_max=432,c...]
Compiling architecture behavioral of entity xil_defaultlib.animation [\animation(count_num=432,count_w...]
Compiling architecture tb of entity xil_defaultlib.tb_animation
Built simulation snapshot tb_animation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_fc74.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_fc74.protoinst for the following reason(s):
There are no instances of module "bd_fc74" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_btn.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/led_btn.protoinst for the following reason(s):
There are no instances of module "led_btn" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.738 ; gain = 0.000
update_files -from_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_animation.vhd -to_files D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/tb_animation.vhd' with file 'D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/testbench/tb_animation.vhd'.
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLOCK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLOCK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLOCK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLOCK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.tmp d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::current_core d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/vhdl/fsm/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'CLOCK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2'
open_bd_design {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/led_btn.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:animation:1.0 animation_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins animation_0/CLOCK]
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property -dict [list CONFIG.A_Type.VALUE_SRC USER CONFIG.B_Type.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list \
  CONFIG.A_Type {Unsigned} \
  CONFIG.B_Type {Unsigned} \
  CONFIG.CE {false} \
  CONFIG.Latency {1} \
  CONFIG.Out_Width {16} \
] [get_bd_cells c_addsub_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins c_addsub_0/CLK]
set_property location {5.5 1486 759} [get_bd_cells c_addsub_0]
set_property location {5 1513 917} [get_bd_cells animation_0]
delete_bd_objs [get_bd_nets neopixel_controller_0_next_px_num]
connect_bd_net [get_bd_pins neopixel_controller_0/next_px_num] [get_bd_pins c_addsub_0/A]
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins c_addsub_0/S]
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addrb> is being overridden by the user with net <c_addsub_0_S>. This pin will not be connected as a part of interface connection <BRAM_PORTB>.
startgroup
set_property -dict [list \
  CONFIG.Latency {1} \
  CONFIG.Out_Width {15} \
] [get_bd_cells c_addsub_0]
endgroup
connect_bd_net [get_bd_pins animation_0/counter_output] [get_bd_pins c_addsub_0/B]
delete_bd_objs [get_bd_nets anti_rebond_0_out_register]
connect_bd_net [get_bd_pins detec_impu_0/out_register] [get_bd_pins animation_0/addr_rel]
delete_bd_objs [get_bd_nets detec_impu_0_out_register]
connect_bd_net [get_bd_pins detec_impu_0/out_register] [get_bd_pins animation_0/START]
connect_bd_net [get_bd_pins animation_0/start_neopix] [get_bd_pins neopixel_controller_0/start]
connect_bd_net [get_bd_pins animation_0/addr_rel] [get_bd_pins neopixel_controller_0/next_px_num]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: SmartConnect led_btn_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: IP led_btn_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /led_btn_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design -force
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
ERROR: [BD 41-1273] Error running propagate TCL procedure: ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
    ::xilinx.com_ip_ila_6.2::propagate Line 95
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: SmartConnect led_btn_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: IP led_btn_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /led_btn_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins c_addsub_0/S]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins animation_0/start_neopix]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: SmartConnect led_btn_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: IP led_btn_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /led_btn_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : <D:\gogo\Documents\cours\3A\projet_led_2_V1.0\projet_led_2\led_start\led_start.srcs\sources_1\bd\led_btn\led_btn.bd> 
Wrote  : <D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/ui/bd_940133a8.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/utils_1/imports/synth_1/led_btn_wrapper.dcp with file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1/led_btn_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 18 11:18:27 2024] Launched synth_1...
Run output will be captured here: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1/runme.log
[Wed Dec 18 11:18:27 2024] Launched impl_1...
Run output will be captured here: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/impl_1/runme.log
set_property top led_btn_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/utils_1/imports/synth_1/led_btn_wrapper.dcp with file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1/animation.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1

reset_run led_btn_axi_smc_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_axi_smc_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'led_btn.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/ui/bd_940133a8.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/wea'(1) to pin '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/neopixel_controller_0/pixel'(24) to pin '/blk_mem_gen_0/doutb'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/A'(15) to pin '/neopixel_controller_0/next_px_num'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/B'(15) to pin '/animation_0/counter_output'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/synth/led_btn.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/wea'(1) to pin '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/neopixel_controller_0/pixel'(24) to pin '/blk_mem_gen_0/doutb'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/A'(15) to pin '/neopixel_controller_0/next_px_num'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/B'(15) to pin '/animation_0/counter_output'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/sim/led_btn.vhd
VHDL Output written to : d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/hdl/led_btn_wrapper.vhd
Exporting to file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/hw_handoff/led_btn_axi_smc_0.hwh
Generated Hardware Definition File d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/synth/led_btn_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_ila_0_0/led_btn_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block animation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
Exporting to file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/hw_handoff/led_btn.hwh
Generated Hardware Definition File d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/synth/led_btn.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP led_btn_animation_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP led_btn_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP led_btn_c_addsub_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP led_btn_ila_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_animation_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ba1835558361f922 to dir: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0.dcp to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.v to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.vhdl to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.v to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.vhdl to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP led_btn_axi_smc_0, cache-ID = ba1835558361f922; cache size = 52.019 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_c_addsub_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_ila_0_0
[Wed Dec 18 11:21:19 2024] Launched led_btn_animation_0_0_synth_1, led_btn_ila_0_0_synth_1, led_btn_c_addsub_0_0_synth_1, synth_1...
Run output will be captured here:
led_btn_animation_0_0_synth_1: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_animation_0_0_synth_1/runme.log
led_btn_ila_0_0_synth_1: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_ila_0_0_synth_1/runme.log
led_btn_c_addsub_0_0_synth_1: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_c_addsub_0_0_synth_1/runme.log
synth_1: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1/runme.log
[Wed Dec 18 11:21:19 2024] Launched impl_1...
Run output will be captured here: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3025.906 ; gain = 5.949
open_bd_design {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/led_btn.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_NUM_OF_PROBES {10} [get_bd_cells ila_0]
endgroup
delete_bd_objs [get_bd_nets btn_led_1]
connect_bd_net [get_bd_ports btn_led] [get_bd_pins detec_impu_0/in_register]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins detec_impu_0/out_register]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins animation_0/counter_output]
connect_bd_net [get_bd_pins ila_0/probe6] [get_bd_pins neopixel_controller_0/next_px_num]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_NUM_OF_PROBES {7} [get_bd_cells ila_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: SmartConnect led_btn_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: IP led_btn_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] led_btn_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /led_btn_axi_smc_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
save_bd_design
Wrote  : <D:\gogo\Documents\cours\3A\projet_led_2_V1.0\projet_led_2\led_start\led_start.srcs\sources_1\bd\led_btn\led_btn.bd> 
Wrote  : <D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/sources_1/bd/led_btn/ui/bd_940133a8.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.srcs/utils_1/imports/synth_1/led_btn_wrapper.dcp with file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1/led_btn_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1

reset_run led_btn_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'led_btn.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/wea'(1) to pin '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/neopixel_controller_0/pixel'(24) to pin '/blk_mem_gen_0/doutb'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/A'(15) to pin '/neopixel_controller_0/next_px_num'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/B'(15) to pin '/animation_0/counter_output'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/synth/led_btn.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/wea'(1) to pin '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/neopixel_controller_0/pixel'(24) to pin '/blk_mem_gen_0/doutb'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/A'(15) to pin '/neopixel_controller_0/next_px_num'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/c_addsub_0/B'(15) to pin '/animation_0/counter_output'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/sim/led_btn.vhd
VHDL Output written to : d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/hdl/led_btn_wrapper.vhd
Exporting to file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/hw_handoff/led_btn_axi_smc_0.hwh
Generated Hardware Definition File d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/bd_0/synth/led_btn_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_ila_0_0/led_btn_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/hw_handoff/led_btn.hwh
Generated Hardware Definition File d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/synth/led_btn.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP led_btn_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP led_btn_ila_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ba1835558361f922 to dir: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0.dcp to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.v to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_sim_netlist.vhdl to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.v to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.cache/ip/2022.2/b/a/ba1835558361f922/led_btn_axi_smc_0_stub.vhdl to d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_axi_smc_0/led_btn_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP led_btn_axi_smc_0, cache-ID = ba1835558361f922; cache size = 62.149 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_ila_0_0
[Wed Dec 18 11:39:14 2024] Launched led_btn_ila_0_0_synth_1, synth_1...
Run output will be captured here:
led_btn_ila_0_0_synth_1: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/led_btn_ila_0_0_synth_1/runme.log
synth_1: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/synth_1/runme.log
[Wed Dec 18 11:39:14 2024] Launched impl_1...
Run output will be captured here: D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3151.359 ; gain = 40.578
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3151.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5292.430 ; gain = 2141.070
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/impl_1/led_btn_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/impl_1/led_btn_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.runs/impl_1/led_btn_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"led_btn_i/ila_0"}]]
WARNING: Simulation object led_btn_i/anti_rebond_0_out_register was not found in the design.
WARNING: Simulation object led_btn_i/btn_led_1 was not found in the design.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes led_btn_i/detec_impu_0_out_register -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"led_btn_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"led_btn_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-18 11:48:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"led_btn_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"led_btn_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Dec-18 11:48:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"led_btn_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Dec-18 11:48:59
save_wave_config {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/neopixel_controller_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {D:/gogo/Documents/cours/3A/projet_led_2_V1.0/projet_led_2/led_start/led_start.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 11:49:32 2024...
