Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Nov 18 22:48:00 2020
| Host         : CASAV running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file fpga2_bus_skew_routed.rpt -pb fpga2_bus_skew_routed.pb -rpx fpga2_bus_skew_routed.rpx
| Design       : fpga2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   15        [get_cells {{core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       1.200      6.800
2   17        [get_cells -quiet {{core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       1.110      6.890
3   24        [get_cells {{core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       1.185      6.815
4   26        [get_cells -quiet {{core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.949      7.051


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_mmcm_out          phy_rx_clk            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                                                                                                            Slow         1.200      6.800


Slack (MET) :             6.800ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Endpoint Destination:   core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk)
  Reference Source:       core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Reference Destination:  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    5.299ns
  Reference Relative Delay:   3.762ns
  Relative CRPR:              0.508ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.200ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        2.006     6.707    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
                  SLICE_X4Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.456     7.163 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                                       net (fo=2, routed)           1.044     8.207    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[3]
    Routing       SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     1.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486     2.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.750     3.000    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                                       clock pessimism              0.000     3.000    
                  SLICE_X4Y78          FDRE (Setup_fdre_C_D)       -0.093     2.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  ---------------------------------------------------------------------------------
                                       data arrival                           8.207    
                                       clock arrival                          2.907    
  ---------------------------------------------------------------------------------
                                       relative delay                         5.299    

Reference path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162     2.567    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723     4.373    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.882     6.346    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
                  SLICE_X5Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.367     6.713 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                                       net (fo=2, routed)           0.387     7.099    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[10]
    Routing       SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.789     3.169    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X4Y78          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                                       clock pessimism              0.000     3.169    
                  SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.169     3.338    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  ---------------------------------------------------------------------------------
                                       data arrival                           7.099    
                                       clock arrival                          3.338    
  ---------------------------------------------------------------------------------
                                       relative delay                         3.762    



Id: 2
set_bus_skew -from [get_cells -quiet {{core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
phy_rx_clk            clk_mmcm_out          core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
                                                                                                            Slow         1.110      6.890


Slack (MET) :             6.890ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk)
  Endpoint Destination:   core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Reference Source:       core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk)
  Reference Destination:  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -1.699ns
  Reference Relative Delay:  -3.125ns
  Relative CRPR:              0.486ns
  Uncertainty:                0.170ns
  Actual Bus Skew:            1.110ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.500     1.869    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.380 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.792     3.172    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X3Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     3.628 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           0.963     4.590    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[0]
    Routing       SLICE_X2Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162     2.567    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723     4.373    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.884     6.348    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
                  SLICE_X2Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                                       clock pessimism              0.000     6.348    
                  SLICE_X2Y77          FDRE (Setup_fdre_C_D)       -0.058     6.290    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       data arrival                           4.590    
                                       clock arrival                          6.290    
  ---------------------------------------------------------------------------------
                                       relative delay                        -1.699    

Reference path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock phy_rx_clk rise edge)
                                                                    0.000     0.000 r  
                  V13                                               0.000     0.000 r  phy_rx_clk (IN)
                                       net (fo=0)                   0.000     0.000    phy_rx_clk
                  V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  phy_rx_clk_IBUF_inst/O
                                       net (fo=2, routed)           0.459     1.765    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
                  BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486     2.250 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                                       net (fo=208, routed)         0.751     3.001    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
                  SLICE_X1Y81          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.367     3.368 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[11]/Q
                                       net (fo=1, routed)           0.407     3.776    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg_n_0_[11]
    Routing       SLICE_X0Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        2.008     6.709    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
                  SLICE_X0Y77          FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]/C
                                       clock pessimism              0.000     6.709    
                  SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.192     6.901    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[11]
  ---------------------------------------------------------------------------------
                                       data arrival                           3.776    
                                       clock arrival                          6.901    
  ---------------------------------------------------------------------------------
                                       relative delay                        -3.125    



Id: 3
set_bus_skew -from [get_cells {{core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[*]} {core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_mmcm_out          clk_mmcm_out          core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                                                                            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                                                                                                            Slow         1.185      6.815


Slack (MET) :             6.815ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Endpoint Destination:   core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Reference Source:       core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Reference Destination:  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.642ns
  Reference Relative Delay:   0.500ns
  Relative CRPR:              0.028ns
  Uncertainty:                0.071ns
  Actual Bus Skew:            1.185ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        2.021     6.722    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X3Y62          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.419     7.141 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                                       net (fo=2, routed)           0.933     8.074    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    Routing       SLICE_X3Y59          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162     2.567    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723     4.373    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.896     6.360    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X3Y59          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                                       clock pessimism              0.339     6.699    
                  SLICE_X3Y59          FDRE (Setup_fdre_C_D)       -0.267     6.432    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  ---------------------------------------------------------------------------------
                                       data arrival                           8.074    
                                       clock arrival                          6.432    
  ---------------------------------------------------------------------------------
                                       relative delay                         1.642    

Reference path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162     2.567    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723     4.373    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.894     6.358    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X3Y62          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.367     6.725 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                                       net (fo=2, routed)           0.390     7.115    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[10]
    Routing       SLICE_X2Y59          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        2.023     6.724    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X2Y59          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                                       clock pessimism             -0.339     6.385    
                  SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.230     6.615    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]
  ---------------------------------------------------------------------------------
                                       data arrival                           7.115    
                                       clock arrival                          6.615    
  ---------------------------------------------------------------------------------
                                       relative delay                         0.500    



Id: 4
set_bus_skew -from [get_cells -quiet {{core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[*]} {core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_reg_reg[*]} {core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[*]}}] -to [get_cells {core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 13

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_mmcm_out          clk_mmcm_out          core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]/D
                                                                                                            Slow         0.949      7.051


Slack (MET) :             7.051ns  (requirement - actual skew)
  Endpoint Source:        core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Endpoint Destination:   core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Reference Source:       core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Reference Destination:  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.412ns
  Reference Relative Delay:   0.534ns
  Relative CRPR:              0.000ns
  Uncertainty:                0.071ns
  Actual Bus Skew:            0.949ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        2.018     6.719    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X6Y64          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     7.237 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[0]/Q
                                       net (fo=1, routed)           0.802     8.039    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[0]
    Routing       SLICE_X4Y63          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162     2.567    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723     4.373    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.891     6.355    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X4Y63          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                                       clock pessimism              0.339     6.694    
                  SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.067     6.627    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       data arrival                           8.039    
                                       clock arrival                          6.627    
  ---------------------------------------------------------------------------------
                                       relative delay                         1.412    

Reference path:
    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.162     2.567    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.083     2.650 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.723     4.373    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        1.892     6.356    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X6Y62          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.418     6.774 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg_reg[12]/Q
                                       net (fo=1, routed)           0.400     7.174    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_gray_reg[12]
    Routing       SLICE_X2Y62          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_mmcm_out rise edge)
                                                                    0.000     0.000 r  
                  R4                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_ibufg_inst/O
                                       net (fo=1, routed)           1.233     2.708    clk_ibufg
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                    0.088     2.796 r  clk_mmcm_inst/CLKOUT0
                                       net (fo=1, routed)           1.808     4.605    clk_mmcm_out
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  clk_bufg_inst/O
                                       net (fo=2462, routed)        2.021     6.722    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
                  SLICE_X2Y62          FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]/C
                                       clock pessimism             -0.325     6.397    
                  SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.243     6.640    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[12]
  ---------------------------------------------------------------------------------
                                       data arrival                           7.174    
                                       clock arrival                          6.640    
  ---------------------------------------------------------------------------------
                                       relative delay                         0.534    



