`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  8 2021 16:54:52 KST (Jan  8 2021 07:54:52 UTC)

module bias_add_MuxAdd2i1u2u2u1_4_0(in3, in2, ctrl1, out1);
  input [1:0] in3, in2;
  input ctrl1;
  output [1:0] out1;
  wire [1:0] in3, in2;
  wire ctrl1;
  wire [1:0] out1;
  wire n_0, n_1;
  MXI2XL g31(.A (n_0), .B (in2[0]), .S0 (ctrl1), .Y (out1[0]));
  MX2XL g32(.A (in3[1]), .B (n_1), .S0 (ctrl1), .Y (out1[1]));
  INVXL g33(.A (in3[0]), .Y (n_0));
  XOR2XL inc_add_26_2_g11(.A (in2[1]), .B (in2[0]), .Y (n_1));
endmodule


