Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 29 16:58:06 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ISA_decode_timing_summary_routed.rpt -pb ISA_decode_timing_summary_routed.pb -rpx ISA_decode_timing_summary_routed.rpx -warn_on_violation
| Design       : ISA_decode
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ssd_wrap/test/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.663    -8806.862                    294                  783        0.081        0.000                      0                  783        4.500        0.000                       0                   433  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -31.663    -8806.862                    294                  783        0.081        0.000                      0                  783        4.500        0.000                       0                   433  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          294  Failing Endpoints,  Worst Slack      -31.663ns,  Total Violation    -8806.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.663ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/rs_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.597ns  (logic 24.119ns (57.982%)  route 17.478ns (42.018%))
  Logic Levels:           101  (CARRY4=77 LUT3=14 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.192 r  registerfile/out_reg_reg[3][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.192    registerfile/out_reg_reg[3][6]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.507 f  registerfile/out_reg_reg[13][10]_i_8/O[3]
                         net (fo=20, routed)          0.517    42.024    registerfile/out_reg_reg[13][10]_i_8_n_4
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.307    42.331 f  registerfile/out_reg[13][14]_i_40/O
                         net (fo=1, routed)           0.402    42.733    registerfile/out_reg[13][14]_i_40_n_0
    SLICE_X43Y98         LUT3 (Prop_lut3_I2_O)        0.124    42.857 r  registerfile/out_reg[13][14]_i_23/O
                         net (fo=2, routed)           1.031    43.889    registerfile/out_reg[13][14]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.124    44.013 f  registerfile/out_reg[10][12]_i_8/O
                         net (fo=1, routed)           0.000    44.013    registerfile/out_reg[10][12]_i_8_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    44.225 f  registerfile/out_reg_reg[10][12]_i_5/O
                         net (fo=25, routed)          0.836    45.060    registerfile/out_reg_reg[10][12]_i_5_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I4_O)        0.299    45.359 r  registerfile/rs_data[12]_i_27/O
                         net (fo=1, routed)           0.000    45.359    registerfile/rs_data[12]_i_27_n_0
    SLICE_X46Y98         MUXF7 (Prop_muxf7_I0_O)      0.241    45.600 r  registerfile/rs_data_reg[12]_i_10/O
                         net (fo=1, routed)           0.000    45.600    registerfile/rs_data_reg[12]_i_10_n_0
    SLICE_X46Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    45.698 r  registerfile/rs_data_reg[12]_i_4/O
                         net (fo=1, routed)           0.591    46.289    registerfile/rs_data_reg[12]_i_4_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.319    46.608 r  registerfile/rs_data[12]_i_2/O
                         net (fo=1, routed)           0.000    46.608    registerfile/rs_data[12]_i_2_n_0
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    46.820 r  registerfile/rs_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    46.820    registerfile/rs_data_reg[12]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  registerfile/rs_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.519    14.942    registerfile/clk_IBUF_BUFG
    SLICE_X39Y98         FDRE                                         r  registerfile/rs_data_reg[12]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.064    15.157    registerfile/rs_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -46.820    
  -------------------------------------------------------------------
                         slack                                -31.663    

Slack (VIOLATED) :        -31.366ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/out_reg_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.245ns  (logic 23.087ns (55.975%)  route 18.158ns (44.025%))
  Logic Levels:           99  (CARRY4=79 LUT3=13 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.192 r  registerfile/out_reg_reg[3][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.192    registerfile/out_reg_reg[3][6]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.309 r  registerfile/out_reg_reg[13][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.309    registerfile/out_reg_reg[13][10]_i_8_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.426 r  registerfile/out_reg_reg[13][14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.427    registerfile/out_reg_reg[13][14]_i_12_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.584 r  registerfile/out_reg_reg[13][14]_i_11/CO[1]
                         net (fo=49, routed)          1.097    42.681    registerfile/out_reg_reg[13][14]_i_11_n_2
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.332    43.013 f  registerfile/out_reg[9][1]_i_6/O
                         net (fo=25, routed)          1.226    44.239    registerfile/out_reg[9][1]_i_6_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    44.363 f  registerfile/out_reg[15][1]_i_7/O
                         net (fo=1, routed)           0.493    44.856    registerfile/out_reg[15][1]_i_7_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124    44.980 f  registerfile/out_reg[15][1]_i_4/O
                         net (fo=1, routed)           0.452    45.432    registerfile/out_reg[15][1]_i_4_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    45.556 r  registerfile/out_reg[15][1]_i_2/O
                         net (fo=1, routed)           0.788    46.344    registerfile/out_reg[15][1]_i_2_n_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.124    46.468 r  registerfile/out_reg[15][1]_i_1/O
                         net (fo=1, routed)           0.000    46.468    registerfile/out_reg[15][1]_i_1_n_0
    SLICE_X51Y78         FDRE                                         r  registerfile/out_reg_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.499    14.922    registerfile/clk_IBUF_BUFG
    SLICE_X51Y78         FDRE                                         r  registerfile/out_reg_reg[15][1]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X51Y78         FDRE (Setup_fdre_C_D)        0.029    15.102    registerfile/out_reg_reg[15][1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -46.468    
  -------------------------------------------------------------------
                         slack                                -31.366    

Slack (VIOLATED) :        -31.337ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/out_reg_reg[13][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.233ns  (logic 23.497ns (56.986%)  route 17.736ns (43.014%))
  Logic Levels:           99  (CARRY4=77 LUT3=14 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.192 r  registerfile/out_reg_reg[3][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.192    registerfile/out_reg_reg[3][6]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.507 f  registerfile/out_reg_reg[13][10]_i_8/O[3]
                         net (fo=20, routed)          0.517    42.024    registerfile/out_reg_reg[13][10]_i_8_n_4
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.307    42.331 f  registerfile/out_reg[13][14]_i_40/O
                         net (fo=1, routed)           0.402    42.733    registerfile/out_reg[13][14]_i_40_n_0
    SLICE_X43Y98         LUT3 (Prop_lut3_I2_O)        0.124    42.857 r  registerfile/out_reg[13][14]_i_23/O
                         net (fo=2, routed)           1.031    43.889    registerfile/out_reg[13][14]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.124    44.013 f  registerfile/out_reg[10][12]_i_8/O
                         net (fo=1, routed)           0.000    44.013    registerfile/out_reg[10][12]_i_8_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    44.225 f  registerfile/out_reg_reg[10][12]_i_5/O
                         net (fo=25, routed)          0.840    45.065    registerfile/out_reg_reg[10][12]_i_5_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I4_O)        0.299    45.364 r  registerfile/out_reg[13][12]_i_5/O
                         net (fo=1, routed)           0.439    45.803    registerfile/out_reg[13][12]_i_5_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I1_O)        0.124    45.927 f  registerfile/out_reg[13][12]_i_3/O
                         net (fo=1, routed)           0.405    46.331    registerfile/out_reg[13][12]_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I4_O)        0.124    46.455 r  registerfile/out_reg[13][12]_i_1/O
                         net (fo=1, routed)           0.000    46.455    registerfile/out_reg[13][12]_i_1_n_0
    SLICE_X45Y94         FDRE                                         r  registerfile/out_reg_reg[13][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.515    14.938    registerfile/clk_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  registerfile/out_reg_reg[13][12]/C
                         clock pessimism              0.187    15.125    
                         clock uncertainty           -0.035    15.089    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)        0.029    15.118    registerfile/out_reg_reg[13][12]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -46.455    
  -------------------------------------------------------------------
                         slack                                -31.337    

Slack (VIOLATED) :        -31.319ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/rs_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.302ns  (logic 23.743ns (57.487%)  route 17.559ns (42.513%))
  Logic Levels:           100  (CARRY4=76 LUT3=13 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.390 f  registerfile/out_reg_reg[3][6]_i_14/O[3]
                         net (fo=5, routed)           0.488    41.878    registerfile/out_reg_reg[3][6]_i_14_n_4
    SLICE_X43Y97         LUT6 (Prop_lut6_I4_O)        0.307    42.185 f  registerfile/out_reg[13][10]_i_16/O
                         net (fo=3, routed)           0.730    42.915    registerfile/out_reg[13][10]_i_16_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerfile/out_reg[13][14]_i_24/O
                         net (fo=2, routed)           0.585    43.623    registerfile/out_reg[13][14]_i_24_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I2_O)        0.124    43.747 r  registerfile/out_reg[13][14]_i_13/O
                         net (fo=19, routed)          0.496    44.244    registerfile/out_reg[13][14]_i_13_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I3_O)        0.124    44.368 f  registerfile/out_reg[13][14]_i_7/O
                         net (fo=25, routed)          0.580    44.948    registerfile/out_reg[13][14]_i_7_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.124    45.072 r  registerfile/rs_data[14]_i_24/O
                         net (fo=1, routed)           0.000    45.072    registerfile/rs_data[14]_i_24_n_0
    SLICE_X40Y96         MUXF7 (Prop_muxf7_I1_O)      0.245    45.317 r  registerfile/rs_data_reg[14]_i_10/O
                         net (fo=1, routed)           0.000    45.317    registerfile/rs_data_reg[14]_i_10_n_0
    SLICE_X40Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    45.421 r  registerfile/rs_data_reg[14]_i_4/O
                         net (fo=1, routed)           0.578    45.999    registerfile/rs_data_reg[14]_i_4_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I0_O)        0.316    46.315 r  registerfile/rs_data[14]_i_2/O
                         net (fo=1, routed)           0.000    46.315    registerfile/rs_data[14]_i_2_n_0
    SLICE_X38Y96         MUXF7 (Prop_muxf7_I0_O)      0.209    46.524 r  registerfile/rs_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    46.524    registerfile/rs_data_reg[14]_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  registerfile/rs_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.518    14.941    registerfile/clk_IBUF_BUFG
    SLICE_X38Y96         FDRE                                         r  registerfile/rs_data_reg[14]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.113    15.205    registerfile/rs_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -46.524    
  -------------------------------------------------------------------
                         slack                                -31.319    

Slack (VIOLATED) :        -31.287ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/rs_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.147ns  (logic 22.889ns (55.627%)  route 18.258ns (44.373%))
  Logic Levels:           96  (CARRY4=74 LUT3=13 LUT6=9)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.635     5.238    registerfile/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  registerfile/out_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 f  registerfile/out_reg_reg[1][12]/Q
                         net (fo=12, routed)          1.386     7.080    registerfile/out_reg_reg[1]_1[12]
    SLICE_X48Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.204 r  registerfile/out_reg_reg[15]0_i_115/O
                         net (fo=3, routed)           0.754     7.958    registerfile/out_reg_reg[15]0_i_115_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I4_O)        0.124     8.082 r  registerfile/out_reg_reg[15]0_i_36/O
                         net (fo=38, routed)          0.747     8.828    registerfile/out_reg_reg[15]0_i_36_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.354 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.354    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.625 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.520    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.893 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.893    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.443    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.557    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.671    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.785    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.700    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.029 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.029    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.562 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.562    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.679    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.796    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.913    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.070 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.742    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.074 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.074    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.624 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.624    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.738 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.738    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.852 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.852    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.966 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.966    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.123 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.845    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.174 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.174    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.707 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.707    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.824 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.824    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.941 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.941    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.058 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.058    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.215 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.894    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.226 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.226    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.776 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.776    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.890 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.890    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.004 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    20.004    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.118 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.118    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.275 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.038    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.367 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.367    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.917 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.917    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.031 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.031    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.145 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.145    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.259 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.259    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.416 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.039    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.839 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.839    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.956 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.956    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.073 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.073    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.190 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.190    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.347 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.212    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.544 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.544    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.094 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.094    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.208 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.208    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.322 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.322    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.436 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.436    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.593 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.404    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.733 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.733    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.283 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.283    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.397    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.511 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.511    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.625 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.625    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.782 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.591    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.920 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.920    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.470 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.470    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.584 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.584    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.698 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.698    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.812 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.812    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.969 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.812    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.141 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.141    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.674 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.674    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.791 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.791    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.908 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.908    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.025 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.025    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.182 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.874    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.662 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.662    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.776 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.776    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.890 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.890    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.004 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.004    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.161 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.976    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.305 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.305    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.855 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.855    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.969 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.969    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.083 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.083    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.197 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.197    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.354 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.119    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.448 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.448    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.998 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.998    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.112 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.112    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.227    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.341 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.341    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.498 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.224    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.553 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.553    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.086 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.086    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.401 f  registerfile/out_reg_reg[3][6]_i_14/O[3]
                         net (fo=5, routed)           0.488    41.889    registerfile/out_reg_reg[3][6]_i_14_n_4
    SLICE_X43Y97         LUT6 (Prop_lut6_I4_O)        0.307    42.196 f  registerfile/out_reg[13][10]_i_16/O
                         net (fo=3, routed)           0.730    42.926    registerfile/out_reg[13][10]_i_16_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I0_O)        0.124    43.050 r  registerfile/out_reg[13][14]_i_24/O
                         net (fo=2, routed)           0.585    43.635    registerfile/out_reg[13][14]_i_24_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I2_O)        0.124    43.759 r  registerfile/out_reg[13][14]_i_13/O
                         net (fo=19, routed)          0.833    44.591    registerfile/out_reg[13][14]_i_13_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I4_O)        0.124    44.715 r  registerfile/rs_data[13]_i_29/O
                         net (fo=1, routed)           0.564    45.279    registerfile/rs_data[13]_i_29_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I1_O)        0.124    45.403 r  registerfile/rs_data[13]_i_11/O
                         net (fo=1, routed)           0.583    45.986    registerfile/rs_data[13]_i_11_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    46.110 r  registerfile/rs_data[13]_i_3/O
                         net (fo=1, routed)           0.151    46.261    registerfile/rs_data[13]_i_3_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124    46.385 r  registerfile/rs_data[13]_i_1/O
                         net (fo=1, routed)           0.000    46.385    registerfile/rs_data[13]_i_1_n_0
    SLICE_X43Y101        FDRE                                         r  registerfile/rs_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.500    14.922    registerfile/clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  registerfile/rs_data_reg[13]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y101        FDRE (Setup_fdre_C_D)        0.031    15.098    registerfile/rs_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -46.385    
  -------------------------------------------------------------------
                         slack                                -31.287    

Slack (VIOLATED) :        -31.285ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/out_reg_reg[15][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.167ns  (logic 23.469ns (57.010%)  route 17.698ns (42.990%))
  Logic Levels:           100  (CARRY4=79 LUT3=13 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.192 r  registerfile/out_reg_reg[3][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.192    registerfile/out_reg_reg[3][6]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.309 r  registerfile/out_reg_reg[13][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.309    registerfile/out_reg_reg[13][10]_i_8_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.426 r  registerfile/out_reg_reg[13][14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.427    registerfile/out_reg_reg[13][14]_i_12_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.584 r  registerfile/out_reg_reg[13][14]_i_11/CO[1]
                         net (fo=49, routed)          1.163    42.747    registerfile/out_reg_reg[13][14]_i_11_n_2
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.332    43.079 r  registerfile/rd_data[3]_i_4/O
                         net (fo=22, routed)          0.994    44.073    registerfile/rd_data[3]_i_4_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.124    44.197 f  registerfile/out_reg[15][3]_i_8/O
                         net (fo=1, routed)           0.517    44.714    registerfile/out_reg[15][3]_i_8_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124    44.838 f  registerfile/out_reg[15][3]_i_6/O
                         net (fo=1, routed)           0.000    44.838    registerfile/out_reg[15][3]_i_6_n_0
    SLICE_X38Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    45.047 f  registerfile/out_reg_reg[15][3]_i_3/O
                         net (fo=1, routed)           0.630    45.677    registerfile/out_reg_reg[15][3]_i_3_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.297    45.974 f  registerfile/out_reg[15][3]_i_2/O
                         net (fo=1, routed)           0.291    46.265    registerfile/out_reg[15][3]_i_2_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.124    46.389 r  registerfile/out_reg[15][3]_i_1/O
                         net (fo=1, routed)           0.000    46.389    registerfile/out_reg[15][3]_i_1_n_0
    SLICE_X49Y77         FDRE                                         r  registerfile/out_reg_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.499    14.922    registerfile/clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  registerfile/out_reg_reg[15][3]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X49Y77         FDRE (Setup_fdre_C_D)        0.031    15.104    registerfile/out_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -46.389    
  -------------------------------------------------------------------
                         slack                                -31.285    

Slack (VIOLATED) :        -31.265ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/out_reg_reg[11][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.156ns  (logic 23.497ns (57.092%)  route 17.659ns (42.908%))
  Logic Levels:           99  (CARRY4=77 LUT3=14 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.192 r  registerfile/out_reg_reg[3][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.192    registerfile/out_reg_reg[3][6]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.507 f  registerfile/out_reg_reg[13][10]_i_8/O[3]
                         net (fo=20, routed)          0.517    42.024    registerfile/out_reg_reg[13][10]_i_8_n_4
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.307    42.331 f  registerfile/out_reg[13][14]_i_40/O
                         net (fo=1, routed)           0.402    42.733    registerfile/out_reg[13][14]_i_40_n_0
    SLICE_X43Y98         LUT3 (Prop_lut3_I2_O)        0.124    42.857 r  registerfile/out_reg[13][14]_i_23/O
                         net (fo=2, routed)           1.031    43.889    registerfile/out_reg[13][14]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.124    44.013 f  registerfile/out_reg[10][12]_i_8/O
                         net (fo=1, routed)           0.000    44.013    registerfile/out_reg[10][12]_i_8_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    44.225 f  registerfile/out_reg_reg[10][12]_i_5/O
                         net (fo=25, routed)          0.970    45.195    registerfile/out_reg_reg[10][12]_i_5_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.299    45.494 r  registerfile/out_reg[11][12]_i_5/O
                         net (fo=1, routed)           0.483    45.977    registerfile/out_reg[11][12]_i_5_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.101 f  registerfile/out_reg[11][12]_i_2/O
                         net (fo=1, routed)           0.154    46.255    registerfile/out_reg[11][12]_i_2_n_0
    SLICE_X47Y90         LUT6 (Prop_lut6_I2_O)        0.124    46.379 r  registerfile/out_reg[11][12]_i_1/O
                         net (fo=1, routed)           0.000    46.379    registerfile/out_reg[11][12]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  registerfile/out_reg_reg[11][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.511    14.934    registerfile/clk_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  registerfile/out_reg_reg[11][12]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)        0.029    15.114    registerfile/out_reg_reg[11][12]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -46.379    
  -------------------------------------------------------------------
                         slack                                -31.265    

Slack (VIOLATED) :        -31.257ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/rs_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.192ns  (logic 23.599ns (57.291%)  route 17.593ns (42.709%))
  Logic Levels:           99  (CARRY4=76 LUT2=1 LUT3=13 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.398 r  registerfile/out_reg_reg[3][6]_i_14/O[1]
                         net (fo=7, routed)           0.514    41.912    registerfile/out_reg_reg[3][6]_i_14_n_6
    SLICE_X41Y96         LUT2 (Prop_lut2_I0_O)        0.306    42.218 f  registerfile/out_reg[13][10]_i_15/O
                         net (fo=2, routed)           0.590    42.808    registerfile/out_reg[13][10]_i_15_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124    42.932 r  registerfile/out_reg[3][6]_i_12/O
                         net (fo=1, routed)           0.433    43.366    registerfile/out_reg[3][6]_i_12_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124    43.490 r  registerfile/out_reg[3][6]_i_9/O
                         net (fo=24, routed)          0.842    44.331    registerfile/out_reg[3][6]_i_9_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I5_O)        0.124    44.455 r  registerfile/rs_data[6]_i_40/O
                         net (fo=1, routed)           0.641    45.097    registerfile/rs_data[6]_i_40_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.124    45.221 r  registerfile/rs_data[6]_i_13/O
                         net (fo=1, routed)           0.000    45.221    registerfile/rs_data[6]_i_13_n_0
    SLICE_X34Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    45.435 r  registerfile/rs_data_reg[6]_i_5/O
                         net (fo=1, routed)           0.471    45.905    registerfile/rs_data_reg[6]_i_5_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I3_O)        0.297    46.202 r  registerfile/rs_data[6]_i_2/O
                         net (fo=1, routed)           0.000    46.202    registerfile/rs_data[6]_i_2_n_0
    SLICE_X33Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    46.414 r  registerfile/rs_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    46.414    registerfile/rs_data_reg[6]_i_1_n_0
    SLICE_X33Y92         FDRE                                         r  registerfile/rs_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.519    14.942    registerfile/clk_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  registerfile/rs_data_reg[6]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)        0.064    15.157    registerfile/rs_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -46.414    
  -------------------------------------------------------------------
                         slack                                -31.257    

Slack (VIOLATED) :        -31.255ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/out_reg_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.186ns  (logic 23.087ns (56.056%)  route 18.099ns (43.944%))
  Logic Levels:           99  (CARRY4=79 LUT3=14 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.192 r  registerfile/out_reg_reg[3][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.192    registerfile/out_reg_reg[3][6]_i_14_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.309 r  registerfile/out_reg_reg[13][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.309    registerfile/out_reg_reg[13][10]_i_8_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.426 r  registerfile/out_reg_reg[13][14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.427    registerfile/out_reg_reg[13][14]_i_12_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.584 r  registerfile/out_reg_reg[13][14]_i_11/CO[1]
                         net (fo=49, routed)          0.938    42.522    registerfile/out_reg_reg[13][14]_i_11_n_2
    SLICE_X53Y98         LUT3 (Prop_lut3_I1_O)        0.332    42.854 f  registerfile/out_reg[2][0]_i_9/O
                         net (fo=21, routed)          0.782    43.636    registerfile/out_reg[2][0]_i_9_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124    43.760 r  registerfile/out_reg[14][0]_i_10/O
                         net (fo=1, routed)           1.005    44.765    registerfile/out_reg[14][0]_i_10_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.124    44.889 f  registerfile/out_reg[14][0]_i_8/O
                         net (fo=1, routed)           0.504    45.393    registerfile/out_reg[14][0]_i_8_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124    45.517 r  registerfile/out_reg[14][0]_i_4/O
                         net (fo=1, routed)           0.767    46.285    registerfile/out_reg[14][0]_i_4_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I4_O)        0.124    46.409 r  registerfile/out_reg[14][0]_i_1/O
                         net (fo=1, routed)           0.000    46.409    registerfile/out_reg[14][0]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  registerfile/out_reg_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.500    14.923    registerfile/clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  registerfile/out_reg_reg[14][0]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X50Y79         FDRE (Setup_fdre_C_D)        0.079    15.153    registerfile/out_reg_reg[14][0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -46.409    
  -------------------------------------------------------------------
                         slack                                -31.255    

Slack (VIOLATED) :        -31.240ns  (required time - arrival time)
  Source:                 registerfile/out_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerfile/out_reg_reg[15][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.126ns  (logic 23.774ns (57.808%)  route 17.352ns (42.192%))
  Logic Levels:           99  (CARRY4=76 LUT3=13 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.620     5.223    registerfile/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  registerfile/out_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  registerfile/out_reg_reg[11][4]/Q
                         net (fo=14, routed)          1.279     6.958    registerfile/out_reg_reg_n_0_[11][4]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.082 f  registerfile/out_reg_reg[15]0_i_58/O
                         net (fo=5, routed)           0.809     7.891    registerfile/out_reg_reg[15]0_i_58_n_0
    SLICE_X49Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.015 r  registerfile/out_reg[13][14]_i_351/O
                         net (fo=1, routed)           0.574     8.589    registerfile/out_reg[13][14]_i_351_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.115 r  registerfile/out_reg_reg[13][14]_i_321/CO[3]
                         net (fo=1, routed)           0.000     9.115    registerfile/out_reg_reg[13][14]_i_321_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.229 r  registerfile/out_reg_reg[13][14]_i_316/CO[3]
                         net (fo=1, routed)           0.000     9.229    registerfile/out_reg_reg[13][14]_i_316_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.343 r  registerfile/out_reg_reg[13][14]_i_313/CO[3]
                         net (fo=1, routed)           0.000     9.343    registerfile/out_reg_reg[13][14]_i_313_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.614 r  registerfile/out_reg_reg[13][14]_i_312/CO[0]
                         net (fo=20, routed)          0.895    10.509    registerfile/out_reg_reg[13][14]_i_313_0[0]
    SLICE_X47Y81         LUT3 (Prop_lut3_I0_O)        0.373    10.882 r  registerfile/out_reg[13][14]_i_335/O
                         net (fo=1, routed)           0.000    10.882    registerfile/out_reg[13][14]_i_335_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.432 r  registerfile/out_reg_reg[13][14]_i_303/CO[3]
                         net (fo=1, routed)           0.000    11.432    registerfile/out_reg_reg[13][14]_i_303_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  registerfile/out_reg_reg[13][14]_i_298/CO[3]
                         net (fo=1, routed)           0.000    11.546    registerfile/out_reg_reg[13][14]_i_298_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  registerfile/out_reg_reg[13][14]_i_293/CO[3]
                         net (fo=1, routed)           0.000    11.660    registerfile/out_reg_reg[13][14]_i_293_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  registerfile/out_reg_reg[13][14]_i_290/CO[3]
                         net (fo=1, routed)           0.000    11.774    registerfile/out_reg_reg[13][14]_i_290_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.931 r  registerfile/out_reg_reg[13][14]_i_289/CO[1]
                         net (fo=19, routed)          0.758    12.689    registerfile/out_reg[13][14]_i_315_0[0]
    SLICE_X46Y78         LUT3 (Prop_lut3_I0_O)        0.329    13.018 r  registerfile/out_reg[13][14]_i_311/O
                         net (fo=1, routed)           0.000    13.018    registerfile/out_reg[13][14]_i_311_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.551 r  registerfile/out_reg_reg[13][14]_i_280/CO[3]
                         net (fo=1, routed)           0.000    13.551    registerfile/out_reg_reg[13][14]_i_280_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  registerfile/out_reg_reg[13][14]_i_275/CO[3]
                         net (fo=1, routed)           0.000    13.668    registerfile/out_reg_reg[13][14]_i_275_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  registerfile/out_reg_reg[13][14]_i_270/CO[3]
                         net (fo=1, routed)           0.000    13.785    registerfile/out_reg_reg[13][14]_i_270_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  registerfile/out_reg_reg[13][14]_i_267/CO[3]
                         net (fo=1, routed)           0.000    13.902    registerfile/out_reg_reg[13][14]_i_267_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.059 r  registerfile/out_reg_reg[13][14]_i_266/CO[1]
                         net (fo=20, routed)          0.672    14.731    registerfile/out_reg[13][14]_i_292_0[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I0_O)        0.332    15.063 r  registerfile/out_reg[13][14]_i_288/O
                         net (fo=1, routed)           0.000    15.063    registerfile/out_reg[13][14]_i_288_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.613 r  registerfile/out_reg_reg[13][14]_i_258/CO[3]
                         net (fo=1, routed)           0.000    15.613    registerfile/out_reg_reg[13][14]_i_258_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.727 r  registerfile/out_reg_reg[13][14]_i_253/CO[3]
                         net (fo=1, routed)           0.000    15.727    registerfile/out_reg_reg[13][14]_i_253_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.841 r  registerfile/out_reg_reg[13][14]_i_248/CO[3]
                         net (fo=1, routed)           0.000    15.841    registerfile/out_reg_reg[13][14]_i_248_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.955 r  registerfile/out_reg_reg[13][14]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.955    registerfile/out_reg_reg[13][14]_i_245_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.112 r  registerfile/out_reg_reg[13][14]_i_244/CO[1]
                         net (fo=19, routed)          0.722    16.834    registerfile/out_reg[13][14]_i_269_0[0]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329    17.163 r  registerfile/out_reg[13][14]_i_265/O
                         net (fo=1, routed)           0.000    17.163    registerfile/out_reg[13][14]_i_265_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.696 r  registerfile/out_reg_reg[13][14]_i_236/CO[3]
                         net (fo=1, routed)           0.000    17.696    registerfile/out_reg_reg[13][14]_i_236_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.813 r  registerfile/out_reg_reg[13][14]_i_231/CO[3]
                         net (fo=1, routed)           0.000    17.813    registerfile/out_reg_reg[13][14]_i_231_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  registerfile/out_reg_reg[13][14]_i_226/CO[3]
                         net (fo=1, routed)           0.000    17.930    registerfile/out_reg_reg[13][14]_i_226_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  registerfile/out_reg_reg[13][14]_i_223/CO[3]
                         net (fo=1, routed)           0.000    18.047    registerfile/out_reg_reg[13][14]_i_223_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.204 r  registerfile/out_reg_reg[13][14]_i_222/CO[1]
                         net (fo=19, routed)          0.679    18.882    registerfile/out_reg[13][14]_i_247_0[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.332    19.214 r  registerfile/out_reg[13][14]_i_243/O
                         net (fo=1, routed)           0.000    19.214    registerfile/out_reg[13][14]_i_243_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.764 r  registerfile/out_reg_reg[13][14]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.764    registerfile/out_reg_reg[13][14]_i_213_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.878 r  registerfile/out_reg_reg[13][14]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.878    registerfile/out_reg_reg[13][14]_i_208_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  registerfile/out_reg_reg[13][14]_i_203/CO[3]
                         net (fo=1, routed)           0.000    19.992    registerfile/out_reg_reg[13][14]_i_203_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  registerfile/out_reg_reg[13][14]_i_200/CO[3]
                         net (fo=1, routed)           0.000    20.106    registerfile/out_reg_reg[13][14]_i_200_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.263 r  registerfile/out_reg_reg[13][14]_i_199/CO[1]
                         net (fo=20, routed)          0.764    21.027    registerfile/out_reg[13][14]_i_225_0[0]
    SLICE_X45Y84         LUT3 (Prop_lut3_I0_O)        0.329    21.356 r  registerfile/out_reg[13][14]_i_221/O
                         net (fo=1, routed)           0.000    21.356    registerfile/out_reg[13][14]_i_221_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.906 r  registerfile/out_reg_reg[13][14]_i_190/CO[3]
                         net (fo=1, routed)           0.000    21.906    registerfile/out_reg_reg[13][14]_i_190_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.020 r  registerfile/out_reg_reg[13][14]_i_185/CO[3]
                         net (fo=1, routed)           0.000    22.020    registerfile/out_reg_reg[13][14]_i_185_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.134 r  registerfile/out_reg_reg[13][14]_i_180/CO[3]
                         net (fo=1, routed)           0.000    22.134    registerfile/out_reg_reg[13][14]_i_180_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.248 r  registerfile/out_reg_reg[13][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000    22.248    registerfile/out_reg_reg[13][14]_i_177_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.405 r  registerfile/out_reg_reg[13][14]_i_176/CO[1]
                         net (fo=19, routed)          0.623    23.028    registerfile/out_reg[13][14]_i_202_0[0]
    SLICE_X46Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    23.828 r  registerfile/out_reg_reg[13][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000    23.828    registerfile/out_reg_reg[13][14]_i_167_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.945 r  registerfile/out_reg_reg[13][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000    23.945    registerfile/out_reg_reg[13][14]_i_162_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.062 r  registerfile/out_reg_reg[13][14]_i_157/CO[3]
                         net (fo=1, routed)           0.000    24.062    registerfile/out_reg_reg[13][14]_i_157_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.179 r  registerfile/out_reg_reg[13][14]_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.179    registerfile/out_reg_reg[13][14]_i_154_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.336 r  registerfile/out_reg_reg[13][14]_i_153/CO[1]
                         net (fo=20, routed)          0.864    25.201    registerfile/out_reg[13][14]_i_179_0[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.332    25.533 r  registerfile/out_reg[13][14]_i_175/O
                         net (fo=1, routed)           0.000    25.533    registerfile/out_reg[13][14]_i_175_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.083 r  registerfile/out_reg_reg[13][14]_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.083    registerfile/out_reg_reg[13][14]_i_144_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.197 r  registerfile/out_reg_reg[13][14]_i_139/CO[3]
                         net (fo=1, routed)           0.000    26.197    registerfile/out_reg_reg[13][14]_i_139_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  registerfile/out_reg_reg[13][14]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.311    registerfile/out_reg_reg[13][14]_i_134_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.425 r  registerfile/out_reg_reg[13][14]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.425    registerfile/out_reg_reg[13][14]_i_131_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.582 r  registerfile/out_reg_reg[13][14]_i_130/CO[1]
                         net (fo=20, routed)          0.811    27.393    registerfile/out_reg[13][14]_i_156_0[0]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.329    27.722 r  registerfile/out_reg[13][14]_i_152/O
                         net (fo=1, routed)           0.000    27.722    registerfile/out_reg[13][14]_i_152_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.272 r  registerfile/out_reg_reg[13][14]_i_121/CO[3]
                         net (fo=1, routed)           0.000    28.272    registerfile/out_reg_reg[13][14]_i_121_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.386 r  registerfile/out_reg_reg[13][14]_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.386    registerfile/out_reg_reg[13][14]_i_116_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  registerfile/out_reg_reg[13][14]_i_111/CO[3]
                         net (fo=1, routed)           0.000    28.500    registerfile/out_reg_reg[13][14]_i_111_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.614 r  registerfile/out_reg_reg[13][14]_i_108/CO[3]
                         net (fo=1, routed)           0.000    28.614    registerfile/out_reg_reg[13][14]_i_108_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.771 r  registerfile/out_reg_reg[13][14]_i_107/CO[1]
                         net (fo=20, routed)          0.809    29.580    registerfile/out_reg[13][14]_i_133_0[0]
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.329    29.909 r  registerfile/out_reg[13][14]_i_129/O
                         net (fo=1, routed)           0.000    29.909    registerfile/out_reg[13][14]_i_129_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.459 r  registerfile/out_reg_reg[13][14]_i_98/CO[3]
                         net (fo=1, routed)           0.000    30.459    registerfile/out_reg_reg[13][14]_i_98_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.573 r  registerfile/out_reg_reg[13][14]_i_93/CO[3]
                         net (fo=1, routed)           0.000    30.573    registerfile/out_reg_reg[13][14]_i_93_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.687 r  registerfile/out_reg_reg[13][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.687    registerfile/out_reg_reg[13][14]_i_88_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.801 r  registerfile/out_reg_reg[13][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.801    registerfile/out_reg_reg[13][14]_i_85_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.958 r  registerfile/out_reg_reg[13][14]_i_84/CO[1]
                         net (fo=20, routed)          0.843    31.800    registerfile/out_reg[13][14]_i_110_0[0]
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.329    32.129 r  registerfile/out_reg[13][14]_i_106/O
                         net (fo=1, routed)           0.000    32.129    registerfile/out_reg[13][14]_i_106_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.662 r  registerfile/out_reg_reg[13][14]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.662    registerfile/out_reg_reg[13][14]_i_76_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.779 r  registerfile/out_reg_reg[13][14]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.779    registerfile/out_reg_reg[13][14]_i_71_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.896 r  registerfile/out_reg_reg[13][14]_i_66/CO[3]
                         net (fo=1, routed)           0.000    32.896    registerfile/out_reg_reg[13][14]_i_66_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.013 r  registerfile/out_reg_reg[13][14]_i_63/CO[3]
                         net (fo=1, routed)           0.000    33.013    registerfile/out_reg_reg[13][14]_i_63_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.170 r  registerfile/out_reg_reg[13][14]_i_62/CO[1]
                         net (fo=19, routed)          0.693    33.863    registerfile/out_reg[13][14]_i_87_0[0]
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.651 r  registerfile/out_reg_reg[13][14]_i_57/CO[3]
                         net (fo=1, routed)           0.000    34.651    registerfile/out_reg_reg[13][14]_i_57_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.765 r  registerfile/out_reg_reg[13][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.765    registerfile/out_reg_reg[13][14]_i_52_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.879 r  registerfile/out_reg_reg[13][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.879    registerfile/out_reg_reg[13][14]_i_47_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  registerfile/out_reg_reg[13][14]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.993    registerfile/out_reg_reg[13][14]_i_44_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.150 r  registerfile/out_reg_reg[13][14]_i_43/CO[1]
                         net (fo=20, routed)          0.815    35.965    registerfile/out_reg[13][14]_i_65_0[0]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.329    36.294 r  registerfile/out_reg[13][10]_i_25/O
                         net (fo=1, routed)           0.000    36.294    registerfile/out_reg[13][10]_i_25_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.844 r  registerfile/out_reg_reg[13][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.844    registerfile/out_reg_reg[13][10]_i_17_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.958 r  registerfile/out_reg_reg[13][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.958    registerfile/out_reg_reg[13][14]_i_35_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.072 r  registerfile/out_reg_reg[13][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.072    registerfile/out_reg_reg[13][14]_i_30_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.186 r  registerfile/out_reg_reg[13][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.186    registerfile/out_reg_reg[13][14]_i_27_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.343 r  registerfile/out_reg_reg[13][14]_i_26/CO[1]
                         net (fo=20, routed)          0.765    38.108    registerfile/out_reg[13][14]_i_46_0[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.329    38.437 r  registerfile/out_reg[9][1]_i_18/O
                         net (fo=1, routed)           0.000    38.437    registerfile/out_reg[9][1]_i_18_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.987 r  registerfile/out_reg_reg[9][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.987    registerfile/out_reg_reg[9][1]_i_10_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  registerfile/out_reg_reg[13][10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.101    registerfile/out_reg_reg[13][10]_i_10_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  registerfile/out_reg_reg[13][14]_i_18/CO[3]
                         net (fo=1, routed)           0.001    39.215    registerfile/out_reg_reg[13][14]_i_18_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  registerfile/out_reg_reg[13][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    registerfile/out_reg_reg[13][14]_i_15_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.486 r  registerfile/out_reg_reg[13][14]_i_14/CO[1]
                         net (fo=20, routed)          0.727    40.213    registerfile/out_reg[13][14]_i_29_0[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I0_O)        0.329    40.542 r  registerfile/out_reg[9][1]_i_14/O
                         net (fo=1, routed)           0.000    40.542    registerfile/out_reg[9][1]_i_14_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.075 r  registerfile/out_reg_reg[9][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.075    registerfile/out_reg_reg[9][1]_i_9_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.398 r  registerfile/out_reg_reg[3][6]_i_14/O[1]
                         net (fo=7, routed)           0.491    41.889    registerfile/out_reg_reg[3][6]_i_14_n_6
    SLICE_X43Y97         LUT4 (Prop_lut4_I1_O)        0.306    42.195 f  registerfile/out_reg[3][6]_i_11/O
                         net (fo=3, routed)           0.428    42.623    registerfile/out_reg[3][6]_i_11_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.124    42.747 r  registerfile/out_reg[0][8]_i_8/O
                         net (fo=6, routed)           0.824    43.571    registerfile/out_reg[0][8]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    43.695 f  registerfile/out_reg[10][9]_i_8/O
                         net (fo=1, routed)           0.000    43.695    registerfile/out_reg[10][9]_i_8_n_0
    SLICE_X40Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    43.907 f  registerfile/out_reg_reg[10][9]_i_5/O
                         net (fo=25, routed)          0.394    44.301    registerfile/out_reg_reg[10][9]_i_5_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.299    44.600 f  registerfile/out_reg[15][9]_i_7/O
                         net (fo=1, routed)           0.822    45.422    registerfile/out_reg[15][9]_i_7_n_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I0_O)        0.124    45.546 f  registerfile/out_reg[15][9]_i_5/O
                         net (fo=1, routed)           0.000    45.546    registerfile/out_reg[15][9]_i_5_n_0
    SLICE_X47Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    45.758 f  registerfile/out_reg_reg[15][9]_i_4/O
                         net (fo=1, routed)           0.292    46.049    registerfile/out_reg_reg[15][9]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I4_O)        0.299    46.348 r  registerfile/out_reg[15][9]_i_1/O
                         net (fo=1, routed)           0.000    46.348    registerfile/out_reg[15][9]_i_1_n_0
    SLICE_X49Y80         FDRE                                         r  registerfile/out_reg_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         1.502    14.925    registerfile/clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  registerfile/out_reg_reg[15][9]/C
                         clock pessimism              0.187    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)        0.032    15.108    registerfile/out_reg_reg[15][9]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -46.348    
  -------------------------------------------------------------------
                         slack                                -31.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.231ns (51.578%)  route 0.217ns (48.422%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.567     1.486    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  ssd_wrap/test/count_20_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  ssd_wrap/test/count_20_reg[27]/Q
                         net (fo=2, routed)           0.065     1.692    ssd_wrap/test/count_20[27]
    SLICE_X29Y101        LUT5 (Prop_lut5_I1_O)        0.045     1.737 r  ssd_wrap/test/count_20[31]_i_5/O
                         net (fo=2, routed)           0.152     1.889    ssd_wrap/test/count_20[31]_i_5_n_0
    SLICE_X29Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.934 r  ssd_wrap/test/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.934    ssd_wrap/test/clk_div_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  ssd_wrap/test/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.843     2.008    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  ssd_wrap/test/clk_div_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.853    ssd_wrap/test/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/count_20_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.573     1.492    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  ssd_wrap/test/count_20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ssd_wrap/test/count_20_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    ssd_wrap/test/count_20[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  ssd_wrap/test/count_20_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.927    ssd_wrap/test/count_20_reg[20]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  ssd_wrap/test/count_20_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    ssd_wrap/test/data0[21]
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[21]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    ssd_wrap/test/count_20_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/count_20_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.573     1.492    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  ssd_wrap/test/count_20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ssd_wrap/test/count_20_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    ssd_wrap/test/count_20[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  ssd_wrap/test/count_20_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.927    ssd_wrap/test/count_20_reg[20]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  ssd_wrap/test/count_20_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.992    ssd_wrap/test/data0[23]
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[23]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    ssd_wrap/test/count_20_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/count_20_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.573     1.492    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  ssd_wrap/test/count_20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ssd_wrap/test/count_20_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    ssd_wrap/test/count_20[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  ssd_wrap/test/count_20_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.927    ssd_wrap/test/count_20_reg[20]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  ssd_wrap/test/count_20_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    ssd_wrap/test/data0[22]
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[22]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    ssd_wrap/test/count_20_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/count_20_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.573     1.492    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  ssd_wrap/test/count_20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ssd_wrap/test/count_20_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    ssd_wrap/test/count_20[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  ssd_wrap/test/count_20_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.927    ssd_wrap/test/count_20_reg[20]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.017 r  ssd_wrap/test/count_20_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    ssd_wrap/test/data0[24]
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  ssd_wrap/test/count_20_reg[24]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    ssd_wrap/test/count_20_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/count_20_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.573     1.492    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  ssd_wrap/test/count_20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ssd_wrap/test/count_20_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    ssd_wrap/test/count_20[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  ssd_wrap/test/count_20_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.927    ssd_wrap/test/count_20_reg[20]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  ssd_wrap/test/count_20_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    ssd_wrap/test/count_20_reg[24]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.020 r  ssd_wrap/test/count_20_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    ssd_wrap/test/data0[25]
    SLICE_X28Y101        FDRE                                         r  ssd_wrap/test/count_20_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  ssd_wrap/test/count_20_reg[25]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    ssd_wrap/test/count_20_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ssd_wrap/CAT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.576     1.495    ssd_wrap/clk_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  ssd_wrap/CAT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  ssd_wrap/CAT_reg[3]/Q
                         net (fo=1, routed)           0.112     1.749    ssd_wrap_n_15
    SLICE_X14Y97         FDSE                                         r  CAT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.847     2.012    clk_IBUF_BUFG
    SLICE_X14Y97         FDSE                                         r  CAT_reg[3]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X14Y97         FDSE (Hold_fdse_C_D)         0.076     1.584    CAT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ssd_wrap/test/count_20_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_wrap/test/count_20_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.573     1.492    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  ssd_wrap/test/count_20_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ssd_wrap/test/count_20_reg[19]/Q
                         net (fo=2, routed)           0.133     1.766    ssd_wrap/test/count_20[19]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.926 r  ssd_wrap/test/count_20_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.927    ssd_wrap/test/count_20_reg[20]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.966 r  ssd_wrap/test/count_20_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.966    ssd_wrap/test/count_20_reg[24]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.031 r  ssd_wrap/test/count_20_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.031    ssd_wrap/test/data0[27]
    SLICE_X28Y101        FDRE                                         r  ssd_wrap/test/count_20_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    ssd_wrap/test/clk_IBUF_BUFG
    SLICE_X28Y101        FDRE                                         r  ssd_wrap/test/count_20_reg[27]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.105     1.861    ssd_wrap/test/count_20_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ssd_wrap/CAT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.576     1.495    ssd_wrap/clk_IBUF_BUFG
    SLICE_X15Y97         FDRE                                         r  ssd_wrap/CAT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  ssd_wrap/CAT_reg[0]/Q
                         net (fo=1, routed)           0.116     1.753    ssd_wrap_n_18
    SLICE_X14Y97         FDRE                                         r  CAT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.847     2.012    clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  CAT_reg[0]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.075     1.583    CAT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ssd_wrap/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.566     1.485    ssd_wrap/clk_IBUF_BUFG
    SLICE_X30Y101        FDSE                                         r  ssd_wrap/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.164     1.649 r  ssd_wrap/AN_reg[4]/Q
                         net (fo=1, routed)           0.116     1.766    ssd_wrap_n_6
    SLICE_X29Y101        FDRE                                         r  AN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=432, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  AN_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.070     1.592    AN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y101   AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y101   AN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y101   AN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y101   AN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y101   AN_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y101   AN_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y101   AN_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y101   AN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y97    CAT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85    rs_addr_reg[0]_rep__4/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y86    registerfile/out_reg_reg[15][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y78    registerfile/out_reg_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y83    registerfile/out_reg_reg[5][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    registerfile/out_reg_reg[5][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y83    registerfile/out_reg_reg[0][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85    rs_addr_reg[0]_rep__3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y101   AN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y101   AN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y101   AN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    CAT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    ssd_wrap/CAT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    ssd_wrap/CAT_reg[1]/C



