module Lab1_ex2(SW,LEDR,LEDG);
	input[0:17] SW;
	output[0:7] LEDR;
	output[0:17] LEDG;
	assign LEDG=SW;
	half_adder_structeral DUT(.a(SW[0]),.b(SW[1]),.s(LEDR[0]),.Cout(LEDR[1]));
	endmodule
	module half_adder_structeral(input a, b, output s, Cout);
		xor G1(s,a,b);
		and G2(Cout,a,b);
	endmodule