// Seed: 714089909
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always id_1 = 1;
  wire id_3, id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9
    , id_13,
    input wand id_10,
    input wire id_11
);
  wire id_14 = 1;
  module_0(
      id_13, id_13
  );
endmodule
