#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  3 16:02:00 2020
# Process ID: 16256
# Current directory: E:/FPGA_DEMO/zedboard/hdmi_adv7511
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14080 E:\FPGA_DEMO\zedboard\hdmi_adv7511\hdmi.xpr
# Log file: E:/FPGA_DEMO/zedboard/hdmi_adv7511/vivado.log
# Journal file: E:/FPGA_DEMO/zedboard/hdmi_adv7511\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.xpr
update_compile_order -fileset sources_1
file mkdir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v w ]
add_files -fileset sim_1 E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sim_1/new/tb_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_top.tcl
restart
run 50 ms
restart
close_sim
launch_simulation
source tb_top.tcl
restart
run 50 ms
synth_design -rtl -name rtl_1
refresh_design
place_ports hdmi_clk W18
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_clk]]
place_ports hdmi_vsync W17
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_vsync]]
place_ports hdmi_hsync V17
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_hsync]]
place_ports hdmi_de U16
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_de]]
place_ports hdmi_scl AA18
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_scl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hdmi_sda]]
place_ports hdmi_sda Y16
set_property package_pin "" [get_ports [list  rst]]
place_ports sys_clk Y9
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {hdmi_data[15]} {hdmi_data[14]} {hdmi_data[13]} {hdmi_data[12]} {hdmi_data[11]} {hdmi_data[10]} {hdmi_data[9]} {hdmi_data[8]} {hdmi_data[7]} {hdmi_data[6]} {hdmi_data[5]} {hdmi_data[4]} {hdmi_data[3]} {hdmi_data[2]} {hdmi_data[1]} {hdmi_data[0]}]]
place_ports {hdmi_data[0]} Y13
place_ports {hdmi_data[1]} AA12
place_ports {hdmi_data[2]} AA14
place_ports {hdmi_data[3]} Y14
place_ports {hdmi_data[4]} AB12
place_ports {hdmi_data[4]} AB15
place_ports {hdmi_data[5]} AB16
place_ports {hdmi_data[6]} AA16
place_ports {hdmi_data[7]} AB17
place_ports {hdmi_data[8]} AA17
place_ports {hdmi_data[9]} Y15
place_ports {hdmi_data[10]} W13
place_ports {hdmi_data[11]} W15
place_ports {hdmi_data[12]} V15
place_ports {hdmi_data[13]} U17
place_ports {hdmi_data[14]} V14
place_ports {hdmi_data[15]} V13
place_ports rst T18
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
file mkdir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new
close [ open E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc w ]
add_files -fileset constrs_1 E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc
set_property target_constrs_file E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/constrs_1/new/hdmi_adv7511.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
close_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out65_25} CONFIG.CLK_OUT2_PORT {clk_out65_25_90} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {55.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17.000} CONFIG.MMCM_CLKOUT1_DIVIDE {17} CONFIG.MMCM_CLKOUT2_DIVIDE {11} CONFIG.CLKOUT1_JITTER {230.594} CONFIG.CLKOUT1_PHASE_ERROR {299.555} CONFIG.CLKOUT2_JITTER {230.594} CONFIG.CLKOUT2_PHASE_ERROR {299.555} CONFIG.CLKOUT3_JITTER {217.457} CONFIG.CLKOUT3_PHASE_ERROR {299.555}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out65} CONFIG.CLK_OUT2_PORT {clk_out65_90}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out40} CONFIG.CLK_OUT2_PORT {clk_out40_90} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.CLKOUT1_JITTER {159.371} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {159.371} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {40800} CONFIG.Read_Width_A {24} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA_DEMO/zedboard/hdmi_adv7511/user/CrazyBird.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Disable_Collision_Warnings {false} CONFIG.Disable_Out_of_Range_Warnings {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files e:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
close_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/FPGA_DEMO/zedboard/hdmi_adv7511/hdmi.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_sim
