--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.598 ns
From           : B_MDR
To             : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst
From Clock     : --
To Clock       : uIR6
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 28.272 ns
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : LR7
From Clock     : CLR
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 21.374 ns
From           : B_MDR
To             : LR7
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 5.880 ns
From           : C0
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
From Clock     : --
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'CP'
Slack          : N/A
Required Time  : None
Actual Time    : 66.74 MHz ( period = 14.983 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1
From Clock     : CP
To Clock       : CP
Failed Paths   : 0

Type           : Clock Setup: 'CLR'
Slack          : N/A
Required Time  : None
Actual Time    : 66.74 MHz ( period = 14.983 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 0

Type           : Clock Setup: 'START'
Slack          : N/A
Required Time  : None
Actual Time    : 66.74 MHz ( period = 14.983 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst1
From Clock     : START
To Clock       : START
Failed Paths   : 0

Type           : Clock Setup: 'uIR6'
Slack          : N/A
Required Time  : None
Actual Time    : 70.13 MHz ( period = 14.260 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 0

Type           : Clock Setup: 'uIR5'
Slack          : N/A
Required Time  : None
Actual Time    : 71.11 MHz ( period = 14.062 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 0

Type           : Clock Setup: 'uIR4'
Slack          : N/A
Required Time  : None
Actual Time    : 71.11 MHz ( period = 14.062 ns )
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3
To             : register-8_with_CLR:IR|register-4_with_CLR:inst|inst2
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 0

Type           : Clock Hold: 'START'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
From Clock     : START
To Clock       : START
Failed Paths   : 85

Type           : Clock Hold: 'CLR'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
From Clock     : CLR
To Clock       : CLR
Failed Paths   : 85

Type           : Clock Hold: 'CP'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
From Clock     : CP
To Clock       : CP
Failed Paths   : 85

Type           : Clock Hold: 'uIR6'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
From Clock     : uIR6
To Clock       : uIR6
Failed Paths   : 16

Type           : Clock Hold: 'uIR4'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
From Clock     : uIR4
To Clock       : uIR4
Failed Paths   : 8

Type           : Clock Hold: 'uIR5'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : register-8_with_CLR:IR|register-4_with_CLR:inst|inst3
To             : register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1
From Clock     : uIR5
To Clock       : uIR5
Failed Paths   : 6

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 285

--------------------------------------------------------------------------------------

