Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS_test_isim_beh.exe" -prj "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS_test_beh.prj" "work.MIPS_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/register_file.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/PC.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MUX.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/Instruction_memory.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/Cache.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/ALU_Control.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/ALU.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/IFIDreg.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/ID_EX_pipline_reg.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/Fetch_stage.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/Execute_stage.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/Control_Unit.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS.v" into library work
Analyzing Verilog file "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/decode.v" Line 43: Size mismatch in connection of port <write_data>. Formal port size is 16-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module MUX
Compiling module PC
Compiling module Instruction_memory
Compiling module Cache
Compiling module Fetch_stage
Compiling module IFIDreg
Compiling module Control_Unit
Compiling module register_file
Compiling module decode
Compiling module ID_EX_pipline_reg
Compiling module ALU
Compiling module ALU_Control
Compiling module Execute_stage
Compiling module MIPS
Compiling module MIPS_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/Markazi.co/Desktop/Computer architecture Lab/PipelineMIPS/MIPS_test_isim_beh.exe
Fuse Memory Usage: 28048 KB
Fuse CPU Usage: 483 ms
