ISim log file
Running: E:\cq\papilio\ise\rtl_verilog\test_rtl_verilog_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 1400 ns :  in File "E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog.v" Line 99 
# restart
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 1400 ns :  in File "E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog.v" Line 99 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 1400 ns :  in File "E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog.v" Line 99 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 1400 ns :  in File "E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog.v" Line 99 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Stopped at time : 1500 ns :  in File "E:/cq/papilio/ise/rtl_verilog/test_rtl_verilog.v" Line 102 
