@W: BN287 :"c:\users\bojan\documents\rngfinal\flearadio-master-final\rtl\generic\fleafpga_fm_radio.vhd":210:4:210:5|Register K_mod_control[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\users\bojan\documents\rngfinal\flearadio-master-final\rtl\generic\fleafpga_fm_radio.vhd":197:4:197:5|Found inferred clock lfxp2_pll_50M_360M_10M|CLKOP_inferred_clock which controls 32 sequential elements including digital_fm_radio.phase_accumulator[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\bojan\documents\rngfinal\flearadio-master-final\rtl\generic\fmpll_phase_detector.vhd":35:2:35:3|Found inferred clock lfxp2_pll_25M_50M_8M33|CLKOK_inferred_clock which controls 417 sequential elements including digital_fm_radio.U3.I1.part7[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\bojan\documents\rngfinal\flearadio-master-final\rtl\generic\fleafpga_fm_radio.vhd":185:3:185:4|Found inferred clock ulx2s_fm_radio|btn_up which controls 8 sequential elements including digital_fm_radio.led[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\bojan\documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\fir8_asinc.vhd":32:1:32:2|Found inferred clock ulx2s_fm_radio|clk_25m which controls 156 sequential elements including digital_fm_radio.FIR1.data_out[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\bojan\documents\rngfinal\flearadio-master-final\rtl\generic\simple_fir_8bit.vhd":32:1:32:2|Found inferred clock lfxp2_pll_50M_360M_10M|CLKOK_inferred_clock which controls 144 sequential elements including digital_fm_radio.FIR0.data_out[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
