{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "d091aae5_ba4c824c",
        "filename": "include/arch/aarch32/el3_common_macros.S",
        "patchSetId": 1
      },
      "lineNbr": 148,
      "author": {
        "id": 1000328
      },
      "writtenOn": "2023-02-18T20:53:44Z",
      "side": 0,
      "message": "When PE supports TTRF, setting this bit prevents TTRF usage from lower exception/non-monitor mode by default (when when TTRF is not compiled in). This bit is explicitly set as warm reset clears it. Removing this code will lose this functionality.",
      "range": {
        "startLine": 148,
        "startChar": 14,
        "endLine": 148,
        "endChar": 27
      },
      "revId": "c08be39f893a6b9b7621aa84cb332943e6ee76bc",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "8efd5250_a1b31f4b",
        "filename": "include/arch/aarch32/el3_common_macros.S",
        "patchSetId": 1
      },
      "lineNbr": 148,
      "author": {
        "id": 1000883
      },
      "writtenOn": "2023-02-27T13:08:53Z",
      "side": 0,
      "message": "Yes, and my understanding was that this is okay? Platforms are meant to match 1:1 between hardware and TF-A build flags. We explicitly don\u0027t concern ourselves in the mismatch scenario (and Andre\u0027s feature detection work tries to help with detecting this). If we had to support the mismatch case a bunch of other features would need to be enabled this way too, no? Am I missing something?",
      "parentUuid": "d091aae5_ba4c824c",
      "range": {
        "startLine": 148,
        "startChar": 14,
        "endLine": 148,
        "endChar": 27
      },
      "revId": "c08be39f893a6b9b7621aa84cb332943e6ee76bc",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "9530ee12_192a6807",
        "filename": "include/arch/aarch32/el3_common_macros.S",
        "patchSetId": 1
      },
      "lineNbr": 148,
      "author": {
        "id": 1000328
      },
      "writtenOn": "2023-02-28T13:14:05Z",
      "side": 0,
      "message": "\u003e Platforms are meant to match 1:1 between hardware and TF-A build flags. We explicitly don\u0027t concern ourselves in the mismatch scenario (and Andre\u0027s feature detection work tries to help with detecting this).\n\nI\u0027m okay if it is decided to enable feature to lower ELs if PE supports it.",
      "parentUuid": "8efd5250_a1b31f4b",
      "range": {
        "startLine": 148,
        "startChar": 14,
        "endLine": 148,
        "endChar": 27
      },
      "revId": "c08be39f893a6b9b7621aa84cb332943e6ee76bc",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "4ee87361_93c9a92c",
        "filename": "include/arch/aarch32/el3_common_macros.S",
        "patchSetId": 1
      },
      "lineNbr": 148,
      "author": {
        "id": 1000883
      },
      "writtenOn": "2023-02-28T15:02:59Z",
      "side": 0,
      "message": "But this isn\u0027t enabling it for higher ELs if the PE supports it. It just delays the setting of this bit until the first cm_prepare_el3_exit, which is way before any lower EL has ran even a single instruction. This bit will be set, just later. If the PE supports TRF, then TF-A should too. If the PE doesn\u0027t support TRF, TF-A is allowed not to. The PE supporting TRF and TF-A not is an error (and why Andre wanted to introduce a check for this). I don\u0027t see why this needs to be considered.",
      "parentUuid": "9530ee12_192a6807",
      "range": {
        "startLine": 148,
        "startChar": 14,
        "endLine": 148,
        "endChar": 27
      },
      "revId": "c08be39f893a6b9b7621aa84cb332943e6ee76bc",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "cc8ad20b_3d3dd511",
        "filename": "include/arch/aarch32/el3_common_macros.S",
        "patchSetId": 1
      },
      "lineNbr": 148,
      "author": {
        "id": 1000328
      },
      "writtenOn": "2023-02-28T19:07:42Z",
      "side": 0,
      "message": "\u003e But this isn\u0027t enabling it for higher ELs if the PE supports it.\nI think EL3 is having access of this feature (if PE supports it) irrespective of the setting of the TTRF bit. TTRF basically provided to control access of TRF registers from lower ELs IIUC.\n\n  TTRF\n  Trap Trace Filter controls. Traps use of the Trace Filter control registers at \n  EL2 and EL1 to EL3. The Trace Filter registers trapped by this control are:\n  STE, bit [18]\n\n  0b0 \n  TRFCR_EL2, TRFCR_EL12, TRFCR_EL1, reported using EC syndrome value 0x18. \n  HTRFCR and TRFCR, reported using EC syndrome value 0x03.\n  0b1\n  Accesses to Trace Filter registers at EL2 and EL1 generate a Trap exception to \n  EL3, unless the access generates a higher priority exception.\n\n\u003e The PE supporting TRF and TF-A not is an error (and why Andre wanted to introduce a check for this).\n\nAs mentioned earlier, when PE supports TRF and TF-A does not, and if it is considered as an error, I am fine with the removal of this initial setting.",
      "parentUuid": "4ee87361_93c9a92c",
      "range": {
        "startLine": 148,
        "startChar": 14,
        "endLine": 148,
        "endChar": 27
      },
      "revId": "c08be39f893a6b9b7621aa84cb332943e6ee76bc",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}