# CMOS-Full-Adder-180nm-Technology-and-PTL-Logic
* Implementation of Full Adder using CMOS logic with delay minimization 
    * Delay analysis by Logical effort method and analysing for least delay.
    * Implementing Full Adder with Pass Transistor Logic by RC Delay model.
    * Comapiring delay of CMOS logic with PTL Logic
* LT Spice -- Level 3 Spice Implementation - 180nm Technology

# CMOS

![Screenshot 2023-07-08 002703](https://github.com/SaiSaketh28/CMOS-Full-Adder---180nm-Technology-and-PTL-Logic/assets/97435804/97984052-8613-4504-90cf-9d6822ff0b43)

# Output:
![Screenshot 2023-07-08 002340](https://github.com/SaiSaketh28/CMOS-Full-Adder---180nm-Technology-and-PTL-Logic/assets/97435804/f6594b9e-a4b6-45ed-95e4-983d112fa9d7)

# PTL

![Screenshot 2023-07-08 002910](https://github.com/SaiSaketh28/CMOS-Full-Adder---180nm-Technology-and-PTL-Logic/assets/97435804/24e372b3-0f49-45cf-b0b7-f57f2016c618)

# Output:

![Screenshot 2023-07-08 002945](https://github.com/SaiSaketh28/CMOS-Full-Adder---180nm-Technology-and-PTL-Logic/assets/97435804/bf760355-0d30-4d5e-b3be-4a52b43d0952)
