# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 300 0.000256 1024 0.063 1130 50176 10.4836 4.39226 84.7098 130.827 230.575 230.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 300 0.000256 1024 0.063 1130 49536 10.469 4.37795 96.2354 130.056 241.305 241.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 300 0.000256 1024 0.063 1130 49920 10.4877 4.39693 99.9495 130.756 245.752 245.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 300 0.000256 1024 0.063 1130 49152 10.4819 4.37056 92.5308 130.199 237.75 237.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 300 0.000256 1024 0.063 1130 48000 10.4828 4.3561 93.212 129.083 237.303 237.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 300 0.000256 1024 0.063 1130 48384 10.545 4.372 93.7709 130.111 238.969 239.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 300 0.000256 1024 0.063 1130 48000 10.4676 4.34995 93.2174 129.058 237.261 237.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 300 0.000256 1024 0.063 1130 49152 10.4112 4.35766 92.3309 129.444 236.711 236.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 300 0.000256 1024 0.063 1130 46080 10.5159 4.30835 89.0441 128.255 232.291 232.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 300 0.000256 1024 0.063 1130 48000 10.4883 4.35347 97.9301 129.304 242.241 242.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 300 0.000256 1024 0.063 1130 45056 10.4524 4.2633 106.485 126.859 248.225 248.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 300 0.000256 1024 0.063 1140 50176 10.4607 4.38947 81.7341 130.682 227.435 227.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 300 0.000256 1024 0.063 1140 49920 10.5268 4.3928 84.7238 130.825 230.637 230.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 300 0.000256 1024 0.063 1140 50688 10.4706 4.4121 83.1265 131.178 229.355 229.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 300 0.000256 1024 0.063 1140 49280 10.4922 4.37482 84.5343 130.163 229.732 229.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 300 0.000256 1024 0.063 1140 50176 10.4774 4.38682 85.8108 130.698 231.535 231.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 300 0.000256 1024 0.063 1140 49536 10.4703 4.38067 97.4058 130.181 242.606 242.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 300 0.000256 1024 0.063 1140 49920 10.4942 4.39242 97.0627 130.75 242.87 243.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 300 0.000256 1024 0.063 1140 49152 10.4619 4.36838 100.885 130.212 246.092 246.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 300 0.000256 1024 0.063 1140 48000 10.4763 4.35331 98.8631 129.05 242.905 243.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 300 0.000256 1024 0.063 1140 48384 10.5608 4.36838 99.2451 130.231 244.569 244.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 300 0.000256 1024 0.063 1140 48000 10.4761 4.34931 97.7939 129.089 241.873 242.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 300 0.000256 1024 0.063 1140 49152 10.4185 4.35491 96.2287 129.54 240.723 240.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 300 0.000256 1024 0.063 1140 46080 10.5153 4.30688 103.032 128.151 246.171 246.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 300 0.000256 1024 0.063 1140 48000 10.4909 4.35635 108.191 129.287 252.484 252.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 300 0.000256 1024 0.063 1140 45056 10.4639 4.25779 95.0574 126.859 236.805 236.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 300 0.000256 1024 0.063 1140 50176 10.4621 4.38954 79.5292 130.819 225.366 225.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 300 0.000256 1024 0.063 1140 49920 10.5084 4.40534 86.3908 130.807 232.281 232.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 300 0.000256 1024 0.063 1140 49920 10.5379 4.4073 82.4629 131.175 228.751 228.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 300 0.000256 1024 0.063 1140 49280 10.482 4.37862 82.3367 130.03 227.396 227.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 300 0.000256 1024 0.063 1140 50176 10.479 4.39181 84.0009 130.853 229.894 230.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 300 0.000256 1024 0.063 1140 49536 10.4556 4.3729 102.183 130.059 247.233 247.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 300 0.000256 1024 0.063 1140 48384 10.5652 4.37693 72.6396 130.261 218.007 218.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 300 0.000256 1024 0.063 1140 49920 10.4938 4.39888 99.7504 130.756 245.567 245.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 300 0.000256 1024 0.063 1140 48640 10.6144 4.39594 70.6795 130.952 216.806 216.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 300 0.000256 1024 0.063 1140 49152 10.4616 4.37248 92.3302 130.184 237.518 237.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 300 0.000256 1024 0.063 1140 46080 10.5262 4.31325 66.7272 128.247 209.981 210.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 300 0.000256 1024 0.063 1140 48000 10.4714 4.35306 93.9752 129.064 238.034 238.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 300 0.000256 1024 0.063 1140 48000 10.4954 4.35366 68.7284 129.2 212.943 213.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 300 0.000256 1024 0.063 1140 48384 10.5573 4.37261 118.414 130.219 263.733 263.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 300 0.000256 1024 0.063 1140 46592 10.7193 4.37053 76.003 130.281 221.536 221.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 300 0.000256 1024 0.063 1140 48000 10.4706 4.3464 113.373 129.187 257.545 257.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 300 0.000256 1024 0.063 1140 46080 10.6335 4.34995 76.2854 129.273 220.705 220.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 300 0.000256 1024 0.063 1140 49152 10.4005 4.35418 113.201 129.536 257.66 257.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 300 0.000256 1024 0.063 1140 45056 10.4551 4.26102 73.9208 126.843 215.643 215.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 300 0.000256 1024 0.063 1140 46080 10.518 4.30694 94.2031 128.153 237.351 237.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 300 0.000256 1024 0.063 1140 43008 10.3234 4.17498 66.8172 124.296 205.778 205.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 300 0.000256 1024 0.063 1140 48000 10.4921 4.35235 102.016 129.304 246.33 246.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 300 0.000256 1024 0.063 1140 44800 10.7669 4.35443 70.9729 129.433 215.695 215.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 300 0.000256 1024 0.063 1128 49152 10.5412 4.38886 75.811 130.687 221.595 221.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 300 0.000256 1024 0.063 1128 49280 10.5798 4.39501 79.6062 130.794 225.543 225.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 300 0.000256 1024 0.063 1128 49152 10.6116 4.4073 78.9985 131.177 225.361 225.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 300 0.000256 1024 0.063 1128 47616 10.6409 4.37142 53.5399 130.058 198.786 198.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 300 0.000256 1024 0.063 1128 48384 10.5719 4.37446 90.0006 130.147 235.252 235.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 300 0.000256 1024 0.063 1128 48384 10.5708 4.3696 61.027 130.218 206.356 206.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 300 0.000256 1024 0.063 1128 49152 10.5588 4.39091 86.3952 130.735 232.247 232.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 300 0.000256 1024 0.063 1128 47104 10.5972 4.352 57.5523 129.565 202.23 202.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 300 0.000256 1024 0.063 1128 48384 10.5799 4.37632 95.4951 130.06 240.685 240.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 300 0.000256 1024 0.063 1128 48384 10.5667 4.37898 69.7993 130.277 215.187 215.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 300 0.000256 1024 0.063 1128 48640 10.6144 4.39706 91.5663 130.756 237.503 237.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 300 0.000256 1024 0.063 1128 48640 10.6143 4.39706 68.1984 130.862 214.238 214.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 300 0.000256 1024 0.063 1128 47616 10.6256 4.37139 112.651 130.214 258.035 258.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 300 0.000256 1024 0.063 1128 46080 10.5136 4.31261 73.1101 128.271 216.371 216.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 300 0.000256 1024 0.063 1128 48000 10.4727 4.35024 112.194 129.158 256.339 256.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 300 0.000256 1024 0.063 1128 48000 10.483 4.3513 77.2518 129.31 221.564 221.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 300 0.000256 1024 0.063 1128 48384 10.5495 4.37043 110.473 130.235 255.792 255.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 300 0.000256 1024 0.063 1128 46592 10.7129 4.37046 73.5616 130.351 219.159 219.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 300 0.000256 1024 0.063 1128 48000 10.4713 4.34448 106.549 129.2 250.734 250.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 300 0.000256 1024 0.063 1128 46080 10.628 4.3495 70.5057 129.375 215.025 215.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 300 0.000256 1024 0.063 1128 47104 10.6001 4.35405 100.057 129.541 244.713 244.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 300 0.000256 1024 0.063 1128 45056 10.4568 4.26189 69.6343 126.976 211.492 211.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 300 0.000256 1024 0.063 1150 50176 10.4515 4.38682 86.7169 130.797 232.514 232.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 300 0.000256 1024 0.063 1150 49920 10.5091 4.39411 78.5495 130.812 224.433 224.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 300 0.000256 1024 0.063 1150 49920 10.5127 4.39686 54.3087 130.753 200.139 200.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 300 0.000256 1024 0.063 1150 50688 10.4664 4.40525 85.7213 131.164 231.927 232.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 300 0.000256 1024 0.063 1150 49152 10.4816 4.36627 58.1837 130.07 203.264 203.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 300 0.000256 1024 0.063 1150 49280 10.479 4.37846 88.3893 130.131 233.54 233.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 300 0.000256 1024 0.063 1150 48384 10.5749 4.37043 58.5989 130.11 203.819 203.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 300 0.000256 1024 0.063 1150 50176 10.4714 4.39286 93.0706 130.855 238.957 239.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 300 0.000256 1024 0.063 1150 49152 10.4007 4.35043 63.709 129.558 208.19 208.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 300 0.000256 1024 0.063 1150 49536 10.4656 4.37459 98.5375 130.179 243.72 243.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 300 0.000256 1024 0.063 1150 48384 10.563 4.37568 71.6486 130.248 217.002 217.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 300 0.000256 1024 0.063 1150 49920 10.4943 4.39331 96.3519 130.884 242.289 242.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 300 0.000256 1024 0.063 1150 48640 10.6019 4.39696 68.9188 130.98 215.064 215.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 300 0.000256 1024 0.063 1150 49152 10.4617 4.36758 114.177 130.197 259.373 259.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 300 0.000256 1024 0.063 1150 46080 10.5106 4.30899 73.5086 128.265 216.758 216.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 300 0.000256 1024 0.063 1150 48000 10.4732 4.3513 112.329 129.039 256.355 256.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 300 0.000256 1024 0.063 1150 48000 10.489 4.35587 78.4063 129.194 222.612 222.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 300 0.000256 1024 0.063 1150 48384 10.5492 4.36829 109.129 130.229 254.44 254.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 300 0.000256 1024 0.063 1150 46592 10.7032 4.3737 71.7979 130.261 217.304 217.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 300 0.000256 1024 0.063 1150 48000 10.4702 4.34938 104.52 129.108 248.615 248.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 300 0.000256 1024 0.063 1150 46080 10.6372 4.3465 70.906 129.364 215.422 215.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 300 0.000256 1024 0.063 1150 49152 10.3996 4.35203 104.151 129.412 248.478 248.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 300 0.000256 1024 0.063 1150 45056 10.4636 4.25984 70.3804 126.891 212.157 212.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 300 0.000256 1024 0.063 1152 48640 10.6027 4.3896 76.2256 130.811 222.197 222.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 300 0.000256 1024 0.063 1152 48128 10.6706 4.39334 50.958 130.856 197.042 197.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 300 0.000256 1024 0.063 1152 48640 10.6478 4.40899 78.9022 130.81 224.935 225.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 300 0.000256 1024 0.063 1152 48640 10.6181 4.3928 53.4561 130.863 199.495 199.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 300 0.000256 1024 0.063 1152 49152 10.6171 4.4073 85.6005 131.178 231.965 232.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 300 0.000256 1024 0.063 1152 47616 10.6361 4.36858 56.9478 130.2 202.312 202.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 300 0.000256 1024 0.063 1152 48384 10.5672 4.37498 82.6965 130.157 227.962 228.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 300 0.000256 1024 0.063 1152 48384 10.5568 4.36653 56.1916 130.235 201.511 201.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 300 0.000256 1024 0.063 1152 48384 10.598 4.38058 46.7558 130.279 192.176 192.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 300 0.000256 1024 0.063 1152 48128 10.6559 4.38973 82.5293 130.742 228.481 228.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 300 0.000256 1024 0.063 1152 47104 10.6023 4.35418 57.4125 129.464 202.002 202.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 300 0.000256 1024 0.063 1152 46080 10.5205 4.30736 50.183 128.274 193.452 193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 300 0.000256 1024 0.063 1152 48384 10.5642 4.37862 116.501 130.167 261.775 261.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 300 0.000256 1024 0.063 1152 48384 10.5722 4.37453 76.9344 130.178 222.225 222.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 300 0.000256 1024 0.063 1152 48384 10.6139 4.3817 65.8178 130.358 211.337 211.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 300 0.000256 1024 0.063 1152 48640 10.61 4.39501 109.211 130.729 255.113 255.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 300 0.000256 1024 0.063 1152 48640 10.6143 4.39501 77.081 130.985 223.239 223.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 300 0.000256 1024 0.063 1152 46080 10.6428 4.34992 61.9167 129.336 206.41 206.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 1024 0.063 1152 47616 10.6278 4.37008 102.143 130.087 247.392 247.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 300 0.000256 1024 0.063 1152 46080 10.5218 4.31104 68.8832 128.134 212.01 212.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 300 0.000256 1024 0.063 1152 46080 10.7595 4.37389 60.6102 130.315 206.225 206.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 300 0.000256 1024 0.063 1152 46400 10.6271 4.35667 99.5131 129.188 243.848 243.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 300 0.000256 1024 0.063 1152 44800 10.7496 4.35379 69.3048 129.193 213.767 213.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 300 0.000256 1024 0.063 1152 43200 10.9202 4.36429 58.3572 129.423 203.232 203.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 300 0.000256 1024 0.063 1152 48384 10.5504 4.37488 99.5228 130.205 244.815 244.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 300 0.000256 1024 0.063 1152 46592 10.7205 4.3719 69.267 130.232 214.751 214.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 300 0.000256 1024 0.063 1152 48384 10.6116 4.37862 62.8912 130.409 208.456 208.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 300 0.000256 1024 0.063 1152 46080 10.6462 4.34854 95.1863 129.183 239.529 239.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 300 0.000256 1024 0.063 1152 46080 10.6406 4.34877 69.7168 129.272 214.145 214.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 300 0.000256 1024 0.063 1152 40320 10.5691 4.18419 56.0841 124.258 195.261 195.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 300 0.000256 1024 0.063 1152 47104 10.5977 4.35424 96.8339 129.563 241.517 241.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 300 0.000256 1024 0.063 1152 45056 10.4677 4.2599 68.5694 126.868 210.329 210.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 300 0.000256 1024 0.063 1152 43008 10.3282 4.17997 59.3976 124.292 198.369 198.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 300 0.000256 1024 0.063 1160 47616 10.6642 4.38886 76.622 130.815 222.653 222.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 300 0.000256 1024 0.063 1160 47104 10.7347 4.38886 52.9429 130.748 198.985 199.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 300 0.000256 1024 0.063 1160 48000 10.6841 4.3991 85.9693 130.716 231.932 232.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 300 0.000256 1024 0.063 1160 47360 10.7078 4.39898 58.6259 130.742 204.637 204.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 300 0.000256 1024 0.063 1160 46080 10.6592 4.3473 49.4067 129.086 193.664 193.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 300 0.000256 1024 0.063 1160 47616 10.7206 4.40947 80.5423 131.182 227.017 227.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 300 0.000256 1024 0.063 1160 46080 10.7492 4.36634 54.312 130.204 199.801 199.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 300 0.000256 1024 0.063 1160 46080 10.7652 4.37312 45.4687 130.248 191.018 191.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 300 0.000256 1024 0.063 1160 47488 10.6686 4.3768 111.788 130.152 257.151 257.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 300 0.000256 1024 0.063 1160 46592 10.7205 4.37011 70.8002 130.109 216.165 216.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 300 0.000256 1024 0.063 1160 45696 10.8238 4.3801 59.5379 130.157 205.065 205.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 300 0.000256 1024 0.063 1160 47104 10.7267 4.38874 104.093 130.843 250.216 250.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 300 0.000256 1024 0.063 1160 45056 10.7587 4.35395 65.1328 129.429 209.837 209.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 300 0.000256 1024 0.063 1160 43008 10.75 4.30768 53.0524 128.248 196.522 196.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 300 0.000256 1024 0.063 1160 47232 10.6893 4.38189 105.795 130.073 251.106 251.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 300 0.000256 1024 0.063 1160 46080 10.7716 4.37152 71.8119 130.28 217.401 217.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 300 0.000256 1024 0.063 1160 44928 10.8734 4.38374 61.5776 130.335 207.331 207.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 300 0.000256 1024 0.063 1160 46080 10.7655 4.37453 57.1432 130.61 203.06 203.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 300 0.000256 1024 0.063 1160 47360 10.7055 4.38989 100.962 130.84 247.062 247.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 300 0.000256 1024 0.063 1160 46080 10.8114 4.39094 70.342 130.858 216.569 216.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 300 0.000256 1024 0.063 1160 46080 10.6246 4.34986 61.4589 129.221 205.815 205.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 300 0.000256 1024 0.063 1160 46080 10.8586 4.41075 58.01 131.151 204.6 204.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 300 0.000256 1024 0.063 1160 46080 10.746 4.36634 93.2452 130.199 238.718 238.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 300 0.000256 1024 0.063 1160 43008 10.758 4.30989 64.4501 128.265 207.948 208.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 300 0.000256 1024 0.063 1160 46080 10.7707 4.37606 58.7909 130.459 204.561 204.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 300 0.000256 1024 0.063 1160 36864 10.8415 4.17792 49.2778 124.273 188.737 188.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 300 0.000256 1024 0.063 1160 46400 10.6339 4.35405 97.5749 129.175 241.901 242.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 300 0.000256 1024 0.063 1160 44800 10.7592 4.352 67.9823 129.289 212.544 212.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 300 0.000256 1024 0.063 1160 43200 10.9165 4.36429 57.2352 129.445 202.129 202.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 300 0.000256 1024 0.063 1160 44800 10.7835 4.3544 55.29 129.469 200.063 200.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 300 0.000256 1024 0.063 1152 46592 10.7543 4.39203 82.0791 130.814 228.206 228.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 300 0.000256 1024 0.063 1152 46080 10.8017 4.38886 54.5059 130.752 200.617 200.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 300 0.000256 1024 0.063 1152 46080 10.7461 4.37187 47.1004 130.077 192.463 192.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 300 0.000256 1024 0.063 1152 46080 10.8328 4.39658 76.9812 130.801 223.178 223.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 300 0.000256 1024 0.063 1152 46080 10.8344 4.39546 53.9033 130.755 200.4 200.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 300 0.000256 1024 0.063 1152 44160 10.8128 4.34698 44.7306 129.083 189.138 189.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 300 0.000256 1024 0.063 1152 46848 10.7841 4.40685 107.594 131.177 254.127 254.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 300 0.000256 1024 0.063 1152 46080 10.7433 4.36979 68.7023 130.171 214.149 214.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 300 0.000256 1024 0.063 1152 46080 10.7762 4.3737 58.6912 130.171 204.175 204.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 300 0.000256 1024 0.063 1152 43008 10.759 4.30899 48.7206 128.156 192.109 192.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 300 0.000256 1024 0.063 1152 45696 10.7996 4.37613 98.7538 130.144 244.238 244.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 300 0.000256 1024 0.063 1152 44800 10.8311 4.37107 63.6892 130.074 209.133 209.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 300 0.000256 1024 0.063 1152 45696 10.8291 4.37907 54.8742 130.183 200.43 200.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 300 0.000256 1024 0.063 1152 43008 11.4364 4.37373 47.9525 130.281 194.311 194.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 300 0.000256 1024 0.063 1152 46080 10.8079 4.39296 95.7391 130.814 241.923 242.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 300 0.000256 1024 0.063 1152 45056 10.7517 4.35491 64.1472 129.444 208.863 209.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 300 0.000256 1024 0.063 1152 43008 10.753 4.30877 53.2961 128.128 196.65 196.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 300 0.000256 1024 0.063 1152 40960 10.8112 4.25734 45.6841 126.849 187.767 187.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 300 0.000256 1024 0.063 1152 46080 10.7871 4.37734 94.7148 130.056 240.1 240.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 300 0.000256 1024 0.063 1152 46080 10.772 4.37635 69.2917 130.155 214.759 214.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 300 0.000256 1024 0.063 1152 44928 10.8797 4.38083 58.1687 130.342 203.935 204.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 300 0.000256 1024 0.063 1152 46080 10.776 4.3743 57.7631 130.363 203.438 203.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 300 0.000256 1024 0.063 1152 46080 10.8105 4.3991 93.0306 130.877 239.281 239.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 300 0.000256 1024 0.063 1152 46080 10.8163 4.39651 69.6751 130.881 215.934 216.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 300 0.000256 1024 0.063 1152 42240 10.9489 4.34586 55.5625 129.374 200.39 200.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 300 0.000256 1024 0.063 1152 46080 10.8523 4.40928 55.4345 131.187 202.047 202.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 300 0.000256 1024 0.063 1150 50176 10.4488 4.38813 88.7506 130.691 234.442 234.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 300 0.000256 1024 0.063 1150 50176 10.4794 4.38886 61.1116 130.845 206.987 207.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 300 0.000256 1024 0.063 1150 49152 10.476 4.36778 50.2394 130.116 195.363 195.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 300 0.000256 1024 0.063 1150 49920 10.5115 4.40272 83.8834 130.797 229.759 229.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 300 0.000256 1024 0.063 1150 49920 10.4972 4.39504 57.1054 130.775 202.939 203.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 300 0.000256 1024 0.063 1150 48000 10.4732 4.34618 48.0869 129.199 192.272 192.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 300 0.000256 1024 0.063 1150 48640 10.6157 4.39539 42.3068 130.861 188.342 188.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 300 0.000256 1024 0.063 1150 49920 10.5176 4.40522 110.938 131.053 257.078 257.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 300 0.000256 1024 0.063 1150 49152 10.4588 4.36742 71.4289 130.062 216.479 216.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 300 0.000256 1024 0.063 1150 48384 10.5788 4.37274 58.921 130.261 204.303 204.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 300 0.000256 1024 0.063 1150 46080 10.5252 4.31354 50.1113 128.172 193.29 193.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 300 0.000256 1024 0.063 1150 49280 10.4802 4.37702 102.677 130.016 247.708 247.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 300 0.000256 1024 0.063 1150 48384 10.5593 4.36842 67.4615 130.218 212.774 212.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 300 0.000256 1024 0.063 1150 48384 10.5977 4.38141 56.2562 130.182 201.582 201.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 300 0.000256 1024 0.063 1150 46592 10.7113 4.3721 49.8356 130.368 195.453 195.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 300 0.000256 1024 0.063 1150 50176 10.4763 4.38803 101.556 130.754 247.342 247.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 300 0.000256 1024 0.063 1150 49152 10.3988 4.34829 68.1625 129.542 212.616 212.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 300 0.000256 1024 0.063 1150 46080 10.5215 4.30899 57.2418 128.136 200.37 200.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 300 0.000256 1024 0.063 1150 45056 10.4652 4.26237 50.824 126.992 192.707 192.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 300 0.000256 1024 0.063 1150 49536 10.4656 4.37853 104.349 130.051 249.41 249.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 300 0.000256 1024 0.063 1150 48384 10.5662 4.37978 73.6673 130.263 219.04 219.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 300 0.000256 1024 0.063 1150 48384 10.6169 4.38067 62.6781 130.355 208.193 208.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 300 0.000256 1024 0.063 1150 46080 10.7712 4.37306 58.4136 130.315 204.042 204.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 300 0.000256 1024 0.063 1150 40320 10.5723 4.18765 50.8248 124.373 190.122 190.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 300 0.000256 1024 0.063 1150 49920 10.4882 4.39546 102.515 130.748 248.315 248.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 300 0.000256 1024 0.063 1150 48640 10.6107 4.39296 72.0287 130.879 218.078 218.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 300 0.000256 1024 0.063 1150 46080 10.6364 4.34995 60.7347 129.344 205.229 205.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 300 0.000256 1024 0.063 1150 46080 10.858 4.40694 55.5351 131.074 202.036 202.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 300 0.000256 1024 0.063 1150 44800 10.7876 4.35603 54.1204 129.575 199.009 199.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 300 0.000256 1024 0.063 1140 49152 10.5434 4.39296 80.5412 130.709 226.352 226.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 300 0.000256 1024 0.063 1140 49152 10.561 4.38966 55.3278 130.855 201.299 201.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 300 0.000256 1024 0.063 1140 47616 10.6439 4.36435 46.2755 130.207 191.648 191.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 300 0.000256 1024 0.063 1140 47104 10.5952 4.35238 41.361 129.528 186 186.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 300 0.000256 1024 0.063 1140 49280 10.5822 4.39504 109.145 130.801 255.087 255.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 300 0.000256 1024 0.063 1140 48640 10.619 4.39296 70.0652 130.723 215.969 216.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 300 0.000256 1024 0.063 1140 48000 10.4795 4.3479 58.962 129.088 203.042 203.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 300 0.000256 1024 0.063 1140 48640 10.6148 4.39334 51.6067 130.967 197.75 197.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 300 0.000256 1024 0.063 1140 49152 10.6034 4.4032 101.299 131.15 247.63 247.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 300 0.000256 1024 0.063 1140 47616 10.6266 4.36838 64.0006 130.197 209.358 209.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 300 0.000256 1024 0.063 1140 48384 10.5728 4.37699 55.6887 130.259 201.065 201.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 300 0.000256 1024 0.063 1140 46080 10.5138 4.3049 49.2709 128.173 192.426 192.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 300 0.000256 1024 0.063 1140 46080 10.6397 4.35194 44.614 129.373 189.142 189.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 300 0.000256 1024 0.063 1140 48384 10.5794 4.37504 95.2541 130.037 240.41 240.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 300 0.000256 1024 0.063 1140 48384 10.5565 4.36819 63.6686 130.198 208.957 209.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 300 0.000256 1024 0.063 1140 48384 10.6004 4.38029 55.7407 130.169 201.056 201.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 300 0.000256 1024 0.063 1140 46592 10.7277 4.37043 47.7643 130.26 193.287 193.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 300 0.000256 1024 0.063 1140 44800 10.5035 4.26144 43.074 126.729 184.729 184.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 300 0.000256 1024 0.063 1140 49152 10.5578 4.38867 92.1324 130.714 237.962 238.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 300 0.000256 1024 0.063 1140 47104 10.5845 4.35229 62.059 129.554 206.719 206.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 300 0.000256 1024 0.063 1140 46080 10.5184 4.30723 53.7798 128.14 196.91 197.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 300 0.000256 1024 0.063 1140 45056 10.4734 4.26042 49.5987 126.841 191.34 191.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 300 0.000256 1024 0.063 1140 46080 10.8455 4.40614 45.4093 131.097 191.923 192.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 300 0.000256 1024 0.063 1152 48128 10.6411 4.38592 79.9131 130.8 225.906 226.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 300 0.000256 1024 0.063 1152 48128 10.6625 4.38886 54.6743 130.858 200.753 200.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 300 0.000256 1024 0.063 1152 47616 10.6394 4.37248 46.5868 130.212 191.98 192.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 300 0.000256 1024 0.063 1152 47104 10.5983 4.3529 41.5275 129.449 186.095 186.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 300 0.000256 1024 0.063 1152 48000 10.6835 4.39706 104.988 130.668 250.908 251.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 300 0.000256 1024 0.063 1152 47360 10.7023 4.39517 67.0892 130.862 213.215 213.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 300 0.000256 1024 0.063 1152 46080 10.6426 4.34771 56.047 129.182 200.385 200.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 300 0.000256 1024 0.063 1152 46080 10.817 4.39466 49.5153 130.863 195.755 195.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 300 0.000256 1024 0.063 1152 44800 10.7649 4.35187 43.4518 129.317 188.045 188.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 300 0.000256 1024 0.063 1152 48384 10.6677 4.4073 99.1029 131.176 245.521 245.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 300 0.000256 1024 0.063 1152 47616 10.6244 4.37197 64.3581 130.213 209.755 209.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 300 0.000256 1024 0.063 1152 46080 10.7685 4.37453 52.7988 130.154 198.259 198.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 300 0.000256 1024 0.063 1152 46080 10.5329 4.30899 48.5377 128.128 191.678 191.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 300 0.000256 1024 0.063 1152 46080 10.6324 4.34867 43.4215 129.217 187.784 187.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 300 0.000256 1024 0.063 1152 47488 10.6676 4.37862 91.5538 130.142 236.906 237.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 300 0.000256 1024 0.063 1152 46592 10.7153 4.37248 60.4924 130.239 205.984 206.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 300 0.000256 1024 0.063 1152 45696 10.8231 4.3767 51.1925 130.198 196.763 196.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 300 0.000256 1024 0.063 1152 46592 10.7223 4.36842 46.0658 130.348 191.67 191.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 300 0.000256 1024 0.063 1152 44800 10.5171 4.26189 43.3197 126.835 185.1 185.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 300 0.000256 1024 0.063 1152 48128 10.6502 4.39117 90.683 130.844 236.735 236.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 300 0.000256 1024 0.063 1152 47104 10.6012 4.35382 61.04 129.464 205.625 205.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 300 0.000256 1024 0.063 1152 46080 10.5201 4.31002 54.1742 128.281 197.453 197.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 300 0.000256 1024 0.063 1152 45056 10.4774 4.26019 49.067 126.889 190.858 190.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 300 0.000256 1024 0.063 1152 46080 10.8529 4.4097 45.4021 131.166 191.992 192.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 300 0.000256 1024 0.063 1152 43008 10.4595 4.17594 44.142 124.297 183.243 183.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 300 0.000256 1024 0.063 1152 41984 11.1948 4.41203 71.0895 131.01 217.872 218.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 300 0.000256 1024 0.063 1152 41472 11.1792 4.39091 78.9826 130.692 225.411 225.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 300 0.000256 1024 0.063 1152 40960 11.2523 4.39222 53.5791 130.733 200.123 200.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 300 0.000256 1024 0.063 1152 39936 11.2318 4.36835 45.1733 130.21 191.143 191.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 300 0.000256 1024 0.063 1152 38912 11.2458 4.34995 40.4708 129.533 185.764 185.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 300 0.000256 1024 0.063 1152 40960 11.2523 4.39267 38.5439 130.983 185.331 185.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 300 0.000256 1024 0.063 1152 36864 11.5052 4.30739 34.495 128.264 178.741 178.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 300 0.000256 1024 0.063 1152 39424 11.4913 4.37014 34.4496 130.355 180.831 180.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 300 0.000256 1024 0.063 1152 36864 11.3428 4.25862 32.3764 126.87 175.021 175.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 300 0.000256 1024 0.063 1140 46592 10.7296 4.37648 35.2352 130.259 180.762 180.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 300 0.000256 1024 0.063 1152 46592 10.7301 4.37046 34.7227 130.259 180.246 180.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 300 0.000256 1024 0.063 1150 44800 10.7263 4.26394 35.9607 126.751 177.87 178.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 300 0.000256 1024 0.063 1152 40320 11.1136 4.26349 32.7506 126.83 175.126 175.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 300 0.000256 1024 0.063 1152 47104 10.6007 4.35338 33.1994 129.436 177.762 177.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 300 0.000256 1024 0.063 1152 38400 10.7038 4.17587 48.0591 124.538 187.641 187.781
