$date
	Tue Aug 30 22:47:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Dff $end
$var wire 1 ! Q $end
$var reg 1 " Clk $end
$var reg 1 # D $end
$var reg 2 $ R [1:0] $end
$var reg 1 % Rst $end
$scope module dff $end
$var wire 1 " Clk $end
$var wire 1 # D $end
$var wire 1 % Rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
bx $
x#
0"
x!
$end
#2
0%
0#
b0 $
#5
0!
1"
#10
0"
#12
1%
1#
b11 $
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#42
0%
b1 $
#45
1!
1"
#50
0"
#55
1"
#60
0"
#62
0!
1%
b11 $
#65
1"
#70
0"
#72
0%
0#
b0 $
#75
1"
#80
0"
#82
1#
b1 $
#85
1!
1"
#90
0"
#95
1"
#100
0"
