m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dG:/4.2 Projects/VLSI2/Verilog/SB
vSU
Z0 !s110 1673879699
!i10b 1
!s100 Q1`h3g2SXn1Och6@^CT]R0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IDmCM_zc;hCM:Q4k7hOmIN3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dG:/4.2 Projects/VLSI2/Verilog/SU_test
Z4 w1673879584
Z5 8G:/4.2 Projects/VLSI2/Verilog/SU_test/SU.v
Z6 FG:/4.2 Projects/VLSI2/Verilog/SU_test/SU.v
!i122 23
L0 1 17
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1673879699.000000
Z9 !s107 G:/4.2 Projects/VLSI2/Verilog/SU_test/SU.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|G:/4.2 Projects/VLSI2/Verilog/SU_test/SU.v|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
n@s@u
vSU_TB
R0
!i10b 1
!s100 47QJ?>R=cH?@PZOOWn=Lh0
R1
IHZ<iF=ozT3f5m;@Te_:`m3
R2
R3
w1673879697
Z13 8G:/4.2 Projects/VLSI2/Verilog/SU_test/SU_TB.v
Z14 FG:/4.2 Projects/VLSI2/Verilog/SU_test/SU_TB.v
!i122 24
L0 3 23
R7
r1
!s85 0
31
R8
Z15 !s107 G:/4.2 Projects/VLSI2/Verilog/SU_test/SU_TB.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|G:/4.2 Projects/VLSI2/Verilog/SU_test/SU_TB.v|
!i113 1
R11
R12
n@s@u_@t@b
XSU_TB_v_unit
DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1673877407
VJoeZO:RB;eYeP[hDPbV<52
r1
!s85 0
!i10b 1
!s100 1;A_J?9DmL8l?Y1e]Wcmd0
IJoeZO:RB;eYeP[hDPbV<52
!i103 1
S1
R3
w1673877082
R13
R14
!i122 5
L0 1 0
R7
31
!s108 1673877407.000000
R15
R16
!i113 1
R11
R12
n@s@u_@t@b_v_unit
vTG
R0
!i10b 1
!s100 eT[MG4EcmTn1Fgk3>C09`0
R1
IBhZg[B]zXW]`HJ4ISlZ>T1
R2
R3
R4
R5
R6
!i122 23
L0 20 8
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
n@t@g
