<profile>

<section name = "Vitis HLS Report for 'state_table'" level="0">
<item name = "Date">Tue Aug 15 18:30:19 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 5.087 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 25.600 ns, 25.600 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 77, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">6, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 262, -</column>
<column name="Register">-, -, 449, 96, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="state_table_req_old_unack_V_U">state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 24, 1, 12000</column>
<column name="state_table_resp_epsn_V_U">state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 24, 1, 12000</column>
<column name="state_table_resp_old_outstanding_V_U">state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 24, 1, 12000</column>
<column name="state_table_req_next_psn_V_U">state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 24, 1, 12000</column>
<column name="state_table_req_old_valid_V_U">state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 24, 1, 12000</column>
<column name="state_table_retryCounter_V_U">state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 500, 3, 1, 1500</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln186_fu_614_p2">+, 0, 0, 31, 24, 2</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_302">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_320">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_362">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_377">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_382">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_564">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_566">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op138_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op147_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op156_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op161_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op55_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op63_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_14_i_nbreadreq_fu_138_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_146_nbreadreq_fu_124_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_110_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="qpi2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="rxIbh2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="stateTable2qpi_rsp_blk_n">9, 2, 1, 2</column>
<column name="stateTable2rxIbh_rsp_blk_n">9, 2, 1, 2</column>
<column name="stateTable2rxIbh_rsp_din">13, 3, 75, 225</column>
<column name="stateTable2txIbh_rsp_blk_n">9, 2, 1, 2</column>
<column name="state_table_req_next_psn_V_address1">21, 5, 9, 45</column>
<column name="state_table_req_next_psn_V_d1">13, 3, 24, 72</column>
<column name="state_table_req_old_unack_V_address1">25, 6, 9, 54</column>
<column name="state_table_req_old_unack_V_d1">13, 3, 24, 72</column>
<column name="state_table_req_old_valid_V_address1">21, 5, 9, 45</column>
<column name="state_table_resp_epsn_V_address1">21, 5, 9, 45</column>
<column name="state_table_resp_epsn_V_d1">13, 3, 24, 72</column>
<column name="state_table_resp_old_outstanding_V_address1">21, 5, 9, 45</column>
<column name="state_table_retryCounter_V_address1">25, 6, 9, 54</column>
<column name="state_table_retryCounter_V_d1">13, 3, 3, 9</column>
<column name="txIbh2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="entry_req_next_psn_V_reg_787">24, 0, 24, 0</column>
<column name="entry_req_old_unack_V_reg_792">24, 0, 24, 0</column>
<column name="entry_req_old_valid_V_reg_797">24, 0, 24, 0</column>
<column name="entry_resp_epsn_V_reg_776">24, 0, 24, 0</column>
<column name="entry_resp_old_outstanding_V_reg_782">24, 0, 24, 0</column>
<column name="entry_retryCounter_V_reg_802">3, 0, 3, 0</column>
<column name="ifRequest_write_reg_682">1, 0, 1, 0</column>
<column name="rxRequest_epsn_V_reg_649">24, 0, 24, 0</column>
<column name="rxRequest_epsn_V_reg_649_pp0_iter1_reg">24, 0, 24, 0</column>
<column name="rxRequest_isResponse_reg_641">1, 0, 1, 0</column>
<column name="rxRequest_qpn_V_reg_636">16, 0, 16, 0</column>
<column name="rxRequest_qpn_V_reg_636_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="rxRequest_retryCounter_V_reg_655">3, 0, 3, 0</column>
<column name="rxRequest_retryCounter_V_reg_655_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="rxRequest_write_reg_645">1, 0, 1, 0</column>
<column name="tmp_14_i_reg_678">1, 0, 1, 0</column>
<column name="tmp_i_146_reg_660">1, 0, 1, 0</column>
<column name="tmp_i_146_reg_660_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_i_reg_632">1, 0, 1, 0</column>
<column name="txRequest_psn_V_reg_669">24, 0, 24, 0</column>
<column name="txRequest_qpn_V_reg_664">9, 0, 9, 0</column>
<column name="txRequest_write_reg_674">1, 0, 1, 0</column>
<column name="txRequest_write_reg_674_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="rxRequest_isResponse_reg_641">64, 32, 1, 0</column>
<column name="rxRequest_write_reg_645">64, 32, 1, 0</column>
<column name="tmp_i_reg_632">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, state_table, return value</column>
<column name="rxIbh2stateTable_upd_req_dout">in, 45, ap_fifo, rxIbh2stateTable_upd_req, pointer</column>
<column name="rxIbh2stateTable_upd_req_num_data_valid">in, 2, ap_fifo, rxIbh2stateTable_upd_req, pointer</column>
<column name="rxIbh2stateTable_upd_req_fifo_cap">in, 2, ap_fifo, rxIbh2stateTable_upd_req, pointer</column>
<column name="rxIbh2stateTable_upd_req_empty_n">in, 1, ap_fifo, rxIbh2stateTable_upd_req, pointer</column>
<column name="rxIbh2stateTable_upd_req_read">out, 1, ap_fifo, rxIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_dout">in, 41, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_num_data_valid">in, 2, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_fifo_cap">in, 2, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_empty_n">in, 1, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_read">out, 1, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_dout">in, 97, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_num_data_valid">in, 2, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_fifo_cap">in, 2, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_empty_n">in, 1, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="qpi2stateTable_upd_req_read">out, 1, ap_fifo, qpi2stateTable_upd_req, pointer</column>
<column name="stateTable2qpi_rsp_din">out, 123, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_num_data_valid">in, 2, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_fifo_cap">in, 2, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_full_n">in, 1, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2qpi_rsp_write">out, 1, ap_fifo, stateTable2qpi_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_din">out, 123, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_num_data_valid">in, 2, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_fifo_cap">in, 2, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_full_n">in, 1, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_write">out, 1, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2rxIbh_rsp_din">out, 75, ap_fifo, stateTable2rxIbh_rsp, pointer</column>
<column name="stateTable2rxIbh_rsp_num_data_valid">in, 2, ap_fifo, stateTable2rxIbh_rsp, pointer</column>
<column name="stateTable2rxIbh_rsp_fifo_cap">in, 2, ap_fifo, stateTable2rxIbh_rsp, pointer</column>
<column name="stateTable2rxIbh_rsp_full_n">in, 1, ap_fifo, stateTable2rxIbh_rsp, pointer</column>
<column name="stateTable2rxIbh_rsp_write">out, 1, ap_fifo, stateTable2rxIbh_rsp, pointer</column>
</table>
</item>
</section>
</profile>
