Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Aug 22 03:42:46 2016
| Host         : DESKTOP-8DBLMGH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AWGN_control_sets_placed.rpt
| Design       : AWGN
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    14 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             236 |           65 |
| Yes          | No                    | No                     |              52 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             517 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+---------------+-------------------------+------------------+----------------+
|  clock_IBUF_BUFG |               |                         |               10 |             21 |
|  clock_IBUF_BUFG | LOG/p_1_in    | LOG/value_d[30]_i_1_n_0 |                9 |             31 |
|  clock_IBUF_BUFG | b1            | reset_IBUF              |               25 |             64 |
|  clock_IBUF_BUFG | LOG/p_1_in    |                         |               16 |            104 |
|  clock_IBUF_BUFG |               | reset_IBUF              |               65 |            236 |
|  clock_IBUF_BUFG | LOG/p_1_in    | reset_IBUF              |              130 |            422 |
+------------------+---------------+-------------------------+------------------+----------------+


