static inline unsigned long F_1 ( unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%2], %0" : "=&r" (value) : "0" (value), "r" (addr));\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_2 ( T_1 * V_3 , T_1 V_4 )\r\n{\r\nF_1 ( ( unsigned long * ) V_3 , F_3 ( V_4 ) ) ;\r\n}\r\nstatic inline int F_4 ( unsigned long V_5 )\r\n{\r\nreturn ( ( V_5 & 0xF0000000 ) != 0 ) ;\r\n}\r\nstatic unsigned long F_5 ( T_1 V_6 )\r\n{\r\nif ( F_4 ( F_3 ( V_6 ) ) ) {\r\nreturn ~ 0UL ;\r\n}\r\nreturn ( F_3 ( V_6 ) & V_7 ) >> ( V_8 - 4 ) ;\r\n}\r\nstatic struct V_9 * F_6 ( T_2 V_10 )\r\n{\r\nif ( F_4 ( F_7 ( V_10 ) ) )\r\nF_8 () ;\r\nreturn F_9 ( ( F_7 ( V_10 ) & V_11 ) >> ( V_8 - 4 ) ) ;\r\n}\r\nstatic inline unsigned long F_10 ( T_3 V_12 )\r\n{ return F_4 ( F_11 ( V_12 ) ) ? ~ 0 : ( unsigned long ) F_12 ( ( F_11 ( V_12 ) & V_11 ) << 4 ) ; }\r\nstatic inline int F_13 ( T_1 V_6 )\r\n{ return ! ( F_3 ( V_6 ) & 0xFFFFFFF ) ; }\r\nstatic inline int F_14 ( T_1 V_6 )\r\n{ return ( ( F_3 ( V_6 ) & V_13 ) == V_14 ) ; }\r\nstatic inline void F_15 ( T_1 * V_3 )\r\n{ F_2 ( V_3 , F_16 ( 0 ) ) ; }\r\nstatic inline int F_17 ( T_2 V_10 )\r\n{ return ! ( F_7 ( V_10 ) & 0xFFFFFFF ) ; }\r\nstatic inline int F_18 ( T_2 V_10 )\r\n{ return ( F_7 ( V_10 ) & V_13 ) != V_15 ; }\r\nstatic inline int F_19 ( T_2 V_10 )\r\n{ return ( ( F_7 ( V_10 ) & V_13 ) == V_15 ) ; }\r\nstatic inline void F_20 ( T_2 * V_16 ) {\r\nint V_17 ;\r\nfor ( V_17 = 0 ; V_17 < V_18 / V_19 ; V_17 ++ )\r\nF_2 ( ( T_1 * ) & V_16 -> V_20 [ V_17 ] , F_16 ( 0 ) ) ;\r\n}\r\nstatic inline int F_21 ( T_3 V_12 )\r\n{ return ! ( F_11 ( V_12 ) & 0xFFFFFFF ) ; }\r\nstatic inline int F_22 ( T_3 V_12 )\r\n{ return ( F_11 ( V_12 ) & V_13 ) != V_15 ; }\r\nstatic inline int F_23 ( T_3 V_12 )\r\n{ return ( ( F_11 ( V_12 ) & V_13 ) == V_15 ) ; }\r\nstatic inline void F_24 ( T_3 * V_21 )\r\n{ F_2 ( ( T_1 * ) V_21 , F_16 ( 0 ) ) ; }\r\nstatic inline T_1 F_25 ( T_1 V_6 )\r\n{ return F_16 ( F_3 ( V_6 ) & ~ V_22 ) ; }\r\nstatic inline T_1 F_26 ( T_1 V_6 )\r\n{ return F_16 ( F_3 ( V_6 ) & ~ V_23 ) ; }\r\nstatic inline T_1 F_27 ( T_1 V_6 )\r\n{ return F_16 ( F_3 ( V_6 ) & ~ V_24 ) ; }\r\nstatic inline T_1 F_28 ( T_1 V_6 )\r\n{ return F_16 ( F_3 ( V_6 ) | V_22 ) ; }\r\nstatic inline T_1 F_29 ( T_1 V_6 )\r\n{ return F_16 ( F_3 ( V_6 ) | V_23 ) ; }\r\nstatic inline T_1 F_30 ( T_1 V_6 )\r\n{ return F_16 ( F_3 ( V_6 ) | V_24 ) ; }\r\nstatic T_1 F_31 ( struct V_9 * V_9 , T_4 V_25 )\r\n{ return F_16 ( ( F_32 ( V_9 ) << ( V_8 - 4 ) ) | F_33 ( V_25 ) ) ; }\r\nstatic T_1 F_34 ( unsigned long V_9 , T_4 V_25 )\r\n{ return F_16 ( ( ( V_9 ) >> 4 ) | F_33 ( V_25 ) ) ; }\r\nstatic T_1 F_35 ( unsigned long V_9 , T_4 V_25 , int V_26 )\r\n{ return F_16 ( ( ( V_9 ) >> 4 ) | ( V_26 << 28 ) | F_33 ( V_25 ) ) ; }\r\nstatic inline void F_36 ( T_5 * V_27 , T_3 * V_21 )\r\n{ F_2 ( ( T_1 * ) V_27 , ( V_15 | ( F_37 ( ( unsigned long ) V_21 ) >> 4 ) ) ) ; }\r\nstatic inline void F_38 ( T_3 * V_21 , T_2 * V_16 )\r\n{ F_2 ( ( T_1 * ) V_21 , ( V_15 | ( F_37 ( ( unsigned long ) V_16 ) >> 4 ) ) ) ; }\r\nstatic void F_39 ( T_2 * V_16 , T_1 * V_3 )\r\n{\r\nunsigned long V_28 ;\r\nint V_17 ;\r\nV_28 = F_37 ( ( unsigned long ) V_3 ) >> 4 ;\r\nfor ( V_17 = 0 ; V_17 < V_18 / V_19 ; V_17 ++ ) {\r\nF_2 ( ( T_1 * ) & V_16 -> V_20 [ V_17 ] , V_15 | V_28 ) ;\r\nV_28 += ( V_19 * sizeof( T_1 ) >> 4 ) ;\r\n}\r\n}\r\nstatic void F_40 ( T_2 * V_16 , struct V_9 * V_3 )\r\n{\r\nunsigned long V_28 ;\r\nint V_17 ;\r\nV_28 = F_32 ( V_3 ) << ( V_8 - 4 ) ;\r\nfor ( V_17 = 0 ; V_17 < V_18 / V_19 ; V_17 ++ ) {\r\nF_2 ( ( T_1 * ) & V_16 -> V_20 [ V_17 ] , V_15 | V_28 ) ;\r\nV_28 += ( V_19 * sizeof( T_1 ) >> 4 ) ;\r\n}\r\n}\r\nstatic inline T_1 F_41 ( T_1 V_6 , T_4 V_29 )\r\n{ return F_16 ( ( F_3 ( V_6 ) & V_30 ) | F_33 ( V_29 ) ) ; }\r\nstatic inline T_3 * F_42 ( struct V_31 * V_32 , unsigned long V_33 )\r\n{ return V_32 -> V_12 + ( V_33 >> V_34 ) ; }\r\nstatic inline T_2 * F_43 ( T_3 * V_35 , unsigned long V_33 )\r\n{\r\nreturn ( T_2 * ) F_10 ( * V_35 ) +\r\n( ( V_33 >> V_36 ) & ( V_37 - 1 ) ) ;\r\n}\r\nstatic inline T_1 * F_44 ( T_2 * V_35 , unsigned long V_33 )\r\n{\r\nvoid * V_6 ;\r\nV_6 = F_12 ( ( V_35 -> V_20 [ 0 ] & V_11 ) << 4 ) ;\r\nreturn ( T_1 * ) V_6 +\r\n( ( V_33 >> V_8 ) & ( V_18 - 1 ) ) ;\r\n}\r\nstatic unsigned long F_45 ( T_6 V_38 )\r\n{\r\nreturn ( V_38 . V_39 >> V_40 ) & V_41 ;\r\n}\r\nstatic unsigned long F_46 ( T_6 V_38 )\r\n{\r\nreturn ( V_38 . V_39 >> V_42 ) & V_43 ;\r\n}\r\nstatic T_6 F_47 ( unsigned long type , unsigned long V_44 )\r\n{\r\nreturn ( T_6 ) {\r\n( type & V_41 ) << V_40\r\n| ( V_44 & V_43 ) << V_42 } ;\r\n}\r\nstatic unsigned long F_48 ( int V_45 , int V_46 )\r\n{\r\nint V_44 ;\r\nif ( V_45 < V_47 ) {\r\nF_49 ( L_1 , V_45 ) ;\r\nV_45 = V_47 ;\r\n}\r\nif ( V_45 & ( V_47 - 1 ) ) {\r\nF_49 ( L_2 , V_45 ) ;\r\nV_45 += V_47 - 1 ;\r\n}\r\nF_50 ( V_46 > V_48 ) ;\r\nV_44 = F_51 ( & V_49 ,\r\nV_45 >> V_47 ,\r\nV_46 >> V_47 ) ;\r\nif ( V_44 == - 1 ) {\r\nF_49 ( L_3 ,\r\nV_45 , ( int ) V_50 ,\r\nV_49 . V_51 << V_47 ) ;\r\nreturn 0 ;\r\n}\r\nreturn ( V_52 + ( V_44 << V_47 ) ) ;\r\n}\r\nstatic unsigned long F_52 ( int V_45 , int V_46 )\r\n{\r\nunsigned long V_53 ;\r\nV_53 = F_48 ( V_45 , V_46 ) ;\r\nif ( V_53 )\r\nmemset ( ( void * ) V_53 , 0 , V_45 ) ;\r\nreturn V_53 ;\r\n}\r\nstatic void F_53 ( unsigned long V_54 , int V_45 )\r\n{\r\nint V_44 ;\r\nif ( V_54 < V_52 ) {\r\nF_49 ( L_4 ,\r\nV_54 , ( unsigned long ) V_52 ) ;\r\nF_8 () ;\r\n}\r\nif ( V_54 + V_45 > V_55 ) {\r\nF_49 ( L_5 ,\r\nV_54 , V_55 ) ;\r\nF_8 () ;\r\n}\r\nif ( ! F_54 ( V_45 ) ) {\r\nF_49 ( L_6 , V_45 ) ;\r\nF_8 () ;\r\n}\r\nif ( V_45 < V_47 ) {\r\nF_49 ( L_7 , V_45 ) ;\r\nF_8 () ;\r\n}\r\nif ( V_54 & ( V_45 - 1 ) ) {\r\nF_49 ( L_8 , V_54 , V_45 ) ;\r\nF_8 () ;\r\n}\r\nV_44 = ( V_54 - V_52 ) >> V_47 ;\r\nV_45 = V_45 >> V_47 ;\r\nF_55 ( & V_49 , V_44 , V_45 ) ;\r\n}\r\nstatic void F_56 ( void )\r\n{\r\nunsigned long V_56 = F_57 () / 1024 ;\r\nint V_57 ;\r\nV_57 =\r\nV_56 / V_58 / 1024 * 256 ;\r\nif ( V_57 < V_59 )\r\nV_57 = V_59 ;\r\nif ( V_57 > V_60 )\r\nV_57 = V_60 ;\r\nV_50 = V_57 * V_61 ;\r\nV_55 = V_52 + V_50 ;\r\n}\r\nstatic void T_7 F_58 ( void )\r\n{\r\nunsigned int V_62 ;\r\nT_3 * V_12 ;\r\nT_2 * V_10 ;\r\nT_1 * V_6 ;\r\nunsigned long V_63 , V_54 ;\r\nunsigned long V_4 ;\r\nV_62 = V_50 >> V_47 ;\r\nV_64 = F_59 ( V_50 ,\r\nV_48 , 0UL ) ;\r\nmemset ( V_64 , 0 , V_50 ) ;\r\nV_65 = F_59 ( V_62 >> 3 , V_66 , 0UL ) ;\r\nF_60 ( & V_49 , V_65 , V_62 ) ;\r\nV_67 = ( T_3 * ) F_48 ( V_68 , V_68 ) ;\r\nmemset ( F_61 ( V_67 ) , 0 , V_68 ) ;\r\nV_69 . V_12 = V_67 ;\r\nF_62 ( V_52 , V_55 ) ;\r\nV_63 = F_63 ( ( unsigned long ) V_64 ) ;\r\nV_54 = V_52 ;\r\nwhile ( V_54 < V_55 ) {\r\nV_12 = F_64 ( V_54 ) ;\r\nV_10 = F_43 ( F_61 ( V_12 ) , V_54 ) ;\r\nV_6 = F_44 ( F_61 ( V_10 ) , V_54 ) ;\r\nV_4 = ( ( V_63 >> 4 ) | V_14 | V_70 ) ;\r\nif ( V_71 )\r\nV_4 |= V_72 ;\r\nF_2 ( F_61 ( V_6 ) , F_16 ( V_4 ) ) ;\r\nV_54 += V_61 ;\r\nV_63 += V_61 ;\r\n}\r\nF_65 () ;\r\nF_66 () ;\r\n}\r\nstatic inline T_3 * F_67 ( void )\r\n{\r\nT_3 * V_12 = NULL ;\r\nV_12 = ( T_3 * ) F_48 ( V_68 , V_68 ) ;\r\nif ( V_12 ) {\r\nT_3 * V_73 = F_64 ( 0 ) ;\r\nmemset ( V_12 , 0 , V_74 * sizeof( T_3 ) ) ;\r\nmemcpy ( V_12 + V_74 , V_73 + V_74 ,\r\n( V_75 - V_74 ) * sizeof( T_3 ) ) ;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic void F_68 ( T_3 * V_12 )\r\n{\r\nF_53 ( ( unsigned long ) V_12 , V_68 ) ;\r\n}\r\nstatic T_2 * F_69 ( struct V_31 * V_32 , unsigned long V_33 )\r\n{\r\nreturn ( T_2 * ) F_52 ( V_76 , V_76 ) ;\r\n}\r\nstatic void F_70 ( T_2 * V_10 )\r\n{\r\nF_53 ( ( unsigned long ) V_10 , V_76 ) ;\r\n}\r\nstatic T_1 *\r\nF_71 ( struct V_31 * V_32 , unsigned long V_33 )\r\n{\r\nreturn ( T_1 * ) F_52 ( V_77 , V_77 ) ;\r\n}\r\nstatic T_8\r\nF_72 ( struct V_31 * V_32 , unsigned long V_33 )\r\n{\r\nunsigned long V_6 ;\r\nstruct V_9 * V_9 ;\r\nif ( ( V_6 = ( unsigned long ) F_71 ( V_32 , V_33 ) ) == 0 )\r\nreturn NULL ;\r\nV_9 = F_9 ( F_37 ( V_6 ) >> V_8 ) ;\r\nF_73 ( V_9 ) ;\r\nreturn V_9 ;\r\n}\r\nstatic void F_74 ( T_1 * V_6 )\r\n{\r\nF_53 ( ( unsigned long ) V_6 , V_77 ) ;\r\n}\r\nstatic void F_75 ( T_8 V_6 )\r\n{\r\nunsigned long V_78 ;\r\nF_76 ( V_6 ) ;\r\nV_78 = ( unsigned long ) F_77 ( V_6 ) ;\r\nif ( V_78 == 0 )\r\nF_8 () ;\r\nV_78 = F_32 ( V_6 ) << V_8 ;\r\nV_78 = ( unsigned long ) F_12 ( V_78 ) ;\r\nF_53 ( V_78 , V_77 ) ;\r\n}\r\nstatic inline void F_78 ( struct V_31 * V_79 , struct V_31 * V_32 )\r\n{\r\nstruct V_80 * V_27 ;\r\nV_27 = V_81 . V_82 ;\r\nif( V_27 != & V_81 ) {\r\nF_79 ( V_27 ) ;\r\nF_80 ( V_27 ) ;\r\nV_32 -> V_83 = V_27 -> V_84 ;\r\nV_27 -> V_85 = V_32 ;\r\nreturn;\r\n}\r\nV_27 = V_86 . V_82 ;\r\nif( V_27 -> V_85 == V_79 )\r\nV_27 = V_27 -> V_82 ;\r\nif( V_27 == & V_86 )\r\nF_81 ( L_9 ) ;\r\nF_82 ( V_27 -> V_85 ) ;\r\nF_83 ( V_27 -> V_85 ) ;\r\nF_79 ( V_27 ) ;\r\nF_80 ( V_27 ) ;\r\nV_27 -> V_85 -> V_83 = V_87 ;\r\nV_27 -> V_85 = V_32 ;\r\nV_32 -> V_83 = V_27 -> V_84 ;\r\n}\r\nstatic inline void F_84 ( int V_83 )\r\n{\r\nstruct V_80 * V_88 ;\r\nV_88 = V_89 + V_83 ;\r\nF_79 ( V_88 ) ;\r\nF_85 ( V_88 ) ;\r\n}\r\nstatic void F_86 ( struct V_31 * V_79 , struct V_31 * V_32 ,\r\nstruct V_90 * V_91 , int V_92 )\r\n{\r\nif( V_32 -> V_83 == V_87 ) {\r\nF_87 ( & V_93 ) ;\r\nF_78 ( V_79 , V_32 ) ;\r\nF_88 ( & V_93 ) ;\r\nF_36 ( & V_94 [ V_32 -> V_83 ] , V_32 -> V_12 ) ;\r\n}\r\nif ( V_95 == V_96 )\r\nF_89 () ;\r\nif ( V_97 )\r\nF_90 () ;\r\nF_91 ( V_32 -> V_83 ) ;\r\n}\r\nstatic inline void F_92 ( unsigned long V_98 ,\r\nunsigned long V_99 , int V_100 )\r\n{\r\nT_3 * V_21 ;\r\nT_2 * V_16 ;\r\nT_1 * V_3 ;\r\nunsigned long V_53 ;\r\nV_98 &= V_101 ;\r\nV_21 = F_64 ( V_99 ) ;\r\nV_16 = F_43 ( V_21 , V_99 ) ;\r\nV_3 = F_44 ( V_16 , V_99 ) ;\r\nV_53 = ( V_98 >> 4 ) | V_14 ;\r\nV_53 |= ( V_100 << 28 ) ;\r\nV_53 |= V_70 ;\r\nF_93 ( V_99 ) ;\r\nF_2 ( V_3 , F_16 ( V_53 ) ) ;\r\n}\r\nstatic void F_94 ( unsigned int V_102 , unsigned long V_103 ,\r\nunsigned long V_104 , unsigned int V_105 )\r\n{\r\nwhile ( V_105 != 0 ) {\r\nV_105 -= V_61 ;\r\nF_92 ( V_103 , V_104 , V_102 ) ;\r\nV_104 += V_61 ;\r\nV_103 += V_61 ;\r\n}\r\nF_66 () ;\r\n}\r\nstatic inline void F_95 ( unsigned long V_99 )\r\n{\r\nT_3 * V_21 ;\r\nT_2 * V_16 ;\r\nT_1 * V_3 ;\r\nV_21 = F_64 ( V_99 ) ;\r\nV_16 = F_43 ( V_21 , V_99 ) ;\r\nV_3 = F_44 ( V_16 , V_99 ) ;\r\nF_15 ( V_3 ) ;\r\n}\r\nstatic void F_96 ( unsigned long V_99 , unsigned int V_105 )\r\n{\r\nwhile ( V_105 != 0 ) {\r\nV_105 -= V_61 ;\r\nF_95 ( V_99 ) ;\r\nV_99 += V_61 ;\r\n}\r\nF_66 () ;\r\n}\r\nstatic struct V_106 * F_97 ( int V_107 )\r\n{\r\nstruct V_106 * V_108 ;\r\nV_108 = (struct V_106 * ) F_98 ( V_109 ,\r\nV_110 ) ;\r\n#ifdef F_99\r\nif ( V_108 )\r\nmemset ( V_108 , 0 , V_61 << V_110 ) ;\r\n#endif\r\nreturn V_108 ;\r\n}\r\nstatic void F_100 ( struct V_106 * V_111 )\r\n{\r\nF_101 ( ( unsigned long ) V_111 , V_110 ) ;\r\n}\r\nstatic void F_102 ( struct V_112 * V_113 , unsigned long V_33 , T_1 * V_3 )\r\n{\r\n#if 0\r\nstatic unsigned long last;\r\nunsigned int val;\r\nif (address == last) {\r\nval = srmmu_hwprobe(address);\r\nif (val != 0 && pte_val(*ptep) != val) {\r\nprintk("swift_update_mmu_cache: "\r\n"addr %lx put %08x probed %08x from %p\n",\r\naddress, pte_val(*ptep), val,\r\n__builtin_return_address(0));\r\nsrmmu_flush_whole_tlb();\r\n}\r\n}\r\nlast = address;\r\n#endif\r\n}\r\nstatic void F_103 ( void )\r\n{\r\nvolatile unsigned long V_114 ;\r\nunsigned long V_115 , V_116 ;\r\nF_104 () ;\r\nfor( V_115 = 0 ; V_115 < 0x10000 ; V_115 += 0x20 ) {\r\n__asm__ __volatile__("lda [%1 + %2] %3, %0\n\t" :\r\n"=r" (tagval) :\r\n"r" (faddr), "r" (0x40000),\r\n"i" (ASI_M_DATAC_TAG));\r\nif( ( V_116 & 0x60 ) == 0x60 )\r\nV_114 = * ( unsigned long * ) ( 0xf0020000 + V_115 ) ;\r\n}\r\n}\r\nstatic void F_105 ( struct V_31 * V_32 )\r\n{\r\nregister unsigned long V_117 , V_118 , V_119 , V_120 , V_121 , V_122 , V_123 ;\r\nunsigned long V_124 , V_115 ;\r\nint V_125 ;\r\nF_106 (mm)\r\nF_104 () ;\r\nF_107 ( V_124 ) ;\r\nV_125 = F_108 () ;\r\nF_91 ( V_32 -> V_83 ) ;\r\nV_117 = 0x20 ; V_118 = 0x40 ; V_119 = 0x60 ;\r\nV_120 = 0x80 ; V_121 = 0xa0 ; V_122 = 0xc0 ; V_123 = 0xe0 ;\r\nV_115 = ( 0x10000 - 0x100 ) ;\r\ngoto V_126;\r\ndo {\r\nV_115 -= 0x100 ;\r\nV_126:\r\n__asm__ __volatile__("sta %%g0, [%0] %1\n\t"\r\n"sta %%g0, [%0 + %2] %1\n\t"\r\n"sta %%g0, [%0 + %3] %1\n\t"\r\n"sta %%g0, [%0 + %4] %1\n\t"\r\n"sta %%g0, [%0 + %5] %1\n\t"\r\n"sta %%g0, [%0 + %6] %1\n\t"\r\n"sta %%g0, [%0 + %7] %1\n\t"\r\n"sta %%g0, [%0 + %8] %1\n\t" : :\r\n"r" (faddr), "i" (ASI_M_FLUSH_CTX),\r\n"r" (a), "r" (b), "r" (c), "r" (d),\r\n"r" (e), "r" (f), "r" (g));\r\n} while( V_115 );\r\nF_91 ( V_125 ) ;\r\nF_109 ( V_124 ) ;\r\nV_127\r\n}\r\nstatic void F_110 ( struct V_112 * V_113 , unsigned long V_128 , unsigned long V_129 )\r\n{\r\nstruct V_31 * V_32 = V_113 -> V_130 ;\r\nregister unsigned long V_117 , V_118 , V_119 , V_120 , V_121 , V_122 , V_123 ;\r\nunsigned long V_124 , V_115 ;\r\nint V_125 ;\r\nF_106 (mm)\r\nF_104 () ;\r\nF_107 ( V_124 ) ;\r\nV_125 = F_108 () ;\r\nF_91 ( V_32 -> V_83 ) ;\r\nV_117 = 0x20 ; V_118 = 0x40 ; V_119 = 0x60 ;\r\nV_120 = 0x80 ; V_121 = 0xa0 ; V_122 = 0xc0 ; V_123 = 0xe0 ;\r\nV_128 &= V_131 ;\r\nwhile( V_128 < V_129 ) {\r\nV_115 = ( V_128 + ( 0x10000 - 0x100 ) ) ;\r\ngoto V_126;\r\ndo {\r\nV_115 -= 0x100 ;\r\nV_126:\r\n__asm__ __volatile__("sta %%g0, [%0] %1\n\t"\r\n"sta %%g0, [%0 + %2] %1\n\t"\r\n"sta %%g0, [%0 + %3] %1\n\t"\r\n"sta %%g0, [%0 + %4] %1\n\t"\r\n"sta %%g0, [%0 + %5] %1\n\t"\r\n"sta %%g0, [%0 + %6] %1\n\t"\r\n"sta %%g0, [%0 + %7] %1\n\t"\r\n"sta %%g0, [%0 + %8] %1\n\t" : :\r\n"r" (faddr),\r\n"i" (ASI_M_FLUSH_SEG),\r\n"r" (a), "r" (b), "r" (c), "r" (d),\r\n"r" (e), "r" (f), "r" (g));\r\n} while ( V_115 != V_128 );\r\nV_128 += V_132 ;\r\n}\r\nF_91 ( V_125 ) ;\r\nF_109 ( V_124 ) ;\r\nV_127\r\n}\r\nstatic void F_111 ( struct V_112 * V_113 , unsigned long V_9 )\r\n{\r\nregister unsigned long V_117 , V_118 , V_119 , V_120 , V_121 , V_122 , V_123 ;\r\nstruct V_31 * V_32 = V_113 -> V_130 ;\r\nunsigned long V_124 , line ;\r\nint V_125 ;\r\nF_106 (mm)\r\nF_104 () ;\r\nF_107 ( V_124 ) ;\r\nV_125 = F_108 () ;\r\nF_91 ( V_32 -> V_83 ) ;\r\nV_117 = 0x20 ; V_118 = 0x40 ; V_119 = 0x60 ;\r\nV_120 = 0x80 ; V_121 = 0xa0 ; V_122 = 0xc0 ; V_123 = 0xe0 ;\r\nV_9 &= V_101 ;\r\nline = ( V_9 + V_61 ) - 0x100 ;\r\ngoto V_126;\r\ndo {\r\nline -= 0x100 ;\r\nV_126:\r\n__asm__ __volatile__("sta %%g0, [%0] %1\n\t"\r\n"sta %%g0, [%0 + %2] %1\n\t"\r\n"sta %%g0, [%0 + %3] %1\n\t"\r\n"sta %%g0, [%0 + %4] %1\n\t"\r\n"sta %%g0, [%0 + %5] %1\n\t"\r\n"sta %%g0, [%0 + %6] %1\n\t"\r\n"sta %%g0, [%0 + %7] %1\n\t"\r\n"sta %%g0, [%0 + %8] %1\n\t" : :\r\n"r" (line),\r\n"i" (ASI_M_FLUSH_PAGE),\r\n"r" (a), "r" (b), "r" (c), "r" (d),\r\n"r" (e), "r" (f), "r" (g));\r\n} while( line != V_9 );\r\nF_91 ( V_125 ) ;\r\nF_109 ( V_124 ) ;\r\nV_127\r\n}\r\nstatic void F_112 ( unsigned long V_9 )\r\n{\r\nregister unsigned long V_117 , V_118 , V_119 , V_120 , V_121 , V_122 , V_123 ;\r\nunsigned long line ;\r\nV_117 = 0x20 ; V_118 = 0x40 ; V_119 = 0x60 ; V_120 = 0x80 ; V_121 = 0xa0 ; V_122 = 0xc0 ; V_123 = 0xe0 ;\r\nV_9 &= V_101 ;\r\nline = ( V_9 + V_61 ) - 0x100 ;\r\ngoto V_126;\r\ndo {\r\nline -= 0x100 ;\r\nV_126:\r\n__asm__ __volatile__("sta %%g0, [%0] %1\n\t"\r\n"sta %%g0, [%0 + %2] %1\n\t"\r\n"sta %%g0, [%0 + %3] %1\n\t"\r\n"sta %%g0, [%0 + %4] %1\n\t"\r\n"sta %%g0, [%0 + %5] %1\n\t"\r\n"sta %%g0, [%0 + %6] %1\n\t"\r\n"sta %%g0, [%0 + %7] %1\n\t"\r\n"sta %%g0, [%0 + %8] %1\n\t" : :\r\n"r" (line),\r\n"i" (ASI_M_FLUSH_PAGE),\r\n"r" (a), "r" (b), "r" (c), "r" (d),\r\n"r" (e), "r" (f), "r" (g));\r\n} while( line != V_9 );\r\n}\r\nstatic void F_113 ( unsigned long V_9 )\r\n{\r\n}\r\nstatic void F_114 ( struct V_31 * V_32 , unsigned long V_133 )\r\n{\r\n}\r\nstatic void F_115 ( void )\r\n{\r\nF_116 () ;\r\n}\r\nstatic void F_117 ( struct V_31 * V_32 )\r\n{\r\nF_106 (mm)\r\n__asm__ __volatile__(\r\n"lda [%0] %3, %%g5\n\t"\r\n"sta %2, [%0] %3\n\t"\r\n"sta %%g0, [%1] %4\n\t"\r\n"sta %%g5, [%0] %3\n"\r\n:\r\n: "r" (SRMMU_CTX_REG), "r" (0x300), "r" (mm->context),\r\n"i" (ASI_M_MMUREGS), "i" (ASI_M_FLUSH_PROBE)\r\n: "g5");\r\nV_127\r\n}\r\nstatic void F_118 ( struct V_112 * V_113 , unsigned long V_128 , unsigned long V_129 )\r\n{\r\nstruct V_31 * V_32 = V_113 -> V_130 ;\r\nunsigned long V_45 ;\r\nF_106 (mm)\r\nV_128 &= V_134 ;\r\nV_45 = F_119 ( V_129 ) - V_128 ;\r\n__asm__ __volatile__(\r\n"lda [%0] %5, %%g5\n\t"\r\n"sta %1, [%0] %5\n"\r\n"1:\n\t"\r\n"subcc %3, %4, %3\n\t"\r\n"bne 1b\n\t"\r\n" sta %%g0, [%2 + %3] %6\n\t"\r\n"sta %%g5, [%0] %5\n"\r\n:\r\n: "r" (SRMMU_CTX_REG), "r" (mm->context), "r" (start | 0x200),\r\n"r" (size), "r" (SRMMU_PGDIR_SIZE), "i" (ASI_M_MMUREGS),\r\n"i" (ASI_M_FLUSH_PROBE)\r\n: "g5", "cc");\r\nV_127\r\n}\r\nstatic void F_120 ( struct V_112 * V_113 , unsigned long V_9 )\r\n{\r\nstruct V_31 * V_32 = V_113 -> V_130 ;\r\nF_106 (mm)\r\n__asm__ __volatile__(\r\n"lda [%0] %3, %%g5\n\t"\r\n"sta %1, [%0] %3\n\t"\r\n"sta %%g0, [%2] %4\n\t"\r\n"sta %%g5, [%0] %3\n"\r\n:\r\n: "r" (SRMMU_CTX_REG), "r" (mm->context), "r" (page & PAGE_MASK),\r\n"i" (ASI_M_MMUREGS), "i" (ASI_M_FLUSH_PROBE)\r\n: "g5");\r\nV_127\r\n}\r\nstatic void T_7 F_121 ( char * type )\r\n{\r\nF_122 ( L_10 , type ) ;\r\nF_123 () ;\r\n}\r\nstatic void T_7 F_62 ( unsigned long V_128 ,\r\nunsigned long V_129 )\r\n{\r\nT_3 * V_21 ;\r\nT_2 * V_16 ;\r\nT_1 * V_3 ;\r\nwhile( V_128 < V_129 ) {\r\nV_21 = F_64 ( V_128 ) ;\r\nif( F_21 ( * ( T_3 * ) F_61 ( V_21 ) ) ) {\r\nV_16 = ( T_2 * ) F_48 (\r\nV_76 , V_76 ) ;\r\nif ( V_16 == NULL )\r\nF_121 ( L_11 ) ;\r\nmemset ( F_61 ( V_16 ) , 0 , V_76 ) ;\r\nF_38 ( F_61 ( V_21 ) , V_16 ) ;\r\n}\r\nV_16 = F_43 ( F_61 ( V_21 ) , V_128 ) ;\r\nif( F_17 ( * ( T_2 * ) F_61 ( V_16 ) ) ) {\r\nV_3 = ( T_1 * ) F_48 ( V_77 , V_77 ) ;\r\nif ( V_3 == NULL )\r\nF_121 ( L_12 ) ;\r\nmemset ( F_61 ( V_3 ) , 0 , V_77 ) ;\r\nF_39 ( F_61 ( V_16 ) , V_3 ) ;\r\n}\r\nif ( V_128 > ( 0xffffffffUL - V_135 ) )\r\nbreak;\r\nV_128 = ( V_128 + V_135 ) & V_136 ;\r\n}\r\n}\r\nstatic void T_7 F_124 ( unsigned long V_128 ,\r\nunsigned long V_129 )\r\n{\r\nT_3 * V_21 ;\r\nT_2 * V_16 ;\r\nT_1 * V_3 ;\r\nwhile( V_128 < V_129 ) {\r\nV_21 = F_64 ( V_128 ) ;\r\nif( F_21 ( * V_21 ) ) {\r\nV_16 = ( T_2 * ) F_48 ( V_76 , V_76 ) ;\r\nif ( V_16 == NULL )\r\nF_121 ( L_11 ) ;\r\nmemset ( V_16 , 0 , V_76 ) ;\r\nF_38 ( V_21 , V_16 ) ;\r\n}\r\nV_16 = F_43 ( V_21 , V_128 ) ;\r\nif( F_17 ( * V_16 ) ) {\r\nV_3 = ( T_1 * ) F_48 ( V_77 ,\r\nV_77 ) ;\r\nif ( V_3 == NULL )\r\nF_121 ( L_12 ) ;\r\nmemset ( V_3 , 0 , V_77 ) ;\r\nF_39 ( V_16 , V_3 ) ;\r\n}\r\nif ( V_128 > ( 0xffffffffUL - V_135 ) )\r\nbreak;\r\nV_128 = ( V_128 + V_135 ) & V_136 ;\r\n}\r\n}\r\nstatic void T_7 F_125 ( unsigned long V_128 ,\r\nunsigned long V_129 )\r\n{\r\nT_3 * V_21 ;\r\nT_2 * V_16 ;\r\nT_1 * V_3 ;\r\nint V_137 = 0 ;\r\nunsigned long V_138 ;\r\nwhile( V_128 <= V_129 ) {\r\nif ( V_128 == 0 )\r\nbreak;\r\nif( V_128 == 0xfef00000 )\r\nV_128 = V_139 ;\r\nif( ! ( V_138 = F_126 ( V_128 ) ) ) {\r\nV_128 += V_61 ;\r\ncontinue;\r\n}\r\nV_137 = 0 ;\r\nif( ! ( V_128 & ~ ( V_131 ) ) ) {\r\nif( F_126 ( ( V_128 - V_61 ) + V_132 ) == V_138 )\r\nV_137 = 1 ;\r\n}\r\nif( ! ( V_128 & ~ ( V_134 ) ) ) {\r\nif( F_126 ( ( V_128 - V_61 ) + V_140 ) ==\r\nV_138 )\r\nV_137 = 2 ;\r\n}\r\nV_21 = F_64 ( V_128 ) ;\r\nif( V_137 == 2 ) {\r\n* ( T_3 * ) F_61 ( V_21 ) = F_127 ( V_138 ) ;\r\nV_128 += V_140 ;\r\ncontinue;\r\n}\r\nif( F_21 ( * ( T_3 * ) F_61 ( V_21 ) ) ) {\r\nV_16 = ( T_2 * ) F_48 ( V_76 , V_76 ) ;\r\nif ( V_16 == NULL )\r\nF_121 ( L_11 ) ;\r\nmemset ( F_61 ( V_16 ) , 0 , V_76 ) ;\r\nF_38 ( F_61 ( V_21 ) , V_16 ) ;\r\n}\r\nV_16 = F_43 ( F_61 ( V_21 ) , V_128 ) ;\r\nif( F_17 ( * ( T_2 * ) F_61 ( V_16 ) ) ) {\r\nV_3 = ( T_1 * ) F_48 ( V_77 ,\r\nV_77 ) ;\r\nif ( V_3 == NULL )\r\nF_121 ( L_12 ) ;\r\nmemset ( F_61 ( V_3 ) , 0 , V_77 ) ;\r\nF_39 ( F_61 ( V_16 ) , V_3 ) ;\r\n}\r\nif( V_137 == 1 ) {\r\nunsigned int V_5 ;\r\nV_5 = ( V_128 >> V_36 ) & 15 ;\r\n* ( unsigned long * ) F_61 ( & V_16 -> V_20 [ V_5 ] ) = V_138 ;\r\nV_128 += V_132 ;\r\ncontinue;\r\n}\r\nV_3 = F_44 ( F_61 ( V_16 ) , V_128 ) ;\r\n* ( T_1 * ) F_61 ( V_3 ) = F_16 ( V_138 ) ;\r\nV_128 += V_61 ;\r\n}\r\n}\r\nstatic void T_7 F_128 ( unsigned long V_54 , unsigned long V_141 )\r\n{\r\nT_3 * V_21 = F_64 ( V_54 ) ;\r\nunsigned long V_142 ;\r\nV_142 = F_129 ( V_141 >> 4 ) ;\r\n* ( T_3 * ) F_61 ( V_21 ) = F_127 ( V_142 ) ;\r\n}\r\nstatic unsigned long T_7 F_130 ( unsigned long V_143 , int V_144 )\r\n{\r\nunsigned long V_145 = ( V_146 [ V_144 ] . V_147 & V_134 ) ;\r\nunsigned long V_148 = ( V_143 & V_134 ) ;\r\nunsigned long V_149 = F_119 ( V_143 + V_146 [ V_144 ] . V_150 ) ;\r\nconst unsigned long V_151 = V_152 ;\r\nconst unsigned long V_153 = V_152 + V_154 ;\r\nif ( V_148 < V_151 || V_148 >= V_153 )\r\nreturn V_148 ;\r\nif ( V_149 > V_153 || V_149 < V_151 )\r\nV_149 = V_153 ;\r\nwhile( V_148 < V_149 ) {\r\nF_128 ( V_148 , V_145 ) ;\r\nV_148 += V_140 ; V_145 += V_140 ;\r\n}\r\nreturn V_148 ;\r\n}\r\nstatic inline void F_131 ( char * V_155 )\r\n{\r\nF_122 ( V_155 ) ;\r\nF_122 ( L_13 ) ;\r\nF_123 () ;\r\n}\r\nstatic inline void F_132 ( void )\r\n{\r\nint V_17 ;\r\nif ( V_141 > 0 ) {\r\nF_128 ( V_152 , V_141 ) ;\r\n}\r\nfor ( V_17 = 0 ; V_146 [ V_17 ] . V_150 != 0 ; V_17 ++ ) {\r\nF_130 ( ( unsigned long ) F_133 ( V_146 [ V_17 ] . V_147 ) , V_17 ) ;\r\n}\r\nF_134 ( V_156 , V_152 / V_140 ) ;\r\n}\r\nvoid T_7 F_135 ( void )\r\n{\r\nint V_17 ;\r\nT_9 V_157 ;\r\nchar V_158 [ 128 ] ;\r\nT_3 * V_12 ;\r\nT_2 * V_10 ;\r\nT_1 * V_6 ;\r\nunsigned long V_159 ;\r\nV_160 . V_128 = V_161 ;\r\nif ( V_95 == V_162 )\r\nV_163 = 65536 ;\r\nelse {\r\nV_157 = F_136 ( V_164 ) ;\r\nV_163 = 0 ;\r\nwhile( V_157 != 0 ) {\r\nF_137 ( V_157 , L_14 , V_158 , sizeof( V_158 ) ) ;\r\nif( ! strcmp ( V_158 , L_15 ) ) {\r\nV_163 = F_138 ( V_157 , L_16 , 0x8 ) ;\r\nbreak;\r\n}\r\nV_157 = F_139 ( V_157 ) ;\r\n}\r\n}\r\nif( ! V_163 ) {\r\nF_122 ( L_17 ) ;\r\nF_123 () ;\r\n}\r\nV_159 = 0 ;\r\nV_165 = F_140 ( & V_159 ) ;\r\nF_56 () ;\r\nF_58 () ;\r\nF_125 ( 0xfe400000 , ( V_166 - V_61 ) ) ;\r\nF_132 () ;\r\nV_94 = ( T_5 * ) F_48 ( V_163 * sizeof( T_5 ) , V_163 * sizeof( T_5 ) ) ;\r\nV_167 = ( T_5 * ) F_37 ( ( unsigned long ) V_94 ) ;\r\nfor( V_17 = 0 ; V_17 < V_163 ; V_17 ++ )\r\nF_36 ( ( T_5 * ) F_61 ( & V_94 [ V_17 ] ) , V_67 ) ;\r\nF_65 () ;\r\nF_141 ( ( unsigned long ) V_167 ) ;\r\n#ifdef F_142\r\nF_143 () ;\r\n#else\r\nF_66 () ;\r\n#endif\r\nF_144 () ;\r\nF_124 ( V_160 . V_128 , V_168 ) ;\r\nF_124 ( V_169 , V_170 ) ;\r\nF_124 (\r\nF_145 ( V_171 - 1 ) , V_172 ) ;\r\nF_124 ( V_173 , V_174 ) ;\r\nV_12 = F_64 ( V_173 ) ;\r\nV_10 = F_43 ( V_12 , V_173 ) ;\r\nV_6 = F_44 ( V_10 , V_173 ) ;\r\nV_175 = V_6 ;\r\nF_65 () ;\r\nF_66 () ;\r\nF_146 ( V_163 ) ;\r\nF_147 () ;\r\n{\r\nunsigned long V_176 [ V_177 ] ;\r\nunsigned long V_178 [ V_177 ] ;\r\nunsigned long V_179 ;\r\nint V_180 ;\r\nfor ( V_180 = 0 ; V_180 < V_177 ; V_180 ++ )\r\nV_176 [ V_180 ] = V_178 [ V_180 ] = 0 ;\r\nV_179 = V_181 - V_182 ;\r\nV_176 [ V_183 ] = V_179 ;\r\nV_178 [ V_183 ] = V_179 - V_159 ;\r\nV_179 = V_184 - V_181 ;\r\nV_176 [ V_185 ] = V_179 ;\r\nV_178 [ V_185 ] = V_179 - F_148 () ;\r\nF_149 ( 0 , V_176 , V_182 , V_178 ) ;\r\n}\r\n}\r\nstatic void F_150 ( struct V_186 * V_187 )\r\n{\r\nF_151 ( V_187 ,\r\nL_18\r\nL_19\r\nL_20\r\nL_21 ,\r\nV_188 ,\r\nV_163 ,\r\nV_50 ,\r\nV_49 . V_51 << V_47 ) ;\r\n}\r\nstatic void F_152 ( struct V_112 * V_113 , unsigned long V_33 , T_1 V_6 )\r\n{\r\n}\r\nstatic void F_153 ( struct V_31 * V_32 )\r\n{\r\nif( V_32 -> V_83 != V_87 ) {\r\nF_82 ( V_32 ) ;\r\nF_36 ( & V_94 [ V_32 -> V_83 ] , V_67 ) ;\r\nF_83 ( V_32 ) ;\r\nF_87 ( & V_93 ) ;\r\nF_84 ( V_32 -> V_83 ) ;\r\nF_88 ( & V_93 ) ;\r\nV_32 -> V_83 = V_87 ;\r\n}\r\n}\r\nstatic void T_7 F_154 ( void )\r\n{\r\nF_122 ( L_22 ) ;\r\nF_123 () ;\r\n}\r\nstatic void T_7 F_155 ( void )\r\n{\r\nT_9 V_189 ;\r\nint V_190 ;\r\nchar V_158 [ 128 ] ;\r\n#ifdef F_142\r\nint V_92 = 0 ;\r\nunsigned long V_191 = 0 ;\r\nunsigned long V_192 = 0x10000000 ;\r\n#endif\r\nV_189 = F_136 ( V_164 ) ;\r\nwhile( ( V_189 = F_139 ( V_189 ) ) != 0 ) {\r\nF_137 ( V_189 , L_14 , V_158 , sizeof( V_158 ) ) ;\r\nif( ! strcmp ( V_158 , L_15 ) ) {\r\nV_193 = F_156 ( V_189 , L_23 ) ;\r\nif ( V_193 == - 1 ) {\r\nF_122 ( L_24\r\nL_25 ) ;\r\nF_123 () ;\r\n}\r\nV_190 = F_156 ( V_189 , L_26 ) ;\r\nif ( V_190 == - 1 ) {\r\nF_122 ( L_27 ) ;\r\nF_123 () ;\r\n}\r\nV_194 = V_190 * V_193 ;\r\n#ifdef F_142\r\nif( V_194 > V_191 )\r\nV_191 = V_194 ;\r\nif( V_193 < V_192 )\r\nV_192 = V_193 ;\r\nV_92 ++ ;\r\nif ( V_92 >= V_195 || ! F_157 ( V_92 ) )\r\nbreak;\r\n#else\r\nbreak;\r\n#endif\r\n}\r\n}\r\nif( V_189 == 0 ) {\r\nF_122 ( L_28 ) ;\r\nF_123 () ;\r\n}\r\n#ifdef F_142\r\nV_194 = V_191 ;\r\nV_193 = V_192 ;\r\n#endif\r\nF_49 ( L_29 ,\r\n( int ) V_194 , ( int ) V_193 ) ;\r\n}\r\nstatic void T_10 F_158 ( void )\r\n{\r\nvolatile unsigned long V_196 ;\r\nunsigned long V_197 = F_159 () ;\r\nF_160 () ;\r\nV_197 &= ~ ( V_198 ) ;\r\nV_197 |= ( V_199 | V_200 ) ;\r\nV_197 |= ( V_201 ) ;\r\nF_161 ( V_197 ) ;\r\n#if 0\r\nhyper_clear_all_tags();\r\n#endif\r\nF_162 ( V_202 | V_203 ) ;\r\nF_90 () ;\r\nV_196 = F_163 () ;\r\nV_196 = F_164 () ;\r\n}\r\nstatic void T_7 F_165 ( void )\r\n{\r\nV_188 = L_30 ;\r\nV_204 = V_205 ;\r\nF_155 () ;\r\nV_97 = 1 ;\r\nF_166 ( V_206 , F_15 , V_207 ) ;\r\nF_166 ( V_208 , F_20 , V_207 ) ;\r\nF_166 ( V_209 , F_24 , V_207 ) ;\r\nF_166 ( F_65 , V_210 , V_207 ) ;\r\nF_166 ( F_82 , V_211 , V_207 ) ;\r\nF_166 ( V_212 , V_213 , V_207 ) ;\r\nF_166 ( V_214 , V_215 , V_207 ) ;\r\nF_166 ( F_66 , V_216 , V_207 ) ;\r\nF_166 ( F_83 , V_217 , V_207 ) ;\r\nF_166 ( V_218 , V_219 , V_207 ) ;\r\nF_166 ( V_220 , V_221 , V_207 ) ;\r\nF_166 ( F_93 , V_222 , V_207 ) ;\r\nF_166 ( V_223 , V_224 , V_207 ) ;\r\nF_166 ( V_225 , V_226 , V_227 ) ;\r\nF_144 = F_158 ;\r\nF_167 () ;\r\n}\r\nstatic void T_10 F_168 ( void )\r\n{\r\nunsigned long V_197 = F_159 () ;\r\nunsigned long V_115 , V_116 ;\r\nvolatile unsigned long V_114 ;\r\nvolatile unsigned long V_196 ;\r\nV_196 = F_163 () ;\r\nV_196 = F_164 () ;\r\nif ( ! ( V_197 & V_228 ) ) {\r\nfor( V_115 = 0x0 ; V_115 < 0x10000 ; V_115 += 20 ) {\r\n__asm__ __volatile__("sta %%g0, [%0 + %1] %2\n\t"\r\n"sta %%g0, [%0] %2\n\t" : :\r\n"r" (faddr), "r" (0x40000),\r\n"i" (ASI_M_DATAC_TAG));\r\n}\r\n} else {\r\nfor( V_115 = 0 ; V_115 < 0x10000 ; V_115 += 0x20 ) {\r\n__asm__ __volatile__("lda [%1 + %2] %3, %0\n\t" :\r\n"=r" (tagval) :\r\n"r" (faddr), "r" (0x40000),\r\n"i" (ASI_M_DATAC_TAG));\r\nif( ( V_116 & 0x60 ) == 0x60 )\r\nV_114 = * ( unsigned long * )\r\n( 0xf0020000 + V_115 ) ;\r\n}\r\n}\r\nV_196 = F_163 () ;\r\nV_196 = F_164 () ;\r\nV_197 |= ( V_228 | V_229 ) ;\r\nF_161 ( V_197 ) ;\r\n}\r\nstatic void T_7 F_169 ( void )\r\n{\r\nF_155 () ;\r\nF_166 ( V_206 , F_15 , V_207 ) ;\r\nF_166 ( V_208 , F_20 , V_207 ) ;\r\nF_166 ( V_209 , F_24 , V_207 ) ;\r\nF_166 ( F_65 , F_103 , V_207 ) ;\r\nF_166 ( F_82 , F_105 , V_207 ) ;\r\nF_166 ( V_212 , F_110 , V_207 ) ;\r\nF_166 ( V_214 , F_111 , V_207 ) ;\r\nF_166 ( F_66 , F_115 , V_207 ) ;\r\nF_166 ( F_83 , F_117 , V_207 ) ;\r\nF_166 ( V_220 , F_120 , V_207 ) ;\r\nF_166 ( V_218 , F_118 , V_207 ) ;\r\nF_166 ( F_93 , F_112 , V_207 ) ;\r\nF_166 ( V_223 , F_114 , V_227 ) ;\r\nF_166 ( V_225 , F_113 , V_227 ) ;\r\nF_144 = F_168 ;\r\n}\r\nstatic void T_7 F_170 ( void )\r\n{\r\nV_188 = L_31 ;\r\nV_204 = V_230 ;\r\nF_169 () ;\r\n}\r\nstatic void T_7 F_171 ( unsigned long V_231 )\r\n{\r\nV_188 = L_32 ;\r\nif( V_231 == 0xe ) {\r\nV_204 = V_232 ;\r\nV_233 |= V_234 ;\r\n} else {\r\nif( V_231 == 0xd ) {\r\nV_204 = V_235 ;\r\nV_233 |= V_236 ;\r\n} else {\r\nV_204 = V_230 ;\r\n}\r\n}\r\nF_169 () ;\r\n}\r\nstatic void T_10 F_172 ( void )\r\n{\r\nunsigned long V_197 ;\r\nF_173 () ;\r\nV_197 = F_159 () ;\r\nV_197 |= ( V_237 | V_238 ) ;\r\nV_197 &= ~ ( V_239 ) ;\r\nF_161 ( V_197 ) ;\r\n}\r\nstatic void T_7 F_174 ( void )\r\n{\r\nunsigned long V_240 ;\r\n__asm__ __volatile__("lda [%1] %2, %0\n\t"\r\n"srl %0, 0x18, %0\n\t" :\r\n"=r" (swift_rev) :\r\n"r" (SWIFT_MASKID_ADDR), "i" (ASI_M_BYPASS));\r\nV_188 = L_33 ;\r\nswitch( V_240 ) {\r\ncase 0x11 :\r\ncase 0x20 :\r\ncase 0x23 :\r\ncase 0x30 :\r\nV_204 = V_241 ;\r\nV_233 |= ( V_242 | V_243 ) ;\r\nbreak;\r\ncase 0x25 :\r\ncase 0x31 :\r\nV_204 = V_244 ;\r\nV_233 |= V_243 ;\r\nbreak;\r\ndefault:\r\nV_204 = V_245 ;\r\nbreak;\r\n}\r\nF_166 ( F_65 , F_173 , V_207 ) ;\r\nF_166 ( F_82 , V_246 , V_207 ) ;\r\nF_166 ( V_214 , V_247 , V_207 ) ;\r\nF_166 ( V_212 , V_248 , V_207 ) ;\r\nF_166 ( F_66 , V_249 , V_207 ) ;\r\nF_166 ( F_83 , V_250 , V_207 ) ;\r\nF_166 ( V_220 , V_251 , V_207 ) ;\r\nF_166 ( V_218 , V_252 , V_207 ) ;\r\nF_166 ( F_93 , V_253 , V_207 ) ;\r\nF_166 ( V_223 , V_254 , V_207 ) ;\r\nF_166 ( V_225 , V_255 , V_207 ) ;\r\nF_166 ( V_256 , F_102 , V_207 ) ;\r\nV_257 = 0 ;\r\nF_144 = F_172 ;\r\n}\r\nstatic void F_175 ( void )\r\n{\r\nF_104 () ;\r\nF_176 () ;\r\n}\r\nstatic void F_177 ( struct V_31 * V_32 )\r\n{\r\nF_106 (mm)\r\nF_104 () ;\r\nF_176 () ;\r\nV_127\r\n}\r\nstatic void F_178 ( struct V_112 * V_113 , unsigned long V_128 , unsigned long V_129 )\r\n{\r\nF_106 (vma->vm_mm)\r\nF_104 () ;\r\nF_176 () ;\r\nV_127\r\n}\r\nstatic void F_179 ( struct V_112 * V_113 , unsigned long V_9 )\r\n{\r\nF_106 (vma->vm_mm)\r\nF_104 () ;\r\nif ( V_113 -> V_258 & V_259 )\r\nF_180 () ;\r\nF_181 () ;\r\nV_127\r\n}\r\nstatic void F_182 ( unsigned long V_9 )\r\n{\r\n#ifdef F_183\r\nvolatile unsigned long V_196 ;\r\nif ( F_126 ( V_9 ) )\r\nF_184 ( V_9 ) ;\r\nV_196 = F_164 () ;\r\n#endif\r\n}\r\nstatic void F_185 ( struct V_31 * V_32 , unsigned long V_133 )\r\n{\r\n}\r\nstatic void F_186 ( unsigned long V_9 )\r\n{\r\nF_181 () ;\r\n}\r\nstatic void F_187 ( void )\r\n{\r\nF_116 () ;\r\n}\r\nstatic void F_188 ( struct V_31 * V_32 )\r\n{\r\nF_106 (mm)\r\nF_116 () ;\r\nV_127\r\n}\r\nstatic void F_189 ( struct V_112 * V_113 , unsigned long V_128 , unsigned long V_129 )\r\n{\r\nF_106 (vma->vm_mm)\r\nF_116 () ;\r\nV_127\r\n}\r\nstatic void F_190 ( struct V_112 * V_113 , unsigned long V_9 )\r\n{\r\nF_106 (vma->vm_mm)\r\nF_116 () ;\r\nV_127\r\n}\r\nstatic void T_10 F_191 ( void )\r\n{\r\nunsigned long V_197 = F_159 () ;\r\nunsigned long V_260 ;\r\nF_175 () ;\r\nV_197 &= ~ ( V_261 | V_262 ) ;\r\nV_197 &= ~ ( V_263 ) ;\r\nF_161 ( V_197 ) ;\r\nV_260 = F_192 () ;\r\n#ifdef F_183\r\nV_260 |= ( V_264 ) ;\r\nV_260 &= ~ ( V_265 | V_266 ) ;\r\n#else\r\nV_260 |= ( V_264 | V_266 ) ;\r\nV_260 &= ~ ( V_265 ) ;\r\n#endif\r\nswitch ( V_260 & 7 ) {\r\ncase 0 :\r\ncase 7 :\r\nbreak;\r\ndefault:\r\nV_260 |= ( V_267 ) ;\r\n}\r\nF_193 ( V_260 ) ;\r\nV_197 |= ( V_261 | V_262 ) ;\r\nV_197 |= ( V_268 ) ;\r\nF_161 ( V_197 ) ;\r\n}\r\nstatic void T_7 F_194 ( void )\r\n{\r\nV_188 = L_34 ;\r\nV_204 = V_269 ;\r\nF_166 ( F_65 , F_175 , V_207 ) ;\r\nF_166 ( F_82 , F_177 , V_207 ) ;\r\nF_166 ( V_214 , F_179 , V_207 ) ;\r\nF_166 ( V_212 , F_178 , V_207 ) ;\r\nF_166 ( F_66 , F_187 , V_207 ) ;\r\nF_166 ( F_83 , F_188 , V_207 ) ;\r\nF_166 ( V_220 , F_190 , V_207 ) ;\r\nF_166 ( V_218 , F_189 , V_207 ) ;\r\nF_166 ( F_93 , F_182 , V_207 ) ;\r\nF_166 ( V_223 , F_185 , V_227 ) ;\r\nF_166 ( V_225 , F_186 , V_207 ) ;\r\nF_144 = F_191 ;\r\n}\r\nstatic void T_10 F_195 ( void )\r\n{\r\nunsigned long V_197 = F_159 () ;\r\nF_196 () ;\r\nF_197 () ;\r\nV_197 &= ~ V_270 ;\r\nV_197 |= ( V_271 | V_272 ) ;\r\nF_161 ( V_197 ) ;\r\n}\r\nstatic void T_7 F_198 ( void )\r\n{\r\nV_188 = L_35 ;\r\nV_204 = V_273 ;\r\nF_166 ( F_65 , V_274 , V_207 ) ;\r\nF_166 ( F_82 , V_275 , V_207 ) ;\r\nF_166 ( V_214 , V_276 , V_207 ) ;\r\nF_166 ( V_212 , V_277 , V_207 ) ;\r\nF_166 ( F_66 , V_278 , V_207 ) ;\r\nF_166 ( F_83 , V_279 , V_207 ) ;\r\nF_166 ( V_220 , V_280 , V_207 ) ;\r\nF_166 ( V_218 , V_281 , V_207 ) ;\r\nF_166 ( F_93 , V_282 , V_227 ) ;\r\nF_166 ( V_223 , V_283 , V_207 ) ;\r\nF_166 ( V_225 , V_284 , V_207 ) ;\r\nF_144 = F_195 ;\r\nF_199 () ;\r\n}\r\nstatic void T_10 F_200 ( void )\r\n{\r\nunsigned long V_197 = F_159 () ;\r\nstatic int V_285 ;\r\nif( V_286 ) {\r\nunsigned long V_287 = F_201 () ;\r\nV_287 |= ( V_288 | V_289 | V_290 ) ;\r\nV_287 &= ~ ( V_291 ) ;\r\nF_202 ( V_287 ) ;\r\nV_197 |= V_292 ;\r\n} else {\r\nunsigned long V_293 ;\r\nV_197 &= ~ ( V_292 ) ;\r\nif( V_285 ++ ) {\r\nV_293 = F_203 () ;\r\nV_293 &= ~ ( V_294 ) ;\r\nF_204 ( V_293 ) ;\r\nF_205 () ;\r\n}\r\n}\r\nV_197 |= V_295 ;\r\nV_197 |= ( V_296 | V_297 ) ;\r\nV_197 |= V_298 ;\r\nV_197 &= ~ ( V_299 ) ;\r\nF_161 ( V_197 ) ;\r\n}\r\nstatic void T_7 F_206 ( void )\r\n{\r\nunsigned long V_197 = F_159 () ;\r\nif( V_197 & V_300 ) {\r\nV_188 = L_36 ;\r\nV_286 = 0 ;\r\nF_205 () ;\r\nF_166 ( V_206 , F_15 , V_207 ) ;\r\nF_166 ( V_208 , F_20 , V_207 ) ;\r\nF_166 ( V_209 , F_24 , V_207 ) ;\r\nF_166 ( V_225 , V_301 , V_207 ) ;\r\nV_257 = 0 ;\r\n} else {\r\nV_188 = L_37 ;\r\nV_286 = 1 ;\r\nV_71 = 1 ;\r\nF_166 ( V_225 , V_302 , V_227 ) ;\r\n}\r\nF_166 ( F_65 , V_303 , V_207 ) ;\r\nF_166 ( F_82 , V_304 , V_207 ) ;\r\nF_166 ( V_214 , V_305 , V_207 ) ;\r\nF_166 ( V_212 , V_306 , V_207 ) ;\r\n#ifdef F_142\r\nif ( V_95 == V_162 ) {\r\nF_166 ( F_66 , V_307 , V_207 ) ;\r\nF_166 ( F_83 , V_308 , V_207 ) ;\r\nF_166 ( V_220 , V_309 , V_207 ) ;\r\nF_166 ( V_218 , V_310 , V_207 ) ;\r\n} else\r\n#endif\r\n{\r\nF_166 ( F_66 , V_311 , V_207 ) ;\r\nF_166 ( F_83 , V_312 , V_207 ) ;\r\nF_166 ( V_220 , V_313 , V_207 ) ;\r\nF_166 ( V_218 , V_314 , V_207 ) ;\r\n}\r\nF_166 ( F_93 , V_315 , V_227 ) ;\r\nF_166 ( V_223 , V_316 , V_227 ) ;\r\nF_144 = F_200 ;\r\n}\r\nvoid T_7 F_207 ( void )\r\n{\r\n}\r\nvoid T_7 F_208 ( void )\r\n{\r\nV_188 = L_38 ;\r\nF_166 ( F_65 , V_317 ,\r\nV_207 ) ;\r\nF_166 ( F_82 , V_317 ,\r\nV_207 ) ;\r\nF_166 ( V_214 , V_318 ,\r\nV_207 ) ;\r\nF_166 ( V_212 , V_317 ,\r\nV_207 ) ;\r\nF_166 ( V_225 , V_319 ,\r\nV_207 ) ;\r\nF_166 ( F_66 , V_320 , V_207 ) ;\r\nF_166 ( F_83 , V_320 , V_207 ) ;\r\nF_166 ( V_220 , V_320 , V_207 ) ;\r\nF_166 ( V_218 , V_320 , V_207 ) ;\r\nF_166 ( F_93 , V_317 ,\r\nV_227 ) ;\r\nF_166 ( V_223 , V_317 , V_227 ) ;\r\nF_144 = F_207 ;\r\nV_71 = 0 ;\r\nV_321 = F_209 () ;\r\n}\r\nstatic void T_7 F_210 ( void )\r\n{\r\nunsigned long V_197 , V_322 ;\r\nunsigned long V_323 , V_324 , V_325 , V_326 ;\r\nV_204 = V_327 ;\r\nV_233 = 0 ;\r\nV_197 = F_159 () ; V_322 = F_211 () ;\r\nV_323 = ( V_197 & 0xf0000000 ) >> 28 ;\r\nV_324 = ( V_197 & 0x0f000000 ) >> 24 ;\r\nV_325 = ( V_322 >> 28 ) & 0xf ;\r\nV_326 = ( V_322 >> 24 ) & 0xf ;\r\nif ( V_95 == V_96 ) {\r\nF_208 () ;\r\nreturn;\r\n}\r\nif( V_323 == 1 ) {\r\nswitch( V_324 ) {\r\ncase 7 :\r\nF_165 () ;\r\nbreak;\r\ncase 0 :\r\ncase 2 :\r\nF_170 () ;\r\nbreak;\r\ncase 10 :\r\ncase 11 :\r\ncase 12 :\r\ncase 13 :\r\ncase 14 :\r\ncase 15 :\r\nF_171 ( V_324 ) ;\r\nbreak;\r\ndefault:\r\nF_171 ( V_324 ) ;\r\nbreak;\r\n}\r\nreturn;\r\n}\r\nif ( V_325 == 0 && V_326 == 5 ) {\r\nF_194 () ;\r\nreturn;\r\n}\r\nif( V_325 == 0 && V_326 == 4 ) {\r\nT_9 V_157 ;\r\nchar V_158 [ 128 ] ;\r\nV_157 = F_136 ( V_164 ) ;\r\nwhile( ( V_157 = F_139 ( V_157 ) ) != 0 ) {\r\nF_137 ( V_157 , L_14 , V_158 , sizeof( V_158 ) ) ;\r\nif( ! strcmp ( V_158 , L_15 ) ) {\r\nif ( ! F_138 ( V_157 , L_39 , 1 ) &&\r\nF_138 ( V_157 , L_40 , 1 ) == 5 ) {\r\nF_194 () ;\r\nreturn;\r\n}\r\nbreak;\r\n}\r\n}\r\nF_174 () ;\r\nreturn;\r\n}\r\nif( V_325 == 4 &&\r\n( ( V_326 == 0 ) ||\r\n( ( V_326 == 1 ) && ( V_323 == 0 ) && ( V_324 == 0 ) ) ) ) {\r\nF_206 () ;\r\nreturn;\r\n}\r\nif( V_325 == 4 && V_326 == 1 && ( V_323 || V_324 ) ) {\r\nF_198 () ;\r\nreturn;\r\n}\r\nF_154 () ;\r\n}\r\nstatic void F_212 ( int V_328 , int V_329 )\r\n{\r\n}\r\nstatic void T_7 F_213 ( void )\r\n{\r\nunsigned long * V_330 , * V_331 ;\r\nF_214 ( V_332 , V_333 ) ;\r\nF_214 ( V_334 , V_335 ) ;\r\nF_214 ( V_336 , V_337 ) ;\r\nF_214 ( V_338 , V_339 ) ;\r\nF_214 ( V_340 [ V_341 ] . V_342 , V_343 ) ;\r\nF_214 ( V_340 [ V_344 ] . V_342 , V_343 ) ;\r\nF_214 ( V_340 [ V_345 ] . V_342 , V_343 ) ;\r\n}\r\nstatic void F_215 ( unsigned long V_9 )\r\n{\r\nF_216 ( ( V_346 ) F_217 ( V_347 ) , V_9 ) ;\r\nV_347 ( V_9 ) ;\r\n}\r\nstatic T_1 F_218 ( unsigned long V_348 )\r\n{\r\nreturn F_16 ( ( V_348 << V_349 ) | V_350 ) ;\r\n}\r\nstatic unsigned long F_219 ( T_1 V_6 )\r\n{\r\nreturn F_3 ( V_6 ) >> V_349 ;\r\n}\r\nstatic T_4 F_220 ( T_4 V_351 )\r\n{\r\nV_351 &= ~ F_221 ( V_72 ) ;\r\nreturn V_351 ;\r\n}\r\nvoid T_7 F_222 ( void )\r\n{\r\nextern void V_352 ( void ) ;\r\nextern void V_353 ( void ) ;\r\nextern void V_354 ( void ) ;\r\nF_134 ( V_355 , V_34 ) ;\r\nF_223 ( V_356 , V_140 ) ;\r\nF_223 ( V_357 , V_134 ) ;\r\nF_134 ( V_358 , V_359 ) ;\r\nF_134 ( V_360 , V_361 ) ;\r\nF_224 ( V_362 , F_33 ( V_363 ) ) ;\r\nV_364 = F_33 ( V_365 ) ;\r\nF_224 ( V_366 , F_33 ( V_367 ) ) ;\r\nF_224 ( V_368 , F_33 ( V_369 ) ) ;\r\nF_224 ( V_370 , F_33 ( V_371 ) ) ;\r\nV_370 = F_33 ( V_371 ) ;\r\nF_166 ( V_372 , F_220 , V_207 ) ;\r\n#ifndef F_142\r\nF_166 ( V_373 , V_354 , V_374 ) ;\r\n#endif\r\nF_166 ( V_375 , F_212 , V_227 ) ;\r\nF_166 ( V_376 , F_2 , V_377 ) ;\r\nF_166 ( V_378 , F_86 , V_207 ) ;\r\nF_166 ( V_379 , F_5 , V_207 ) ;\r\nF_166 ( V_380 , F_6 , V_207 ) ;\r\nF_166 ( V_381 , F_10 , V_207 ) ;\r\nF_166 ( V_382 , F_14 , V_207 ) ;\r\nF_166 ( V_206 , F_15 , V_383 ) ;\r\nF_166 ( V_384 , F_18 , V_207 ) ;\r\nF_166 ( V_385 , F_19 , V_207 ) ;\r\nF_166 ( V_208 , F_20 , V_383 ) ;\r\nF_166 ( V_386 , F_21 , V_207 ) ;\r\nF_166 ( V_387 , F_22 , V_207 ) ;\r\nF_166 ( V_388 , F_23 , V_207 ) ;\r\nF_166 ( V_209 , F_24 , V_383 ) ;\r\nF_166 ( V_389 , F_31 , V_207 ) ;\r\nF_166 ( V_390 , F_34 , V_207 ) ;\r\nF_166 ( V_391 , F_35 , V_207 ) ;\r\nF_166 ( V_392 , F_38 , V_207 ) ;\r\nF_166 ( V_393 , F_39 , V_207 ) ;\r\nF_166 ( V_394 , F_40 , V_207 ) ;\r\nF_224 ( V_395 , V_30 ) ;\r\nF_166 ( V_396 , F_43 , V_207 ) ;\r\nF_166 ( V_397 , F_44 , V_207 ) ;\r\nF_166 ( V_398 , F_74 , V_207 ) ;\r\nF_166 ( V_399 , F_75 , V_207 ) ;\r\nF_166 ( V_400 , F_71 , V_207 ) ;\r\nF_166 ( V_401 , F_72 , V_207 ) ;\r\nF_166 ( V_402 , F_70 , V_207 ) ;\r\nF_166 ( V_403 , F_69 , V_207 ) ;\r\nF_166 ( V_404 , F_68 , V_207 ) ;\r\nF_166 ( V_405 , F_67 , V_207 ) ;\r\nF_225 ( V_406 , V_22 ) ;\r\nF_225 ( V_407 , V_23 ) ;\r\nF_225 ( V_408 , V_24 ) ;\r\nF_225 ( V_409 , V_350 ) ;\r\nF_225 ( V_410 , V_22 ) ;\r\nF_225 ( V_411 , V_23 ) ;\r\nF_225 ( V_412 , V_24 ) ;\r\nF_166 ( V_413 , F_28 , F_226 ( V_22 ) ) ;\r\nF_166 ( V_414 , F_29 , F_226 ( V_23 ) ) ;\r\nF_166 ( V_415 , F_30 , F_226 ( V_24 ) ) ;\r\nF_166 ( V_256 , F_152 , V_227 ) ;\r\nF_166 ( V_416 , F_153 , V_207 ) ;\r\nF_166 ( V_417 , F_94 , V_207 ) ;\r\nF_166 ( V_418 , F_96 , V_207 ) ;\r\nF_166 ( V_419 , F_45 , V_207 ) ;\r\nF_166 ( V_420 , F_46 , V_207 ) ;\r\nF_166 ( V_421 , F_47 , V_207 ) ;\r\nF_166 ( V_422 , F_150 , V_207 ) ;\r\nF_166 ( V_423 , F_97 , V_207 ) ;\r\nF_166 ( V_424 , F_100 , V_207 ) ;\r\nF_166 ( V_425 , F_219 , V_207 ) ;\r\nF_166 ( V_426 , F_218 , V_207 ) ;\r\nF_210 () ;\r\nF_213 () ;\r\n#ifdef F_142\r\nF_227 ( V_427 , F_65 ) ;\r\nF_227 ( V_428 , F_82 ) ;\r\nF_227 ( V_429 , V_212 ) ;\r\nF_227 ( V_430 , V_214 ) ;\r\nF_227 ( F_143 , F_66 ) ;\r\nF_227 ( V_431 , F_83 ) ;\r\nF_227 ( V_432 , V_218 ) ;\r\nF_227 ( V_433 , V_220 ) ;\r\nF_227 ( V_434 , F_93 ) ;\r\nF_227 ( V_435 , V_223 ) ;\r\nF_227 ( V_347 , V_225 ) ;\r\nF_166 ( F_65 , V_436 , V_207 ) ;\r\nF_166 ( F_82 , V_437 , V_207 ) ;\r\nF_166 ( V_212 , V_438 , V_207 ) ;\r\nF_166 ( V_214 , V_439 , V_207 ) ;\r\nif ( V_95 != V_162 &&\r\nV_95 != V_96 ) {\r\nF_166 ( F_66 , V_440 , V_207 ) ;\r\nF_166 ( F_83 , V_441 , V_207 ) ;\r\nF_166 ( V_218 , V_442 , V_207 ) ;\r\nF_166 ( V_220 , V_443 , V_207 ) ;\r\n}\r\nF_166 ( F_93 , V_444 , V_207 ) ;\r\nF_166 ( V_223 , V_445 , V_207 ) ;\r\nF_166 ( V_225 , F_215 , V_207 ) ;\r\nif ( F_144 == F_200 ) {\r\nF_227 ( F_65 , V_427 ) ;\r\nF_227 ( F_82 , V_428 ) ;\r\nF_227 ( V_212 , V_429 ) ;\r\nF_227 ( V_214 , V_430 ) ;\r\nF_227 ( F_93 , V_434 ) ;\r\nF_227 ( V_223 , V_435 ) ;\r\nF_227 ( V_225 , V_347 ) ;\r\n}\r\n#endif\r\nif ( V_95 == V_162 )\r\nV_353 () ;\r\nelse\r\nV_352 () ;\r\n#ifdef F_142\r\nif ( V_95 == V_162 )\r\nF_228 () ;\r\nelse if ( V_95 == V_96 )\r\nF_229 () ;\r\nelse\r\nF_230 () ;\r\n#endif\r\n}
