Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Nov 18 09:53:55 2025
| Host             : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file dsp_mul_power_routed.rpt -pb dsp_mul_power_summary_routed.pb -rpx dsp_mul_power_routed.rpx
| Design           : dsp_mul
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------+
| Total On-Chip Power (W)  | 5.634         |
|   FPGA Power (W)         | 5.286         |
|   HBM Power (W)          | 0.348         |
| Design Power Budget (W)  | 160.000       |
| Power Budget Margin (W)  | 154.366 (MET) |
| Dynamic (W)              | 0.001         |
| Device Static (W)        | 5.633         |
| Effective TJA (C/W)      | 0.8           |
| Max Ambient (C)          | 95.8          |
| Junction Temperature (C) | 59.2          |
| Confidence Level         | Medium        |
| Setting File             | ---           |
| Simulation Activity File | ---           |
| Design Nets Matched      | NA            |
+--------------------------+---------------+


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Clocks       |     0.000 |        3 |       --- |             --- |
| CLB Logic    |     0.000 |        2 |       --- |             --- |
|   Others     |     0.000 |        2 |       --- |             --- |
| DSPs         |     0.001 |        1 |      9024 |            0.01 |
| Static Power |     5.633 |          |           |                 |
| Total        |     5.634 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)    |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+
| Vccint     |       0.850 |     3.928 |       0.002 |      3.927 |       NA    |     150.000 | 146.072 (MET) |
| Vccint_io  |       0.850 |     0.476 |       0.000 |      0.476 |       NA    |       5.000 | 4.524 (MET)   |
| Vccbram    |       0.850 |     0.102 |       0.000 |      0.102 |       NA    |       3.000 | 2.898 (MET)   |
| Vccaux     |       1.800 |     0.746 |       0.000 |      0.746 |       NA    |       4.000 | 3.254 (MET)   |
| Vccaux_io  |       1.800 |     0.035 |       0.000 |      0.035 |       NA    |       3.000 | 2.965 (MET)   |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       2.000 | 2.000 (MET)   |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA            |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    |       0.025 | 0.001 (MET)   |
| VCC_IO_HBM |       1.200 |     0.113 |       0.000 |      0.113 |       NA    |       6.000 | 5.887 (MET)   |
| VCC_HBM    |       1.200 |     0.134 |       0.000 |      0.134 |       NA    |      12.000 | 11.866 (MET)  |
| VCCAUX_HBM |       2.500 |     0.023 |       0.000 |      0.023 |       NA    |       4.000 | 3.977 (MET)   |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    |       4.000 | 4.000 (MET)   |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       8.000 | 8.000 (MET)   |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.500 | 0.500 (MET)   |
+------------+-------------+-----------+-------------+------------+-------------+-------------+---------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             3.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------+-----------+
| Name    | Power (W) |
+---------+-----------+
| dsp_mul |     0.001 |
+---------+-----------+


