Coverage Report by instance with details

=================================================================================
=== Instance: /\top#tb 
=== Design Unit: work.Testbench
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\top#tb /generate_stimulus/immed__83
                     Testbench.sv(83)                   0          3
/\top#tb /run_directed_write_read_sequence/#anonblk#178847320#717#4#/#ublk#178847320#717/immed__719
                     Testbench.sv(719)                  0          3
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       161       121        40    75.15%

================================Branch Details================================

Branch Coverage for instance /\top#tb 

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Testbench.sv
------------------------------------IF Branch------------------------------------
    57                                     33926     Count coming in to IF
    57              1                       1362     
                                           32564     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                        59     Count coming in to IF
    91              1                         27     
    92              1                         32     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                  2240983     Count coming in to IF
    101             1                      33268     
    104             1                    2207715     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                  2207715     Count coming in to IF
    106             1                      13306     
    108             1                     347718     
    110             1                      11673     
    112             1                    1818460     
                                           16558     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                  2207715     Count coming in to IF
    117             1                       8151     
    119             1                     391199     
    121             1                    1425986     
                                          382379     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                    26798     Count coming in to IF
    127             1                      13491     
                                           13307     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                   782614     Count coming in to IF
    128             1                     391393     
                                          391221     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    139                                    23754     Count coming in to IF
    139             1                      15603     
    141             1                       8151     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                    15603     Count coming in to IF
    169             1                      11636     
                                            3967     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    183                                    15603     Count coming in to IF
    183             1                      13306     
    195             1                       2297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    189                                    13306     Count coming in to IF
    189             1                    ***0***     
                                           13306     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    201                                    15603     Count coming in to IF
    201             1                       2297     
                                           13306     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                    13306     Count coming in to IF
    212             1                    ***0***     
    212             2                      13306     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    214                                    13306     Count coming in to IF
    214             1                    ***0***     
                                           13306     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    222                                   347718     Count coming in to IF
    222             1                     260538     
    226             1                      87180     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                   347718     Count coming in to IF
    237             1                     347718     
    249             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    243                                   350970     Count coming in to IF
    243             1                    ***0***     
                                          350970     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    265                                    13306     Count coming in to IF
    265             1                      11673     
    279             1                       1633     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    271                                    11673     Count coming in to IF
    271             1                    ***0***     
                                           11673     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    287                                     1633     Count coming in to IF
    287             1                    ***0***     
                                            1633     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    300                                    13306     Count coming in to IF
    300             1                        113     
    303             1                      13193     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    349                                  ***0***     Count coming in to IF
    349             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    365                                   391199     Count coming in to IF
    365             1                      29859     
    388             1                     361340     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                     7328     Count coming in to IF
    372             1                    ***0***     
                                            7328     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    398                                     2440     Count coming in to IF
    398             1                    ***0***     
                                            2440     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    415                                   391198     Count coming in to IF
    415             1                        273     
    418             1                       7877     
                                          383048     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    423                                   391198     Count coming in to IF
    423             1                     383048     
                                            8150     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    445                                    23754     Count coming in to IF
    445             1                      15603     
    496             1                       8151     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    448                                    15603     Count coming in to IF
    448             1                    ***0***     
                                           15603     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    457                                    15603     Count coming in to IF
    457             1                      13306     
    491             1                       2297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    459                                    13306     Count coming in to IF
    459             1                       1633     
    476             1                      11673     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    464                                     1633     Count coming in to IF
    464             1                    ***0***     
    466             1                       1633     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    471                                    40172     Count coming in to IF
    471             1                      40172     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    478                                    11673     Count coming in to IF
    478             1                    ***0***     
    480             1                      11673     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    485                                   307546     Count coming in to IF
    485             1                     307546     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    503                                   391271     Count coming in to IF
    503             1                    ***0***     
    506             1                     391271     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    534                                    23753     Count coming in to IF
    534             1                    ***0***     
                                           23753     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    551                                    23753     Count coming in to IF
    551             1                      15603     
    587             1                       8150     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    559                                    15603     Count coming in to IF
    559             1                        113     
                                           15490     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    566                                    15603     Count coming in to IF
    566             1                      15603     
    577             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    569                                   407066     Count coming in to IF
    569             1                    ***0***     
                                          407066     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    576                                    15603     Count coming in to IF
    576             1                    ***0***     
                                           15603     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    584                                    15603     Count coming in to IF
    584             1                      13193     
    585             1                       2410     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    595                                     8150     Count coming in to IF
    595             1                       8150     
    611             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    598                                   391122     Count coming in to IF
    598             1                       1597     
                                          389525     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    604                                   391122     Count coming in to IF
    604             1                        951     
                                          390171     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    610                                     8150     Count coming in to IF
    610             1                        267     
                                            7883     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    617                                     8150     Count coming in to IF
    617             1                       7867     
                                             283     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    623                                    23753     Count coming in to IF
    623             1                      23357     
    626             1                        396     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    628                                      396     Count coming in to IF
    628             1                        113     
    630             1                        283     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    640                                    76246     Count coming in to CASE
    641             1                      70098     
    642             1                    ***0***     
    643             1                       6148     
    644             1                    ***0***     
    645             1                    ***0***     
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    687                                       24     Count coming in to IF
    687             1                    ***0***     
                                              24     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    710                                       24     Count coming in to IF
    710             1                    ***0***     
                                              24     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    713                                       24     Count coming in to IF
    713             1                    ***0***     
    713             2                         24     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    735                                       24     Count coming in to IF
    735             1                         24     
    735             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    759                                    10084     Count coming in to IF
    759             1                       1008     
                                            9076     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    765                                     1008     Count coming in to IF
    765             1                        201     
                                             807     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    769                                     1008     Count coming in to IF
    769             1                        474     
    776             1                        534     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    771                                      474     Count coming in to IF
    771             1                        116     
                                             358     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    783                                        2     Count coming in to IF
    783             1                    ***0***     
    785             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    799                                    10085     Count coming in to IF
    799             1                         29     
    829             1                      10056     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    832                                    10056     Count coming in to IF
    832             1                       4533     
    832             2                       5523     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    873                                     1740     Count coming in to IF
    873             1                       1276     
                                             464     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    887                                     1276     Count coming in to IF
    887             1                        712     
    887             2                        564     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    896                                     4640     Count coming in to IF
    896             1                       4640     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    906                                     4640     Count coming in to IF
    906             1                       2840     
    906             2                       1800     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    916                                     4640     Count coming in to IF
    916             1                       4640     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    939                                     2900     Count coming in to IF
    939             1                       2900     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    959                                      116     Count coming in to IF
    959             1                        116     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1014                                     120     Count coming in to IF
    1014            1                        120     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1038                                      15     Count coming in to IF
    1038            1                         15     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1057                                       3     Count coming in to IF
    1057            1                          3     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1080                                       2     Count coming in to IF
    1080            1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1106                                      30     Count coming in to IF
    1106            1                          6     
                                              24     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    1131                                       2     Count coming in to IF
    1131            1                    ***0***     
    1133            1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1137                                       2     Count coming in to IF
    1137            1                    ***0***     
    1139            1                          2     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      78        41        37    52.56%

================================Condition Details================================

Condition Coverage for instance /\top#tb  --

  File Testbench.sv
----------------Focused Condition View-------------------
Line       57 Item    1  ((total_tests % 25) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       91 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       106 Item    1  (axi.AWVALID && axi.AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.AWVALID         Y
  axi.AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.AWVALID_0         -                             
  Row   2:          3  axi.AWVALID_1         axi.AWREADY                   
  Row   3:    ***0***  axi.AWREADY_0         axi.AWVALID                   
  Row   4:          3  axi.AWREADY_1         axi.AWVALID                   

----------------Focused Condition View-------------------
Line       108 Item    1  (axi.WVALID && axi.WREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       110 Item    1  (axi.BVALID && axi.BREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       112 Item    1  ((axi.AWVALID ~| axi.WVALID) && ~axi.BVALID)
Condition totals: 2 of 3 input terms covered = 66.66%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.AWVALID         N  '_1' not hit             Hit '_1'
   axi.WVALID         Y
   axi.BVALID         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.AWVALID_0         (~axi.BVALID && ~axi.WVALID)  
  Row   2:    ***0***  axi.AWVALID_1         ~axi.WVALID                   
  Row   3:          3  axi.WVALID_0          (~axi.BVALID && ~axi.AWVALID) 
  Row   4:          3  axi.WVALID_1          ~axi.AWVALID                  
  Row   5:          3  axi.BVALID_0          (axi.AWVALID ~| axi.WVALID)   
  Row   6:          3  axi.BVALID_1          (axi.AWVALID ~| axi.WVALID)   

----------------Focused Condition View-------------------
Line       117 Item    1  (axi.ARVALID && axi.ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.ARVALID         Y
  axi.ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.ARVALID_0         -                             
  Row   2:          3  axi.ARVALID_1         axi.ARREADY                   
  Row   3:    ***0***  axi.ARREADY_0         axi.ARVALID                   
  Row   4:          3  axi.ARREADY_1         axi.ARVALID                   

----------------Focused Condition View-------------------
Line       119 Item    1  (axi.RVALID && axi.RREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       121 Item    1  (axi.ARVALID ~| axi.RVALID)
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  axi.ARVALID         N  '_1' not hit             Hit '_1'
   axi.RVALID         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  axi.ARVALID_0         ~axi.RVALID                   
  Row   2:    ***0***  axi.ARVALID_1         ~axi.RVALID                   
  Row   3:          3  axi.RVALID_0          ~axi.ARVALID                  
  Row   4:          3  axi.RVALID_1          ~axi.ARVALID                  

----------------Focused Condition View-------------------
Line       139 Item    1  (tr.tr.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       169 Item    1  (tr.tr.awvalid_delay > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       189 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       214 Item    1  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          3  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)_0  -                             
  Row   2:    ***0***  ((tr.tr.ADDR % (1 << tr.tr.SIZE)) != 0)_1  -                             

----------------Focused Condition View-------------------
Line       222 Item    1  (tr.tr.wvalid_delay[i] > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       243 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       271 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       287 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       346 Item    1  (axi.ARREADY !== 1'b1)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (axi.ARREADY !== 1'b1)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          3  (axi.ARREADY !== 1'b1)_0  -                             
  Row   2:    ***0***  (axi.ARREADY !== 1'b1)_1  -                             

----------------Focused Condition View-------------------
Line       349 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       369 Item    1  (axi.RVALID !== 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       372 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       395 Item    1  (axi.RVALID !== 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       398 Item    1  (timeout_counter >= MAX_TIMEOUT)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (timeout_counter >= MAX_TIMEOUT)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          3  (timeout_counter >= MAX_TIMEOUT)_0  -                             
  Row   2:    ***0***  (timeout_counter >= MAX_TIMEOUT)_1  -                             

----------------Focused Condition View-------------------
Line       415 Item    1  ((i == tr.tr.LEN) && ~rlast_captured)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       418 Item    1  ((i == tr.tr.LEN) && rlast_captured)
Condition totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (i == tr.tr.LEN)         Y
    rlast_captured         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          3  (i == tr.tr.LEN)_0    -                             
  Row   2:          3  (i == tr.tr.LEN)_1    rlast_captured                
  Row   3:    ***0***  rlast_captured_0      (i == tr.tr.LEN)              
  Row   4:          3  rlast_captured_1      (i == tr.tr.LEN)              

----------------Focused Condition View-------------------
Line       423 Item    1  (i < tr.tr.LEN)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       445 Item    1  (tr.tr.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       448 Item    1  (tr.tr.WDATA.size() == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (tr.tr.WDATA.size() == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          3  (tr.tr.WDATA.size() == 0)_0  -                             
  Row   2:    ***0***  (tr.tr.WDATA.size() == 0)_1  -                             

----------------Focused Condition View-------------------
Line       464 Item    1  (tr.tr.exceeds_memory_range() || tr.tr.crosses_4KB_boundary())
Condition totals: 0 of 2 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  tr.tr.exceeds_memory_range()         N  '_1' not hit             Hit '_1'
  tr.tr.crosses_4KB_boundary()         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          3  tr.tr.exceeds_memory_range()_0  ~tr.tr.crosses_4KB_boundary() 
  Row   2:    ***0***  tr.tr.exceeds_memory_range()_1  -                             
  Row   3:          3  tr.tr.crosses_4KB_boundary()_0  ~tr.tr.exceeds_memory_range() 
  Row   4:    ***0***  tr.tr.crosses_4KB_boundary()_1  ~tr.tr.exceeds_memory_range() 

----------------Focused Condition View-------------------
Line       471 Item    1  ((start_addr + i) < 1024)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((start_addr + i) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((start_addr + i) < 1024)_0  -                             
  Row   2:          3  ((start_addr + i) < 1024)_1  -                             

----------------Focused Condition View-------------------
Line       478 Item    1  (tr.tr.exceeds_memory_range() || tr.tr.crosses_4KB_boundary())
Condition totals: 0 of 2 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  tr.tr.exceeds_memory_range()         N  '_1' not hit             Hit '_1'
  tr.tr.crosses_4KB_boundary()         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          3  tr.tr.exceeds_memory_range()_0  ~tr.tr.crosses_4KB_boundary() 
  Row   2:    ***0***  tr.tr.exceeds_memory_range()_1  -                             
  Row   3:          3  tr.tr.crosses_4KB_boundary()_0  ~tr.tr.exceeds_memory_range() 
  Row   4:    ***0***  tr.tr.crosses_4KB_boundary()_1  ~tr.tr.exceeds_memory_range() 

----------------Focused Condition View-------------------
Line       485 Item    1  ((start_addr + i) < 1024)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((start_addr + i) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((start_addr + i) < 1024)_0  -                             
  Row   2:          3  ((start_addr + i) < 1024)_1  -                             

----------------Focused Condition View-------------------
Line       503 Item    1  (tr.tr.exceeds_memory_range() || tr.tr.crosses_4KB_boundary() || ((start_addr + i) >= 1024))
Condition totals: 0 of 3 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  tr.tr.exceeds_memory_range()         N  '_1' not hit             Hit '_1'
  tr.tr.crosses_4KB_boundary()         N  '_1' not hit             Hit '_1'
    ((start_addr + i) >= 1024)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          3  tr.tr.exceeds_memory_range()_0  ~(tr.tr.crosses_4KB_boundary() || ((start_addr + i) >= 1024))
  Row   2:    ***0***  tr.tr.exceeds_memory_range()_1  -                             
  Row   3:          3  tr.tr.crosses_4KB_boundary()_0  (~tr.tr.exceeds_memory_range() && ~((start_addr + i) >= 1024))
  Row   4:    ***0***  tr.tr.crosses_4KB_boundary()_1  ~tr.tr.exceeds_memory_range() 
  Row   5:          3  ((start_addr + i) >= 1024)_0    (~tr.tr.exceeds_memory_range() && ~tr.tr.crosses_4KB_boundary())
  Row   6:    ***0***  ((start_addr + i) >= 1024)_1    (~tr.tr.exceeds_memory_range() && ~tr.tr.crosses_4KB_boundary())

----------------Focused Condition View-------------------
Line       534 Item    1  (expected_queue.size() != actual_queue.size())
Condition totals: 0 of 1 input term covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (expected_queue.size() != actual_queue.size())         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:          3  (expected_queue.size() != actual_queue.size())_0  -                             
  Row   2:    ***0***  (expected_queue.size() != actual_queue.size())_1  -                             

----------------Focused Condition View-------------------
Line       541 Item    1  (expected_queue.size() > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       551 Item    1  (expected.expected.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       559 Item    1  (expected.expected.BRESP != actual.actual.BRESP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       566 Item    1  (actual.actual.WDATA.size() == expected.expected.WDATA.size())
Condition totals: 0 of 1 input term covered = 0.00%

                                                      Input Term   Covered  Reason for no coverage   Hint
                                                     -----------  --------  -----------------------  --------------
  (actual.actual.WDATA.size() == expected.expected.WDATA.size())         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                        Non-masking condition(s)      
 ---------  ---------  --------------------                                              -------------------------     
  Row   1:    ***0***  (actual.actual.WDATA.size() == expected.expected.WDATA.size())_0  -                             
  Row   2:          3  (actual.actual.WDATA.size() == expected.expected.WDATA.size())_1  -                             

----------------Focused Condition View-------------------
Line       569 Item    1  (actual.actual.WDATA[i] != expected.expected.WDATA[i])
Condition totals: 0 of 1 input term covered = 0.00%

                                              Input Term   Covered  Reason for no coverage   Hint
                                             -----------  --------  -----------------------  --------------
  (actual.actual.WDATA[i] != expected.expected.WDATA[i])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                      -------------------------     
  Row   1:          3  (actual.actual.WDATA[i] != expected.expected.WDATA[i])_0  -                             
  Row   2:    ***0***  (actual.actual.WDATA[i] != expected.expected.WDATA[i])_1  -                             

----------------Focused Condition View-------------------
Line       584 Item    1  (actual.actual.BRESP == OKAY)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       595 Item    1  (actual.actual.RDATA.size() == expected.expected.RDATA.size())
Condition totals: 0 of 1 input term covered = 0.00%

                                                      Input Term   Covered  Reason for no coverage   Hint
                                                     -----------  --------  -----------------------  --------------
  (actual.actual.RDATA.size() == expected.expected.RDATA.size())         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                                        Non-masking condition(s)      
 ---------  ---------  --------------------                                              -------------------------     
  Row   1:    ***0***  (actual.actual.RDATA.size() == expected.expected.RDATA.size())_0  -                             
  Row   2:          3  (actual.actual.RDATA.size() == expected.expected.RDATA.size())_1  -                             

----------------Focused Condition View-------------------
Line       598 Item    1  (actual.actual.RDATA[i] != expected.expected.RDATA[i])
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       604 Item    1  (actual.actual.RRESP[i] != expected.expected.RRESP[i])
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       617 Item    1  (data_match && test_passed)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       628 Item    1  (expected.expected.op_type == WRITE_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       713 Item    1  (tx.op_type == READ_OP)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (tx.op_type == READ_OP)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          3  (tx.op_type == READ_OP)_0  -                             
  Row   2:    ***0***  (tx.op_type == READ_OP)_1  -                             

----------------Focused Condition View-------------------
Line       735 Item    1  (tx.op_type == READ_OP)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (tx.op_type == READ_OP)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (tx.op_type == READ_OP)_0  -                             
  Row   2:          3  (tx.op_type == READ_OP)_1  -                             

----------------Focused Condition View-------------------
Line       753 Item    1  ((overall_coverage < 100) && (coverage_tests < max_coverage_tests))
Condition totals: 1 of 2 input terms covered = 50.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
               (overall_coverage < 100)         N  '_0' not hit             Hit '_0'
  (coverage_tests < max_coverage_tests)         Y

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (overall_coverage < 100)_0               -                             
  Row   2:          3  (overall_coverage < 100)_1               (coverage_tests < max_coverage_tests)
  Row   3:          2  (coverage_tests < max_coverage_tests)_0  (overall_coverage < 100)      
  Row   4:          3  (coverage_tests < max_coverage_tests)_1  (overall_coverage < 100)      

----------------Focused Condition View-------------------
Line       759 Item    1  ((coverage_tests % 10) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       765 Item    1  ((coverage_tests % 25) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       769 Item    1  (overall_coverage == prev_coverage)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       771 Item    1  (stagnant_count >= 3)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       783 Item    1  (overall_coverage >= 100)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (overall_coverage >= 100)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          2  (overall_coverage >= 100)_0  -                             
  Row   2:    ***0***  (overall_coverage >= 100)_1  -                             

----------------Focused Condition View-------------------
Line       832 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       887 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       906 Item    1  (tx.op_type == READ_OP)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       959 Item    1  (tx != null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tx != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tx != null)_0        -                             
  Row   2:          2  (tx != null)_1        -                             

----------------Focused Condition View-------------------
Line       1057 Item    1  (tx != null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tx != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tx != null)_0        -                             
  Row   2:          3  (tx != null)_1        -                             

----------------Focused Condition View-------------------
Line       1080 Item    1  (tx != null)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (tx != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (tx != null)_0        -                             
  Row   2:          2  (tx != null)_1        -                             

----------------Focused Condition View-------------------
Line       1106 Item    1  ((total_tests % 5) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       1131 Item    1  (failed_tests == 0)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (failed_tests == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          2  (failed_tests == 0)_0  -                             
  Row   2:    ***0***  (failed_tests == 0)_1  -                             

----------------Focused Condition View-------------------
Line       1137 Item    1  (overall_coverage >= 100)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (overall_coverage >= 100)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          2  (overall_coverage >= 100)_0  -                             
  Row   2:    ***0***  (overall_coverage >= 100)_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      1         1         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\top#tb  --

  File Testbench.sv
----------------Focused Expression View-----------------
Line       234 Item    1  (i == (tr.tr.WDATA.size() - 1))
Expression totals: 1 of 1 input term covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     496       447        49    90.12%

================================Statement Details================================

Statement Coverage for instance /\top#tb  --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Testbench.sv
    51              1                      33926     
    54              1                      33926     
    58              1                       1362     
    64              1                          3     
    66              1                          3     
    67              1                          3     
    67              2                          3     
    67              3                          3     
    67              4                          3     
    68              1                          3     
    68              2                          3     
    68              3                          3     
    68              4                          3     
    69              1                          3     
    69              2                          3     
    69              3                          3     
    69              4                          3     
    70              1                          3     
    73              1                          3     
    73              2                       3072     
    74              1                       3072     
    77              1                          3     
    82              1                         59     
    88              1                         59     
    89              1                         59     
    91              1                         27     
    92              1                         32     
    95              1                         59     
    99              1                    2240983     
    102             1                      33268     
    103             1                      33268     
    107             1                      13306     
    109             1                     347718     
    111             1                      11673     
    113             1                    1818460     
    118             1                       8151     
    120             1                     391199     
    122             1                    1425986     
    127             1                      13491     
    128             1                     391393     
    133             1                      23754     
    134             1                      23754     
    135             1                      23754     
    136             1                      23754     
    137             1                      23754     
    140             1                      15603     
    143             1                       8151     
    144             1                       8151     
    152             1                      15603     
    154             1                      15603     
    155             1                      15603     
    156             1                      15603     
    157             1                      15603     
    158             1                      15603     
    159             1                      15603     
    161             1                      15603     
    164             1                      15603     
    164             2                     407066     
    167             1                      15603     
    170             1                      11636     
    171             1                      23345     
    171             2                      23345     
    172             1                      11636     
    175             1                      15603     
    178             1                      15603     
    179             1                      15603     
    180             1                      15603     
    181             1                      15603     
    184             1                      13306     
    185             1                      13306     
    186             1                      13306     
    187             1                      13306     
    188             1                      13306     
    190             1                    ***0***     
    191             1                    ***0***     
    194             1                      13306     
    196             1                       2297     
    197             1                       2297     
    199             1                      15603     
    202             1                       2297     
    203             1                       2297     
    204             1                       2297     
    205             1                       2297     
    208             1                      13306     
    215             1                    ***0***     
    218             1                      13306     
    219             1                      13306     
    220             1                     347718     
    223             1                     260538     
    224             1                     522184     
    224             2                     522184     
    225             1                     260538     
    227             1                      87180     
    230             1                     347718     
    233             1                     347718     
    234             1                     347718     
    235             1                     347718     
    238             1                     347718     
    239             1                     347718     
    240             1                     350970     
    241             1                     350970     
    242             1                     350970     
    244             1                    ***0***     
    245             1                    ***0***     
    248             1                     347718     
    250             1                    ***0***     
    251             1                    ***0***     
    254             1                     347718     
    255             1                     347718     
    256             1                     347718     
    257             1                     347718     
    260             1                      13306     
    262             1                      13306     
    263             1                      13306     
    266             1                      11673     
    267             1                      11673     
    268             1                      11673     
    269             1                      11673     
    270             1                      11673     
    272             1                    ***0***     
    273             1                    ***0***     
    276             1                      11673     
    277             1                      11673     
    278             1                      11673     
    280             1                       1633     
    283             1                       1633     
    284             1                       1633     
    285             1                       1633     
    286             1                       1633     
    288             1                    ***0***     
    289             1                    ***0***     
    294             1                       1633     
    295             1                       1633     
    297             1                       1633     
    301             1                        113     
    302             1                        113     
    304             1                      13193     
    305             1                      13193     
    308             1                      13306     
    309             1                      13306     
    311             1                      13306     
    313             1                      13306     
    325             1                       8151     
    327             1                       8151     
    330             1                       8151     
    331             1                       8151     
    334             1                      12054     
    334             2                      12054     
    336             1                       8151     
    337             1                       8151     
    338             1                       8151     
    339             1                       8151     
    341             1                       8151     
    345             1                       8151     
    346             1                       8151     
    347             1                    ***0***     
    348             1                    ***0***     
    350             1                    ***0***     
    351             1                    ***0***     
    354             1                       8151     
    355             1                       8151     
    357             1                       8151     
    360             1                       8151     
    360             2                     391198     
    362             1                     587350     
    362             2                     587350     
    366             1                      29859     
    368             1                      29859     
    369             1                      37187     
    370             1                       7328     
    371             1                       7328     
    373             1                    ***0***     
    374             1                    ***0***     
    377             1                      29859     
    380             1                      29859     
    381             1                      29859     
    382             1                      29859     
    384             1                      29859     
    390             1                     361340     
    391             1                     721998     
    391             2                     721998     
    393             1                     361340     
    394             1                     361340     
    395             1                     363780     
    396             1                       2440     
    397             1                       2440     
    399             1                    ***0***     
    400             1                    ***0***     
    403             1                     361340     
    406             1                     361340     
    407             1                     361340     
    408             1                     361340     
    410             1                     361340     
    416             1                        273     
    417             1                        273     
    419             1                       7877     
    424             1                     383048     
    425             1                     383048     
    429             1                       8150     
    431             1                       8150     
    439             1                      23754     
    440             1                      23754     
    441             1                      23754     
    442             1                      23754     
    443             1                      23754     
    449             1                    ***0***     
    450             1                    ***0***     
    453             1                      15603     
    454             1                      15603     
    454             2                     407066     
    465             1                    ***0***     
    467             1                       1633     
    469             1                       1633     
    470             1                       1633     
    470             2                      40172     
    472             1                      40172     
    479             1                    ***0***     
    481             1                      11673     
    483             1                      11673     
    484             1                      11673     
    484             2                     307546     
    486             1                     307546     
    493             1                       2297     
    498             1                       8151     
    499             1                       8151     
    501             1                       8151     
    502             1                       8151     
    502             2                     391271     
    504             1                    ***0***     
    505             1                    ***0***     
    507             1                     391271     
    508             1                     391271     
    513             1                      23754     
    518             1                      23753     
    521             1                      23753     
    532             1                      23753     
    535             1                    ***0***     
    537             1                    ***0***     
    538             1                    ***0***     
    541             1                      47506     
    542             1                      23753     
    543             1                      23753     
    544             1                      23753     
    545             1                      23753     
    548             1                      23753     
    549             1                      23753     
    553             1                      15603     
    555             1                      15603     
    560             1                        113     
    562             1                        113     
    567             1                      15603     
    568             1                      15603     
    570             1                    ***0***     
    571             1                    ***0***     
    573             1                    ***0***     
    576             1                    ***0***     
    578             1                    ***0***     
    580             1                    ***0***     
    584             1                      13193     
    585             1                       2410     
    589             1                       8150     
    591             1                       8150     
    596             1                       8150     
    597             1                       8150     
    599             1                       1597     
    600             1                       1597     
    605             1                        951     
    607             1                        951     
    610             1                        267     
    612             1                    ***0***     
    614             1                    ***0***     
    618             1                       7867     
    624             1                      23357     
    625             1                      23357     
    627             1                        396     
    629             1                        113     
    631             1                        283     
    634             1                      23753     
    641             1                      70098     
    642             1                    ***0***     
    643             1                       6148     
    644             1                    ***0***     
    645             1                    ***0***     
    650             1                      13306     
    654             1                      15603     
    655             1                      15603     
    656             1                      47112     
    656             2                      47112     
    657             1                      15603     
    658             1                      31206     
    658             2                      31206     
    659             1                      15603     
    663             1                       8154     
    664             1                       8154     
    665             1                      24580     
    665             2                      24580     
    666             1                       8154     
    667             1                      16308     
    667             2                      16308     
    676             1                          6     
    677             1                          6     
    679             1                          6     
    682             1                          6     
    685             1                          6     
    685             2                         24     
    686             1                         24     
    696             1                    ***0***     
    697             1                    ***0***     
    698             1                    ***0***     
    701             1                    ***0***     
    704             1                         24     
    705             1                         24     
    706             1                         24     
    707             1                         24     
    708             1                         24     
    710             1                    ***0***     
    711             1                         24     
    712             1                         24     
    713             1                    ***0***     
    713             2                         24     
    717             1                          6     
    717             2                         24     
    718             1                         24     
    727             1                         24     
    728             1                         24     
    729             1                         24     
    730             1                         24     
    731             1                         24     
    733             1                         24     
    734             1                         24     
    735             1                         24     
    735             2                    ***0***     
    739             1                          6     
    745             1                          3     
    746             1                          3     
    747             1                          3     
    748             1                          3     
    750             1                          3     
    751             1                          3     
    753             1                      10087     
    755             1                      10085     
    756             1                      10084     
    761             1                       1008     
    765             1                        201     
    770             1                        474     
    772             1                        116     
    773             1                        116     
    774             1                        116     
    777             1                        534     
    779             1                       1008     
    784             1                    ***0***     
    786             1                          2     
    794             1                      10085     
    796             1                      10085     
    826             1                         29     
    827             1                         29     
    828             1                         29     
    830             1                      10056     
    831             1                      10056     
    832             1                       4533     
    832             2                       5523     
    835             1                      10085     
    836             1                      10085     
    837             1                      10084     
    838             1                      10084     
    841             1                      10084     
    846             1                        116     
    860             1                        116     
    862             1                        116     
    864             1                        116     
    866             1                        116     
    867             1                        116     
    870             1                        116     
    871             1                        116     
    871             2                       1740     
    872             1                       1740     
    882             1                       1276     
    883             1                       1276     
    884             1                       1276     
    885             1                       1276     
    886             1                       1276     
    887             1                        712     
    887             2                        564     
    888             1                       1276     
    893             1                        116     
    894             1                       4756     
    895             1                       4640     
    901             1                       4640     
    902             1                       4640     
    903             1                       4640     
    904             1                       4640     
    905             1                       4640     
    906             1                       2840     
    906             2                       1800     
    907             1                       4640     
    912             1                        116     
    913             1                        696     
    914             1                        580     
    914             2                       4640     
    915             1                       4640     
    923             1                       4640     
    924             1                       4640     
    925             1                       4640     
    926             1                       4640     
    927             1                       4640     
    928             1                       4640     
    929             1                       4640     
    935             1                        116     
    936             1                        696     
    937             1                        580     
    937             2                       2900     
    938             1                       2900     
    945             1                       2900     
    946             1                       2900     
    947             1                       2900     
    948             1                       2900     
    949             1                       2900     
    950             1                       2900     
    951             1                       2900     
    956             1                        116     
    960             1                        116     
    961             1                        116     
    964             1                        116     
    970             1                         30     
    971             1                         30     
    972             1                         30     
    973             1                         30     
    974             1                         30     
    977             1                         30     
    985             1                          3     
    988             1                          3     
    997             1                          3     
    1008            1                          3     
    1011            1                         18     
    1012            1                        135     
    1013            1                        120     
    1023            1                        120     
    1025            1                        120     
    1026            1                        120     
    1027            1                        120     
    1028            1                        120     
    1029            1                        120     
    1030            1                        120     
    1036            1                         18     
    1037            1                         15     
    1044            1                         15     
    1045            1                         15     
    1046            1                         15     
    1047            1                         15     
    1048            1                         15     
    1049            1                         15     
    1050            1                         15     
    1054            1                          3     
    1058            1                          3     
    1059            1                          3     
    1062            1                          3     
    1066            1                          2     
    1067            1                          2     
    1068            1                          2     
    1069            1                          2     
    1070            1                          2     
    1071            1                          2     
    1072            1                          2     
    1073            1                          2     
    1074            1                          2     
    1075            1                          2     
    1076            1                          2     
    1077            1                          2     
    1081            1                          2     
    1082            1                          2     
    1085            1                          2     
    1090            1                          3     
    1091            1                          3     
    1094            1                          3     
    1095            1                          3     
    1096            1                          3     
    1099            1                          3     
    1102            1                          3     
    1103            1                         30     
    1104            1                         30     
    1107            1                          6     
    1112            1                          3     
    1115            1                          6     
    1115            2                          6     
    1117            1                          3     
    1120            1                          3     
    1121            1                          3     
    1122            1                          3     
    1125            1                          3     
    1126            1                          3     
    1129            1                          2     
    1132            1                    ***0***     
    1134            1                          2     
    1138            1                    ***0***     
    1140            1                          2     
    1143            1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        528       179       349    33.90%

================================Toggle Details================================

Toggle Coverage for instance /\top#tb  --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                     boundary_crossing_count[0-31]           0           0        0.00 
                                  current_bresp[0]           0           0        0.00 
                                  current_rresp[0]           0           0        0.00 
                                   failed_tests[8]           0           2       50.00 
                                failed_tests[9-31]           0           0        0.00 
                                    okay_count[13]           0           2       50.00 
                                 okay_count[14-31]           0           0        0.00 
                                  passed_tests[13]           0           2       50.00 
                               passed_tests[14-31]           0           0        0.00 
                                    read_tests[11]           0           2       50.00 
                                 read_tests[12-31]           0           0        0.00 
                                  slverr_count[10]           0           2       50.00 
                               slverr_count[11-31]           0           0        0.00 
                                   total_tests[13]           0           2       50.00 
                                total_tests[14-31]           0           0        0.00 
                                   write_tests[12]           0           2       50.00 
                                write_tests[13-31]           0           0        0.00 

Total Node Count     =        264 
Toggled Node Count   =         86 
Untoggled Node Count =        178 

Toggle Coverage      =      33.90% (179 of 528 bins)

=================================================================================
=== Instance: /\top#dut /mem_inst
=== Design Unit: work.axi4_memory
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         6         1    85.71%

================================Branch Details================================

Branch Coverage for instance /\top#dut /mem_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi_memory.v
------------------------------------IF Branch------------------------------------
    24                                   1419444     Count coming in to IF
    24              1                      15822     
    26              1                     695958     
                                          707664     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                    695958     Count coming in to IF
    27              1                     314408     
    29              1                     381550     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                      2048     Count coming in to IF
    38              1                       2048     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /\top#dut /mem_inst --

  File axi_memory.v
----------------Focused Condition View-------------------
Line       38 Item    1  (memory[j] === x)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (memory[j] === x)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (memory[j] === x)_0   -                             
  Row   2:          2  (memory[j] === x)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\top#dut /mem_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi_memory.v
    23              1                    1419444     
    25              1                      15822     
    28              1                     314408     
    30              1                     381550     
    36              1                          2     
    37              1                          2     
    37              2                       2048     
    38              1                       2048     
    39              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        220       156        64    70.90%

================================Toggle Details================================

Toggle Coverage for instance /\top#dut /mem_inst --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           j[0-31]           0           0        0.00 

Total Node Count     =        110 
Toggled Node Count   =         78 
Untoggled Node Count =         32 

Toggle Coverage      =      70.90% (156 of 220 bins)

=================================================================================
=== Instance: /\top#dut /u_axi4_assertions
=== Design Unit: work.axi4_assertions
=================================================================================

Assertion Coverage:
    Assertions                      43        19        24    44.18%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\top#dut /u_axi4_assertions/assert_reset_valid_signals_low
                     assertions.sv(154)                 2          2
/\top#dut /u_axi4_assertions/assert_reset_ready_signals_defined
                     assertions.sv(162)                 2          2
/\top#dut /u_axi4_assertions/assert_awvalid_stable
                     assertions.sv(174)                 0          0
/\top#dut /u_axi4_assertions/assert_awaddr_stable
                     assertions.sv(182)                 0          0
/\top#dut /u_axi4_assertions/assert_awlen_stable
                     assertions.sv(190)                 0          0
/\top#dut /u_axi4_assertions/assert_awsize_stable
                     assertions.sv(198)                 0          0
/\top#dut /u_axi4_assertions/assert_awlen_limits
                     assertions.sv(206)              2382          2
/\top#dut /u_axi4_assertions/assert_awsize_valid
                     assertions.sv(214)                 0          2
/\top#dut /u_axi4_assertions/assert_wvalid_stable
                     assertions.sv(226)                 0          2
/\top#dut /u_axi4_assertions/assert_wdata_stable
                     assertions.sv(234)                 0          2
/\top#dut /u_axi4_assertions/assert_wlast_stable
                     assertions.sv(242)                 0          2
/\top#dut /u_axi4_assertions/assert_wlast_on_last_beat
                     assertions.sv(251)                 0          2
/\top#dut /u_axi4_assertions/assert_wlast_not_early
                     assertions.sv(260)                 4          2
/\top#dut /u_axi4_assertions/assert_write_data_follows_address
                     assertions.sv(268)                 0          0
/\top#dut /u_axi4_assertions/assert_bvalid_stable
                     assertions.sv(280)                 0          2
/\top#dut /u_axi4_assertions/assert_bresp_stable
                     assertions.sv(288)                 0          2
/\top#dut /u_axi4_assertions/assert_write_response_follows_data
                     assertions.sv(296)                 0          0
/\top#dut /u_axi4_assertions/assert_bresp_valid
                     assertions.sv(304)                 0          2
/\top#dut /u_axi4_assertions/assert_arvalid_stable
                     assertions.sv(316)                 0          0
/\top#dut /u_axi4_assertions/assert_araddr_stable
                     assertions.sv(324)                 0          0
/\top#dut /u_axi4_assertions/assert_arlen_stable
                     assertions.sv(332)                 0          0
/\top#dut /u_axi4_assertions/assert_arsize_stable
                     assertions.sv(340)                 0          0
/\top#dut /u_axi4_assertions/assert_arlen_limits
                     assertions.sv(348)              2932          2
/\top#dut /u_axi4_assertions/assert_arsize_valid
                     assertions.sv(356)                 0          2
/\top#dut /u_axi4_assertions/assert_rvalid_stable
                     assertions.sv(368)                 0          2
/\top#dut /u_axi4_assertions/assert_rdata_stable
                     assertions.sv(376)            218626          2
/\top#dut /u_axi4_assertions/assert_rresp_stable
                     assertions.sv(384)                 0          2
/\top#dut /u_axi4_assertions/assert_rlast_stable
                     assertions.sv(392)                 0          2
/\top#dut /u_axi4_assertions/assert_rlast_on_last_beat
                     assertions.sv(401)                 0          2
/\top#dut /u_axi4_assertions/assert_rlast_not_early
                     assertions.sv(410)                 0          2
/\top#dut /u_axi4_assertions/assert_read_data_follows_address
                     assertions.sv(418)                 0          0
/\top#dut /u_axi4_assertions/assert_rresp_valid
                     assertions.sv(426)                 0          2
/\top#dut /u_axi4_assertions/assert_write_addr_range_okay
                     assertions.sv(443)                 0          0
/\top#dut /u_axi4_assertions/assert_read_addr_range_okay
                     assertions.sv(451)                 0          0
/\top#dut /u_axi4_assertions/assert_write_4kb_boundary_error
                     assertions.sv(460)                 0          0
/\top#dut /u_axi4_assertions/assert_read_4kb_boundary_error
                     assertions.sv(468)                 0          0
/\top#dut /u_axi4_assertions/assert_write_addr_alignment
                     assertions.sv(480)                 0          2
/\top#dut /u_axi4_assertions/assert_read_addr_alignment
                     assertions.sv(487)                 0          2
/\top#dut /u_axi4_assertions/assert_write_beats_match_awlen
                     assertions.sv(499)                 4          2
/\top#dut /u_axi4_assertions/assert_read_beats_match_arlen
                     assertions.sv(507)                 0          2
/\top#dut /u_axi4_assertions/assert_awready_timeout
                     assertions.sv(519)              2214          0
/\top#dut /u_axi4_assertions/assert_wready_timeout
                     assertions.sv(527)                 0          2
/\top#dut /u_axi4_assertions/assert_arready_timeout
                     assertions.sv(535)              2884          0
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\top#dut /u_axi4_assertions

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File assertions.sv
------------------------------------IF Branch------------------------------------
    81                                   1836300     Count coming in to IF
    81              1                      23414     
    91              1                    1812886     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                   1812886     Count coming in to IF
    93              1                       5654     
                                         1807232     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                  1812886     Count coming in to IF
    101             1                     315422     
                                         1497464     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                   315422     Count coming in to IF
    103             1                       5654     
                                          309768     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                  1812886     Count coming in to IF
    110             1                       5014     
                                         1807872     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                  1812886     Count coming in to IF
    116             1                       5058     
                                         1807828     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    124                                  1812886     Count coming in to IF
    124             1                     382600     
                                         1430286     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    126                                   382600     Count coming in to IF
    126             1                       5058     
                                          377542     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         8         2    80.00%

================================Condition Details================================

Condition Coverage for instance /\top#dut /u_axi4_assertions --

  File assertions.sv
----------------Focused Condition View-------------------
Line       93 Item    1  (AWVALID && AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     AWVALID         Y
     AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  AWVALID_0             -                             
  Row   2:          2  AWVALID_1             AWREADY                       
  Row   3:    ***0***  AWREADY_0             AWVALID                       
  Row   4:          2  AWREADY_1             AWVALID                       

----------------Focused Condition View-------------------
Line       101 Item    1  (WVALID && WREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       110 Item    1  (BVALID && BREADY)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       116 Item    1  (ARVALID && ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     ARVALID         Y
     ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  ARVALID_0             -                             
  Row   2:          2  ARVALID_1             ARREADY                       
  Row   3:    ***0***  ARREADY_0             ARVALID                       
  Row   4:          2  ARREADY_1             ARVALID                       

----------------Focused Condition View-------------------
Line       124 Item    1  (RVALID && RREADY)
Condition totals: 2 of 2 input terms covered = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /\top#dut /u_axi4_assertions --

  File assertions.sv
----------------Focused Expression View-----------------
Line       136 Item    1  (((AWADDR & 4095) + ((AWLEN + 1) << AWSIZE)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       137 Item    1  (((ARADDR & 4095) + ((ARLEN + 1) << ARSIZE)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       138 Item    1  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)_0  -                             
  Row   2:          2  (((AWADDR >> 2) + (AWLEN + 1)) <= 1024)_1  -                             

----------------Focused Expression View-----------------
Line       139 Item    1  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)_0  -                             
  Row   2:          2  (((ARADDR >> 2) + (ARLEN + 1)) <= 1024)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      38        31         7    81.57%

================================Statement Details================================

Statement Coverage for instance /\top#dut /u_axi4_assertions --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File assertions.sv
    80              1                    1836300     
    82              1                      23414     
    83              1                      23414     
    84              1                      23414     
    85              1                      23414     
    86              1                      23414     
    87              1                      23414     
    88              1                      23414     
    89              1                      23414     
    90              1                      23414     
    94              1                       5654     
    95              1                       5654     
    96              1                       5654     
    97              1                       5654     
    102             1                     315422     
    104             1                       5654     
    105             1                       5654     
    111             1                       5014     
    112             1                       5014     
    117             1                       5058     
    118             1                       5058     
    119             1                       5058     
    120             1                       5058     
    125             1                     382600     
    127             1                       5058     
    128             1                       5058     
    135             1                      11628     
    136             1                      11628     
    137             1                      11628     
    138             1                      11628     
    139             1                      11628     
    615             1                    ***0***     
    616             1                    ***0***     
    617             1                    ***0***     
    618             1                    ***0***     
    619             1                    ***0***     
    620             1                    ***0***     
    622             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        370       312        58    84.32%

================================Toggle Details================================

Toggle Coverage for instance /\top#dut /u_axi4_assertions --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ARADDR[0-1]           0           0        0.00 
                                     ARADDR[12-15]           0           0        0.00 
                                      ARBURST[0-1]           0           0        0.00 
                                         ARSIZE[0]           0           0        0.00 
                                         ARSIZE[1]           0           2       50.00 
                                         ARSIZE[2]           0           0        0.00 
                                       AWADDR[0-1]           0           0        0.00 
                                     AWADDR[12-15]           0           0        0.00 
                                      AWBURST[0-1]           0           0        0.00 
                                         AWSIZE[0]           0           0        0.00 
                                         AWSIZE[1]           0           2       50.00 
                                         AWSIZE[2]           0           0        0.00 
                                          BRESP[0]           0           0        0.00 
                                          RRESP[0]           0           0        0.00 
                                        WSTRB[0-3]           0           0        0.00 
                         read_addr_in_memory_range           0           0        0.00 
                        write_addr_in_memory_range           0           0        0.00 

Total Node Count     =        185 
Toggled Node Count   =        155 
Untoggled Node Count =         30 

Toggle Coverage      =      84.32% (312 of 370 bins)

=================================================================================
=== Instance: /\top#dut 
=== Design Unit: work.axi4
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        35        33         2    94.28%

================================Branch Details================================

Branch Coverage for instance /\top#dut 

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi4.v
------------------------------------IF Branch------------------------------------
    104                                  2274014     Count coming in to IF
    104             1                      27528     
    137             1                    2246486     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    145                                  2246486     Count coming in to CASE
    146             1                    1370020     
    163             1                       5654     
    169             1                     859514     
    200             1                      11298     
    208             1                    ***0***     
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    151                                  1370020     Count coming in to IF
    151             1                       5654     
                                         1364366     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                   859514     Count coming in to IF
    170             1                     315422     
                                          544092     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    172                                   315422     Count coming in to IF
    172             1                     314408     
                                            1014     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    181                                   315422     Count coming in to IF
    181             1                       5654     
    192             1                     309768     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    186                                     5654     Count coming in to IF
    186             1                         78     
    188             1                       5576     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                    11298     Count coming in to IF
    201             1                       5014     
                                            6284     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    214                                  2246486     Count coming in to CASE
    215             1                     904986     
    232             1                       5058     
    241             1                    1336442     
    277             1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    220                                   904986     Count coming in to IF
    220             1                       5058     
                                          899928     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                     5058     Count coming in to IF
    234             1                       4980     
                                              78     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    243                                  1336442     Count coming in to IF
    243             1                    1333318     
    246             1                       3124     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    254                                  1336442     Count coming in to IF
    254             1                     382600     
                                          953842     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                   382600     Count coming in to IF
    257             1                     377542     
    269             1                       5058     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    263                                   377542     Count coming in to IF
    263             1                     376570     
                                             972     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      23        13        10    56.52%

================================Condition Details================================

Condition Coverage for instance /\top#dut  --

  File axi4.v
----------------Focused Condition View-------------------
Line       151 Item    1  (AWVALID && AWREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     AWVALID         Y
     AWREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  AWVALID_0             -                             
  Row   2:          2  AWVALID_1             AWREADY                       
  Row   3:    ***0***  AWREADY_0             AWVALID                       
  Row   4:          2  AWREADY_1             AWVALID                       

----------------Focused Condition View-------------------
Line       170 Item    1  (WVALID && WREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      WVALID         Y
      WREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  WVALID_0              -                             
  Row   2:          2  WVALID_1              WREADY                        
  Row   3:    ***0***  WREADY_0              WVALID                        
  Row   4:          2  WREADY_1              WVALID                        

----------------Focused Condition View-------------------
Line       172 Item    1  (write_addr_valid && ~write_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      write_addr_valid         N  '_0' not hit             Hit '_0'
  write_boundary_cross         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  write_addr_valid_0      -                             
  Row   2:          2  write_addr_valid_1      ~write_boundary_cross         
  Row   3:          2  write_boundary_cross_0  write_addr_valid              
  Row   4:          2  write_boundary_cross_1  write_addr_valid              

----------------Focused Condition View-------------------
Line       181 Item    1  (WLAST || (write_burst_cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
                   WLAST         Y
  (write_burst_cnt == 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          2  WLAST_0                   ~(write_burst_cnt == 0)       
  Row   2:          2  WLAST_1                   -                             
  Row   3:          2  (write_burst_cnt == 0)_0  ~WLAST                        
  Row   4:    ***0***  (write_burst_cnt == 0)_1  ~WLAST                        

----------------Focused Condition View-------------------
Line       186 Item    1  (~write_addr_valid || write_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      write_addr_valid         N  '_0' not hit             Hit '_0'
  write_boundary_cross         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  write_addr_valid_0      -                             
  Row   2:          2  write_addr_valid_1      ~write_boundary_cross         
  Row   3:          2  write_boundary_cross_0  write_addr_valid              
  Row   4:          2  write_boundary_cross_1  write_addr_valid              

----------------Focused Condition View-------------------
Line       201 Item    1  (BREADY && BVALID)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      BREADY         Y
      BVALID         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  BREADY_0              -                             
  Row   2:          2  BREADY_1              BVALID                        
  Row   3:    ***0***  BVALID_0              BREADY                        
  Row   4:          2  BVALID_1              BREADY                        

----------------Focused Condition View-------------------
Line       220 Item    1  (ARVALID && ARREADY)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     ARVALID         Y
     ARREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          2  ARVALID_0             -                             
  Row   2:          2  ARVALID_1             ARREADY                       
  Row   3:    ***0***  ARREADY_0             ARVALID                       
  Row   4:          2  ARREADY_1             ARVALID                       

----------------Focused Condition View-------------------
Line       234 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -                             
  Row   2:          2  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          2  read_boundary_cross_0  read_addr_valid               
  Row   4:          2  read_boundary_cross_1  read_addr_valid               

----------------Focused Condition View-------------------
Line       243 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -                             
  Row   2:          2  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          2  read_boundary_cross_0  read_addr_valid               
  Row   4:          2  read_boundary_cross_1  read_addr_valid               

----------------Focused Condition View-------------------
Line       254 Item    1  (RREADY && RVALID)
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       257 Item    1  (read_burst_cnt > 0)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       263 Item    1  (read_addr_valid && ~read_boundary_cross)
Condition totals: 1 of 2 input terms covered = 50.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
      read_addr_valid         N  '_0' not hit             Hit '_0'
  read_boundary_cross         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  read_addr_valid_0      -                             
  Row   2:          2  read_addr_valid_1      ~read_boundary_cross          
  Row   3:          2  read_boundary_cross_0  read_addr_valid               
  Row   4:          2  read_boundary_cross_1  read_addr_valid               


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         3         2    60.00%

================================Expression Details================================

Expression Coverage for instance /\top#dut  --

  File axi4.v
----------------Focused Expression View-----------------
Line       66 Item    1  (((AWADDR & 4095) + ((write_burst_len + 1) << write_size)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       67 Item    1  (((ARADDR & 4095) + ((read_burst_len + 1) << read_size)) > 4095)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       70 Item    1  ((write_addr >> 2) < 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  ((write_addr >> 2) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  ((write_addr >> 2) < 1024)_0  -                             
  Row   2:          2  ((write_addr >> 2) < 1024)_1  -                             

----------------Focused Expression View-----------------
Line       71 Item    1  ((read_addr >> 2) < 1024)
Expression totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  ((read_addr >> 2) < 1024)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  ((read_addr >> 2) < 1024)_0  -                             
  Row   2:          2  ((read_addr >> 2) < 1024)_1  -                             

----------------Focused Expression View-----------------
Line       252 Item    1  (read_burst_cnt == 0)
Expression totals: 1 of 1 input term covered = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         7         0   100.00%
    FSM Transitions                 10         7         3    70.00%

================================FSM Details================================

FSM Coverage for instance /\top#dut  --

FSM_ID: write_state
    Current State Object : write_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 146              W_IDLE                   0
 163              W_ADDR                   1
 169              W_DATA                   2
 200              W_RESP                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                  W_IDLE               32542          
                  W_ADDR                5654          
                  W_DATA                5654          
                  W_RESP                5654          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 159                   0                5654          W_IDLE -> W_ADDR              
 166                   1                5654          W_ADDR -> W_DATA              
 183                   3                5654          W_DATA -> W_RESP              
 204                   5                5654          W_RESP -> W_IDLE              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 118                   2          W_ADDR -> W_IDLE    
 118                   4          W_DATA -> W_IDLE    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              6         4         2    66.66%
FSM_ID: read_state
    Current State Object : read_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 215              R_IDLE                   0
 232              R_ADDR                   1
 241              R_DATA                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                  R_IDLE               27632          
                  R_ADDR                5058          
                  R_DATA                5058          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 228                   0                5058          R_IDLE -> R_ADDR              
 238                   1                5058          R_ADDR -> R_DATA              
 272                   3                5058          R_DATA -> R_IDLE              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 119                   2          R_ADDR -> R_IDLE    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              4         3         1    75.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      85        83         2    97.64%

================================Statement Details================================

Statement Coverage for instance /\top#dut  --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File axi4.v
    62              1                      11312     
    63              1                      10118     
    66              1                      17880     
    67              1                      15170     
    70              1                     321070     
    71              1                     387646     
    103             1                    2274014     
    106             1                      27528     
    107             1                      27528     
    108             1                      27528     
    109             1                      27528     
    111             1                      27528     
    112             1                      27528     
    113             1                      27528     
    114             1                      27528     
    115             1                      27528     
    118             1                      27528     
    119             1                      27528     
    120             1                      27528     
    121             1                      27528     
    122             1                      27528     
    123             1                      27528     
    126             1                      27528     
    127             1                      27528     
    128             1                      27528     
    129             1                      27528     
    130             1                      27528     
    131             1                      27528     
    132             1                      27528     
    133             1                      27528     
    135             1                      27528     
    139             1                    2246486     
    140             1                    2246486     
    147             1                    1370020     
    148             1                    1370020     
    149             1                    1370020     
    153             1                       5654     
    154             1                       5654     
    155             1                       5654     
    156             1                       5654     
    158             1                       5654     
    159             1                       5654     
    165             1                       5654     
    166             1                       5654     
    174             1                     314408     
    175             1                     314408     
    176             1                     314408     
    177             1                     314408     
    182             1                       5654     
    183             1                       5654     
    187             1                         78     
    189             1                       5576     
    191             1                       5654     
    194             1                     309768     
    195             1                     309768     
    202             1                       5014     
    203             1                       5014     
    204             1                       5014     
    208             1                    ***0***     
    216             1                     904986     
    217             1                     904986     
    218             1                     904986     
    222             1                       5058     
    223             1                       5058     
    224             1                       5058     
    225             1                       5058     
    227             1                       5058     
    228             1                       5058     
    235             1                       4980     
    236             1                       4980     
    238             1                       5058     
    244             1                    1333318     
    245             1                    1333318     
    247             1                       3124     
    248             1                       3124     
    251             1                    1336442     
    252             1                    1336442     
    255             1                     382600     
    259             1                     377542     
    260             1                     377542     
    264             1                     376570     
    265             1                     376570     
    271             1                       5058     
    272             1                       5058     
    277             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        712       514       198    72.19%

================================Toggle Details================================

Toggle Coverage for instance /\top#dut  --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       ARADDR[0-1]           0           0        0.00 
                                     ARADDR[12-15]           0           0        0.00 
                                         ARSIZE[0]           0           0        0.00 
                                         ARSIZE[1]           0           2       50.00 
                                         ARSIZE[2]           0           0        0.00 
                                       AWADDR[0-1]           0           0        0.00 
                                     AWADDR[12-15]           0           0        0.00 
                                         AWSIZE[0]           0           0        0.00 
                                         AWSIZE[1]           0           2       50.00 
                                         AWSIZE[2]           0           0        0.00 
                                          BRESP[0]           0           0        0.00 
                                          RRESP[0]           0           0        0.00 
                               mem_rdata_reg[0-31]           0           0        0.00 
                                    read_addr[0-1]           0           0        0.00 
                                  read_addr[12-15]           0           0        0.00 
                                 read_addr_incr[1]           0           0        0.00 
                              read_addr_incr[3-15]           0           0        0.00 
                                   read_addr_valid           0           0        0.00 
                                      read_size[0]           0           0        0.00 
                                      read_size[2]           0           0        0.00 
                                     read_state[2]           0           0        0.00 
                                   write_addr[0-1]           0           0        0.00 
                                 write_addr[12-15]           0           0        0.00 
                                write_addr_incr[1]           0           0        0.00 
                             write_addr_incr[3-15]           0           0        0.00 
                                  write_addr_valid           0           0        0.00 
                                     write_size[0]           0           0        0.00 
                                     write_size[2]           0           0        0.00 
                                    write_state[2]           0           0        0.00 

Total Node Count     =        356 
Toggled Node Count   =        256 
Untoggled Node Count =        100 

Toggle Coverage      =      72.19% (514 of 712 bins)


ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\top#tb /generate_stimulus/immed__83
                     Testbench.sv(83)                   0          3
/\top#tb /run_directed_write_read_sequence/#anonblk#178847320#717#4#/#ublk#178847320#717/immed__719
                     Testbench.sv(719)                  0          3
/\top#dut /u_axi4_assertions/assert_reset_valid_signals_low
                     assertions.sv(154)                 2          2
/\top#dut /u_axi4_assertions/assert_reset_ready_signals_defined
                     assertions.sv(162)                 2          2
/\top#dut /u_axi4_assertions/assert_awvalid_stable
                     assertions.sv(174)                 0          0
/\top#dut /u_axi4_assertions/assert_awaddr_stable
                     assertions.sv(182)                 0          0
/\top#dut /u_axi4_assertions/assert_awlen_stable
                     assertions.sv(190)                 0          0
/\top#dut /u_axi4_assertions/assert_awsize_stable
                     assertions.sv(198)                 0          0
/\top#dut /u_axi4_assertions/assert_awlen_limits
                     assertions.sv(206)              2382          2
/\top#dut /u_axi4_assertions/assert_awsize_valid
                     assertions.sv(214)                 0          2
/\top#dut /u_axi4_assertions/assert_wvalid_stable
                     assertions.sv(226)                 0          2
/\top#dut /u_axi4_assertions/assert_wdata_stable
                     assertions.sv(234)                 0          2
/\top#dut /u_axi4_assertions/assert_wlast_stable
                     assertions.sv(242)                 0          2
/\top#dut /u_axi4_assertions/assert_wlast_on_last_beat
                     assertions.sv(251)                 0          2
/\top#dut /u_axi4_assertions/assert_wlast_not_early
                     assertions.sv(260)                 4          2
/\top#dut /u_axi4_assertions/assert_write_data_follows_address
                     assertions.sv(268)                 0          0
/\top#dut /u_axi4_assertions/assert_bvalid_stable
                     assertions.sv(280)                 0          2
/\top#dut /u_axi4_assertions/assert_bresp_stable
                     assertions.sv(288)                 0          2
/\top#dut /u_axi4_assertions/assert_write_response_follows_data
                     assertions.sv(296)                 0          0
/\top#dut /u_axi4_assertions/assert_bresp_valid
                     assertions.sv(304)                 0          2
/\top#dut /u_axi4_assertions/assert_arvalid_stable
                     assertions.sv(316)                 0          0
/\top#dut /u_axi4_assertions/assert_araddr_stable
                     assertions.sv(324)                 0          0
/\top#dut /u_axi4_assertions/assert_arlen_stable
                     assertions.sv(332)                 0          0
/\top#dut /u_axi4_assertions/assert_arsize_stable
                     assertions.sv(340)                 0          0
/\top#dut /u_axi4_assertions/assert_arlen_limits
                     assertions.sv(348)              2932          2
/\top#dut /u_axi4_assertions/assert_arsize_valid
                     assertions.sv(356)                 0          2
/\top#dut /u_axi4_assertions/assert_rvalid_stable
                     assertions.sv(368)                 0          2
/\top#dut /u_axi4_assertions/assert_rdata_stable
                     assertions.sv(376)            218626          2
/\top#dut /u_axi4_assertions/assert_rresp_stable
                     assertions.sv(384)                 0          2
/\top#dut /u_axi4_assertions/assert_rlast_stable
                     assertions.sv(392)                 0          2
/\top#dut /u_axi4_assertions/assert_rlast_on_last_beat
                     assertions.sv(401)                 0          2
/\top#dut /u_axi4_assertions/assert_rlast_not_early
                     assertions.sv(410)                 0          2
/\top#dut /u_axi4_assertions/assert_read_data_follows_address
                     assertions.sv(418)                 0          0
/\top#dut /u_axi4_assertions/assert_rresp_valid
                     assertions.sv(426)                 0          2
/\top#dut /u_axi4_assertions/assert_write_addr_range_okay
                     assertions.sv(443)                 0          0
/\top#dut /u_axi4_assertions/assert_read_addr_range_okay
                     assertions.sv(451)                 0          0
/\top#dut /u_axi4_assertions/assert_write_4kb_boundary_error
                     assertions.sv(460)                 0          0
/\top#dut /u_axi4_assertions/assert_read_4kb_boundary_error
                     assertions.sv(468)                 0          0
/\top#dut /u_axi4_assertions/assert_write_addr_alignment
                     assertions.sv(480)                 0          2
/\top#dut /u_axi4_assertions/assert_read_addr_alignment
                     assertions.sv(487)                 0          2
/\top#dut /u_axi4_assertions/assert_write_beats_match_awlen
                     assertions.sv(499)                 4          2
/\top#dut /u_axi4_assertions/assert_read_beats_match_arlen
                     assertions.sv(507)                 0          2
/\top#dut /u_axi4_assertions/assert_awready_timeout
                     assertions.sv(519)              2214          0
/\top#dut /u_axi4_assertions/assert_wready_timeout
                     assertions.sv(527)                 0          2
/\top#dut /u_axi4_assertions/assert_arready_timeout
                     assertions.sv(535)              2884          0

Total Coverage By Instance (filtered view): 70.81%

