Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 20:52:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cr_div_submodules/cr_div/post_route_timing.rpt
| Design       : cr_div
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[13]                    0.664         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[12]                    0.691         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[9]                     0.701         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[10]                    0.717         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[5]                     0.760         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[14]                    0.770         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[8]                     0.771         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[6]                     0.806         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[1]                     0.849         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[11]                    0.850         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[4]                     0.855         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[0]                     0.878         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[7]                     0.950         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[29]/D                    0.956         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[15]                    0.973         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[2]                     0.990         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[14]                    0.995         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__1/B[3]                     1.021         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[14]                       1.043         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[15]                       1.043         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[31]/D                    1.085         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[10]                    1.094         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[13]                    1.100         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[5]                     1.100         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[28]/D                    1.119         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[9]                     1.129         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[11]                    1.135         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[7]                     1.141         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[10]                       1.164         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[6]                     1.166         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[3]                     1.166         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[16]                    1.179         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[13]                       1.193         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[5]                        1.194         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[2]                     1.199         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[11]                       1.205         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[26]/D                    1.205         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[7]                        1.209         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[27]/D                    1.209         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[12]                       1.227         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[6]                        1.236         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[25]/D                    1.242         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[16]                       1.243         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[12]                    1.250         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[1]                     1.275         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[4]                     1.282         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[8]                     1.288         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[23]/D                    1.297         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[9]                        1.318         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[5]/D                     1.323         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[2]                        1.325         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[1]                        1.345         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[9]/D                     1.345         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[21]/D                    1.349         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[4]                        1.352         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[3]                        1.357         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[8]                        1.358         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[24]/D                    1.359         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[22]/D                    1.361         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[10]/D                    1.394         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1__0/B[0]                     1.416         
recip_cache_reg_0_63_16_16/SP/CLK
                               r1/A[0]                        1.483         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[6]/D                     1.497         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[20]/D                    1.498         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[13]/D                    1.499         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[7]/D                     1.506         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[16]/D                    1.509         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[12]/D                    1.513         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[11]/D                    1.519         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[17]/D                    1.526         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[8]/D                     1.541         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[14]/D                    1.580         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[15]/D                    1.629         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[1]/D                     1.634         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[4]/D                     1.652         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[30]/D                    1.669         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[0]/D                     1.695         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[3]/D                     1.769         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[18]/D                    1.812         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[2]/D                     1.852         
recip_cache_reg_0_63_16_16/SP/CLK
                               q_reg[19]/D                    1.943         
r1__0/CLK                      r_reg[25]/D                    2.102         
r1__0/CLK                      r_reg[27]/D                    2.169         
r1__0/CLK                      r_reg[31]/D                    2.179         
r1__0/CLK                      r_reg[28]/D                    2.207         
r1__0/CLK                      r_reg[23]/D                    2.225         
r1__0/CLK                      r_reg[24]/D                    2.325         
r1__0/CLK                      r_reg[29]/D                    2.397         
r1__0/CLK                      r_reg[30]/D                    2.450         
r1__0/CLK                      r_reg[22]/D                    2.465         
r1__0/CLK                      r_reg[26]/D                    2.542         
r1__0/CLK                      r_reg[20]/D                    2.636         
r1__0/CLK                      r_reg[19]/D                    2.704         
r1__0/CLK                      r_reg[21]/D                    2.772         
r1__0/CLK                      r_reg[18]/D                    3.099         
r1__0/CLK                      r_reg[17]/D                    3.705         
r1__0/CLK                      r_reg[16]/D                    4.485         
r1__0/CLK                      r_reg[15]/D                    4.711         
r1__0/CLK                      r_reg[14]/D                    4.725         
r1__0/CLK                      r_reg[12]/D                    4.765         



