{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@187:197@HdlIdDef", "  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n"], "Clone Blocks": [["hdl/library/common/up_tdd_cntrl.v@186:196", "  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n"], ["hdl/library/common/up_tdd_cntrl.v@184:194", "  reg     [21:0]  up_tdd_vco_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n"], ["hdl/library/common/up_tdd_cntrl.v@185:195", "  reg     [21:0]  up_tdd_vco_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_rx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_off_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_on_2 = 22'h0;\n  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[192, "  reg     [21:0]  up_tdd_tx_dp_off_2 = 22'h0;\n"]], "Add": [[192, "  reg             up_tdd_txnrx_only_en = 1'h0;\n"], [192, "  reg             up_tdd_txnrx_only = 1'h0;\n"], [192, "  reg     [ 7:0]  up_tdd_burst_count = 8'h0;\n"], [192, "  reg     [23:0]  up_tdd_counter_init = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_frame_length = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_rx_on_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_rx_off_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_tx_on_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_tx_off_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_rx_on_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_rx_off_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_on_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_off_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_dp_on_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_dp_off_1 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_rx_on_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_rx_off_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_tx_on_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_vco_tx_off_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_rx_on_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_rx_off_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_on_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_off_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_dp_on_2 = 24'h0;\n"], [192, "  reg     [23:0]  up_tdd_tx_dp_off_2 = 24'h0;\n"]]}}