#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 28 21:46:46 2017
# Process ID: 127640
# Log file: D:/9361_fpga/project_CMOS_FDD/vivado.log
# Journal file: D:/9361_fpga/project_CMOS_FDD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:nexys_video:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 831.094 ; gain = 259.309
generate_target Simulation [get_files D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
Locked reason: 
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:nexys_video:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Teset4Vadj' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav'
"xvlog -m64 --relax -prj Teset4Vadj_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/new/VADJ_SET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VADJ_SET
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/RESET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RESET
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.srcs/sim_1/new/Teset4Vadj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Teset4Vadj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8cfd04959db3464c83b0b99fb3e5308e --debug typical --relax --mt 2 --include ../../../project_CMOS_FDD.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../project_CMOS_FDD.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../project_CMOS_FDD.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Teset4Vadj_behav xil_defaultlib.Teset4Vadj xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RESET
Compiling module xil_defaultlib.VADJ_SET
Compiling module xil_defaultlib.Teset4Vadj
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Teset4Vadj_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav/xsim.dir/Teset4Vadj_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 78.012 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 3146402931 -regid "135256_15690819_173552794_661" -xml D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav/xsim...."
    (file "D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav/xsim.dir/Teset4Vadj_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 28 21:49:52 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 849.340 ; gain = 2.688
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Teset4Vadj_behav -key {Behavioral:sim_1:Functional:Teset4Vadj} -tclbatch {Teset4Vadj.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Teset4Vadj.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 852.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Teset4Vadj_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 852.496 ; gain = 5.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 875.898 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 21:51:15 2017...
