irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Mar 25, 2018 at 21:42:40 IDT
irun
	-f row_decoder_tb.f
		row_decoder_tb.v
		../../verilog_modules/Decoder_2_4/Decoder_2_4.v
		../../verilog_modules/row_decoder/row_decoder.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file '/project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/Decoder_2_4/Decoder_2_4.v' is newer than expected.
	expected: Sun Mar 25 21:41:14 2018
	actual:   Sun Mar 25 21:42:31 2018
file: ../../verilog_modules/row_decoder/row_decoder.v
	module worklib.row_decoder:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		row_decoder_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.row_decoder:v <0x57516ac3>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                56       5
		Primitives:             52       2
		Registers:               1       1
		Expanded wires:          4       1
		Initial blocks:          1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.row_decoder_tb:v
Loading snapshot worklib.row_decoder_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	in	out
                   0:	0000	0000000000000001
                   1:	0001	0000000000000010
                   2:	0010	0000000000000100
                   3:	0011	0000000000001000
                   4:	0100	0000000000010000
                   5:	0101	0000000000100000
                   6:	0110	0000000001000000
                   7:	0111	0000000010000000
                   8:	1000	0000000100000000
                   9:	1001	0000001000000000
                  10:	1010	0000010000000000
                  11:	1011	0000100000000000
                  12:	1100	0001000000000000
                  13:	1101	0010000000000000
                  14:	1110	0100000000000000
                  15:	1111	1000000000000000
Simulation complete via $finish(1) at time 19 NS + 0
./row_decoder_tb.v:53 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Mar 25, 2018 at 21:42:41 IDT  (total: 00:00:01)
