--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.592ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.065 - 0.081)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y15.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y14.G1      net (fanout=1)        0.395   ftop/clkN210/locked_d
    SLICE_X55Y14.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.592ns (1.197ns logic, 0.395ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y14.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y14.BX      net (fanout=2)        0.640   ftop/clkN210/unlock2
    SLICE_X55Y14.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.695ns logic, 0.640ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y14.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y14.BX      net (fanout=2)        0.512   ftop/clkN210/unlock2
    SLICE_X55Y14.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.481ns logic, 0.512ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.081 - 0.065)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y15.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y14.G1      net (fanout=1)        0.316   ftop/clkN210/locked_d
    SLICE_X55Y14.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.883ns logic, 0.316ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y91.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y91.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y91.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 265411 paths analyzed, 4149 endpoints analyzed, 1463 failing endpoints
 1463 timing errors detected. (1453 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.181ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.107ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y160.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X95Y160.F1     net (fanout=2)        0.868   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X95Y160.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.F1     net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     14.107ns (5.728ns logic, 8.379ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.037ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y161.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X92Y160.F4     net (fanout=2)        0.787   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X92Y160.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X95Y161.G2     net (fanout=1)        0.347   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     14.037ns (5.753ns logic, 8.284ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.067ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.024 - 0.043)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y156.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X95Y160.F3     net (fanout=4)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X95Y160.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.F1     net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     14.067ns (5.728ns logic, 8.339ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.008ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y161.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X94Y160.G1     net (fanout=2)        1.010   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X94Y160.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X94Y161.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     14.008ns (5.782ns logic, 8.226ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.934ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (0.286 - 0.367)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y157.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X94Y160.G2     net (fanout=4)        0.910   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X94Y160.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X94Y161.F2     net (fanout=1)        0.315   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.934ns (5.808ns logic, 8.126ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.906ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y161.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X94Y160.F1     net (fanout=2)        1.005   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X94Y160.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X95Y161.G4     net (fanout=1)        0.024   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758120
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.906ns (5.727ns logic, 8.179ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.917ns (Levels of Logic = 8)
  Clock Path Skew:      -0.038ns (0.286 - 0.324)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y155.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X92Y160.F1     net (fanout=6)        0.667   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X92Y160.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X95Y161.G2     net (fanout=1)        0.347   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.917ns (5.753ns logic, 8.164ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.827ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y160.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X95Y160.F4     net (fanout=2)        0.559   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X95Y160.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.F1     net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.827ns (5.757ns logic, 8.070ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.817ns (Levels of Logic = 8)
  Clock Path Skew:      -0.056ns (0.286 - 0.342)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y157.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_34
    SLICE_X92Y159.G2     net (fanout=6)        0.523   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<34>
    SLICE_X92Y159.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X95Y161.G1     net (fanout=1)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.817ns (5.742ns logic, 8.075ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.809ns (Levels of Logic = 8)
  Clock Path Skew:      -0.056ns (0.286 - 0.342)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y156.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X92Y159.F2     net (fanout=4)        0.627   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X92Y159.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y161.F4     net (fanout=1)        0.488   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.809ns (5.793ns logic, 8.016ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.723ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.525 - 0.655)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y160.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X95Y160.F1     net (fanout=2)        0.868   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X95Y160.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.F1     net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y188.F3     net (fanout=42)       1.008   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y188.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N66
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X87Y190.SR     net (fanout=1)        0.964   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X87Y190.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.723ns (5.729ns logic, 7.994ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.776ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.286 - 0.352)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y155.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X94Y161.G3     net (fanout=4)        1.046   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X94Y161.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676826
    SLICE_X94Y161.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676826/O
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.776ns (5.808ns logic, 7.968ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.754ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y160.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X95Y160.G1     net (fanout=2)        0.872   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X95Y160.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X95Y161.G3     net (fanout=1)        0.045   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.754ns (5.687ns logic, 8.067ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.759ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.286 - 0.354)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y158.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X92Y159.F4     net (fanout=2)        0.603   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X92Y159.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y161.F4     net (fanout=1)        0.488   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (5.767ns logic, 7.992ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.743ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.286 - 0.354)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y158.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X92Y159.G1     net (fanout=2)        0.420   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X92Y159.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X95Y161.G1     net (fanout=1)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675853
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.743ns (5.771ns logic, 7.972ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.742ns (Levels of Logic = 8)
  Clock Path Skew:      -0.068ns (0.286 - 0.354)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y158.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X92Y159.F3     net (fanout=2)        0.557   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X92Y159.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y161.F4     net (fanout=1)        0.488   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.742ns (5.796ns logic, 7.946ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.734ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.286 - 0.360)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y160.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X95Y160.G3     net (fanout=2)        0.823   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X95Y160.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X95Y161.G3     net (fanout=1)        0.045   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.734ns (5.716ns logic, 8.018ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.683ns (Levels of Logic = 8)
  Clock Path Skew:      -0.122ns (0.525 - 0.647)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y156.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X95Y160.F3     net (fanout=4)        0.828   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X95Y160.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.F1     net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y161.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y161.F1     net (fanout=3)        0.405   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y188.F3     net (fanout=42)       1.008   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y188.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N66
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X87Y190.SR     net (fanout=1)        0.964   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X87Y190.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.683ns (5.729ns logic, 7.954ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.795ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.024 - 0.028)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y154.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X95Y160.G2     net (fanout=6)        0.887   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X95Y160.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X95Y161.G3     net (fanout=1)        0.045   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675893
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X93Y181.G4     net (fanout=42)       0.859   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N28
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y155.SR     net (fanout=1)        1.498   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y155.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     13.795ns (5.713ns logic, 8.082ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.653ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.525 - 0.655)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y161.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X92Y160.F4     net (fanout=2)        0.787   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X92Y160.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X95Y161.G2     net (fanout=1)        0.347   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675826
    SLICE_X95Y161.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d6758136
    SLICE_X95Y161.F2     net (fanout=5)        0.654   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d675
    SLICE_X95Y161.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.G1     net (fanout=1)        0.606   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X91Y160.X      Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.G3     net (fanout=6)        1.949   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X87Y193.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X88Y185.F1     net (fanout=28)       1.192   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X88Y185.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X89Y187.G1     net (fanout=7)        0.392   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X89Y187.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y188.F3     net (fanout=42)       1.008   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y188.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N66
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X87Y190.SR     net (fanout=1)        0.964   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X87Y190.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     13.653ns (5.754ns logic, 7.899ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.711ns (Levels of Logic = 0)
  Clock Path Skew:      6.181ns (7.043 - 0.862)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X109Y183.BX    net (fanout=1)        0.499   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X109Y183.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (1.212ns logic, 0.499ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 0)
  Clock Path Skew:      6.228ns (7.048 - 0.820)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X111Y182.BX    net (fanout=1)        0.664   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X111Y182.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (1.212ns logic, 0.664ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (7.052 - 0.843)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X110Y185.BX    net (fanout=1)        0.689   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X110Y185.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (1.252ns logic, 0.689ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      6.200ns (7.043 - 0.843)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X109Y183.BY    net (fanout=1)        0.665   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X109Y183.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.272ns logic, 0.665ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.384ns (Levels of Logic = 0)
  Clock Path Skew:      6.232ns (7.048 - 0.816)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y164.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X111Y182.BY    net (fanout=1)        1.112   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X111Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (1.272ns logic, 1.112ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (7.052 - 0.855)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y173.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X110Y185.BY    net (fanout=1)        4.076   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X110Y185.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (1.287ns logic, 4.076ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.366ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (7.052 - 0.855)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X110Y184.BY    net (fanout=1)        4.079   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X110Y184.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.366ns (1.287ns logic, 4.079ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 0)
  Clock Path Skew:      6.256ns (7.048 - 0.792)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X110Y183.BY    net (fanout=1)        4.200   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X110Y183.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.287ns logic, 4.200ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.566ns (Levels of Logic = 0)
  Clock Path Skew:      6.182ns (7.048 - 0.866)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X110Y183.BX    net (fanout=1)        4.314   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X110Y183.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (1.252ns logic, 4.314ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 0)
  Clock Path Skew:      6.226ns (7.052 - 0.826)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X110Y184.BX    net (fanout=1)        4.431   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X110Y184.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (1.252ns logic, 4.431ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.393 - 0.320)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y139.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51
    SLICE_X86Y138.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
    SLICE_X86Y138.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<51>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.393 - 0.320)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y139.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_51
    SLICE_X86Y138.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<51>
    SLICE_X86Y138.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<51>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem52.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.111 - 0.090)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y138.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    SLICE_X88Y136.BY     net (fanout=2)        0.313   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
    SLICE_X88Y136.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<1>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.111 - 0.090)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y138.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    SLICE_X88Y136.BY     net (fanout=2)        0.313   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
    SLICE_X88Y136.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<1>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.290ns logic, 0.313ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.140 - 0.114)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y139.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44
    SLICE_X86Y137.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
    SLICE_X86Y137.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<44>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.140 - 0.114)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y139.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_44
    SLICE_X86Y137.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<44>
    SLICE_X86Y137.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<44>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem45.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.266 - 0.233)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_18 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y149.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_18
    SLICE_X78Y151.BY     net (fanout=2)        0.360   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<18>
    SLICE_X78Y151.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<18>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.289ns logic, 0.360ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.266 - 0.233)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_18 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y149.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_18
    SLICE_X78Y151.BY     net (fanout=2)        0.360   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<18>
    SLICE_X78Y151.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<18>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.290ns logic, 0.360ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y144.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    SLICE_X82Y145.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
    SLICE_X82Y145.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.074 - 0.063)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y144.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    SLICE_X82Y145.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
    SLICE_X82Y145.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X104Y146.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X104Y146.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X84Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_0/SR
  Location pin: SLICE_X84Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X84Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_1/SR
  Location pin: SLICE_X84Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X114Y156.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X114Y156.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X80Y206.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X80Y206.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X80Y206.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X80Y206.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X82Y135.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X82Y135.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X84Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_1/SR
  Location pin: SLICE_X84Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X84Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_0/SR
  Location pin: SLICE_X84Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_3/SR
  Location pin: SLICE_X82Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr_3/SR
  Location pin: SLICE_X82Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.261ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.420 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y113.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y116.G2    net (fanout=4)        1.410   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y116.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X112Y114.F3    net (fanout=1)        0.711   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X112Y114.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y118.G1    net (fanout=15)       0.478   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X112Y118.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y118.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X114Y116.CE    net (fanout=1)        0.513   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X114Y116.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (3.685ns logic, 3.520ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (0.360 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y122.SR    net (fanout=17)       1.230   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y122.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (2.683ns logic, 4.380ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.372 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y122.SR    net (fanout=17)       1.234   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y122.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (2.683ns logic, 4.384ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.372 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y123.SR    net (fanout=17)       1.234   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (2.683ns logic, 4.384ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.370 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y126.SR    net (fanout=17)       1.214   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y126.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (2.683ns logic, 4.364ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.119ns (0.382 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y127.SR    net (fanout=17)       1.218   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y127.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (2.683ns logic, 4.368ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.119ns (0.382 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y126.SR    net (fanout=17)       1.218   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y126.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (2.683ns logic, 4.368ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.378 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y125.SR    net (fanout=17)       1.033   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (2.683ns logic, 4.183ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (0.378 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.SR    net (fanout=17)       1.033   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y124.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (2.683ns logic, 4.183ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (0.366 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y125.SR    net (fanout=17)       0.997   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y125.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.683ns logic, 4.147ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (0.366 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y124.SR    net (fanout=17)       0.997   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y124.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.683ns logic, 4.147ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.781ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.372 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y116.F2    net (fanout=11)       1.241   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y123.BY    net (fanout=1)        0.775   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y123.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.781ns (2.316ns logic, 4.465ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.780ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.372 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y116.F2    net (fanout=11)       1.241   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y116.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y123.BY    net (fanout=1)        0.775   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y123.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.780ns (2.315ns logic, 4.465ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.370 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y112.F1    net (fanout=11)       0.791   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y112.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X108Y126.BY    net (fanout=1)        1.258   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X108Y126.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (2.277ns logic, 4.498ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.370 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y112.F1    net (fanout=11)       0.791   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y112.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X108Y126.BY    net (fanout=1)        1.258   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X108Y126.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (2.276ns logic, 4.498ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.401 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y113.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y116.G2    net (fanout=4)        1.410   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y116.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X112Y114.F3    net (fanout=1)        0.711   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X112Y114.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y119.F1    net (fanout=15)       0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y119.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X112Y120.CE    net (fanout=2)        1.058   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X112Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (3.069ns logic, 3.687ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.401 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y113.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y116.G2    net (fanout=4)        1.410   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y116.Y     Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y116.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame5
    SLICE_X112Y116.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X112Y114.F3    net (fanout=1)        0.711   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame15
    SLICE_X112Y114.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y119.F1    net (fanout=15)       0.473   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X112Y119.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X112Y120.CE    net (fanout=2)        1.058   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X112Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (3.069ns logic, 3.687ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.372 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y110.G2    net (fanout=11)       1.227   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X110Y122.BY    net (fanout=1)        0.651   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X110Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (2.331ns logic, 4.327ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.372 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y110.G2    net (fanout=11)       1.227   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>1
    SLICE_X110Y122.BY    net (fanout=1)        0.651   ftop/gbe0/gmac/rxRS_rxF_sD_IN<0>
    SLICE_X110Y122.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (2.330ns logic, 4.327ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.405 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y115.BX    net (fanout=20)       1.876   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y115.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X113Y116.G2    net (fanout=2)        0.573   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y112.F4    net (fanout=11)       0.701   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y112.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y113.BX    net (fanout=17)       0.402   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y113.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (3.058ns logic, 3.552ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y115.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X111Y114.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X111Y114.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.546 - 0.457)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y110.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X114Y110.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X114Y110.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.086 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y110.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X114Y108.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X114Y108.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.122ns (0.529 - 0.407)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y119.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X115Y113.BX    net (fanout=2)        0.472   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X115Y113.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.458ns logic, 0.472ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.060 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X111Y111.BY    net (fanout=2)        0.299   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X111Y111.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.541ns logic, 0.299ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.095 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y109.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X114Y107.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X114Y107.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.437 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y122.G2    net (fanout=13)       0.518   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y122.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.395ns logic, 0.518ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.437 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y123.G2    net (fanout=13)       0.518   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y123.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.395ns logic, 0.518ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.437 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y123.G2    net (fanout=13)       0.518   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y123.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.395ns logic, 0.518ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.437 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y122.G2    net (fanout=13)       0.518   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y122.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.395ns logic, 0.518ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.039 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y110.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X109Y111.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X109Y111.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y115.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X111Y114.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X111Y114.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.529 - 0.448)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y113.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X114Y113.BX    net (fanout=2)        0.415   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X114Y113.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.519ns logic, 0.415ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.529 - 0.448)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxPipe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y113.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X114Y113.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X114Y113.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.016 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X109Y117.BY    net (fanout=6)        0.313   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X109Y117.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.539ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.478 - 0.426)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y128.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y118.CE    net (fanout=20)       0.509   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y118.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.419ns logic, 0.509ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.073 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y113.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X114Y111.BY    net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X114Y111.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.614ns logic, 0.309ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.494 - 0.464)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/rxRS_rxPipe_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y109.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    SLICE_X110Y109.BX    net (fanout=8)        0.410   ftop/gbe0/gmac/rxRS_rxPipe<29>
    SLICE_X110Y109.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.519ns logic, 0.410ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.086 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y110.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X114Y108.BY    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X114Y108.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.075 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y111.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X113Y108.BY    net (fanout=2)        0.330   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X113Y108.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.599ns logic, 0.330ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y114.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y114.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y114.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y114.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y129.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y129.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y127.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X108Y115.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X108Y115.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X108Y115.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X108Y115.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y112.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X109Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X109Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X109Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X109Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2939808 paths analyzed, 25844 endpoints analyzed, 944 failing endpoints
 944 timing errors detected. (944 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.501ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.309ns (Levels of Logic = 10)
  Clock Path Skew:      -0.192ns (0.621 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.YQ     Tcko                  0.596   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    SLICE_X67Y137.F2     net (fanout=18)       0.629   ftop/cp/cpReq<21>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.309ns (6.633ns logic, 10.676ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.282ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.621 - 0.775)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y140.XQ     Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y141.F2     net (fanout=3)        0.406   ftop/cp/cpReq_21_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X53Y136.G4     net (fanout=18)       1.121   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.282ns (6.612ns logic, 10.670ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.222ns (Levels of Logic = 10)
  Clock Path Skew:      -0.192ns (0.621 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.XQ     Tcko                  0.521   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X67Y137.F4     net (fanout=18)       0.617   ftop/cp/cpReq<22>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.222ns (6.558ns logic, 10.664ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.248ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.621 - 0.769)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y142.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_20_1
    SLICE_X66Y141.F4     net (fanout=3)        0.369   ftop/cp/cpReq_20_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X53Y136.G4     net (fanout=18)       1.121   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.248ns (6.615ns logic, 10.633ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.234ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (0.621 - 0.780)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.YQ     Tcko                  0.596   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    SLICE_X67Y137.F1     net (fanout=20)       0.554   ftop/cp/cpReq<20>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.234ns (6.633ns logic, 10.601ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.203ns (Levels of Logic = 10)
  Clock Path Skew:      -0.115ns (0.621 - 0.736)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y143.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X63Y136.G3     net (fanout=9)        1.135   ftop/cp/cpReq<25>
    SLICE_X63Y136.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74424<0>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X62Y136.F2     net (fanout=1)        0.051   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.203ns (6.557ns logic, 10.646ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.129ns (Levels of Logic = 10)
  Clock Path Skew:      -0.153ns (0.365 - 0.518)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.YQ     Tcko                  0.596   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    SLICE_X67Y137.F2     net (fanout=18)       0.629   ftop/cp/cpReq<21>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X61Y153.G1     net (fanout=9)        1.657   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X61Y153.Y      Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X61Y153.F4     net (fanout=2)        0.043   ftop/cp/N231
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X71Y146.CE     net (fanout=1)        1.312   ftop/cp/wci_respF_DEQ
    SLICE_X71Y146.CLK    Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.129ns (6.524ns logic, 10.605ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.102ns (Levels of Logic = 10)
  Clock Path Skew:      -0.115ns (0.365 - 0.480)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y140.XQ     Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y141.F2     net (fanout=3)        0.406   ftop/cp/cpReq_21_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X53Y136.G4     net (fanout=18)       1.121   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X61Y153.G1     net (fanout=9)        1.657   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X61Y153.Y      Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X61Y153.F4     net (fanout=2)        0.043   ftop/cp/N231
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X71Y146.CE     net (fanout=1)        1.312   ftop/cp/wci_respF_DEQ
    SLICE_X71Y146.CLK    Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.102ns (6.503ns logic, 10.599ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.042ns (Levels of Logic = 10)
  Clock Path Skew:      -0.153ns (0.365 - 0.518)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.XQ     Tcko                  0.521   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X67Y137.F4     net (fanout=18)       0.617   ftop/cp/cpReq<22>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X61Y153.G1     net (fanout=9)        1.657   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X61Y153.Y      Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X61Y153.F4     net (fanout=2)        0.043   ftop/cp/N231
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X71Y146.CE     net (fanout=1)        1.312   ftop/cp/wci_respF_DEQ
    SLICE_X71Y146.CLK    Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.042ns (6.449ns logic, 10.593ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.046ns (Levels of Logic = 9)
  Clock Path Skew:      -0.148ns (0.621 - 0.769)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X62Y136.F3     net (fanout=6)        1.590   ftop/cp/cpReq<26>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.046ns (5.996ns logic, 11.050ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.068ns (Levels of Logic = 10)
  Clock Path Skew:      -0.109ns (0.365 - 0.474)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y142.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_20_1
    SLICE_X66Y141.F4     net (fanout=3)        0.369   ftop/cp/cpReq_20_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X53Y136.G4     net (fanout=18)       1.121   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X61Y153.G1     net (fanout=9)        1.657   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X61Y153.Y      Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X61Y153.F4     net (fanout=2)        0.043   ftop/cp/N231
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X71Y146.CE     net (fanout=1)        1.312   ftop/cp/wci_respF_DEQ
    SLICE_X71Y146.CLK    Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.068ns (6.506ns logic, 10.562ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.054ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (0.365 - 0.485)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y137.YQ     Tcko                  0.596   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    SLICE_X67Y137.F1     net (fanout=20)       0.554   ftop/cp/cpReq<20>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X61Y153.G1     net (fanout=9)        1.657   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X61Y153.Y      Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X61Y153.F4     net (fanout=2)        0.043   ftop/cp/N231
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X71Y146.CE     net (fanout=1)        1.312   ftop/cp/wci_respF_DEQ
    SLICE_X71Y146.CLK    Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.054ns (6.524ns logic, 10.530ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.985ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.621 - 0.769)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X63Y139.G3     net (fanout=6)        1.603   ftop/cp/cpReq<26>
    SLICE_X63Y139.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X63Y139.F4     net (fanout=1)        0.022   ftop/cp/_theResult_____1__h74424<3>1_SW0/O
    SLICE_X63Y139.X      Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X53Y136.G1     net (fanout=18)       1.001   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.985ns (6.518ns logic, 10.467ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.967ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.621 - 0.775)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X63Y136.G4     net (fanout=11)       0.925   ftop/cp/cpReq<24>
    SLICE_X63Y136.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74424<0>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X62Y136.F2     net (fanout=1)        0.051   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.967ns (6.531ns logic, 10.436ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.968ns (Levels of Logic = 9)
  Clock Path Skew:      -0.148ns (0.621 - 0.769)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X63Y139.G3     net (fanout=6)        1.603   ftop/cp/cpReq<26>
    SLICE_X63Y139.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X63Y139.F4     net (fanout=1)        0.022   ftop/cp/_theResult_____1__h74424<3>1_SW0/O
    SLICE_X63Y139.X      Tilo                  0.562   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X62Y123.G2     net (fanout=18)       0.915   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X62Y123.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y114.G1     net (fanout=12)       2.279   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y114.Y      Tilo                  0.561   ftop/cp/wci_respTimr_5_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_T1
    SLICE_X61Y127.F3     net (fanout=8)        1.530   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_T
    SLICE_X61Y127.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
    SLICE_X58Y136.F1     net (fanout=1)        0.808   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.968ns (5.972ns logic, 10.996ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.908ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (0.611 - 0.813)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.YQ     Tcko                  0.596   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    SLICE_X67Y137.F2     net (fanout=18)       0.629   ftop/cp/cpReq<21>
    SLICE_X67Y137.X      Tilo                  0.562   ftop/cp/wn__h74423<2>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X62Y136.F1     net (fanout=1)        0.587   ftop/cp/wn__h74423<2>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X54Y142.G3     net (fanout=9)        0.763   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X54Y142.Y      Tilo                  0.616   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X52Y140.F3     net (fanout=4)        0.346   ftop/cp/N230
    SLICE_X52Y140.X      Tilo                  0.601   ftop/cp/wci_respF_5_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y126.CE     net (fanout=1)        1.588   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y126.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.908ns (6.618ns logic, 10.290ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.023ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.365 - 0.441)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y143.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X63Y136.G3     net (fanout=9)        1.135   ftop/cp/cpReq<25>
    SLICE_X63Y136.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74424<0>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X62Y136.F2     net (fanout=1)        0.051   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X62Y136.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X53Y136.G2     net (fanout=17)       1.619   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X61Y153.G1     net (fanout=9)        1.657   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X61Y153.Y      Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X61Y153.F4     net (fanout=2)        0.043   ftop/cp/N231
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X71Y146.CE     net (fanout=1)        1.312   ftop/cp/wci_respF_DEQ
    SLICE_X71Y146.CLK    Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.023ns (6.448ns logic, 10.575ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.935ns (Levels of Logic = 9)
  Clock Path Skew:      -0.154ns (0.621 - 0.775)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y140.XQ     Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y141.F2     net (fanout=3)        0.406   ftop/cp/cpReq_21_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X62Y123.G4     net (fanout=18)       0.705   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X62Y123.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y114.G1     net (fanout=12)       2.279   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y114.Y      Tilo                  0.561   ftop/cp/wci_respTimr_5_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_T1
    SLICE_X61Y127.F3     net (fanout=8)        1.530   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_T
    SLICE_X61Y127.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
    SLICE_X58Y136.F1     net (fanout=1)        0.808   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.935ns (6.066ns logic, 10.869ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/wci_respF_7/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.901ns (Levels of Logic = 9)
  Clock Path Skew:      -0.148ns (0.621 - 0.769)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/wci_respF_7/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y142.YQ     Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_20_1
    SLICE_X66Y141.F4     net (fanout=3)        0.369   ftop/cp/cpReq_20_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X62Y123.G4     net (fanout=18)       0.705   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X62Y123.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y114.G1     net (fanout=12)       2.279   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y114.Y      Tilo                  0.561   ftop/cp/wci_respTimr_5_EN
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_T1
    SLICE_X61Y127.F3     net (fanout=8)        1.530   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_T
    SLICE_X61Y127.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
    SLICE_X58Y136.F1     net (fanout=1)        0.808   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1132
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X56Y144.G3     net (fanout=9)        1.084   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X56Y144.Y      Tilo                  0.616   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X68Y130.G2     net (fanout=5)        1.500   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X68Y130.Y      Tilo                  0.616   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/wci_respF_7_DEQ1
    SLICE_X67Y129.CE     net (fanout=1)        0.499   ftop/cp/wci_respF_7_DEQ
    SLICE_X67Y129.CLK    Tceck                 0.155   ftop/cp/wci_respF_7_EMPTY_N
                                                       ftop/cp/wci_respF_7/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.901ns (6.069ns logic, 10.832ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.881ns (Levels of Logic = 10)
  Clock Path Skew:      -0.164ns (0.611 - 0.775)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y140.XQ     Tcko                  0.521   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X66Y141.F2     net (fanout=3)        0.406   ftop/cp/cpReq_21_1
    SLICE_X66Y141.X      Tilo                  0.601   ftop/cp/wn__h74423<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X60Y134.G4     net (fanout=3)        1.302   ftop/cp/wn__h74423<1>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X53Y136.G4     net (fanout=18)       1.121   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X53Y136.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X57Y148.G4     net (fanout=11)       1.428   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X57Y148.Y      Tilo                  0.561   ftop/cp/MUX_wci_respF_6_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.F2     net (fanout=4)        1.539   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X63Y132.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.F4     net (fanout=1)        0.528   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1078
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/N950
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X58Y136.F4     net (fanout=1)        0.507   ftop/cp/N950
    SLICE_X58Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.F3     net (fanout=1)        0.756   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X54Y136.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X54Y142.G3     net (fanout=9)        0.763   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X54Y142.Y      Tilo                  0.616   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X52Y140.F3     net (fanout=4)        0.346   ftop/cp/N230
    SLICE_X52Y140.X      Tilo                  0.601   ftop/cp/wci_respF_5_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X66Y126.CE     net (fanout=1)        1.588   ftop/cp/wci_respF_5_DEQ
    SLICE_X66Y126.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.881ns (6.597ns logic, 10.284ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_25 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.510 - 0.436)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_25 to ftop/cap0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<25>
                                                       ftop/cp/wci_reqF_11_q_0_25
    SLICE_X54Y79.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_11_MData<25>
    SLICE_X54Y79.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_25 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.510 - 0.436)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_25 to ftop/cap0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<25>
                                                       ftop/cp/wci_reqF_11_q_0_25
    SLICE_X54Y79.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_11_MData<25>
    SLICE_X54Y79.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_15 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.930 - 0.825)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_15 to ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.XQ      Tcko                  0.417   ftop/cp_wci_Vm_11_MData<15>
                                                       ftop/cp/wci_reqF_11_q_0_15
    SLICE_X52Y79.BY      net (fanout=2)        0.346   ftop/cp_wci_Vm_11_MData<15>
    SLICE_X52Y79.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.287ns logic, 0.346ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_15 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.930 - 0.825)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_15 to ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.XQ      Tcko                  0.417   ftop/cp_wci_Vm_11_MData<15>
                                                       ftop/cp/wci_reqF_11_q_0_15
    SLICE_X52Y79.BY      net (fanout=2)        0.346   ftop/cp_wci_Vm_11_MData<15>
    SLICE_X52Y79.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.288ns logic, 0.346ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_17 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.428 - 0.347)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_17 to ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y134.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<17>
                                                       ftop/cp/wci_reqF_10_q_0_17
    SLICE_X36Y134.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<17>
    SLICE_X36Y134.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.365 - 0.312)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y148.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_10_q_0_7
    SLICE_X34Y151.BY     net (fanout=2)        0.320   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X34Y151.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.266ns logic, 0.320ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_17 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.428 - 0.347)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_17 to ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y134.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<17>
                                                       ftop/cp/wci_reqF_10_q_0_17
    SLICE_X36Y134.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<17>
    SLICE_X36Y134.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.365 - 0.312)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y148.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_10_q_0_7
    SLICE_X34Y151.BY     net (fanout=2)        0.320   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X34Y151.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.267ns logic, 0.320ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.454 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y198.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X54Y198.BY     net (fanout=2)        0.341   ftop/cp/td<17>
    SLICE_X54Y198.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.454 - 0.383)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y198.XQ     Tcko                  0.396   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X54Y198.BY     net (fanout=2)        0.341   ftop/cp/td<17>
    SLICE_X54Y198.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_13 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.049 - 0.030)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_13 to ftop/cap0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<13>
                                                       ftop/cp/wci_reqF_11_q_0_13
    SLICE_X54Y80.BY      net (fanout=2)        0.297   ftop/cp_wci_Vm_11_MData<13>
    SLICE_X54Y80.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.266ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_13 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.049 - 0.030)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_13 to ftop/cap0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<13>
                                                       ftop/cp/wci_reqF_11_q_0_13
    SLICE_X54Y80.BY      net (fanout=2)        0.297   ftop/cp_wci_Vm_11_MData<13>
    SLICE_X54Y80.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.267ns logic, 0.297ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_17 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.064 - 0.037)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_17 to ftop/cap0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y82.XQ      Tcko                  0.417   ftop/cp_wci_Vm_11_MData<17>
                                                       ftop/cp/wci_reqF_11_q_0_17
    SLICE_X50Y81.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_11_MData<17>
    SLICE_X50Y81.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_17 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.064 - 0.037)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_17 to ftop/cap0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y82.XQ      Tcko                  0.417   ftop/cp_wci_Vm_11_MData<17>
                                                       ftop/cp/wci_reqF_11_q_0_17
    SLICE_X50Y81.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_11_MData<17>
    SLICE_X50Y81.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.458 - 0.391)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y201.XQ     Tcko                  0.396   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X40Y199.BY     net (fanout=2)        0.358   ftop/cp/td<9>
    SLICE_X40Y199.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.266ns logic, 0.358ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_9 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.458 - 0.391)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_9 to ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y201.XQ     Tcko                  0.396   ftop/cp/td<9>
                                                       ftop/cp/td_9
    SLICE_X40Y199.BY     net (fanout=2)        0.358   ftop/cp/td<9>
    SLICE_X40Y199.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<41>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.267ns logic, 0.358ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.343 - 0.309)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y153.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_10_q_0_15
    SLICE_X32Y153.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X32Y153.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.343 - 0.309)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y153.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_10_q_0_15
    SLICE_X32Y153.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X32Y153.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.019 - 0.006)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X50Y196.BY     net (fanout=2)        0.310   ftop/cp/td<23>
    SLICE_X50Y196.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.019 - 0.006)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y199.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X50Y196.BY     net (fanout=2)        0.310   ftop/cp/td<23>
    SLICE_X50Y196.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.267ns logic, 0.310ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/dLastState/SR
  Location pin: SLICE_X28Y58.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/dLastState/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/dLastState/SR
  Location pin: SLICE_X28Y58.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/RST_N_adcSdrRst/SR
  Logical resource: ftop/iqadc/adcCore_sdrRst/reset_hold_1/SR
  Location pin: SLICE_X0Y0.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/RST_N_adcSdrRst/SR
  Logical resource: ftop/iqadc/adcCore_sdrRst/reset_hold_1/SR
  Location pin: SLICE_X0Y0.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_11/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_11/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_10/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_10/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X62Y204.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X62Y204.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X62Y204.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X62Y204.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_13/SR
  Location pin: SLICE_X4Y126.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_13/SR
  Location pin: SLICE_X4Y126.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_12/SR
  Location pin: SLICE_X4Y126.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_12/SR
  Location pin: SLICE_X4Y126.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_15/SR
  Location pin: SLICE_X6Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_15/SR
  Location pin: SLICE_X6Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_14/SR
  Location pin: SLICE_X6Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_14/SR
  Location pin: SLICE_X6Y123.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.501ns|            0|          944|            2|      2939808|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.501ns|          N/A|          944|            0|      2939808|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.261|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.181|         |    3.608|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.501|         |         |         |
sys0_clkp      |   17.501|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.501|         |         |         |
sys0_clkp      |   17.501|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2407  Score: 3785324  (Setup/Max: 3760530, Hold: 24794)

Constraints cover 3207758 paths, 0 nets, and 54920 connections

Design statistics:
   Minimum period:  17.501ns{1}   (Maximum frequency:  57.140MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 31 16:38:58 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 678 MB



