--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -ise
/afs/unity.ncsu.edu/users/b/bmhendri/w00t/woosha/High_Speed_Octal_synchronous_capture/High_Speed_Octal_synchronous_capture.ise
-intstyle ise -e 3 -s 10 -xml Top Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc4vfx20,ff672,-10 (PRODUCTION 1.68 2007-11-08, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_dco_p = PERIOD TIMEGRP "dco_p" 390 MHz HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dco_n = PERIOD TIMEGRP "dco_n" 390 MHz HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fco_p = PERIOD TIMEGRP "fco_p" 65 MHz HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fco_n = PERIOD TIMEGRP "fco_n" 65 MHz HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rclk = PERIOD TIMEGRP "rclk" 50 MHz HIGH 50%;

 229 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.794ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sclk_in = PERIOD TIMEGRP "sclk_in" 8 ns HIGH 66%;

 39 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.548ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clk0f = PERIOD TIMEGRP "U1_clk0f" TS_fco_n HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clk0f_0 = PERIOD TIMEGRP "U1_clk0f_0" TS_fco_p HIGH 
50%;

 574 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_dcoshifted = PERIOD TIMEGRP "U1_dcoshifted" TS_dco_n 
PHASE 0.641 ns HIGH         50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_dcoshifted_0 = PERIOD TIMEGRP "U1_dcoshifted_0" 
TS_dco_p PHASE 0.641 ns         HIGH 50%;

 52 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.530ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock dco_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dco_n          |    2.530|         |         |         |
dco_p          |    2.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dco_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dco_n          |    2.530|         |         |         |
dco_p          |    2.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fco_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fco_n          |    4.666|         |         |         |
fco_p          |    4.666|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fco_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fco_n          |    4.666|         |         |         |
fco_p          |    4.666|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rclk           |    6.794|    3.375|         |    2.496|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk_in        |    2.548|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 894 paths, 0 nets, and 581 connections

Design statistics:
   Minimum period:   6.794ns   (Maximum frequency: 147.189MHz)


Analysis completed Sat May  2 20:15:37 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 191 MB



