

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_int_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Thu Aug 02 15:12:51 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           15
LUT:             45
FF:              37
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    25.000
CP achieved post-synthesis:    4.000
CP achieved post-implementation:    5.657
Timing met
