Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun  8 14:20:13 2018
| Host         : DESKTOP-KM458MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_cal_timing_summary_routed.rpt -rpx lab4_cal_timing_summary_routed.rpx
| Design       : lab4_cal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div/clk_F_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clk_div/clk_N_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: my_fsm/state_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: my_fsm/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.536        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.536        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.215ns (37.078%)  route 3.759ns (62.922%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.237    clk_div/clk
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_div/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.278    clk_div/counter_reg[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.934 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  clk_div/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    clk_div/counter_reg[0]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.162    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  clk_div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.276    clk_div/counter_reg[0]_i_19_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  clk_div/counter_reg[0]_i_18/O[1]
                         net (fo=2, routed)           1.136     8.746    clk_div/p_0_in[22]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.303     9.049 f  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           1.065    10.114    clk_div/counter[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.972    11.211    clk_div/clear
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[0]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.429    14.746    clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.215ns (37.078%)  route 3.759ns (62.922%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.237    clk_div/clk
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_div/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.278    clk_div/counter_reg[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.934 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  clk_div/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    clk_div/counter_reg[0]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.162    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  clk_div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.276    clk_div/counter_reg[0]_i_19_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  clk_div/counter_reg[0]_i_18/O[1]
                         net (fo=2, routed)           1.136     8.746    clk_div/p_0_in[22]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.303     9.049 f  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           1.065    10.114    clk_div/counter[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.972    11.211    clk_div/clear
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[1]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.429    14.746    clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.215ns (37.078%)  route 3.759ns (62.922%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.237    clk_div/clk
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_div/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.278    clk_div/counter_reg[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.934 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  clk_div/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    clk_div/counter_reg[0]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.162    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  clk_div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.276    clk_div/counter_reg[0]_i_19_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  clk_div/counter_reg[0]_i_18/O[1]
                         net (fo=2, routed)           1.136     8.746    clk_div/p_0_in[22]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.303     9.049 f  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           1.065    10.114    clk_div/counter[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.972    11.211    clk_div/clear
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[2]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.429    14.746    clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 2.215ns (37.078%)  route 3.759ns (62.922%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.237    clk_div/clk
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  clk_div/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.278    clk_div/counter_reg[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.934 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.934    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  clk_div/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.048    clk_div/counter_reg[0]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.162    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  clk_div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.276    clk_div/counter_reg[0]_i_19_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  clk_div/counter_reg[0]_i_18/O[1]
                         net (fo=2, routed)           1.136     8.746    clk_div/p_0_in[22]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.303     9.049 f  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           1.065    10.114    clk_div/counter[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.972    11.211    clk_div/clear
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[3]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X49Y92         FDRE (Setup_fdre_C_R)       -0.429    14.746    clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 2.389ns (40.386%)  route 3.526ns (59.614%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.628     5.231    clk_div/clk
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.228    clk_div/counter_f_reg[0]
    SLICE_X60Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.823 r  clk_div/counter_f_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.823    clk_div/counter_f_reg[0]_i_36_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.940 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.940    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.174    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  clk_div/counter_f_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.291    clk_div/counter_f_reg[0]_i_28_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.606 r  clk_div/counter_f_reg[0]_i_27/O[3]
                         net (fo=1, routed)           0.808     8.414    clk_div/counter_f_reg[0]_i_27_n_4
    SLICE_X59Y94         LUT4 (Prop_lut4_I2_O)        0.307     8.721 r  clk_div/counter_f[0]_i_13/O
                         net (fo=1, routed)           0.645     9.366    clk_div/counter_f[0]_i_13_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.490 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.584    10.075    clk_div/counter_f[0]_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.199 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.947    11.146    clk_div/counter_f[0]_i_1_n_0
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.932    clk_div/clk
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[28]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    clk_div/counter_f_reg[28]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 2.389ns (40.386%)  route 3.526ns (59.614%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.628     5.231    clk_div/clk
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.228    clk_div/counter_f_reg[0]
    SLICE_X60Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.823 r  clk_div/counter_f_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.823    clk_div/counter_f_reg[0]_i_36_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.940 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.940    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.174    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  clk_div/counter_f_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.291    clk_div/counter_f_reg[0]_i_28_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.606 r  clk_div/counter_f_reg[0]_i_27/O[3]
                         net (fo=1, routed)           0.808     8.414    clk_div/counter_f_reg[0]_i_27_n_4
    SLICE_X59Y94         LUT4 (Prop_lut4_I2_O)        0.307     8.721 r  clk_div/counter_f[0]_i_13/O
                         net (fo=1, routed)           0.645     9.366    clk_div/counter_f[0]_i_13_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.490 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.584    10.075    clk_div/counter_f[0]_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.199 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.947    11.146    clk_div/counter_f[0]_i_1_n_0
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.932    clk_div/clk
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[29]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    clk_div/counter_f_reg[29]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 2.389ns (40.386%)  route 3.526ns (59.614%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.628     5.231    clk_div/clk
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.228    clk_div/counter_f_reg[0]
    SLICE_X60Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.823 r  clk_div/counter_f_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.823    clk_div/counter_f_reg[0]_i_36_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.940 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.940    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.174    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  clk_div/counter_f_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.291    clk_div/counter_f_reg[0]_i_28_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.606 r  clk_div/counter_f_reg[0]_i_27/O[3]
                         net (fo=1, routed)           0.808     8.414    clk_div/counter_f_reg[0]_i_27_n_4
    SLICE_X59Y94         LUT4 (Prop_lut4_I2_O)        0.307     8.721 r  clk_div/counter_f[0]_i_13/O
                         net (fo=1, routed)           0.645     9.366    clk_div/counter_f[0]_i_13_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.490 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.584    10.075    clk_div/counter_f[0]_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.199 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.947    11.146    clk_div/counter_f[0]_i_1_n_0
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.932    clk_div/clk
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[30]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    clk_div/counter_f_reg[30]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 clk_div/counter_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 2.389ns (40.386%)  route 3.526ns (59.614%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.628     5.231    clk_div/clk
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  clk_div/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.541     6.228    clk_div/counter_f_reg[0]
    SLICE_X60Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.823 r  clk_div/counter_f_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.823    clk_div/counter_f_reg[0]_i_36_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.940 r  clk_div/counter_f_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.940    clk_div/counter_f_reg[0]_i_16_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.057 r  clk_div/counter_f_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.057    clk_div/counter_f_reg[0]_i_4_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.174 r  clk_div/counter_f_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.174    clk_div/counter_f_reg[0]_i_5_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  clk_div/counter_f_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.291    clk_div/counter_f_reg[0]_i_28_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.606 r  clk_div/counter_f_reg[0]_i_27/O[3]
                         net (fo=1, routed)           0.808     8.414    clk_div/counter_f_reg[0]_i_27_n_4
    SLICE_X59Y94         LUT4 (Prop_lut4_I2_O)        0.307     8.721 r  clk_div/counter_f[0]_i_13/O
                         net (fo=1, routed)           0.645     9.366    clk_div/counter_f[0]_i_13_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.490 r  clk_div/counter_f[0]_i_3/O
                         net (fo=2, routed)           0.584    10.075    clk_div/counter_f[0]_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.199 r  clk_div/counter_f[0]_i_1/O
                         net (fo=32, routed)          0.947    11.146    clk_div/counter_f[0]_i_1_n_0
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.509    14.932    clk_div/clk
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[31]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    clk_div/counter_f_reg[31]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.253ns (38.293%)  route 3.631ns (61.707%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk_div/clk
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.241    clk_div/counter_reg[0]
    SLICE_X48Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.821    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clk_div/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.049    clk_div/counter_reg[0]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div/counter_reg[0]_i_19_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.611 r  clk_div/counter_reg[0]_i_18/O[1]
                         net (fo=2, routed)           1.136     8.747    clk_div/p_0_in[22]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.303     9.050 f  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           1.065    10.115    clk_div/counter[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.239 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.880    11.119    clk_div/clear
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk_div/clk
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[4]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.253ns (38.293%)  route 3.631ns (61.707%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.633     5.236    clk_div/clk
    SLICE_X49Y92         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.241    clk_div/counter_reg[0]
    SLICE_X48Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  clk_div/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.821    clk_div/counter_reg[0]_i_15_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  clk_div/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    clk_div/counter_reg[0]_i_13_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clk_div/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.049    clk_div/counter_reg[0]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clk_div/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    clk_div/counter_reg[0]_i_16_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clk_div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.277    clk_div/counter_reg[0]_i_19_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.611 r  clk_div/counter_reg[0]_i_18/O[1]
                         net (fo=2, routed)           1.136     8.747    clk_div/p_0_in[22]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.303     9.050 f  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           1.065    10.115    clk_div/counter[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.239 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.880    11.119    clk_div/clear
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.936    clk_div/clk
    SLICE_X49Y93         FDRE                                         r  clk_div/counter_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    clk_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  3.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk_div/clk
    SLICE_X61Y91         FDRE                                         r  clk_div/counter_f_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div/counter_f_reg[11]/Q
                         net (fo=2, routed)           0.119     1.744    clk_div/counter_f_reg[11]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  clk_div/counter_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_div/counter_f_reg[8]_i_1_n_4
    SLICE_X61Y91         FDRE                                         r  clk_div/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    clk_div/clk
    SLICE_X61Y91         FDRE                                         r  clk_div/counter_f_reg[11]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X61Y91         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk_div/clk
    SLICE_X61Y92         FDRE                                         r  clk_div/counter_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div/counter_f_reg[15]/Q
                         net (fo=2, routed)           0.119     1.744    clk_div/counter_f_reg[15]
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  clk_div/counter_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_div/counter_f_reg[12]_i_1_n_4
    SLICE_X61Y92         FDRE                                         r  clk_div/counter_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    clk_div/clk
    SLICE_X61Y92         FDRE                                         r  clk_div/counter_f_reg[15]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div/counter_f_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk_div/clk
    SLICE_X61Y93         FDRE                                         r  clk_div/counter_f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_div/counter_f_reg[19]/Q
                         net (fo=2, routed)           0.119     1.745    clk_div/counter_f_reg[19]
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_div/counter_f_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div/counter_f_reg[16]_i_1_n_4
    SLICE_X61Y93         FDRE                                         r  clk_div/counter_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk_div/clk
    SLICE_X61Y93         FDRE                                         r  clk_div/counter_f_reg[19]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_div/counter_f_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk_div/clk
    SLICE_X61Y94         FDRE                                         r  clk_div/counter_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_div/counter_f_reg[23]/Q
                         net (fo=2, routed)           0.119     1.745    clk_div/counter_f_reg[23]
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_div/counter_f_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div/counter_f_reg[20]_i_1_n_4
    SLICE_X61Y94         FDRE                                         r  clk_div/counter_f_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk_div/clk
    SLICE_X61Y94         FDRE                                         r  clk_div/counter_f_reg[23]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_div/counter_f_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk_div/clk
    SLICE_X61Y95         FDRE                                         r  clk_div/counter_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_div/counter_f_reg[27]/Q
                         net (fo=2, routed)           0.119     1.745    clk_div/counter_f_reg[27]
    SLICE_X61Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_div/counter_f_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div/counter_f_reg[24]_i_1_n_4
    SLICE_X61Y95         FDRE                                         r  clk_div/counter_f_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk_div/clk
    SLICE_X61Y95         FDRE                                         r  clk_div/counter_f_reg[27]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_div/counter_f_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk_div/clk
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_div/counter_f_reg[31]/Q
                         net (fo=2, routed)           0.119     1.745    clk_div/counter_f_reg[31]
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_div/counter_f_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div/counter_f_reg[28]_i_1_n_4
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk_div/clk
    SLICE_X61Y96         FDRE                                         r  clk_div/counter_f_reg[31]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_div/counter_f_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.483    clk_div/clk
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clk_div/counter_f_reg[3]/Q
                         net (fo=2, routed)           0.119     1.743    clk_div/counter_f_reg[3]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  clk_div/counter_f_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.851    clk_div/counter_f_reg[0]_i_2_n_4
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    clk_div/clk
    SLICE_X61Y89         FDRE                                         r  clk_div/counter_f_reg[3]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.105     1.588    clk_div/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk_div/clk
    SLICE_X61Y90         FDRE                                         r  clk_div/counter_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div/counter_f_reg[7]/Q
                         net (fo=2, routed)           0.119     1.744    clk_div/counter_f_reg[7]
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  clk_div/counter_f_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_div/counter_f_reg[4]_i_1_n_4
    SLICE_X61Y90         FDRE                                         r  clk_div/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     2.001    clk_div/clk
    SLICE_X61Y90         FDRE                                         r  clk_div/counter_f_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_div/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk_div/clk
    SLICE_X49Y94         FDRE                                         r  clk_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.745    clk_div/counter_reg[11]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div/counter_reg[8]_i_1_n_4
    SLICE_X49Y94         FDRE                                         r  clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk_div/clk
    SLICE_X49Y94         FDRE                                         r  clk_div/counter_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.485    clk_div/clk
    SLICE_X49Y95         FDRE                                         r  clk_div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_div/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.745    clk_div/counter_reg[15]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_div/counter_reg[12]_i_1_n_4
    SLICE_X49Y95         FDRE                                         r  clk_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     2.002    clk_div/clk
    SLICE_X49Y95         FDRE                                         r  clk_div/counter_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y92    clk_div/clk_F_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clk_div/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91    clk_div/counter_f_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91    clk_div/counter_f_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92    clk_div/counter_f_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92    clk_div/counter_f_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92    clk_div/counter_f_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92    clk_div/counter_f_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y93    clk_div/counter_f_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92    clk_div/clk_F_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_div/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92    clk_div/clk_F_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    clk_div/counter_f_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    clk_div/counter_f_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92    clk_div/clk_F_reg/C



