INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/ip/rom_400x8b/sim/rom_400x8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_400x8b
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/new/ad_weave_rec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_wave_rec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/new/da_wave_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module da_wave_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/new/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/new/dds.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sources_1/new/key_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CAO/dds_navigator/7010/dds/dds.srcs/sim_1/new/dds_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_tb
