# Loading project 122352_1
# reading /home/mstanek/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project counter_with_tb
# Compile of gates.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of counter_bcd_2digits.vhd was successful.
# Compile of counter_bcd_2digits_tb.vhd failed with 3 errors.
# Compile of counter_bcd_2digits_tb.vhd failed with 3 errors.
# Compile of counter_bcd_2digits_tb.vhd was successful.
vsim work.counter_bcd_2digits_tb
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:08:27 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
run -all
# ** Failure: end of simulation at time 1000000 ps
#    Time: 1 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd line 40
add wave -position end  sim:/counter_bcd_2digits_tb/clk_i
add wave -position end  sim:/counter_bcd_2digits_tb/rst_i
add wave -position end  sim:/counter_bcd_2digits_tb/en_i
add wave -position end  sim:/counter_bcd_2digits_tb/num_1_out_i
add wave -position end  sim:/counter_bcd_2digits_tb/num_10_out_i
add wave -position end  sim:/counter_bcd_2digits_tb/digit_1_i
add wave -position end  sim:/counter_bcd_2digits_tb/digit_10_i
run -all
# ** Failure: end of simulation at time 2000000 ps
#    Time: 2 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd line 40
# Compile of counter_bcd_2digits_tb.vhd was successful.
# Break key hit
run -all
# ** Failure: end of simulation at time 3000000 ps
#    Time: 3 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd line 40
run -all
# ** Failure: end of simulation at time 4000000 ps
#    Time: 4 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd line 40
run -all
# ** Failure: end of simulation at time 5000000 ps
#    Time: 5 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at /home/mstanek/Studia/NCAD/NCAD/Lab2_zadanie_domowe/CADHDL/counter_bcd_2digits_tb.vhd line 40
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:23 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:21:23 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:21:23 on Nov 20,2017, Elapsed time: 0:12:56
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:21:23 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:10 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:22:11 on Nov 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:22:11 on Nov 20,2017, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:22:11 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 1000000 ps
#    Time: 1 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# Compile of counter_bcd_2digits_tb.vhd was successful.
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:51 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:35:51 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:35:51 on Nov 20,2017, Elapsed time: 0:13:40
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:35:51 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 4000000000 ps
#    Time: 4 ms  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:32 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:36:32 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:36:32 on Nov 20,2017, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:36:32 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 30000000 ps
#    Time: 30 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# Compile of counter_bcd_2digits_tb.vhd was successful.
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:04 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:37:04 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:37:04 on Nov 20,2017, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:37:04 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 30000000 ps
#    Time: 30 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# Compile of counter_bcd_2digits_tb.vhd was successful.
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:38:01 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:38:01 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:01 on Nov 20,2017, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:38:01 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 7000000 ps
#    Time: 7 us  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# Compile of counter_bcd_2digits_tb.vhd was successful.
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:51 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:39:51 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:39:51 on Nov 20,2017, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:39:51 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ps  Iteration: 0  Process: /counter_bcd_2digits_tb/line__34 File: counter_bcd_2digits_tb.vhd Line: 34
# Fatal error in Architecture behav at counter_bcd_2digits_tb.vhd line 34
# 
# HDL call sequence:
# Stopped at counter_bcd_2digits_tb.vhd 34 Architecture behav
# 
# Compile of counter_bcd_2digits_tb.vhd was successful.
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:59 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:42:59 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:42:59 on Nov 20,2017, Elapsed time: 0:03:08
# Errors: 2, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:42:59 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 4500000 ps
#    Time: 4500 ns  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# Compile of counter_bcd_2digits_tb.vhd was successful.
# counter_bcd_2digits_tb.vhd
# counter_bcd_2digits_tb
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:50 on Nov 20,2017
# vcom -reportprogress 300 -work work -2002 -explicit counter_bcd_2digits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter_bcd_2digits_tb
# -- Compiling architecture behav of counter_bcd_2digits_tb
# -- Loading entity counter_bcd_2digits
# End time: 10:44:50 on Nov 20,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:50 on Nov 20,2017, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim work.counter_bcd_2digits_tb 
# Start time: 10:44:50 on Nov 20,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.counter_bcd_2digits_tb(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter_bcd_2digits(struct)
# Loading work.licznik_u(behav)
# Loading work.seven_seg(synteza)
# Loading work.inverter(dataflow)
# Loading work.nand4(dataflow)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Failure: end of simulation at time 4500000 ps
#    Time: 4500 ns  Iteration: 0  Process: /counter_bcd_2digits_tb/sim_end_process File: counter_bcd_2digits_tb.vhd
# Break in Process sim_end_process at counter_bcd_2digits_tb.vhd line 41
# End time: 10:47:45 on Nov 20,2017, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
