<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P5_new.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADD4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADD4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CMP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CMP.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CMP.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CMP_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NPC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PC_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RDG_MEM_WB.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RDG_MEM_WB.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RDG_MEM_WB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_EX_MEM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_EX_MEM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG_EX_MEM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_ID_EX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_ID_EX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG_ID_EX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_IF_ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_IF_ID.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG_IF_ID.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_IF_ID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="forward.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="forward.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="forward.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stall.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="stall.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="stall.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1546447836" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1546447836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546448203" xil_pn:in_ck="-5763508009772808289" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1546448203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_test.v"/>
      <outfile xil_pn:name="RDG_MEM_WB.v"/>
      <outfile xil_pn:name="REG_EX_MEM.v"/>
      <outfile xil_pn:name="REG_ID_EX.v"/>
      <outfile xil_pn:name="REG_IF_ID.v"/>
      <outfile xil_pn:name="control0.v"/>
      <outfile xil_pn:name="control1.v"/>
      <outfile xil_pn:name="control2.v"/>
      <outfile xil_pn:name="control3.v"/>
      <outfile xil_pn:name="control4.v"/>
      <outfile xil_pn:name="forward.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1546491057" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3200935682419546408" xil_pn:start_ts="1546491057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546491057" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1474251684936630042" xil_pn:start_ts="1546491057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546447836" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6905022503465040332" xil_pn:start_ts="1546447836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546448203" xil_pn:in_ck="-5763508009772808289" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1546448203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_test.v"/>
      <outfile xil_pn:name="RDG_MEM_WB.v"/>
      <outfile xil_pn:name="REG_EX_MEM.v"/>
      <outfile xil_pn:name="REG_ID_EX.v"/>
      <outfile xil_pn:name="REG_IF_ID.v"/>
      <outfile xil_pn:name="control0.v"/>
      <outfile xil_pn:name="control1.v"/>
      <outfile xil_pn:name="control2.v"/>
      <outfile xil_pn:name="control3.v"/>
      <outfile xil_pn:name="control4.v"/>
      <outfile xil_pn:name="forward.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="stall.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1546491065" xil_pn:in_ck="-5763508009772808289" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5841051808130323343" xil_pn:start_ts="1546491057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_beh.prj"/>
      <outfile xil_pn:name="test1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548229806" xil_pn:in_ck="5438107250405952279" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6697015543060721298" xil_pn:start_ts="1548229805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3083755636328485294" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6905022503465040332" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453106012" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249194" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-760149492933926122" xil_pn:start_ts="1546249194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546249200" xil_pn:in_ck="-8747454615685485788" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5628987834084057563" xil_pn:start_ts="1546249194">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1546249200" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435936603" xil_pn:start_ts="1546249200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
