Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar 16 01:25:29 2022
| Host         : LAPTOP-32RR1BR6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
SYNTH-11   Warning           DSP output not registered      1           
TIMING-16  Warning           Large setup violation          16          
TIMING-18  Warning           Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (26)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: auto_checker/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -29.564     -469.700                     16                  311        0.249        0.000                      0                  311        4.500        0.000                       0                   146  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -29.564     -469.700                     16                  311        0.249        0.000                      0                  311        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           16  Failing Endpoints,  Worst Slack      -29.564ns,  Total Violation     -469.700ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -29.564ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.520ns  (logic 27.573ns (69.769%)  route 11.947ns (30.231%))
  Logic Levels:           100  (CARRY4=83 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.478 r  checker/test_alu/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.478    checker/test_alu/div/r0_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.595 r  checker/test_alu/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.595    checker/test_alu/div/r0_carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.910 r  checker/test_alu/div/r0_carry__2/O[3]
                         net (fo=1, routed)           0.460    44.370    checker/test_alu/mul/r0[15]_alias
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.307    44.677 r  checker/test_alu/mul/M_store_q[15]_i_2_comp/O
                         net (fo=1, routed)           0.000    44.677    checker/M_store_d0_in[15]
    SLICE_X51Y43         FDRE                                         r  checker/M_store_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.452    14.857    checker/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  checker/M_store_q_reg[15]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.032    15.113    checker/M_store_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -44.677    
  -------------------------------------------------------------------
                         slack                                -29.564    

Slack (VIOLATED) :        -29.472ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.424ns  (logic 27.187ns (68.960%)  route 12.237ns (31.040%))
  Logic Levels:           98  (CARRY4=80 DSP48E1=1 LUT2=2 LUT3=13 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    43.406 r  checker/test_alu/div/r0_carry/O[2]
                         net (fo=1, routed)           0.346    43.753    checker/test_alu/div/r0[2]
    SLICE_X55Y40         LUT6 (Prop_lut6_I4_O)        0.301    44.054 r  checker/test_alu/div/M_store_q[2]_i_5/O
                         net (fo=1, routed)           0.403    44.457    checker/test_alu/div/M_store_q[2]_i_5_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I3_O)        0.124    44.581 r  checker/test_alu/div/M_store_q[2]_i_1/O
                         net (fo=1, routed)           0.000    44.581    checker/M_store_d0_in[2]
    SLICE_X55Y40         FDRE                                         r  checker/M_store_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.450    14.855    checker/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  checker/M_store_q_reg[2]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.029    15.108    checker/M_store_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -44.580    
  -------------------------------------------------------------------
                         slack                                -29.472    

Slack (VIOLATED) :        -29.459ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.412ns  (logic 27.491ns (69.753%)  route 11.921ns (30.247%))
  Logic Levels:           100  (CARRY4=83 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.478 r  checker/test_alu/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.478    checker/test_alu/div/r0_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.595 r  checker/test_alu/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.595    checker/test_alu/div/r0_carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.834 r  checker/test_alu/div/r0_carry__2/O[2]
                         net (fo=1, routed)           0.434    44.268    checker/test_alu/div/r0[14]
    SLICE_X53Y43         LUT6 (Prop_lut6_I5_O)        0.301    44.569 r  checker/test_alu/div/M_store_q[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.569    checker/M_store_d0_in[14]
    SLICE_X53Y43         FDRE                                         r  checker/M_store_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.452    14.857    checker/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  checker/M_store_q_reg[14]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.029    15.110    checker/M_store_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -44.569    
  -------------------------------------------------------------------
                         slack                                -29.459    

Slack (VIOLATED) :        -29.456ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.412ns  (logic 27.580ns (69.979%)  route 11.832ns (30.021%))
  Logic Levels:           100  (CARRY4=83 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.478 r  checker/test_alu/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.478    checker/test_alu/div/r0_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.595 r  checker/test_alu/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.595    checker/test_alu/div/r0_carry__1_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.918 r  checker/test_alu/div/r0_carry__2/O[1]
                         net (fo=1, routed)           0.344    44.262    checker/test_alu/div/r0[13]
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.306    44.568 r  checker/test_alu/div/M_store_q[13]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.568    checker/M_store_d0_in[13]
    SLICE_X55Y43         FDRE                                         r  checker/M_store_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.452    14.857    checker/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  checker/M_store_q_reg[13]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)        0.031    15.112    checker/M_store_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -44.568    
  -------------------------------------------------------------------
                         slack                                -29.456    

Slack (VIOLATED) :        -29.453ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.404ns  (logic 27.041ns (68.626%)  route 12.363ns (31.374%))
  Logic Levels:           98  (CARRY4=80 DSP48E1=1 LUT2=2 LUT3=13 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[0]
                         net (fo=1, routed)           0.492    42.582    checker/test_alu/div/r1_n_105
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.706 r  checker/test_alu/div/r0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    42.706    checker/test_alu/div/r0_carry_i_4__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    43.133 r  checker/test_alu/div/r0_carry/O[1]
                         net (fo=1, routed)           0.588    43.721    checker/test_alu/div/r0[1]
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.306    44.027 r  checker/test_alu/div/M_store_q[1]_i_5/O
                         net (fo=1, routed)           0.409    44.436    checker/test_alu/div/M_store_q[1]_i_5_n_0
    SLICE_X51Y38         LUT5 (Prop_lut5_I3_O)        0.124    44.560 r  checker/test_alu/div/M_store_q[1]_i_1/O
                         net (fo=1, routed)           0.000    44.560    checker/M_store_d0_in[1]
    SLICE_X51Y38         FDRE                                         r  checker/M_store_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.449    14.854    checker/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  checker/M_store_q_reg[1]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y38         FDRE (Setup_fdre_C_D)        0.029    15.107    checker/M_store_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -44.560    
  -------------------------------------------------------------------
                         slack                                -29.453    

Slack (VIOLATED) :        -29.441ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.393ns  (logic 27.339ns (69.400%)  route 12.054ns (30.600%))
  Logic Levels:           98  (CARRY4=81 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.676 r  checker/test_alu/div/r0_carry__0/O[3]
                         net (fo=1, routed)           0.567    44.243    checker/test_alu/div/r0[7]
    SLICE_X51Y41         LUT6 (Prop_lut6_I5_O)        0.307    44.550 r  checker/test_alu/div/M_store_q[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.550    checker/M_store_d0_in[7]
    SLICE_X51Y41         FDRE                                         r  checker/M_store_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.451    14.856    checker/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  checker/M_store_q_reg[7]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.029    15.109    checker/M_store_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -44.550    
  -------------------------------------------------------------------
                         slack                                -29.441    

Slack (VIOLATED) :        -29.439ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.392ns  (logic 27.456ns (69.700%)  route 11.936ns (30.300%))
  Logic Levels:           99  (CARRY4=82 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.478 r  checker/test_alu/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.478    checker/test_alu/div/r0_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.793 r  checker/test_alu/div/r0_carry__1/O[3]
                         net (fo=1, routed)           0.448    44.241    checker/test_alu/div/r0[11]
    SLICE_X53Y42         LUT6 (Prop_lut6_I5_O)        0.307    44.548 r  checker/test_alu/div/M_store_q[11]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.548    checker/M_store_d0_in[11]
    SLICE_X53Y42         FDRE                                         r  checker/M_store_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.451    14.856    checker/clk_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  checker/M_store_q_reg[11]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.029    15.109    checker/M_store_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -44.548    
  -------------------------------------------------------------------
                         slack                                -29.439    

Slack (VIOLATED) :        -29.403ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.408ns  (logic 27.463ns (69.689%)  route 11.945ns (30.311%))
  Logic Levels:           99  (CARRY4=82 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.478 r  checker/test_alu/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.478    checker/test_alu/div/r0_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.801 r  checker/test_alu/div/r0_carry__1/O[1]
                         net (fo=1, routed)           0.458    44.259    checker/test_alu/mul/r0[9]_alias
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.306    44.565 r  checker/test_alu/mul/M_store_q[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.565    checker/M_store_d0_in[9]
    SLICE_X52Y42         FDRE                                         r  checker/M_store_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.451    14.856    checker/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  checker/M_store_q_reg[9]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)        0.081    15.161    checker/M_store_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -44.565    
  -------------------------------------------------------------------
                         slack                                -29.403    

Slack (VIOLATED) :        -29.401ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.356ns  (logic 27.257ns (69.257%)  route 12.099ns (30.743%))
  Logic Levels:           98  (CARRY4=81 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.600 r  checker/test_alu/div/r0_carry__0/O[2]
                         net (fo=1, routed)           0.612    44.212    checker/test_alu/mul/r0[6]_alias
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.301    44.513 r  checker/test_alu/mul/M_store_q[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.513    checker/M_store_d0_in[6]
    SLICE_X48Y41         FDRE                                         r  checker/M_store_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.450    14.855    checker/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  checker/M_store_q_reg[6]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.032    15.111    checker/M_store_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -44.513    
  -------------------------------------------------------------------
                         slack                                -29.401    

Slack (VIOLATED) :        -29.375ns  (required time - arrival time)
  Source:                 checker/M_register_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_store_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.330ns  (logic 27.374ns (69.600%)  route 11.956ns (30.400%))
  Logic Levels:           99  (CARRY4=82 DSP48E1=1 LUT2=2 LUT3=13 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.572     5.156    checker/clk_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  checker/M_register_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  checker/M_register_b_q_reg[0]/Q
                         net (fo=43, routed)          0.479     6.091    checker/test_alu/div/r1_1[0]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.215 r  checker/test_alu/div/r1_i_321__0/O
                         net (fo=1, routed)           0.000     6.215    checker/test_alu/div/r1_i_321__0_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.728 r  checker/test_alu/div/r1_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.728    checker/test_alu/div/r1_i_230__0_n_0
    SLICE_X56Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.845 r  checker/test_alu/div/r1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000     6.845    checker/test_alu/div/r1_i_146__0_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.962 r  checker/test_alu/div/r1_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    checker/test_alu/div/r1_i_62__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.079 r  checker/test_alu/div/r1_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.079    checker/test_alu/div/r1_i_17__0_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.333 r  checker/test_alu/div/r1_i_1__0/CO[0]
                         net (fo=21, routed)          0.684     8.017    checker/test_alu/div/B[15]
    SLICE_X54Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.384 r  checker/test_alu/div/r1_i_324/O
                         net (fo=1, routed)           0.000     8.384    checker/test_alu/div/r1_i_324_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.917 r  checker/test_alu/div/r1_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     8.917    checker/test_alu/div/r1_i_239__0_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.034 r  checker/test_alu/div/r1_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.034    checker/test_alu/div/r1_i_155__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.151 r  checker/test_alu/div/r1_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    checker/test_alu/div/r1_i_71__0_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  checker/test_alu/div/r1_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.268    checker/test_alu/div/r1_i_18__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.425 r  checker/test_alu/div/r1_i_2__0/CO[1]
                         net (fo=21, routed)          0.607    10.033    checker/test_alu/div/B[14]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.332    10.365 r  checker/test_alu/div/r1_i_327/O
                         net (fo=1, routed)           0.000    10.365    checker/test_alu/div/r1_i_327_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.915 r  checker/test_alu/div/r1_i_244__0/CO[3]
                         net (fo=1, routed)           0.000    10.915    checker/test_alu/div/r1_i_244__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.029 r  checker/test_alu/div/r1_i_160__0/CO[3]
                         net (fo=1, routed)           0.000    11.029    checker/test_alu/div/r1_i_160__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.143 r  checker/test_alu/div/r1_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.143    checker/test_alu/div/r1_i_76__0_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.257 r  checker/test_alu/div/r1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    checker/test_alu/div/r1_i_21__0_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.414 r  checker/test_alu/div/r1_i_3__0/CO[1]
                         net (fo=21, routed)          0.567    11.980    checker/test_alu/div/B[13]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    12.309 r  checker/test_alu/div/r1_i_330/O
                         net (fo=1, routed)           0.000    12.309    checker/test_alu/div/r1_i_330_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.842 r  checker/test_alu/div/r1_i_249__0/CO[3]
                         net (fo=1, routed)           0.000    12.842    checker/test_alu/div/r1_i_249__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  checker/test_alu/div/r1_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    12.959    checker/test_alu/div/r1_i_165__0_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  checker/test_alu/div/r1_i_81__0/CO[3]
                         net (fo=1, routed)           0.000    13.076    checker/test_alu/div/r1_i_81__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.193 r  checker/test_alu/div/r1_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    checker/test_alu/div/r1_i_24__0_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.350 r  checker/test_alu/div/r1_i_4__0/CO[1]
                         net (fo=21, routed)          0.586    13.936    checker/test_alu/div/B[12]
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.332    14.268 r  checker/test_alu/div/r1_i_333/O
                         net (fo=1, routed)           0.000    14.268    checker/test_alu/div/r1_i_333_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.818 r  checker/test_alu/div/r1_i_254__0/CO[3]
                         net (fo=1, routed)           0.000    14.818    checker/test_alu/div/r1_i_254__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  checker/test_alu/div/r1_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    14.932    checker/test_alu/div/r1_i_170__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  checker/test_alu/div/r1_i_86__0/CO[3]
                         net (fo=1, routed)           0.000    15.046    checker/test_alu/div/r1_i_86__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  checker/test_alu/div/r1_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    15.160    checker/test_alu/div/r1_i_27__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.317 r  checker/test_alu/div/r1_i_5__0/CO[1]
                         net (fo=21, routed)          0.608    15.925    checker/test_alu/div/B[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    16.254 r  checker/test_alu/div/r1_i_336/O
                         net (fo=1, routed)           0.000    16.254    checker/test_alu/div/r1_i_336_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.787 r  checker/test_alu/div/r1_i_259__0/CO[3]
                         net (fo=1, routed)           0.000    16.787    checker/test_alu/div/r1_i_259__0_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.904 r  checker/test_alu/div/r1_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    16.904    checker/test_alu/div/r1_i_175__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.021 r  checker/test_alu/div/r1_i_91__0/CO[3]
                         net (fo=1, routed)           0.000    17.021    checker/test_alu/div/r1_i_91__0_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.138 r  checker/test_alu/div/r1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    17.138    checker/test_alu/div/r1_i_30__0_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.295 r  checker/test_alu/div/r1_i_6__0/CO[1]
                         net (fo=21, routed)          0.569    17.863    checker/test_alu/div/B[10]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.195 r  checker/test_alu/div/r1_i_339/O
                         net (fo=1, routed)           0.000    18.195    checker/test_alu/div/r1_i_339_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.745 r  checker/test_alu/div/r1_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    18.745    checker/test_alu/div/r1_i_264__0_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.859 r  checker/test_alu/div/r1_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    18.859    checker/test_alu/div/r1_i_180__0_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.973 r  checker/test_alu/div/r1_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.973    checker/test_alu/div/r1_i_96__0_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.087 r  checker/test_alu/div/r1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    19.087    checker/test_alu/div/r1_i_33__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.244 r  checker/test_alu/div/r1_i_7__0/CO[1]
                         net (fo=21, routed)          0.680    19.924    checker/test_alu/div/B[9]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.253 r  checker/test_alu/div/r1_i_342/O
                         net (fo=1, routed)           0.000    20.253    checker/test_alu/div/r1_i_342_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.786 r  checker/test_alu/div/r1_i_269__0/CO[3]
                         net (fo=1, routed)           0.000    20.786    checker/test_alu/div/r1_i_269__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.903 r  checker/test_alu/div/r1_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    20.903    checker/test_alu/div/r1_i_185__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.020 r  checker/test_alu/div/r1_i_101__0/CO[3]
                         net (fo=1, routed)           0.000    21.020    checker/test_alu/div/r1_i_101__0_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.137 r  checker/test_alu/div/r1_i_36__0/CO[3]
                         net (fo=1, routed)           0.000    21.137    checker/test_alu/div/r1_i_36__0_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.294 r  checker/test_alu/div/r1_i_8__0/CO[1]
                         net (fo=21, routed)          0.602    21.896    checker/test_alu/div/B[8]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    22.228 r  checker/test_alu/div/r1_i_345/O
                         net (fo=1, routed)           0.000    22.228    checker/test_alu/div/r1_i_345_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.778 r  checker/test_alu/div/r1_i_274__0/CO[3]
                         net (fo=1, routed)           0.000    22.778    checker/test_alu/div/r1_i_274__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.892 r  checker/test_alu/div/r1_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    22.892    checker/test_alu/div/r1_i_190__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.006 r  checker/test_alu/div/r1_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    23.006    checker/test_alu/div/r1_i_106__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.120 r  checker/test_alu/div/r1_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    23.120    checker/test_alu/div/r1_i_39__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.277 r  checker/test_alu/div/r1_i_9__0/CO[1]
                         net (fo=21, routed)          0.794    24.071    checker/test_alu/div/B[7]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.329    24.400 r  checker/test_alu/div/r1_i_283/O
                         net (fo=1, routed)           0.000    24.400    checker/test_alu/div/r1_i_283_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.913 r  checker/test_alu/div/r1_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    24.913    checker/test_alu/div/r1_i_195__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.030 r  checker/test_alu/div/r1_i_111__0/CO[3]
                         net (fo=1, routed)           0.000    25.030    checker/test_alu/div/r1_i_111__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.147 r  checker/test_alu/div/r1_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    25.147    checker/test_alu/div/r1_i_42__0_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.304 r  checker/test_alu/div/r1_i_10__0/CO[1]
                         net (fo=21, routed)          0.588    25.891    checker/test_alu/div/B[6]
    SLICE_X56Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.223 r  checker/test_alu/div/r1_i_351/O
                         net (fo=1, routed)           0.000    26.223    checker/test_alu/div/r1_i_351_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.756 r  checker/test_alu/div/r1_i_284__0/CO[3]
                         net (fo=1, routed)           0.000    26.756    checker/test_alu/div/r1_i_284__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.873 r  checker/test_alu/div/r1_i_200__0/CO[3]
                         net (fo=1, routed)           0.009    26.882    checker/test_alu/div/r1_i_200__0_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.999 r  checker/test_alu/div/r1_i_116__0/CO[3]
                         net (fo=1, routed)           0.000    26.999    checker/test_alu/div/r1_i_116__0_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.116 r  checker/test_alu/div/r1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    27.116    checker/test_alu/div/r1_i_45__0_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.273 r  checker/test_alu/div/r1_i_11__0/CO[1]
                         net (fo=21, routed)          0.711    27.984    checker/test_alu/div/B[5]
    SLICE_X55Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    28.772 r  checker/test_alu/div/r1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    28.772    checker/test_alu/div/r1_i_289__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  checker/test_alu/div/r1_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    28.886    checker/test_alu/div/r1_i_205__0_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  checker/test_alu/div/r1_i_121__0/CO[3]
                         net (fo=1, routed)           0.000    29.000    checker/test_alu/div/r1_i_121__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  checker/test_alu/div/r1_i_48__0/CO[3]
                         net (fo=1, routed)           0.000    29.114    checker/test_alu/div/r1_i_48__0_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.271 r  checker/test_alu/div/r1_i_12__0/CO[1]
                         net (fo=21, routed)          0.554    29.825    checker/test_alu/div/B[4]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.329    30.154 r  checker/test_alu/div/r1_i_357/O
                         net (fo=1, routed)           0.000    30.154    checker/test_alu/div/r1_i_357_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.687 r  checker/test_alu/div/r1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    30.687    checker/test_alu/div/r1_i_294__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.804 r  checker/test_alu/div/r1_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    30.804    checker/test_alu/div/r1_i_210__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.921 r  checker/test_alu/div/r1_i_126__0/CO[3]
                         net (fo=1, routed)           0.000    30.921    checker/test_alu/div/r1_i_126__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.038 r  checker/test_alu/div/r1_i_51__0/CO[3]
                         net (fo=1, routed)           0.000    31.038    checker/test_alu/div/r1_i_51__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.195 r  checker/test_alu/div/r1_i_13__0/CO[1]
                         net (fo=21, routed)          0.652    31.847    checker/test_alu/div/B[3]
    SLICE_X54Y31         LUT3 (Prop_lut3_I0_O)        0.332    32.179 r  checker/test_alu/div/r1_i_360/O
                         net (fo=1, routed)           0.000    32.179    checker/test_alu/div/r1_i_360_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.712 r  checker/test_alu/div/r1_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    32.712    checker/test_alu/div/r1_i_299__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.829 r  checker/test_alu/div/r1_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    32.829    checker/test_alu/div/r1_i_215__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.946 r  checker/test_alu/div/r1_i_131__0/CO[3]
                         net (fo=1, routed)           0.000    32.946    checker/test_alu/div/r1_i_131__0_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.063 r  checker/test_alu/div/r1_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    33.063    checker/test_alu/div/r1_i_54__0_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.220 r  checker/test_alu/div/r1_i_14__0/CO[1]
                         net (fo=21, routed)          0.713    33.933    checker/test_alu/div/B[2]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    34.721 r  checker/test_alu/div/r1_i_304__0/CO[3]
                         net (fo=1, routed)           0.000    34.721    checker/test_alu/div/r1_i_304__0_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.835 r  checker/test_alu/div/r1_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    34.835    checker/test_alu/div/r1_i_220__0_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.949 r  checker/test_alu/div/r1_i_136__0/CO[3]
                         net (fo=1, routed)           0.000    34.949    checker/test_alu/div/r1_i_136__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.063 r  checker/test_alu/div/r1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    35.063    checker/test_alu/div/r1_i_57__0_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.220 r  checker/test_alu/div/r1_i_15__0/CO[1]
                         net (fo=21, routed)          0.917    36.137    checker/test_alu/div/B[1]
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.329    36.466 r  checker/test_alu/div/r1_i_366/O
                         net (fo=1, routed)           0.000    36.466    checker/test_alu/div/r1_i_366_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.016 r  checker/test_alu/div/r1_i_309__0/CO[3]
                         net (fo=1, routed)           0.000    37.016    checker/test_alu/div/r1_i_309__0_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  checker/test_alu/div/r1_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.130    checker/test_alu/div/r1_i_225__0_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  checker/test_alu/div/r1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    37.244    checker/test_alu/div/r1_i_141__0_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  checker/test_alu/div/r1_i_60__0/CO[3]
                         net (fo=1, routed)           0.000    37.358    checker/test_alu/div/r1_i_60__0_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.629 r  checker/test_alu/div/r1_i_16__0/CO[0]
                         net (fo=2, routed)           0.556    38.185    checker/test_alu/div/B[0]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.090 r  checker/test_alu/div/r1/P[1]
                         net (fo=1, routed)           0.614    42.704    checker/test_alu/div/r1_n_104
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.124    42.828 r  checker/test_alu/div/r0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    42.828    checker/test_alu/div/r0_carry_i_3__0_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.361 r  checker/test_alu/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.361    checker/test_alu/div/r0_carry_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.478 r  checker/test_alu/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.478    checker/test_alu/div/r0_carry__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.717 r  checker/test_alu/div/r0_carry__1/O[2]
                         net (fo=1, routed)           0.469    44.186    checker/test_alu/mul/r0[10]_alias
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.301    44.487 r  checker/test_alu/mul/M_store_q[10]_i_1_comp/O
                         net (fo=1, routed)           0.000    44.487    checker/M_store_d0_in[10]
    SLICE_X51Y43         FDRE                                         r  checker/M_store_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.452    14.857    checker/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  checker/M_store_q_reg[10]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.031    15.112    checker/M_store_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -44.487    
  -------------------------------------------------------------------
                         slack                                -29.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.594     1.538    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.853    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X62Y42         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.865     2.055    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y42         FDRE (Hold_fdre_C_D)         0.066     1.604    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 checker/M_register_zvn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_register_zvn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.398%)  route 0.162ns (43.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.592     1.536    checker/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  checker/M_register_zvn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  checker/M_register_zvn_q_reg[0]/Q
                         net (fo=2, routed)           0.162     1.861    checker/M_register_zvn_q[0]
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  checker/M_register_zvn_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    checker/M_register_zvn_q[0]_i_1_n_0
    SLICE_X60Y39         FDRE                                         r  checker/M_register_zvn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.862     2.052    checker/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  checker/M_register_zvn_q_reg[0]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.121     1.657    checker/M_register_zvn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 checker/FSM_sequential_M_alu_checker_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_register_zvn_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.592     1.536    checker/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  checker/FSM_sequential_M_alu_checker_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  checker/FSM_sequential_M_alu_checker_q_reg[1]/Q
                         net (fo=21, routed)          0.203     1.880    checker/M_alu_checker_q[1]
    SLICE_X60Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.925 r  checker/M_register_zvn_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.925    checker/M_register_zvn_q[1]_i_1_n_0
    SLICE_X60Y39         FDRE                                         r  checker/M_register_zvn_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.862     2.052    checker/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  checker/M_register_zvn_q_reg[1]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y39         FDRE (Hold_fdre_C_D)         0.120     1.672    checker/M_register_zvn_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.508    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.766    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.874    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X57Y34         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.831     2.021    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.508    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 checker/M_register_ex_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checker/M_register_ex_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.592     1.536    checker/clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  checker/M_register_ex_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  checker/M_register_ex_q_reg[0]/Q
                         net (fo=2, routed)           0.175     1.875    checker/M_register_ex_q
    SLICE_X60Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.920 r  checker/M_register_ex_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    checker/M_register_ex_q[0]_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  checker/M_register_ex_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.862     2.052    checker/clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  checker/M_register_ex_q_reg[0]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.120     1.656    checker/M_register_ex_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.566     1.510    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X57Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105     1.615    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.565     1.509    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.770    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.878    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X57Y37         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.833     2.023    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X57Y37         FDRE (Hold_fdre_C_D)         0.105     1.614    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.508    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.769    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X57Y36         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.508    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.769    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X57Y35         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.208%)  route 0.199ns (54.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.560     1.504    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y32         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.199     1.866    reset_cond/M_stage_d[3]
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X57Y25         FDSE (Hold_fdse_C_D)         0.070     1.601    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19   auto_checker/M_reg_index_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   auto_checker/M_register_address_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   auto_checker/M_register_address_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y18   auto_checker/M_reg_index_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.329ns  (logic 5.527ns (33.850%)  route 10.802ns (66.150%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          6.072     7.536    seg/ctr/io_dip_IBUF[0]
    SLICE_X51Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  seg/ctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.264     7.924    auto_checker/io_seg_OBUF[0]_inst_i_2_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  auto_checker/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.597     8.645    auto_checker/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.769 r  auto_checker/io_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433     9.202    auto_checker/io_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.326 r  auto_checker/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.435    12.761    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    16.329 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.329    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.190ns  (logic 5.414ns (33.442%)  route 10.776ns (66.558%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          6.072     7.536    seg/ctr/io_dip_IBUF[0]
    SLICE_X51Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  seg/ctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.264     7.924    auto_checker/io_seg_OBUF[0]_inst_i_2_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  auto_checker/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.991     9.040    auto_checker/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  auto_checker/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.448    12.612    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    16.190 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.190    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.606ns  (logic 5.404ns (34.629%)  route 10.202ns (65.371%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          6.072     7.536    seg/ctr/io_dip_IBUF[0]
    SLICE_X51Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  seg/ctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.264     7.924    auto_checker/io_seg_OBUF[0]_inst_i_2_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  auto_checker/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.622     8.670    auto_checker/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.794 r  auto_checker/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.243    12.037    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    15.606 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.606    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.589ns  (logic 5.404ns (34.664%)  route 10.185ns (65.336%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          6.072     7.536    seg/ctr/io_dip_IBUF[0]
    SLICE_X51Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  seg/ctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.264     7.924    auto_checker/io_seg_OBUF[0]_inst_i_2_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  auto_checker/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.590     8.639    auto_checker/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124     8.763 r  auto_checker/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.258    12.021    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    15.589 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.589    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.337ns  (logic 5.400ns (35.207%)  route 9.937ns (64.793%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          6.072     7.536    seg/ctr/io_dip_IBUF[0]
    SLICE_X51Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  seg/ctr/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.264     7.924    auto_checker/io_seg_OBUF[0]_inst_i_2_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  auto_checker/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.343     8.391    auto_checker/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.515 r  auto_checker/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.258    11.773    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    15.337 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.337    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.987ns  (logic 5.136ns (34.270%)  route 9.851ns (65.730%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.550     7.014    auto_checker/r/io_dip_IBUF[6]
    SLICE_X52Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.138 r  auto_checker/r/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.300    11.438    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    14.987 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.987    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.815ns  (logic 5.290ns (35.709%)  route 9.525ns (64.291%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.807     7.271    auto_checker/io_dip_IBUF[6]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.395 r  auto_checker/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.151     7.546    auto_checker/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.670 r  auto_checker/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.566    11.236    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    14.815 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.815    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.381ns  (logic 5.159ns (35.870%)  route 9.223ns (64.130%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.964     7.427    auto_checker/io_dip_IBUF[6]
    SLICE_X50Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.551 r  auto_checker/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.259    10.810    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    14.381 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.381    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.018ns  (logic 5.137ns (39.461%)  route 7.881ns (60.539%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          3.697     5.161    auto_checker/r/io_dip_IBUF[6]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  auto_checker/r/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.184     9.469    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    13.018 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.018    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.005ns  (logic 5.133ns (39.472%)  route 7.872ns (60.528%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          3.663     5.127    auto_checker/r/io_dip_IBUF[6]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124     5.251 r  auto_checker/r/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.209     9.459    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.005 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.005    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.906%)  route 0.269ns (59.094%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.269     0.410    auto_checker/r/Q[3]
    SLICE_X51Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  auto_checker/r/M_fsm_t_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.455    auto_checker/M_fsm_t_d[3]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.231ns (46.128%)  route 0.270ns (53.872%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[2]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[2]/Q
                         net (fo=59, routed)          0.218     0.359    auto_checker/r/Q[2]
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.404 r  auto_checker/r/M_fsm_t_q[2]_i_3/O
                         net (fo=1, routed)           0.051     0.456    auto_checker/r/M_fsm_t_q[2]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.501 r  auto_checker/r/M_fsm_t_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.501    auto_checker/M_fsm_t_d[2]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.231ns (38.761%)  route 0.365ns (61.239%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[2]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[2]/Q
                         net (fo=59, routed)          0.218     0.359    auto_checker/r/Q[2]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.404 r  auto_checker/r/M_fsm_t_q[0]_i_4/O
                         net (fo=1, routed)           0.147     0.551    auto_checker/r/M_fsm_t_q[0]_i_4_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.596 r  auto_checker/r/M_fsm_t_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.596    auto_checker/M_fsm_t_d[0]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.254ns (36.479%)  route 0.442ns (63.521%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[1]/C
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  auto_checker/M_fsm_t_q_reg[1]/Q
                         net (fo=75, routed)          0.164     0.328    auto_checker/M_fsm_t_q[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  auto_checker/M_fsm_t_q[1]_i_5/O
                         net (fo=1, routed)           0.278     0.651    auto_checker/r/M_fsm_t_q_reg[1]
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.696 r  auto_checker/r/M_fsm_t_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.696    auto_checker/M_fsm_t_d[1]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.231ns (32.903%)  route 0.471ns (67.097%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[2]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  auto_checker/M_fsm_t_q_reg[2]/Q
                         net (fo=59, routed)          0.356     0.497    auto_checker/r/Q[2]
    SLICE_X49Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.542 r  auto_checker/r/M_fsm_t_q[4]_i_7/O
                         net (fo=1, routed)           0.115     0.657    auto_checker/r/M_fsm_t_q[4]_i_7_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.702 r  auto_checker/r/M_fsm_t_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.702    auto_checker/M_fsm_t_d[4]
    SLICE_X50Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  auto_checker/M_fsm_t_q[4]_i_1/O
                         net (fo=5, routed)           0.271     0.770    auto_checker/M_fsm_t_q[4]_i_1_n_0
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  auto_checker/M_fsm_t_q[4]_i_1/O
                         net (fo=5, routed)           0.271     0.770    auto_checker/M_fsm_t_q[4]_i_1_n_0
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.186ns (24.158%)  route 0.584ns (75.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  auto_checker/M_fsm_t_q[4]_i_1/O
                         net (fo=5, routed)           0.271     0.770    auto_checker/M_fsm_t_q[4]_i_1_n_0
    SLICE_X50Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.186ns (22.551%)  route 0.639ns (77.449%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  auto_checker/M_fsm_t_q[4]_i_1/O
                         net (fo=5, routed)           0.326     0.825    auto_checker/M_fsm_t_q[4]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_fsm_t_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.186ns (22.551%)  route 0.639ns (77.449%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  auto_checker/M_fsm_t_q[4]_i_1/O
                         net (fo=5, routed)           0.326     0.825    auto_checker/M_fsm_t_q[4]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.259ns  (logic 30.633ns (42.393%)  route 41.626ns (57.607%))
  Logic Levels:           113  (CARRY4=85 DSP48E1=1 LUT1=1 LUT2=2 LUT3=16 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  auto_checker/r/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.314    auto_checker/r/out0_i_111_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.648 r  auto_checker/r/out0_i_154/O[1]
                         net (fo=7, routed)           0.611     9.259    auto_checker/r/out0_i_154_n_6
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.142 r  auto_checker/r/out0_i_117/O[2]
                         net (fo=45, routed)          2.130    12.272    auto_checker/r/outB1[11]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.302    12.574 f  auto_checker/r/out0_i_35/O
                         net (fo=1, routed)           0.680    13.254    auto_checker/r/out0_i_35_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.378 f  auto_checker/r/out0_i_2/O
                         net (fo=43, routed)          2.614    15.992    auto_checker/r/M_r_outB[12]
    SLICE_X44Y19         LUT1 (Prop_lut1_I0_O)        0.124    16.116 r  auto_checker/r/r1_i_68/O
                         net (fo=1, routed)           0.000    16.116    auto_checker/r/r1_i_68_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.514 r  auto_checker/r/r1_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.514    auto_checker/r/r1_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.785 r  auto_checker/r/r1_i_1/CO[0]
                         net (fo=21, routed)          1.747    18.532    auto_checker/aluUnit/div/B[15]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  auto_checker/aluUnit/div/r1_i_324/O
                         net (fo=1, routed)           0.000    18.905    auto_checker/r/r1_i_326[0]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.438 r  auto_checker/r/r1_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.438    auto_checker/r/r1_i_239_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  auto_checker/r/r1_i_155/CO[3]
                         net (fo=1, routed)           0.000    19.555    auto_checker/r/r1_i_155_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  auto_checker/r/r1_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.672    auto_checker/r/r1_i_71_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  auto_checker/r/r1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.789    auto_checker/r/r1_i_18_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.946 r  auto_checker/r/r1_i_2/CO[1]
                         net (fo=21, routed)          1.334    21.280    auto_checker/aluUnit/div/B[14]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    21.612 r  auto_checker/aluUnit/div/r1_i_327/O
                         net (fo=1, routed)           0.000    21.612    auto_checker/r/r1_i_329[0]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.162 r  auto_checker/r/r1_i_244/CO[3]
                         net (fo=1, routed)           0.000    22.162    auto_checker/r/r1_i_244_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  auto_checker/r/r1_i_160/CO[3]
                         net (fo=1, routed)           0.000    22.276    auto_checker/r/r1_i_160_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  auto_checker/r/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    auto_checker/r/r1_i_76_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  auto_checker/r/r1_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.504    auto_checker/r/r1_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.661 r  auto_checker/r/r1_i_3/CO[1]
                         net (fo=21, routed)          1.687    24.348    auto_checker/aluUnit/div/B[13]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.677 r  auto_checker/aluUnit/div/r1_i_330/O
                         net (fo=1, routed)           0.000    24.677    auto_checker/r/r1_i_332[0]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.210 r  auto_checker/r/r1_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.210    auto_checker/r/r1_i_249_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.327 r  auto_checker/r/r1_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.327    auto_checker/r/r1_i_165_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  auto_checker/r/r1_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.444    auto_checker/r/r1_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  auto_checker/r/r1_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.561    auto_checker/r/r1_i_24_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.718 r  auto_checker/r/r1_i_4/CO[1]
                         net (fo=21, routed)          1.297    27.015    auto_checker/aluUnit/div/B[12]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.347 r  auto_checker/aluUnit/div/r1_i_333/O
                         net (fo=1, routed)           0.000    27.347    auto_checker/r/r1_i_335[0]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.897 r  auto_checker/r/r1_i_254/CO[3]
                         net (fo=1, routed)           0.000    27.897    auto_checker/r/r1_i_254_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  auto_checker/r/r1_i_170/CO[3]
                         net (fo=1, routed)           0.000    28.011    auto_checker/r/r1_i_170_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  auto_checker/r/r1_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.125    auto_checker/r/r1_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  auto_checker/r/r1_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    auto_checker/r/r1_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.396 r  auto_checker/r/r1_i_5/CO[1]
                         net (fo=21, routed)          1.519    29.915    auto_checker/aluUnit/div/B[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.244 r  auto_checker/aluUnit/div/r1_i_335/O
                         net (fo=1, routed)           0.000    30.244    auto_checker/r/r1_i_338[1]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.642 r  auto_checker/r/r1_i_259/CO[3]
                         net (fo=1, routed)           0.000    30.642    auto_checker/r/r1_i_259_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.756 r  auto_checker/r/r1_i_175/CO[3]
                         net (fo=1, routed)           0.000    30.756    auto_checker/r/r1_i_175_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  auto_checker/r/r1_i_91/CO[3]
                         net (fo=1, routed)           0.000    30.870    auto_checker/r/r1_i_91_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.984 r  auto_checker/r/r1_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.984    auto_checker/r/r1_i_30_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.141 r  auto_checker/r/r1_i_6/CO[1]
                         net (fo=21, routed)          1.577    32.718    auto_checker/aluUnit/div/B[10]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.047 r  auto_checker/aluUnit/div/r1_i_339/O
                         net (fo=1, routed)           0.000    33.047    auto_checker/r/r1_i_341[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.597 r  auto_checker/r/r1_i_264/CO[3]
                         net (fo=1, routed)           0.000    33.597    auto_checker/r/r1_i_264_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  auto_checker/r/r1_i_180/CO[3]
                         net (fo=1, routed)           0.000    33.711    auto_checker/r/r1_i_180_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  auto_checker/r/r1_i_96/CO[3]
                         net (fo=1, routed)           0.000    33.825    auto_checker/r/r1_i_96_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  auto_checker/r/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.939    auto_checker/r/r1_i_33_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.096 r  auto_checker/r/r1_i_7/CO[1]
                         net (fo=21, routed)          1.531    35.627    auto_checker/aluUnit/div/B[9]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    35.956 r  auto_checker/aluUnit/div/r1_i_340/O
                         net (fo=1, routed)           0.000    35.956    auto_checker/r/r1_i_344[2]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.357 r  auto_checker/r/r1_i_269/CO[3]
                         net (fo=1, routed)           0.000    36.357    auto_checker/r/r1_i_269_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  auto_checker/r/r1_i_185/CO[3]
                         net (fo=1, routed)           0.000    36.471    auto_checker/r/r1_i_185_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  auto_checker/r/r1_i_101/CO[3]
                         net (fo=1, routed)           0.000    36.585    auto_checker/r/r1_i_101_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  auto_checker/r/r1_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.699    auto_checker/r/r1_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.856 r  auto_checker/r/r1_i_8/CO[1]
                         net (fo=21, routed)          1.383    38.238    auto_checker/aluUnit/div/B[8]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    38.567 r  auto_checker/aluUnit/div/r1_i_345/O
                         net (fo=1, routed)           0.000    38.567    auto_checker/r/r1_i_347[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.100 r  auto_checker/r/r1_i_274/CO[3]
                         net (fo=1, routed)           0.000    39.100    auto_checker/r/r1_i_274_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.217 r  auto_checker/r/r1_i_190/CO[3]
                         net (fo=1, routed)           0.000    39.217    auto_checker/r/r1_i_190_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.334 r  auto_checker/r/r1_i_106/CO[3]
                         net (fo=1, routed)           0.000    39.334    auto_checker/r/r1_i_106_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.451 r  auto_checker/r/r1_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.451    auto_checker/r/r1_i_39_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.608 r  auto_checker/r/r1_i_9/CO[1]
                         net (fo=21, routed)          1.891    41.499    auto_checker/aluUnit/div/B[7]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.831 r  auto_checker/aluUnit/div/r1_i_348/O
                         net (fo=1, routed)           0.000    41.831    auto_checker/r/r1_i_350[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.381 r  auto_checker/r/r1_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.381    auto_checker/r/r1_i_279_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.495 r  auto_checker/r/r1_i_195/CO[3]
                         net (fo=1, routed)           0.000    42.495    auto_checker/r/r1_i_195_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.609 r  auto_checker/r/r1_i_111/CO[3]
                         net (fo=1, routed)           0.000    42.609    auto_checker/r/r1_i_111_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.723 r  auto_checker/r/r1_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.723    auto_checker/r/r1_i_42_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.880 r  auto_checker/r/r1_i_10/CO[1]
                         net (fo=21, routed)          1.689    44.569    auto_checker/aluUnit/div/B[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.898 r  auto_checker/aluUnit/div/r1_i_351/O
                         net (fo=1, routed)           0.000    44.898    auto_checker/r/r1_i_353[0]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.431 r  auto_checker/r/r1_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.431    auto_checker/r/r1_i_284_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.548 r  auto_checker/r/r1_i_200/CO[3]
                         net (fo=1, routed)           0.000    45.548    auto_checker/r/r1_i_200_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.665 r  auto_checker/r/r1_i_116/CO[3]
                         net (fo=1, routed)           0.000    45.665    auto_checker/r/r1_i_116_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.782 r  auto_checker/r/r1_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.782    auto_checker/r/r1_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.939 r  auto_checker/r/r1_i_11/CO[1]
                         net (fo=21, routed)          1.694    47.633    auto_checker/aluUnit/div/B[5]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    47.965 r  auto_checker/aluUnit/div/r1_i_352/O
                         net (fo=1, routed)           0.000    47.965    auto_checker/r/r1_i_356[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.341 r  auto_checker/r/r1_i_289/CO[3]
                         net (fo=1, routed)           0.000    48.341    auto_checker/r/r1_i_289_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  auto_checker/r/r1_i_205/CO[3]
                         net (fo=1, routed)           0.000    48.458    auto_checker/r/r1_i_205_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.575 r  auto_checker/r/r1_i_121/CO[3]
                         net (fo=1, routed)           0.000    48.575    auto_checker/r/r1_i_121_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.692 r  auto_checker/r/r1_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.692    auto_checker/r/r1_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.849 r  auto_checker/r/r1_i_12/CO[1]
                         net (fo=21, routed)          1.524    50.373    auto_checker/aluUnit/div/B[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    50.705 r  auto_checker/aluUnit/div/r1_i_357/O
                         net (fo=1, routed)           0.000    50.705    auto_checker/r/r1_i_359[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.255 r  auto_checker/r/r1_i_294/CO[3]
                         net (fo=1, routed)           0.000    51.255    auto_checker/r/r1_i_294_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.369 r  auto_checker/r/r1_i_210/CO[3]
                         net (fo=1, routed)           0.000    51.369    auto_checker/r/r1_i_210_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.483 r  auto_checker/r/r1_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.483    auto_checker/r/r1_i_126_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.597 r  auto_checker/r/r1_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.597    auto_checker/r/r1_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.754 r  auto_checker/r/r1_i_13/CO[1]
                         net (fo=21, routed)          1.358    53.112    auto_checker/aluUnit/div/B[3]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    53.441 r  auto_checker/aluUnit/div/r1_i_360/O
                         net (fo=1, routed)           0.000    53.441    auto_checker/r/r1_i_362[0]
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.991 r  auto_checker/r/r1_i_299/CO[3]
                         net (fo=1, routed)           0.000    53.991    auto_checker/r/r1_i_299_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.105 r  auto_checker/r/r1_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.105    auto_checker/r/r1_i_215_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.219 r  auto_checker/r/r1_i_131/CO[3]
                         net (fo=1, routed)           0.000    54.219    auto_checker/r/r1_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.333 r  auto_checker/r/r1_i_54/CO[3]
                         net (fo=1, routed)           0.000    54.333    auto_checker/r/r1_i_54_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  auto_checker/r/r1_i_14/CO[1]
                         net (fo=21, routed)          1.555    56.045    auto_checker/aluUnit/div/B[2]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    56.374 r  auto_checker/aluUnit/div/r1_i_363/O
                         net (fo=1, routed)           0.000    56.374    auto_checker/r/r1_i_366[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.924 r  auto_checker/r/r1_i_304/CO[3]
                         net (fo=1, routed)           0.000    56.924    auto_checker/r/r1_i_304_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  auto_checker/r/r1_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.038    auto_checker/r/r1_i_220_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.152 r  auto_checker/r/r1_i_136/CO[3]
                         net (fo=1, routed)           0.000    57.152    auto_checker/r/r1_i_136_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.266 r  auto_checker/r/r1_i_57/CO[3]
                         net (fo=1, routed)           0.000    57.266    auto_checker/r/r1_i_57_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.423 r  auto_checker/r/r1_i_15/CO[1]
                         net (fo=21, routed)          1.346    58.768    auto_checker/aluUnit/div/B[1]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    59.097 r  auto_checker/aluUnit/div/r1_i_366/O
                         net (fo=1, routed)           0.000    59.097    auto_checker/r/r1_i_225_0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.647 r  auto_checker/r/r1_i_309/CO[3]
                         net (fo=1, routed)           0.000    59.647    auto_checker/r/r1_i_309_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.761 r  auto_checker/r/r1_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.761    auto_checker/r/r1_i_225_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.875 r  auto_checker/r/r1_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.875    auto_checker/r/r1_i_141_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.989 r  auto_checker/r/r1_i_60/CO[3]
                         net (fo=1, routed)           0.000    59.989    auto_checker/r/r1_i_60_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.260 r  auto_checker/r/r1_i_16/CO[0]
                         net (fo=2, routed)           1.030    61.290    auto_checker/aluUnit/div/B[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    65.195 r  auto_checker/aluUnit/div/r1/P[0]
                         net (fo=1, routed)           1.019    66.214    auto_checker/r/r0_carry__2[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.124    66.338 r  auto_checker/r/r0_carry_i_4/O
                         net (fo=1, routed)           0.000    66.338    auto_checker/aluUnit/div/M_fsm_t_q[4]_i_259[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    66.851 r  auto_checker/aluUnit/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    66.851    auto_checker/aluUnit/div/r0_carry_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.968 r  auto_checker/aluUnit/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.968    auto_checker/aluUnit/div/r0_carry__0_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.085 r  auto_checker/aluUnit/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    67.085    auto_checker/aluUnit/div/r0_carry__1_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.324 r  auto_checker/aluUnit/div/r0_carry__2/O[2]
                         net (fo=1, routed)           0.496    67.820    auto_checker/r/r0[14]
    SLICE_X57Y13         LUT2 (Prop_lut2_I1_O)        0.301    68.121 f  auto_checker/r/M_fsm_t_q[4]_i_271/O
                         net (fo=1, routed)           0.636    68.757    auto_checker/r/M_fsm_t_q[4]_i_271_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124    68.881 r  auto_checker/r/M_fsm_t_q[4]_i_128/O
                         net (fo=1, routed)           1.386    70.267    auto_checker/r/M_fsm_t_q[4]_i_128_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124    70.391 r  auto_checker/r/M_fsm_t_q[4]_i_48/O
                         net (fo=26, routed)          2.599    72.991    auto_checker/r/M_fsm_t_q[4]_i_48_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.115 r  auto_checker/r/M_fsm_t_q[2]_i_27/O
                         net (fo=1, routed)           0.000    73.115    auto_checker/r/M_fsm_t_q[2]_i_27_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    73.572 r  auto_checker/r/M_fsm_t_q_reg[2]_i_15/CO[1]
                         net (fo=2, routed)           1.361    74.932    auto_checker/r/M_fsm_t_d41_out
    SLICE_X49Y27         LUT6 (Prop_lut6_I2_O)        0.329    75.261 r  auto_checker/r/M_fsm_t_q[1]_i_10/O
                         net (fo=1, routed)           0.915    76.177    auto_checker/r/M_fsm_t_q[1]_i_10_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124    76.301 r  auto_checker/r/M_fsm_t_q[1]_i_4/O
                         net (fo=1, routed)           0.976    77.277    auto_checker/r/M_fsm_t_q[1]_i_4_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I2_O)        0.124    77.401 r  auto_checker/r/M_fsm_t_q[1]_i_1/O
                         net (fo=1, routed)           0.000    77.401    auto_checker/M_fsm_t_d[1]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.088ns  (logic 30.633ns (42.494%)  route 41.455ns (57.506%))
  Logic Levels:           113  (CARRY4=85 DSP48E1=1 LUT1=1 LUT2=2 LUT3=16 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  auto_checker/r/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.314    auto_checker/r/out0_i_111_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.648 r  auto_checker/r/out0_i_154/O[1]
                         net (fo=7, routed)           0.611     9.259    auto_checker/r/out0_i_154_n_6
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.142 r  auto_checker/r/out0_i_117/O[2]
                         net (fo=45, routed)          2.130    12.272    auto_checker/r/outB1[11]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.302    12.574 f  auto_checker/r/out0_i_35/O
                         net (fo=1, routed)           0.680    13.254    auto_checker/r/out0_i_35_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.378 f  auto_checker/r/out0_i_2/O
                         net (fo=43, routed)          2.614    15.992    auto_checker/r/M_r_outB[12]
    SLICE_X44Y19         LUT1 (Prop_lut1_I0_O)        0.124    16.116 r  auto_checker/r/r1_i_68/O
                         net (fo=1, routed)           0.000    16.116    auto_checker/r/r1_i_68_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.514 r  auto_checker/r/r1_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.514    auto_checker/r/r1_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.785 r  auto_checker/r/r1_i_1/CO[0]
                         net (fo=21, routed)          1.747    18.532    auto_checker/aluUnit/div/B[15]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  auto_checker/aluUnit/div/r1_i_324/O
                         net (fo=1, routed)           0.000    18.905    auto_checker/r/r1_i_326[0]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.438 r  auto_checker/r/r1_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.438    auto_checker/r/r1_i_239_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  auto_checker/r/r1_i_155/CO[3]
                         net (fo=1, routed)           0.000    19.555    auto_checker/r/r1_i_155_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  auto_checker/r/r1_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.672    auto_checker/r/r1_i_71_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  auto_checker/r/r1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.789    auto_checker/r/r1_i_18_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.946 r  auto_checker/r/r1_i_2/CO[1]
                         net (fo=21, routed)          1.334    21.280    auto_checker/aluUnit/div/B[14]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    21.612 r  auto_checker/aluUnit/div/r1_i_327/O
                         net (fo=1, routed)           0.000    21.612    auto_checker/r/r1_i_329[0]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.162 r  auto_checker/r/r1_i_244/CO[3]
                         net (fo=1, routed)           0.000    22.162    auto_checker/r/r1_i_244_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  auto_checker/r/r1_i_160/CO[3]
                         net (fo=1, routed)           0.000    22.276    auto_checker/r/r1_i_160_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  auto_checker/r/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    auto_checker/r/r1_i_76_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  auto_checker/r/r1_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.504    auto_checker/r/r1_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.661 r  auto_checker/r/r1_i_3/CO[1]
                         net (fo=21, routed)          1.687    24.348    auto_checker/aluUnit/div/B[13]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.677 r  auto_checker/aluUnit/div/r1_i_330/O
                         net (fo=1, routed)           0.000    24.677    auto_checker/r/r1_i_332[0]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.210 r  auto_checker/r/r1_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.210    auto_checker/r/r1_i_249_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.327 r  auto_checker/r/r1_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.327    auto_checker/r/r1_i_165_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  auto_checker/r/r1_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.444    auto_checker/r/r1_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  auto_checker/r/r1_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.561    auto_checker/r/r1_i_24_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.718 r  auto_checker/r/r1_i_4/CO[1]
                         net (fo=21, routed)          1.297    27.015    auto_checker/aluUnit/div/B[12]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.347 r  auto_checker/aluUnit/div/r1_i_333/O
                         net (fo=1, routed)           0.000    27.347    auto_checker/r/r1_i_335[0]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.897 r  auto_checker/r/r1_i_254/CO[3]
                         net (fo=1, routed)           0.000    27.897    auto_checker/r/r1_i_254_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  auto_checker/r/r1_i_170/CO[3]
                         net (fo=1, routed)           0.000    28.011    auto_checker/r/r1_i_170_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  auto_checker/r/r1_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.125    auto_checker/r/r1_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  auto_checker/r/r1_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    auto_checker/r/r1_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.396 r  auto_checker/r/r1_i_5/CO[1]
                         net (fo=21, routed)          1.519    29.915    auto_checker/aluUnit/div/B[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.244 r  auto_checker/aluUnit/div/r1_i_335/O
                         net (fo=1, routed)           0.000    30.244    auto_checker/r/r1_i_338[1]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.642 r  auto_checker/r/r1_i_259/CO[3]
                         net (fo=1, routed)           0.000    30.642    auto_checker/r/r1_i_259_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.756 r  auto_checker/r/r1_i_175/CO[3]
                         net (fo=1, routed)           0.000    30.756    auto_checker/r/r1_i_175_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  auto_checker/r/r1_i_91/CO[3]
                         net (fo=1, routed)           0.000    30.870    auto_checker/r/r1_i_91_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.984 r  auto_checker/r/r1_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.984    auto_checker/r/r1_i_30_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.141 r  auto_checker/r/r1_i_6/CO[1]
                         net (fo=21, routed)          1.577    32.718    auto_checker/aluUnit/div/B[10]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.047 r  auto_checker/aluUnit/div/r1_i_339/O
                         net (fo=1, routed)           0.000    33.047    auto_checker/r/r1_i_341[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.597 r  auto_checker/r/r1_i_264/CO[3]
                         net (fo=1, routed)           0.000    33.597    auto_checker/r/r1_i_264_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  auto_checker/r/r1_i_180/CO[3]
                         net (fo=1, routed)           0.000    33.711    auto_checker/r/r1_i_180_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  auto_checker/r/r1_i_96/CO[3]
                         net (fo=1, routed)           0.000    33.825    auto_checker/r/r1_i_96_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  auto_checker/r/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.939    auto_checker/r/r1_i_33_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.096 r  auto_checker/r/r1_i_7/CO[1]
                         net (fo=21, routed)          1.531    35.627    auto_checker/aluUnit/div/B[9]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    35.956 r  auto_checker/aluUnit/div/r1_i_340/O
                         net (fo=1, routed)           0.000    35.956    auto_checker/r/r1_i_344[2]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.357 r  auto_checker/r/r1_i_269/CO[3]
                         net (fo=1, routed)           0.000    36.357    auto_checker/r/r1_i_269_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  auto_checker/r/r1_i_185/CO[3]
                         net (fo=1, routed)           0.000    36.471    auto_checker/r/r1_i_185_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  auto_checker/r/r1_i_101/CO[3]
                         net (fo=1, routed)           0.000    36.585    auto_checker/r/r1_i_101_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  auto_checker/r/r1_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.699    auto_checker/r/r1_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.856 r  auto_checker/r/r1_i_8/CO[1]
                         net (fo=21, routed)          1.383    38.238    auto_checker/aluUnit/div/B[8]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    38.567 r  auto_checker/aluUnit/div/r1_i_345/O
                         net (fo=1, routed)           0.000    38.567    auto_checker/r/r1_i_347[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.100 r  auto_checker/r/r1_i_274/CO[3]
                         net (fo=1, routed)           0.000    39.100    auto_checker/r/r1_i_274_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.217 r  auto_checker/r/r1_i_190/CO[3]
                         net (fo=1, routed)           0.000    39.217    auto_checker/r/r1_i_190_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.334 r  auto_checker/r/r1_i_106/CO[3]
                         net (fo=1, routed)           0.000    39.334    auto_checker/r/r1_i_106_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.451 r  auto_checker/r/r1_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.451    auto_checker/r/r1_i_39_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.608 r  auto_checker/r/r1_i_9/CO[1]
                         net (fo=21, routed)          1.891    41.499    auto_checker/aluUnit/div/B[7]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.831 r  auto_checker/aluUnit/div/r1_i_348/O
                         net (fo=1, routed)           0.000    41.831    auto_checker/r/r1_i_350[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.381 r  auto_checker/r/r1_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.381    auto_checker/r/r1_i_279_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.495 r  auto_checker/r/r1_i_195/CO[3]
                         net (fo=1, routed)           0.000    42.495    auto_checker/r/r1_i_195_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.609 r  auto_checker/r/r1_i_111/CO[3]
                         net (fo=1, routed)           0.000    42.609    auto_checker/r/r1_i_111_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.723 r  auto_checker/r/r1_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.723    auto_checker/r/r1_i_42_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.880 r  auto_checker/r/r1_i_10/CO[1]
                         net (fo=21, routed)          1.689    44.569    auto_checker/aluUnit/div/B[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.898 r  auto_checker/aluUnit/div/r1_i_351/O
                         net (fo=1, routed)           0.000    44.898    auto_checker/r/r1_i_353[0]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.431 r  auto_checker/r/r1_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.431    auto_checker/r/r1_i_284_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.548 r  auto_checker/r/r1_i_200/CO[3]
                         net (fo=1, routed)           0.000    45.548    auto_checker/r/r1_i_200_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.665 r  auto_checker/r/r1_i_116/CO[3]
                         net (fo=1, routed)           0.000    45.665    auto_checker/r/r1_i_116_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.782 r  auto_checker/r/r1_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.782    auto_checker/r/r1_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.939 r  auto_checker/r/r1_i_11/CO[1]
                         net (fo=21, routed)          1.694    47.633    auto_checker/aluUnit/div/B[5]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    47.965 r  auto_checker/aluUnit/div/r1_i_352/O
                         net (fo=1, routed)           0.000    47.965    auto_checker/r/r1_i_356[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.341 r  auto_checker/r/r1_i_289/CO[3]
                         net (fo=1, routed)           0.000    48.341    auto_checker/r/r1_i_289_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  auto_checker/r/r1_i_205/CO[3]
                         net (fo=1, routed)           0.000    48.458    auto_checker/r/r1_i_205_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.575 r  auto_checker/r/r1_i_121/CO[3]
                         net (fo=1, routed)           0.000    48.575    auto_checker/r/r1_i_121_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.692 r  auto_checker/r/r1_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.692    auto_checker/r/r1_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.849 r  auto_checker/r/r1_i_12/CO[1]
                         net (fo=21, routed)          1.524    50.373    auto_checker/aluUnit/div/B[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    50.705 r  auto_checker/aluUnit/div/r1_i_357/O
                         net (fo=1, routed)           0.000    50.705    auto_checker/r/r1_i_359[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.255 r  auto_checker/r/r1_i_294/CO[3]
                         net (fo=1, routed)           0.000    51.255    auto_checker/r/r1_i_294_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.369 r  auto_checker/r/r1_i_210/CO[3]
                         net (fo=1, routed)           0.000    51.369    auto_checker/r/r1_i_210_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.483 r  auto_checker/r/r1_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.483    auto_checker/r/r1_i_126_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.597 r  auto_checker/r/r1_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.597    auto_checker/r/r1_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.754 r  auto_checker/r/r1_i_13/CO[1]
                         net (fo=21, routed)          1.358    53.112    auto_checker/aluUnit/div/B[3]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    53.441 r  auto_checker/aluUnit/div/r1_i_360/O
                         net (fo=1, routed)           0.000    53.441    auto_checker/r/r1_i_362[0]
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.991 r  auto_checker/r/r1_i_299/CO[3]
                         net (fo=1, routed)           0.000    53.991    auto_checker/r/r1_i_299_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.105 r  auto_checker/r/r1_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.105    auto_checker/r/r1_i_215_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.219 r  auto_checker/r/r1_i_131/CO[3]
                         net (fo=1, routed)           0.000    54.219    auto_checker/r/r1_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.333 r  auto_checker/r/r1_i_54/CO[3]
                         net (fo=1, routed)           0.000    54.333    auto_checker/r/r1_i_54_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  auto_checker/r/r1_i_14/CO[1]
                         net (fo=21, routed)          1.555    56.045    auto_checker/aluUnit/div/B[2]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    56.374 r  auto_checker/aluUnit/div/r1_i_363/O
                         net (fo=1, routed)           0.000    56.374    auto_checker/r/r1_i_366[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.924 r  auto_checker/r/r1_i_304/CO[3]
                         net (fo=1, routed)           0.000    56.924    auto_checker/r/r1_i_304_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  auto_checker/r/r1_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.038    auto_checker/r/r1_i_220_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.152 r  auto_checker/r/r1_i_136/CO[3]
                         net (fo=1, routed)           0.000    57.152    auto_checker/r/r1_i_136_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.266 r  auto_checker/r/r1_i_57/CO[3]
                         net (fo=1, routed)           0.000    57.266    auto_checker/r/r1_i_57_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.423 r  auto_checker/r/r1_i_15/CO[1]
                         net (fo=21, routed)          1.346    58.768    auto_checker/aluUnit/div/B[1]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    59.097 r  auto_checker/aluUnit/div/r1_i_366/O
                         net (fo=1, routed)           0.000    59.097    auto_checker/r/r1_i_225_0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.647 r  auto_checker/r/r1_i_309/CO[3]
                         net (fo=1, routed)           0.000    59.647    auto_checker/r/r1_i_309_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.761 r  auto_checker/r/r1_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.761    auto_checker/r/r1_i_225_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.875 r  auto_checker/r/r1_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.875    auto_checker/r/r1_i_141_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.989 r  auto_checker/r/r1_i_60/CO[3]
                         net (fo=1, routed)           0.000    59.989    auto_checker/r/r1_i_60_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.260 r  auto_checker/r/r1_i_16/CO[0]
                         net (fo=2, routed)           1.030    61.290    auto_checker/aluUnit/div/B[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    65.195 r  auto_checker/aluUnit/div/r1/P[0]
                         net (fo=1, routed)           1.019    66.214    auto_checker/r/r0_carry__2[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.124    66.338 r  auto_checker/r/r0_carry_i_4/O
                         net (fo=1, routed)           0.000    66.338    auto_checker/aluUnit/div/M_fsm_t_q[4]_i_259[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    66.851 r  auto_checker/aluUnit/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    66.851    auto_checker/aluUnit/div/r0_carry_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.968 r  auto_checker/aluUnit/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.968    auto_checker/aluUnit/div/r0_carry__0_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.085 r  auto_checker/aluUnit/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    67.085    auto_checker/aluUnit/div/r0_carry__1_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.324 r  auto_checker/aluUnit/div/r0_carry__2/O[2]
                         net (fo=1, routed)           0.496    67.820    auto_checker/r/r0[14]
    SLICE_X57Y13         LUT2 (Prop_lut2_I1_O)        0.301    68.121 f  auto_checker/r/M_fsm_t_q[4]_i_271/O
                         net (fo=1, routed)           0.636    68.757    auto_checker/r/M_fsm_t_q[4]_i_271_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124    68.881 r  auto_checker/r/M_fsm_t_q[4]_i_128/O
                         net (fo=1, routed)           1.386    70.267    auto_checker/r/M_fsm_t_q[4]_i_128_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124    70.391 r  auto_checker/r/M_fsm_t_q[4]_i_48/O
                         net (fo=26, routed)          2.599    72.991    auto_checker/r/M_fsm_t_q[4]_i_48_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.115 r  auto_checker/r/M_fsm_t_q[2]_i_27/O
                         net (fo=1, routed)           0.000    73.115    auto_checker/r/M_fsm_t_q[2]_i_27_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    73.572 f  auto_checker/r/M_fsm_t_q_reg[2]_i_15/CO[1]
                         net (fo=2, routed)           1.331    74.903    auto_checker/r/M_fsm_t_d41_out
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.329    75.232 f  auto_checker/r/M_fsm_t_q[2]_i_7/O
                         net (fo=1, routed)           0.880    76.112    auto_checker/r/M_fsm_t_q[2]_i_7_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I0_O)        0.124    76.236 f  auto_checker/r/M_fsm_t_q[2]_i_2/O
                         net (fo=1, routed)           0.869    77.105    auto_checker/r/M_fsm_t_q[2]_i_2_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124    77.229 r  auto_checker/r/M_fsm_t_q[2]_i_1/O
                         net (fo=1, routed)           0.000    77.229    auto_checker/M_fsm_t_d[2]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.631ns  (logic 30.867ns (43.092%)  route 40.764ns (56.908%))
  Logic Levels:           113  (CARRY4=85 DSP48E1=1 LUT1=1 LUT2=2 LUT3=16 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  auto_checker/r/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.314    auto_checker/r/out0_i_111_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.648 r  auto_checker/r/out0_i_154/O[1]
                         net (fo=7, routed)           0.611     9.259    auto_checker/r/out0_i_154_n_6
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.142 r  auto_checker/r/out0_i_117/O[2]
                         net (fo=45, routed)          2.130    12.272    auto_checker/r/outB1[11]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.302    12.574 f  auto_checker/r/out0_i_35/O
                         net (fo=1, routed)           0.680    13.254    auto_checker/r/out0_i_35_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.378 f  auto_checker/r/out0_i_2/O
                         net (fo=43, routed)          2.614    15.992    auto_checker/r/M_r_outB[12]
    SLICE_X44Y19         LUT1 (Prop_lut1_I0_O)        0.124    16.116 r  auto_checker/r/r1_i_68/O
                         net (fo=1, routed)           0.000    16.116    auto_checker/r/r1_i_68_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.514 r  auto_checker/r/r1_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.514    auto_checker/r/r1_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.785 r  auto_checker/r/r1_i_1/CO[0]
                         net (fo=21, routed)          1.747    18.532    auto_checker/aluUnit/div/B[15]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  auto_checker/aluUnit/div/r1_i_324/O
                         net (fo=1, routed)           0.000    18.905    auto_checker/r/r1_i_326[0]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.438 r  auto_checker/r/r1_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.438    auto_checker/r/r1_i_239_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  auto_checker/r/r1_i_155/CO[3]
                         net (fo=1, routed)           0.000    19.555    auto_checker/r/r1_i_155_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  auto_checker/r/r1_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.672    auto_checker/r/r1_i_71_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  auto_checker/r/r1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.789    auto_checker/r/r1_i_18_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.946 r  auto_checker/r/r1_i_2/CO[1]
                         net (fo=21, routed)          1.334    21.280    auto_checker/aluUnit/div/B[14]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    21.612 r  auto_checker/aluUnit/div/r1_i_327/O
                         net (fo=1, routed)           0.000    21.612    auto_checker/r/r1_i_329[0]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.162 r  auto_checker/r/r1_i_244/CO[3]
                         net (fo=1, routed)           0.000    22.162    auto_checker/r/r1_i_244_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  auto_checker/r/r1_i_160/CO[3]
                         net (fo=1, routed)           0.000    22.276    auto_checker/r/r1_i_160_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  auto_checker/r/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    auto_checker/r/r1_i_76_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  auto_checker/r/r1_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.504    auto_checker/r/r1_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.661 r  auto_checker/r/r1_i_3/CO[1]
                         net (fo=21, routed)          1.687    24.348    auto_checker/aluUnit/div/B[13]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.677 r  auto_checker/aluUnit/div/r1_i_330/O
                         net (fo=1, routed)           0.000    24.677    auto_checker/r/r1_i_332[0]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.210 r  auto_checker/r/r1_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.210    auto_checker/r/r1_i_249_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.327 r  auto_checker/r/r1_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.327    auto_checker/r/r1_i_165_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  auto_checker/r/r1_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.444    auto_checker/r/r1_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  auto_checker/r/r1_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.561    auto_checker/r/r1_i_24_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.718 r  auto_checker/r/r1_i_4/CO[1]
                         net (fo=21, routed)          1.297    27.015    auto_checker/aluUnit/div/B[12]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.347 r  auto_checker/aluUnit/div/r1_i_333/O
                         net (fo=1, routed)           0.000    27.347    auto_checker/r/r1_i_335[0]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.897 r  auto_checker/r/r1_i_254/CO[3]
                         net (fo=1, routed)           0.000    27.897    auto_checker/r/r1_i_254_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  auto_checker/r/r1_i_170/CO[3]
                         net (fo=1, routed)           0.000    28.011    auto_checker/r/r1_i_170_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  auto_checker/r/r1_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.125    auto_checker/r/r1_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  auto_checker/r/r1_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    auto_checker/r/r1_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.396 r  auto_checker/r/r1_i_5/CO[1]
                         net (fo=21, routed)          1.519    29.915    auto_checker/aluUnit/div/B[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.244 r  auto_checker/aluUnit/div/r1_i_335/O
                         net (fo=1, routed)           0.000    30.244    auto_checker/r/r1_i_338[1]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.642 r  auto_checker/r/r1_i_259/CO[3]
                         net (fo=1, routed)           0.000    30.642    auto_checker/r/r1_i_259_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.756 r  auto_checker/r/r1_i_175/CO[3]
                         net (fo=1, routed)           0.000    30.756    auto_checker/r/r1_i_175_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  auto_checker/r/r1_i_91/CO[3]
                         net (fo=1, routed)           0.000    30.870    auto_checker/r/r1_i_91_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.984 r  auto_checker/r/r1_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.984    auto_checker/r/r1_i_30_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.141 r  auto_checker/r/r1_i_6/CO[1]
                         net (fo=21, routed)          1.577    32.718    auto_checker/aluUnit/div/B[10]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.047 r  auto_checker/aluUnit/div/r1_i_339/O
                         net (fo=1, routed)           0.000    33.047    auto_checker/r/r1_i_341[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.597 r  auto_checker/r/r1_i_264/CO[3]
                         net (fo=1, routed)           0.000    33.597    auto_checker/r/r1_i_264_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  auto_checker/r/r1_i_180/CO[3]
                         net (fo=1, routed)           0.000    33.711    auto_checker/r/r1_i_180_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  auto_checker/r/r1_i_96/CO[3]
                         net (fo=1, routed)           0.000    33.825    auto_checker/r/r1_i_96_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  auto_checker/r/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.939    auto_checker/r/r1_i_33_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.096 r  auto_checker/r/r1_i_7/CO[1]
                         net (fo=21, routed)          1.531    35.627    auto_checker/aluUnit/div/B[9]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    35.956 r  auto_checker/aluUnit/div/r1_i_340/O
                         net (fo=1, routed)           0.000    35.956    auto_checker/r/r1_i_344[2]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.357 r  auto_checker/r/r1_i_269/CO[3]
                         net (fo=1, routed)           0.000    36.357    auto_checker/r/r1_i_269_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  auto_checker/r/r1_i_185/CO[3]
                         net (fo=1, routed)           0.000    36.471    auto_checker/r/r1_i_185_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  auto_checker/r/r1_i_101/CO[3]
                         net (fo=1, routed)           0.000    36.585    auto_checker/r/r1_i_101_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  auto_checker/r/r1_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.699    auto_checker/r/r1_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.856 r  auto_checker/r/r1_i_8/CO[1]
                         net (fo=21, routed)          1.383    38.238    auto_checker/aluUnit/div/B[8]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    38.567 r  auto_checker/aluUnit/div/r1_i_345/O
                         net (fo=1, routed)           0.000    38.567    auto_checker/r/r1_i_347[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.100 r  auto_checker/r/r1_i_274/CO[3]
                         net (fo=1, routed)           0.000    39.100    auto_checker/r/r1_i_274_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.217 r  auto_checker/r/r1_i_190/CO[3]
                         net (fo=1, routed)           0.000    39.217    auto_checker/r/r1_i_190_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.334 r  auto_checker/r/r1_i_106/CO[3]
                         net (fo=1, routed)           0.000    39.334    auto_checker/r/r1_i_106_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.451 r  auto_checker/r/r1_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.451    auto_checker/r/r1_i_39_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.608 r  auto_checker/r/r1_i_9/CO[1]
                         net (fo=21, routed)          1.891    41.499    auto_checker/aluUnit/div/B[7]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.831 r  auto_checker/aluUnit/div/r1_i_348/O
                         net (fo=1, routed)           0.000    41.831    auto_checker/r/r1_i_350[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.381 r  auto_checker/r/r1_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.381    auto_checker/r/r1_i_279_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.495 r  auto_checker/r/r1_i_195/CO[3]
                         net (fo=1, routed)           0.000    42.495    auto_checker/r/r1_i_195_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.609 r  auto_checker/r/r1_i_111/CO[3]
                         net (fo=1, routed)           0.000    42.609    auto_checker/r/r1_i_111_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.723 r  auto_checker/r/r1_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.723    auto_checker/r/r1_i_42_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.880 r  auto_checker/r/r1_i_10/CO[1]
                         net (fo=21, routed)          1.689    44.569    auto_checker/aluUnit/div/B[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.898 r  auto_checker/aluUnit/div/r1_i_351/O
                         net (fo=1, routed)           0.000    44.898    auto_checker/r/r1_i_353[0]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.431 r  auto_checker/r/r1_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.431    auto_checker/r/r1_i_284_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.548 r  auto_checker/r/r1_i_200/CO[3]
                         net (fo=1, routed)           0.000    45.548    auto_checker/r/r1_i_200_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.665 r  auto_checker/r/r1_i_116/CO[3]
                         net (fo=1, routed)           0.000    45.665    auto_checker/r/r1_i_116_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.782 r  auto_checker/r/r1_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.782    auto_checker/r/r1_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.939 r  auto_checker/r/r1_i_11/CO[1]
                         net (fo=21, routed)          1.694    47.633    auto_checker/aluUnit/div/B[5]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    47.965 r  auto_checker/aluUnit/div/r1_i_352/O
                         net (fo=1, routed)           0.000    47.965    auto_checker/r/r1_i_356[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.341 r  auto_checker/r/r1_i_289/CO[3]
                         net (fo=1, routed)           0.000    48.341    auto_checker/r/r1_i_289_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  auto_checker/r/r1_i_205/CO[3]
                         net (fo=1, routed)           0.000    48.458    auto_checker/r/r1_i_205_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.575 r  auto_checker/r/r1_i_121/CO[3]
                         net (fo=1, routed)           0.000    48.575    auto_checker/r/r1_i_121_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.692 r  auto_checker/r/r1_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.692    auto_checker/r/r1_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.849 r  auto_checker/r/r1_i_12/CO[1]
                         net (fo=21, routed)          1.524    50.373    auto_checker/aluUnit/div/B[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    50.705 r  auto_checker/aluUnit/div/r1_i_357/O
                         net (fo=1, routed)           0.000    50.705    auto_checker/r/r1_i_359[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.255 r  auto_checker/r/r1_i_294/CO[3]
                         net (fo=1, routed)           0.000    51.255    auto_checker/r/r1_i_294_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.369 r  auto_checker/r/r1_i_210/CO[3]
                         net (fo=1, routed)           0.000    51.369    auto_checker/r/r1_i_210_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.483 r  auto_checker/r/r1_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.483    auto_checker/r/r1_i_126_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.597 r  auto_checker/r/r1_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.597    auto_checker/r/r1_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.754 r  auto_checker/r/r1_i_13/CO[1]
                         net (fo=21, routed)          1.358    53.112    auto_checker/aluUnit/div/B[3]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    53.441 r  auto_checker/aluUnit/div/r1_i_360/O
                         net (fo=1, routed)           0.000    53.441    auto_checker/r/r1_i_362[0]
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.991 r  auto_checker/r/r1_i_299/CO[3]
                         net (fo=1, routed)           0.000    53.991    auto_checker/r/r1_i_299_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.105 r  auto_checker/r/r1_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.105    auto_checker/r/r1_i_215_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.219 r  auto_checker/r/r1_i_131/CO[3]
                         net (fo=1, routed)           0.000    54.219    auto_checker/r/r1_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.333 r  auto_checker/r/r1_i_54/CO[3]
                         net (fo=1, routed)           0.000    54.333    auto_checker/r/r1_i_54_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  auto_checker/r/r1_i_14/CO[1]
                         net (fo=21, routed)          1.555    56.045    auto_checker/aluUnit/div/B[2]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    56.374 r  auto_checker/aluUnit/div/r1_i_363/O
                         net (fo=1, routed)           0.000    56.374    auto_checker/r/r1_i_366[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.924 r  auto_checker/r/r1_i_304/CO[3]
                         net (fo=1, routed)           0.000    56.924    auto_checker/r/r1_i_304_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  auto_checker/r/r1_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.038    auto_checker/r/r1_i_220_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.152 r  auto_checker/r/r1_i_136/CO[3]
                         net (fo=1, routed)           0.000    57.152    auto_checker/r/r1_i_136_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.266 r  auto_checker/r/r1_i_57/CO[3]
                         net (fo=1, routed)           0.000    57.266    auto_checker/r/r1_i_57_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.423 r  auto_checker/r/r1_i_15/CO[1]
                         net (fo=21, routed)          1.346    58.768    auto_checker/aluUnit/div/B[1]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    59.097 r  auto_checker/aluUnit/div/r1_i_366/O
                         net (fo=1, routed)           0.000    59.097    auto_checker/r/r1_i_225_0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.647 r  auto_checker/r/r1_i_309/CO[3]
                         net (fo=1, routed)           0.000    59.647    auto_checker/r/r1_i_309_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.761 r  auto_checker/r/r1_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.761    auto_checker/r/r1_i_225_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.875 r  auto_checker/r/r1_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.875    auto_checker/r/r1_i_141_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.989 r  auto_checker/r/r1_i_60/CO[3]
                         net (fo=1, routed)           0.000    59.989    auto_checker/r/r1_i_60_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.260 r  auto_checker/r/r1_i_16/CO[0]
                         net (fo=2, routed)           1.030    61.290    auto_checker/aluUnit/div/B[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    65.195 r  auto_checker/aluUnit/div/r1/P[0]
                         net (fo=1, routed)           1.019    66.214    auto_checker/r/r0_carry__2[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.124    66.338 r  auto_checker/r/r0_carry_i_4/O
                         net (fo=1, routed)           0.000    66.338    auto_checker/aluUnit/div/M_fsm_t_q[4]_i_259[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    66.851 r  auto_checker/aluUnit/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    66.851    auto_checker/aluUnit/div/r0_carry_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.968 r  auto_checker/aluUnit/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.968    auto_checker/aluUnit/div/r0_carry__0_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.085 r  auto_checker/aluUnit/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    67.085    auto_checker/aluUnit/div/r0_carry__1_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.324 r  auto_checker/aluUnit/div/r0_carry__2/O[2]
                         net (fo=1, routed)           0.496    67.820    auto_checker/r/r0[14]
    SLICE_X57Y13         LUT2 (Prop_lut2_I1_O)        0.301    68.121 f  auto_checker/r/M_fsm_t_q[4]_i_271/O
                         net (fo=1, routed)           0.636    68.757    auto_checker/r/M_fsm_t_q[4]_i_271_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124    68.881 r  auto_checker/r/M_fsm_t_q[4]_i_128/O
                         net (fo=1, routed)           1.386    70.267    auto_checker/r/M_fsm_t_q[4]_i_128_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124    70.391 r  auto_checker/r/M_fsm_t_q[4]_i_48/O
                         net (fo=26, routed)          2.241    72.632    auto_checker/r/M_fsm_t_q[4]_i_48_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I0_O)        0.124    72.756 r  auto_checker/r/M_fsm_t_q[3]_i_13/O
                         net (fo=1, routed)           0.000    72.756    auto_checker/r/M_fsm_t_q[3]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    73.214 f  auto_checker/r/M_fsm_t_q_reg[3]_i_6/CO[1]
                         net (fo=4, routed)           1.430    74.644    auto_checker/r/M_fsm_t_d439_out
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.358    75.002 r  auto_checker/r/M_fsm_t_q[4]_i_10/O
                         net (fo=1, routed)           0.638    75.640    auto_checker/r/M_fsm_t_q[4]_i_10_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.328    75.968 r  auto_checker/r/M_fsm_t_q[4]_i_4/O
                         net (fo=1, routed)           0.680    76.648    auto_checker/r/M_fsm_t_q[4]_i_4_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.124    76.772 r  auto_checker/r/M_fsm_t_q[4]_i_2/O
                         net (fo=1, routed)           0.000    76.772    auto_checker/M_fsm_t_d[4]
    SLICE_X50Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.396ns  (logic 30.575ns (42.825%)  route 40.821ns (57.175%))
  Logic Levels:           112  (CARRY4=85 DSP48E1=1 LUT1=1 LUT2=1 LUT3=16 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  auto_checker/r/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.314    auto_checker/r/out0_i_111_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.648 r  auto_checker/r/out0_i_154/O[1]
                         net (fo=7, routed)           0.611     9.259    auto_checker/r/out0_i_154_n_6
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.142 r  auto_checker/r/out0_i_117/O[2]
                         net (fo=45, routed)          2.130    12.272    auto_checker/r/outB1[11]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.302    12.574 f  auto_checker/r/out0_i_35/O
                         net (fo=1, routed)           0.680    13.254    auto_checker/r/out0_i_35_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.378 f  auto_checker/r/out0_i_2/O
                         net (fo=43, routed)          2.614    15.992    auto_checker/r/M_r_outB[12]
    SLICE_X44Y19         LUT1 (Prop_lut1_I0_O)        0.124    16.116 r  auto_checker/r/r1_i_68/O
                         net (fo=1, routed)           0.000    16.116    auto_checker/r/r1_i_68_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.514 r  auto_checker/r/r1_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.514    auto_checker/r/r1_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.785 r  auto_checker/r/r1_i_1/CO[0]
                         net (fo=21, routed)          1.747    18.532    auto_checker/aluUnit/div/B[15]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  auto_checker/aluUnit/div/r1_i_324/O
                         net (fo=1, routed)           0.000    18.905    auto_checker/r/r1_i_326[0]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.438 r  auto_checker/r/r1_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.438    auto_checker/r/r1_i_239_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  auto_checker/r/r1_i_155/CO[3]
                         net (fo=1, routed)           0.000    19.555    auto_checker/r/r1_i_155_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  auto_checker/r/r1_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.672    auto_checker/r/r1_i_71_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  auto_checker/r/r1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.789    auto_checker/r/r1_i_18_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.946 r  auto_checker/r/r1_i_2/CO[1]
                         net (fo=21, routed)          1.334    21.280    auto_checker/aluUnit/div/B[14]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    21.612 r  auto_checker/aluUnit/div/r1_i_327/O
                         net (fo=1, routed)           0.000    21.612    auto_checker/r/r1_i_329[0]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.162 r  auto_checker/r/r1_i_244/CO[3]
                         net (fo=1, routed)           0.000    22.162    auto_checker/r/r1_i_244_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  auto_checker/r/r1_i_160/CO[3]
                         net (fo=1, routed)           0.000    22.276    auto_checker/r/r1_i_160_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  auto_checker/r/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    auto_checker/r/r1_i_76_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  auto_checker/r/r1_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.504    auto_checker/r/r1_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.661 r  auto_checker/r/r1_i_3/CO[1]
                         net (fo=21, routed)          1.687    24.348    auto_checker/aluUnit/div/B[13]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.677 r  auto_checker/aluUnit/div/r1_i_330/O
                         net (fo=1, routed)           0.000    24.677    auto_checker/r/r1_i_332[0]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.210 r  auto_checker/r/r1_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.210    auto_checker/r/r1_i_249_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.327 r  auto_checker/r/r1_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.327    auto_checker/r/r1_i_165_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  auto_checker/r/r1_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.444    auto_checker/r/r1_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  auto_checker/r/r1_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.561    auto_checker/r/r1_i_24_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.718 r  auto_checker/r/r1_i_4/CO[1]
                         net (fo=21, routed)          1.297    27.015    auto_checker/aluUnit/div/B[12]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.347 r  auto_checker/aluUnit/div/r1_i_333/O
                         net (fo=1, routed)           0.000    27.347    auto_checker/r/r1_i_335[0]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.897 r  auto_checker/r/r1_i_254/CO[3]
                         net (fo=1, routed)           0.000    27.897    auto_checker/r/r1_i_254_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  auto_checker/r/r1_i_170/CO[3]
                         net (fo=1, routed)           0.000    28.011    auto_checker/r/r1_i_170_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  auto_checker/r/r1_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.125    auto_checker/r/r1_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  auto_checker/r/r1_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    auto_checker/r/r1_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.396 r  auto_checker/r/r1_i_5/CO[1]
                         net (fo=21, routed)          1.519    29.915    auto_checker/aluUnit/div/B[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.244 r  auto_checker/aluUnit/div/r1_i_335/O
                         net (fo=1, routed)           0.000    30.244    auto_checker/r/r1_i_338[1]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.642 r  auto_checker/r/r1_i_259/CO[3]
                         net (fo=1, routed)           0.000    30.642    auto_checker/r/r1_i_259_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.756 r  auto_checker/r/r1_i_175/CO[3]
                         net (fo=1, routed)           0.000    30.756    auto_checker/r/r1_i_175_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  auto_checker/r/r1_i_91/CO[3]
                         net (fo=1, routed)           0.000    30.870    auto_checker/r/r1_i_91_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.984 r  auto_checker/r/r1_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.984    auto_checker/r/r1_i_30_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.141 r  auto_checker/r/r1_i_6/CO[1]
                         net (fo=21, routed)          1.577    32.718    auto_checker/aluUnit/div/B[10]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.047 r  auto_checker/aluUnit/div/r1_i_339/O
                         net (fo=1, routed)           0.000    33.047    auto_checker/r/r1_i_341[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.597 r  auto_checker/r/r1_i_264/CO[3]
                         net (fo=1, routed)           0.000    33.597    auto_checker/r/r1_i_264_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  auto_checker/r/r1_i_180/CO[3]
                         net (fo=1, routed)           0.000    33.711    auto_checker/r/r1_i_180_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  auto_checker/r/r1_i_96/CO[3]
                         net (fo=1, routed)           0.000    33.825    auto_checker/r/r1_i_96_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  auto_checker/r/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.939    auto_checker/r/r1_i_33_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.096 r  auto_checker/r/r1_i_7/CO[1]
                         net (fo=21, routed)          1.531    35.627    auto_checker/aluUnit/div/B[9]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    35.956 r  auto_checker/aluUnit/div/r1_i_340/O
                         net (fo=1, routed)           0.000    35.956    auto_checker/r/r1_i_344[2]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.357 r  auto_checker/r/r1_i_269/CO[3]
                         net (fo=1, routed)           0.000    36.357    auto_checker/r/r1_i_269_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  auto_checker/r/r1_i_185/CO[3]
                         net (fo=1, routed)           0.000    36.471    auto_checker/r/r1_i_185_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  auto_checker/r/r1_i_101/CO[3]
                         net (fo=1, routed)           0.000    36.585    auto_checker/r/r1_i_101_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  auto_checker/r/r1_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.699    auto_checker/r/r1_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.856 r  auto_checker/r/r1_i_8/CO[1]
                         net (fo=21, routed)          1.383    38.238    auto_checker/aluUnit/div/B[8]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    38.567 r  auto_checker/aluUnit/div/r1_i_345/O
                         net (fo=1, routed)           0.000    38.567    auto_checker/r/r1_i_347[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.100 r  auto_checker/r/r1_i_274/CO[3]
                         net (fo=1, routed)           0.000    39.100    auto_checker/r/r1_i_274_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.217 r  auto_checker/r/r1_i_190/CO[3]
                         net (fo=1, routed)           0.000    39.217    auto_checker/r/r1_i_190_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.334 r  auto_checker/r/r1_i_106/CO[3]
                         net (fo=1, routed)           0.000    39.334    auto_checker/r/r1_i_106_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.451 r  auto_checker/r/r1_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.451    auto_checker/r/r1_i_39_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.608 r  auto_checker/r/r1_i_9/CO[1]
                         net (fo=21, routed)          1.891    41.499    auto_checker/aluUnit/div/B[7]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.831 r  auto_checker/aluUnit/div/r1_i_348/O
                         net (fo=1, routed)           0.000    41.831    auto_checker/r/r1_i_350[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.381 r  auto_checker/r/r1_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.381    auto_checker/r/r1_i_279_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.495 r  auto_checker/r/r1_i_195/CO[3]
                         net (fo=1, routed)           0.000    42.495    auto_checker/r/r1_i_195_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.609 r  auto_checker/r/r1_i_111/CO[3]
                         net (fo=1, routed)           0.000    42.609    auto_checker/r/r1_i_111_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.723 r  auto_checker/r/r1_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.723    auto_checker/r/r1_i_42_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.880 r  auto_checker/r/r1_i_10/CO[1]
                         net (fo=21, routed)          1.689    44.569    auto_checker/aluUnit/div/B[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.898 r  auto_checker/aluUnit/div/r1_i_351/O
                         net (fo=1, routed)           0.000    44.898    auto_checker/r/r1_i_353[0]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.431 r  auto_checker/r/r1_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.431    auto_checker/r/r1_i_284_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.548 r  auto_checker/r/r1_i_200/CO[3]
                         net (fo=1, routed)           0.000    45.548    auto_checker/r/r1_i_200_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.665 r  auto_checker/r/r1_i_116/CO[3]
                         net (fo=1, routed)           0.000    45.665    auto_checker/r/r1_i_116_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.782 r  auto_checker/r/r1_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.782    auto_checker/r/r1_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.939 r  auto_checker/r/r1_i_11/CO[1]
                         net (fo=21, routed)          1.694    47.633    auto_checker/aluUnit/div/B[5]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    47.965 r  auto_checker/aluUnit/div/r1_i_352/O
                         net (fo=1, routed)           0.000    47.965    auto_checker/r/r1_i_356[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.341 r  auto_checker/r/r1_i_289/CO[3]
                         net (fo=1, routed)           0.000    48.341    auto_checker/r/r1_i_289_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  auto_checker/r/r1_i_205/CO[3]
                         net (fo=1, routed)           0.000    48.458    auto_checker/r/r1_i_205_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.575 r  auto_checker/r/r1_i_121/CO[3]
                         net (fo=1, routed)           0.000    48.575    auto_checker/r/r1_i_121_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.692 r  auto_checker/r/r1_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.692    auto_checker/r/r1_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.849 r  auto_checker/r/r1_i_12/CO[1]
                         net (fo=21, routed)          1.524    50.373    auto_checker/aluUnit/div/B[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    50.705 r  auto_checker/aluUnit/div/r1_i_357/O
                         net (fo=1, routed)           0.000    50.705    auto_checker/r/r1_i_359[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.255 r  auto_checker/r/r1_i_294/CO[3]
                         net (fo=1, routed)           0.000    51.255    auto_checker/r/r1_i_294_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.369 r  auto_checker/r/r1_i_210/CO[3]
                         net (fo=1, routed)           0.000    51.369    auto_checker/r/r1_i_210_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.483 r  auto_checker/r/r1_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.483    auto_checker/r/r1_i_126_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.597 r  auto_checker/r/r1_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.597    auto_checker/r/r1_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.754 r  auto_checker/r/r1_i_13/CO[1]
                         net (fo=21, routed)          1.358    53.112    auto_checker/aluUnit/div/B[3]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    53.441 r  auto_checker/aluUnit/div/r1_i_360/O
                         net (fo=1, routed)           0.000    53.441    auto_checker/r/r1_i_362[0]
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.991 r  auto_checker/r/r1_i_299/CO[3]
                         net (fo=1, routed)           0.000    53.991    auto_checker/r/r1_i_299_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.105 r  auto_checker/r/r1_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.105    auto_checker/r/r1_i_215_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.219 r  auto_checker/r/r1_i_131/CO[3]
                         net (fo=1, routed)           0.000    54.219    auto_checker/r/r1_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.333 r  auto_checker/r/r1_i_54/CO[3]
                         net (fo=1, routed)           0.000    54.333    auto_checker/r/r1_i_54_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  auto_checker/r/r1_i_14/CO[1]
                         net (fo=21, routed)          1.555    56.045    auto_checker/aluUnit/div/B[2]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    56.374 r  auto_checker/aluUnit/div/r1_i_363/O
                         net (fo=1, routed)           0.000    56.374    auto_checker/r/r1_i_366[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.924 r  auto_checker/r/r1_i_304/CO[3]
                         net (fo=1, routed)           0.000    56.924    auto_checker/r/r1_i_304_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  auto_checker/r/r1_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.038    auto_checker/r/r1_i_220_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.152 r  auto_checker/r/r1_i_136/CO[3]
                         net (fo=1, routed)           0.000    57.152    auto_checker/r/r1_i_136_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.266 r  auto_checker/r/r1_i_57/CO[3]
                         net (fo=1, routed)           0.000    57.266    auto_checker/r/r1_i_57_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.423 r  auto_checker/r/r1_i_15/CO[1]
                         net (fo=21, routed)          1.346    58.768    auto_checker/aluUnit/div/B[1]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    59.097 r  auto_checker/aluUnit/div/r1_i_366/O
                         net (fo=1, routed)           0.000    59.097    auto_checker/r/r1_i_225_0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.647 r  auto_checker/r/r1_i_309/CO[3]
                         net (fo=1, routed)           0.000    59.647    auto_checker/r/r1_i_309_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.761 r  auto_checker/r/r1_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.761    auto_checker/r/r1_i_225_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.875 r  auto_checker/r/r1_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.875    auto_checker/r/r1_i_141_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.989 r  auto_checker/r/r1_i_60/CO[3]
                         net (fo=1, routed)           0.000    59.989    auto_checker/r/r1_i_60_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.260 r  auto_checker/r/r1_i_16/CO[0]
                         net (fo=2, routed)           1.030    61.290    auto_checker/aluUnit/div/B[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    65.195 r  auto_checker/aluUnit/div/r1/P[0]
                         net (fo=1, routed)           1.019    66.214    auto_checker/r/r0_carry__2[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.124    66.338 r  auto_checker/r/r0_carry_i_4/O
                         net (fo=1, routed)           0.000    66.338    auto_checker/aluUnit/div/M_fsm_t_q[4]_i_259[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    66.851 r  auto_checker/aluUnit/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    66.851    auto_checker/aluUnit/div/r0_carry_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.968 r  auto_checker/aluUnit/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.968    auto_checker/aluUnit/div/r0_carry__0_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    67.283 r  auto_checker/aluUnit/div/r0_carry__1/O[3]
                         net (fo=1, routed)           0.295    67.578    auto_checker/r/r0[11]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.307    67.885 r  auto_checker/r/M_fsm_t_q[4]_i_200/O
                         net (fo=1, routed)           1.040    68.924    auto_checker/r/M_fsm_t_q[4]_i_200_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I2_O)        0.124    69.048 r  auto_checker/r/M_fsm_t_q[4]_i_92/O
                         net (fo=26, routed)          3.644    72.693    auto_checker/r/M_fsm_t_q[4]_i_92_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    72.817 r  auto_checker/r/M_fsm_t_q[1]_i_27/O
                         net (fo=1, routed)           0.000    72.817    auto_checker/r/M_fsm_t_q[1]_i_27_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    73.218 r  auto_checker/r/M_fsm_t_q_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.218    auto_checker/r/M_fsm_t_q_reg[1]_i_17_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.375 f  auto_checker/r/M_fsm_t_q_reg[1]_i_8/CO[1]
                         net (fo=3, routed)           1.365    74.740    auto_checker/r/M_fsm_t_d417_out
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.329    75.069 f  auto_checker/r/M_fsm_t_q[3]_i_9/O
                         net (fo=2, routed)           0.806    75.876    auto_checker/r/M_fsm_t_q[3]_i_9_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124    76.000 f  auto_checker/r/M_fsm_t_q[3]_i_4/O
                         net (fo=1, routed)           0.413    76.413    auto_checker/r/M_fsm_t_q[3]_i_4_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    76.537 r  auto_checker/r/M_fsm_t_q[3]_i_1/O
                         net (fo=1, routed)           0.000    76.537    auto_checker/M_fsm_t_d[3]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.352ns  (logic 30.865ns (43.258%)  route 40.487ns (56.742%))
  Logic Levels:           113  (CARRY4=85 DSP48E1=1 LUT1=1 LUT2=2 LUT3=16 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  auto_checker/r/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.314    auto_checker/r/out0_i_111_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.648 r  auto_checker/r/out0_i_154/O[1]
                         net (fo=7, routed)           0.611     9.259    auto_checker/r/out0_i_154_n_6
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.142 r  auto_checker/r/out0_i_117/O[2]
                         net (fo=45, routed)          2.130    12.272    auto_checker/r/outB1[11]
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.302    12.574 f  auto_checker/r/out0_i_35/O
                         net (fo=1, routed)           0.680    13.254    auto_checker/r/out0_i_35_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.378 f  auto_checker/r/out0_i_2/O
                         net (fo=43, routed)          2.614    15.992    auto_checker/r/M_r_outB[12]
    SLICE_X44Y19         LUT1 (Prop_lut1_I0_O)        0.124    16.116 r  auto_checker/r/r1_i_68/O
                         net (fo=1, routed)           0.000    16.116    auto_checker/r/r1_i_68_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.514 r  auto_checker/r/r1_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.514    auto_checker/r/r1_i_17_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.785 r  auto_checker/r/r1_i_1/CO[0]
                         net (fo=21, routed)          1.747    18.532    auto_checker/aluUnit/div/B[15]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.373    18.905 r  auto_checker/aluUnit/div/r1_i_324/O
                         net (fo=1, routed)           0.000    18.905    auto_checker/r/r1_i_326[0]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.438 r  auto_checker/r/r1_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.438    auto_checker/r/r1_i_239_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  auto_checker/r/r1_i_155/CO[3]
                         net (fo=1, routed)           0.000    19.555    auto_checker/r/r1_i_155_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  auto_checker/r/r1_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.672    auto_checker/r/r1_i_71_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  auto_checker/r/r1_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.789    auto_checker/r/r1_i_18_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.946 r  auto_checker/r/r1_i_2/CO[1]
                         net (fo=21, routed)          1.334    21.280    auto_checker/aluUnit/div/B[14]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    21.612 r  auto_checker/aluUnit/div/r1_i_327/O
                         net (fo=1, routed)           0.000    21.612    auto_checker/r/r1_i_329[0]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.162 r  auto_checker/r/r1_i_244/CO[3]
                         net (fo=1, routed)           0.000    22.162    auto_checker/r/r1_i_244_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.276 r  auto_checker/r/r1_i_160/CO[3]
                         net (fo=1, routed)           0.000    22.276    auto_checker/r/r1_i_160_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  auto_checker/r/r1_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.390    auto_checker/r/r1_i_76_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  auto_checker/r/r1_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.504    auto_checker/r/r1_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.661 r  auto_checker/r/r1_i_3/CO[1]
                         net (fo=21, routed)          1.687    24.348    auto_checker/aluUnit/div/B[13]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.677 r  auto_checker/aluUnit/div/r1_i_330/O
                         net (fo=1, routed)           0.000    24.677    auto_checker/r/r1_i_332[0]
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.210 r  auto_checker/r/r1_i_249/CO[3]
                         net (fo=1, routed)           0.000    25.210    auto_checker/r/r1_i_249_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.327 r  auto_checker/r/r1_i_165/CO[3]
                         net (fo=1, routed)           0.000    25.327    auto_checker/r/r1_i_165_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.444 r  auto_checker/r/r1_i_81/CO[3]
                         net (fo=1, routed)           0.000    25.444    auto_checker/r/r1_i_81_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.561 r  auto_checker/r/r1_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.561    auto_checker/r/r1_i_24_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.718 r  auto_checker/r/r1_i_4/CO[1]
                         net (fo=21, routed)          1.297    27.015    auto_checker/aluUnit/div/B[12]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.347 r  auto_checker/aluUnit/div/r1_i_333/O
                         net (fo=1, routed)           0.000    27.347    auto_checker/r/r1_i_335[0]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.897 r  auto_checker/r/r1_i_254/CO[3]
                         net (fo=1, routed)           0.000    27.897    auto_checker/r/r1_i_254_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  auto_checker/r/r1_i_170/CO[3]
                         net (fo=1, routed)           0.000    28.011    auto_checker/r/r1_i_170_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  auto_checker/r/r1_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.125    auto_checker/r/r1_i_86_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  auto_checker/r/r1_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.239    auto_checker/r/r1_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.396 r  auto_checker/r/r1_i_5/CO[1]
                         net (fo=21, routed)          1.519    29.915    auto_checker/aluUnit/div/B[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    30.244 r  auto_checker/aluUnit/div/r1_i_335/O
                         net (fo=1, routed)           0.000    30.244    auto_checker/r/r1_i_338[1]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.642 r  auto_checker/r/r1_i_259/CO[3]
                         net (fo=1, routed)           0.000    30.642    auto_checker/r/r1_i_259_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.756 r  auto_checker/r/r1_i_175/CO[3]
                         net (fo=1, routed)           0.000    30.756    auto_checker/r/r1_i_175_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.870 r  auto_checker/r/r1_i_91/CO[3]
                         net (fo=1, routed)           0.000    30.870    auto_checker/r/r1_i_91_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.984 r  auto_checker/r/r1_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.984    auto_checker/r/r1_i_30_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.141 r  auto_checker/r/r1_i_6/CO[1]
                         net (fo=21, routed)          1.577    32.718    auto_checker/aluUnit/div/B[10]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.329    33.047 r  auto_checker/aluUnit/div/r1_i_339/O
                         net (fo=1, routed)           0.000    33.047    auto_checker/r/r1_i_341[0]
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.597 r  auto_checker/r/r1_i_264/CO[3]
                         net (fo=1, routed)           0.000    33.597    auto_checker/r/r1_i_264_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  auto_checker/r/r1_i_180/CO[3]
                         net (fo=1, routed)           0.000    33.711    auto_checker/r/r1_i_180_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  auto_checker/r/r1_i_96/CO[3]
                         net (fo=1, routed)           0.000    33.825    auto_checker/r/r1_i_96_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  auto_checker/r/r1_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.939    auto_checker/r/r1_i_33_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.096 r  auto_checker/r/r1_i_7/CO[1]
                         net (fo=21, routed)          1.531    35.627    auto_checker/aluUnit/div/B[9]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    35.956 r  auto_checker/aluUnit/div/r1_i_340/O
                         net (fo=1, routed)           0.000    35.956    auto_checker/r/r1_i_344[2]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.357 r  auto_checker/r/r1_i_269/CO[3]
                         net (fo=1, routed)           0.000    36.357    auto_checker/r/r1_i_269_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.471 r  auto_checker/r/r1_i_185/CO[3]
                         net (fo=1, routed)           0.000    36.471    auto_checker/r/r1_i_185_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.585 r  auto_checker/r/r1_i_101/CO[3]
                         net (fo=1, routed)           0.000    36.585    auto_checker/r/r1_i_101_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.699 r  auto_checker/r/r1_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.699    auto_checker/r/r1_i_36_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.856 r  auto_checker/r/r1_i_8/CO[1]
                         net (fo=21, routed)          1.383    38.238    auto_checker/aluUnit/div/B[8]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    38.567 r  auto_checker/aluUnit/div/r1_i_345/O
                         net (fo=1, routed)           0.000    38.567    auto_checker/r/r1_i_347[0]
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.100 r  auto_checker/r/r1_i_274/CO[3]
                         net (fo=1, routed)           0.000    39.100    auto_checker/r/r1_i_274_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.217 r  auto_checker/r/r1_i_190/CO[3]
                         net (fo=1, routed)           0.000    39.217    auto_checker/r/r1_i_190_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.334 r  auto_checker/r/r1_i_106/CO[3]
                         net (fo=1, routed)           0.000    39.334    auto_checker/r/r1_i_106_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.451 r  auto_checker/r/r1_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.451    auto_checker/r/r1_i_39_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.608 r  auto_checker/r/r1_i_9/CO[1]
                         net (fo=21, routed)          1.891    41.499    auto_checker/aluUnit/div/B[7]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.831 r  auto_checker/aluUnit/div/r1_i_348/O
                         net (fo=1, routed)           0.000    41.831    auto_checker/r/r1_i_350[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.381 r  auto_checker/r/r1_i_279/CO[3]
                         net (fo=1, routed)           0.000    42.381    auto_checker/r/r1_i_279_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.495 r  auto_checker/r/r1_i_195/CO[3]
                         net (fo=1, routed)           0.000    42.495    auto_checker/r/r1_i_195_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.609 r  auto_checker/r/r1_i_111/CO[3]
                         net (fo=1, routed)           0.000    42.609    auto_checker/r/r1_i_111_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.723 r  auto_checker/r/r1_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.723    auto_checker/r/r1_i_42_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.880 r  auto_checker/r/r1_i_10/CO[1]
                         net (fo=21, routed)          1.689    44.569    auto_checker/aluUnit/div/B[6]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    44.898 r  auto_checker/aluUnit/div/r1_i_351/O
                         net (fo=1, routed)           0.000    44.898    auto_checker/r/r1_i_353[0]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.431 r  auto_checker/r/r1_i_284/CO[3]
                         net (fo=1, routed)           0.000    45.431    auto_checker/r/r1_i_284_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.548 r  auto_checker/r/r1_i_200/CO[3]
                         net (fo=1, routed)           0.000    45.548    auto_checker/r/r1_i_200_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.665 r  auto_checker/r/r1_i_116/CO[3]
                         net (fo=1, routed)           0.000    45.665    auto_checker/r/r1_i_116_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.782 r  auto_checker/r/r1_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.782    auto_checker/r/r1_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.939 r  auto_checker/r/r1_i_11/CO[1]
                         net (fo=21, routed)          1.694    47.633    auto_checker/aluUnit/div/B[5]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.332    47.965 r  auto_checker/aluUnit/div/r1_i_352/O
                         net (fo=1, routed)           0.000    47.965    auto_checker/r/r1_i_356[2]
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.341 r  auto_checker/r/r1_i_289/CO[3]
                         net (fo=1, routed)           0.000    48.341    auto_checker/r/r1_i_289_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  auto_checker/r/r1_i_205/CO[3]
                         net (fo=1, routed)           0.000    48.458    auto_checker/r/r1_i_205_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.575 r  auto_checker/r/r1_i_121/CO[3]
                         net (fo=1, routed)           0.000    48.575    auto_checker/r/r1_i_121_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.692 r  auto_checker/r/r1_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.692    auto_checker/r/r1_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.849 r  auto_checker/r/r1_i_12/CO[1]
                         net (fo=21, routed)          1.524    50.373    auto_checker/aluUnit/div/B[4]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.332    50.705 r  auto_checker/aluUnit/div/r1_i_357/O
                         net (fo=1, routed)           0.000    50.705    auto_checker/r/r1_i_359[0]
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.255 r  auto_checker/r/r1_i_294/CO[3]
                         net (fo=1, routed)           0.000    51.255    auto_checker/r/r1_i_294_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.369 r  auto_checker/r/r1_i_210/CO[3]
                         net (fo=1, routed)           0.000    51.369    auto_checker/r/r1_i_210_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.483 r  auto_checker/r/r1_i_126/CO[3]
                         net (fo=1, routed)           0.000    51.483    auto_checker/r/r1_i_126_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.597 r  auto_checker/r/r1_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.597    auto_checker/r/r1_i_51_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.754 r  auto_checker/r/r1_i_13/CO[1]
                         net (fo=21, routed)          1.358    53.112    auto_checker/aluUnit/div/B[3]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.329    53.441 r  auto_checker/aluUnit/div/r1_i_360/O
                         net (fo=1, routed)           0.000    53.441    auto_checker/r/r1_i_362[0]
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.991 r  auto_checker/r/r1_i_299/CO[3]
                         net (fo=1, routed)           0.000    53.991    auto_checker/r/r1_i_299_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.105 r  auto_checker/r/r1_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.105    auto_checker/r/r1_i_215_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.219 r  auto_checker/r/r1_i_131/CO[3]
                         net (fo=1, routed)           0.000    54.219    auto_checker/r/r1_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.333 r  auto_checker/r/r1_i_54/CO[3]
                         net (fo=1, routed)           0.000    54.333    auto_checker/r/r1_i_54_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.490 r  auto_checker/r/r1_i_14/CO[1]
                         net (fo=21, routed)          1.555    56.045    auto_checker/aluUnit/div/B[2]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    56.374 r  auto_checker/aluUnit/div/r1_i_363/O
                         net (fo=1, routed)           0.000    56.374    auto_checker/r/r1_i_366[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.924 r  auto_checker/r/r1_i_304/CO[3]
                         net (fo=1, routed)           0.000    56.924    auto_checker/r/r1_i_304_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.038 r  auto_checker/r/r1_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.038    auto_checker/r/r1_i_220_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.152 r  auto_checker/r/r1_i_136/CO[3]
                         net (fo=1, routed)           0.000    57.152    auto_checker/r/r1_i_136_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.266 r  auto_checker/r/r1_i_57/CO[3]
                         net (fo=1, routed)           0.000    57.266    auto_checker/r/r1_i_57_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.423 r  auto_checker/r/r1_i_15/CO[1]
                         net (fo=21, routed)          1.346    58.768    auto_checker/aluUnit/div/B[1]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.329    59.097 r  auto_checker/aluUnit/div/r1_i_366/O
                         net (fo=1, routed)           0.000    59.097    auto_checker/r/r1_i_225_0[1]
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.647 r  auto_checker/r/r1_i_309/CO[3]
                         net (fo=1, routed)           0.000    59.647    auto_checker/r/r1_i_309_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.761 r  auto_checker/r/r1_i_225/CO[3]
                         net (fo=1, routed)           0.000    59.761    auto_checker/r/r1_i_225_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.875 r  auto_checker/r/r1_i_141/CO[3]
                         net (fo=1, routed)           0.000    59.875    auto_checker/r/r1_i_141_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.989 r  auto_checker/r/r1_i_60/CO[3]
                         net (fo=1, routed)           0.000    59.989    auto_checker/r/r1_i_60_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.260 r  auto_checker/r/r1_i_16/CO[0]
                         net (fo=2, routed)           1.030    61.290    auto_checker/aluUnit/div/B[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    65.195 r  auto_checker/aluUnit/div/r1/P[0]
                         net (fo=1, routed)           1.019    66.214    auto_checker/r/r0_carry__2[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.124    66.338 r  auto_checker/r/r0_carry_i_4/O
                         net (fo=1, routed)           0.000    66.338    auto_checker/aluUnit/div/M_fsm_t_q[4]_i_259[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    66.851 r  auto_checker/aluUnit/div/r0_carry/CO[3]
                         net (fo=1, routed)           0.000    66.851    auto_checker/aluUnit/div/r0_carry_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.968 r  auto_checker/aluUnit/div/r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.968    auto_checker/aluUnit/div/r0_carry__0_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.085 r  auto_checker/aluUnit/div/r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    67.085    auto_checker/aluUnit/div/r0_carry__1_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.324 r  auto_checker/aluUnit/div/r0_carry__2/O[2]
                         net (fo=1, routed)           0.496    67.820    auto_checker/r/r0[14]
    SLICE_X57Y13         LUT2 (Prop_lut2_I1_O)        0.301    68.121 f  auto_checker/r/M_fsm_t_q[4]_i_271/O
                         net (fo=1, routed)           0.636    68.757    auto_checker/r/M_fsm_t_q[4]_i_271_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124    68.881 r  auto_checker/r/M_fsm_t_q[4]_i_128/O
                         net (fo=1, routed)           1.386    70.267    auto_checker/r/M_fsm_t_q[4]_i_128_n_0
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124    70.391 r  auto_checker/r/M_fsm_t_q[4]_i_48/O
                         net (fo=26, routed)          2.580    72.972    auto_checker/r/M_fsm_t_q[4]_i_48_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124    73.096 r  auto_checker/r/M_fsm_t_q[3]_i_40/O
                         net (fo=1, routed)           0.000    73.096    auto_checker/r/M_fsm_t_q[3]_i_40_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    73.554 r  auto_checker/r/M_fsm_t_q_reg[3]_i_20/CO[1]
                         net (fo=3, routed)           0.999    74.552    auto_checker/r/M_fsm_t_d47_out
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.358    74.910 f  auto_checker/r/M_fsm_t_q[0]_i_8/O
                         net (fo=1, routed)           0.531    75.441    auto_checker/r/M_fsm_t_q[0]_i_8_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.326    75.767 f  auto_checker/r/M_fsm_t_q[0]_i_2/O
                         net (fo=1, routed)           0.602    76.369    auto_checker/r/M_fsm_t_q[0]_i_2_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.124    76.493 r  auto_checker/r/M_fsm_t_q[0]_i_1/O
                         net (fo=1, routed)           0.000    76.493    auto_checker/M_fsm_t_d[0]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.876ns  (logic 6.515ns (31.207%)  route 14.361ns (68.793%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.314 r  auto_checker/r/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000     8.314    auto_checker/r/out0_i_111_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.536 r  auto_checker/r/out0_i_154/O[0]
                         net (fo=9, routed)           1.398     9.933    auto_checker/r/out0_i_154_n_7
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    10.872 r  auto_checker/r/i__carry_i_11/O[3]
                         net (fo=24, routed)          1.077    11.949    auto_checker/r/i__carry_i_11_n_4
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.306    12.255 r  auto_checker/r/i__carry_i_7/O
                         net (fo=1, routed)           0.674    12.929    auto_checker/r/i__carry_i_7_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    13.053 r  auto_checker/r/i__carry_i_1/O
                         net (fo=47, routed)          4.113    17.166    auto_checker/r/M_register_address_q_reg[0][0]
    SLICE_X52Y16         LUT6 (Prop_lut6_I4_O)        0.124    17.290 r  auto_checker/r/io_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.849    18.139    auto_checker/r/io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.263 r  auto_checker/r/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.209    22.472    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.017 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.017    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.528ns  (logic 6.079ns (29.611%)  route 14.449ns (70.389%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.991 f  auto_checker/r/out0_i_111/O[1]
                         net (fo=12, routed)          1.750     9.741    auto_checker/r/out0_i_111_n_6
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.303    10.044 r  auto_checker/r/out0_i_142/O
                         net (fo=1, routed)           0.000    10.044    auto_checker/r/out0_i_142_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  auto_checker/r/out0_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.445    auto_checker/r/out0_i_61_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.779 r  auto_checker/r/out0_i_148/O[1]
                         net (fo=50, routed)          2.542    13.321    auto_checker/r/outA1[8]
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.303    13.624 r  auto_checker/r/out0_i_74/O
                         net (fo=1, routed)           0.665    14.289    auto_checker/r/out0_i_74_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I3_O)        0.124    14.413 r  auto_checker/r/out0_i_18/O
                         net (fo=21, routed)          2.406    16.819    auto_checker/r/M_r_outA[10]
    SLICE_X52Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.943 r  auto_checker/r/io_led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.105    18.048    auto_checker/r/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.172 r  auto_checker/r/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.938    22.111    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    25.669 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    25.669    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.383ns  (logic 6.050ns (29.683%)  route 14.333ns (70.317%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.991 f  auto_checker/r/out0_i_111/O[1]
                         net (fo=12, routed)          1.750     9.741    auto_checker/r/out0_i_111_n_6
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.303    10.044 r  auto_checker/r/out0_i_142/O
                         net (fo=1, routed)           0.000    10.044    auto_checker/r/out0_i_142_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  auto_checker/r/out0_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.445    auto_checker/r/out0_i_61_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.758 f  auto_checker/r/out0_i_148/O[3]
                         net (fo=51, routed)          1.944    12.702    auto_checker/r/outA1[10]
    SLICE_X37Y7          LUT6 (Prop_lut6_I5_O)        0.306    13.008 r  auto_checker/r/out0_i_90/O
                         net (fo=1, routed)           0.505    13.513    auto_checker/r/out0_i_90_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.637 r  auto_checker/r/out0_i_23/O
                         net (fo=17, routed)          2.769    16.406    auto_checker/r/M_r_outA[5]
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.530 f  auto_checker/r/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.022    17.552    auto_checker/r/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I2_O)        0.124    17.676 r  auto_checker/r/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.300    21.976    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    25.524 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.524    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.222ns  (logic 6.051ns (29.925%)  route 14.171ns (70.075%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.991 f  auto_checker/r/out0_i_111/O[1]
                         net (fo=12, routed)          1.750     9.741    auto_checker/r/out0_i_111_n_6
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.303    10.044 r  auto_checker/r/out0_i_142/O
                         net (fo=1, routed)           0.000    10.044    auto_checker/r/out0_i_142_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.445 r  auto_checker/r/out0_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.445    auto_checker/r/out0_i_61_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.758 r  auto_checker/r/out0_i_148/O[3]
                         net (fo=51, routed)          2.119    12.877    auto_checker/r/outA1[10]
    SLICE_X42Y8          LUT6 (Prop_lut6_I1_O)        0.306    13.183 r  auto_checker/r/out0_i_98/O
                         net (fo=1, routed)           0.416    13.600    auto_checker/r/out0_i_98_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.724 r  auto_checker/r/out0_i_25/O
                         net (fo=19, routed)          2.785    16.508    auto_checker/r/M_r_outA[3]
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.632 r  auto_checker/r/io_led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.874    17.506    auto_checker/r/io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.630 r  auto_checker/r/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.184    21.814    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    25.363 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.363    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.216ns  (logic 5.539ns (27.398%)  route 14.677ns (72.602%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.557     5.141    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          2.042     7.640    auto_checker/r/out0_i_154_0[0]
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.764 r  auto_checker/r/out0_i_152/O
                         net (fo=1, routed)           0.000     7.764    auto_checker/r/out0_i_152_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.991 f  auto_checker/r/out0_i_111/O[1]
                         net (fo=12, routed)          1.750     9.741    auto_checker/r/out0_i_111_n_6
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.303    10.044 r  auto_checker/r/out0_i_142/O
                         net (fo=1, routed)           0.000    10.044    auto_checker/r/out0_i_142_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.292 f  auto_checker/r/out0_i_61/O[3]
                         net (fo=51, routed)          2.755    13.047    auto_checker/r/outA1[6]
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.306    13.353 r  auto_checker/r/out0_i_64/O
                         net (fo=1, routed)           0.452    13.805    auto_checker/r/out0_i_64_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.929 r  auto_checker/r/out0_i_16/O
                         net (fo=35, routed)          1.981    15.910    auto_checker/r/M_r_outA[11]
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.034 r  auto_checker/r/io_led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.511    17.546    auto_checker/r/io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.124    17.670 r  auto_checker/r/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.185    21.855    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    25.358 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    25.358    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.141ns (33.817%)  route 0.276ns (66.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.499    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=126, routed)         0.276     1.916    auto_checker/M_ctr_q_reg[0][0]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.141ns (33.817%)  route 0.276ns (66.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.499    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=126, routed)         0.276     1.916    auto_checker/M_ctr_q_reg[0][0]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.141ns (32.009%)  route 0.300ns (67.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.499    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=126, routed)         0.300     1.939    auto_checker/M_ctr_q_reg[0][0]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.141ns (32.009%)  route 0.300ns (67.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.499    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=126, routed)         0.300     1.939    auto_checker/M_ctr_q_reg[0][0]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.141ns (32.009%)  route 0.300ns (67.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.555     1.499    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y25         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=126, routed)         0.300     1.939    auto_checker/M_ctr_q_reg[0][0]
    SLICE_X50Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 0.321ns (14.329%)  route 1.919ns (85.671%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.501    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          0.985     2.627    auto_checker/r/out0_i_154_0[0]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.672 r  auto_checker/r/M_fsm_t_q[2]_i_18/O
                         net (fo=1, routed)           0.099     2.770    auto_checker/r/M_fsm_t_q[2]_i_18_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.815 f  auto_checker/r/M_fsm_t_q[2]_i_13/O
                         net (fo=27, routed)          0.726     3.541    auto_checker/r/M_fsm_t_q[2]_i_13_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.045     3.586 r  auto_checker/r/M_fsm_t_q[0]_i_6/O
                         net (fo=1, routed)           0.110     3.696    auto_checker/r/M_fsm_t_q[0]_i_6_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.045     3.741 r  auto_checker/r/M_fsm_t_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.741    auto_checker/M_fsm_t_d[0]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 0.366ns (15.805%)  route 1.950ns (84.195%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.501    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          0.985     2.627    auto_checker/r/out0_i_154_0[0]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.672 r  auto_checker/r/M_fsm_t_q[2]_i_18/O
                         net (fo=1, routed)           0.099     2.770    auto_checker/r/M_fsm_t_q[2]_i_18_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.815 r  auto_checker/r/M_fsm_t_q[2]_i_13/O
                         net (fo=27, routed)          0.412     3.227    auto_checker/r/M_fsm_t_q[2]_i_13_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I4_O)        0.045     3.272 f  auto_checker/r/M_fsm_t_q[3]_i_10/O
                         net (fo=1, routed)           0.312     3.584    auto_checker/r/M_fsm_t_q[3]_i_10_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.045     3.629 f  auto_checker/r/M_fsm_t_q[3]_i_4/O
                         net (fo=1, routed)           0.142     3.771    auto_checker/r/M_fsm_t_q[3]_i_4_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.045     3.816 r  auto_checker/r/M_fsm_t_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.816    auto_checker/M_fsm_t_d[3]
    SLICE_X51Y25         FDRE                                         r  auto_checker/M_fsm_t_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_checker/M_register_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_checker/M_fsm_t_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 0.366ns (15.472%)  route 1.999ns (84.527%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.557     1.501    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  auto_checker/M_register_address_q_reg[0]/Q
                         net (fo=65, routed)          0.985     2.627    auto_checker/r/out0_i_154_0[0]
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.672 r  auto_checker/r/M_fsm_t_q[2]_i_18/O
                         net (fo=1, routed)           0.099     2.770    auto_checker/r/M_fsm_t_q[2]_i_18_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.815 f  auto_checker/r/M_fsm_t_q[2]_i_13/O
                         net (fo=27, routed)          0.430     3.245    auto_checker/r/M_fsm_t_q[2]_i_13_n_0
    SLICE_X45Y27         LUT2 (Prop_lut2_I1_O)        0.045     3.290 f  auto_checker/r/M_fsm_t_q[3]_i_5/O
                         net (fo=3, routed)           0.286     3.575    auto_checker/r/M_fsm_t_q[3]_i_5_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I4_O)        0.045     3.620 r  auto_checker/r/M_fsm_t_q[1]_i_3/O
                         net (fo=1, routed)           0.201     3.821    auto_checker/r/M_fsm_t_q[1]_i_3_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I1_O)        0.045     3.866 r  auto_checker/r/M_fsm_t_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.866    auto_checker/M_fsm_t_d[1]
    SLICE_X50Y26         FDRE                                         r  auto_checker/M_fsm_t_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 checker/M_register_zvn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.490ns (62.754%)  route 0.885ns (37.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.592     1.536    checker/clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  checker/M_register_zvn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  checker/M_register_zvn_q_reg[1]/Q
                         net (fo=2, routed)           0.299     1.998    checker/M_register_zvn_q[1]
    SLICE_X62Y42         LUT2 (Prop_lut2_I0_O)        0.042     2.040 r  checker/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.586     2.626    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.284     3.911 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.911    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 checker/M_store_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.388ns (57.797%)  route 1.013ns (42.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.566     1.510    checker/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  checker/M_store_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  checker/M_store_q_reg[15]/Q
                         net (fo=1, routed)           0.333     1.983    auto_checker/r/io_led[15][15]
    SLICE_X52Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  auto_checker/r/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.681     2.709    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.911 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.911    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/test_alu/div/r1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.202ns  (logic 1.614ns (17.537%)  route 7.588ns (82.463%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.972     7.436    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.150     7.586 r  checker/test_alu/mul/M_register_a_q[6]_i_1/O
                         net (fo=5, routed)           1.616     9.202    checker/test_alu/div/r1_0[6]
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.541     4.945    checker/test_alu/div/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/CLK

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/M_register_a_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.193ns  (logic 1.588ns (17.271%)  route 7.605ns (82.729%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.853     7.317    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.441 r  checker/test_alu/mul/M_register_a_q[13]_i_1/O
                         net (fo=5, routed)           1.752     9.193    checker/M_checker_io_dip[13]
    SLICE_X54Y2          FDRE                                         r  checker/M_register_a_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.453     4.858    checker/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  checker/M_register_a_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/M_register_b_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.103ns  (logic 1.588ns (17.441%)  route 7.515ns (82.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.853     7.317    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.441 r  checker/test_alu/mul/M_register_a_q[13]_i_1/O
                         net (fo=5, routed)           1.662     9.103    checker/M_checker_io_dip[13]
    SLICE_X55Y3          FDRE                                         r  checker/M_register_b_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.452     4.857    checker/clk_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  checker/M_register_b_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/test_alu/mul/out0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.044ns  (logic 1.614ns (17.843%)  route 7.430ns (82.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.972     7.436    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.150     7.586 r  checker/test_alu/mul/M_register_a_q[6]_i_1/O
                         net (fo=5, routed)           1.458     9.044    checker/test_alu/mul/io_dip[15][6]
    DSP48_X1Y15          DSP48E1                                      r  checker/test_alu/mul/out0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.539     4.943    checker/test_alu/mul/clk_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  checker/test_alu/mul/out0/CLK

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/test_alu/div/r1/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.920ns  (logic 1.588ns (17.799%)  route 7.332ns (82.201%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.972     7.436    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.560 r  checker/test_alu/mul/M_register_a_q[15]_i_2/O
                         net (fo=5, routed)           1.360     8.920    checker/test_alu/div/r1_0[15]
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.541     4.945    checker/test_alu/div/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/CLK

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/M_register_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.916ns  (logic 1.588ns (17.808%)  route 7.328ns (82.192%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.972     7.436    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.560 r  checker/test_alu/mul/M_register_a_q[15]_i_2/O
                         net (fo=5, routed)           1.356     8.916    checker/M_checker_io_dip[15]
    SLICE_X55Y0          FDRE                                         r  checker/M_register_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.453     4.858    checker/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  checker/M_register_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/test_alu/div/r1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.910ns  (logic 1.616ns (18.133%)  route 7.295ns (81.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.853     7.317    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.152     7.469 r  checker/test_alu/mul/M_register_a_q[14]_i_1/O
                         net (fo=5, routed)           1.442     8.910    checker/test_alu/div/r1_0[14]
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.541     4.945    checker/test_alu/div/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/CLK

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/test_alu/mul/out0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.854ns  (logic 1.614ns (18.225%)  route 7.240ns (81.775%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.972     7.436    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X56Y20         LUT2 (Prop_lut2_I1_O)        0.150     7.586 r  checker/test_alu/mul/M_register_a_q[6]_i_1/O
                         net (fo=5, routed)           1.268     8.854    checker/test_alu/mul/io_dip[15][6]
    DSP48_X1Y15          DSP48E1                                      r  checker/test_alu/mul/out0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.539     4.943    checker/test_alu/mul/clk_IBUF_BUFG
    DSP48_X1Y15          DSP48E1                                      r  checker/test_alu/mul/out0/CLK

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/test_alu/div/r1/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.848ns  (logic 1.588ns (17.945%)  route 7.260ns (82.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          5.853     7.317    checker/test_alu/mul/io_dip_IBUF[16]
    SLICE_X53Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.441 r  checker/test_alu/mul/M_register_a_q[13]_i_1/O
                         net (fo=5, routed)           1.407     8.848    checker/test_alu/div/r1_0[13]
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.541     4.945    checker/test_alu/div/clk_IBUF_BUFG
    DSP48_X1Y16          DSP48E1                                      r  checker/test_alu/div/r1/CLK

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            checker/M_store_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.798ns  (logic 2.190ns (24.888%)  route 6.608ns (75.112%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=84, routed)          2.443     3.906    checker/io_dip_IBUF[16]
    SLICE_X61Y38         LUT5 (Prop_lut5_I1_O)        0.152     4.058 r  checker/M_store_q[15]_i_25/O
                         net (fo=6, routed)           0.997     5.056    checker/M_store_q[15]_i_25_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     5.382 r  checker/M_store_q[10]_i_11/O
                         net (fo=4, routed)           1.819     7.201    checker/test_alu/mul/M_store_q_reg[8]
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.325 r  checker/test_alu/mul/M_store_q[7]_i_7/O
                         net (fo=1, routed)           1.349     8.674    checker/test_alu/div/M_store_q_reg[7]_3
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.798 r  checker/test_alu/div/M_store_q[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.798    checker/M_store_d0_in[7]
    SLICE_X51Y41         FDRE                                         r  checker/M_store_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.451     4.856    checker/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  checker/M_store_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.185ns (28.673%)  route 0.460ns (71.327%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.460     0.601    auto_checker/M_fsm_t_q[3]
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.044     0.645 r  auto_checker/g0_b1/O
                         net (fo=1, routed)           0.000     0.645    auto_checker/g0_b1_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[1]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.783%)  route 0.460ns (71.217%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.460     0.601    auto_checker/M_fsm_t_q[3]
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.045     0.646 r  auto_checker/g0_b0/O
                         net (fo=1, routed)           0.000     0.646    auto_checker/g0_b0_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.184ns (28.399%)  route 0.464ns (71.601%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.464     0.605    auto_checker/M_fsm_t_q[3]
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.043     0.648 r  auto_checker/g0_b3/O
                         net (fo=1, routed)           0.000     0.648    auto_checker/g0_b3_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[3]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.620%)  route 0.464ns (71.380%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.464     0.605    auto_checker/M_fsm_t_q[3]
    SLICE_X48Y20         LUT5 (Prop_lut5_I3_O)        0.045     0.650 r  auto_checker/g0_b2/O
                         net (fo=1, routed)           0.000     0.650    auto_checker/g0_b2_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[2]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.189ns (28.020%)  route 0.486ns (71.980%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.048     0.502 r  auto_checker/M_register_address_q[4]_i_1/O
                         net (fo=5, routed)           0.173     0.675    auto_checker/M_register_address_q[4]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[0]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.189ns (28.020%)  route 0.486ns (71.980%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.048     0.502 r  auto_checker/M_register_address_q[4]_i_1/O
                         net (fo=5, routed)           0.173     0.675    auto_checker/M_register_address_q[4]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[1]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.189ns (28.020%)  route 0.486ns (71.980%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.048     0.502 r  auto_checker/M_register_address_q[4]_i_1/O
                         net (fo=5, routed)           0.173     0.675    auto_checker/M_register_address_q[4]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[2]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_register_address_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.189ns (28.020%)  route 0.486ns (71.980%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.313     0.454    auto_checker/M_fsm_t_q[3]
    SLICE_X49Y23         LUT5 (Prop_lut5_I3_O)        0.048     0.502 r  auto_checker/M_register_address_q[4]_i_1/O
                         net (fo=5, routed)           0.173     0.675    auto_checker/M_register_address_q[4]_i_1_n_0
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.825     2.015    auto_checker/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  auto_checker/M_register_address_q_reg[3]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_reg_index_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.971%)  route 0.530ns (74.029%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.530     0.671    auto_checker/M_fsm_t_q[3]
    SLICE_X51Y18         LUT5 (Prop_lut5_I3_O)        0.045     0.716 r  auto_checker/M_reg_index_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.716    auto_checker/M_reg_index_d[2]
    SLICE_X51Y18         FDRE                                         r  auto_checker/M_reg_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     2.018    auto_checker/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  auto_checker/M_reg_index_q_reg[2]/C

Slack:                    inf
  Source:                 auto_checker/M_fsm_t_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            auto_checker/M_reg_index_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.971%)  route 0.530ns (74.029%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE                         0.000     0.000 r  auto_checker/M_fsm_t_q_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  auto_checker/M_fsm_t_q_reg[3]/Q
                         net (fo=44, routed)          0.530     0.671    auto_checker/M_fsm_t_q[3]
    SLICE_X51Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.716 r  auto_checker/M_reg_index_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.716    auto_checker/M_reg_index_d[3]
    SLICE_X51Y18         FDRE                                         r  auto_checker/M_reg_index_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.828     2.018    auto_checker/clk_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  auto_checker/M_reg_index_q_reg[3]/C





