{
  "sha": "cceb53b8849bc76f522931890b585b41e6662fa5",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6Y2NlYjUzYjg4NDliYzc2ZjUyMjkzMTg5MGI1ODViNDFlNjY2MmZhNQ==",
  "commit": {
    "author": {
      "name": "Matthew Malcomson",
      "email": "matthew.malcomson@arm.com",
      "date": "2020-02-26T14:23:11Z"
    },
    "committer": {
      "name": "Matthew Malcomson",
      "email": "matthew.malcomson@arm.com",
      "date": "2020-02-26T14:23:11Z"
    },
    "message": "[binutils][arm] Arm CDE CX*A instructions allow condition code\n\nThe implementation of the Arm CDE CX*A instructions doesn't allow a\ncondition code on the instructions but does allow the instruction in an\nITBlock.\n\nThe specification has been recently updated, though this is yet to be\npublished.\n\nThe instructions now should allow a suffix, and should behave in the\nstandard way around ITBlocks.\n\nThis patch removes the custom pred_instruction_type and handling for\nthese instructions, and uses the standard INSIDE_IT_INSN predication\ntype to describe the new instructions.\n\ngas/ChangeLog:\n\n2020-02-26  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* config/tc-arm.c (enum pred_instruction_type): Remove\n\tNEUTRAL_IT_NO_VPT_INSN predication type.\n\t(cxn_handle_predication): Modify to require condition suffixes.\n\t(handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.\n\t* testsuite/gas/arm/cde-scalar.s: Update test.\n\t* testsuite/gas/arm/cde-warnings.l: Update test.\n\t* testsuite/gas/arm/cde-warnings.s: Update test.",
    "tree": {
      "sha": "d6f149710222d87aeaf72620518fd2f44cf9e5ff",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d6f149710222d87aeaf72620518fd2f44cf9e5ff"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/cceb53b8849bc76f522931890b585b41e6662fa5",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/cceb53b8849bc76f522931890b585b41e6662fa5",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/cceb53b8849bc76f522931890b585b41e6662fa5",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/cceb53b8849bc76f522931890b585b41e6662fa5/comments",
  "author": {
    "login": "mmalcomson",
    "id": 57484298,
    "node_id": "MDQ6VXNlcjU3NDg0Mjk4",
    "avatar_url": "https://avatars.githubusercontent.com/u/57484298?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/mmalcomson",
    "html_url": "https://github.com/mmalcomson",
    "followers_url": "https://api.github.com/users/mmalcomson/followers",
    "following_url": "https://api.github.com/users/mmalcomson/following{/other_user}",
    "gists_url": "https://api.github.com/users/mmalcomson/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/mmalcomson/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/mmalcomson/subscriptions",
    "organizations_url": "https://api.github.com/users/mmalcomson/orgs",
    "repos_url": "https://api.github.com/users/mmalcomson/repos",
    "events_url": "https://api.github.com/users/mmalcomson/events{/privacy}",
    "received_events_url": "https://api.github.com/users/mmalcomson/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "mmalcomson",
    "id": 57484298,
    "node_id": "MDQ6VXNlcjU3NDg0Mjk4",
    "avatar_url": "https://avatars.githubusercontent.com/u/57484298?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/mmalcomson",
    "html_url": "https://github.com/mmalcomson",
    "followers_url": "https://api.github.com/users/mmalcomson/followers",
    "following_url": "https://api.github.com/users/mmalcomson/following{/other_user}",
    "gists_url": "https://api.github.com/users/mmalcomson/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/mmalcomson/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/mmalcomson/subscriptions",
    "organizations_url": "https://api.github.com/users/mmalcomson/orgs",
    "repos_url": "https://api.github.com/users/mmalcomson/repos",
    "events_url": "https://api.github.com/users/mmalcomson/events{/privacy}",
    "received_events_url": "https://api.github.com/users/mmalcomson/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "0dce428051fd2cf07f9d38e9efe2dbb5d8f7fbef",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/0dce428051fd2cf07f9d38e9efe2dbb5d8f7fbef",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/0dce428051fd2cf07f9d38e9efe2dbb5d8f7fbef"
    }
  ],
  "stats": {
    "total": 96,
    "additions": 50,
    "deletions": 46
  },
  "files": [
    {
      "sha": "601fb5082d398999d7e3c294c8fe37a6214adc29",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/cceb53b8849bc76f522931890b585b41e6662fa5/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/cceb53b8849bc76f522931890b585b41e6662fa5/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=cceb53b8849bc76f522931890b585b41e6662fa5",
      "patch": "@@ -1,3 +1,13 @@\n+2020-02-26  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* config/tc-arm.c (enum pred_instruction_type): Remove\n+\tNEUTRAL_IT_NO_VPT_INSN predication type.\n+\t(cxn_handle_predication): Modify to require condition suffixes.\n+\t(handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.\n+\t* testsuite/gas/arm/cde-scalar.s: Update test.\n+\t* testsuite/gas/arm/cde-warnings.l: Update test.\n+\t* testsuite/gas/arm/cde-warnings.s: Update test.\n+\n 2020-02-26  Alan Modra  <amodra@gmail.com>\n \n \t* config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use"
    },
    {
      "sha": "59b1f6b3f539746fe7ba513ea26d6ed5b916d3dc",
      "filename": "gas/config/tc-arm.c",
      "status": "modified",
      "additions": 6,
      "deletions": 24,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/cceb53b8849bc76f522931890b585b41e6662fa5/gas/config/tc-arm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/cceb53b8849bc76f522931890b585b41e6662fa5/gas/config/tc-arm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-arm.c?ref=cceb53b8849bc76f522931890b585b41e6662fa5",
      "patch": "@@ -506,8 +506,6 @@ enum pred_instruction_type\n    MVE_OUTSIDE_PRED_INSN , /* Instruction to indicate a MVE instruction without\n \t\t\t      a predication code.  */\n    MVE_UNPREDICABLE_INSN,  /* MVE instruction that is non-predicable.  */\n-   NEUTRAL_IT_NO_VPT_INSN, /* Instruction that can be either inside or outside\n-\t\t\t      an IT block, but must not be in a VPT block.  */\n };\n \n /* The maximum number of operands we need.  */\n@@ -21674,15 +21672,13 @@ cde_handle_coproc (void)\n static void\n cxn_handle_predication (bfd_boolean is_accum)\n {\n-  /* This function essentially checks for a suffix, not whether the instruction\n-     is inside an IT block or not.\n-     The CX* instructions should never have a conditional suffix -- this is not\n-     mentioned in the syntax.  */\n-  if (conditional_insn ())\n+  if (is_accum && conditional_insn ())\n+    set_pred_insn_type (INSIDE_IT_INSN);\n+  else if (conditional_insn ())\n+  /* conditional_insn essentially checks for a suffix, not whether the\n+     instruction is inside an IT block or not.\n+     The non-accumulator versions should not have suffixes.  */\n     inst.error = BAD_SYNTAX;\n-  /* Here we ensure that if the current element  */\n-  else if (is_accum)\n-    set_pred_insn_type (NEUTRAL_IT_NO_VPT_INSN);\n   else\n     set_pred_insn_type (OUTSIDE_PRED_INSN);\n }\n@@ -22980,7 +22976,6 @@ handle_pred_state (void)\n \t    gas_assert (0);\n \tcase IF_INSIDE_IT_LAST_INSN:\n \tcase NEUTRAL_IT_INSN:\n-\tcase NEUTRAL_IT_NO_VPT_INSN:\n \t  break;\n \n \tcase VPT_INSN:\n@@ -23044,12 +23039,6 @@ handle_pred_state (void)\n \t    close_automatic_it_block ();\n \t  break;\n \n-\tcase NEUTRAL_IT_NO_VPT_INSN:\n-\t  if (now_pred.type == VECTOR_PRED)\n-\t    {\n-\t      inst.error = BAD_NO_VPT;\n-\t      break;\n-\t    }\n \t  /* Fallthrough.  */\n \tcase NEUTRAL_IT_INSN:\n \t  now_pred.block_length++;\n@@ -23234,13 +23223,6 @@ handle_pred_state (void)\n \t      }\n \t    break;\n \n-\t  case NEUTRAL_IT_NO_VPT_INSN:\n-\t    if (now_pred.type == VECTOR_PRED)\n-\t      {\n-\t\tinst.error = BAD_NO_VPT;\n-\t\tbreak;\n-\t      }\n-\t    /* Fallthrough.  */\n \t  case NEUTRAL_IT_INSN:\n \t    /* The BKPT instruction is unconditional even in a IT or VPT\n \t       block.  */"
    },
    {
      "sha": "43f6f726e517af8a773007769b9285c5d9d5a43e",
      "filename": "gas/testsuite/gas/arm/cde-scalar.s",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/cceb53b8849bc76f522931890b585b41e6662fa5/gas/testsuite/gas/arm/cde-scalar.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/cceb53b8849bc76f522931890b585b41e6662fa5/gas/testsuite/gas/arm/cde-scalar.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/cde-scalar.s?ref=cceb53b8849bc76f522931890b585b41e6662fa5",
      "patch": "@@ -37,7 +37,7 @@ cx1a p0, APSR_nzcv, #0\n cx1a p0, r9, #0\n \n it ne\n-cx1a p0, r0, #0\n+cx1ane p0, r0, #0\n \n # cx1d{a} encoding of following form:\n # 111a111000iiiiiidddd0pppi1iiiiii\n@@ -65,7 +65,7 @@ cx1da p7, r0, r1, #0\n cx1da p0, r10, r11, #0\n \n it ne\n-cx1da p0, r0, r1, #0\n+cx1dane p0, r0, r1, #0\n \n \n # cx2{a} Has arguments of the following form:\n@@ -100,7 +100,7 @@ cx2a p0, r0, APSR_nzcv, #0\n cx2a p0, r0, r9, #0\n \n it ne\n-cx2a p0, r0, r0, #0\n+cx2ane p0, r0, r0, #0\n \n # cx2d{a} encoding has following form:\n # 111a111001iinnnndddd0pppi1iiiiii\n@@ -168,7 +168,7 @@ cx3a p0, r0, r0, APSR_nzcv, #0\n cx3a p0, r0, r0, r9, #0\n \n it ne\n-cx3a p0, r0, r0, r0, #0\n+cx3ane p0, r0, r0, r0, #0\n \n # cx3d{a} encoding has following form:\n # 111a11101iiinnnnmmmm0pppi1iidddd"
    },
    {
      "sha": "5c698501d2abf45d6554ae59ea0e6b66b1f5e215",
      "filename": "gas/testsuite/gas/arm/cde-warnings.l",
      "status": "modified",
      "additions": 12,
      "deletions": 6,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/cceb53b8849bc76f522931890b585b41e6662fa5/gas/testsuite/gas/arm/cde-warnings.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/cceb53b8849bc76f522931890b585b41e6662fa5/gas/testsuite/gas/arm/cde-warnings.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/cde-warnings.l?ref=cceb53b8849bc76f522931890b585b41e6662fa5",
      "patch": "@@ -11,7 +11,8 @@\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx1a p0,r13,#0'\n [^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx1 p0,r0,#0'\n [^ :]+:[0-9]+: Error: syntax error -- `cx1ne p0,r0,#0'\n-[^ :]+:[0-9]+: Error: syntax error -- `cx1ane p0,r0,#0'\n+[^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx1a p0,r0,#0'\n+[^ :]+:[0-9]+: Error: incorrect condition in IT block -- `cx1aeq p0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx1 p1,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx1a p1,r0,#0'\n [^ :]+:[0-9]+: Error: constant expression required -- `cx1 p0,r0,r0,#0'\n@@ -35,8 +36,9 @@\n [^ :]+:[0-9]+: Error: Register must be an even register between r0-r10\\. -- `cx1d p0,r13,r14,#0'\n [^ :]+:[0-9]+: Error: Register must be an even register between r0-r10\\. -- `cx1da p0,r13,r14,#0'\n [^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx1d p0,r0,r1,#0'\n+[^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx1da p0,r0,r1,#0'\n [^ :]+:[0-9]+: Error: syntax error -- `cx1dne p0,r0,r1,#0'\n-[^ :]+:[0-9]+: Error: syntax error -- `cx1dane p0,r0,r1,#0'\n+[^ :]+:[0-9]+: Error: incorrect condition in IT block -- `cx1daeq p0,r0,r1,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx1d p1,r0,r1,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx1da p1,r0,r1,#0'\n [^ :]+:[0-9]+: Error: cx1d requires consecutive destination registers\\. -- `cx1d p0,r0,r2,#0'\n@@ -60,8 +62,9 @@\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx2 p0,r0,r13,#0'\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx2a p0,r0,r13,#0'\n [^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx2 p0,r0,r0,#0'\n+[^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx2a p0,r0,r0,#0'\n [^ :]+:[0-9]+: Error: syntax error -- `cx2ne p0,r0,r0,#0'\n-[^ :]+:[0-9]+: Error: syntax error -- `cx2ane p0,r0,r0,#0'\n+[^ :]+:[0-9]+: Error: incorrect condition in IT block -- `cx2aeq p0,r0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx2 p1,r0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx2a p1,r0,r0,#0'\n [^ :]+:[0-9]+: Error: constant expression required -- `cx2 p0,r0,r0,r0,#0'\n@@ -93,8 +96,9 @@\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx2d p0,r0,r1,r15,#0'\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx2da p0,r0,r1,r15,#0'\n [^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx2d p0,r0,r1,r0,#0'\n+[^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx2da p0,r0,r1,r0,#0'\n [^ :]+:[0-9]+: Error: syntax error -- `cx2dne p0,r0,r1,r0,#0'\n-[^ :]+:[0-9]+: Error: syntax error -- `cx2dane p0,r0,r1,r0,#0'\n+[^ :]+:[0-9]+: Error: incorrect condition in IT block -- `cx2daeq p0,r0,r1,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx2d p1,r0,r1,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx2da p1,r0,r1,r0,#0'\n [^ :]+:[0-9]+: Error: cx2d requires consecutive destination registers\\. -- `cx2d p0,r0,r2,r0,#0'\n@@ -122,8 +126,9 @@\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx3 p0,r0,r0,r13,#0'\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx3a p0,r0,r0,r13,#0'\n [^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx3 p0,r0,r0,r0,#0'\n+[^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx3a p0,r0,r0,r0,#0'\n [^ :]+:[0-9]+: Error: syntax error -- `cx3ne p0,r0,r0,r0,#0'\n-[^ :]+:[0-9]+: Error: syntax error -- `cx3ane p0,r0,r0,r0,#0'\n+[^ :]+:[0-9]+: Error: incorrect condition in IT block -- `cx3aeq p0,r0,r0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx3 p1,r0,r0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx3a p1,r0,r0,r0,#0'\n [^ :]+:[0-9]+: Error: constant expression required -- `cx3 p0,r0,r0,r0,r0,#0'\n@@ -163,8 +168,9 @@\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx3d p0,r0,r1,r0,r15,#0'\n [^ :]+:[0-9]+: Error: Register must be r0-r14 except r13, or APSR_nzcv\\. -- `cx3da p0,r0,r1,r0,r15,#0'\n [^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx3d p0,r0,r1,r0,r0,#0'\n+[^ :]+:[0-9]+: Error: instruction not allowed in IT block -- `cx3da p0,r0,r1,r0,r0,#0'\n [^ :]+:[0-9]+: Error: syntax error -- `cx3dne p0,r0,r1,r0,r0,#0'\n-[^ :]+:[0-9]+: Error: syntax error -- `cx3dane p0,r0,r1,r0,r0,#0'\n+[^ :]+:[0-9]+: Error: incorrect condition in IT block -- `cx3daeq p0,r0,r1,r0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx3d p1,r0,r1,r0,r0,#0'\n [^ :]+:[0-9]+: Error: coprocessor for insn is not enabled for cde -- `cx3da p1,r0,r1,r0,r0,#0'\n [^ :]+:[0-9]+: Error: cx3d requires consecutive destination registers\\. -- `cx3d p0,r0,r2,r0,r0,#0'"
    },
    {
      "sha": "d1d9840553a0e94fa114b94d8519a0ae76758e3e",
      "filename": "gas/testsuite/gas/arm/cde-warnings.s",
      "status": "modified",
      "additions": 18,
      "deletions": 12,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/cceb53b8849bc76f522931890b585b41e6662fa5/gas/testsuite/gas/arm/cde-warnings.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/cceb53b8849bc76f522931890b585b41e6662fa5/gas/testsuite/gas/arm/cde-warnings.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/cde-warnings.s?ref=cceb53b8849bc76f522931890b585b41e6662fa5",
      "patch": "@@ -23,10 +23,11 @@ cx1a p0, r16, #0\n cx1 p0, r13, #0\n cx1a p0, r13, #0\n \n-ittt ne\n+itttt ne\n cx1 p0, r0, #0\n cx1ne p0, r0, #0\n-cx1ane p0, r0, #0\n+cx1a p0, r0, #0\n+cx1aeq p0, r0, #0\n \n cx1 p1, r0, #0\n cx1a p1, r0, #0\n@@ -73,10 +74,11 @@ cx1da p0, r9, r10, #0\n cx1d p0, r13, r14, #0\n cx1da p0, r13, r14, #0\n \n-ittt ne\n+itttt ne\n cx1d p0, r0, r1, #0\n+cx1da p0, r0, r1, #0\n cx1dne p0, r0, r1, #0\n-cx1dane p0, r0, r1, #0\n+cx1daeq p0, r0, r1, #0\n \n cx1d p1, r0, r1, #0\n cx1da p1, r0, r1, #0\n@@ -122,10 +124,11 @@ cx2a p0, r13, r0, #0\n cx2 p0, r0, r13, #0\n cx2a p0, r0, r13, #0\n \n-ittt ne\n+itttt ne\n cx2 p0, r0, r0, #0\n+cx2a p0, r0, r0, #0\n cx2ne p0, r0, r0, #0\n-cx2ane p0, r0, r0, #0\n+cx2aeq p0, r0, r0, #0\n \n cx2 p1, r0, r0, #0\n cx2a p1, r0, r0, #0\n@@ -184,10 +187,11 @@ cx2da p0, r0, r1, r13, #0\n cx2d p0, r0, r1, r15, #0\n cx2da p0, r0, r1, r15, #0\n \n-ittt ne\n+itttt ne\n cx2d p0, r0, r1, r0, #0\n+cx2da p0, r0, r1, r0, #0\n cx2dne p0, r0, r1, r0, #0\n-cx2dane p0, r0, r1, r0, #0\n+cx2daeq p0, r0, r1, r0, #0\n \n cx2d p1, r0, r1, r0, #0\n cx2da p1, r0, r1, r0, #0\n@@ -240,10 +244,11 @@ cx3a p0, r0, r13, r0, #0\n cx3 p0, r0, r0, r13, #0\n cx3a p0, r0, r0, r13, #0\n \n-ittt ne\n+itttt ne\n cx3 p0, r0, r0, r0, #0\n+cx3a p0, r0, r0, r0, #0\n cx3ne p0, r0, r0, r0, #0\n-cx3ane p0, r0, r0, r0, #0\n+cx3aeq p0, r0, r0, r0, #0\n \n cx3 p1, r0, r0, r0, #0\n cx3a p1, r0, r0, r0, #0\n@@ -317,10 +322,11 @@ cx3da p0, r0, r1, r15, r0, #0\n cx3d p0, r0, r1, r0, r15, #0\n cx3da p0, r0, r1, r0, r15, #0\n \n-ittt ne\n+itttt ne\n cx3d p0, r0, r1, r0, r0, #0\n+cx3da p0, r0, r1, r0, r0, #0\n cx3dne p0, r0, r1, r0, r0, #0\n-cx3dane p0, r0, r1, r0, r0, #0\n+cx3daeq p0, r0, r1, r0, r0, #0\n \n cx3d p1, r0, r1, r0, r0, #0\n cx3da p1, r0, r1, r0, r0, #0"
    }
  ]
}