# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \dynports 1
attribute \src "dut.sv:2.1-65.10"
attribute \top 1
module \simple_fsm
  parameter \IDLE 2'00
  parameter \WORK 2'01
  parameter \WAIT 2'10
  parameter \DONE 2'11
  wire $auto$opt_reduce.cc:137:opt_pmux$21
  wire $auto$opt_reduce.cc:137:opt_pmux$23
  wire $procmux$11_CMP
  wire $procmux$13_CMP
  wire $procmux$14_CMP
  wire $procmux$15_CMP
  wire width 2 $procmux$4_Y
  wire width 2 $procmux$9_Y
  attribute \src "dut.sv:7.17-7.21"
  wire output 5 \busy
  attribute \src "dut.sv:3.17-3.20"
  wire input 1 \clk
  attribute \src "dut.sv:6.17-6.21"
  wire input 4 \done
  attribute \reg 1
  attribute \src "dut.sv:17.11-17.21"
  wire width 2 \next_state
  attribute \src "dut.sv:4.17-4.22"
  wire input 2 \reset
  attribute \src "dut.sv:5.17-5.22"
  wire input 3 \start
  attribute \src "dut.sv:8.23-8.28"
  wire width 2 output 6 \state
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$13_CMP $procmux$11_CMP }
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$21
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$15_CMP $procmux$14_CMP }
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$23
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:20.1-25.4"
  cell $adff $procdff$19
    parameter \ARST_POLARITY 1'1
    parameter \ARST_VALUE 2'00
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \ARST \reset
    connect \CLK \clk
    connect \D \next_state
    connect \Q \state
  end
  attribute \full_case 1
  attribute \src "dut.sv:45.9-47.12|dut.sv:29.5-51.12"
  cell $pmux $procmux$1
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B { $procmux$9_Y 2'10 $procmux$4_Y 2'00 }
    connect \S { $procmux$11_CMP $procmux$15_CMP $procmux$14_CMP $procmux$13_CMP }
    connect \Y \next_state
  end
  attribute \full_case 1
  attribute \src "dut.sv:60.9-60.27|dut.sv:56.5-62.12"
  cell $pmux $procmux$12
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'10
    connect \S { $auto$opt_reduce.cc:137:opt_pmux$23 $auto$opt_reduce.cc:137:opt_pmux$21 }
    connect \Y \busy
  end
  attribute \full_case 1
  attribute \src "dut.sv:60.9-60.27|dut.sv:56.5-62.12"
  cell $eq $procmux$13_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $procmux$13_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:59.9-59.27|dut.sv:56.5-62.12"
  cell $eq $procmux$14_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'10
    connect \Y $procmux$14_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:58.9-58.27|dut.sv:56.5-62.12"
  cell $eq $procmux$15_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'01
    connect \Y $procmux$15_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:57.9-57.27|dut.sv:56.5-62.12"
  cell $logic_not $procmux$16_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \Y $procmux$11_CMP
  end
  attribute \full_case 1
  attribute \src "dut.sv:40.13-43.35"
  cell $mux $procmux$4
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'11
    connect \S \done
    connect \Y $procmux$4_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:31.13-34.35"
  cell $mux $procmux$9
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'01
    connect \S \start
    connect \Y $procmux$9_Y
  end
end
