// Seed: 3721659723
module module_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  logic id_3 = 1;
  module_0 modCall_1 ();
  logic id_4, id_5;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    input tri id_8,
    output wor id_9,
    input tri id_10,
    output uwire id_11,
    output supply1 id_12,
    input tri0 id_13
);
  assign id_9 = id_3;
  module_0 modCall_1 ();
  logic id_15;
  logic id_16, id_17;
  assign id_16[1'h0] = id_8;
endmodule
