--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Users\kanna\academic\Embeded\FPGA\softwares\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml led_displays.twx led_displays.ncd
-o led_displays.twr led_displays.pcf -ucf led_displays.ucf

Design file:              led_displays.ncd
Physical constraint file: led_displays.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
digit0<0>   |    2.031(R)|    0.516(R)|clk_BUFGP         |   0.000|
digit0<1>   |    1.424(R)|    0.740(R)|clk_BUFGP         |   0.000|
digit0<2>   |    2.190(R)|    0.541(R)|clk_BUFGP         |   0.000|
digit0<3>   |    2.365(R)|    0.381(R)|clk_BUFGP         |   0.000|
digit1<0>   |    2.946(R)|   -0.658(R)|clk_BUFGP         |   0.000|
digit1<1>   |    1.968(R)|    0.239(R)|clk_BUFGP         |   0.000|
digit1<2>   |    3.840(R)|   -0.367(R)|clk_BUFGP         |   0.000|
digit1<3>   |    3.589(R)|   -0.305(R)|clk_BUFGP         |   0.000|
reset       |    2.326(R)|    0.415(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    7.781(R)|clk_BUFGP         |   0.000|
an<1>       |    8.540(R)|clk_BUFGP         |   0.000|
an<2>       |    8.472(R)|clk_BUFGP         |   0.000|
an<3>       |    7.859(R)|clk_BUFGP         |   0.000|
seg<0>      |    8.195(R)|clk_BUFGP         |   0.000|
seg<1>      |    8.316(R)|clk_BUFGP         |   0.000|
seg<2>      |    8.597(R)|clk_BUFGP         |   0.000|
seg<3>      |    8.407(R)|clk_BUFGP         |   0.000|
seg<4>      |    7.162(R)|clk_BUFGP         |   0.000|
seg<5>      |    7.159(R)|clk_BUFGP         |   0.000|
seg<6>      |    7.960(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.592|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 20 18:05:26 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



