// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "01/15/2025 16:22:49"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_Tx_Wrapperr (
	clk_50M,
	tx);
input 	clk_50M;
output 	tx;

// Design Ports Information
// tx	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50M	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tx~output_o ;
wire \clk_50M~input_o ;
wire \clk_50M~inputclkctrl_outclk ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout ;
wire \u_UART_Tx_Wrapper|index[0]~5 ;
wire \u_UART_Tx_Wrapper|index[1]~7_combout ;
wire \u_UART_Tx_Wrapper|index[2]~6_combout ;
wire \u_UART_Tx_Wrapper|index[1]~8 ;
wire \u_UART_Tx_Wrapper|index[2]~9_combout ;
wire \u_UART_Tx_Wrapper|index[2]~10 ;
wire \u_UART_Tx_Wrapper|index[3]~11_combout ;
wire \u_UART_Tx_Wrapper|Selector3~0_combout ;
wire \u_UART_Tx_Wrapper|state.11~q ;
wire \u_UART_Tx_Wrapper|Selector0~0_combout ;
wire \u_UART_Tx_Wrapper|state.00~q ;
wire \u_UART_Tx_Wrapper|Selector1~0_combout ;
wire \u_UART_Tx_Wrapper|state.01~feeder_combout ;
wire \u_UART_Tx_Wrapper|state.01~q ;
wire \u_UART_Tx_Wrapper|Selector2~0_combout ;
wire \u_UART_Tx_Wrapper|state.10~q ;
wire \u_UART_Tx_Wrapper|Selector4~0_combout ;
wire \u_UART_Tx_Wrapper|tx_start~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~47 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector1~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.START~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector3~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ;
wire \u_UART_Tx_Wrapper|index[0]~4_combout ;
wire \u_UART_Tx_Wrapper|Mux7~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ;
wire \u_UART_Tx_Wrapper|Mux4~0_combout ;
wire \u_UART_Tx_Wrapper|Mux5~0_combout ;
wire \u_UART_Tx_Wrapper|Mux6~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ;
wire \u_UART_Tx_Wrapper|Mux1~0_combout ;
wire \u_UART_Tx_Wrapper|Mux3~0_combout ;
wire \u_UART_Tx_Wrapper|Mux2~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|tx~q ;
wire [3:0] \u_UART_Tx_Wrapper|index ;
wire [24:0] \u_UART_Tx_Wrapper|u_uart_tx|counter ;
wire [0:7] \u_UART_Tx_Wrapper|data_send ;
wire [2:0] \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent ;
wire [2:0] \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \tx~output (
	.i(!\u_UART_Tx_Wrapper|u_uart_tx|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk_50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50M~inputclkctrl .clock_type = "global clock";
defparam \clk_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2_combout  = !\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2 .lut_mask = 16'h0F0F;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N27
dffeas \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1] $ (\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1]),
	.datad(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1 .lut_mask = 16'h0FF0;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N29
dffeas \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2] $ (((\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1] & \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0])))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1]),
	.datac(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2]),
	.datad(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0 .lut_mask = 16'h3CF0;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N25
dffeas \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q  $ (((\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2] & (\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0] & 
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1]))))

	.dataa(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q ),
	.datab(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2]),
	.datac(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [0]),
	.datad(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0 .lut_mask = 16'h6AAA;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder .lut_mask = 16'hF0F0;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y1_N31
dffeas \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl .clock_type = "global clock";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout  = \u_UART_Tx_Wrapper|u_uart_tx|counter [0] $ (GND)
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~1  = CARRY(!\u_UART_Tx_Wrapper|u_uart_tx|counter [0])

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~0 .lut_mask = 16'hCC33;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|counter~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter~0 .lut_mask = 16'h000F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[0]~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[0]~4_combout  = (\u_UART_Tx_Wrapper|index [0] & (\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q  $ (VCC))) # (!\u_UART_Tx_Wrapper|index [0] & (\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q  & VCC))
// \u_UART_Tx_Wrapper|index[0]~5  = CARRY((\u_UART_Tx_Wrapper|index [0] & \u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ))

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index[0]~4_combout ),
	.cout(\u_UART_Tx_Wrapper|index[0]~5 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[0]~4 .lut_mask = 16'h6688;
defparam \u_UART_Tx_Wrapper|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[1]~7 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[1]~7_combout  = (\u_UART_Tx_Wrapper|index [1] & (!\u_UART_Tx_Wrapper|index[0]~5 )) # (!\u_UART_Tx_Wrapper|index [1] & ((\u_UART_Tx_Wrapper|index[0]~5 ) # (GND)))
// \u_UART_Tx_Wrapper|index[1]~8  = CARRY((!\u_UART_Tx_Wrapper|index[0]~5 ) # (!\u_UART_Tx_Wrapper|index [1]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|index[0]~5 ),
	.combout(\u_UART_Tx_Wrapper|index[1]~7_combout ),
	.cout(\u_UART_Tx_Wrapper|index[1]~8 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[1]~7 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|index[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[2]~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[2]~6_combout  = (!\u_UART_Tx_Wrapper|state.01~q  & (!\u_UART_Tx_Wrapper|state.11~q  & !\u_UART_Tx_Wrapper|Selector1~0_combout ))

	.dataa(\u_UART_Tx_Wrapper|state.01~q ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|state.11~q ),
	.datad(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[2]~6 .lut_mask = 16'h0005;
defparam \u_UART_Tx_Wrapper|index[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y14_N25
dffeas \u_UART_Tx_Wrapper|index[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_UART_Tx_Wrapper|state.10~q ),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[2]~9 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[2]~9_combout  = (\u_UART_Tx_Wrapper|index [2] & (\u_UART_Tx_Wrapper|index[1]~8  $ (GND))) # (!\u_UART_Tx_Wrapper|index [2] & (!\u_UART_Tx_Wrapper|index[1]~8  & VCC))
// \u_UART_Tx_Wrapper|index[2]~10  = CARRY((\u_UART_Tx_Wrapper|index [2] & !\u_UART_Tx_Wrapper|index[1]~8 ))

	.dataa(\u_UART_Tx_Wrapper|index [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|index[1]~8 ),
	.combout(\u_UART_Tx_Wrapper|index[2]~9_combout ),
	.cout(\u_UART_Tx_Wrapper|index[2]~10 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[2]~9 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|index[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y14_N27
dffeas \u_UART_Tx_Wrapper|index[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_UART_Tx_Wrapper|state.10~q ),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[3]~11 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[3]~11_combout  = \u_UART_Tx_Wrapper|index[2]~10  $ (\u_UART_Tx_Wrapper|index [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|index [3]),
	.cin(\u_UART_Tx_Wrapper|index[2]~10 ),
	.combout(\u_UART_Tx_Wrapper|index[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[3]~11 .lut_mask = 16'h0FF0;
defparam \u_UART_Tx_Wrapper|index[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y14_N29
dffeas \u_UART_Tx_Wrapper|index[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_UART_Tx_Wrapper|state.10~q ),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector3~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector3~0_combout  = (!\u_UART_Tx_Wrapper|state.00~q  & (\u_UART_Tx_Wrapper|index [2] & (\u_UART_Tx_Wrapper|index [3] & \u_UART_Tx_Wrapper|index [1])))

	.dataa(\u_UART_Tx_Wrapper|state.00~q ),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector3~0 .lut_mask = 16'h4000;
defparam \u_UART_Tx_Wrapper|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N3
dffeas \u_UART_Tx_Wrapper|state.11 (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.11 .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector0~0_combout  = (!\u_UART_Tx_Wrapper|state.11~q  & ((!\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ) # (!\u_UART_Tx_Wrapper|state.10~q )))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|state.11~q ),
	.datac(\u_UART_Tx_Wrapper|state.10~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector0~0 .lut_mask = 16'h0333;
defparam \u_UART_Tx_Wrapper|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N31
dffeas \u_UART_Tx_Wrapper|state.00 (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.00 .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector1~0_combout  = (!\u_UART_Tx_Wrapper|state.00~q  & (((!\u_UART_Tx_Wrapper|index [2]) # (!\u_UART_Tx_Wrapper|index [3])) # (!\u_UART_Tx_Wrapper|index [1])))

	.dataa(\u_UART_Tx_Wrapper|state.00~q ),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [2]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector1~0 .lut_mask = 16'h1555;
defparam \u_UART_Tx_Wrapper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|state.01~feeder (
// Equation(s):
// \u_UART_Tx_Wrapper|state.01~feeder_combout  = \u_UART_Tx_Wrapper|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|state.01~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.01~feeder .lut_mask = 16'hFF00;
defparam \u_UART_Tx_Wrapper|state.01~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y14_N13
dffeas \u_UART_Tx_Wrapper|state.01 (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|state.01~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.01 .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector2~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector2~0_combout  = (\u_UART_Tx_Wrapper|state.01~q ) # ((\u_UART_Tx_Wrapper|state.10~q  & !\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ))

	.dataa(\u_UART_Tx_Wrapper|state.01~q ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|state.10~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector2~0 .lut_mask = 16'hAAFA;
defparam \u_UART_Tx_Wrapper|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y14_N11
dffeas \u_UART_Tx_Wrapper|state.10 (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.10 .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector4~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector4~0_combout  = (\u_UART_Tx_Wrapper|Selector1~0_combout ) # ((\u_UART_Tx_Wrapper|tx_start~q  & ((\u_UART_Tx_Wrapper|state.10~q ) # (\u_UART_Tx_Wrapper|state.11~q ))))

	.dataa(\u_UART_Tx_Wrapper|state.10~q ),
	.datab(\u_UART_Tx_Wrapper|state.11~q ),
	.datac(\u_UART_Tx_Wrapper|tx_start~q ),
	.datad(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector4~0 .lut_mask = 16'hFFE0;
defparam \u_UART_Tx_Wrapper|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N17
dffeas \u_UART_Tx_Wrapper|tx_start (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|tx_start .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|tx_start~q ) # (\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q )))) # 
// (!\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & ((\u_UART_Tx_Wrapper|tx_start~q ) # ((\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datab(\u_UART_Tx_Wrapper|tx_start~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0 .lut_mask = 16'h54FC;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y14_N3
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [1] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [1] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~3  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [1]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~2 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N11
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~3  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~3  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~5  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~4 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0 .lut_mask = 16'h00AA;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y14_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [3] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [3] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~7  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [3]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~6 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0 .lut_mask = 16'h0F00;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N27
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~7  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~7  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~9  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~8 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0 .lut_mask = 16'h0A0A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N9
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[4] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[4] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~10 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [5] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [5] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~11  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [5]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~10 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N19
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[5] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[5] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~12 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~11  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~11  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~13  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~12 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N21
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[6] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[6] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~14 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [7] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [7] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~15  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [7]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~14 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N23
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[7] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[7] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~16 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [8] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~15  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [8] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~15  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~17  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [8] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~16 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N25
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[8] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[8] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~18 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [9] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [9] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~19  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [9]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~18 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N27
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[9] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[9] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~20 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~19  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~19  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~21  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~20 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N29
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[10] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[10] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~22 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [11] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [11] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~23  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [11]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~22 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N31
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[11] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[11] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~24 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~23  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~23  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~25  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~24 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y14_N1
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[12] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[12] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~26 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [13] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [13] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~27  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [13]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~26 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N3
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[13] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[13] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~28 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~27  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~27  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~29  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~28 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N5
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[14] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[14] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~30 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [15] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [15] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~31  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [15]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~30 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[15] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[15] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~32 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~31  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~31  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~33  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~32 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N9
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[16] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[16] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~34 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [17] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [17] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~35  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [17]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~34 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N11
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[17] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[17] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~36 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~35  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~35  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~37  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~36 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N13
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[18] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[18] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~38 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [19] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [19] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~39  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [19]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~38 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N15
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[19] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[19] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~40 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~39  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~39  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~41  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~40 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N17
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[20] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[20] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~42 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [21] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [21] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~43  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [21]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~42 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N19
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[21] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[21] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~44 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~43  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~43  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~45  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~44 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N21
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[22] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[22] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~46 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [23] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [23] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~47  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [23]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~47 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~46 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N23
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[23] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[23] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~48 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout  = \u_UART_Tx_Wrapper|u_uart_tx|Add0~47  $ (!\u_UART_Tx_Wrapper|u_uart_tx|counter [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [24]),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~47 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~48 .lut_mask = 16'hF00F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y13_N25
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[24] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[24] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [23] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [21] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [24] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [22])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [23]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [21]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [24]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [22]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [17] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [19] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [18])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [17]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [20]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [19]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [18]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [7] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [9] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [8])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [7]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [6]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [9]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [8]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y14_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [11] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & \u_UART_Tx_Wrapper|u_uart_tx|counter [1])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [11]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [10]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [12]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2 .lut_mask = 16'h0100;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [3] & (\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [5])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [3]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [4]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [2]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [5]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1 .lut_mask = 16'h0008;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y13_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [15] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [13])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [15]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [14]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [16]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [13]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4 .lut_mask = 16'h8000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [0] & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7 .lut_mask = 16'h4000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout  = !\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1 .lut_mask = 16'h00FF;
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0 .lut_mask = 16'hCC00;
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N11
dffeas \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout  = \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] $ (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0])

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~0 .lut_mask = 16'h55AA;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N13
dffeas \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add1~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout  = \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2] $ (((\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2]),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~1 .lut_mask = 16'h66CC;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N25
dffeas \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2] & (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0 .lut_mask = 16'hC000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector1~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q  & ((\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ))) # (!\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q  
// & (\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~0 .lut_mask = 16'hE040;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Selector1~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ) # ((\u_UART_Tx_Wrapper|tx_start~q  & !\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ))))

	.dataa(\u_UART_Tx_Wrapper|tx_start~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1 .lut_mask = 16'h00F2;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N17
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.START (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.START .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y14_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ) # ((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout )))) # 
// (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0 .lut_mask = 16'hD8F8;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y14_N19
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector3~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector3~1_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ))) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & 
// (((\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector3~1 .lut_mask = 16'h88F0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N5
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q )) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q )))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0 .lut_mask = 16'hCCF0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N23
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.STOP (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8 .lut_mask = 16'hC000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & ((\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|counter [0]))) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout  & 
// (\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q )))) # (!\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & (((\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0 .lut_mask = 16'hF870;
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N29
dffeas \u_UART_Tx_Wrapper|u_uart_tx|tx_done (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y14_N23
dffeas \u_UART_Tx_Wrapper|index[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_UART_Tx_Wrapper|state.10~q ),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux7~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux7~0_combout  = (\u_UART_Tx_Wrapper|index [2] & (!\u_UART_Tx_Wrapper|index [3] & ((\u_UART_Tx_Wrapper|index [0]) # (!\u_UART_Tx_Wrapper|index [1])))) # (!\u_UART_Tx_Wrapper|index [2] & (\u_UART_Tx_Wrapper|index [0] $ 
// (((\u_UART_Tx_Wrapper|index [1] & !\u_UART_Tx_Wrapper|index [3])))))

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [3]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux7~0 .lut_mask = 16'h0AB6;
defparam \u_UART_Tx_Wrapper|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N15
dffeas \u_UART_Tx_Wrapper|data_send[7] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[7] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout  = (\u_UART_Tx_Wrapper|data_send [7] & (\u_UART_Tx_Wrapper|u_uart_tx|state.START~q  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ))

	.dataa(\u_UART_Tx_Wrapper|data_send [7]),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5 .lut_mask = 16'hA000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ) # ((\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ) # ((!\u_UART_Tx_Wrapper|tx_start~q  & !\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datab(\u_UART_Tx_Wrapper|tx_start~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6 .lut_mask = 16'hFAFB;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ) # (\u_UART_Tx_Wrapper|u_uart_tx|state.START~q 
// ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7 .lut_mask = 16'hCCFE;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|tx~q  & (\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q  & ((\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )))) # (!\u_UART_Tx_Wrapper|u_uart_tx|tx~q  & 
// ((\u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ) # ((\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|tx~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8 .lut_mask = 16'hDC50;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux4~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux4~0_combout  = (\u_UART_Tx_Wrapper|index [2] & (!\u_UART_Tx_Wrapper|index [3] & (\u_UART_Tx_Wrapper|index [0] $ (\u_UART_Tx_Wrapper|index [1])))) # (!\u_UART_Tx_Wrapper|index [2] & (\u_UART_Tx_Wrapper|index [0] & 
// (\u_UART_Tx_Wrapper|index [3] $ (\u_UART_Tx_Wrapper|index [1]))))

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|index [3]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux4~0 .lut_mask = 16'h1228;
defparam \u_UART_Tx_Wrapper|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N1
dffeas \u_UART_Tx_Wrapper|data_send[4] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[4] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux5~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux5~0_combout  = (!\u_UART_Tx_Wrapper|index [2] & ((\u_UART_Tx_Wrapper|index [3] & (\u_UART_Tx_Wrapper|index [0] & !\u_UART_Tx_Wrapper|index [1])) # (!\u_UART_Tx_Wrapper|index [3] & ((\u_UART_Tx_Wrapper|index [1])))))

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|index [3]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux5~0 .lut_mask = 16'h0308;
defparam \u_UART_Tx_Wrapper|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N31
dffeas \u_UART_Tx_Wrapper|data_send[5] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[5] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux6~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux6~0_combout  = (\u_UART_Tx_Wrapper|index [3] & (!\u_UART_Tx_Wrapper|index [2] & ((!\u_UART_Tx_Wrapper|index [1]) # (!\u_UART_Tx_Wrapper|index [0])))) # (!\u_UART_Tx_Wrapper|index [3] & (\u_UART_Tx_Wrapper|index [0] $ 
// (\u_UART_Tx_Wrapper|index [1] $ (!\u_UART_Tx_Wrapper|index [2]))))

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [3]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux6~0 .lut_mask = 16'h0769;
defparam \u_UART_Tx_Wrapper|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N17
dffeas \u_UART_Tx_Wrapper|data_send[6] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[6] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & (((\u_UART_Tx_Wrapper|data_send [7]) # (!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0])))) # (!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & 
// (\u_UART_Tx_Wrapper|data_send [6] & ((!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(\u_UART_Tx_Wrapper|data_send [6]),
	.datac(\u_UART_Tx_Wrapper|data_send [7]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0 .lut_mask = 16'hA0EE;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout  & ((\u_UART_Tx_Wrapper|data_send [4]) # ((!\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout )))) # (!\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout  & 
// (((\u_UART_Tx_Wrapper|data_send [5] & \u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ))))

	.dataa(\u_UART_Tx_Wrapper|data_send [4]),
	.datab(\u_UART_Tx_Wrapper|data_send [5]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1 .lut_mask = 16'hACF0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux1~0_combout  = ((!\u_UART_Tx_Wrapper|index [3] & ((\u_UART_Tx_Wrapper|index [0]) # (!\u_UART_Tx_Wrapper|index [1])))) # (!\u_UART_Tx_Wrapper|index [2])

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [3]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux1~0 .lut_mask = 16'h0FBF;
defparam \u_UART_Tx_Wrapper|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N29
dffeas \u_UART_Tx_Wrapper|data_send[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux3~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux3~0_combout  = (!\u_UART_Tx_Wrapper|index [2] & !\u_UART_Tx_Wrapper|index [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux3~0 .lut_mask = 16'h000F;
defparam \u_UART_Tx_Wrapper|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N9
dffeas \u_UART_Tx_Wrapper|data_send[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux2~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux2~0_combout  = (\u_UART_Tx_Wrapper|index [3]) # ((\u_UART_Tx_Wrapper|index [2] & ((!\u_UART_Tx_Wrapper|index [1]))) # (!\u_UART_Tx_Wrapper|index [2] & ((\u_UART_Tx_Wrapper|index [0]) # (\u_UART_Tx_Wrapper|index [1]))))

	.dataa(\u_UART_Tx_Wrapper|index [0]),
	.datab(\u_UART_Tx_Wrapper|index [3]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux2~0 .lut_mask = 16'hCFFE;
defparam \u_UART_Tx_Wrapper|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y14_N19
dffeas \u_UART_Tx_Wrapper|data_send[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & (\u_UART_Tx_Wrapper|data_send [3] & (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]))) # (!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & 
// (((!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & \u_UART_Tx_Wrapper|data_send [2]))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datab(\u_UART_Tx_Wrapper|data_send [3]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datad(\u_UART_Tx_Wrapper|data_send [2]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2 .lut_mask = 16'h8580;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & (\u_UART_Tx_Wrapper|data_send [1] & \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(\u_UART_Tx_Wrapper|data_send [1]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10 .lut_mask = 16'hF4F0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ))) # (!\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3 .lut_mask = 16'hFA0A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout  = \u_UART_Tx_Wrapper|data_send [4] $ (\u_UART_Tx_Wrapper|data_send [7] $ (\u_UART_Tx_Wrapper|data_send [5] $ (\u_UART_Tx_Wrapper|data_send [6])))

	.dataa(\u_UART_Tx_Wrapper|data_send [4]),
	.datab(\u_UART_Tx_Wrapper|data_send [7]),
	.datac(\u_UART_Tx_Wrapper|data_send [5]),
	.datad(\u_UART_Tx_Wrapper|data_send [6]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0 .lut_mask = 16'h6996;
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|WideXor0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout  = \u_UART_Tx_Wrapper|data_send [1] $ (\u_UART_Tx_Wrapper|data_send [3] $ (\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout  $ (\u_UART_Tx_Wrapper|data_send [2])))

	.dataa(\u_UART_Tx_Wrapper|data_send [1]),
	.datab(\u_UART_Tx_Wrapper|data_send [3]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout ),
	.datad(\u_UART_Tx_Wrapper|data_send [2]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0 .lut_mask = 16'h6996;
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ))) # 
// (!\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4 .lut_mask = 16'hE200;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout  & (!\u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9 .lut_mask = 16'h0005;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N1
dffeas \u_UART_Tx_Wrapper|u_uart_tx|tx (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
