Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datapath"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sign_extender.v" in library work
Compiling verilog file "register.v" in library work
Module <sign_extender> compiled
Compiling verilog file "PC.v" in library work
Module <register> compiled
Compiling verilog file "out.v" in library work
Module <PC> compiled
Module <out> compiled
Compiling verilog file "data_memory.v" in library work
Module <decoder7seg> compiled
Compiling verilog file "control.v" in library work
Module <data_memory> compiled
Compiling verilog file "clock_divider.v" in library work
Module <control> compiled
Compiling verilog file "ALU.v" in library work
Module <clock_divider> compiled
Compiling verilog file "datapath.v" in library work
Module <ALU> compiled
Module <datapath> compiled
No errors in compilation
Analysis of file <"datapath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <datapath> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <clock_divider> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <register> in library <work>.

Analyzing hierarchy for module <data_memory> in library <work>.

Analyzing hierarchy for module <sign_extender> in library <work>.

Analyzing hierarchy for module <out> in library <work>.

Analyzing hierarchy for module <decoder7seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <datapath>.
Module <datapath> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
Module <clock_divider> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <register> in library <work>.
Module <register> is correct for synthesis.
 
Analyzing module <data_memory> in library <work>.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <data_memory> is correct for synthesis.
 
Analyzing module <sign_extender> in library <work>.
Module <sign_extender> is correct for synthesis.
 
Analyzing module <out> in library <work>.
Module <out> is correct for synthesis.
 
Analyzing module <decoder7seg> in library <work>.
Module <decoder7seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <data_memory> has a constant value of 11111 during circuit operation. The register is replaced by logic.

Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 8-bit up accumulator for signal <address>.
    Found 8-bit adder for signal <address$add0000>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   1 Adder/Subtractor(s).
Unit <PC> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <_CLK>.
    Found 32-bit up counter for signal <tic>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 8-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
    Found 1-bit xor2 for signal <alusrc>.
Unit <control> synthesized.


Synthesizing Unit <register>.
    Related source file is "register.v".
    Found 8-bit 4-to-1 multiplexer for signal <readdata1>.
    Found 8-bit 4-to-1 multiplexer for signal <readdata2>.
    Found 32-bit register for signal <registers>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <register> synthesized.


Synthesizing Unit <data_memory>.
    Related source file is "data_memory.v".
WARNING:Xst:647 - Input <address<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <readdata>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 35.
    Found 256-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <data_memory> synthesized.


Synthesizing Unit <sign_extender>.
    Related source file is "sign_extender.v".
Unit <sign_extender> synthesized.


Synthesizing Unit <decoder7seg>.
    Related source file is "out.v".
    Found 16x7-bit ROM for signal <LED>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder7seg> synthesized.


Synthesizing Unit <out>.
    Related source file is "out.v".
Unit <out> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "datapath.v".
WARNING:Xst:646 - Signal <aluop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <datapath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 37
 1-bit register                                        : 1
 8-bit register                                        : 36
# Latches                                              : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 8-bit adder                                           : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 289
 Flip-Flops                                            : 289
# Latches                                              : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 16
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <datapath> ...

Optimizing unit <PC> ...

Optimizing unit <ALU> ...

Optimizing unit <register> ...

Optimizing unit <data_memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datapath, actual ratio is 44.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 329
 Flip-Flops                                            : 329

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : datapath.ngr
Top Level Output File Name         : datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 628
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 4
#      LUT3                        : 168
#      LUT3_D                      : 2
#      LUT4                        : 78
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 84
#      MUXF5                       : 84
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 337
#      FDC                         : 8
#      FDCE                        : 205
#      FDE                         : 9
#      FDPE                        : 75
#      FDR                         : 32
#      LD                          : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 9
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      313  out of    704    44%  
 Number of Slice Flip Flops:            337  out of   1408    23%  
 Number of 4 input LUTs:                322  out of   1408    22%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    108    30%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)          | Load  |
-------------------------------------+--------------------------------+-------+
_CLK                                 | BUFGP                          | 33    |
clock_divider/_CLK1                  | BUFG                           | 296   |
alusrc(control/Mxor_alusrc_Result1:O)| NONE(*)(data_memory/readdata_7)| 8     |
-------------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 288   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.809ns (Maximum Frequency: 101.947MHz)
   Minimum input arrival time before clock: 10.790ns
   Maximum output required time after clock: 14.274ns
   Maximum combinational path delay: 15.255ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_CLK'
  Clock period: 9.101ns (frequency: 109.884MHz)
  Total number of paths / destination ports: 17953 / 66
-------------------------------------------------------------------------
Delay:               9.101ns (Levels of Logic = 34)
  Source:            clock_divider/tic_1 (FF)
  Destination:       clock_divider/tic_0 (FF)
  Source Clock:      _CLK rising
  Destination Clock: _CLK rising

  Data Path: clock_divider/tic_1 to clock_divider/tic_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  clock_divider/tic_1 (clock_divider/tic_1)
     LUT1:I0->O            1   0.648   0.000  clock_divider/Madd__old_tic_1_cy<1>_rt (clock_divider/Madd__old_tic_1_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  clock_divider/Madd__old_tic_1_cy<1> (clock_divider/Madd__old_tic_1_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<2> (clock_divider/Madd__old_tic_1_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<3> (clock_divider/Madd__old_tic_1_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<4> (clock_divider/Madd__old_tic_1_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<5> (clock_divider/Madd__old_tic_1_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<6> (clock_divider/Madd__old_tic_1_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<7> (clock_divider/Madd__old_tic_1_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<8> (clock_divider/Madd__old_tic_1_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<9> (clock_divider/Madd__old_tic_1_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<10> (clock_divider/Madd__old_tic_1_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<11> (clock_divider/Madd__old_tic_1_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<12> (clock_divider/Madd__old_tic_1_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<13> (clock_divider/Madd__old_tic_1_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<14> (clock_divider/Madd__old_tic_1_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<15> (clock_divider/Madd__old_tic_1_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<16> (clock_divider/Madd__old_tic_1_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<17> (clock_divider/Madd__old_tic_1_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<18> (clock_divider/Madd__old_tic_1_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<19> (clock_divider/Madd__old_tic_1_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<20> (clock_divider/Madd__old_tic_1_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<21> (clock_divider/Madd__old_tic_1_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<22> (clock_divider/Madd__old_tic_1_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<23> (clock_divider/Madd__old_tic_1_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<24> (clock_divider/Madd__old_tic_1_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<25> (clock_divider/Madd__old_tic_1_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<26> (clock_divider/Madd__old_tic_1_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<27> (clock_divider/Madd__old_tic_1_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<28> (clock_divider/Madd__old_tic_1_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  clock_divider/Madd__old_tic_1_cy<29> (clock_divider/Madd__old_tic_1_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  clock_divider/Madd__old_tic_1_cy<30> (clock_divider/Madd__old_tic_1_cy<30>)
     XORCY:CI->O           1   0.844   0.423  clock_divider/Madd__old_tic_1_xor<31> (clock_divider/_old_tic_1<31>)
     LUT4:I3->O            1   0.648   0.000  clock_divider/tic_cmp_eq0000_wg_lut<7> (clock_divider/tic_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           33   0.708   1.263  clock_divider/tic_cmp_eq0000_wg_cy<7> (clock_divider/tic_cmp_eq0000)
     FDR:R                     0.869          clock_divider/tic_0
    ----------------------------------------
    Total                      9.101ns (6.825ns logic, 2.276ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/_CLK1'
  Clock period: 9.809ns (frequency: 101.947MHz)
  Total number of paths / destination ports: 43648 / 552
-------------------------------------------------------------------------
Delay:               9.809ns (Levels of Logic = 7)
  Source:            register/registers_0_0 (FF)
  Destination:       data_memory/data_2_0 (FF)
  Source Clock:      clock_divider/_CLK1 rising
  Destination Clock: clock_divider/_CLK1 rising

  Data Path: register/registers_0_0 to data_memory/data_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.527  register/registers_0_0 (register/registers_0_0)
     LUT3:I1->O            1   0.643   0.000  register/mux8_2_f5_F (N82)
     MUXF5:I0->O          33   0.276   1.266  register/mux8_2_f5 (readdata2<0>)
     LUT4:I3->O            1   0.648   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     XORCY:CI->O          71   0.844   1.307  alu/Madd_out_xor<1> (aluoutput<1>)
     LUT3_D:I2->O          7   0.648   0.711  data_memory/data_10_not000131_SW0 (N20)
     LUT4:I3->O            8   0.648   0.757  data_memory/data_2_not00011 (data_memory/data_2_not0001)
     FDCE:CE                   0.312          data_memory/data_2_0
    ----------------------------------------
    Total                      9.809ns (5.242ns logic, 4.567ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_divider/_CLK1'
  Total number of paths / destination ports: 45616 / 584
-------------------------------------------------------------------------
Offset:              10.790ns (Levels of Logic = 8)
  Source:            instruction<2> (PAD)
  Destination:       data_memory/data_2_0 (FF)
  Destination Clock: clock_divider/_CLK1 rising

  Data Path: instruction<2> to data_memory/data_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.849   1.245  instruction_2_IBUF (instruction_2_IBUF)
     LUT3:I0->O            1   0.648   0.000  register/mux8_2_f5_F (N82)
     MUXF5:I0->O          33   0.276   1.266  register/mux8_2_f5 (readdata2<0>)
     LUT4:I3->O            1   0.648   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     XORCY:CI->O          71   0.844   1.307  alu/Madd_out_xor<1> (aluoutput<1>)
     LUT3_D:I2->O          7   0.648   0.711  data_memory/data_10_not000131_SW0 (N20)
     LUT4:I3->O            8   0.648   0.757  data_memory/data_2_not00011 (data_memory/data_2_not0001)
     FDCE:CE                   0.312          data_memory/data_2_0
    ----------------------------------------
    Total                     10.790ns (5.505ns logic, 5.285ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alusrc'
  Total number of paths / destination ports: 4728 / 8
-------------------------------------------------------------------------
Offset:              9.563ns (Levels of Logic = 10)
  Source:            instruction<2> (PAD)
  Destination:       data_memory/readdata_7 (LATCH)
  Destination Clock: alusrc falling

  Data Path: instruction<2> to data_memory/readdata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.849   1.245  instruction_2_IBUF (instruction_2_IBUF)
     LUT3:I0->O            1   0.648   0.000  register/mux8_2_f5_F (N82)
     MUXF5:I0->O          33   0.276   1.266  register/mux8_2_f5 (readdata2<0>)
     LUT4:I3->O            1   0.648   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     XORCY:CI->O          71   0.844   1.275  alu/Madd_out_xor<1> (aluoutput<1>)
     MUXF5:S->O            1   0.756   0.000  data_memory/Mmux__varindex0000_5_f5 (data_memory/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.291   0.000  data_memory/Mmux__varindex0000_4_f6 (data_memory/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.291   0.000  data_memory/Mmux__varindex0000_3_f7 (data_memory/Mmux__varindex0000_3_f7)
     MUXF8:I1->O           1   0.291   0.000  data_memory/Mmux__varindex0000_2_f8 (data_memory/_varindex0000<0>)
     LD:D                      0.252          data_memory/readdata_0
    ----------------------------------------
    Total                      9.563ns (5.778ns logic, 3.785ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            clock_divider/_CLK (FF)
  Destination:       CLK_ (PAD)
  Source Clock:      _CLK rising

  Data Path: clock_divider/_CLK to CLK_
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  clock_divider/_CLK (clock_divider/_CLK1)
     OBUF:I->O                 4.520          CLK__OBUF (CLK_)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/_CLK1'
  Total number of paths / destination ports: 2808 / 22
-------------------------------------------------------------------------
Offset:              14.274ns (Levels of Logic = 11)
  Source:            register/registers_0_0 (FF)
  Destination:       m<5> (PAD)
  Source Clock:      clock_divider/_CLK1 rising

  Data Path: register/registers_0_0 to m<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.527  register/registers_0_0 (register/registers_0_0)
     LUT3:I1->O            1   0.643   0.000  register/mux8_2_f5_F (N82)
     MUXF5:I0->O          33   0.276   1.266  register/mux8_2_f5 (readdata2<0>)
     LUT4:I3->O            1   0.648   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<1> (alu/Madd_out_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<2> (alu/Madd_out_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<3> (alu/Madd_out_cy<3>)
     XORCY:CI->O          41   0.844   1.345  alu/Madd_out_xor<4> (aluoutput<4>)
     LUT4:I1->O           11   0.643   1.076  datatowrite<4>1 (datatowrite<4>)
     LUT4:I0->O            1   0.648   0.420  out/msbled/Mrom_LED41 (m_4_OBUF)
     OBUF:I->O                 4.520          m_4_OBUF (m<4>)
    ----------------------------------------
    Total                     14.274ns (9.640ns logic, 4.634ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'alusrc'
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Offset:              8.463ns (Levels of Logic = 3)
  Source:            data_memory/readdata_2 (LATCH)
  Destination:       l<6> (PAD)
  Source Clock:      alusrc falling

  Data Path: data_memory/readdata_2 to l<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.423  data_memory/readdata_2 (data_memory/readdata_2)
     LUT4:I3->O           11   0.648   1.076  datatowrite<2>1 (datatowrite<2>)
     LUT4:I0->O            1   0.648   0.420  out/lsbled/Mrom_LED61 (l_6_OBUF)
     OBUF:I->O                 4.520          l_6_OBUF (l<6>)
    ----------------------------------------
    Total                      8.463ns (6.544ns logic, 1.919ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2968 / 14
-------------------------------------------------------------------------
Delay:               15.255ns (Levels of Logic = 12)
  Source:            instruction<2> (PAD)
  Destination:       m<5> (PAD)

  Data Path: instruction<2> to m<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.849   1.245  instruction_2_IBUF (instruction_2_IBUF)
     LUT3:I0->O            1   0.648   0.000  register/mux8_2_f5_F (N82)
     MUXF5:I0->O          33   0.276   1.266  register/mux8_2_f5 (readdata2<0>)
     LUT4:I3->O            1   0.648   0.000  alu/Madd_out_lut<0> (alu/Madd_out_lut<0>)
     MUXCY:S->O            1   0.632   0.000  alu/Madd_out_cy<0> (alu/Madd_out_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<1> (alu/Madd_out_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<2> (alu/Madd_out_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  alu/Madd_out_cy<3> (alu/Madd_out_cy<3>)
     XORCY:CI->O          41   0.844   1.345  alu/Madd_out_xor<4> (aluoutput<4>)
     LUT4:I1->O           11   0.643   1.076  datatowrite<4>1 (datatowrite<4>)
     LUT4:I0->O            1   0.648   0.420  out/msbled/Mrom_LED41 (m_4_OBUF)
     OBUF:I->O                 4.520          m_4_OBUF (m<4>)
    ----------------------------------------
    Total                     15.255ns (9.903ns logic, 5.352ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.98 secs
 
--> 

Total memory usage is 266124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

