

================================================================
== Vivado HLS Report for 'ShuffleUnit0'
================================================================
* Date:           Mon Dec 10 14:57:10 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4197156|  4197156|  4197156|  4197156|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_left_part        |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_left_part       |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_left_part     |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_right_part       |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_right_part      |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_right_part    |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv1_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv1_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv3_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv3_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv3_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- Loop 6                  |  13104|  13104|       546|          -|          -|    24|    no    |
        | + Loop 6.1               |    544|    544|        34|          -|          -|    16|    no    |
        |  ++ Loop 6.1.1           |     32|     32|         2|          -|          -|    16|    no    |
        +--------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!tmp_s)
	3  / (tmp_s & !tmp_153)
	2  / (tmp_s & tmp_153 & !tmp_154)
	5  / (tmp_s & tmp_153 & tmp_154)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!tmp_155)
	6  / (tmp_155 & !tmp_156)
	5  / (tmp_155 & tmp_156 & !tmp_157)
	8  / (tmp_155 & tmp_156 & tmp_157)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	10  / (!tmp_158)
	9  / (tmp_158 & !tmp_159)
	8  / (tmp_158 & tmp_159 & !tmp_160)
	11  / (tmp_158 & tmp_159 & tmp_160)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	13  / (!tmp_161)
	12  / (tmp_161 & !tmp_162)
	11  / (tmp_161 & tmp_162 & !tmp_163)
	14  / (tmp_161 & tmp_162 & tmp_163)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!tmp_165)
	15  / (tmp_165 & !tmp_166)
	14  / (tmp_165 & tmp_166 & !tmp_169)
	17  / (tmp_165 & tmp_166 & tmp_169)
17 --> 
	21  / (exitcond2)
	18  / (!exitcond2)
18 --> 
	19  / (!exitcond1)
	17  / (exitcond1)
19 --> 
	20  / (!exitcond)
	18  / (exitcond)
20 --> 
	19  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: left_part_0 (9)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst.0:0  %left_part_0 = alloca [6144 x float], align 4

ST_1: right_part_0 (10)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst.0:1  %right_part_0 = alloca [6144 x float], align 4

ST_1: conv1_output_0 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst.0:2  %conv1_output_0 = alloca [6144 x float], align 4

ST_1: conv2_output_0 (12)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst.0:3  %conv2_output_0 = alloca [6144 x float], align 4

ST_1: conv3_output_0 (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst.0:4  %conv3_output_0 = alloca [6144 x float], align 4

ST_1: StgValue_33 (14)  [1/1] 1.59ns
meminst.0:5  br label %meminst5.0


 <State 2>: 2.33ns
ST_2: invdar6 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst5.0:0  %invdar6 = phi i5 [ 0, %meminst.0 ], [ %indvarinc7, %meminst58.0 ]

ST_2: indvarinc7 (17)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:179
meminst5.0:1  %indvarinc7 = add i5 %invdar6, 1

ST_2: empty_376 (18)  [1/1] 0.00ns
meminst5.0:2  %empty_376 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: StgValue_37 (19)  [1/1] 1.59ns
meminst5.0:3  br label %meminst9.0


 <State 3>: 2.35ns
ST_3: invdar10 (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst9.0:0  %invdar10 = phi i4 [ 0, %meminst5.0 ], [ %indvarinc11, %meminst912.0 ]

ST_3: indvarinc11 (22)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:179
meminst9.0:1  %indvarinc11 = add i4 %invdar10, 1

ST_3: empty_375 (23)  [1/1] 0.00ns
meminst9.0:2  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_41 (24)  [1/1] 1.59ns
meminst9.0:3  br label %meminst13.0


 <State 4>: 3.31ns
ST_4: invdar14 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:0  %invdar14 = phi i4 [ 0, %meminst9.0 ], [ %indvarinc15, %meminst13.0 ]

ST_4: indvarinc15 (27)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:179
meminst13.0:1  %indvarinc15 = add i4 %invdar14, 1

ST_4: tmp (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:2  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar6, i4 %invdar10, i4 %invdar14)

ST_4: tmp_202 (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:3  %tmp_202 = zext i13 %tmp to i64

ST_4: left_part_0_addr (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:4  %left_part_0_addr = getelementptr [6144 x float]* %left_part_0, i64 0, i64 %tmp_202

ST_4: StgValue_47 (31)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:179
meminst13.0:5  store float 0.000000e+00, float* %left_part_0_addr, align 4

ST_4: tmp_s (32)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:179
meminst13.0:6  %tmp_s = icmp eq i4 %invdar14, -1

ST_4: empty_373 (33)  [1/1] 0.00ns
meminst13.0:7  %empty_373 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: empty_374 (34)  [1/1] 0.00ns
meminst13.0:8  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_51 (35)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst13.0:9  br i1 %tmp_s, label %meminst912.0, label %meminst13.0

ST_4: tmp_153 (37)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:179
meminst912.0:0  %tmp_153 = icmp eq i4 %invdar10, -1

ST_4: empty_372 (38)  [1/1] 0.00ns
meminst912.0:1  %empty_372 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: StgValue_54 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst912.0:2  br i1 %tmp_153, label %meminst58.0, label %meminst9.0

ST_4: tmp_154 (41)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:179
meminst58.0:0  %tmp_154 = icmp eq i5 %invdar6, -9

ST_4: empty (42)  [1/1] 0.00ns
meminst58.0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: StgValue_57 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:179
meminst58.0:2  br i1 %tmp_154, label %meminst20.0.preheader, label %meminst5.0

ST_4: StgValue_58 (45)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:180
meminst20.0.preheader:0  br label %meminst20.0


 <State 5>: 2.33ns
ST_5: invdar21 (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst20.0:0  %invdar21 = phi i5 [ %indvarinc22, %meminst2023.0 ], [ 0, %meminst20.0.preheader ]

ST_5: indvarinc22 (48)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:180
meminst20.0:1  %indvarinc22 = add i5 %invdar21, 1

ST_5: empty_382 (49)  [1/1] 0.00ns
meminst20.0:2  %empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: StgValue_62 (50)  [1/1] 1.59ns
meminst20.0:3  br label %meminst24.0


 <State 6>: 2.35ns
ST_6: invdar25 (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst24.0:0  %invdar25 = phi i4 [ 0, %meminst20.0 ], [ %indvarinc26, %meminst2427.0 ]

ST_6: indvarinc26 (53)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:180
meminst24.0:1  %indvarinc26 = add i4 %invdar25, 1

ST_6: empty_381 (54)  [1/1] 0.00ns
meminst24.0:2  %empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: StgValue_66 (55)  [1/1] 1.59ns
meminst24.0:3  br label %meminst28.0


 <State 7>: 3.31ns
ST_7: invdar (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:0  %invdar = phi i4 [ 0, %meminst24.0 ], [ %indvarinc, %meminst28.0 ]

ST_7: indvarinc (58)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:180
meminst28.0:1  %indvarinc = add i4 %invdar, 1

ST_7: tmp_115 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:2  %tmp_115 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar21, i4 %invdar25, i4 %invdar)

ST_7: tmp_203 (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:3  %tmp_203 = zext i13 %tmp_115 to i64

ST_7: right_part_0_addr (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:4  %right_part_0_addr = getelementptr [6144 x float]* %right_part_0, i64 0, i64 %tmp_203

ST_7: StgValue_72 (62)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:180
meminst28.0:5  store float 0.000000e+00, float* %right_part_0_addr, align 4

ST_7: tmp_155 (63)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:180
meminst28.0:6  %tmp_155 = icmp eq i4 %invdar, -1

ST_7: empty_379 (64)  [1/1] 0.00ns
meminst28.0:7  %empty_379 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: empty_380 (65)  [1/1] 0.00ns
meminst28.0:8  %empty_380 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_7: StgValue_76 (66)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst28.0:9  br i1 %tmp_155, label %meminst2427.0, label %meminst28.0

ST_7: tmp_156 (68)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:180
meminst2427.0:0  %tmp_156 = icmp eq i4 %invdar25, -1

ST_7: empty_378 (69)  [1/1] 0.00ns
meminst2427.0:1  %empty_378 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: StgValue_79 (70)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst2427.0:2  br i1 %tmp_156, label %meminst2023.0, label %meminst24.0

ST_7: tmp_157 (72)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:180
meminst2023.0:0  %tmp_157 = icmp eq i5 %invdar21, -9

ST_7: empty_377 (73)  [1/1] 0.00ns
meminst2023.0:1  %empty_377 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: StgValue_82 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:180
meminst2023.0:2  br i1 %tmp_157, label %meminst35.0.preheader, label %meminst20.0

ST_7: StgValue_83 (76)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:181
meminst35.0.preheader:0  br label %meminst35.0


 <State 8>: 2.33ns
ST_8: invdar26 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst35.0:0  %invdar26 = phi i5 [ %indvarinc27, %meminst3538.0 ], [ 0, %meminst35.0.preheader ]

ST_8: indvarinc27 (79)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:181
meminst35.0:1  %indvarinc27 = add i5 %invdar26, 1

ST_8: empty_388 (80)  [1/1] 0.00ns
meminst35.0:2  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_8: StgValue_87 (81)  [1/1] 1.59ns
meminst35.0:3  br label %meminst39.0


 <State 9>: 2.35ns
ST_9: invdar27 (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst39.0:0  %invdar27 = phi i4 [ 0, %meminst35.0 ], [ %indvarinc28, %meminst3942.0 ]

ST_9: indvarinc28 (84)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:181
meminst39.0:1  %indvarinc28 = add i4 %invdar27, 1

ST_9: empty_387 (85)  [1/1] 0.00ns
meminst39.0:2  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_9: StgValue_91 (86)  [1/1] 1.59ns
meminst39.0:3  br label %meminst43.0


 <State 10>: 3.31ns
ST_10: invdar28 (88)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:0  %invdar28 = phi i4 [ 0, %meminst39.0 ], [ %indvarinc29, %meminst43.0 ]

ST_10: indvarinc29 (89)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:181
meminst43.0:1  %indvarinc29 = add i4 %invdar28, 1

ST_10: tmp_116 (90)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:2  %tmp_116 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar26, i4 %invdar27, i4 %invdar28)

ST_10: tmp_204 (91)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:3  %tmp_204 = zext i13 %tmp_116 to i64

ST_10: conv1_output_0_addr (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:4  %conv1_output_0_addr = getelementptr [6144 x float]* %conv1_output_0, i64 0, i64 %tmp_204

ST_10: StgValue_97 (93)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:181
meminst43.0:5  store float 0.000000e+00, float* %conv1_output_0_addr, align 4

ST_10: tmp_158 (94)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:181
meminst43.0:6  %tmp_158 = icmp eq i4 %invdar28, -1

ST_10: empty_385 (95)  [1/1] 0.00ns
meminst43.0:7  %empty_385 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: empty_386 (96)  [1/1] 0.00ns
meminst43.0:8  %empty_386 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_10: StgValue_101 (97)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst43.0:9  br i1 %tmp_158, label %meminst3942.0, label %meminst43.0

ST_10: tmp_159 (99)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:181
meminst3942.0:0  %tmp_159 = icmp eq i4 %invdar27, -1

ST_10: empty_384 (100)  [1/1] 0.00ns
meminst3942.0:1  %empty_384 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: StgValue_104 (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst3942.0:2  br i1 %tmp_159, label %meminst3538.0, label %meminst39.0

ST_10: tmp_160 (103)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:181
meminst3538.0:0  %tmp_160 = icmp eq i5 %invdar26, -9

ST_10: empty_383 (104)  [1/1] 0.00ns
meminst3538.0:1  %empty_383 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: StgValue_107 (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:181
meminst3538.0:2  br i1 %tmp_160, label %meminst50.0.preheader, label %meminst35.0

ST_10: StgValue_108 (107)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:182
meminst50.0.preheader:0  br label %meminst50.0


 <State 11>: 2.33ns
ST_11: invdar29 (109)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst50.0:0  %invdar29 = phi i5 [ %indvarinc30, %meminst5053.0 ], [ 0, %meminst50.0.preheader ]

ST_11: indvarinc30 (110)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:182
meminst50.0:1  %indvarinc30 = add i5 %invdar29, 1

ST_11: empty_394 (111)  [1/1] 0.00ns
meminst50.0:2  %empty_394 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_11: StgValue_112 (112)  [1/1] 1.59ns
meminst50.0:3  br label %meminst54.0


 <State 12>: 2.35ns
ST_12: invdar30 (114)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst54.0:0  %invdar30 = phi i4 [ 0, %meminst50.0 ], [ %indvarinc31, %meminst5457.0 ]

ST_12: indvarinc31 (115)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:182
meminst54.0:1  %indvarinc31 = add i4 %invdar30, 1

ST_12: empty_393 (116)  [1/1] 0.00ns
meminst54.0:2  %empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_12: StgValue_116 (117)  [1/1] 1.59ns
meminst54.0:3  br label %meminst59.0


 <State 13>: 3.31ns
ST_13: invdar31 (119)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:0  %invdar31 = phi i4 [ 0, %meminst54.0 ], [ %indvarinc32, %meminst59.0 ]

ST_13: indvarinc32 (120)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:182
meminst59.0:1  %indvarinc32 = add i4 %invdar31, 1

ST_13: tmp_117 (121)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:2  %tmp_117 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar29, i4 %invdar30, i4 %invdar31)

ST_13: tmp_205 (122)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:3  %tmp_205 = zext i13 %tmp_117 to i64

ST_13: conv2_output_0_addr (123)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:4  %conv2_output_0_addr = getelementptr [6144 x float]* %conv2_output_0, i64 0, i64 %tmp_205

ST_13: StgValue_122 (124)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:182
meminst59.0:5  store float 0.000000e+00, float* %conv2_output_0_addr, align 4

ST_13: tmp_161 (125)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:182
meminst59.0:6  %tmp_161 = icmp eq i4 %invdar31, -1

ST_13: empty_391 (126)  [1/1] 0.00ns
meminst59.0:7  %empty_391 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: empty_392 (127)  [1/1] 0.00ns
meminst59.0:8  %empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_13: StgValue_126 (128)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst59.0:9  br i1 %tmp_161, label %meminst5457.0, label %meminst59.0

ST_13: tmp_162 (130)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:182
meminst5457.0:0  %tmp_162 = icmp eq i4 %invdar30, -1

ST_13: empty_390 (131)  [1/1] 0.00ns
meminst5457.0:1  %empty_390 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: StgValue_129 (132)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst5457.0:2  br i1 %tmp_162, label %meminst5053.0, label %meminst54.0

ST_13: tmp_163 (134)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:182
meminst5053.0:0  %tmp_163 = icmp eq i5 %invdar29, -9

ST_13: empty_389 (135)  [1/1] 0.00ns
meminst5053.0:1  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: StgValue_132 (136)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:182
meminst5053.0:2  br i1 %tmp_163, label %meminst66.0.preheader, label %meminst50.0

ST_13: StgValue_133 (138)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:183
meminst66.0.preheader:0  br label %meminst66.0


 <State 14>: 2.33ns
ST_14: invdar32 (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst66.0:0  %invdar32 = phi i5 [ %indvarinc33, %meminst6669.0 ], [ 0, %meminst66.0.preheader ]

ST_14: indvarinc33 (141)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:183
meminst66.0:1  %indvarinc33 = add i5 %invdar32, 1

ST_14: empty_400 (142)  [1/1] 0.00ns
meminst66.0:2  %empty_400 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_14: StgValue_137 (143)  [1/1] 1.59ns
meminst66.0:3  br label %meminst70.0


 <State 15>: 2.35ns
ST_15: invdar33 (145)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst70.0:0  %invdar33 = phi i4 [ 0, %meminst66.0 ], [ %indvarinc34, %meminst7073.0 ]

ST_15: indvarinc34 (146)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:183
meminst70.0:1  %indvarinc34 = add i4 %invdar33, 1

ST_15: empty_399 (147)  [1/1] 0.00ns
meminst70.0:2  %empty_399 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_15: StgValue_141 (148)  [1/1] 1.59ns
meminst70.0:3  br label %meminst74.0


 <State 16>: 3.31ns
ST_16: invdar34 (150)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:0  %invdar34 = phi i4 [ 0, %meminst70.0 ], [ %indvarinc35, %meminst74.0 ]

ST_16: indvarinc35 (151)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:183
meminst74.0:1  %indvarinc35 = add i4 %invdar34, 1

ST_16: tmp_118 (152)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:2  %tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar32, i4 %invdar33, i4 %invdar34)

ST_16: tmp_206 (153)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:3  %tmp_206 = zext i13 %tmp_118 to i64

ST_16: conv3_output_0_addr (154)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:4  %conv3_output_0_addr = getelementptr [6144 x float]* %conv3_output_0, i64 0, i64 %tmp_206

ST_16: StgValue_147 (155)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:183
meminst74.0:5  store float 0.000000e+00, float* %conv3_output_0_addr, align 4

ST_16: tmp_165 (156)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:183
meminst74.0:6  %tmp_165 = icmp eq i4 %invdar34, -1

ST_16: empty_397 (157)  [1/1] 0.00ns
meminst74.0:7  %empty_397 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: empty_398 (158)  [1/1] 0.00ns
meminst74.0:8  %empty_398 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_16: StgValue_151 (159)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst74.0:9  br i1 %tmp_165, label %meminst7073.0, label %meminst74.0

ST_16: tmp_166 (161)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:183
meminst7073.0:0  %tmp_166 = icmp eq i4 %invdar33, -1

ST_16: empty_396 (162)  [1/1] 0.00ns
meminst7073.0:1  %empty_396 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: StgValue_154 (163)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst7073.0:2  br i1 %tmp_166, label %meminst6669.0, label %meminst70.0

ST_16: tmp_169 (165)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:183
meminst6669.0:0  %tmp_169 = icmp eq i5 %invdar32, -9

ST_16: empty_395 (166)  [1/1] 0.00ns
meminst6669.0:1  %empty_395 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: StgValue_157 (167)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:183
meminst6669.0:2  br i1 %tmp_169, label %.preheader77.preheader, label %meminst66.0

ST_16: StgValue_158 (169)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:185
.preheader77.preheader:0  br label %.preheader77


 <State 17>: 3.31ns
ST_17: co (171)  [1/1] 0.00ns
.preheader77:0  %co = phi i5 [ %co_21, %.preheader77.loopexit ], [ 0, %.preheader77.preheader ]

ST_17: co_cast (172)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:185
.preheader77:1  %co_cast = zext i5 %co to i6

ST_17: exitcond2 (173)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:185
.preheader77:2  %exitcond2 = icmp eq i5 %co, -8

ST_17: empty_401 (174)  [1/1] 0.00ns
.preheader77:3  %empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_17: co_21 (175)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:185
.preheader77:4  %co_21 = add i5 %co, 1

ST_17: StgValue_164 (176)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:185
.preheader77:5  br i1 %exitcond2, label %1, label %.preheader3.preheader

ST_17: tmp_164 (178)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:188
.preheader3.preheader:0  %tmp_164 = add i6 %co_cast, 24

ST_17: tmp_207 (179)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader3.preheader:1  %tmp_207 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_164, i4 0)

ST_17: tmp_349_cast (180)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader3.preheader:2  %tmp_349_cast = zext i10 %tmp_207 to i11

ST_17: tmp_208 (181)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:185
.preheader3.preheader:3  %tmp_208 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_17: tmp_351_cast (182)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:186
.preheader3.preheader:4  %tmp_351_cast = zext i9 %tmp_208 to i10

ST_17: StgValue_170 (183)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:186
.preheader3.preheader:5  br label %.preheader3

ST_17: StgValue_171 (225)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:194
:0  call fastcc void @subconv_1x1_1612([6144 x float]* %right_part_0, [576 x float]* %conv1_weight, [24 x float]* %conv1_bias, [6144 x float]* %conv1_output_0)


 <State 18>: 3.31ns
ST_18: h (185)  [1/1] 0.00ns
.preheader3:0  %h = phi i5 [ 0, %.preheader3.preheader ], [ %h_21, %.preheader3.loopexit ]

ST_18: exitcond1 (186)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:186
.preheader3:1  %exitcond1 = icmp eq i5 %h, -16

ST_18: empty_402 (187)  [1/1] 0.00ns
.preheader3:2  %empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_18: h_21 (188)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:186
.preheader3:3  %h_21 = add i5 %h, 1

ST_18: StgValue_176 (189)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:186
.preheader3:4  br i1 %exitcond1, label %.preheader77.loopexit, label %.preheader.preheader

ST_18: tmp_167_cast1 (191)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader.preheader:0  %tmp_167_cast1 = zext i5 %h to i10

ST_18: tmp_167_cast (192)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
.preheader.preheader:1  %tmp_167_cast = zext i5 %h to i11

ST_18: tmp_209 (193)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:188
.preheader.preheader:2  %tmp_209 = add i11 %tmp_349_cast, %tmp_167_cast

ST_18: tmp_354_cast (194)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
.preheader.preheader:3  %tmp_354_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_209, i4 0)

ST_18: tmp_210 (195)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:189
.preheader.preheader:4  %tmp_210 = add i10 %tmp_351_cast, %tmp_167_cast1

ST_18: tmp_119 (196)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
.preheader.preheader:5  %tmp_119 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_210, i4 0)

ST_18: tmp_357_cast (197)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:187
.preheader.preheader:6  %tmp_357_cast = zext i14 %tmp_119 to i15

ST_18: StgValue_184 (198)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:187
.preheader.preheader:7  br label %.preheader

ST_18: StgValue_185 (223)  [1/1] 0.00ns
.preheader77.loopexit:0  br label %.preheader77


 <State 19>: 5.61ns
ST_19: w (200)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_21, %0 ], [ 0, %.preheader.preheader ]

ST_19: exitcond (201)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:187
.preheader:1  %exitcond = icmp eq i5 %w, -16

ST_19: empty_403 (202)  [1/1] 0.00ns
.preheader:2  %empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_19: w_21 (203)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:187
.preheader:3  %w_21 = add i5 %w, 1

ST_19: StgValue_190 (204)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:187
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %0

ST_19: tmp_168_cast (206)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:0  %tmp_168_cast = zext i5 %w to i15

ST_19: tmp_211 (207)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:188
:1  %tmp_211 = add i15 %tmp_354_cast, %tmp_168_cast

ST_19: tmp_358_cast (208)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:2  %tmp_358_cast = zext i15 %tmp_211 to i64

ST_19: input_addr (209)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:3  %input_addr = getelementptr [12288 x float]* %input_r, i64 0, i64 %tmp_358_cast

ST_19: tmp_212 (210)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:189
:4  %tmp_212 = add i15 %tmp_357_cast, %tmp_168_cast

ST_19: tmp_359_cast (211)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
:5  %tmp_359_cast = zext i15 %tmp_212 to i64

ST_19: input_addr_3 (212)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
:6  %input_addr_3 = getelementptr [12288 x float]* %input_r, i64 0, i64 %tmp_359_cast

ST_19: input_load (215)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:188
:9  %input_load = load float* %input_addr, align 4

ST_19: input_load_3 (217)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:189
:11  %input_load_3 = load float* %input_addr_3, align 4

ST_19: StgValue_200 (221)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 20>: 6.51ns
ST_20: left_part_0_addr_3 (213)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:189
:7  %left_part_0_addr_3 = getelementptr [6144 x float]* %left_part_0, i64 0, i64 %tmp_359_cast

ST_20: right_part_0_addr_3 (214)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:188
:8  %right_part_0_addr_3 = getelementptr [6144 x float]* %right_part_0, i64 0, i64 %tmp_359_cast

ST_20: input_load (215)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:188
:9  %input_load = load float* %input_addr, align 4

ST_20: StgValue_204 (216)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:188
:10  store float %input_load, float* %right_part_0_addr_3, align 4

ST_20: input_load_3 (217)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:189
:11  %input_load_3 = load float* %input_addr_3, align 4

ST_20: StgValue_206 (218)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:189
:12  store float %input_load_3, float* %left_part_0_addr_3, align 4

ST_20: StgValue_207 (219)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:187
:13  br label %.preheader


 <State 21>: 0.00ns
ST_21: StgValue_208 (225)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:194
:0  call fastcc void @subconv_1x1_1612([6144 x float]* %right_part_0, [576 x float]* %conv1_weight, [24 x float]* %conv1_bias, [6144 x float]* %conv1_output_0)


 <State 22>: 0.00ns
ST_22: StgValue_209 (226)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:196
:1  call fastcc void @subconv_3x3_16_no_re([6144 x float]* %conv1_output_0, [216 x float]* %conv2_weight, [24 x float]* %conv2_bias, [6144 x float]* %conv2_output_0)


 <State 23>: 0.00ns
ST_23: StgValue_210 (226)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:196
:1  call fastcc void @subconv_3x3_16_no_re([6144 x float]* %conv1_output_0, [216 x float]* %conv2_weight, [24 x float]* %conv2_bias, [6144 x float]* %conv2_output_0)


 <State 24>: 1.59ns
ST_24: StgValue_211 (227)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:198
:2  call fastcc void @subconv_1x1_1612([6144 x float]* %conv2_output_0, [576 x float]* %conv3_weight, [24 x float]* %conv3_bias, [6144 x float]* %conv3_output_0)


 <State 25>: 0.00ns
ST_25: StgValue_212 (227)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:198
:2  call fastcc void @subconv_1x1_1612([6144 x float]* %conv2_output_0, [576 x float]* %conv3_weight, [24 x float]* %conv3_bias, [6144 x float]* %conv3_output_0)


 <State 26>: 0.00ns
ST_26: StgValue_213 (228)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:200
:3  call fastcc void @shuffle_2415([6144 x float]* %left_part_0, [6144 x float]* %conv3_output_0, [12288 x float]* %output_r)


 <State 27>: 0.00ns
ST_27: StgValue_214 (228)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:200
:3  call fastcc void @shuffle_2415([6144 x float]* %left_part_0, [6144 x float]* %conv3_output_0, [12288 x float]* %output_r)

ST_27: StgValue_215 (229)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:201
:4  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar6', accelerator_hls/components.cpp:179) with incoming values : ('indvarinc7', accelerator_hls/components.cpp:179) [16]  (1.59 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar6', accelerator_hls/components.cpp:179) with incoming values : ('indvarinc7', accelerator_hls/components.cpp:179) [16]  (0 ns)
	'add' operation ('indvarinc7', accelerator_hls/components.cpp:179) [17]  (2.33 ns)

 <State 3>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar10', accelerator_hls/components.cpp:179) with incoming values : ('indvarinc11', accelerator_hls/components.cpp:179) [21]  (0 ns)
	'add' operation ('indvarinc11', accelerator_hls/components.cpp:179) [22]  (2.35 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_154', accelerator_hls/components.cpp:179) [41]  (3.31 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar21', accelerator_hls/components.cpp:180) with incoming values : ('indvarinc22', accelerator_hls/components.cpp:180) [47]  (0 ns)
	'add' operation ('indvarinc22', accelerator_hls/components.cpp:180) [48]  (2.33 ns)

 <State 6>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar25', accelerator_hls/components.cpp:180) with incoming values : ('indvarinc26', accelerator_hls/components.cpp:180) [52]  (0 ns)
	'add' operation ('indvarinc26', accelerator_hls/components.cpp:180) [53]  (2.35 ns)

 <State 7>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_157', accelerator_hls/components.cpp:180) [72]  (3.31 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar26', accelerator_hls/components.cpp:181) with incoming values : ('indvarinc27', accelerator_hls/components.cpp:181) [78]  (0 ns)
	'add' operation ('indvarinc27', accelerator_hls/components.cpp:181) [79]  (2.33 ns)

 <State 9>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar27', accelerator_hls/components.cpp:181) with incoming values : ('indvarinc28', accelerator_hls/components.cpp:181) [83]  (0 ns)
	'add' operation ('indvarinc28', accelerator_hls/components.cpp:181) [84]  (2.35 ns)

 <State 10>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_160', accelerator_hls/components.cpp:181) [103]  (3.31 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar29', accelerator_hls/components.cpp:182) with incoming values : ('indvarinc30', accelerator_hls/components.cpp:182) [109]  (0 ns)
	'add' operation ('indvarinc30', accelerator_hls/components.cpp:182) [110]  (2.33 ns)

 <State 12>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar30', accelerator_hls/components.cpp:182) with incoming values : ('indvarinc31', accelerator_hls/components.cpp:182) [114]  (0 ns)
	'add' operation ('indvarinc31', accelerator_hls/components.cpp:182) [115]  (2.35 ns)

 <State 13>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_163', accelerator_hls/components.cpp:182) [134]  (3.31 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar32', accelerator_hls/components.cpp:183) with incoming values : ('indvarinc33', accelerator_hls/components.cpp:183) [140]  (0 ns)
	'add' operation ('indvarinc33', accelerator_hls/components.cpp:183) [141]  (2.33 ns)

 <State 15>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar33', accelerator_hls/components.cpp:183) with incoming values : ('indvarinc34', accelerator_hls/components.cpp:183) [145]  (0 ns)
	'add' operation ('indvarinc34', accelerator_hls/components.cpp:183) [146]  (2.35 ns)

 <State 16>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_169', accelerator_hls/components.cpp:183) [165]  (3.31 ns)

 <State 17>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:185) [171]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_hls/components.cpp:185) [173]  (3.31 ns)

 <State 18>: 3.31ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_hls/components.cpp:186) [185]  (0 ns)
	'icmp' operation ('exitcond1', accelerator_hls/components.cpp:186) [186]  (3.31 ns)

 <State 19>: 5.61ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_hls/components.cpp:187) [200]  (0 ns)
	'add' operation ('tmp_211', accelerator_hls/components.cpp:188) [207]  (2.35 ns)
	'getelementptr' operation ('input_addr', accelerator_hls/components.cpp:188) [209]  (0 ns)
	'load' operation ('input_load', accelerator_hls/components.cpp:188) on array 'input_r' [215]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', accelerator_hls/components.cpp:188) on array 'input_r' [215]  (3.25 ns)
	'store' operation (accelerator_hls/components.cpp:188) of variable 'input_load', accelerator_hls/components.cpp:188 on array 'right_part[0]', accelerator_hls/components.cpp:180 [216]  (3.25 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:198) to 'subconv_1x1_1612' [227]  (1.59 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
