Ref: ã€ŠIntel 64 Architeture Memory Ordering White Paper_r1.0ã€‹



# WB å†…å­˜çš„memory ordering



## WBå†…å­˜

* WB memory is what is typically used for memory made available by C malloc library calls and by allocation primitives such as new in higher-level languages.



## items

* intelçš„è¯­æ³•æ˜¯ ç±»ä¼¼  `mov target from`


* older/younger

  æŒ‰ç…§ç¨‹åºé¡ºåºçš„æŒ‡ä»¤å…ˆåŽå…³ç³»ï¼Œ å…ˆ -> olderï¼ŒåŽ -> younger

* processor -> logical processor

* total orderï¼ˆå…¨åºï¼Ÿï¼‰ -> Operations that write to memory have a total order if all processors agree on their order of execution.

  > TODO é¢æ²¡æ‡‚ï¼Œå³ä½¿æœäº†ä¸‹total orderçš„å®šä¹‰ï¼Œè¿˜æ˜¯æ²¡æ‡‚åœ¨è¿™é‡Œçš„å«ä¹‰
  >
  > > ä»Žä¸‹æ–‡æ¥çœ‹åº”è¯¥æ˜¯ï¼š å¯¹äºŽå„æ ¸éƒ½ä¸€è‡´çš„é¡ºåº

  ```C
  ååºå…³ç³»ã€å…¨åºå…³ç³»éƒ½æ˜¯å…¬ç†é›†åˆè®ºä¸­çš„ä¸€ç§äºŒå…ƒå…³ç³»ã€‚
  ååºé›†åˆï¼šé…å¤‡äº†ååºå…³ç³»çš„é›†åˆã€‚
  å…¨åºé›†åˆï¼šé…å¤‡äº†å…¨åºå…³ç³»çš„é›†åˆã€‚

  ååºï¼šé›†åˆå†…åªæœ‰éƒ¨åˆ†å…ƒç´ ä¹‹é—´åœ¨è¿™ä¸ªå…³ç³»ä¸‹æ˜¯å¯ä»¥æ¯”è¾ƒçš„ã€‚
  æ¯”å¦‚ï¼šæ¯”å¦‚å¤æ•°é›†ä¸­å¹¶ä¸æ˜¯æ‰€æœ‰çš„æ•°éƒ½å¯ä»¥æ¯”è¾ƒå¤§å°ï¼Œé‚£ä¹ˆâ€œå¤§å°â€å°±æ˜¯å¤æ•°é›†çš„ä¸€ä¸ªååºå…³ç³»ã€‚

  å…¨åºï¼šé›†åˆå†…ä»»ä½•ä¸€å¯¹å…ƒç´ åœ¨åœ¨è¿™ä¸ªå…³ç³»ä¸‹éƒ½æ˜¯ç›¸äº’å¯æ¯”è¾ƒçš„ã€‚
  æ¯”å¦‚ï¼šæœ‰é™é•¿åº¦çš„åºåˆ—æŒ‰å­—å…¸åºæ˜¯å…¨åºçš„ã€‚æœ€å¸¸è§çš„æ˜¯å•è¯åœ¨å­—å…¸ä¸­æ˜¯å…¨åºçš„ã€‚

  // from http://blog.csdn.net/liuchuo/article/details/51986226
  ```

* xchg -> ä»¥lockçš„è§’è‰²å‡ºçŽ°

  ```
  IA-32 IntelÂ® Architecture Software Developerâ€™s Manual Volume 3A: System Programming Guide, Part 1

  7.1.2.1 says:

  The operations on which the processor automatically follows the LOCK semantics are as follows:

  When executing an XCHG instruction that references memory.
  Similarly,

  IntelÂ® 64 and IA-32 Architectures Software Developerâ€™s Manual Volume 2B: Instruction Set Reference, N-Z

  XCHG:

  If a memory operand is referenced, the processorâ€™s locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL.
  Note that this doesn't actually meant that the LOCK# signal is asserted whether or not the LOCK prefix is used, 7.1.4 describes how on later processors locking semantics are preserved without a LOCK# if the memory location is cached. Clever, and definitely over my head.
  ```

  â€‹

## overview



1. Loads are not reordered with other loads.

   ä¹Ÿå°±æ˜¯é»˜è®¤ä¿è¯ LL ä¸ä¹±åºï¼Œç­‰äºŽè‡ªå¸¦LL MB

2. Stores are not reordered with other stores.

   ä¹Ÿå°±æ˜¯è‡ªå¸¦ SS MB

3. Stores are not reordered with older loads.

   ä¹Ÿå³è‡ªå¸¦ LS MB â€” LS !-> SL

   > è€Œ `with younder loads` å°±æ˜¯ SL åœºæ™¯äº†ï¼Œ4ä¸­æŒ‡æ˜Žï¼š ä¸ä¿è¯...

4. Loads may be reordered with older stores to different locations but not with older stores to the same location.

   ä¹Ÿå³é»˜è®¤ **ä¸** ä¿è¯ SL ä¸ä¹±åº â€” SL ?-> LS

5. In a multiprocessor system, memory ordering obeys causality (memory ordering respects transitive visibility).

   å› æžœå¾‹ï¼Ÿ ä¼ é€’å¯è§æ€§ï¼Ÿ

6. In a multiprocessor system, stores to the same location have a total order.

   > æ²¡æ‡‚ï¼Œè·Ÿ2ä¸æ˜¯é‡å¤äº†ä¹ˆï¼Ÿ
   >
   > > å¼ºè°ƒçš„ä¸æ˜¯ï¼ˆåŒä¸€ä¸ªæ ¸çš„å¤šä¸ªstoreï¼‰é¡ºåºæ˜¯å¦ï¼ˆç›¸å¯¹äºŽprogram orderï¼‰ä¹±åºï¼ˆè¿™ç‚¹ç”±2ä¿è¯ï¼‰ï¼› è€Œæ˜¯å¼ºè°ƒï¼ˆä¸åŒæ ¸å¯¹äºŽåŒä¸€locationçš„storeï¼‰é¡ºåºå¯¹äºŽå„æ ¸æ˜¯ä¸€è‡´çš„

7. In a multiprocessor system, locked instructions have a total order.

   > ä¸åŒæ ¸çš„é”æŒ‡ä»¤çš„é¡ºåºå¯¹äºŽå„æ ¸æ˜¯ä¸€è‡´çš„

8. Loads and stores are not reordered with locked instructions.



### ç†è§£ï¼

* ï¼ˆåŒæ ¸ï¼‰ä¸ä¹±åº

  * LL
  * SS
  * LS
  * **ä»…é™åŒä¸€ä½ç½®çš„** SL
  * [LS]ðŸ”
  * ðŸ”[LS]

  å¼•ç”³ï¼š åŒä¸€ä½ç½®çš„å„ç§æŒ‡ä»¤ï¼ˆä¹‹é—´ï¼‰éƒ½ä¸ä¼šä¹±åº

* ï¼ˆå¤šæ ¸ï¼‰total order

  * åŒä¸€ä½ç½®å†™
  * é”æŒ‡ä»¤



## ç¤ºä¾‹

### Loads are not reordered with other loads and stores are not reordered with other stores



```assembly
// Initially x == y == 0

// processor 0
mov [ _x], 1 // M1 
mov [_y],1 //M2

// processor 1
mov r1,[_y] // M3 
mov r2, [_x] // M4
```



> r1 == 1 and r2 == 0 is not allowed
>
> > r1 == 1 -> æ‰§è¡Œäº†M3 ä¸” åœ¨æ­¤ä¹‹å‰æ‰§è¡Œäº†M2 -> M1æ›´åœ¨æ­¤ä¹‹å‰æ‰§è¡Œ -> æ‰§è¡ŒM4æ—¶xä¸º1 -> r2 == 1



### Stores are not reordered with older loads



```assembly
// Initially x == y == 0

// processor 0
mov r1,[ _x] // M1 
mov [_y],1 //M2

// processor 1
mov r2,[_y] // M3 
mov [_x],1 // M4
```



> r1 == 1 and r2 == 1 is not allowed
>
> > r1 == 1 -> æ‰§è¡Œäº†M1 ä¸”æ˜¯ M4-M1 -> M3-M4-M1-M2 -> M3æ‰§è¡Œæ—¶yä¸º0 -> r2 == 0



### Loads may be reordered with older stores to different locations



#### Loads may be reordered with older stores

```assembly
// Initially x == y == 0

// processor 0
mov [ _x], 1 // M1 
mov r1, [ _y] // M2

// processor 1
mov [ _y], 1 // M3 
mov r2, [_x] // M4
```



> r1 == 0 and r2 == 0 is allowed
>
> > æ­¤æ—¶ä¹±åºä¸ºï¼š
> >
> > ```assembly
> > // processor 0
> > mov r1, [ _y] // M2
> > mov [ _x], 1 // M1 
> >
> > // processor 1
> > mov r2, [_x] // M4
> > mov [ _y], 1 // M3 
> > ```



#### Loads are not reordered with older stores to the same location

```assembly
// Initially x == y == 0

// processor 0
mov [_x],1 //M1 
mov r1, [ _x] // M2

// processor 1
mov [ _y], 1 // M3 
mov r2, [ _y] // M4
```



> Must have r1 == 1 and r2 == 1





### Intra-processor forwarding is allowed

```assembly
// Initially x == y == 0

// processor 0
mov [_x],1 // M1 
mov r1, [ _x] // M2 
mov r2, [ _y] // M3

// processor 1
mov [ _y], 1  // M4
mov r3, [ _y] // M5
mov r4, [ _x] // M6
```



> r2 == 0 and r4 == 0 is allowed
>
> å…¶ä»–æ ¸çš„storeå¯èƒ½å¯¹æœ¬æ ¸ï¼ˆæš‚æ—¶ï¼‰ä¸å¯è§



### Stores are transitively visible

ä¼ é€’æ€§å¯è§





```assembly
// Initially x == y == 0

// processor 0
mov [_x],1 //M1

// processor 1
mov r1, [ _x] // M2 
mov [_y],1 //M3

// processor 2
mov r2, [ _y] // M4 
mov r3, [ _x] // M5
```



> r1 == 1, r2 == 1, r3 == 0 is not allowed
>
> * r2 == 1, r3 == 0 -> M2-M3-M4-M5-M1
> * r1 == 1 -> M1-M2
>
> è¿™ä¸¤è€…ç›¸æ‚–ï¼š 







### Total order on stores to the same location



```assembly
// Initially x == 0

// processor 0
mov [_x],1 //M1

// processor 1
mov [_x],2 //M2

// processor 2
mov r1, [ _x] // M3 
mov r2, [ _x] // M4

// processor 3
mov r3, [ _x] // M5 
mov r4, [ _x] // M6
```



> r1 == 1, r2 == 2, r3 == 2, r4 == 1 is not allowed
>
> > * r1 == 1, r2 == 2 -> M1-M3-M2-M4
> > * r3 == 2, r4 == 1 -> M2-M5-M1-M6
> >
> > è¿™ä¸¤è€…ç›¸æ‚–ï¼š M1-M2å¯¹å„æ ¸éƒ½åº”è¯¥æ˜¯åŒä¸€ä¸ªç¡®å®šçš„é¡ºåº





### Locked instructions have a total order 



```assembly
// Initially x == y == 0, r1 == r2 == 1

// process 0
xchg [ _x], r1 // M1

// process 1
xchg [ _y], r2 // M2

// process 3
mov r3, [ _x] //M3 
mov r4, [ _y] //M4

// process 4
mov r5, [ _y] //M5 
mov r6, [ _x] //M6
```



> r3 == 1, r4 == 0, r5 == 1, r6 == 0 is not allowed
>
> > - r3 == 1, r4 == 0 -> M1-M3-M4-M2
> > - r5 == 1, r6 == 0 -> M2-M5-M6-M1
> >
> > è¿™ä¸¤è€…ç›¸æ‚–ï¼š M1-M2å¯¹å„æ ¸éƒ½åº”è¯¥æ˜¯åŒä¸€ä¸ªç¡®å®šçš„é¡ºåº



### Loads and stores are not reordered with locks 



#### Loads are not reordered with locks

```assembly
// Initially x == y == 0, r1 == r3 == 1

// processor 0
xchg [ _x],r1 // M1 
mov r2,[_y] //M2

// processor 1
xchg [_y],r3 // M3 
mov r4,[_x] // M4
```



> r2 == 0 and r4 == 0 is not allowed
>
> r2 == 0 -> æ‰§è¡ŒM2æ—¶yä¸º0ï¼Œæ‰€ä»¥æ˜¯ M1-M2-M3-M4 -> M4æ‰§è¡Œæ—¶xä¸º1 -> r4 == 1



#### Stores are not reordered with locks

```assembly
// Initially x == y == 0, r1 == 1

// processor 0
xchg [ _x],r1 // M1 
mov [_y],1 //M2

// processor 1
mov r2,[_y] // M3 
mov r3,[_x] // M4
```



> r2 == 1 and r3 == 0 is not allowed
>
> r2 == 1 -> æ‰§è¡ŒM3æ—¶yä¸º1ï¼Œæ‰€ä»¥æ˜¯ M1-M2-M3-M4 -> M4æ‰§è¡Œæ—¶xä¸º1 -> r3 == 1









