--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml pop_cpu.twx pop_cpu.ncd -o pop_cpu.twr pop_cpu.pcf -ucf
pop_cpu.ucf

Design file:              pop_cpu.ncd
Physical constraint file: pop_cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RAM1data<0> |    2.141(R)|   -0.484(R)|clk_BUFGP         |   0.000|
RAM1data<1> |    1.407(R)|    0.118(R)|clk_BUFGP         |   0.000|
RAM1data<2> |    1.263(R)|    0.236(R)|clk_BUFGP         |   0.000|
RAM1data<3> |    1.359(R)|    0.158(R)|clk_BUFGP         |   0.000|
RAM1data<4> |   -0.009(R)|    1.267(R)|clk_BUFGP         |   0.000|
RAM1data<5> |   -0.061(R)|    1.309(R)|clk_BUFGP         |   0.000|
RAM1data<6> |    1.271(R)|    0.266(R)|clk_BUFGP         |   0.000|
RAM1data<7> |    1.214(R)|    0.276(R)|clk_BUFGP         |   0.000|
RAM1data<8> |    1.188(R)|    0.276(R)|clk_BUFGP         |   0.000|
RAM1data<9> |    1.265(R)|    0.214(R)|clk_BUFGP         |   0.000|
RAM1data<10>|    1.099(R)|    0.361(R)|clk_BUFGP         |   0.000|
RAM1data<11>|    1.214(R)|    0.269(R)|clk_BUFGP         |   0.000|
RAM1data<12>|    0.858(R)|    0.548(R)|clk_BUFGP         |   0.000|
RAM1data<13>|    0.959(R)|    0.467(R)|clk_BUFGP         |   0.000|
RAM1data<14>|    0.778(R)|    0.614(R)|clk_BUFGP         |   0.000|
RAM1data<15>|    0.791(R)|    0.603(R)|clk_BUFGP         |   0.000|
dataReady   |    2.105(R)|   -0.440(R)|clk_BUFGP         |   0.000|
tsre        |    2.812(R)|   -1.021(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RAM1EN      |   18.891(R)|clk_BUFGP         |   0.000|
RAM1OE      |   19.134(R)|clk_BUFGP         |   0.000|
RAM1WE      |   17.757(R)|clk_BUFGP         |   0.000|
Ram2Addr<0> |   27.413(R)|clk_BUFGP         |   0.000|
Ram2Addr<1> |   27.228(R)|clk_BUFGP         |   0.000|
Ram2Addr<2> |   28.483(R)|clk_BUFGP         |   0.000|
Ram2Addr<3> |   29.049(R)|clk_BUFGP         |   0.000|
Ram2Addr<4> |   28.535(R)|clk_BUFGP         |   0.000|
Ram2Addr<5> |   29.509(R)|clk_BUFGP         |   0.000|
Ram2Addr<6> |   28.964(R)|clk_BUFGP         |   0.000|
Ram2Addr<7> |   28.135(R)|clk_BUFGP         |   0.000|
Ram2Addr<8> |   28.004(R)|clk_BUFGP         |   0.000|
Ram2Addr<9> |   27.877(R)|clk_BUFGP         |   0.000|
Ram2Addr<10>|   27.475(R)|clk_BUFGP         |   0.000|
Ram2Addr<11>|   27.865(R)|clk_BUFGP         |   0.000|
Ram2Addr<12>|   29.342(R)|clk_BUFGP         |   0.000|
Ram2Addr<13>|   29.306(R)|clk_BUFGP         |   0.000|
Ram2Addr<14>|   28.607(R)|clk_BUFGP         |   0.000|
Ram2Addr<15>|   25.979(R)|clk_BUFGP         |   0.000|
Ram2Data<0> |   26.092(R)|clk_BUFGP         |   0.000|
Ram2Data<1> |   26.323(R)|clk_BUFGP         |   0.000|
Ram2Data<2> |   25.753(R)|clk_BUFGP         |   0.000|
Ram2Data<3> |   25.751(R)|clk_BUFGP         |   0.000|
Ram2Data<4> |   26.094(R)|clk_BUFGP         |   0.000|
Ram2Data<5> |   25.752(R)|clk_BUFGP         |   0.000|
Ram2Data<6> |   25.714(R)|clk_BUFGP         |   0.000|
Ram2Data<7> |   26.349(R)|clk_BUFGP         |   0.000|
Ram2Data<8> |   27.211(R)|clk_BUFGP         |   0.000|
Ram2Data<9> |   27.858(R)|clk_BUFGP         |   0.000|
Ram2Data<10>|   25.502(R)|clk_BUFGP         |   0.000|
Ram2Data<11>|   26.063(R)|clk_BUFGP         |   0.000|
Ram2Data<12>|   27.242(R)|clk_BUFGP         |   0.000|
Ram2Data<13>|   28.180(R)|clk_BUFGP         |   0.000|
Ram2Data<14>|   25.810(R)|clk_BUFGP         |   0.000|
Ram2Data<15>|   27.778(R)|clk_BUFGP         |   0.000|
Ram2EN      |   26.041(R)|clk_BUFGP         |   0.000|
Ram2OE      |   26.861(R)|clk_BUFGP         |   0.000|
Ram2WE      |   25.990(R)|clk_BUFGP         |   0.000|
ins<0>      |    9.666(R)|clk_BUFGP         |   0.000|
ins<1>      |    9.381(R)|clk_BUFGP         |   0.000|
ins<2>      |    9.145(R)|clk_BUFGP         |   0.000|
ins<3>      |    9.854(R)|clk_BUFGP         |   0.000|
ins<4>      |    9.157(R)|clk_BUFGP         |   0.000|
ins<5>      |    8.991(R)|clk_BUFGP         |   0.000|
ins<6>      |    9.638(R)|clk_BUFGP         |   0.000|
ins<7>      |    8.642(R)|clk_BUFGP         |   0.000|
ins<8>      |   11.961(R)|clk_BUFGP         |   0.000|
ins<9>      |   11.231(R)|clk_BUFGP         |   0.000|
ins<10>     |   12.815(R)|clk_BUFGP         |   0.000|
ins<11>     |   12.852(R)|clk_BUFGP         |   0.000|
ins<12>     |   12.016(R)|clk_BUFGP         |   0.000|
ins<13>     |   11.926(R)|clk_BUFGP         |   0.000|
ins<14>     |   13.610(R)|clk_BUFGP         |   0.000|
ins<15>     |   13.162(R)|clk_BUFGP         |   0.000|
r7<0>       |   19.777(R)|clk_BUFGP         |   0.000|
r7<6>       |   26.969(R)|clk_BUFGP         |   0.000|
rdn         |   16.602(R)|clk_BUFGP         |   0.000|
wrn         |   19.726(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.101|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 29 13:03:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 203 MB



