set a(0-2363) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2651 {}}} SUCCS {{66 0 0 0-2366 {}} {258 0 0 0-2357 {}} {256 0 0 0-2651 {}}} CYCLES {}}
set a(0-2364) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2648 {}}} SUCCS {{66 0 0 0-2366 {}} {130 0 0 0-2357 {}} {256 0 0 0-2648 {}}} CYCLES {}}
set a(0-2365) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-2357 {}}} CYCLES {}}
set a(0-2366) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-2364 {}} {66 0 0 0-2363 {}}} SUCCS {{66 0 0 0-2642 {}} {66 0 0 0-2645 {}} {66 0 0 0-2648 {}} {66 0 0 0-2651 {}} {66 0 0 0-2654 {}}} CYCLES {}}
set a(0-2367) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2368 {}} {130 0 0 0-2357 {}}} CYCLES {}}
set a(0-2368) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2367 {}}} SUCCS {{131 0 0 0-2369 {}} {130 0 0 0-2357 {}} {130 0 0 0-2638 {}} {130 0 0 0-2639 {}} {146 0 0 0-2640 {}}} CYCLES {}}
set a(0-2369) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2368 {}} {772 0 0 0-2357 {}}} SUCCS {{259 0 0 0-2357 {}}} CYCLES {}}
set a(0-2370) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-27 LOC {0 1.0 1 0.8624999999999999 1 0.8624999999999999 1 0.8624999999999999 1 0.8624999999999999} PREDS {{774 0 0 0-2637 {}}} SUCCS {{259 0 0 0-2371 {}} {130 0 0 0-2358 {}} {256 0 0 0-2637 {}}} CYCLES {}}
set a(0-2371) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-28 LOC {1 0.0 1 0.8624999999999999 1 0.8624999999999999 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-2370 {}}} SUCCS {{258 0 0 0-2358 {}}} CYCLES {}}
set a(0-2372) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2358 {}}} SUCCS {{258 0 0 0-2358 {}}} CYCLES {}}
set a(0-2373) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2358 {}}} CYCLES {}}
set a(0-2374) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 4 1.0} PREDS {{774 0 0 0-2628 {}}} SUCCS {{259 0 0 0-2375 {}} {256 0 0 0-2628 {}}} CYCLES {}}
set a(0-2375) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-32 LOC {0 1.0 0 1.0 0 1.0 4 1.0} PREDS {{259 0 0 0-2374 {}}} SUCCS {{128 0 0 0-2387 {}} {64 0 0 0-2359 {}}} CYCLES {}}
set a(0-2376) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-33 LOC {0 1.0 1 0.62625 1 0.62625 1 0.62625 1 0.62625} PREDS {} SUCCS {{259 0 0 0-2377 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2377) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-34 LOC {0 1.0 1 0.62625 1 0.62625 1 0.62625} PREDS {{259 0 0 0-2376 {}}} SUCCS {{259 0 0 0-2378 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2378) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-35 LOC {1 0.0 1 0.62625 1 0.62625 1 0.86249975 1 0.86249975} PREDS {{259 0 0 0-2377 {}}} SUCCS {{259 0 0 0-2379 {}} {130 0 0 0-2359 {}} {258 0 0 0-2444 {}} {258 0 0 0-2503 {}}} CYCLES {}}
set a(0-2379) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-36 LOC {1 0.23625 1 0.8624999999999999 1 0.8624999999999999 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-2378 {}}} SUCCS {{258 0 0 0-2382 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2380) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-37 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.0817571} PREDS {{774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2381 {}} {130 0 0 0-2359 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2381) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-38 LOC {0 1.0 2 0.0 2 0.0 2 0.0817571} PREDS {{259 0 0 0-2380 {}}} SUCCS {{259 0 0 0-2382 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2382) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.67 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-39 LOC {2 0.0 2 0.0817571 2 0.0817571 2 0.999999772 2 0.999999772} PREDS {{259 0 0 0-2381 {}} {258 0 0 0-2379 {}}} SUCCS {{259 0 0 0-2383 {}} {258 0 0 0-2385 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2383) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-40 LOC {2 0.9182429 3 0.5 3 0.5 3 0.5} PREDS {{259 0 0 0-2382 {}}} SUCCS {{259 0 1.500 0-2384 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-41 LOC {3 1.0 3 0.9 3 1.0 4 0.5999997499999998 4 0.5999997499999998} PREDS {{259 0 1.500 0-2383 {}}} SUCCS {{258 0 0 0-2359 {}}} CYCLES {}}
set a(0-2385) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-42 LOC {2 0.9182429 3 0.5 3 0.5 3 0.5} PREDS {{258 0 0 0-2382 {}}} SUCCS {{259 0 1.500 0-2386 {}} {130 0 0 0-2359 {}}} CYCLES {}}
set a(0-2386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-43 LOC {3 1.0 3 0.9 3 1.0 4 0.5999997499999998 4 0.5999997499999998} PREDS {{259 0 1.500 0-2385 {}}} SUCCS {{258 0 0 0-2359 {}}} CYCLES {}}
set a(0-2387) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-44 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-2375 {}} {772 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2359 {}}} CYCLES {}}
set a(0-2388) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-45 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24875} PREDS {{774 0 0 0-2433 {}}} SUCCS {{259 0 0 0-2389 {}} {130 0 0 0-2432 {}} {256 0 0 0-2433 {}}} CYCLES {}}
set a(0-2389) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(9-2) TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-46 LOC {0 1.0 1 0.0 1 0.0 2 0.24875} PREDS {{259 0 0 0-2388 {}}} SUCCS {{258 0 0 0-2392 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2390) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-47 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24875} PREDS {} SUCCS {{259 0 0 0-2391 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2391) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#1 TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-48 LOC {0 1.0 1 0.0 1 0.0 2 0.24875} PREDS {{259 0 0 0-2390 {}}} SUCCS {{259 0 0 0-2392 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2392) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-49 LOC {1 0.0 1 0.24875 1 0.24875 1 0.4999997500000001 2 0.4999997500000001} PREDS {{259 0 0 0-2391 {}} {258 0 0 0-2389 {}}} SUCCS {{258 0 0 0-2395 {}} {258 0 0 0-2413 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2393) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.5} PREDS {{774 0 0 0-2433 {}}} SUCCS {{259 0 0 0-2394 {}} {130 0 0 0-2432 {}} {256 0 0 0-2433 {}}} CYCLES {}}
set a(0-2394) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(1-0)#1 TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-51 LOC {0 1.0 1 0.0 1 0.0 2 0.5} PREDS {{259 0 0 0-2393 {}}} SUCCS {{259 0 0 0-2395 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2395) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-52 LOC {1 0.25125 1 0.5 1 0.5 2 0.5} PREDS {{259 0 0 0-2394 {}} {258 0 0 0-2392 {}}} SUCCS {{259 0 1.500 0-2396 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-53 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2395 {}} {774 0 1.500 0-2427 {}} {774 0 1.500 0-2414 {}}} SUCCS {{258 0 0 0-2406 {}} {256 0 0 0-2414 {}} {258 0 0 0-2416 {}} {256 0 0 0-2427 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2397) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2398 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2398) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#2 TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-55 LOC {0 1.0 1 0.0 1 0.0 1 0.74125} PREDS {{259 0 0 0-2397 {}}} SUCCS {{259 0 0 0-2399 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2399) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-56 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {{259 0 0 0-2398 {}}} SUCCS {{258 0 0 0-2401 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2400) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-57 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2401 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2401) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-58 LOC {1 0.0 1 0.4825 1 0.4825 1 0.7412497499999999 1 0.99999975} PREDS {{259 0 0 0-2400 {}} {258 0 0 0-2399 {}}} SUCCS {{258 0 0 0-2404 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2402) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {{774 0 0 0-2433 {}}} SUCCS {{259 0 0 0-2403 {}} {130 0 0 0-2432 {}} {256 0 0 0-2433 {}}} CYCLES {}}
set a(0-2403) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-60 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2402 {}}} SUCCS {{259 0 0 0-2404 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2404) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-61 LOC {1 0.25875 1 0.74125 1 0.74125 1 0.99999975 2 0.49999974999999997} PREDS {{259 0 0 0-2403 {}} {258 0 0 0-2401 {}}} SUCCS {{259 0 1.500 0-2405 {}} {258 0 1.500 0-2427 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-62 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2404 {}} {774 0 1.500 0-2427 {}} {774 0 1.500 0-2414 {}}} SUCCS {{259 0 0 0-2406 {}} {256 0 0 0-2414 {}} {258 0 0 0-2415 {}} {256 0 0 0-2427 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2406) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-63 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 10 0.63874975} PREDS {{259 0 0 0-2405 {}} {258 0 0 0-2396 {}}} SUCCS {{259 0 0 0-2407 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2407) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-64 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{259 0 0 0-2406 {}} {128 0 0 0-2409 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2408) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-65 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{128 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2409 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2409) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-66 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 11 0.07999975000000004} PREDS {{259 0 0 0-2408 {}} {258 0 0 0-2407 {}}} SUCCS {{128 0 0 0-2407 {}} {128 0 0 0-2408 {}} {259 0 0 0-2410 {}}} CYCLES {}}
set a(0-2410) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-67 LOC {5 0.08 5 0.5 5 0.5 11 0.5} PREDS {{259 0 0 0-2409 {}}} SUCCS {{258 0 1.500 0-2414 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2411) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 11 0.5} PREDS {{774 0 0 0-2433 {}}} SUCCS {{259 0 0 0-2412 {}} {130 0 0 0-2432 {}} {256 0 0 0-2433 {}}} CYCLES {}}
set a(0-2412) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(1-0) TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-69 LOC {0 1.0 1 0.0 1 0.0 11 0.5} PREDS {{259 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2413 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2413) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-70 LOC {1 0.25125 5 0.5 5 0.5 11 0.5} PREDS {{259 0 0 0-2412 {}} {258 0 0 0-2392 {}}} SUCCS {{259 0 1.500 0-2414 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-71 LOC {5 1.0 5 0.9 5 1.0 6 0.0249997500000001 12 0.0249997500000001} PREDS {{774 0 0 0-2414 {}} {259 0 1.500 0-2413 {}} {258 0 1.500 0-2410 {}} {256 0 0 0-2405 {}} {256 0 0 0-2396 {}} {774 0 0 0-2427 {}}} SUCCS {{774 0 1.500 0-2396 {}} {774 0 1.500 0-2405 {}} {774 0 0 0-2414 {}} {258 0 0 0-2427 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2415) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-72 LOC {3 0.6 3 0.65875 3 0.65875 4 0.2975} PREDS {{258 0 0 0-2405 {}}} SUCCS {{259 0 0 0-2416 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2416) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-73 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 4 0.63874975} PREDS {{259 0 0 0-2415 {}} {258 0 0 0-2396 {}}} SUCCS {{259 0 0 0-2417 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2417) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-74 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{259 0 0 0-2416 {}} {128 0 0 0-2419 {}}} SUCCS {{258 0 0 0-2419 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2418) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-75 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{128 0 0 0-2419 {}}} SUCCS {{259 0 0 0-2419 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2419) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_5224928a713d998f31e113942b953258634d() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-76 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 5 0.07999975000000004} PREDS {{259 0 0 0-2418 {}} {258 0 0 0-2417 {}}} SUCCS {{128 0 0 0-2417 {}} {128 0 0 0-2418 {}} {259 0 0 0-2420 {}}} CYCLES {}}
set a(0-2420) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-77 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2419 {}}} SUCCS {{259 0 0 0-2421 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2421) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-78 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2420 {}} {128 0 0 0-2425 {}}} SUCCS {{258 0 0 0-2425 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2422) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-79 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2425 {}}} SUCCS {{258 0 0 0-2425 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2423) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-80 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2425 {}}} SUCCS {{258 0 0 0-2425 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2424) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-81 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2425 {}}} SUCCS {{259 0 0 0-2425 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2425) {AREA_SCORE 6426.00 LIBRARY cluster MODULE mult_6f95beddce4781dedef9ed170f11f70570bc() QUANTITY 1 MULTICYCLE mult_6f95beddce4781dedef9ed170f11f70570bc() MINCLKPRD 5.00 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {6cy+0.32 ns} INPUT_DELAY {1.64 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-82 LOC {5 1.0 5 0.672 5 1.0 12 0.07999975000000004 12 0.07999975000000004} PREDS {{259 0 0 0-2424 {}} {258 0 0 0-2423 {}} {258 0 0 0-2422 {}} {258 0 0 0-2421 {}}} SUCCS {{128 0 0 0-2421 {}} {128 0 0 0-2422 {}} {128 0 0 0-2423 {}} {128 0 0 0-2424 {}} {259 0 0 0-2426 {}}} CYCLES {}}
set a(0-2426) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-83 LOC {12 0.08 12 0.5 12 0.5 12 0.5} PREDS {{259 0 0 0-2425 {}}} SUCCS {{259 0 1.500 0-2427 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-84 LOC {12 1.0 12 0.9 12 1.0 13 0.0249997500000001 13 0.0249997500000001} PREDS {{774 0 0 0-2427 {}} {259 0 1.500 0-2426 {}} {258 0 0 0-2414 {}} {256 0 0 0-2405 {}} {258 0 1.500 0-2404 {}} {256 0 0 0-2396 {}}} SUCCS {{774 0 1.500 0-2396 {}} {774 0 1.500 0-2405 {}} {774 0 0 0-2414 {}} {774 0 0 0-2427 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2428) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{774 0 0 0-2433 {}}} SUCCS {{259 0 0 0-2429 {}} {130 0 0 0-2432 {}} {256 0 0 0-2433 {}}} CYCLES {}}
set a(0-2429) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-86 LOC {0 1.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{259 0 0 0-2428 {}}} SUCCS {{259 0 0 0-2430 {}} {130 0 0 0-2432 {}}} CYCLES {}}
set a(0-2430) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-87 LOC {1 0.0 1 0.7374999999999999 1 0.7374999999999999 1 0.99999975 13 0.99999975} PREDS {{259 0 0 0-2429 {}}} SUCCS {{259 0 0 0-2431 {}} {130 0 0 0-2432 {}} {258 0 0 0-2433 {}}} CYCLES {}}
set a(0-2431) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-88 LOC {1 0.2625 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2430 {}}} SUCCS {{259 0 0 0-2432 {}}} CYCLES {}}
set a(0-2432) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2359 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-89 LOC {13 0.024999999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2431 {}} {130 0 0 0-2430 {}} {130 0 0 0-2429 {}} {130 0 0 0-2428 {}} {130 0 0 0-2427 {}} {130 0 0 0-2426 {}} {130 0 0 0-2424 {}} {130 0 0 0-2423 {}} {130 0 0 0-2422 {}} {130 0 0 0-2421 {}} {130 0 0 0-2420 {}} {130 0 0 0-2418 {}} {130 0 0 0-2417 {}} {130 0 0 0-2416 {}} {130 0 0 0-2415 {}} {130 0 0 0-2414 {}} {130 0 0 0-2413 {}} {130 0 0 0-2412 {}} {130 0 0 0-2411 {}} {130 0 0 0-2410 {}} {130 0 0 0-2408 {}} {130 0 0 0-2407 {}} {130 0 0 0-2406 {}} {130 0 0 0-2405 {}} {130 0 0 0-2404 {}} {130 0 0 0-2403 {}} {130 0 0 0-2402 {}} {130 0 0 0-2401 {}} {130 0 0 0-2400 {}} {130 0 0 0-2399 {}} {130 0 0 0-2398 {}} {130 0 0 0-2397 {}} {130 0 0 0-2396 {}} {130 0 0 0-2395 {}} {130 0 0 0-2394 {}} {130 0 0 0-2393 {}} {130 0 0 0-2392 {}} {130 0 0 0-2391 {}} {130 0 0 0-2390 {}} {130 0 0 0-2389 {}} {130 0 0 0-2388 {}}} SUCCS {{129 0 0 0-2433 {}}} CYCLES {}}
set a(0-2433) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2359 LOC {13 0.0 13 0.0 13 0.0 13 0.0 13 1.0} PREDS {{772 0 0 0-2433 {}} {129 0 0 0-2432 {}} {258 0 0 0-2430 {}} {256 0 0 0-2428 {}} {256 0 0 0-2411 {}} {256 0 0 0-2402 {}} {256 0 0 0-2393 {}} {256 0 0 0-2388 {}}} SUCCS {{774 0 0 0-2388 {}} {774 0 0 0-2393 {}} {774 0 0 0-2402 {}} {774 0 0 0-2411 {}} {774 0 0 0-2428 {}} {772 0 0 0-2433 {}}} CYCLES {}}
set a(0-2359) {CHI {0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411 0-2412 0-2413 0-2414 0-2415 0-2416 0-2417 0-2418 0-2419 0-2420 0-2421 0-2422 0-2423 0-2424 0-2425 0-2426 0-2427 0-2428 0-2429 0-2430 0-2431 0-2432 0-2433} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 13 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {33410 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 13 TOTAL_CYCLES_IN 33410 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 33410 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {167055.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-90 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2387 {}} {258 0 0 0-2386 {}} {130 0 0 0-2385 {}} {258 0 0 0-2384 {}} {130 0 0 0-2383 {}} {130 0 0 0-2382 {}} {130 0 0 0-2381 {}} {130 0 0 0-2380 {}} {130 0 0 0-2379 {}} {130 0 0 0-2378 {}} {130 0 0 0-2377 {}} {130 0 0 0-2376 {}} {64 0 0 0-2375 {}} {774 0 0 0-2620 {}}} SUCCS {{772 0 0 0-2387 {}} {131 0 0 0-2434 {}} {130 0 0 0-2435 {}} {130 0 0 0-2436 {}} {130 0 0 0-2437 {}} {130 0 0 0-2438 {}} {130 0 0 0-2439 {}} {130 0 0 0-2440 {}} {130 0 0 0-2441 {}} {130 0 0 0-2442 {}} {130 0 0 0-2443 {}} {64 0 0 0-2360 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2434) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-91 LOC {4 1.0 5 0.7374999999999999 5 0.7374999999999999 5 0.7374999999999999} PREDS {{131 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2435 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2435) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-92 LOC {4 1.0 5 0.7374999999999999 5 0.7374999999999999 5 0.7374999999999999} PREDS {{259 0 0 0-2434 {}} {130 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2436 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2436) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-93 LOC {4 1.0 5 0.7374999999999999 5 0.7374999999999999 5 0.7374999999999999} PREDS {{259 0 0 0-2435 {}} {130 0 0 0-2359 {}}} SUCCS {{258 0 0 0-2440 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2437) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-94 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.7374999999999999} PREDS {{130 0 0 0-2359 {}} {774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2438 {}} {130 0 0 0-2443 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2438) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#4 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-95 LOC {4 1.0 5 0.0 5 0.0 5 0.7374999999999999} PREDS {{259 0 0 0-2437 {}} {130 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2439 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2439) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-96 LOC {4 1.0 5 0.7374999999999999 5 0.7374999999999999 5 0.7374999999999999} PREDS {{259 0 0 0-2438 {}} {130 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2440 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2440) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-97 LOC {5 0.0 5 0.7374999999999999 5 0.7374999999999999 5 0.99999975 5 0.99999975} PREDS {{259 0 0 0-2439 {}} {258 0 0 0-2436 {}} {130 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2441 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2441) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-98 LOC {5 0.2625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2440 {}} {130 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2442 {}} {130 0 0 0-2443 {}}} CYCLES {}}
set a(0-2442) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-99 LOC {5 0.2625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2441 {}} {130 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2443 {}}} CYCLES {}}
set a(0-2443) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-100 LOC {5 0.2625 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2442 {}} {130 0 0 0-2441 {}} {130 0 0 0-2440 {}} {130 0 0 0-2439 {}} {130 0 0 0-2438 {}} {130 0 0 0-2437 {}} {130 0 0 0-2436 {}} {130 0 0 0-2435 {}} {130 0 0 0-2434 {}} {130 0 0 0-2359 {}}} SUCCS {{128 0 0 0-2451 {}} {64 0 0 0-2360 {}}} CYCLES {}}
set a(0-2444) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-101 LOC {1 0.23625 2 0.8624999999999999 2 0.8624999999999999 2 0.99999975 2 0.99999975} PREDS {{258 0 0 0-2378 {}}} SUCCS {{258 0 0 0-2448 {}} {130 0 0 0-2360 {}} {258 0 0 0-2572 {}}} CYCLES {}}
set a(0-2445) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-102 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.0718688} PREDS {{774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2446 {}} {130 0 0 0-2360 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2446) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#5 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-103 LOC {0 1.0 3 0.0 3 0.0 3 0.0718688} PREDS {{259 0 0 0-2445 {}}} SUCCS {{259 0 0 0-2447 {}} {130 0 0 0-2360 {}}} CYCLES {}}
set a(0-2447) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-104 LOC {0 1.0 3 0.0718688 3 0.0718688 3 0.0718688} PREDS {{259 0 0 0-2446 {}}} SUCCS {{259 0 0 0-2448 {}} {130 0 0 0-2360 {}}} CYCLES {}}
set a(0-2448) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-105 LOC {2 0.0 3 0.0718688 3 0.0718688 3 0.9999997549999999 3 0.9999997549999999} PREDS {{259 0 0 0-2447 {}} {258 0 0 0-2444 {}}} SUCCS {{259 0 1.500 0-2449 {}} {258 0 1.500 0-2450 {}} {130 0 0 0-2360 {}}} CYCLES {}}
set a(0-2449) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-106 LOC {3 1.0 4 0.9 4 1.0 5 0.5999997499999998 5 0.5999997499999998} PREDS {{259 0 1.500 0-2448 {}}} SUCCS {{258 0 0 0-2360 {}}} CYCLES {}}
set a(0-2450) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-107 LOC {3 1.0 4 0.9 4 1.0 5 0.5999997499999998 5 0.5999997499999998} PREDS {{258 0 1.500 0-2448 {}}} SUCCS {{258 0 0 0-2360 {}}} CYCLES {}}
set a(0-2451) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-108 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-2443 {}} {772 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2360 {}}} CYCLES {}}
set a(0-2452) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-109 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {{774 0 0 0-2492 {}}} SUCCS {{259 0 0 0-2453 {}} {130 0 0 0-2491 {}} {256 0 0 0-2492 {}}} CYCLES {}}
set a(0-2453) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-110 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2452 {}}} SUCCS {{258 0 0 0-2457 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2454) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-111 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {} SUCCS {{259 0 0 0-2455 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2455) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#6 TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-112 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2454 {}}} SUCCS {{259 0 0 0-2456 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2456) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-113 LOC {0 1.0 1 0.24125 1 0.24125 2 0.24125} PREDS {{259 0 0 0-2455 {}}} SUCCS {{259 0 0 0-2457 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2457) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-114 LOC {1 0.0 1 0.24125 1 0.24125 1 0.49999974999999997 2 0.49999974999999997} PREDS {{259 0 0 0-2456 {}} {258 0 0 0-2453 {}}} SUCCS {{259 0 1.500 0-2458 {}} {258 0 1.500 0-2473 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-115 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2457 {}} {774 0 1.500 0-2486 {}} {774 0 1.500 0-2473 {}}} SUCCS {{258 0 0 0-2468 {}} {256 0 0 0-2473 {}} {258 0 0 0-2475 {}} {256 0 0 0-2486 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2459) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2460 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2460) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#7 TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-117 LOC {0 1.0 1 0.0 1 0.0 1 0.74125} PREDS {{259 0 0 0-2459 {}}} SUCCS {{259 0 0 0-2461 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2461) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-118 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {{259 0 0 0-2460 {}}} SUCCS {{258 0 0 0-2463 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2462) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-119 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2463 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2463) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.03 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-120 LOC {1 0.0 1 0.4825 1 0.4825 1 0.7412497499999999 1 0.99999975} PREDS {{259 0 0 0-2462 {}} {258 0 0 0-2461 {}}} SUCCS {{258 0 0 0-2466 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2464) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {{774 0 0 0-2492 {}}} SUCCS {{259 0 0 0-2465 {}} {130 0 0 0-2491 {}} {256 0 0 0-2492 {}}} CYCLES {}}
set a(0-2465) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-122 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2464 {}}} SUCCS {{259 0 0 0-2466 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2466) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-123 LOC {1 0.25875 1 0.74125 1 0.74125 1 0.99999975 2 0.49999974999999997} PREDS {{259 0 0 0-2465 {}} {258 0 0 0-2463 {}}} SUCCS {{259 0 1.500 0-2467 {}} {258 0 1.500 0-2486 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-124 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2466 {}} {774 0 1.500 0-2486 {}} {774 0 1.500 0-2473 {}}} SUCCS {{259 0 0 0-2468 {}} {256 0 0 0-2473 {}} {258 0 0 0-2474 {}} {256 0 0 0-2486 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2468) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-125 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 10 0.63874975} PREDS {{259 0 0 0-2467 {}} {258 0 0 0-2458 {}}} SUCCS {{259 0 0 0-2469 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2469) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-126 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{259 0 0 0-2468 {}} {128 0 0 0-2471 {}}} SUCCS {{258 0 0 0-2471 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2470) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-127 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{128 0 0 0-2471 {}}} SUCCS {{259 0 0 0-2471 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2471) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-128 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 11 0.07999975000000004} PREDS {{259 0 0 0-2470 {}} {258 0 0 0-2469 {}}} SUCCS {{128 0 0 0-2469 {}} {128 0 0 0-2470 {}} {259 0 0 0-2472 {}}} CYCLES {}}
set a(0-2472) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-129 LOC {5 0.08 5 0.5 5 0.5 11 0.5} PREDS {{259 0 0 0-2471 {}}} SUCCS {{259 0 1.500 0-2473 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2473) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-130 LOC {5 1.0 5 0.9 5 1.0 6 0.0249997500000001 12 0.0249997500000001} PREDS {{774 0 0 0-2473 {}} {259 0 1.500 0-2472 {}} {256 0 0 0-2467 {}} {256 0 0 0-2458 {}} {258 0 1.500 0-2457 {}} {774 0 0 0-2486 {}}} SUCCS {{774 0 1.500 0-2458 {}} {774 0 1.500 0-2467 {}} {774 0 0 0-2473 {}} {258 0 0 0-2486 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2474) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-131 LOC {3 0.6 3 0.65875 3 0.65875 4 0.2975} PREDS {{258 0 0 0-2467 {}}} SUCCS {{259 0 0 0-2475 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2475) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-132 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 4 0.63874975} PREDS {{259 0 0 0-2474 {}} {258 0 0 0-2458 {}}} SUCCS {{259 0 0 0-2476 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2476) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-133 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{259 0 0 0-2475 {}} {128 0 0 0-2478 {}}} SUCCS {{258 0 0 0-2478 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2477) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-134 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{128 0 0 0-2478 {}}} SUCCS {{259 0 0 0-2478 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2478) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_5224928a713d998f31e113942b953258634d() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-135 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 5 0.07999975000000004} PREDS {{259 0 0 0-2477 {}} {258 0 0 0-2476 {}}} SUCCS {{128 0 0 0-2476 {}} {128 0 0 0-2477 {}} {259 0 0 0-2479 {}}} CYCLES {}}
set a(0-2479) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-136 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2478 {}}} SUCCS {{259 0 0 0-2480 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2480) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-137 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2479 {}} {128 0 0 0-2484 {}}} SUCCS {{258 0 0 0-2484 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2481) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-138 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2484 {}}} SUCCS {{258 0 0 0-2484 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2482) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-139 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2484 {}}} SUCCS {{258 0 0 0-2484 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2483) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-140 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2484 {}}} SUCCS {{259 0 0 0-2484 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2484) {AREA_SCORE 6426.00 LIBRARY cluster MODULE mult_6f95beddce4781dedef9ed170f11f70570bc() QUANTITY 1 MULTICYCLE mult_6f95beddce4781dedef9ed170f11f70570bc() MINCLKPRD 5.00 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {6cy+0.32 ns} INPUT_DELAY {1.64 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-141 LOC {5 1.0 5 0.672 5 1.0 12 0.07999975000000004 12 0.07999975000000004} PREDS {{259 0 0 0-2483 {}} {258 0 0 0-2482 {}} {258 0 0 0-2481 {}} {258 0 0 0-2480 {}}} SUCCS {{128 0 0 0-2480 {}} {128 0 0 0-2481 {}} {128 0 0 0-2482 {}} {128 0 0 0-2483 {}} {259 0 0 0-2485 {}}} CYCLES {}}
set a(0-2485) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-142 LOC {12 0.08 12 0.5 12 0.5 12 0.5} PREDS {{259 0 0 0-2484 {}}} SUCCS {{259 0 1.500 0-2486 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2486) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-143 LOC {12 1.0 12 0.9 12 1.0 13 0.0249997500000001 13 0.0249997500000001} PREDS {{774 0 0 0-2486 {}} {259 0 1.500 0-2485 {}} {258 0 0 0-2473 {}} {256 0 0 0-2467 {}} {258 0 1.500 0-2466 {}} {256 0 0 0-2458 {}}} SUCCS {{774 0 1.500 0-2458 {}} {774 0 1.500 0-2467 {}} {774 0 0 0-2473 {}} {774 0 0 0-2486 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2487) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{774 0 0 0-2492 {}}} SUCCS {{259 0 0 0-2488 {}} {130 0 0 0-2491 {}} {256 0 0 0-2492 {}}} CYCLES {}}
set a(0-2488) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-145 LOC {0 1.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{259 0 0 0-2487 {}}} SUCCS {{259 0 0 0-2489 {}} {130 0 0 0-2491 {}}} CYCLES {}}
set a(0-2489) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-146 LOC {1 0.0 1 0.7374999999999999 1 0.7374999999999999 1 0.99999975 13 0.99999975} PREDS {{259 0 0 0-2488 {}}} SUCCS {{259 0 0 0-2490 {}} {130 0 0 0-2491 {}} {258 0 0 0-2492 {}}} CYCLES {}}
set a(0-2490) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-147 LOC {1 0.2625 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2489 {}}} SUCCS {{259 0 0 0-2491 {}}} CYCLES {}}
set a(0-2491) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2360 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-148 LOC {13 0.024999999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2490 {}} {130 0 0 0-2489 {}} {130 0 0 0-2488 {}} {130 0 0 0-2487 {}} {130 0 0 0-2486 {}} {130 0 0 0-2485 {}} {130 0 0 0-2483 {}} {130 0 0 0-2482 {}} {130 0 0 0-2481 {}} {130 0 0 0-2480 {}} {130 0 0 0-2479 {}} {130 0 0 0-2477 {}} {130 0 0 0-2476 {}} {130 0 0 0-2475 {}} {130 0 0 0-2474 {}} {130 0 0 0-2473 {}} {130 0 0 0-2472 {}} {130 0 0 0-2470 {}} {130 0 0 0-2469 {}} {130 0 0 0-2468 {}} {130 0 0 0-2467 {}} {130 0 0 0-2466 {}} {130 0 0 0-2465 {}} {130 0 0 0-2464 {}} {130 0 0 0-2463 {}} {130 0 0 0-2462 {}} {130 0 0 0-2461 {}} {130 0 0 0-2460 {}} {130 0 0 0-2459 {}} {130 0 0 0-2458 {}} {130 0 0 0-2457 {}} {130 0 0 0-2456 {}} {130 0 0 0-2455 {}} {130 0 0 0-2454 {}} {130 0 0 0-2453 {}} {130 0 0 0-2452 {}}} SUCCS {{129 0 0 0-2492 {}}} CYCLES {}}
set a(0-2492) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2360 LOC {13 0.0 13 0.0 13 0.0 13 0.0 13 1.0} PREDS {{772 0 0 0-2492 {}} {129 0 0 0-2491 {}} {258 0 0 0-2489 {}} {256 0 0 0-2487 {}} {256 0 0 0-2464 {}} {256 0 0 0-2452 {}}} SUCCS {{774 0 0 0-2452 {}} {774 0 0 0-2464 {}} {774 0 0 0-2487 {}} {772 0 0 0-2492 {}}} CYCLES {}}
set a(0-2360) {CHI {0-2452 0-2453 0-2454 0-2455 0-2456 0-2457 0-2458 0-2459 0-2460 0-2461 0-2462 0-2463 0-2464 0-2465 0-2466 0-2467 0-2468 0-2469 0-2470 0-2471 0-2472 0-2473 0-2474 0-2475 0-2476 0-2477 0-2478 0-2479 0-2480 0-2481 0-2482 0-2483 0-2484 0-2485 0-2486 0-2487 0-2488 0-2489 0-2490 0-2491 0-2492} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 13 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {33410 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 13 TOTAL_CYCLES_IN 33410 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 33410 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {167055.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-149 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2451 {}} {258 0 0 0-2450 {}} {258 0 0 0-2449 {}} {130 0 0 0-2448 {}} {130 0 0 0-2447 {}} {130 0 0 0-2446 {}} {130 0 0 0-2445 {}} {130 0 0 0-2444 {}} {64 0 0 0-2443 {}} {64 0 0 0-2359 {}} {774 0 0 0-2620 {}}} SUCCS {{772 0 0 0-2451 {}} {131 0 0 0-2493 {}} {130 0 0 0-2494 {}} {130 0 0 0-2495 {}} {130 0 0 0-2496 {}} {130 0 0 0-2497 {}} {130 0 0 0-2498 {}} {130 0 0 0-2499 {}} {130 0 0 0-2500 {}} {130 0 0 0-2501 {}} {130 0 0 0-2502 {}} {64 0 0 0-2361 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2493) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-150 LOC {5 1.0 6 0.7374999999999999 6 0.7374999999999999 6 0.7374999999999999} PREDS {{131 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2494 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2494) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-151 LOC {5 1.0 6 0.7374999999999999 6 0.7374999999999999 6 0.7374999999999999} PREDS {{259 0 0 0-2493 {}} {130 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2495 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2495) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-152 LOC {5 1.0 6 0.7374999999999999 6 0.7374999999999999 6 0.7374999999999999} PREDS {{259 0 0 0-2494 {}} {130 0 0 0-2360 {}}} SUCCS {{258 0 0 0-2499 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2496) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-153 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.7374999999999999} PREDS {{130 0 0 0-2360 {}} {774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2497 {}} {130 0 0 0-2502 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2497) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#8 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-154 LOC {5 1.0 6 0.0 6 0.0 6 0.7374999999999999} PREDS {{259 0 0 0-2496 {}} {130 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2498 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2498) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-155 LOC {5 1.0 6 0.7374999999999999 6 0.7374999999999999 6 0.7374999999999999} PREDS {{259 0 0 0-2497 {}} {130 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2499 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2499) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-156 LOC {6 0.0 6 0.7374999999999999 6 0.7374999999999999 6 0.99999975 6 0.99999975} PREDS {{259 0 0 0-2498 {}} {258 0 0 0-2495 {}} {130 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2500 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2500) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-157 LOC {6 0.2625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2499 {}} {130 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2501 {}} {130 0 0 0-2502 {}}} CYCLES {}}
set a(0-2501) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-158 LOC {6 0.2625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2500 {}} {130 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2502 {}}} CYCLES {}}
set a(0-2502) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-159 LOC {6 0.2625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2501 {}} {130 0 0 0-2500 {}} {130 0 0 0-2499 {}} {130 0 0 0-2498 {}} {130 0 0 0-2497 {}} {130 0 0 0-2496 {}} {130 0 0 0-2495 {}} {130 0 0 0-2494 {}} {130 0 0 0-2493 {}} {130 0 0 0-2360 {}}} SUCCS {{128 0 0 0-2512 {}} {64 0 0 0-2361 {}}} CYCLES {}}
set a(0-2503) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-160 LOC {1 0.23625 1 0.8624999999999999 1 0.8624999999999999 1 0.99999975 3 0.99999975} PREDS {{258 0 0 0-2378 {}}} SUCCS {{258 0 0 0-2507 {}} {130 0 0 0-2361 {}}} CYCLES {}}
set a(0-2504) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-161 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.0718688} PREDS {{774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2505 {}} {130 0 0 0-2361 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2505) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#9 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-162 LOC {0 1.0 2 0.0 2 0.0 4 0.0718688} PREDS {{259 0 0 0-2504 {}}} SUCCS {{259 0 0 0-2506 {}} {130 0 0 0-2361 {}}} CYCLES {}}
set a(0-2506) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-163 LOC {0 1.0 2 0.0718688 2 0.0718688 4 0.0718688} PREDS {{259 0 0 0-2505 {}}} SUCCS {{259 0 0 0-2507 {}} {130 0 0 0-2361 {}}} CYCLES {}}
set a(0-2507) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-164 LOC {2 0.0 2 0.0718688 2 0.0718688 2 0.9999997549999999 4 0.9999997549999999} PREDS {{259 0 0 0-2506 {}} {258 0 0 0-2503 {}}} SUCCS {{259 0 0 0-2508 {}} {258 0 0 0-2510 {}} {130 0 0 0-2361 {}}} CYCLES {}}
set a(0-2508) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-165 LOC {2 0.9281311999999999 5 0.5 5 0.5 5 0.5} PREDS {{259 0 0 0-2507 {}}} SUCCS {{259 0 1.500 0-2509 {}} {130 0 0 0-2361 {}}} CYCLES {}}
set a(0-2509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-166 LOC {3 1.0 5 0.9 5 1.0 6 0.5999997499999998 6 0.5999997499999998} PREDS {{259 0 1.500 0-2508 {}}} SUCCS {{258 0 0 0-2361 {}}} CYCLES {}}
set a(0-2510) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-167 LOC {2 0.9281311999999999 5 0.5 5 0.5 5 0.5} PREDS {{258 0 0 0-2507 {}}} SUCCS {{259 0 1.500 0-2511 {}} {130 0 0 0-2361 {}}} CYCLES {}}
set a(0-2511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-168 LOC {3 1.0 5 0.9 5 1.0 6 0.5999997499999998 6 0.5999997499999998} PREDS {{259 0 1.500 0-2510 {}}} SUCCS {{258 0 0 0-2361 {}}} CYCLES {}}
set a(0-2512) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-169 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-2502 {}} {772 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2361 {}}} CYCLES {}}
set a(0-2513) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.245} PREDS {{774 0 0 0-2559 {}}} SUCCS {{259 0 0 0-2514 {}} {130 0 0 0-2558 {}} {256 0 0 0-2559 {}}} CYCLES {}}
set a(0-2514) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(9-1) TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-171 LOC {0 1.0 1 0.0 1 0.0 2 0.245} PREDS {{259 0 0 0-2513 {}}} SUCCS {{258 0 0 0-2518 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2515) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.245} PREDS {} SUCCS {{259 0 0 0-2516 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2516) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#10 TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-173 LOC {0 1.0 1 0.0 1 0.0 2 0.245} PREDS {{259 0 0 0-2515 {}}} SUCCS {{259 0 0 0-2517 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2517) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-174 LOC {0 1.0 1 0.245 1 0.245 2 0.245} PREDS {{259 0 0 0-2516 {}}} SUCCS {{259 0 0 0-2518 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2518) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-175 LOC {1 0.0 1 0.245 1 0.245 1 0.49999975 2 0.49999975} PREDS {{259 0 0 0-2517 {}} {258 0 0 0-2514 {}}} SUCCS {{258 0 0 0-2521 {}} {258 0 0 0-2539 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2519) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.5} PREDS {{774 0 0 0-2559 {}}} SUCCS {{259 0 0 0-2520 {}} {130 0 0 0-2558 {}} {256 0 0 0-2559 {}}} CYCLES {}}
set a(0-2520) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0)#1 TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-177 LOC {0 1.0 1 0.0 1 0.0 2 0.5} PREDS {{259 0 0 0-2519 {}}} SUCCS {{259 0 0 0-2521 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2521) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-178 LOC {1 0.255 1 0.5 1 0.5 2 0.5} PREDS {{259 0 0 0-2520 {}} {258 0 0 0-2518 {}}} SUCCS {{259 0 1.500 0-2522 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2522) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-179 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2521 {}} {774 0 1.500 0-2553 {}} {774 0 1.500 0-2540 {}}} SUCCS {{258 0 0 0-2532 {}} {256 0 0 0-2540 {}} {258 0 0 0-2542 {}} {256 0 0 0-2553 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2523) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2524 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2524) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#11 TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-181 LOC {0 1.0 1 0.0 1 0.0 1 0.74125} PREDS {{259 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2525 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2525) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-182 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {{259 0 0 0-2524 {}}} SUCCS {{258 0 0 0-2527 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2526) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-183 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2527 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2527) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-184 LOC {1 0.0 1 0.4825 1 0.4825 1 0.7412497499999999 1 0.99999975} PREDS {{259 0 0 0-2526 {}} {258 0 0 0-2525 {}}} SUCCS {{258 0 0 0-2530 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2528) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {{774 0 0 0-2559 {}}} SUCCS {{259 0 0 0-2529 {}} {130 0 0 0-2558 {}} {256 0 0 0-2559 {}}} CYCLES {}}
set a(0-2529) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-186 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2528 {}}} SUCCS {{259 0 0 0-2530 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2530) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-187 LOC {1 0.25875 1 0.74125 1 0.74125 1 0.99999975 2 0.49999974999999997} PREDS {{259 0 0 0-2529 {}} {258 0 0 0-2527 {}}} SUCCS {{259 0 1.500 0-2531 {}} {258 0 1.500 0-2553 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-188 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2530 {}} {774 0 1.500 0-2553 {}} {774 0 1.500 0-2540 {}}} SUCCS {{259 0 0 0-2532 {}} {256 0 0 0-2540 {}} {258 0 0 0-2541 {}} {256 0 0 0-2553 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2532) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-189 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 10 0.63874975} PREDS {{259 0 0 0-2531 {}} {258 0 0 0-2522 {}}} SUCCS {{259 0 0 0-2533 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2533) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-190 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{259 0 0 0-2532 {}} {128 0 0 0-2535 {}}} SUCCS {{258 0 0 0-2535 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2534) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-191 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{128 0 0 0-2535 {}}} SUCCS {{259 0 0 0-2535 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2535) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-192 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 11 0.07999975000000004} PREDS {{259 0 0 0-2534 {}} {258 0 0 0-2533 {}}} SUCCS {{128 0 0 0-2533 {}} {128 0 0 0-2534 {}} {259 0 0 0-2536 {}}} CYCLES {}}
set a(0-2536) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-193 LOC {5 0.08 5 0.5 5 0.5 11 0.5} PREDS {{259 0 0 0-2535 {}}} SUCCS {{258 0 1.500 0-2540 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2537) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 11 0.5} PREDS {{774 0 0 0-2559 {}}} SUCCS {{259 0 0 0-2538 {}} {130 0 0 0-2558 {}} {256 0 0 0-2559 {}}} CYCLES {}}
set a(0-2538) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0) TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-195 LOC {0 1.0 1 0.0 1 0.0 11 0.5} PREDS {{259 0 0 0-2537 {}}} SUCCS {{259 0 0 0-2539 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2539) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-196 LOC {1 0.255 5 0.5 5 0.5 11 0.5} PREDS {{259 0 0 0-2538 {}} {258 0 0 0-2518 {}}} SUCCS {{259 0 1.500 0-2540 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-197 LOC {5 1.0 5 0.9 5 1.0 6 0.0249997500000001 12 0.0249997500000001} PREDS {{774 0 0 0-2540 {}} {259 0 1.500 0-2539 {}} {258 0 1.500 0-2536 {}} {256 0 0 0-2531 {}} {256 0 0 0-2522 {}} {774 0 0 0-2553 {}}} SUCCS {{774 0 1.500 0-2522 {}} {774 0 1.500 0-2531 {}} {774 0 0 0-2540 {}} {258 0 0 0-2553 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2541) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-198 LOC {3 0.6 3 0.65875 3 0.65875 4 0.2975} PREDS {{258 0 0 0-2531 {}}} SUCCS {{259 0 0 0-2542 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2542) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-199 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 4 0.63874975} PREDS {{259 0 0 0-2541 {}} {258 0 0 0-2522 {}}} SUCCS {{259 0 0 0-2543 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2543) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-200 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{259 0 0 0-2542 {}} {128 0 0 0-2545 {}}} SUCCS {{258 0 0 0-2545 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2544) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-201 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{128 0 0 0-2545 {}}} SUCCS {{259 0 0 0-2545 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2545) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_5224928a713d998f31e113942b953258634d() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-202 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 5 0.07999975000000004} PREDS {{259 0 0 0-2544 {}} {258 0 0 0-2543 {}}} SUCCS {{128 0 0 0-2543 {}} {128 0 0 0-2544 {}} {259 0 0 0-2546 {}}} CYCLES {}}
set a(0-2546) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-203 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2545 {}}} SUCCS {{259 0 0 0-2547 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2547) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-204 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2546 {}} {128 0 0 0-2551 {}}} SUCCS {{258 0 0 0-2551 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2548) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-205 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2551 {}}} SUCCS {{258 0 0 0-2551 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2549) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-206 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2551 {}}} SUCCS {{258 0 0 0-2551 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2550) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-207 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2551 {}}} SUCCS {{259 0 0 0-2551 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2551) {AREA_SCORE 6426.00 LIBRARY cluster MODULE mult_6f95beddce4781dedef9ed170f11f70570bc() QUANTITY 1 MULTICYCLE mult_6f95beddce4781dedef9ed170f11f70570bc() MINCLKPRD 5.00 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {6cy+0.32 ns} INPUT_DELAY {1.64 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-208 LOC {5 1.0 5 0.672 5 1.0 12 0.07999975000000004 12 0.07999975000000004} PREDS {{259 0 0 0-2550 {}} {258 0 0 0-2549 {}} {258 0 0 0-2548 {}} {258 0 0 0-2547 {}}} SUCCS {{128 0 0 0-2547 {}} {128 0 0 0-2548 {}} {128 0 0 0-2549 {}} {128 0 0 0-2550 {}} {259 0 0 0-2552 {}}} CYCLES {}}
set a(0-2552) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-209 LOC {12 0.08 12 0.5 12 0.5 12 0.5} PREDS {{259 0 0 0-2551 {}}} SUCCS {{259 0 1.500 0-2553 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2553) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-210 LOC {12 1.0 12 0.9 12 1.0 13 0.0249997500000001 13 0.0249997500000001} PREDS {{774 0 0 0-2553 {}} {259 0 1.500 0-2552 {}} {258 0 0 0-2540 {}} {256 0 0 0-2531 {}} {258 0 1.500 0-2530 {}} {256 0 0 0-2522 {}}} SUCCS {{774 0 1.500 0-2522 {}} {774 0 1.500 0-2531 {}} {774 0 0 0-2540 {}} {774 0 0 0-2553 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2554) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-211 LOC {0 1.0 1 0.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{774 0 0 0-2559 {}}} SUCCS {{259 0 0 0-2555 {}} {130 0 0 0-2558 {}} {256 0 0 0-2559 {}}} CYCLES {}}
set a(0-2555) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-212 LOC {0 1.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{259 0 0 0-2554 {}}} SUCCS {{259 0 0 0-2556 {}} {130 0 0 0-2558 {}}} CYCLES {}}
set a(0-2556) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-213 LOC {1 0.0 1 0.7374999999999999 1 0.7374999999999999 1 0.99999975 13 0.99999975} PREDS {{259 0 0 0-2555 {}}} SUCCS {{259 0 0 0-2557 {}} {130 0 0 0-2558 {}} {258 0 0 0-2559 {}}} CYCLES {}}
set a(0-2557) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-214 LOC {1 0.2625 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2556 {}}} SUCCS {{259 0 0 0-2558 {}}} CYCLES {}}
set a(0-2558) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2361 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-215 LOC {13 0.024999999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2557 {}} {130 0 0 0-2556 {}} {130 0 0 0-2555 {}} {130 0 0 0-2554 {}} {130 0 0 0-2553 {}} {130 0 0 0-2552 {}} {130 0 0 0-2550 {}} {130 0 0 0-2549 {}} {130 0 0 0-2548 {}} {130 0 0 0-2547 {}} {130 0 0 0-2546 {}} {130 0 0 0-2544 {}} {130 0 0 0-2543 {}} {130 0 0 0-2542 {}} {130 0 0 0-2541 {}} {130 0 0 0-2540 {}} {130 0 0 0-2539 {}} {130 0 0 0-2538 {}} {130 0 0 0-2537 {}} {130 0 0 0-2536 {}} {130 0 0 0-2534 {}} {130 0 0 0-2533 {}} {130 0 0 0-2532 {}} {130 0 0 0-2531 {}} {130 0 0 0-2530 {}} {130 0 0 0-2529 {}} {130 0 0 0-2528 {}} {130 0 0 0-2527 {}} {130 0 0 0-2526 {}} {130 0 0 0-2525 {}} {130 0 0 0-2524 {}} {130 0 0 0-2523 {}} {130 0 0 0-2522 {}} {130 0 0 0-2521 {}} {130 0 0 0-2520 {}} {130 0 0 0-2519 {}} {130 0 0 0-2518 {}} {130 0 0 0-2517 {}} {130 0 0 0-2516 {}} {130 0 0 0-2515 {}} {130 0 0 0-2514 {}} {130 0 0 0-2513 {}}} SUCCS {{129 0 0 0-2559 {}}} CYCLES {}}
set a(0-2559) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2361 LOC {13 0.0 13 0.0 13 0.0 13 0.0 13 1.0} PREDS {{772 0 0 0-2559 {}} {129 0 0 0-2558 {}} {258 0 0 0-2556 {}} {256 0 0 0-2554 {}} {256 0 0 0-2537 {}} {256 0 0 0-2528 {}} {256 0 0 0-2519 {}} {256 0 0 0-2513 {}}} SUCCS {{774 0 0 0-2513 {}} {774 0 0 0-2519 {}} {774 0 0 0-2528 {}} {774 0 0 0-2537 {}} {774 0 0 0-2554 {}} {772 0 0 0-2559 {}}} CYCLES {}}
set a(0-2361) {CHI {0-2513 0-2514 0-2515 0-2516 0-2517 0-2518 0-2519 0-2520 0-2521 0-2522 0-2523 0-2524 0-2525 0-2526 0-2527 0-2528 0-2529 0-2530 0-2531 0-2532 0-2533 0-2534 0-2535 0-2536 0-2537 0-2538 0-2539 0-2540 0-2541 0-2542 0-2543 0-2544 0-2545 0-2546 0-2547 0-2548 0-2549 0-2550 0-2551 0-2552 0-2553 0-2554 0-2555 0-2556 0-2557 0-2558 0-2559} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 13 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {33410 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 13 TOTAL_CYCLES_IN 33410 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 33410 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {167055.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-216 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2512 {}} {258 0 0 0-2511 {}} {130 0 0 0-2510 {}} {258 0 0 0-2509 {}} {130 0 0 0-2508 {}} {130 0 0 0-2507 {}} {130 0 0 0-2506 {}} {130 0 0 0-2505 {}} {130 0 0 0-2504 {}} {130 0 0 0-2503 {}} {64 0 0 0-2502 {}} {64 0 0 0-2360 {}} {774 0 0 0-2620 {}}} SUCCS {{772 0 0 0-2512 {}} {131 0 0 0-2560 {}} {130 0 0 0-2561 {}} {130 0 0 0-2562 {}} {130 0 0 0-2563 {}} {130 0 0 0-2564 {}} {130 0 0 0-2565 {}} {130 0 0 0-2566 {}} {130 0 0 0-2567 {}} {130 0 0 0-2568 {}} {64 0 0 0-2362 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2560) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-217 LOC {6 1.0 7 0.745 7 0.745 7 0.745} PREDS {{131 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2561 {}} {130 0 0 0-2568 {}}} CYCLES {}}
set a(0-2561) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-218 LOC {6 1.0 7 0.745 7 0.745 7 0.745} PREDS {{259 0 0 0-2560 {}} {130 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2562 {}} {130 0 0 0-2568 {}}} CYCLES {}}
set a(0-2562) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-219 LOC {6 1.0 7 0.745 7 0.745 7 0.745} PREDS {{259 0 0 0-2561 {}} {130 0 0 0-2361 {}}} SUCCS {{258 0 0 0-2565 {}} {130 0 0 0-2568 {}}} CYCLES {}}
set a(0-2563) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-220 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.745} PREDS {{130 0 0 0-2361 {}} {774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2564 {}} {130 0 0 0-2568 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2564) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#13 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-221 LOC {6 1.0 7 0.0 7 0.0 7 0.745} PREDS {{259 0 0 0-2563 {}} {130 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2565 {}} {130 0 0 0-2568 {}}} CYCLES {}}
set a(0-2565) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-222 LOC {7 0.0 7 0.745 7 0.745 7 0.99999975 7 0.99999975} PREDS {{259 0 0 0-2564 {}} {258 0 0 0-2562 {}} {130 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2566 {}} {130 0 0 0-2568 {}}} CYCLES {}}
set a(0-2566) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-223 LOC {7 0.255 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2565 {}} {130 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2567 {}} {130 0 0 0-2568 {}}} CYCLES {}}
set a(0-2567) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-224 LOC {7 0.255 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2566 {}} {130 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2568 {}}} CYCLES {}}
set a(0-2568) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-225 LOC {7 0.255 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2567 {}} {130 0 0 0-2566 {}} {130 0 0 0-2565 {}} {130 0 0 0-2564 {}} {130 0 0 0-2563 {}} {130 0 0 0-2562 {}} {130 0 0 0-2561 {}} {130 0 0 0-2560 {}} {130 0 0 0-2361 {}}} SUCCS {{128 0 0 0-2575 {}} {64 0 0 0-2362 {}}} CYCLES {}}
set a(0-2569) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-226 LOC {0 1.0 4 0.0 4 0.0 4 0.0 5 0.0718688} PREDS {{774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2570 {}} {130 0 0 0-2362 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2570) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#3 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-227 LOC {0 1.0 4 0.0 4 0.0 5 0.0718688} PREDS {{259 0 0 0-2569 {}}} SUCCS {{259 0 0 0-2571 {}} {130 0 0 0-2362 {}}} CYCLES {}}
set a(0-2571) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-228 LOC {0 1.0 4 0.0718688 4 0.0718688 5 0.0718688} PREDS {{259 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2572 {}} {130 0 0 0-2362 {}}} CYCLES {}}
set a(0-2572) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-229 LOC {2 0.0 4 0.0718688 4 0.0718688 4 0.9999997549999999 5 0.9999997549999999} PREDS {{259 0 0 0-2571 {}} {258 0 0 0-2444 {}}} SUCCS {{259 0 1.500 0-2573 {}} {258 0 1.500 0-2574 {}} {130 0 0 0-2362 {}}} CYCLES {}}
set a(0-2573) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-230 LOC {3 1.0 6 0.9 6 1.0 7 0.5999997499999998 7 0.5999997499999998} PREDS {{259 0 1.500 0-2572 {}}} SUCCS {{258 0 0 0-2362 {}}} CYCLES {}}
set a(0-2574) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-231 LOC {3 1.0 6 0.9 6 1.0 7 0.5999997499999998 7 0.5999997499999998} PREDS {{258 0 1.500 0-2572 {}}} SUCCS {{258 0 0 0-2362 {}}} CYCLES {}}
set a(0-2575) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-232 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-2568 {}} {772 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2362 {}}} CYCLES {}}
set a(0-2576) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-233 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {{774 0 0 0-2616 {}}} SUCCS {{259 0 0 0-2577 {}} {130 0 0 0-2615 {}} {256 0 0 0-2616 {}}} CYCLES {}}
set a(0-2577) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-234 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2576 {}}} SUCCS {{258 0 0 0-2581 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2578) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-235 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {} SUCCS {{259 0 0 0-2579 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2579) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#14 TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-236 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2578 {}}} SUCCS {{259 0 0 0-2580 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2580) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-237 LOC {0 1.0 1 0.24125 1 0.24125 2 0.24125} PREDS {{259 0 0 0-2579 {}}} SUCCS {{259 0 0 0-2581 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2581) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-238 LOC {1 0.0 1 0.24125 1 0.24125 1 0.49999974999999997 2 0.49999974999999997} PREDS {{259 0 0 0-2580 {}} {258 0 0 0-2577 {}}} SUCCS {{259 0 1.500 0-2582 {}} {258 0 1.500 0-2597 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2582) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-239 LOC {1 1.0 1 0.9 1 1.0 2 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2581 {}} {774 0 1.500 0-2610 {}} {774 0 1.500 0-2597 {}}} SUCCS {{258 0 0 0-2592 {}} {256 0 0 0-2597 {}} {258 0 0 0-2599 {}} {256 0 0 0-2610 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2583) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2584 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2584) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#15 TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-241 LOC {0 1.0 1 0.0 1 0.0 1 0.74125} PREDS {{259 0 0 0-2583 {}}} SUCCS {{259 0 0 0-2585 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2585) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-242 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {{259 0 0 0-2584 {}}} SUCCS {{258 0 0 0-2587 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2586) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-243 LOC {0 1.0 1 0.4825 1 0.4825 1 0.74125} PREDS {} SUCCS {{259 0 0 0-2587 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2587) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-244 LOC {1 0.0 1 0.4825 1 0.4825 1 0.7412497499999999 1 0.99999975} PREDS {{259 0 0 0-2586 {}} {258 0 0 0-2585 {}}} SUCCS {{258 0 0 0-2590 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2588) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.24125} PREDS {{774 0 0 0-2616 {}}} SUCCS {{259 0 0 0-2589 {}} {130 0 0 0-2615 {}} {256 0 0 0-2616 {}}} CYCLES {}}
set a(0-2589) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-246 LOC {0 1.0 1 0.0 1 0.0 2 0.24125} PREDS {{259 0 0 0-2588 {}}} SUCCS {{259 0 0 0-2590 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2590) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-247 LOC {1 0.25875 1 0.74125 1 0.74125 1 0.99999975 2 0.49999974999999997} PREDS {{259 0 0 0-2589 {}} {258 0 0 0-2587 {}}} SUCCS {{259 0 1.500 0-2591 {}} {258 0 1.500 0-2610 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2591) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-248 LOC {2 1.0 2 0.9 2 1.0 3 0.5999997499999998 3 0.5999997499999998} PREDS {{259 0 1.500 0-2590 {}} {774 0 1.500 0-2610 {}} {774 0 1.500 0-2597 {}}} SUCCS {{259 0 0 0-2592 {}} {256 0 0 0-2597 {}} {258 0 0 0-2598 {}} {256 0 0 0-2610 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2592) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-249 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 10 0.63874975} PREDS {{259 0 0 0-2591 {}} {258 0 0 0-2582 {}}} SUCCS {{259 0 0 0-2593 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2593) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-250 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{259 0 0 0-2592 {}} {128 0 0 0-2595 {}}} SUCCS {{258 0 0 0-2595 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2594) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-251 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 10 0.6387499999999999} PREDS {{128 0 0 0-2595 {}}} SUCCS {{259 0 0 0-2595 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2595) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-252 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 11 0.07999975000000004} PREDS {{259 0 0 0-2594 {}} {258 0 0 0-2593 {}}} SUCCS {{128 0 0 0-2593 {}} {128 0 0 0-2594 {}} {259 0 0 0-2596 {}}} CYCLES {}}
set a(0-2596) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-253 LOC {5 0.08 5 0.5 5 0.5 11 0.5} PREDS {{259 0 0 0-2595 {}}} SUCCS {{259 0 1.500 0-2597 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2597) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-254 LOC {5 1.0 5 0.9 5 1.0 6 0.0249997500000001 12 0.0249997500000001} PREDS {{774 0 0 0-2597 {}} {259 0 1.500 0-2596 {}} {256 0 0 0-2591 {}} {256 0 0 0-2582 {}} {258 0 1.500 0-2581 {}} {774 0 0 0-2610 {}}} SUCCS {{774 0 1.500 0-2582 {}} {774 0 1.500 0-2591 {}} {774 0 0 0-2597 {}} {258 0 0 0-2610 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2598) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-255 LOC {3 0.6 3 0.65875 3 0.65875 4 0.2975} PREDS {{258 0 0 0-2591 {}}} SUCCS {{259 0 0 0-2599 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2599) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-256 LOC {3 0.6 3 0.65875 3 0.65875 3 0.99999975 4 0.63874975} PREDS {{259 0 0 0-2598 {}} {258 0 0 0-2582 {}}} SUCCS {{259 0 0 0-2600 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2600) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-257 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{259 0 0 0-2599 {}} {128 0 0 0-2602 {}}} SUCCS {{258 0 0 0-2602 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2601) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-258 LOC {4 0.0 4 0.6387499999999999 4 0.6387499999999999 4 0.6387499999999999} PREDS {{128 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2602 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2602) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_5224928a713d998f31e113942b953258634d() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-259 LOC {4 1.0 4 0.71 4 1.0 5 0.07999975000000004 5 0.07999975000000004} PREDS {{259 0 0 0-2601 {}} {258 0 0 0-2600 {}}} SUCCS {{128 0 0 0-2600 {}} {128 0 0 0-2601 {}} {259 0 0 0-2603 {}}} CYCLES {}}
set a(0-2603) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-260 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2604 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2604) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-261 LOC {5 0.08 5 0.59075 5 0.59075 5 0.59075} PREDS {{259 0 0 0-2603 {}} {128 0 0 0-2608 {}}} SUCCS {{258 0 0 0-2608 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2605) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-262 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2608 {}}} SUCCS {{258 0 0 0-2608 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2606) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-263 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2608 {}}} SUCCS {{258 0 0 0-2608 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2607) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-264 LOC {5 0.0 5 0.59075 5 0.59075 5 0.59075} PREDS {{128 0 0 0-2608 {}}} SUCCS {{259 0 0 0-2608 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2608) {AREA_SCORE 6426.00 LIBRARY cluster MODULE mult_6f95beddce4781dedef9ed170f11f70570bc() QUANTITY 1 MULTICYCLE mult_6f95beddce4781dedef9ed170f11f70570bc() MINCLKPRD 5.00 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {6cy+0.32 ns} INPUT_DELAY {1.64 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-265 LOC {5 1.0 5 0.672 5 1.0 12 0.07999975000000004 12 0.07999975000000004} PREDS {{259 0 0 0-2607 {}} {258 0 0 0-2606 {}} {258 0 0 0-2605 {}} {258 0 0 0-2604 {}}} SUCCS {{128 0 0 0-2604 {}} {128 0 0 0-2605 {}} {128 0 0 0-2606 {}} {128 0 0 0-2607 {}} {259 0 0 0-2609 {}}} CYCLES {}}
set a(0-2609) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-266 LOC {12 0.08 12 0.5 12 0.5 12 0.5} PREDS {{259 0 0 0-2608 {}}} SUCCS {{259 0 1.500 0-2610 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2610) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-267 LOC {12 1.0 12 0.9 12 1.0 13 0.0249997500000001 13 0.0249997500000001} PREDS {{774 0 0 0-2610 {}} {259 0 1.500 0-2609 {}} {258 0 0 0-2597 {}} {256 0 0 0-2591 {}} {258 0 1.500 0-2590 {}} {256 0 0 0-2582 {}}} SUCCS {{774 0 1.500 0-2582 {}} {774 0 1.500 0-2591 {}} {774 0 0 0-2597 {}} {774 0 0 0-2610 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2611) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-268 LOC {0 1.0 1 0.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{774 0 0 0-2616 {}}} SUCCS {{259 0 0 0-2612 {}} {130 0 0 0-2615 {}} {256 0 0 0-2616 {}}} CYCLES {}}
set a(0-2612) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-269 LOC {0 1.0 1 0.0 1 0.0 13 0.7374999999999999} PREDS {{259 0 0 0-2611 {}}} SUCCS {{259 0 0 0-2613 {}} {130 0 0 0-2615 {}}} CYCLES {}}
set a(0-2613) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-270 LOC {1 0.0 1 0.7374999999999999 1 0.7374999999999999 1 0.99999975 13 0.99999975} PREDS {{259 0 0 0-2612 {}}} SUCCS {{259 0 0 0-2614 {}} {130 0 0 0-2615 {}} {258 0 0 0-2616 {}}} CYCLES {}}
set a(0-2614) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-271 LOC {1 0.2625 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2613 {}}} SUCCS {{259 0 0 0-2615 {}}} CYCLES {}}
set a(0-2615) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2362 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-272 LOC {13 0.024999999999999998 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-2614 {}} {130 0 0 0-2613 {}} {130 0 0 0-2612 {}} {130 0 0 0-2611 {}} {130 0 0 0-2610 {}} {130 0 0 0-2609 {}} {130 0 0 0-2607 {}} {130 0 0 0-2606 {}} {130 0 0 0-2605 {}} {130 0 0 0-2604 {}} {130 0 0 0-2603 {}} {130 0 0 0-2601 {}} {130 0 0 0-2600 {}} {130 0 0 0-2599 {}} {130 0 0 0-2598 {}} {130 0 0 0-2597 {}} {130 0 0 0-2596 {}} {130 0 0 0-2594 {}} {130 0 0 0-2593 {}} {130 0 0 0-2592 {}} {130 0 0 0-2591 {}} {130 0 0 0-2590 {}} {130 0 0 0-2589 {}} {130 0 0 0-2588 {}} {130 0 0 0-2587 {}} {130 0 0 0-2586 {}} {130 0 0 0-2585 {}} {130 0 0 0-2584 {}} {130 0 0 0-2583 {}} {130 0 0 0-2582 {}} {130 0 0 0-2581 {}} {130 0 0 0-2580 {}} {130 0 0 0-2579 {}} {130 0 0 0-2578 {}} {130 0 0 0-2577 {}} {130 0 0 0-2576 {}}} SUCCS {{129 0 0 0-2616 {}}} CYCLES {}}
set a(0-2616) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2362 LOC {13 0.0 13 0.0 13 0.0 13 0.0 13 1.0} PREDS {{772 0 0 0-2616 {}} {129 0 0 0-2615 {}} {258 0 0 0-2613 {}} {256 0 0 0-2611 {}} {256 0 0 0-2588 {}} {256 0 0 0-2576 {}}} SUCCS {{774 0 0 0-2576 {}} {774 0 0 0-2588 {}} {774 0 0 0-2611 {}} {772 0 0 0-2616 {}}} CYCLES {}}
set a(0-2362) {CHI {0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 13 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {33410 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 13 TOTAL_CYCLES_IN 33410 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 33410 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {167055.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-273 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2575 {}} {258 0 0 0-2574 {}} {258 0 0 0-2573 {}} {130 0 0 0-2572 {}} {130 0 0 0-2571 {}} {130 0 0 0-2570 {}} {130 0 0 0-2569 {}} {64 0 0 0-2568 {}} {64 0 0 0-2361 {}} {774 0 0 0-2620 {}}} SUCCS {{772 0 0 0-2575 {}} {131 0 0 0-2617 {}} {130 0 0 0-2618 {}} {130 0 0 0-2619 {}} {130 0 0 0-2620 {}} {130 0 0 0-2621 {}} {130 0 0 0-2622 {}} {130 0 0 0-2623 {}} {130 0 0 0-2624 {}} {130 0 0 0-2625 {}} {130 0 0 0-2626 {}} {130 0 0 0-2627 {}} {130 0 0 0-2628 {}}} CYCLES {}}
set a(0-2617) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-274 LOC {7 1.0 7 1.0 7 1.0 7 1.0 8 0.48624999999999996} PREDS {{131 0 0 0-2362 {}} {774 0 0 0-2620 {}}} SUCCS {{259 0 0 0-2618 {}} {256 0 0 0-2620 {}}} CYCLES {}}
set a(0-2618) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#12 TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-275 LOC {7 1.0 7 1.0 7 1.0 8 0.48624999999999996} PREDS {{259 0 0 0-2617 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2619 {}}} CYCLES {}}
set a(0-2619) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-276 LOC {8 0.0 8 0.48624999999999996 8 0.48624999999999996 8 0.73749975 8 0.73749975} PREDS {{259 0 0 0-2618 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2620 {}} {258 0 0 0-2621 {}}} CYCLES {}}
set a(0-2620) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-277 LOC {8 0.25125 8 0.7374999999999999 8 0.7374999999999999 8 0.7374999999999999 8 1.0} PREDS {{772 0 0 0-2620 {}} {259 0 0 0-2619 {}} {256 0 0 0-2617 {}} {130 0 0 0-2362 {}} {256 0 0 0-2569 {}} {256 0 0 0-2563 {}} {256 0 0 0-2361 {}} {256 0 0 0-2504 {}} {256 0 0 0-2496 {}} {256 0 0 0-2360 {}} {256 0 0 0-2445 {}} {256 0 0 0-2437 {}} {256 0 0 0-2359 {}} {256 0 0 0-2380 {}}} SUCCS {{774 0 0 0-2380 {}} {774 0 0 0-2359 {}} {774 0 0 0-2437 {}} {774 0 0 0-2445 {}} {774 0 0 0-2360 {}} {774 0 0 0-2496 {}} {774 0 0 0-2504 {}} {774 0 0 0-2361 {}} {774 0 0 0-2563 {}} {774 0 0 0-2569 {}} {774 0 0 0-2362 {}} {774 0 0 0-2617 {}} {772 0 0 0-2620 {}}} CYCLES {}}
set a(0-2621) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-278 LOC {8 0.25125 8 0.7374999999999999 8 0.7374999999999999 8 0.7374999999999999} PREDS {{258 0 0 0-2619 {}} {130 0 0 0-2362 {}}} SUCCS {{258 0 0 0-2625 {}}} CYCLES {}}
set a(0-2622) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-279 LOC {7 1.0 8 0.7374999999999999 8 0.7374999999999999 8 0.7374999999999999} PREDS {{130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2623 {}}} CYCLES {}}
set a(0-2623) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-280 LOC {7 1.0 8 0.7374999999999999 8 0.7374999999999999 8 0.7374999999999999} PREDS {{259 0 0 0-2622 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2624 {}}} CYCLES {}}
set a(0-2624) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-281 LOC {7 1.0 8 0.7374999999999999 8 0.7374999999999999 8 0.7374999999999999} PREDS {{259 0 0 0-2623 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2625 {}}} CYCLES {}}
set a(0-2625) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-282 LOC {8 0.25125 8 0.7374999999999999 8 0.7374999999999999 8 0.99999975 8 0.99999975} PREDS {{259 0 0 0-2624 {}} {258 0 0 0-2621 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2626 {}}} CYCLES {}}
set a(0-2626) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-283 LOC {8 0.5137499999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2625 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2627 {}}} CYCLES {}}
set a(0-2627) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-284 LOC {8 0.5137499999999999 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2626 {}} {130 0 0 0-2362 {}}} SUCCS {{259 0 0 0-2628 {}}} CYCLES {}}
set a(0-2628) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2358 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-285 LOC {8 0.5137499999999999 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{772 0 0 0-2628 {}} {259 0 0 0-2627 {}} {130 0 0 0-2362 {}} {256 0 0 0-2374 {}}} SUCCS {{774 0 0 0-2374 {}} {772 0 0 0-2628 {}}} CYCLES {}}
set a(0-2358) {CHI {0-2374 0-2375 0-2376 0-2377 0-2378 0-2379 0-2380 0-2381 0-2382 0-2383 0-2384 0-2385 0-2386 0-2387 0-2359 0-2434 0-2435 0-2436 0-2437 0-2438 0-2439 0-2440 0-2441 0-2442 0-2443 0-2444 0-2445 0-2446 0-2447 0-2448 0-2449 0-2450 0-2451 0-2360 0-2493 0-2494 0-2495 0-2496 0-2497 0-2498 0-2499 0-2500 0-2501 0-2502 0-2503 0-2504 0-2505 0-2506 0-2507 0-2508 0-2509 0-2510 0-2511 0-2512 0-2361 0-2560 0-2561 0-2562 0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570 0-2571 0-2572 0-2573 0-2574 0-2575 0-2362 0-2617 0-2618 0-2619 0-2620 0-2621 0-2622 0-2623 0-2624 0-2625 0-2626 0-2627 0-2628} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 8 UNROLL 4 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {154200 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2056 TOTAL_CYCLES_IN 20560 TOTAL_CYCLES_UNDER 133640 TOTAL_CYCLES 154200 NAME COMP_LOOP TYPE LOOP DELAY {771005.00 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-286 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2373 {}} {258 0 0 0-2372 {}} {258 0 0 0-2371 {}} {130 0 0 0-2370 {}} {774 0 0 0-2637 {}}} SUCCS {{772 0 0 0-2372 {}} {772 0 0 0-2373 {}} {131 0 0 0-2629 {}} {130 0 0 0-2630 {}} {130 0 0 0-2631 {}} {130 0 0 0-2632 {}} {130 0 0 0-2633 {}} {130 0 0 0-2634 {}} {130 0 0 0-2635 {}} {130 0 0 0-2636 {}} {256 0 0 0-2637 {}}} CYCLES {}}
set a(0-2629) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-287 LOC {1 1.0 2 0.5237499999999999 2 0.5237499999999999 2 0.5237499999999999 2 0.5237499999999999} PREDS {{131 0 0 0-2358 {}} {774 0 0 0-2637 {}}} SUCCS {{259 0 0 0-2630 {}} {130 0 0 0-2636 {}} {256 0 0 0-2637 {}}} CYCLES {}}
set a(0-2630) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-288 LOC {2 0.0 2 0.5237499999999999 2 0.5237499999999999 2 0.75999975 2 0.75999975} PREDS {{259 0 0 0-2629 {}} {130 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2631 {}} {130 0 0 0-2636 {}} {258 0 0 0-2637 {}}} CYCLES {}}
set a(0-2631) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-289 LOC {2 0.23625 2 0.76 2 0.76 2 0.76} PREDS {{259 0 0 0-2630 {}} {130 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2632 {}} {130 0 0 0-2636 {}}} CYCLES {}}
set a(0-2632) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-290 LOC {2 0.23625 2 0.76 2 0.76 2 0.76} PREDS {{259 0 0 0-2631 {}} {130 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2633 {}} {130 0 0 0-2636 {}}} CYCLES {}}
set a(0-2633) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-291 LOC {2 0.23625 2 0.76 2 0.76 2 0.9999997500000001 2 0.9999997500000001} PREDS {{259 0 0 0-2632 {}} {130 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2634 {}} {130 0 0 0-2636 {}}} CYCLES {}}
set a(0-2634) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-292 LOC {2 0.47624999999999995 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2633 {}} {130 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2635 {}} {130 0 0 0-2636 {}}} CYCLES {}}
set a(0-2635) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-293 LOC {2 0.47624999999999995 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2634 {}} {130 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2636 {}}} CYCLES {}}
set a(0-2636) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-2357 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-294 LOC {2 0.47624999999999995 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2635 {}} {130 0 0 0-2634 {}} {130 0 0 0-2633 {}} {130 0 0 0-2632 {}} {130 0 0 0-2631 {}} {130 0 0 0-2630 {}} {130 0 0 0-2629 {}} {130 0 0 0-2358 {}}} SUCCS {{129 0 0 0-2637 {}}} CYCLES {}}
set a(0-2637) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2357 LOC {2 0.23625 2 0.76 2 0.76 2 0.76 2 1.0} PREDS {{772 0 0 0-2637 {}} {129 0 0 0-2636 {}} {258 0 0 0-2630 {}} {256 0 0 0-2629 {}} {256 0 0 0-2358 {}} {256 0 0 0-2370 {}}} SUCCS {{774 0 0 0-2370 {}} {774 0 0 0-2358 {}} {774 0 0 0-2629 {}} {772 0 0 0-2637 {}}} CYCLES {}}
set a(0-2357) {CHI {0-2370 0-2371 0-2372 0-2373 0-2358 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {154220 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 154200 TOTAL_CYCLES 154220 NAME STAGE_LOOP TYPE LOOP DELAY {771105.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-295 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2369 {}} {130 0 0 0-2368 {}} {130 0 0 0-2367 {}} {130 0 0 0-2365 {}} {130 0 0 0-2364 {}} {258 0 0 0-2363 {}}} SUCCS {{772 0 0 0-2369 {}} {131 0 0 0-2638 {}} {130 0 0 0-2639 {}} {130 0 0 0-2640 {}} {130 0 0 0-2641 {}} {130 0 0 0-2642 {}} {130 0 0 0-2643 {}} {130 0 0 0-2644 {}} {130 0 0 0-2645 {}} {130 0 0 0-2646 {}} {130 0 0 0-2647 {}} {130 0 0 0-2648 {}} {130 0 0 0-2649 {}} {130 0 0 0-2650 {}} {130 0 0 0-2651 {}} {130 0 0 0-2652 {}} {130 0 0 0-2653 {}} {130 0 0 0-2654 {}} {130 0 0 0-2655 {}}} CYCLES {}}
set a(0-2638) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-296 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-2357 {}} {130 0 0 0-2368 {}}} SUCCS {} CYCLES {}}
set a(0-2639) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-297 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-2357 {}} {130 0 0 0-2368 {}}} SUCCS {{66 0 0 0-2642 {}} {66 0 0 0-2645 {}} {66 0 0 0-2648 {}} {66 0 0 0-2651 {}} {66 0 0 0-2654 {}}} CYCLES {}}
set a(0-2640) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-298 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-2357 {}} {146 0 0 0-2368 {}}} SUCCS {} CYCLES {}}
set a(0-2641) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-299 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2357 {}} {128 0 0 0-2642 {}}} SUCCS {{259 0 0 0-2642 {}}} CYCLES {}}
set a(0-2642) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-300 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2642 {}} {259 0 0 0-2641 {}} {66 0 0 0-2639 {}} {130 0 0 0-2357 {}} {66 0 0 0-2366 {}}} SUCCS {{128 0 0 0-2641 {}} {772 0 0 0-2642 {}} {259 0 0 0-2643 {}}} CYCLES {}}
set a(0-2643) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-301 LOC {3 0.1875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2642 {}} {130 0 0 0-2357 {}}} SUCCS {} CYCLES {}}
set a(0-2644) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-302 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2357 {}} {128 0 0 0-2645 {}}} SUCCS {{259 0 0 0-2645 {}}} CYCLES {}}
set a(0-2645) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-303 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2645 {}} {259 0 0 0-2644 {}} {66 0 0 0-2639 {}} {130 0 0 0-2357 {}} {66 0 0 0-2366 {}}} SUCCS {{128 0 0 0-2644 {}} {772 0 0 0-2645 {}} {259 0 0 0-2646 {}}} CYCLES {}}
set a(0-2646) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-304 LOC {3 0.1875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2645 {}} {130 0 0 0-2357 {}}} SUCCS {} CYCLES {}}
set a(0-2647) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-305 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2357 {}} {128 0 0 0-2648 {}}} SUCCS {{259 0 0 0-2648 {}}} CYCLES {}}
set a(0-2648) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-306 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2648 {}} {259 0 0 0-2647 {}} {66 0 0 0-2639 {}} {130 0 0 0-2357 {}} {66 0 0 0-2366 {}} {256 0 0 0-2364 {}}} SUCCS {{774 0 0 0-2364 {}} {128 0 0 0-2647 {}} {772 0 0 0-2648 {}} {259 0 0 0-2649 {}}} CYCLES {}}
set a(0-2649) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-307 LOC {3 0.1875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2648 {}} {130 0 0 0-2357 {}}} SUCCS {} CYCLES {}}
set a(0-2650) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-308 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2357 {}} {128 0 0 0-2651 {}}} SUCCS {{259 0 0 0-2651 {}}} CYCLES {}}
set a(0-2651) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-309 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2651 {}} {259 0 0 0-2650 {}} {66 0 0 0-2639 {}} {130 0 0 0-2357 {}} {66 0 0 0-2366 {}} {256 0 0 0-2363 {}}} SUCCS {{774 0 0 0-2363 {}} {128 0 0 0-2650 {}} {772 0 0 0-2651 {}} {259 0 0 0-2652 {}}} CYCLES {}}
set a(0-2652) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-310 LOC {3 0.1875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2651 {}} {130 0 0 0-2357 {}}} SUCCS {} CYCLES {}}
set a(0-2653) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-311 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2357 {}} {128 0 0 0-2654 {}}} SUCCS {{259 0 0 0-2654 {}}} CYCLES {}}
set a(0-2654) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-312 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2654 {}} {259 0 0 0-2653 {}} {66 0 0 0-2639 {}} {130 0 0 0-2357 {}} {66 0 0 0-2366 {}}} SUCCS {{128 0 0 0-2653 {}} {772 0 0 0-2654 {}} {259 0 0 0-2655 {}}} CYCLES {}}
set a(0-2655) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-2356 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-313 LOC {3 0.1875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2654 {}} {130 0 0 0-2357 {}}} SUCCS {} CYCLES {}}
set a(0-2356) {CHI {0-2363 0-2364 0-2365 0-2366 0-2367 0-2368 0-2369 0-2357 0-2638 0-2639 0-2640 0-2641 0-2642 0-2643 0-2644 0-2645 0-2646 0-2647 0-2648 0-2649 0-2650 0-2651 0-2652 0-2653 0-2654 0-2655} ITERATIONS Infinite LATENCY {154217 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {154223 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 154220 TOTAL_CYCLES 154223 NAME main TYPE LOOP DELAY {771120.00 ns} PAR 0-2355 XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-314 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2355) {CHI 0-2356 ITERATIONS Infinite LATENCY {154217 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD {154223 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 154223 TOTAL_CYCLES 154223 NAME core:rlp TYPE LOOP DELAY {771120.00 ns} PAR {} XREFS fb9fac24-b338-4ed6-9998-372b758dc0c3-315 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2355-TOTALCYCLES) {154223}
set a(0-2355-QMOD) {ccs_in(14,32) 0-2363 ccs_in(15,32) 0-2364 ccs_sync_in_wait(12) 0-2366 mgc_shift_l(1,0,4,11) {0-2371 0-2503} mgc_add(4,0,4,0,4) 0-2378 mgc_shift_l(1,0,4,10) {0-2379 0-2444} mgc_mul(9,0,9,0,9) 0-2382 BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) {0-2384 0-2449 0-2509 0-2573} BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) {0-2386 0-2450 0-2511 0-2574} mgc_add(8,0,8,0,8) 0-2392 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-2396 0-2405 0-2414 0-2427 0-2458 0-2467 0-2473 0-2486 0-2522 0-2531 0-2540 0-2553 0-2582 0-2591 0-2597 0-2610} mgc_add(10,0,10,0,10) {0-2401 0-2404 0-2457 0-2463 0-2466 0-2527 0-2530 0-2581 0-2587 0-2590} mgc_add(32,0,32,0,32) {0-2406 0-2416 0-2468 0-2475 0-2532 0-2542 0-2592 0-2599} modulo_add_95bc4fddf4956fb8fb1c3dc6de610b8360c4() {0-2409 0-2471 0-2535 0-2595} modulo_sub_5224928a713d998f31e113942b953258634d() {0-2419 0-2478 0-2545 0-2602} mult_6f95beddce4781dedef9ed170f11f70570bc() {0-2425 0-2484 0-2551 0-2608} mgc_add(11,0,10,0,11) {0-2430 0-2440 0-2489 0-2499 0-2556 0-2613} mgc_mul(10,0,10,0,10) {0-2448 0-2507 0-2572} mgc_add(9,0,9,0,9) {0-2518 0-2565} mgc_add(8,0,2,1,9) 0-2619 mgc_add(11,0,11,0,11) 0-2625 mgc_add(4,0,1,1,4) 0-2630 mgc_add(5,0,2,1,5) 0-2633 ccs_sync_out_wait(18) 0-2639 mgc_io_sync(0) {0-2642 0-2645 0-2648 0-2651 0-2654}}
set a(0-2355-PROC_NAME) {core}
set a(0-2355-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-2355}

