Classic Timing Analyzer report for Comparator
Wed Jul 20 15:18:14 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.661 ns   ; in1[7] ; flag ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C12F324C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+--------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To   ;
+-------+-------------------+-----------------+--------+------+
; N/A   ; None              ; 18.661 ns       ; in1[7] ; flag ;
; N/A   ; None              ; 18.364 ns       ; in1[3] ; flag ;
; N/A   ; None              ; 14.853 ns       ; in2[2] ; flag ;
; N/A   ; None              ; 14.853 ns       ; in2[7] ; flag ;
; N/A   ; None              ; 14.683 ns       ; in2[3] ; flag ;
; N/A   ; None              ; 14.536 ns       ; in1[5] ; flag ;
; N/A   ; None              ; 14.201 ns       ; in2[0] ; flag ;
; N/A   ; None              ; 14.073 ns       ; in2[1] ; flag ;
; N/A   ; None              ; 13.874 ns       ; in1[4] ; flag ;
; N/A   ; None              ; 13.560 ns       ; in1[0] ; flag ;
; N/A   ; None              ; 13.370 ns       ; in1[1] ; flag ;
; N/A   ; None              ; 13.293 ns       ; in1[6] ; flag ;
; N/A   ; None              ; 12.938 ns       ; in1[2] ; flag ;
; N/A   ; None              ; 12.773 ns       ; in2[5] ; flag ;
; N/A   ; None              ; 12.648 ns       ; in2[6] ; flag ;
; N/A   ; None              ; 12.328 ns       ; in2[4] ; flag ;
+-------+-------------------+-----------------+--------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 20 15:18:13 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comparator -c Comparator --timing_analysis_only
Info: Longest tpd from source pin "in1[7]" to destination pin "flag" is 18.661 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_P14; Fanout = 1; PIN Node = 'in1[7]'
    Info: 2: + IC(10.778 ns) + CELL(0.114 ns) = 12.361 ns; Loc. = LC_X1_Y18_N9; Fanout = 1; COMB Node = 'Equal0~3'
    Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 13.090 ns; Loc. = LC_X1_Y18_N2; Fanout = 1; COMB Node = 'Equal0~4'
    Info: 4: + IC(3.463 ns) + CELL(2.108 ns) = 18.661 ns; Loc. = PIN_U5; Fanout = 0; PIN Node = 'flag'
    Info: Total cell delay = 3.983 ns ( 21.34 % )
    Info: Total interconnect delay = 14.678 ns ( 78.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Wed Jul 20 15:18:14 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


