{"vcs1":{"timestamp_begin":1747328197.838494681, "rt":10.06, "ut":10.12, "st":0.67}}
{"vcselab":{"timestamp_begin":1747328207.985523641, "rt":0.41, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747328208.447213287, "rt":0.47, "ut":0.23, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747328197.154315549}
{"VCS_COMP_START_TIME": 1747328197.154315549}
{"VCS_COMP_END_TIME": 1747328209.073769551}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487032}}
{"vcselab": {"peak_mem": 183888}}
