$date
	Mon Feb 06 13:41:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module CLA_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module __c $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 " carry $end
$var wire 4 ' g [3:0] $end
$var wire 4 ( p [3:0] $end
$var wire 1 ) p0c0 $end
$var wire 1 * p1g0 $end
$var wire 1 + p1p0c0 $end
$var wire 1 , p2g1 $end
$var wire 1 - p2g2 $end
$var wire 1 . p2p1g0 $end
$var wire 1 / p2p1g1 $end
$var wire 1 0 p2p1p0c0 $end
$var wire 1 1 p3p2p1g0 $end
$var wire 1 2 p3p2p1p0c0 $end
$var wire 4 3 sum [3:0] $end
$var wire 4 4 c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
bz 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
bz !
$end
#100
b1 (
b1 #
b1 %
#200
b10 (
b10 #
b10 %
#300
b11 (
b11 #
b11 %
#400
b100 (
b100 #
b100 %
#500
b101 (
b101 #
b101 %
#600
b110 (
b110 #
b110 %
#700
b111 (
b111 #
b111 %
#800
b1001 (
b1000 #
b1000 %
b1 $
b1 &
#900
b10 4
b1 '
b1000 (
b1001 #
b1001 %
#1000
b0 4
b0 '
b1011 (
b1010 #
b1010 %
#1100
b110 4
1*
b1 '
b1010 (
b1011 #
b1011 %
#1200
b0 4
0*
b0 '
b1101 (
b1100 #
b1100 %
#1300
b10 4
b1 '
b1100 (
b1101 #
b1101 %
#1400
b0 4
b0 '
b1111 (
b1110 #
b1110 %
#1500
1"
b1110 4
1*
1.
11
b1 '
b1110 (
b1111 #
b1111 %
#1600
0"
b0 4
0*
0.
01
b0 '
b10 (
b0 #
b0 %
b10 $
b10 &
#1700
b11 (
b1 #
b1 %
#1800
b100 4
b10 '
b0 (
b10 #
b10 %
#1900
b1 (
b11 #
b11 %
#2000
b0 4
b0 '
b110 (
b100 #
b100 %
#2100
b111 (
b101 #
b101 %
#2200
b1100 4
1,
b10 '
b100 (
b110 #
b110 %
#2300
b101 (
b111 #
b111 %
#2400
b0 4
0,
b0 '
b1011 (
b1000 #
b1000 %
b11 $
b11 &
#2500
b110 4
1*
b1 '
b1010 (
b1001 #
b1001 %
#2600
b100 4
0*
b10 '
b1001 (
b1010 #
b1010 %
#2700
b110 4
b11 '
b1000 (
b1011 #
b1011 %
#2800
b0 4
b0 '
b1111 (
b1100 #
b1100 %
#2900
1"
b1110 4
1*
1.
11
b1 '
b1110 (
b1101 #
b1101 %
#3000
0"
b1100 4
1,
0*
0.
01
b10 '
b1101 (
b1110 #
b1110 %
#3100
b1110 4
b11 '
b1100 (
b1111 #
b1111 %
#3200
b0 4
0,
b0 '
b100 (
b0 #
b0 %
b100 $
b100 &
#3300
b101 (
b1 #
b1 %
#3400
b110 (
b10 #
b10 %
#3500
b111 (
b11 #
b11 %
#3600
b1000 4
b100 '
b0 (
b100 #
b100 %
#3700
b1 (
b101 #
b101 %
#3800
b10 (
b110 #
b110 %
#3900
b11 (
b111 #
b111 %
#4000
b0 4
b0 '
b1101 (
b1000 #
b1000 %
b101 $
b101 &
#4100
b10 4
b1 '
b1100 (
b1001 #
b1001 %
#4200
b0 4
b0 '
b1111 (
b1010 #
b1010 %
#4300
1"
b1110 4
1*
1.
11
b1 '
b1110 (
b1011 #
b1011 %
#4400
0"
b1000 4
0*
0.
01
b100 '
b1001 (
b1100 #
b1100 %
#4500
b1010 4
b101 '
b1000 (
b1101 #
b1101 %
#4600
b1000 4
b100 '
b1011 (
b1110 #
b1110 %
#4700
b1110 4
1*
b101 '
b1010 (
b1111 #
b1111 %
#4800
0*
b0 4
b0 '
b110 (
b0 #
b0 %
b110 $
b110 &
#4900
b111 (
b1 #
b1 %
#5000
b1100 4
1,
b10 '
b100 (
b10 #
b10 %
#5100
b101 (
b11 #
b11 %
#5200
b1000 4
0,
b100 '
b10 (
b100 #
b100 %
#5300
b11 (
b101 #
b101 %
#5400
b1100 4
b110 '
b0 (
b110 #
b110 %
#5500
b1 (
b111 #
b111 %
#5600
b0 4
b0 '
b1111 (
b1000 #
b1000 %
b111 $
b111 &
#5700
1"
b1110 4
1*
1.
11
b1 '
b1110 (
b1001 #
b1001 %
#5800
0"
b1100 4
1,
0*
0.
01
b10 '
b1101 (
b1010 #
b1010 %
#5900
b1110 4
b11 '
b1100 (
b1011 #
b1011 %
#6000
b1000 4
0,
b100 '
b1011 (
b1100 #
b1100 %
#6100
b1110 4
1*
b101 '
b1010 (
b1101 #
b1101 %
#6200
b1100 4
0*
b110 '
b1001 (
b1110 #
b1110 %
#6300
b1110 4
b111 '
b1000 (
b1111 #
b1111 %
#6400
b0 4
b0 '
b0 #
b0 %
b1000 $
b1000 &
