Classic Timing Analyzer report for mipsHardware
Wed Oct 09 18:48:19 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                    ;
+------------------------------+-------+---------------+-------------+------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-------------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.537 ns    ; signExt[2] ; shiftLeft2Out2[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; tpd                                                                            ;
+-------+-------------------+-----------------+-------------+--------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To                 ;
+-------+-------------------+-----------------+-------------+--------------------+
; N/A   ; None              ; 7.537 ns        ; signExt[2]  ; shiftLeft2Out2[4]  ;
; N/A   ; None              ; 7.403 ns        ; signExt[16] ; shiftLeft2Out2[18] ;
; N/A   ; None              ; 7.321 ns        ; signExt[3]  ; shiftLeft2Out2[5]  ;
; N/A   ; None              ; 7.315 ns        ; signExt[23] ; shiftLeft2Out2[25] ;
; N/A   ; None              ; 7.199 ns        ; signExt[0]  ; shiftLeft2Out2[2]  ;
; N/A   ; None              ; 7.094 ns        ; signExt[8]  ; shiftLeft2Out2[10] ;
; N/A   ; None              ; 7.075 ns        ; signExt[24] ; shiftLeft2Out2[26] ;
; N/A   ; None              ; 7.070 ns        ; signExt[4]  ; shiftLeft2Out2[6]  ;
; N/A   ; None              ; 7.051 ns        ; signExt[27] ; shiftLeft2Out2[29] ;
; N/A   ; None              ; 6.986 ns        ; signExt[5]  ; shiftLeft2Out2[7]  ;
; N/A   ; None              ; 6.963 ns        ; signExt[22] ; shiftLeft2Out2[24] ;
; N/A   ; None              ; 6.943 ns        ; signExt[29] ; shiftLeft2Out2[31] ;
; N/A   ; None              ; 6.890 ns        ; signExt[26] ; shiftLeft2Out2[28] ;
; N/A   ; None              ; 6.830 ns        ; signExt[12] ; shiftLeft2Out2[14] ;
; N/A   ; None              ; 6.763 ns        ; signExt[9]  ; shiftLeft2Out2[11] ;
; N/A   ; None              ; 6.721 ns        ; signExt[10] ; shiftLeft2Out2[12] ;
; N/A   ; None              ; 6.715 ns        ; signExt[28] ; shiftLeft2Out2[30] ;
; N/A   ; None              ; 6.700 ns        ; signExt[13] ; shiftLeft2Out2[15] ;
; N/A   ; None              ; 6.698 ns        ; signExt[11] ; shiftLeft2Out2[13] ;
; N/A   ; None              ; 6.693 ns        ; signExt[17] ; shiftLeft2Out2[19] ;
; N/A   ; None              ; 6.692 ns        ; signExt[6]  ; shiftLeft2Out2[8]  ;
; N/A   ; None              ; 6.668 ns        ; signExt[1]  ; shiftLeft2Out2[3]  ;
; N/A   ; None              ; 6.648 ns        ; signExt[15] ; shiftLeft2Out2[17] ;
; N/A   ; None              ; 6.619 ns        ; signExt[20] ; shiftLeft2Out2[22] ;
; N/A   ; None              ; 6.618 ns        ; signExt[21] ; shiftLeft2Out2[23] ;
; N/A   ; None              ; 6.600 ns        ; signExt[7]  ; shiftLeft2Out2[9]  ;
; N/A   ; None              ; 6.592 ns        ; signExt[19] ; shiftLeft2Out2[21] ;
; N/A   ; None              ; 6.587 ns        ; signExt[25] ; shiftLeft2Out2[27] ;
; N/A   ; None              ; 6.577 ns        ; signExt[18] ; shiftLeft2Out2[20] ;
; N/A   ; None              ; 6.547 ns        ; signExt[14] ; shiftLeft2Out2[16] ;
+-------+-------------------+-----------------+-------------+--------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 09 18:48:19 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "signExt[2]" to destination pin "shiftLeft2Out2[4]" is 7.537 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 1; PIN Node = 'signExt[2]'
    Info: 2: + IC(4.583 ns) + CELL(2.124 ns) = 7.537 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'shiftLeft2Out2[4]'
    Info: Total cell delay = 2.954 ns ( 39.19 % )
    Info: Total interconnect delay = 4.583 ns ( 60.81 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4367 megabytes
    Info: Processing ended: Wed Oct 09 18:48:19 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


