# do LC3Verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:27:13 on Feb 16,2023
# vlog -work work LC3Verilog.vo 
# -- Compiling module main
# -- Compiling module hard_block
# 
# Top level modules:
# 	main
# End time: 12:27:13 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:27:13 on Feb 16,2023
# vlog -work work ALUDemo.vwf.vt 
# -- Compiling module main_vlg_vec_tst
# 
# Top level modules:
# 	main_vlg_vec_tst
# End time: 12:27:13 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.main_vlg_vec_tst 
# Start time: 12:27:13 on Feb 16,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.main_vlg_vec_tst(fast)
# Loading work.main(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_clkctrl(fast)
# Loading cycloneive_ver.cycloneive_mux41(fast)
# Loading cycloneive_ver.cycloneive_ena_reg(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading altera_ver.dffeas(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# Loading cycloneive_ver.cycloneive_ram_block(fast)
# Loading cycloneive_ver.cycloneive_ram_register(fast)
# Loading cycloneive_ver.cycloneive_ram_register(fast__1)
# Loading cycloneive_ver.cycloneive_ram_register(fast__2)
# Loading cycloneive_ver.cycloneive_ram_pulse_generator(fast)
# Loading cycloneive_ver.cycloneive_ram_pulse_generator(fast__1)
# Loading cycloneive_ver.cycloneive_ram_block(fast__1)
# Loading cycloneive_ver.cycloneive_ram_block(fast__2)
# Loading cycloneive_ver.cycloneive_ram_block(fast__3)
# Loading cycloneive_ver.cycloneive_ram_block(fast__4)
# Loading cycloneive_ver.cycloneive_ram_block(fast__5)
# Loading cycloneive_ver.cycloneive_ram_block(fast__6)
# Loading cycloneive_ver.cycloneive_ram_block(fast__7)
# Loading cycloneive_ver.cycloneive_ram_block(fast__8)
# Loading cycloneive_ver.cycloneive_ram_block(fast__9)
# Loading cycloneive_ver.cycloneive_ram_block(fast__10)
# Loading cycloneive_ver.cycloneive_ram_block(fast__11)
# Loading cycloneive_ver.cycloneive_ram_block(fast__12)
# Loading cycloneive_ver.cycloneive_ram_block(fast__13)
# Loading cycloneive_ver.cycloneive_ram_block(fast__14)
# Loading cycloneive_ver.cycloneive_ram_block(fast__15)
# after#27
# ** Note: $finish    : ALUDemo.vwf.vt(75)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst
# End time: 12:27:18 on Feb 16,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
