{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493106688907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493106688907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 02:51:28 2017 " "Processing started: Tue Apr 25 02:51:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493106688907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1493106688907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 4BitReg -c 4BitReg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 4BitReg -c 4BitReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1493106688907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1493106689417 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_7_1200mv_85c_slow.vo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_7_1200mv_85c_slow.vo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_7_1200mv_0c_slow.vo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_7_1200mv_0c_slow.vo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_min_1200mv_0c_fast.vo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_min_1200mv_0c_fast.vo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg.vo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg.vo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_7_1200mv_85c_v_slow.sdo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_7_1200mv_85c_v_slow.sdo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_7_1200mv_0c_v_slow.sdo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_7_1200mv_0c_v_slow.sdo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_min_1200mv_0c_v_fast.sdo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_min_1200mv_0c_v_fast.sdo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "4BitReg_v.sdo U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/ simulation " "Generated file 4BitReg_v.sdo in folder \"U:/CPRE281/Final_2/Memory_Regester/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1493106689907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493106690037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 02:51:30 2017 " "Processing ended: Tue Apr 25 02:51:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493106690037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493106690037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493106690037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1493106690037 ""}
