/***************************************************************************************************
 * Copyright (C) 2025 Intel Corporation, All rights reserved.
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 **************************************************************************************************/
#pragma once

#include <cute/util/compat.hpp>

#include "cute/tensor.hpp"
#include "cutlass/cutlass.h"
#include "cutlass/gemm/gemm.h"
#include "cutlass/gemm/group_array_problem_shape.hpp"
#include "cutlass/gemm/kernel/tile_scheduler.hpp"
#include "cutlass/kernel_hardware_info.hpp"
#include "cutlass/platform/platform.h"
#include "gemm_xe2.hpp"

#pragma clang diagnostic ignored "-Wpass-failed"
#pragma clang diagnostic ignored "-Wdeprecated-declarations"

namespace moe_w4a16 {
using namespace cute;

template <typename T, char LayoutKind>
CUTE_DEVICE auto make_moe_tensor(T* ptr, int r, int c) {
  auto shape = make_shape(r, c);
  if constexpr (LayoutKind == 'C')
    return make_tensor(make_gmem_ptr(ptr), make_layout(shape, make_stride(_1{}, r)));
  else
    return make_tensor(make_gmem_ptr(ptr), make_layout(shape, make_stride(c, _1{})));
}

template <
    class GmemTiledCopyA,
    class GmemTiledCopyB,
    class GmemTiledCopyD,
    char LayoutKindA,
    char LayoutKindB,
    char LayoutKindD,
    bool HasZero,
    int StealChunk,
    int PrefetchDist,
    bool MainloopBarrier,
    bool SkipPaddedN,
    class TiledMMA,
    typename ElementA,
    typename ElementB,
    typename ElementS,
    typename ElementBI,
    typename ElementD>
CUTE_DEVICE void MoEGEMM(
    const ElementA* Activations,
    const ElementB* Weights,
    const ElementS* Scales,
    const ElementS* Zeros,
    const ElementBI* Bias,
    ElementD* Outputs,
    TiledMMA const& mma,
    const int* rows_per_expert,
    // Optional prefix sum of the *unmasked* rows per expert. When null, the row
    // offset of expert i is the running sum of rows_per_expert[0..i). Passing it
    // lets a caller zero out rows_per_expert entries (to launch only a subset of
    // the experts) without moving the remaining experts' A/D slices.
    const int* row_offsets,
    // Total rows in Activations/Outputs, i.e. the bound past which the A surface
    // must not be extended. Pass 0 to disable the extension entirely.
    const int32_t total_rows,
    const int32_t num_experts,
    const int32_t group_size,
    const int32_t gemm_n,
    const int32_t gemm_k,
    // How many of an expert's M-tiles are grouped with all of their N-tiles
    // before the next group of M-tiles starts. 1 is the plain row-major tile
    // order (one M-tile, all its N-tiles, next M-tile).
    const int32_t m_tile_group,
    int32_t* atomic_buffer,
    const sycl::local_accessor<int32_t, 1>& slm_mem_const) {
  constexpr char actual_layout_of_B = LayoutKindB ^ ('R' ^ 'C');
  // The surface extensions below only keep the addressing intact for row-major
  // slices, whose stride does not carry the row count.
  static_assert(LayoutKindA == 'R' && actual_layout_of_B == 'R', "surface extension needs row-major A and B");
  static constexpr bool is_B_int4 = (std::is_same_v<ElementB, uint8_t>) && (!std::is_same_v<ElementS, uint8_t>);
  static constexpr bool is_B_mxfp4 = (std::is_same_v<ElementB, uint8_t>) && (std::is_same_v<ElementS, uint8_t>);
  static constexpr bool is_B_4bits = std::is_same_v<ElementB, uint8_t>;

  auto item = sycl::ext::oneapi::this_work_item::get_nd_item<3>();
  auto wg_tile = mma.tile_mnk();
  auto wg_tile_m = get<0>(wg_tile);
  auto wg_tile_n = get<1>(wg_tile);

  int group_id = item.get_group_linear_id();
  int gemm_n_pad = (gemm_n + wg_tile_n - 1) / wg_tile_n * wg_tile_n;
  const int n_tiles = gemm_n_pad / wg_tile_n;
  const int m_group = cute::max(1, m_tile_group);
  int group_range = item.get_group_range(1);
  int local_id = item.get_local_linear_id();

  // atomic_buffer[0] is zeroed by the host before the launch: an in-kernel reset
  // would race with the work-stealing counter of a concurrent launch.
  int pre_rows = 0;
  int pre_tiles = 0;
  int steal_tiles_left = 0;
  static_assert(StealChunk >= 1, "work-stealing chunk must be positive");

  int32_t* slm_mem = static_cast<int32_t*>(slm_mem_const.template get_multi_ptr<sycl::access::decorated::no>().get());

  for (int i = 0; i < num_experts; ++i) {
    int gemm_m = rows_per_expert[i];
    if (row_offsets != nullptr) {
      pre_rows = row_offsets[i];
    }
    int cumsum_rows_for_experts = pre_rows + gemm_m;
    // Counted in work-group tiles, not M-tiles: the order inside an expert is no
    // longer "one M-tile, all its N-tiles", so an M-tile index is not enough to
    // place a tile.
    const int expert_m_tiles = (gemm_m + wg_tile_m - 1) / wg_tile_m;
    int cumsum_tiles_for_experts = expert_m_tiles * n_tiles + pre_tiles;

    if (group_id >= cumsum_tiles_for_experts) {
      pre_rows = cumsum_rows_for_experts;
      pre_tiles = cumsum_tiles_for_experts;
      continue;
    }

    int expert_id = i;
    int64_t B_offset = static_cast<int64_t>(expert_id) * static_cast<int64_t>(gemm_n) * static_cast<int64_t>(gemm_k);
    if constexpr (is_B_4bits) {
      B_offset /= 2;
    }
    ElementA* ptr_A_curr_batch = const_cast<ElementA*>(Activations) + pre_rows * gemm_k;
    ElementB* ptr_B_curr_batch = const_cast<ElementB*>(Weights) + B_offset;
    ElementD* ptr_D_curr_batch = Outputs + pre_rows * gemm_n;
    ElementS* ptr_Scales_curr_batch = const_cast<ElementS*>(Scales) + expert_id;
    ElementS* ptr_Zeros_curr_batch = nullptr;
    if constexpr (is_B_4bits) {
      ptr_Scales_curr_batch = const_cast<ElementS*>(Scales) + B_offset * 2 / group_size;
      if constexpr (HasZero) {
        ptr_Zeros_curr_batch = const_cast<ElementS*>(Zeros) + B_offset * 2 / group_size;
      }
    }
    ElementBI* ptr_Bias_curr_batch = nullptr;
    if (Bias != static_cast<ElementBI*>(nullptr)) {
      ptr_Bias_curr_batch = const_cast<ElementBI*>(Bias) + expert_id * gemm_n;
    }

    // A 2D-block load whose block crosses the surface's last row costs far more
    // than the rows it discards, so a tile whose block is not filled by the
    // surface pays that on every k-tile. Both surfaces are slices of a larger
    // buffer -- the rows past an expert's A are the next expert's rows, the rows
    // past its B are the next expert's weights -- so the rows are real memory:
    // give each surface a tile-aligned height and let the edge tiles read them.
    // Nothing extra is computed (the tile spans those rows either way) and no
    // extra result is written, because D keeps the true row and column counts.
    // The last expert has nothing after it, so it keeps its true height.
    int a_rows = gemm_m;
    int b_rows = gemm_n;
    if (total_rows > 0) {
      const int padded_m = (gemm_m + wg_tile_m - 1) / wg_tile_m * wg_tile_m;
      a_rows = cute::max(gemm_m, cute::min(padded_m, total_rows - pre_rows));
      if (expert_id + 1 < num_experts) {
        b_rows = (gemm_n + wg_tile_n - 1) / wg_tile_n * wg_tile_n;
      }
    }

    auto A_tensor = make_moe_tensor<ElementA, LayoutKindA>(ptr_A_curr_batch, a_rows, gemm_k);
    auto B_tensor = [&]() {
      if constexpr (is_B_int4) {
        if constexpr (HasZero) {
          return make_moe_tensor<uint4_t, actual_layout_of_B>(
              reinterpret_cast<uint4_t*>(ptr_B_curr_batch), b_rows, gemm_k);
        } else {
          return make_moe_tensor<int4_t, actual_layout_of_B>(
              reinterpret_cast<int4_t*>(ptr_B_curr_batch), b_rows, gemm_k);
        }
      } else if constexpr (is_B_mxfp4) {
        return make_moe_tensor<float_e2m1_t, actual_layout_of_B>(
            reinterpret_cast<float_e2m1_t*>(ptr_B_curr_batch), b_rows, gemm_k);
      } else {
        return make_moe_tensor<ElementB, actual_layout_of_B>(ptr_B_curr_batch, b_rows, gemm_k);
      }
    }();
    auto D_tensor = make_moe_tensor<ElementD, LayoutKindD>(ptr_D_curr_batch, gemm_m, gemm_n);

    while (group_id < cumsum_tiles_for_experts) {
      // Group `m_group` M-tiles with all of their N-tiles and walk M inside the
      // group, so that consecutive tiles read the same B block. The last group of
      // an expert may be short, which is why the M extent is re-derived per group
      // instead of being the constant m_group.
      const int tiles_per_group = m_group * n_tiles;
      const int tile_in_expert = group_id - pre_tiles;
      const int group_idx = tile_in_expert / tiles_per_group;
      const int group_m0 = group_idx * m_group;
      const int group_m_extent = cute::min(m_group, expert_m_tiles - group_m0);
      const int tile_in_group = tile_in_expert - group_idx * tiles_per_group;
      int m_coord = group_m0 + tile_in_group % group_m_extent;
      int n_coord = tile_in_group / group_m_extent;
      auto tile_coord = make_coord(m_coord, n_coord, _, 0);

      if constexpr (is_B_4bits) {
#define XE_GEMM_4BITS_CALLER(GroupSize)                                              \
  xe_gemm_4bits<                                                                     \
      GmemTiledCopyA,                                                                \
      GmemTiledCopyB,                                                                \
      GmemTiledCopyD,                                                                \
      GroupSize,                                                                     \
      HasZero,                                                                       \
      PrefetchDist,                                                                  \
      MainloopBarrier,                                                               \
      SkipPaddedN>(                                                                  \
      A_tensor,                                                                      \
      B_tensor,                                                                      \
      ptr_Scales_curr_batch,                                                         \
      ptr_Zeros_curr_batch,                                                          \
      ptr_Bias_curr_batch,                                                           \
      D_tensor,                                                                      \
      tile_coord,                                                                    \
      mma);
        if (group_size == 32) {
          XE_GEMM_4BITS_CALLER(32)
        } else if (group_size == 64) {
          XE_GEMM_4BITS_CALLER(64)
        } else if (group_size == 128) {
          XE_GEMM_4BITS_CALLER(128)
        } else if (group_size == 256) {
          XE_GEMM_4BITS_CALLER(256)
        }
#undef XE_GEMM_4BITS_CALLER
      } else {
        xe_gemm<GmemTiledCopyA, GmemTiledCopyB, GmemTiledCopyD>(
            A_tensor, B_tensor, ptr_Scales_curr_batch, ptr_Bias_curr_batch, D_tensor, tile_coord, mma);
      }

      // Work stealing in chunks of StealChunk tiles: one atomic per chunk, and
      // the tiles inside a chunk are consecutive in the tile order, so they share
      // their B block.
      if (steal_tiles_left > 0) {
        ++group_id;
        --steal_tiles_left;
      } else {
        if (local_id == 0) {
          slm_mem[0] = cutlass::atomicAdd(atomic_buffer, StealChunk);
        }
        item.barrier(sycl::access::fence_space::local_space);
        group_id = group_range + slm_mem[0];
        steal_tiles_left = StealChunk - 1;
      }
    }
    pre_rows = cumsum_rows_for_experts;
    pre_tiles = cumsum_tiles_for_experts;
  }
}

}  // namespace moe_w4a16
