-- -------------------------------------------------------------
-- 
-- File Name: hdl_32bits_hmm\hdlsrc\fec_ber_hw_V2\soft_demodulation_src_Subsystem3.vhd
-- Created: 2022-10-27 17:56:31
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: soft_demodulation_src_Subsystem3
-- Source Path: fec_ber_hw_V2/Soft Demodulation/Soft Demodulation/Subsystem3
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.soft_demodulation_src_Soft_Demodulation_pkg.ALL;

ENTITY soft_demodulation_src_Subsystem3 IS
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        enb_1                             :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        Out1                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out2                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out3                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out4                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out5                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out6                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out7                              :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        Out8                              :   OUT   std_logic_vector(2 DOWNTO 0)  -- sfix3
        );
END soft_demodulation_src_Subsystem3;


ARCHITECTURE rtl OF soft_demodulation_src_Subsystem3 IS

  -- Constants
  CONSTANT alpha1_D_Lookup_Table_data     : vector_of_signed3(0 TO 3) := 
    (to_signed(-16#3#, 3), to_signed(-16#3#, 3), to_signed(16#3#, 3), to_signed(16#3#, 3));  -- sfix3 [4]
  CONSTANT alpha1_D_Lookup_Table1_data    : vector_of_signed3(0 TO 3) := 
    (to_signed(-16#1#, 3), to_signed(-16#1#, 3), to_signed(16#3#, 3), to_signed(16#3#, 3));  -- sfix3 [4]
  CONSTANT alpha1_D_Lookup_Table2_data    : vector_of_signed3(0 TO 3) := 
    (to_signed(16#1#, 3), to_signed(16#1#, 3), to_signed(16#3#, 3), to_signed(16#3#, 3));  -- sfix3 [4]
  CONSTANT alpha1_D_Lookup_Table4_data    : vector_of_signed3(0 TO 3) := 
    (to_signed(-16#3#, 3), to_signed(-16#3#, 3), to_signed(16#1#, 3), to_signed(-16#3#, 3));  -- sfix3 [4]
  CONSTANT alpha1_D_Lookup_Table5_data    : vector_of_signed3(0 TO 3) := 
    (to_signed(-16#1#, 3), to_signed(-16#1#, 3), to_signed(16#1#, 3), to_signed(-16#3#, 3));  -- sfix3 [4]
  CONSTANT alpha1_D_Lookup_Table6_data    : vector_of_signed3(0 TO 3) := 
    (to_signed(16#1#, 3), to_signed(16#1#, 3), to_signed(16#1#, 3), to_signed(-16#3#, 3));  -- sfix3 [4]
  CONSTANT alpha1_D_Lookup_Table7_data    : vector_of_signed3(0 TO 3) := 
    (to_signed(16#3#, 3), to_signed(16#3#, 3), to_signed(16#1#, 3), to_signed(-16#3#, 3));  -- sfix3 [4]

  -- Signals
  SIGNAL enb_unsigned                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table_k          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table_out1       : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table_out1_1     : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table1_k         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table1_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table1_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table2_k         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table2_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table2_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table3_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table3_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table4_k         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table4_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table4_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table5_k         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table5_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table5_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table6_k         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table6_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table6_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table7_k         : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL alpha1_D_Lookup_Table7_out1      : signed(2 DOWNTO 0);  -- sfix3
  SIGNAL alpha1_D_Lookup_Table7_out1_1    : signed(2 DOWNTO 0) := to_signed(16#0#, 3);  -- sfix3

BEGIN
  enb_unsigned <= unsigned(enb_1);

  
  alpha1_D_Lookup_Table_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table_out1 <= alpha1_D_Lookup_Table_data(to_integer(alpha1_D_Lookup_Table_k));

  PipelineRegister_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table_out1_1 <= alpha1_D_Lookup_Table_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister_process;


  Out1 <= std_logic_vector(alpha1_D_Lookup_Table_out1_1);

  
  alpha1_D_Lookup_Table1_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table1_out1 <= alpha1_D_Lookup_Table1_data(to_integer(alpha1_D_Lookup_Table1_k));

  PipelineRegister1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table1_out1_1 <= alpha1_D_Lookup_Table1_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister1_process;


  Out2 <= std_logic_vector(alpha1_D_Lookup_Table1_out1_1);

  
  alpha1_D_Lookup_Table2_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table2_out1 <= alpha1_D_Lookup_Table2_data(to_integer(alpha1_D_Lookup_Table2_k));

  PipelineRegister2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table2_out1_1 <= alpha1_D_Lookup_Table2_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister2_process;


  Out3 <= std_logic_vector(alpha1_D_Lookup_Table2_out1_1);

  alpha1_D_Lookup_Table3_out1 <= to_signed(16#3#, 3);

  PipelineRegister3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table3_out1_1 <= alpha1_D_Lookup_Table3_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister3_process;


  Out4 <= std_logic_vector(alpha1_D_Lookup_Table3_out1_1);

  
  alpha1_D_Lookup_Table4_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table4_out1 <= alpha1_D_Lookup_Table4_data(to_integer(alpha1_D_Lookup_Table4_k));

  PipelineRegister4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table4_out1_1 <= alpha1_D_Lookup_Table4_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister4_process;


  Out5 <= std_logic_vector(alpha1_D_Lookup_Table4_out1_1);

  
  alpha1_D_Lookup_Table5_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table5_out1 <= alpha1_D_Lookup_Table5_data(to_integer(alpha1_D_Lookup_Table5_k));

  PipelineRegister5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table5_out1_1 <= alpha1_D_Lookup_Table5_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister5_process;


  Out6 <= std_logic_vector(alpha1_D_Lookup_Table5_out1_1);

  
  alpha1_D_Lookup_Table6_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table6_out1 <= alpha1_D_Lookup_Table6_data(to_integer(alpha1_D_Lookup_Table6_k));

  PipelineRegister6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table6_out1_1 <= alpha1_D_Lookup_Table6_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister6_process;


  Out7 <= std_logic_vector(alpha1_D_Lookup_Table6_out1_1);

  
  alpha1_D_Lookup_Table7_k <= to_unsigned(16#0#, 2) WHEN enb_unsigned = to_unsigned(16#0#, 2) ELSE
      to_unsigned(16#3#, 2) WHEN enb_unsigned = to_unsigned(16#3#, 2) ELSE
      enb_unsigned;
  alpha1_D_Lookup_Table7_out1 <= alpha1_D_Lookup_Table7_data(to_integer(alpha1_D_Lookup_Table7_k));

  PipelineRegister7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        alpha1_D_Lookup_Table7_out1_1 <= alpha1_D_Lookup_Table7_out1;
      END IF;
    END IF;
  END PROCESS PipelineRegister7_process;


  Out8 <= std_logic_vector(alpha1_D_Lookup_Table7_out1_1);

END rtl;

