Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g --family="Stratix 10" --part=1SG280HU2F50E2VGS1
Info: ex_100g.ex_100g_inst: TXPLL move to outside of IP 2
Info: ex_100g_inst.atx_pll_s100: For the selected device(1SG280HU2F50E2VGS1), PLL speed grade is 2.
Info: ex_100g_inst.caui4_xcvr_644: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: ex_100g_inst.caui4_xcvr_644: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: ex_100g_inst.caui4_xcvr_644: For the selected device(1SG280HU2F50E2VGS1), transceiver speed grade is 2 and core speed grade is 2.
Info: ex_100g_inst.caui4_xcvr_644: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: ex_100g_inst.caui4_xcvr_644: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "16".
Info: ex_100g_inst.caui4_xcvr_644: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "32".
Info: ex_100g_inst.caui4_xcvr_644: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 402.832031 MHz.
Info: ex_100g_inst.caui4_xcvr_644: "pma_div_clkout" is selected to drive tx_clkout2 port and it should not be used for register mode data transfers (Relevant parameter: "Selected tx_clkout2 clock source" (tx_clkout2_sel)).
Info: ex_100g_inst.caui4_xcvr_644: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 402.832031 MHz.
Info: ex_100g_inst.caui4_xcvr_644: "pma_div_clkout" is selected to drive rx_clkout2 port and it should not be used for register mode data transfers (Relevant parameter: "Selected rx_clkout2 clock source" (rx_clkout2_sel)).
Info: ex_100g_inst.caui4_xcvr_644: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="644.531250"
Info: ex_100g_inst.caui4_xcvr_644: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: ex_100g_inst.caui4_xcvr_644: Note - The external TX PLL IP must be configured with an output clock frequency of 12890.625 MHz.
Info: ex_100g_inst.altera_xcvr_fpll_s10_tx_ext: For the selected device(1SG280HU2F50E2VGS1), PLL speed grade is 2.
Info: ex_100g: "Transforming system: ex_100g"
Info: ex_100g: Running transform generation_view_transform
Info: ex_100g: Running transform generation_view_transform took 0.002s
Info: atx_pll_s100: Running transform generation_view_transform
Info: atx_pll_s100: Running transform generation_view_transform took 0.000s
Info: caui4_xcvr_644: Running transform generation_view_transform
Info: caui4_xcvr_644: Running transform generation_view_transform took 0.000s
Info: s10_xcvr_reset_controller: Running transform generation_view_transform
Info: s10_xcvr_reset_controller: Running transform generation_view_transform took 0.000s
Info: altera_xcvr_fpll_s10_tx_ext: Running transform generation_view_transform
Info: altera_xcvr_fpll_s10_tx_ext: Running transform generation_view_transform took 0.000s
Info: ex_100g: Running transform interconnect_transform_chooser
Info: ex_100g: Running transform interconnect_transform_chooser took 0.095s
Info: ex_100g: "Naming system components in system: ex_100g"
Info: ex_100g: "Processing generation queue"
Info: ex_100g: "Generating: ex_100g"
Info: ex_100g: "Generating: ex_100g_alt_e100s10_180_rghuvla"
Info: ex_100g_inst: Current dir is /swip_build/releases/acds/18.0/219/linux64/ip/altera/ethernet/alt_e100s10/hwtcl
Info: ex_100g_inst: alt_e100s10_mac.ocp
Info: ex_100g_inst: alt_e100s10_pcs_t.ocp
Info: ex_100g_inst: alt_e100s10_pcs_r.ocp
Info: ex_100g_inst: alt_e100s10_eth_4.v
Info: ex_100g_inst: alt_e100s10_fecpll.v
Info: ex_100g_inst: alt_e100s10_top.v.terp
Info: ex_100g_inst: alt_e100s10_stats_counters.v
Info: atx_pll_s100: "Generating: atx_pll_s100"
Info: caui4_xcvr_644: "Generating: caui4_xcvr_644"
Info: s10_xcvr_reset_controller: "Generating: s10_xcvr_reset_controller"
Info: altera_xcvr_fpll_s10_tx_ext: "Generating: altera_xcvr_fpll_s10_tx_ext"
Info: ex_100g: "Generating: atx_pll_s100"
Info: ex_100g: "Generating: caui4_xcvr_644"
Info: ex_100g: "Generating: s10_xcvr_reset_controller"
Info: ex_100g: "Generating: altera_xcvr_fpll_s10_tx_ext"
Info: ex_100g: "Generating: ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara"
Info: atx_pll_s100: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: atx_pll_s100: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: atx_pll_s100: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: atx_pll_s100: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: atx_pll_s100: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: ex_100g: "Generating: ex_100g_altera_xcvr_native_s10_htile_180_csevbry"
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: caui4_xcvr_644: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: caui4_xcvr_644: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: caui4_xcvr_644: add_fileset_file ./mentor/alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_reset_control_s10/mentor/alt_xcvr_reset_counter_s10.sv MENTOR_SPECIFIC
Info: caui4_xcvr_644: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: caui4_xcvr_644: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: caui4_xcvr_644: Building configuration data for reconfiguration profile 0
Info: ex_100g: "Generating: altera_xcvr_reset_control_s10"
Info: s10_xcvr_reset_controller: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: s10_xcvr_reset_controller: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: s10_xcvr_reset_controller: add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv
Info: s10_xcvr_reset_controller: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv
Info: s10_xcvr_reset_controller: add_fileset_file ./mentor/altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/altera_xcvr_reset_control_s10.sv MENTOR_SPECIFIC
Info: s10_xcvr_reset_controller: add_fileset_file ./mentor/alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/alt_xcvr_reset_counter_s10.sv MENTOR_SPECIFIC
Info: ex_100g: "Generating: ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq"
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: ex_100g: Done "ex_100g" with 10 modules, 976 files
Info: Generating the following file(s) for MODELSIM simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g.ip --output-directory=/data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	7 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	7 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g.ip --synthesis=VERILOG --output-directory=/data/jixia/ethernet/180_sim_softpcs_softmac/ex_100g --family="Stratix 10" --part=1SG280HU2F50E2VGS1
Info: ex_100g.ex_100g_inst: TXPLL move to outside of IP 2
Info: ex_100g_inst.atx_pll_s100: For the selected device(1SG280HU2F50E2VGS1), PLL speed grade is 2.
Info: ex_100g_inst.caui4_xcvr_644: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: ex_100g_inst.caui4_xcvr_644: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: ex_100g_inst.caui4_xcvr_644: For the selected device(1SG280HU2F50E2VGS1), transceiver speed grade is 2 and core speed grade is 2.
Info: ex_100g_inst.caui4_xcvr_644: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: ex_100g_inst.caui4_xcvr_644: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "16".
Info: ex_100g_inst.caui4_xcvr_644: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "32".
Info: ex_100g_inst.caui4_xcvr_644: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 402.832031 MHz.
Info: ex_100g_inst.caui4_xcvr_644: "pma_div_clkout" is selected to drive tx_clkout2 port and it should not be used for register mode data transfers (Relevant parameter: "Selected tx_clkout2 clock source" (tx_clkout2_sel)).
Info: ex_100g_inst.caui4_xcvr_644: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 402.832031 MHz.
Info: ex_100g_inst.caui4_xcvr_644: "pma_div_clkout" is selected to drive rx_clkout2 port and it should not be used for register mode data transfers (Relevant parameter: "Selected rx_clkout2 clock source" (rx_clkout2_sel)).
Info: ex_100g_inst.caui4_xcvr_644: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="644.531250"
Info: ex_100g_inst.caui4_xcvr_644: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: ex_100g_inst.caui4_xcvr_644: Note - The external TX PLL IP must be configured with an output clock frequency of 12890.625 MHz.
Info: ex_100g_inst.altera_xcvr_fpll_s10_tx_ext: For the selected device(1SG280HU2F50E2VGS1), PLL speed grade is 2.
Info: ex_100g: "Transforming system: ex_100g"
Info: ex_100g: Running transform generation_view_transform
Info: ex_100g: Running transform generation_view_transform took 0.000s
Info: atx_pll_s100: Running transform generation_view_transform
Info: atx_pll_s100: Running transform generation_view_transform took 0.000s
Info: caui4_xcvr_644: Running transform generation_view_transform
Info: caui4_xcvr_644: Running transform generation_view_transform took 0.000s
Info: s10_xcvr_reset_controller: Running transform generation_view_transform
Info: s10_xcvr_reset_controller: Running transform generation_view_transform took 0.000s
Info: altera_xcvr_fpll_s10_tx_ext: Running transform generation_view_transform
Info: altera_xcvr_fpll_s10_tx_ext: Running transform generation_view_transform took 0.000s
Info: ex_100g: Running transform interconnect_transform_chooser
Info: ex_100g: Running transform interconnect_transform_chooser took 0.009s
Info: ex_100g: "Naming system components in system: ex_100g"
Info: ex_100g: "Processing generation queue"
Info: ex_100g: "Generating: ex_100g"
Info: ex_100g: "Generating: ex_100g_alt_e100s10_180_rghuvla"
Info: ex_100g_inst: Current dir is /swip_build/releases/acds/18.0/219/linux64/ip/altera/ethernet/alt_e100s10/hwtcl
Info: atx_pll_s100: "Generating: atx_pll_s100"
Info: caui4_xcvr_644: "Generating: caui4_xcvr_644"
Info: s10_xcvr_reset_controller: "Generating: s10_xcvr_reset_controller"
Info: altera_xcvr_fpll_s10_tx_ext: "Generating: altera_xcvr_fpll_s10_tx_ext"
Info: ex_100g: "Generating: atx_pll_s100"
Info: ex_100g: "Generating: caui4_xcvr_644"
Info: ex_100g: "Generating: s10_xcvr_reset_controller"
Info: ex_100g: "Generating: altera_xcvr_fpll_s10_tx_ext"
Info: ex_100g: "Generating: ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara"
Info: atx_pll_s100: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: atx_pll_s100: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: atx_pll_s100: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: atx_pll_s100: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: ex_100g: "Generating: ex_100g_altera_xcvr_native_s10_htile_180_csevbry"
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: caui4_xcvr_644: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: caui4_xcvr_644: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: caui4_xcvr_644: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: caui4_xcvr_644: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: caui4_xcvr_644: Building configuration data for reconfiguration profile 0
Info: ex_100g: "Generating: altera_xcvr_reset_control_s10"
Info: s10_xcvr_reset_controller: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: s10_xcvr_reset_controller: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: s10_xcvr_reset_controller: add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv
Info: s10_xcvr_reset_controller: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv
Info: ex_100g: "Generating: ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq"
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: altera_xcvr_fpll_s10_tx_ext: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: ex_100g: Done "ex_100g" with 10 modules, 366 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
