Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Jan 07 15:10:20 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |           18 |
| Yes          | No                    | No                     |             136 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------+---------------------------------+------------------+----------------+
|         Clock Signal        |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------------+---------------------------------+------------------+----------------+
|  clock65/inst/clk_out_65mhz | s1/count_reg[0]                    |                                 |                1 |              1 |
|  clock65/inst/clk_out_65mhz | kbd/myps2/fifo_rd                  |                                 |                1 |              1 |
|  clock65/inst/clk_out_65mhz |                                    | display/strobe[6]_i_1_n_0       |                1 |              2 |
|  clock65/inst/clk_out_65mhz |                                    | display/p_0_in[0]               |                2 |              2 |
|  clock65/inst/clk_out_65mhz | kbd/E[0]                           | s1/reset                        |                1 |              4 |
|  clock65/inst/clk_out_65mhz | statemachine/lastACK[3]_i_2_n_0    | statemachine/lastACK[3]_i_1_n_0 |                1 |              4 |
|  clock65/inst/clk_out_65mhz | statemachine/nextACK               | statemachine/nextACK[3]_i_1_n_0 |                2 |              4 |
|  clock65/inst/clk_out_65mhz | kbd/myps2/sample                   | s1/reset                        |                1 |              4 |
|  clock65/inst/clk_out_65mhz | statemachine/SN[31]_i_1_n_0        |                                 |                3 |              5 |
|  clock65/inst/clk_out_65mhz |                                    | s1/reset                        |                4 |              6 |
|  clock65/inst/clk_out_65mhz | p_0_out[79]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[87]                        |                                 |                4 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[95]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[103]                       |                                 |                5 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[111]                       |                                 |                4 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[119]                       |                                 |                5 |              7 |
|  clock65/inst/clk_out_65mhz | kbd/E[0]                           |                                 |                5 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[127]                       |                                 |                4 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[7]                         |                                 |                4 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[15]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[23]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[31]                        |                                 |                2 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[39]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[47]                        |                                 |                2 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[55]                        |                                 |                2 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[63]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | p_0_out[71]                        |                                 |                3 |              7 |
|  clock65/inst/clk_out_65mhz | xvga1/hreset                       | xvga1/vcount0                   |                6 |             10 |
|  clock65/inst/clk_out_65mhz | kbd/myps2/shift                    |                                 |                2 |             10 |
|  clock65/inst/clk_out_65mhz |                                    | xvga1/hreset                    |               11 |             14 |
|  clock65/inst/clk_out_65mhz | kbd/myps2/fifo_reg_0_7_0_5_i_1_n_0 |                                 |                2 |             16 |
|  clock65/inst/clk_out_65mhz | db1/count                          | s1/count_reg[0]                 |                5 |             19 |
|  clock65/inst/clk_out_65mhz | statemachine/SN[31]_i_1_n_0        | statemachine/SN[30]_i_1_n_0     |                6 |             27 |
|  clock65/inst/clk_out_65mhz |                                    |                                 |               31 |             53 |
+-----------------------------+------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 4      |                     4 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                    17 |
| 10     |                     2 |
| 14     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


