// Seed: 2754385999
module module_0 (
    output logic id_0,
    output id_1,
    input id_2
);
  reg id_3;
  always @(posedge 1) begin
    id_1 <= id_3;
  end
endmodule
module module_1;
  logic id_3;
  assign {id_2, id_2} = 1;
  logic id_4;
  logic id_5 = id_2;
endmodule
