{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713306319279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713306319280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:25:19 2024 " "Processing started: Tue Apr 16 18:25:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713306319280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306319280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task3 -c RISC240_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off task3 -c RISC240_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306319280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713306319470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713306319470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/RISC240.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/RISC240.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC240_top " "Found entity 1: RISC240_top" {  } { { "lab5/RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/RISC240.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "lab5/regfile.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/regfile.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(28) " "Verilog HDL warning at memory.sv(28): extended using \"x\" or \"z\"" {  } { { "lab5/memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/memory.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713306324714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(102) " "Verilog HDL warning at memory.sv(102): extended using \"x\" or \"z\"" {  } { { "lab5/memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/memory.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713306324714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/memory.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab5/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_simulation " "Found entity 1: memory_simulation" {  } { { "lab5/memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/memory.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324714 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_synthesis " "Found entity 2: memory_synthesis" {  } { { "lab5/memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/memory.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324714 ""} { "Info" "ISGN_ENTITY_NAME" "3 memorySystem " "Found entity 3: memorySystem" {  } { { "lab5/memory.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/memory.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(82) " "Verilog HDL warning at library.sv(82): extended using \"x\" or \"z\"" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713306324716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(147) " "Verilog HDL warning at library.sv(147): extended using \"x\" or \"z\"" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713306324716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(173) " "Verilog HDL warning at library.sv(173): extended using \"x\" or \"z\"" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713306324716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/library.sv 12 12 " "Found 12 design units, including 12 entities, in source file lab5/library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory1024x16 " "Found entity 1: memory1024x16" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory1024x16_program " "Found entity 2: memory1024x16_program" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "3 tridrive " "Found entity 3: tridrive" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluMux " "Found entity 4: aluMux" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8to1 " "Found entity 5: mux8to1" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "6 demux " "Found entity 6: demux" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder " "Found entity 7: decoder" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "8 register " "Found entity 8: register" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "9 HEXtoSevenSegment " "Found entity 9: HEXtoSevenSegment" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "10 SevenSegmentDigit " "Found entity 10: SevenSegmentDigit" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "11 SevenSegmentControl " "Found entity 11: SevenSegmentControl" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""} { "Info" "ISGN_ENTITY_NAME" "12 comb_write_reg " "Found entity 12: comb_write_reg" {  } { { "lab5/library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/library.sv" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "lab5/datapath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/datapath.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324718 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlpath.sv(359) " "Verilog HDL warning at controlpath.sv(359): extended using \"x\" or \"z\"" {  } { { "lab5/controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/controlpath.sv" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1713306324721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/controlpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/controlpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "lab5/controlpath.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/controlpath.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "lab5/alu.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 3 3 " "Found 3 design units, including 3 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/task2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324725 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsm " "Found entity 2: fsm" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/task2.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324725 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_bench " "Found entity 3: test_bench" {  } { { "task2.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/task2.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 15 15 " "Found 15 design units, including 15 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "2 BarrelShifter " "Found entity 2: BarrelShifter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "5 MagComp " "Found entity 5: MagComp" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "6 Comparator " "Found entity 6: Comparator" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder " "Found entity 7: Adder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "8 Subtracter " "Found entity 8: Subtracter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFlipFlop " "Found entity 9: DFlipFlop" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "10 Register " "Found entity 10: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "11 Counter " "Found entity 11: Counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "12 Synchronizer " "Found entity 12: Synchronizer" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "13 ShiftRegisterSIPO " "Found entity 13: ShiftRegisterSIPO" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "14 ShiftRegisterPIPO " "Found entity 14: ShiftRegisterPIPO" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""} { "Info" "ISGN_ENTITY_NAME" "15 BarrelShiftRegister " "Found entity 15: BarrelShiftRegister" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/library.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713306324730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.sv 0 0 " "Found 0 design units, including 0 entities, in source file constants.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324730 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "name RISC240.sv(186) " "Verilog HDL error at RISC240.sv(186): name is not declared under this prefix" {  } { { "lab5/RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/RISC240.sv" 186 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1713306324734 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "name RISC240.sv(189) " "Verilog HDL error at RISC240.sv(189): name is not declared under this prefix" {  } { { "lab5/RISC240.sv" "" { Text "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/lab5/RISC240.sv" 189 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1713306324734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/output_files/RISC240_top.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/dzhang2/Private/18240/lab5/output_files/RISC240_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324744 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "992 " "Peak virtual memory: 992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713306324826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 16 18:25:24 2024 " "Processing ended: Tue Apr 16 18:25:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713306324826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713306324826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713306324826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306324826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713306325828 ""}
