module trigger_module
(	
	CLK, Setn, Clrn, D, Q
);
	 input wire CLK;
	 input wire Clrn;
	 input wire Setn;
	 input wire [7:0]D;
	 output reg [7:0]Q;

	always @ ( posedge clk or negedge Clrn or negedge Setn )
		begin 
			if( Setn == 0 )
				Q <= 8'b11111111;
			else if( Clrn == 0 )
				Q <= 8'b0;
			else
				Q <= D;
		end 

endmodule 