# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# TL.v  run.do  transcript  vsim.wlf  work        
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:31:08 on Sep 10,2025
# vlog -reportprogress 300 TL.v "+acc" 
# -- Compiling module TL
# -- Compiling module TL_tb
# 
# Top level modules:
# 	TL_tb
# End time: 13:31:08 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim TL_tb 
# Start time: 13:31:08 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.TL_tb(fast)
# Loading work.TL(fast)
# clk=0 t=x q=0 qbar=1 rst=0                   0
# clk=1 t=0 q=0 qbar=1 rst=1                  10
# clk=0 t=1 q=1 qbar=0 rst=1                  20
# clk=1 t=1 q=1 qbar=0 rst=1                  30
# clk=0 t=1 q=0 qbar=1 rst=1                  40
# clk=1 t=1 q=0 qbar=1 rst=1                  50
# clk=0 t=1 q=1 qbar=0 rst=1                  60
# clk=1 t=1 q=1 qbar=0 rst=1                  70
# clk=0 t=0 q=1 qbar=0 rst=1                  80
# clk=1 t=1 q=1 qbar=0 rst=1                  90
# ** Note: $stop    : TL.v(46)
#    Time: 100 ns  Iteration: 0  Instance: /TL_tb
# Break in Module TL_tb at TL.v line 46
quit -sim
# End time: 13:34:46 on Sep 10,2025, Elapsed time: 0:03:38
# Errors: 0, Warnings: 0
