
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017828  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b04  080179e8  080179e8  000279e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080184ec  080184ec  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080184ec  080184ec  000284ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080184f4  080184f4  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080184f4  080184f4  000284f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080184fc  080184fc  000284fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018500  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003dbd0  200001e0  080186dc  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2003ddb0  080186dc  0003ddb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038292  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007921  00000000  00000000  0006849e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002220  00000000  00000000  0006fdc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f60  00000000  00000000  00071fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036f38  00000000  00000000  00073f40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002582e  00000000  00000000  000aae78  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00110566  00000000  00000000  000d06a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e0c0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a23c  00000000  00000000  001e0c88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080179d0 	.word	0x080179d0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080179d0 	.word	0x080179d0

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f008 f99e 	bl	8009318 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2003b8a4 	.word	0x2003b8a4

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f008 f986 	bl	8009318 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2003b8a4 	.word	0x2003b8a4

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f008 f827 	bl	8009074 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f006 fd8e 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f006 fd88 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f006 fd82 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f006 fd7c 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f006 fd76 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f006 fd70 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f006 fd6a 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f006 fd64 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f006 fd5e 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 fd58 	bl	8007b48 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f006 fd4c 	bl	8007b48 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f006 fd46 	bl	8007b48 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f014 f825 	bl	8015178 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011b4:	213c      	movs	r1, #60	; 0x3c
 80011b6:	4809      	ldr	r0, [pc, #36]	; (80011dc <_ZN7Encoder4initEv+0x30>)
 80011b8:	f00b ff46 	bl	800d048 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011bc:	213c      	movs	r1, #60	; 0x3c
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <_ZN7Encoder4initEv+0x34>)
 80011c0:	f00b ff42 	bl	800d048 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder4initEv+0x38>)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder4initEv+0x3c>)
 80011ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2003baf8 	.word	0x2003baf8
 80011e0:	2003b7dc 	.word	0x2003b7dc
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400
 80011ec:	00000000 	.word	0x00000000

080011f0 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011f8:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <_ZN7Encoder6updateEv+0x1b0>)
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001204:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001218:	4b64      	ldr	r3, [pc, #400]	; (80013ac <_ZN7Encoder6updateEv+0x1bc>)
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001224:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800122c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001234:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4a5d      	ldr	r2, [pc, #372]	; (80013b0 <_ZN7Encoder6updateEv+0x1c0>)
 800123c:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f999 	bl	8000578 <__aeabi_f2d>
 8001246:	a350      	add	r3, pc, #320	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff f9ec 	bl	8000628 <__aeabi_dmul>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	4625      	mov	r5, r4
 8001256:	461c      	mov	r4, r3
 8001258:	4b56      	ldr	r3, [pc, #344]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f98b 	bl	8000578 <__aeabi_f2d>
 8001262:	a34b      	add	r3, pc, #300	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 8001264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001268:	f7ff f9de 	bl	8000628 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f822 	bl	80002bc <__adddf3>
 8001278:	4603      	mov	r3, r0
 800127a:	460c      	mov	r4, r1
 800127c:	4618      	mov	r0, r3
 800127e:	4621      	mov	r1, r4
 8001280:	f7ff fcca 	bl	8000c18 <__aeabi_d2f>
 8001284:	4602      	mov	r2, r0
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f973 	bl	8000578 <__aeabi_f2d>
 8001292:	a33d      	add	r3, pc, #244	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001298:	f7ff f9c6 	bl	8000628 <__aeabi_dmul>
 800129c:	4603      	mov	r3, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	4625      	mov	r5, r4
 80012a2:	461c      	mov	r4, r3
 80012a4:	4b44      	ldr	r3, [pc, #272]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f965 	bl	8000578 <__aeabi_f2d>
 80012ae:	a338      	add	r3, pc, #224	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9b8 	bl	8000628 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4620      	mov	r0, r4
 80012be:	4629      	mov	r1, r5
 80012c0:	f7fe fffc 	bl	80002bc <__adddf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	4618      	mov	r0, r3
 80012ca:	4621      	mov	r1, r4
 80012cc:	f7ff fca4 	bl	8000c18 <__aeabi_d2f>
 80012d0:	4602      	mov	r2, r0
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a38      	ldr	r2, [pc, #224]	; (80013bc <_ZN7Encoder6updateEv+0x1cc>)
 80012dc:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a34      	ldr	r2, [pc, #208]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 80012e4:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4a33      	ldr	r2, [pc, #204]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012ec:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	ee17 0a90 	vmov	r0, s15
 8001302:	f7ff f939 	bl	8000578 <__aeabi_f2d>
 8001306:	a324      	add	r3, pc, #144	; (adr r3, 8001398 <_ZN7Encoder6updateEv+0x1a8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f98c 	bl	8000628 <__aeabi_dmul>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	4618      	mov	r0, r3
 8001316:	4621      	mov	r1, r4
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001320:	f7ff faac 	bl	800087c <__aeabi_ddiv>
 8001324:	4603      	mov	r3, r0
 8001326:	460c      	mov	r4, r1
 8001328:	4618      	mov	r0, r3
 800132a:	4621      	mov	r1, r4
 800132c:	f7ff fc74 	bl	8000c18 <__aeabi_d2f>
 8001330:	4602      	mov	r2, r0
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	ed93 7a05 	vldr	s14, [r3, #20]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edd3 7a02 	vldr	s15, [r3, #8]
 8001358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	ed93 7a07 	vldr	s14, [r3, #28]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	edd3 7a02 	vldr	s15, [r3, #8]
 800136e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	4a10      	ldr	r2, [pc, #64]	; (80013c0 <_ZN7Encoder6updateEv+0x1d0>)
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bdb0      	pop	{r4, r5, r7, pc}
 8001388:	9999999a 	.word	0x9999999a
 800138c:	3fa99999 	.word	0x3fa99999
 8001390:	66666666 	.word	0x66666666
 8001394:	3fee6666 	.word	0x3fee6666
 8001398:	ce73a049 	.word	0xce73a049
 800139c:	3f77a3f6 	.word	0x3f77a3f6
 80013a0:	40010000 	.word	0x40010000
 80013a4:	47000000 	.word	0x47000000
 80013a8:	3f912547 	.word	0x3f912547
 80013ac:	40010400 	.word	0x40010400
 80013b0:	20000200 	.word	0x20000200
 80013b4:	20000208 	.word	0x20000208
 80013b8:	2000020c 	.word	0x2000020c
 80013bc:	20000204 	.word	0x20000204
 80013c0:	200001fc 	.word	0x200001fc

080013c4 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <_ZN7Encoder5clearEv+0x3c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b07      	ldr	r3, [pc, #28]	; (8001404 <_ZN7Encoder5clearEv+0x40>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40010000 	.word	0x40010000
 8001404:	40010400 	.word	0x40010400

08001408 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	601a      	str	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	return distance_;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	ee07 3a90 	vmov	s15, r3
}
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	ee07 3a90 	vmov	s15, r3
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	ee07 3a90 	vmov	s15, r3
}
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	615a      	str	r2, [r3, #20]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	ee07 3a90 	vmov	s15, r3
}
 80014d2:	eeb0 0a67 	vmov.f32	s0, s15
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	61da      	str	r2, [r3, #28]
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 800150a:	6839      	ldr	r1, [r7, #0]
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f000 f977 	bl	8001800 <create_path>

	fopen_folder_and_file();	//
 8001512:	f000 f98b 	bl	800182c <fopen_folder_and_file>

	return ret;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 800152a:	4804      	ldr	r0, [pc, #16]	; (800153c <user_fclose+0x1c>)
 800152c:	f010 fae6 	bl	8011afc <f_close>

	return ret;
 8001530:	79fb      	ldrb	r3, [r7, #7]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	2003a6e8 	.word	0x2003a6e8

08001540 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b087      	sub	sp, #28
 8001544:	af02      	add	r7, sp, #8
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	80fb      	strh	r3, [r7, #6]
 800154c:	4613      	mov	r3, r2
 800154e:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001550:	2300      	movs	r3, #0
 8001552:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001554:	2300      	movs	r3, #0
 8001556:	81fb      	strh	r3, [r7, #14]
 8001558:	e030      	b.n	80015bc <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 800155a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	4413      	add	r3, r2
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff f806 	bl	8000578 <__aeabi_f2d>
 800156c:	4603      	mov	r3, r0
 800156e:	460c      	mov	r4, r1
 8001570:	e9cd 3400 	strd	r3, r4, [sp]
 8001574:	4a17      	ldr	r2, [pc, #92]	; (80015d4 <sd_write_float+0x94>)
 8001576:	2180      	movs	r1, #128	; 0x80
 8001578:	4817      	ldr	r0, [pc, #92]	; (80015d8 <sd_write_float+0x98>)
 800157a:	f012 feb1 	bl	80142e0 <sniprintf>

		if(state == ADD_WRITE){
 800157e:	797b      	ldrb	r3, [r7, #5]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d106      	bne.n	8001592 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <sd_write_float+0x9c>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	4619      	mov	r1, r3
 800158a:	4814      	ldr	r0, [pc, #80]	; (80015dc <sd_write_float+0x9c>)
 800158c:	f010 fb2a 	bl	8011be4 <f_lseek>
 8001590:	e003      	b.n	800159a <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 8001592:	2100      	movs	r1, #0
 8001594:	4811      	ldr	r0, [pc, #68]	; (80015dc <sd_write_float+0x9c>)
 8001596:	f010 fb25 	bl	8011be4 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 800159a:	480f      	ldr	r0, [pc, #60]	; (80015d8 <sd_write_float+0x98>)
 800159c:	f7fe fe30 	bl	8000200 <strlen>
 80015a0:	4602      	mov	r2, r0
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <sd_write_float+0xa0>)
 80015a4:	490c      	ldr	r1, [pc, #48]	; (80015d8 <sd_write_float+0x98>)
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <sd_write_float+0x9c>)
 80015a8:	f010 f893 	bl	80116d2 <f_write>

		bufclear();	//
 80015ac:	f000 f958 	bl	8001860 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	3301      	adds	r3, #1
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	81fb      	strh	r3, [r7, #14]
 80015bc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbc8      	blt.n	800155a <sd_write_float+0x1a>
	}
	return ret;
 80015c8:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}
 80015d2:	bf00      	nop
 80015d4:	080179e8 	.word	0x080179e8
 80015d8:	2003a658 	.word	0x2003a658
 80015dc:	2003a6e8 	.word	0x2003a6e8
 80015e0:	2003a6d8 	.word	0x2003a6d8

080015e4 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b089      	sub	sp, #36	; 0x24
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	603b      	str	r3, [r7, #0]
 80015f0:	4613      	mov	r3, r2
 80015f2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f000 f900 	bl	8001800 <create_path>

	if(state == OVER_WRITE){
 8001600:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001604:	2b00      	cmp	r3, #0
 8001606:	d108      	bne.n	800161a <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001608:	4822      	ldr	r0, [pc, #136]	; (8001694 <sd_write_array_float+0xb0>)
 800160a:	f010 faa1 	bl	8011b50 <f_chdir>
		f_unlink(filepath);	//	
 800160e:	4822      	ldr	r0, [pc, #136]	; (8001698 <sd_write_array_float+0xb4>)
 8001610:	f010 fd0c 	bl	801202c <f_unlink>
		f_chdir("..");
 8001614:	4821      	ldr	r0, [pc, #132]	; (800169c <sd_write_array_float+0xb8>)
 8001616:	f010 fa9b 	bl	8011b50 <f_chdir>
	}

	fopen_folder_and_file();	//	
 800161a:	f000 f907 	bl	800182c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800161e:	2300      	movs	r3, #0
 8001620:	82fb      	strh	r3, [r7, #22]
 8001622:	e028      	b.n	8001676 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001624:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	4413      	add	r3, r2
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe ffa1 	bl	8000578 <__aeabi_f2d>
 8001636:	4603      	mov	r3, r0
 8001638:	460c      	mov	r4, r1
 800163a:	e9cd 3400 	strd	r3, r4, [sp]
 800163e:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <sd_write_array_float+0xbc>)
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	4818      	ldr	r0, [pc, #96]	; (80016a4 <sd_write_array_float+0xc0>)
 8001644:	f012 fe4c 	bl	80142e0 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <sd_write_array_float+0xc4>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	4619      	mov	r1, r3
 800164e:	4816      	ldr	r0, [pc, #88]	; (80016a8 <sd_write_array_float+0xc4>)
 8001650:	f010 fac8 	bl	8011be4 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001654:	4813      	ldr	r0, [pc, #76]	; (80016a4 <sd_write_array_float+0xc0>)
 8001656:	f7fe fdd3 	bl	8000200 <strlen>
 800165a:	4602      	mov	r2, r0
 800165c:	4b13      	ldr	r3, [pc, #76]	; (80016ac <sd_write_array_float+0xc8>)
 800165e:	4911      	ldr	r1, [pc, #68]	; (80016a4 <sd_write_array_float+0xc0>)
 8001660:	4811      	ldr	r0, [pc, #68]	; (80016a8 <sd_write_array_float+0xc4>)
 8001662:	f010 f836 	bl	80116d2 <f_write>

		bufclear();	//	
 8001666:	f000 f8fb 	bl	8001860 <bufclear>
	for(short i = 0 ; i < size; i++){
 800166a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800166e:	b29b      	uxth	r3, r3
 8001670:	3301      	adds	r3, #1
 8001672:	b29b      	uxth	r3, r3
 8001674:	82fb      	strh	r3, [r7, #22]
 8001676:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800167a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167e:	429a      	cmp	r2, r3
 8001680:	dbd0      	blt.n	8001624 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 8001682:	4809      	ldr	r0, [pc, #36]	; (80016a8 <sd_write_array_float+0xc4>)
 8001684:	f010 fa3a 	bl	8011afc <f_close>

	return ret;
 8001688:	7d7b      	ldrb	r3, [r7, #21]
}
 800168a:	4618      	mov	r0, r3
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd90      	pop	{r4, r7, pc}
 8001692:	bf00      	nop
 8001694:	2003a558 	.word	0x2003a558
 8001698:	20039418 	.word	0x20039418
 800169c:	08017a04 	.word	0x08017a04
 80016a0:	080179e8 	.word	0x080179e8
 80016a4:	2003a658 	.word	0x2003a658
 80016a8:	2003a6e8 	.word	0x2003a6e8
 80016ac:	2003a6d8 	.word	0x2003a6d8

080016b0 <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	4613      	mov	r3, r2
 80016be:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016c8:	68b9      	ldr	r1, [r7, #8]
 80016ca:	68f8      	ldr	r0, [r7, #12]
 80016cc:	f000 f898 	bl	8001800 <create_path>
	fopen_folder_and_file();	//
 80016d0:	f000 f8ac 	bl	800182c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016d4:	e019      	b.n	800170a <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80016d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	461a      	mov	r2, r3
 80016e2:	4913      	ldr	r1, [pc, #76]	; (8001730 <sd_read_array_float+0x80>)
 80016e4:	4813      	ldr	r0, [pc, #76]	; (8001734 <sd_read_array_float+0x84>)
 80016e6:	f012 fe4f 	bl	8014388 <siscanf>
		i++;
 80016ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	3301      	adds	r3, #1
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80016f6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80016fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016fe:	429a      	cmp	r2, r3
 8001700:	db03      	blt.n	800170a <sd_read_array_float+0x5a>
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	3b01      	subs	r3, #1
 8001706:	b29b      	uxth	r3, r3
 8001708:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800170a:	4a0b      	ldr	r2, [pc, #44]	; (8001738 <sd_read_array_float+0x88>)
 800170c:	2180      	movs	r1, #128	; 0x80
 800170e:	4809      	ldr	r0, [pc, #36]	; (8001734 <sd_read_array_float+0x84>)
 8001710:	f010 fe6a 	bl	80123e8 <f_gets>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1dd      	bne.n	80016d6 <sd_read_array_float+0x26>

	}

	bufclear();	//
 800171a:	f000 f8a1 	bl	8001860 <bufclear>

	f_close(&fil);	//
 800171e:	4806      	ldr	r0, [pc, #24]	; (8001738 <sd_read_array_float+0x88>)
 8001720:	f010 f9ec 	bl	8011afc <f_close>

	return ret;
 8001724:	7d7b      	ldrb	r3, [r7, #21]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	080179f4 	.word	0x080179f4
 8001734:	2003a658 	.word	0x2003a658
 8001738:	2003a6e8 	.word	0x2003a6e8

0800173c <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	603b      	str	r3, [r7, #0]
 8001748:	4613      	mov	r3, r2
 800174a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f000 f852 	bl	8001800 <create_path>
	fopen_folder_and_file();	//
 800175c:	f000 f866 	bl	800182c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001760:	e019      	b.n	8001796 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001762:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	4413      	add	r3, r2
 800176c:	461a      	mov	r2, r3
 800176e:	4913      	ldr	r1, [pc, #76]	; (80017bc <sd_read_array_double+0x80>)
 8001770:	4813      	ldr	r0, [pc, #76]	; (80017c0 <sd_read_array_double+0x84>)
 8001772:	f012 fe09 	bl	8014388 <siscanf>
		i++;
 8001776:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800177a:	b29b      	uxth	r3, r3
 800177c:	3301      	adds	r3, #1
 800177e:	b29b      	uxth	r3, r3
 8001780:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001782:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178a:	429a      	cmp	r2, r3
 800178c:	db03      	blt.n	8001796 <sd_read_array_double+0x5a>
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	3b01      	subs	r3, #1
 8001792:	b29b      	uxth	r3, r3
 8001794:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001796:	4a0b      	ldr	r2, [pc, #44]	; (80017c4 <sd_read_array_double+0x88>)
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	4809      	ldr	r0, [pc, #36]	; (80017c0 <sd_read_array_double+0x84>)
 800179c:	f010 fe24 	bl	80123e8 <f_gets>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1dd      	bne.n	8001762 <sd_read_array_double+0x26>

	}

	bufclear();	//
 80017a6:	f000 f85b 	bl	8001860 <bufclear>

	f_close(&fil);	//
 80017aa:	4806      	ldr	r0, [pc, #24]	; (80017c4 <sd_read_array_double+0x88>)
 80017ac:	f010 f9a6 	bl	8011afc <f_close>

	return ret;
 80017b0:	7d7b      	ldrb	r3, [r7, #21]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	08017a00 	.word	0x08017a00
 80017c0:	2003a658 	.word	0x2003a658
 80017c4:	2003a6e8 	.word	0x2003a6e8

080017c8 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80017d2:	2201      	movs	r2, #1
 80017d4:	4908      	ldr	r1, [pc, #32]	; (80017f8 <sd_mount+0x30>)
 80017d6:	4809      	ldr	r0, [pc, #36]	; (80017fc <sd_mount+0x34>)
 80017d8:	f00f fc08 	bl	8010fec <f_mount>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d102      	bne.n	80017e8 <sd_mount+0x20>
 80017e2:	2301      	movs	r3, #1
 80017e4:	71fb      	strb	r3, [r7, #7]
 80017e6:	e001      	b.n	80017ec <sd_mount+0x24>
	else ret = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	71fb      	strb	r3, [r7, #7]

	return ret;
 80017ec:	79fb      	ldrb	r3, [r7, #7]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	08017a10 	.word	0x08017a10
 80017fc:	20039518 	.word	0x20039518

08001800 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4805      	ldr	r0, [pc, #20]	; (8001824 <create_path+0x24>)
 800180e:	f012 fde7 	bl	80143e0 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001812:	6839      	ldr	r1, [r7, #0]
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <create_path+0x28>)
 8001816:	f012 fde3 	bl	80143e0 <strcpy>

}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	2003a558 	.word	0x2003a558
 8001828:	20039418 	.word	0x20039418

0800182c <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001830:	4807      	ldr	r0, [pc, #28]	; (8001850 <fopen_folder_and_file+0x24>)
 8001832:	f010 fcbd 	bl	80121b0 <f_mkdir>

	f_chdir(dirpath);
 8001836:	4806      	ldr	r0, [pc, #24]	; (8001850 <fopen_folder_and_file+0x24>)
 8001838:	f010 f98a 	bl	8011b50 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800183c:	2213      	movs	r2, #19
 800183e:	4905      	ldr	r1, [pc, #20]	; (8001854 <fopen_folder_and_file+0x28>)
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <fopen_folder_and_file+0x2c>)
 8001842:	f00f fc19 	bl	8011078 <f_open>

	f_chdir("..");
 8001846:	4805      	ldr	r0, [pc, #20]	; (800185c <fopen_folder_and_file+0x30>)
 8001848:	f010 f982 	bl	8011b50 <f_chdir>


}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	2003a558 	.word	0x2003a558
 8001854:	20039418 	.word	0x20039418
 8001858:	2003a6e8 	.word	0x2003a6e8
 800185c:	08017a04 	.word	0x08017a04

08001860 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	e007      	b.n	800187c <bufclear+0x1c>
		buffer[i] = '\0';
 800186c:	4a08      	ldr	r2, [pc, #32]	; (8001890 <bufclear+0x30>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3301      	adds	r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b7f      	cmp	r3, #127	; 0x7f
 8001880:	ddf4      	ble.n	800186c <bufclear+0xc>
	}
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	2003a658 	.word	0x2003a658

08001894 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ae:	480e      	ldr	r0, [pc, #56]	; (80018e8 <read_byte+0x54>)
 80018b0:	f007 fbe0 	bl	8009074 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018b4:	f107 010f 	add.w	r1, r7, #15
 80018b8:	2364      	movs	r3, #100	; 0x64
 80018ba:	2201      	movs	r2, #1
 80018bc:	480b      	ldr	r0, [pc, #44]	; (80018ec <read_byte+0x58>)
 80018be:	f00a fd89 	bl	800c3d4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80018c2:	f107 010e 	add.w	r1, r7, #14
 80018c6:	2364      	movs	r3, #100	; 0x64
 80018c8:	2201      	movs	r2, #1
 80018ca:	4808      	ldr	r0, [pc, #32]	; (80018ec <read_byte+0x58>)
 80018cc:	f00a feb6 	bl	800c63c <HAL_SPI_Receive>
	CS_SET;
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d6:	4804      	ldr	r0, [pc, #16]	; (80018e8 <read_byte+0x54>)
 80018d8:	f007 fbcc 	bl	8009074 <HAL_GPIO_WritePin>

	return val;
 80018dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40020400 	.word	0x40020400
 80018ec:	2003b784 	.word	0x2003b784

080018f0 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	460a      	mov	r2, r1
 80018fa:	71fb      	strb	r3, [r7, #7]
 80018fc:	4613      	mov	r3, r2
 80018fe:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001906:	b2db      	uxtb	r3, r3
 8001908:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800190a:	2200      	movs	r2, #0
 800190c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001910:	480c      	ldr	r0, [pc, #48]	; (8001944 <write_byte+0x54>)
 8001912:	f007 fbaf 	bl	8009074 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001916:	f107 010f 	add.w	r1, r7, #15
 800191a:	2364      	movs	r3, #100	; 0x64
 800191c:	2201      	movs	r2, #1
 800191e:	480a      	ldr	r0, [pc, #40]	; (8001948 <write_byte+0x58>)
 8001920:	f00a fd58 	bl	800c3d4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001924:	1db9      	adds	r1, r7, #6
 8001926:	2364      	movs	r3, #100	; 0x64
 8001928:	2201      	movs	r2, #1
 800192a:	4807      	ldr	r0, [pc, #28]	; (8001948 <write_byte+0x58>)
 800192c:	f00a fd52 	bl	800c3d4 <HAL_SPI_Transmit>
	CS_SET;
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001936:	4803      	ldr	r0, [pc, #12]	; (8001944 <write_byte+0x54>)
 8001938:	f007 fb9c 	bl	8009074 <HAL_GPIO_WritePin>
}
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40020400 	.word	0x40020400
 8001948:	2003b784 	.word	0x2003b784

0800194c <IMU_init>:

uint16_t IMU_init() {
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff ff9c 	bl	8001894 <read_byte>
 800195c:	4603      	mov	r3, r0
 800195e:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001960:	797b      	ldrb	r3, [r7, #5]
 8001962:	2be0      	cmp	r3, #224	; 0xe0
 8001964:	d119      	bne.n	800199a <IMU_init+0x4e>
		ret = 1;
 8001966:	2301      	movs	r3, #1
 8001968:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800196a:	2101      	movs	r1, #1
 800196c:	2006      	movs	r0, #6
 800196e:	f7ff ffbf 	bl	80018f0 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001972:	2110      	movs	r1, #16
 8001974:	2003      	movs	r0, #3
 8001976:	f7ff ffbb 	bl	80018f0 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800197a:	2120      	movs	r1, #32
 800197c:	207f      	movs	r0, #127	; 0x7f
 800197e:	f7ff ffb7 	bl	80018f0 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001982:	2106      	movs	r1, #6
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff ffb3 	bl	80018f0 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 800198a:	2106      	movs	r1, #6
 800198c:	2014      	movs	r0, #20
 800198e:	f7ff ffaf 	bl	80018f0 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001992:	2100      	movs	r1, #0
 8001994:	207f      	movs	r0, #127	; 0x7f
 8001996:	f7ff ffab 	bl	80018f0 <write_byte>
	}
	return ret;
 800199a:	88fb      	ldrh	r3, [r7, #6]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <read_gyro_data>:

void read_gyro_data() {
 80019a4:	b598      	push	{r3, r4, r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019a8:	2033      	movs	r0, #51	; 0x33
 80019aa:	f7ff ff73 	bl	8001894 <read_byte>
 80019ae:	4603      	mov	r3, r0
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	b21c      	sxth	r4, r3
 80019b4:	2034      	movs	r0, #52	; 0x34
 80019b6:	f7ff ff6d 	bl	8001894 <read_byte>
 80019ba:	4603      	mov	r3, r0
 80019bc:	b21b      	sxth	r3, r3
 80019be:	4323      	orrs	r3, r4
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <read_gyro_data+0x64>)
 80019c4:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80019c6:	2035      	movs	r0, #53	; 0x35
 80019c8:	f7ff ff64 	bl	8001894 <read_byte>
 80019cc:	4603      	mov	r3, r0
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b21c      	sxth	r4, r3
 80019d2:	2036      	movs	r0, #54	; 0x36
 80019d4:	f7ff ff5e 	bl	8001894 <read_byte>
 80019d8:	4603      	mov	r3, r0
 80019da:	b21b      	sxth	r3, r3
 80019dc:	4323      	orrs	r3, r4
 80019de:	b21a      	sxth	r2, r3
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <read_gyro_data+0x68>)
 80019e2:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80019e4:	2037      	movs	r0, #55	; 0x37
 80019e6:	f7ff ff55 	bl	8001894 <read_byte>
 80019ea:	4603      	mov	r3, r0
 80019ec:	021b      	lsls	r3, r3, #8
 80019ee:	b21c      	sxth	r4, r3
 80019f0:	2038      	movs	r0, #56	; 0x38
 80019f2:	f7ff ff4f 	bl	8001894 <read_byte>
 80019f6:	4603      	mov	r3, r0
 80019f8:	b21b      	sxth	r3, r3
 80019fa:	4323      	orrs	r3, r4
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <read_gyro_data+0x6c>)
 8001a00:	801a      	strh	r2, [r3, #0]
}
 8001a02:	bf00      	nop
 8001a04:	bd98      	pop	{r3, r4, r7, pc}
 8001a06:	bf00      	nop
 8001a08:	2003b720 	.word	0x2003b720
 8001a0c:	2003b71e 	.word	0x2003b71e
 8001a10:	2003b718 	.word	0x2003b718

08001a14 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	801a      	strh	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	805a      	strh	r2, [r3, #2]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	809a      	strh	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	80da      	strh	r2, [r3, #6]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	811a      	strh	r2, [r3, #8]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	815a      	strh	r2, [r3, #10]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
{

}
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001a60:	f7ff ff74 	bl	800194c <IMU_init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001a68:	f7ff fb1a 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f7ff fb26 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001a74:	4809      	ldr	r0, [pc, #36]	; (8001a9c <_ZN3IMU4initEv+0x44>)
 8001a76:	f7ff fb4d 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7ff fb1f 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	4619      	mov	r1, r3
 8001a86:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <_ZN3IMU4initEv+0x48>)
 8001a88:	f7ff fb44 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001a8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a90:	f006 f85a 	bl	8007b48 <HAL_Delay>

}
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	08017a14 	.word	0x08017a14
 8001aa0:	08017a20 	.word	0x08017a20
 8001aa4:	00000000 	.word	0x00000000

08001aa8 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001aa8:	b5b0      	push	{r4, r5, r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001ab0:	f7ff ff78 	bl	80019a4 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <_ZN3IMU12updateValuesEv+0xa0>)
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <_ZN3IMU12updateValuesEv+0xa4>)
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	b21a      	sxth	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ac8:	4b21      	ldr	r3, [pc, #132]	; (8001b50 <_ZN3IMU12updateValuesEv+0xa8>)
 8001aca:	881b      	ldrh	r3, [r3, #0]
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7fe fd3b 	bl	8000554 <__aeabi_i2d>
 8001ade:	a316      	add	r3, pc, #88	; (adr r3, 8001b38 <_ZN3IMU12updateValuesEv+0x90>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	f7fe fda0 	bl	8000628 <__aeabi_dmul>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	460c      	mov	r4, r1
 8001aec:	4625      	mov	r5, r4
 8001aee:	461c      	mov	r4, r3
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <_ZN3IMU12updateValuesEv+0xac>)
 8001af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fd2c 	bl	8000554 <__aeabi_i2d>
 8001afc:	a310      	add	r3, pc, #64	; (adr r3, 8001b40 <_ZN3IMU12updateValuesEv+0x98>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe fd91 	bl	8000628 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7fe fbd5 	bl	80002bc <__adddf3>
 8001b12:	4603      	mov	r3, r0
 8001b14:	460c      	mov	r4, r1
 8001b16:	4618      	mov	r0, r3
 8001b18:	4621      	mov	r1, r4
 8001b1a:	f7ff f835 	bl	8000b88 <__aeabi_d2iz>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001b2c:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <_ZN3IMU12updateValuesEv+0xac>)
 8001b2e:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bdb0      	pop	{r4, r5, r7, pc}
 8001b38:	eb851eb8 	.word	0xeb851eb8
 8001b3c:	3f9eb851 	.word	0x3f9eb851
 8001b40:	70a3d70a 	.word	0x70a3d70a
 8001b44:	3fef0a3d 	.word	0x3fef0a3d
 8001b48:	2003b720 	.word	0x2003b720
 8001b4c:	2003b71e 	.word	0x2003b71e
 8001b50:	2003b718 	.word	0x2003b718
 8001b54:	20000210 	.word	0x20000210

08001b58 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b66:	ee07 3a90 	vmov	s15, r3
 8001b6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b78:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b7c:	68f8      	ldr	r0, [r7, #12]
 8001b7e:	f7fe fcfb 	bl	8000578 <__aeabi_f2d>
 8001b82:	a316      	add	r3, pc, #88	; (adr r3, 8001bdc <_ZN3IMU8getOmegaEv+0x84>)
 8001b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b88:	f7fe fe78 	bl	800087c <__aeabi_ddiv>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4614      	mov	r4, r2
 8001b92:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b96:	a313      	add	r3, pc, #76	; (adr r3, 8001be4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9c:	4620      	mov	r0, r4
 8001b9e:	4629      	mov	r1, r5
 8001ba0:	f7fe fd42 	bl	8000628 <__aeabi_dmul>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	4618      	mov	r0, r3
 8001baa:	4621      	mov	r1, r4
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <_ZN3IMU8getOmegaEv+0x80>)
 8001bb2:	f7fe fe63 	bl	800087c <__aeabi_ddiv>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	460c      	mov	r4, r1
 8001bba:	4618      	mov	r0, r3
 8001bbc:	4621      	mov	r1, r4
 8001bbe:	f7ff f82b 	bl	8000c18 <__aeabi_d2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	ee07 3a90 	vmov	s15, r3
}
 8001bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	f3af 8000 	nop.w
 8001bd8:	40668000 	.word	0x40668000
 8001bdc:	66666666 	.word	0x66666666
 8001be0:	40306666 	.word	0x40306666
 8001be4:	54411744 	.word	0x54411744
 8001be8:	400921fb 	.word	0x400921fb

08001bec <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bee:	b08b      	sub	sp, #44	; 0x2c
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001bf4:	466b      	mov	r3, sp
 8001bf6:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001bf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bfc:	f005 ffa4 	bl	8007b48 <HAL_Delay>
	lcd_clear();
 8001c00:	f7ff fa4e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c04:	2100      	movs	r1, #0
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff fa5a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001c0c:	4840      	ldr	r0, [pc, #256]	; (8001d10 <_ZN3IMU11calibrationEv+0x124>)
 8001c0e:	f7ff fa81 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c12:	2101      	movs	r1, #1
 8001c14:	2000      	movs	r0, #0
 8001c16:	f7ff fa53 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001c1a:	483e      	ldr	r0, [pc, #248]	; (8001d14 <_ZN3IMU11calibrationEv+0x128>)
 8001c1c:	f7ff fa7a 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001c20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c24:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001c26:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c2a:	1e5d      	subs	r5, r3, #1
 8001c2c:	61bd      	str	r5, [r7, #24]
 8001c2e:	462b      	mov	r3, r5
 8001c30:	3301      	adds	r3, #1
 8001c32:	4619      	mov	r1, r3
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	f04f 0400 	mov.w	r4, #0
 8001c40:	0154      	lsls	r4, r2, #5
 8001c42:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c46:	014b      	lsls	r3, r1, #5
 8001c48:	462b      	mov	r3, r5
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	f04f 0300 	mov.w	r3, #0
 8001c56:	f04f 0400 	mov.w	r4, #0
 8001c5a:	0154      	lsls	r4, r2, #5
 8001c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c60:	014b      	lsls	r3, r1, #5
 8001c62:	462b      	mov	r3, r5
 8001c64:	3301      	adds	r3, #1
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	3303      	adds	r3, #3
 8001c6a:	3307      	adds	r3, #7
 8001c6c:	08db      	lsrs	r3, r3, #3
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	ebad 0d03 	sub.w	sp, sp, r3
 8001c74:	466b      	mov	r3, sp
 8001c76:	3303      	adds	r3, #3
 8001c78:	089b      	lsrs	r3, r3, #2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c7e:	2300      	movs	r3, #0
 8001c80:	83fb      	strh	r3, [r7, #30]
 8001c82:	8bfa      	ldrh	r2, [r7, #30]
 8001c84:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	da13      	bge.n	8001cb4 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001c92:	8bfb      	ldrh	r3, [r7, #30]
 8001c94:	ee07 2a90 	vmov	s15, r2
 8001c98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	f005 ff4e 	bl	8007b48 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001cac:	8bfb      	ldrh	r3, [r7, #30]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	83fb      	strh	r3, [r7, #30]
 8001cb2:	e7e6      	b.n	8001c82 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	462b      	mov	r3, r5
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d00e      	beq.n	8001cea <_ZN3IMU11calibrationEv+0xfe>
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce8:	e7ec      	b.n	8001cc4 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001cea:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cee:	ee07 3a90 	vmov	s15, r3
 8001cf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf6:	edd7 6a08 	vldr	s13, [r7, #32]
 8001cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edc3 7a03 	vstr	s15, [r3, #12]
 8001d04:	46b5      	mov	sp, r6
}
 8001d06:	bf00      	nop
 8001d08:	372c      	adds	r7, #44	; 0x2c
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	08017a24 	.word	0x08017a24
 8001d14:	08017a30 	.word	0x08017a30

08001d18 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	4603      	mov	r3, r0
 8001d20:	460a      	mov	r2, r1
 8001d22:	71fb      	strb	r3, [r7, #7]
 8001d24:	4613      	mov	r3, r2
 8001d26:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d28:	79bb      	ldrb	r3, [r7, #6]
 8001d2a:	b299      	uxth	r1, r3
 8001d2c:	1dfa      	adds	r2, r7, #7
 8001d2e:	2364      	movs	r3, #100	; 0x64
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2301      	movs	r3, #1
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <INA260_read+0x50>)
 8001d36:	f007 faef 	bl	8009318 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d3a:	79bb      	ldrb	r3, [r7, #6]
 8001d3c:	b299      	uxth	r1, r3
 8001d3e:	f107 020c 	add.w	r2, r7, #12
 8001d42:	2364      	movs	r3, #100	; 0x64
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	2302      	movs	r3, #2
 8001d48:	4807      	ldr	r0, [pc, #28]	; (8001d68 <INA260_read+0x50>)
 8001d4a:	f007 fbe3 	bl	8009514 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d4e:	7b3b      	ldrb	r3, [r7, #12]
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b21a      	sxth	r2, r3
 8001d54:	7b7b      	ldrb	r3, [r7, #13]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d5e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	2003b938 	.word	0x2003b938

08001d6c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	4604      	mov	r4, r0
 8001d74:	4608      	mov	r0, r1
 8001d76:	4611      	mov	r1, r2
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4623      	mov	r3, r4
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71bb      	strb	r3, [r7, #6]
 8001d82:	460b      	mov	r3, r1
 8001d84:	717b      	strb	r3, [r7, #5]
 8001d86:	4613      	mov	r3, r2
 8001d88:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	733b      	strb	r3, [r7, #12]
 8001d8e:	79bb      	ldrb	r3, [r7, #6]
 8001d90:	737b      	strb	r3, [r7, #13]
 8001d92:	797b      	ldrb	r3, [r7, #5]
 8001d94:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001d96:	793b      	ldrb	r3, [r7, #4]
 8001d98:	b299      	uxth	r1, r3
 8001d9a:	f107 020c 	add.w	r2, r7, #12
 8001d9e:	2364      	movs	r3, #100	; 0x64
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2303      	movs	r3, #3
 8001da4:	4803      	ldr	r0, [pc, #12]	; (8001db4 <INA260_write+0x48>)
 8001da6:	f007 fab7 	bl	8009318 <HAL_I2C_Master_Transmit>
}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd90      	pop	{r4, r7, pc}
 8001db2:	bf00      	nop
 8001db4:	2003b938 	.word	0x2003b938

08001db8 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	71bb      	strb	r3, [r7, #6]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001dca:	797b      	ldrb	r3, [r7, #5]
 8001dcc:	79ba      	ldrb	r2, [r7, #6]
 8001dce:	79f9      	ldrb	r1, [r7, #7]
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff ffcb 	bl	8001d6c <INA260_write>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	461a      	mov	r2, r3
 8001dec:	21df      	movs	r1, #223	; 0xdf
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff ffe2 	bl	8001db8 <setConfig>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
{

}
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e24:	482a      	ldr	r0, [pc, #168]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e26:	f007 f90d 	bl	8009044 <HAL_GPIO_ReadPin>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf0c      	ite	eq
 8001e30:	2301      	moveq	r3, #1
 8001e32:	2300      	movne	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <_ZN8JoyStick8getValueEv+0x2e>
 8001e3a:	89fb      	ldrh	r3, [r7, #14]
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e42:	2101      	movs	r1, #1
 8001e44:	4823      	ldr	r0, [pc, #140]	; (8001ed4 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e46:	f007 f8fd 	bl	8009044 <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <_ZN8JoyStick8getValueEv+0x4e>
 8001e5a:	89fb      	ldrh	r3, [r7, #14]
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e66:	481a      	ldr	r0, [pc, #104]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e68:	f007 f8ec 	bl	8009044 <HAL_GPIO_ReadPin>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf0c      	ite	eq
 8001e72:	2301      	moveq	r3, #1
 8001e74:	2300      	movne	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <_ZN8JoyStick8getValueEv+0x70>
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001e84:	2104      	movs	r1, #4
 8001e86:	4814      	ldr	r0, [pc, #80]	; (8001ed8 <_ZN8JoyStick8getValueEv+0xc4>)
 8001e88:	f007 f8dc 	bl	8009044 <HAL_GPIO_ReadPin>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <_ZN8JoyStick8getValueEv+0x90>
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001ea4:	2180      	movs	r1, #128	; 0x80
 8001ea6:	480a      	ldr	r0, [pc, #40]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001ea8:	f007 f8cc 	bl	8009044 <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <_ZN8JoyStick8getValueEv+0xb0>
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f043 0310 	orr.w	r3, r3, #16
 8001ec2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ec4:	89fb      	ldrh	r3, [r7, #14]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40020c00 	.word	0x40020c00
 8001ed8:	40020400 	.word	0x40020400

08001edc <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	2b52      	cmp	r3, #82	; 0x52
 8001eec:	d112      	bne.n	8001f14 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef4:	4856      	ldr	r0, [pc, #344]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001ef6:	f007 f8bd 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001efa:	2201      	movs	r2, #1
 8001efc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f00:	4853      	ldr	r0, [pc, #332]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f02:	f007 f8b7 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f0c:	4850      	ldr	r0, [pc, #320]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f0e:	f007 f8b1 	bl	8009074 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f12:	e098      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	2b47      	cmp	r3, #71	; 0x47
 8001f18:	d112      	bne.n	8001f40 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f20:	484b      	ldr	r0, [pc, #300]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f22:	f007 f8a7 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f2c:	4848      	ldr	r0, [pc, #288]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f2e:	f007 f8a1 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f38:	4845      	ldr	r0, [pc, #276]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f3a:	f007 f89b 	bl	8009074 <HAL_GPIO_WritePin>
}
 8001f3e:	e082      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f40:	78fb      	ldrb	r3, [r7, #3]
 8001f42:	2b42      	cmp	r3, #66	; 0x42
 8001f44:	d112      	bne.n	8001f6c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f46:	2201      	movs	r2, #1
 8001f48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f4c:	4840      	ldr	r0, [pc, #256]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f4e:	f007 f891 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f58:	483d      	ldr	r0, [pc, #244]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f5a:	f007 f88b 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f64:	483a      	ldr	r0, [pc, #232]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f66:	f007 f885 	bl	8009074 <HAL_GPIO_WritePin>
}
 8001f6a:	e06c      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f6c:	78fb      	ldrb	r3, [r7, #3]
 8001f6e:	2b43      	cmp	r3, #67	; 0x43
 8001f70:	d112      	bne.n	8001f98 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f78:	4835      	ldr	r0, [pc, #212]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f7a:	f007 f87b 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f84:	4832      	ldr	r0, [pc, #200]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f86:	f007 f875 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f90:	482f      	ldr	r0, [pc, #188]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f92:	f007 f86f 	bl	8009074 <HAL_GPIO_WritePin>
}
 8001f96:	e056      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	2b4d      	cmp	r3, #77	; 0x4d
 8001f9c:	d112      	bne.n	8001fc4 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fa4:	482a      	ldr	r0, [pc, #168]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fa6:	f007 f865 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001faa:	2201      	movs	r2, #1
 8001fac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb0:	4827      	ldr	r0, [pc, #156]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fb2:	f007 f85f 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fbc:	4824      	ldr	r0, [pc, #144]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fbe:	f007 f859 	bl	8009074 <HAL_GPIO_WritePin>
}
 8001fc2:	e040      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	2b59      	cmp	r3, #89	; 0x59
 8001fc8:	d112      	bne.n	8001ff0 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fd0:	481f      	ldr	r0, [pc, #124]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fd2:	f007 f84f 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fdc:	481c      	ldr	r0, [pc, #112]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fde:	f007 f849 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fe8:	4819      	ldr	r0, [pc, #100]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fea:	f007 f843 	bl	8009074 <HAL_GPIO_WritePin>
}
 8001fee:	e02a      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	2b57      	cmp	r3, #87	; 0x57
 8001ff4:	d112      	bne.n	800201c <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ffc:	4814      	ldr	r0, [pc, #80]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001ffe:	f007 f839 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002008:	4811      	ldr	r0, [pc, #68]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 800200a:	f007 f833 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002014:	480e      	ldr	r0, [pc, #56]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002016:	f007 f82d 	bl	8009074 <HAL_GPIO_WritePin>
}
 800201a:	e014      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 800201c:	78fb      	ldrb	r3, [r7, #3]
 800201e:	2b7e      	cmp	r3, #126	; 0x7e
 8002020:	d111      	bne.n	8002046 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002022:	2201      	movs	r2, #1
 8002024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002028:	4809      	ldr	r0, [pc, #36]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 800202a:	f007 f823 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800202e:	2201      	movs	r2, #1
 8002030:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002034:	4806      	ldr	r0, [pc, #24]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002036:	f007 f81d 	bl	8009074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800203a:	2201      	movs	r2, #1
 800203c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002040:	4803      	ldr	r0, [pc, #12]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002042:	f007 f817 	bl	8009074 <HAL_GPIO_WritePin>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40020000 	.word	0x40020000

08002054 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	70fb      	strb	r3, [r7, #3]
 8002060:	4613      	mov	r3, r2
 8002062:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d106      	bne.n	800207a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002072:	4813      	ldr	r0, [pc, #76]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 8002074:	f006 fffe 	bl	8009074 <HAL_GPIO_WritePin>
 8002078:	e009      	b.n	800208e <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800207a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d105      	bne.n	800208e <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002082:	2200      	movs	r2, #0
 8002084:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002088:	480d      	ldr	r0, [pc, #52]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 800208a:	f006 fff3 	bl	8009074 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800208e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d106      	bne.n	80020a4 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002096:	2201      	movs	r2, #1
 8002098:	f44f 7100 	mov.w	r1, #512	; 0x200
 800209c:	4808      	ldr	r0, [pc, #32]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 800209e:	f006 ffe9 	bl	8009074 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020a2:	e009      	b.n	80020b8 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d105      	bne.n	80020b8 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020b2:	4803      	ldr	r0, [pc, #12]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 80020b4:	f006 ffde 	bl	8009074 <HAL_GPIO_WritePin>
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40020000 	.word	0x40020000

080020c4 <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b092      	sub	sp, #72	; 0x48
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fe92 	bl	8001dfc <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	637b      	str	r3, [r7, #52]	; 0x34
 80020dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020de:	647b      	str	r3, [r7, #68]	; 0x44
 80020e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e2:	331c      	adds	r3, #28
 80020e4:	633b      	str	r3, [r7, #48]	; 0x30
 80020e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80020e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d008      	beq.n	8002100 <_ZN10LineSensorC1Ev+0x3c>
 80020ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80020f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f4:	2200      	movs	r2, #0
 80020f6:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80020f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020fa:	3302      	adds	r3, #2
 80020fc:	647b      	str	r3, [r7, #68]	; 0x44
 80020fe:	e7f2      	b.n	80020e6 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
 8002108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210a:	643b      	str	r3, [r7, #64]	; 0x40
 800210c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210e:	3338      	adds	r3, #56	; 0x38
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
 8002112:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	429a      	cmp	r2, r3
 8002118:	d009      	beq.n	800212e <_ZN10LineSensorC1Ev+0x6a>
 800211a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800211c:	623b      	str	r3, [r7, #32]
		s = 0;
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002128:	3304      	adds	r3, #4
 800212a:	643b      	str	r3, [r7, #64]	; 0x40
 800212c:	e7f1      	b.n	8002112 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002134:	61fb      	str	r3, [r7, #28]
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	63fb      	str	r3, [r7, #60]	; 0x3c
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3338      	adds	r3, #56	; 0x38
 800213e:	61bb      	str	r3, [r7, #24]
 8002140:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	429a      	cmp	r2, r3
 8002146:	d009      	beq.n	800215c <_ZN10LineSensorC1Ev+0x98>
 8002148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800214a:	617b      	str	r3, [r7, #20]
		m = 0;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002156:	3304      	adds	r3, #4
 8002158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215a:	e7f1      	b.n	8002140 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	3338      	adds	r3, #56	; 0x38
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	429a      	cmp	r2, r3
 8002174:	d009      	beq.n	800218a <_ZN10LineSensorC1Ev+0xc6>
 8002176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002178:	60bb      	str	r3, [r7, #8]
		s = 1;
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002180:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8002182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002184:	3304      	adds	r3, #4
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38
 8002188:	e7f1      	b.n	800216e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4618      	mov	r0, r3
 800218e:	3748      	adds	r7, #72	; 0x48
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	220e      	movs	r2, #14
 80021a0:	4619      	mov	r1, r3
 80021a2:	4803      	ldr	r0, [pc, #12]	; (80021b0 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021a4:	f005 fd36 	bl	8007c14 <HAL_ADC_Start_DMA>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	2003b85c 	.word	0x2003b85c

080021b4 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b0d      	cmp	r3, #13
 80021c4:	dc2f      	bgt.n	8002226 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	3392      	adds	r3, #146	; 0x92
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	ed93 7a00 	vldr	s14, [r3]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021de:	ee07 3a90 	vmov	s15, r3
 80021e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	33a0      	adds	r3, #160	; 0xa0
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3304      	adds	r3, #4
 80021f2:	edd3 7a00 	vldr	s15, [r3]
 80021f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4619      	mov	r1, r3
 8002200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	460b      	mov	r3, r1
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	1a5b      	subs	r3, r3, r1
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	68f9      	ldr	r1, [r7, #12]
 8002210:	440b      	add	r3, r1
 8002212:	3306      	adds	r3, #6
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	3304      	adds	r3, #4
 800221a:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3301      	adds	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	e7cc      	b.n	80021c0 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	3301      	adds	r3, #1
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4b07      	ldr	r3, [pc, #28]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002230:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8002232:	4b06      	ldr	r3, [pc, #24]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b09      	cmp	r3, #9
 8002238:	d902      	bls.n	8002240 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 800223a:	4b04      	ldr	r3, [pc, #16]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800223c:	2200      	movs	r2, #0
 800223e:	701a      	strb	r2, [r3, #0]


}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	2000021c 	.word	0x2000021c

08002250 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002250:	b5b0      	push	{r4, r5, r7, lr}
 8002252:	b08e      	sub	sp, #56	; 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002258:	2300      	movs	r3, #0
 800225a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800225e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002262:	2b0d      	cmp	r3, #13
 8002264:	f200 80b8 	bhi.w	80023d8 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800226e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002272:	2b09      	cmp	r3, #9
 8002274:	d81c      	bhi.n	80022b0 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002276:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800227a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800227e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	1a9b      	subs	r3, r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4423      	add	r3, r4
 800228e:	3306      	adds	r3, #6
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4403      	add	r3, r0
 8002294:	3304      	adds	r3, #4
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	008b      	lsls	r3, r1, #2
 800229a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800229e:	440b      	add	r3, r1
 80022a0:	3b30      	subs	r3, #48	; 0x30
 80022a2:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022a4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022a8:	3301      	adds	r3, #1
 80022aa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022ae:	e7de      	b.n	800226e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022b0:	2300      	movs	r3, #0
 80022b2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022b6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022ba:	2b09      	cmp	r3, #9
 80022bc:	d84d      	bhi.n	800235a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022be:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022c2:	3301      	adds	r3, #1
 80022c4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80022c8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022cc:	2b09      	cmp	r3, #9
 80022ce:	d83e      	bhi.n	800234e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80022d0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022da:	4413      	add	r3, r2
 80022dc:	3b30      	subs	r3, #48	; 0x30
 80022de:	ed93 7a00 	vldr	s14, [r3]
 80022e2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022ec:	4413      	add	r3, r2
 80022ee:	3b30      	subs	r3, #48	; 0x30
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fc:	d521      	bpl.n	8002342 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 80022fe:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002308:	4413      	add	r3, r2
 800230a:	3b30      	subs	r3, #48	; 0x30
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002310:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002314:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002318:	0092      	lsls	r2, r2, #2
 800231a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800231e:	440a      	add	r2, r1
 8002320:	3a30      	subs	r2, #48	; 0x30
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800232a:	440b      	add	r3, r1
 800232c:	3b30      	subs	r3, #48	; 0x30
 800232e:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002330:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800233a:	4413      	add	r3, r2
 800233c:	3b30      	subs	r3, #48	; 0x30
 800233e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002340:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002342:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002346:	3301      	adds	r3, #1
 8002348:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800234c:	e7bc      	b.n	80022c8 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800234e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002352:	3301      	adds	r3, #1
 8002354:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002358:	e7ad      	b.n	80022b6 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	4618      	mov	r0, r3
 800235e:	f7fe f90b 	bl	8000578 <__aeabi_f2d>
 8002362:	a32a      	add	r3, pc, #168	; (adr r3, 800240c <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 8002364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002368:	f7fe f95e 	bl	8000628 <__aeabi_dmul>
 800236c:	4603      	mov	r3, r0
 800236e:	460c      	mov	r4, r1
 8002370:	4625      	mov	r5, r4
 8002372:	461c      	mov	r4, r3
 8002374:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002378:	4a21      	ldr	r2, [pc, #132]	; (8002400 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe f8f9 	bl	8000578 <__aeabi_f2d>
 8002386:	a31c      	add	r3, pc, #112	; (adr r3, 80023f8 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 8002388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238c:	f7fe f94c 	bl	8000628 <__aeabi_dmul>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4620      	mov	r0, r4
 8002396:	4629      	mov	r1, r5
 8002398:	f7fd ff90 	bl	80002bc <__adddf3>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	461a      	mov	r2, r3
 80023a2:	4623      	mov	r3, r4
 80023a4:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	f7fe fc34 	bl	8000c18 <__aeabi_d2f>
 80023b0:	4601      	mov	r1, r0
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80023be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	490e      	ldr	r1, [pc, #56]	; (8002400 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023d0:	3301      	adds	r3, #1
 80023d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023d6:	e742      	b.n	800225e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80023de:	4a09      	ldr	r2, [pc, #36]	; (8002404 <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 80023e0:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80023e8:	4a07      	ldr	r2, [pc, #28]	; (8002408 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	3738      	adds	r7, #56	; 0x38
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bdb0      	pop	{r4, r5, r7, pc}
 80023f4:	f3af 8000 	nop.w
 80023f8:	66666666 	.word	0x66666666
 80023fc:	3fee6666 	.word	0x3fee6666
 8002400:	20000220 	.word	0x20000220
 8002404:	20000214 	.word	0x20000214
 8002408:	20000218 	.word	0x20000218
 800240c:	9999999a 	.word	0x9999999a
 8002410:	3fa99999 	.word	0x3fa99999

08002414 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b0a0      	sub	sp, #128	; 0x80
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 800241c:	2064      	movs	r0, #100	; 0x64
 800241e:	f005 fb93 	bl	8007b48 <HAL_Delay>

	lcd_clear();
 8002422:	f7fe fe3d 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002426:	2100      	movs	r1, #0
 8002428:	2000      	movs	r0, #0
 800242a:	f7fe fe49 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800242e:	4886      	ldr	r0, [pc, #536]	; (8002648 <_ZN10LineSensor11calibrationEv+0x234>)
 8002430:	f7fe fe70 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002434:	2101      	movs	r1, #1
 8002436:	2000      	movs	r0, #0
 8002438:	f7fe fe42 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 800243c:	4883      	ldr	r0, [pc, #524]	; (800264c <_ZN10LineSensor11calibrationEv+0x238>)
 800243e:	f7fe fe69 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002442:	2300      	movs	r3, #0
 8002444:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002448:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800244c:	2b0d      	cmp	r3, #13
 800244e:	d823      	bhi.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002450:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002454:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	32b0      	adds	r2, #176	; 0xb0
 800245c:	0092      	lsls	r2, r2, #2
 800245e:	440a      	add	r2, r1
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002468:	440b      	add	r3, r1
 800246a:	3b40      	subs	r3, #64	; 0x40
 800246c:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800246e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002472:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	32b0      	adds	r2, #176	; 0xb0
 800247a:	0092      	lsls	r2, r2, #2
 800247c:	440a      	add	r2, r1
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002486:	440b      	add	r3, r1
 8002488:	3b78      	subs	r3, #120	; 0x78
 800248a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800248c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002490:	3301      	adds	r3, #1
 8002492:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002496:	e7d7      	b.n	8002448 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fcb8 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d079      	beq.n	80025a8 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024b4:	2300      	movs	r3, #0
 80024b6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80024ba:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024be:	2b0d      	cmp	r3, #13
 80024c0:	d850      	bhi.n	8002564 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80024c2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80024cc:	4413      	add	r3, r2
 80024ce:	3b40      	subs	r3, #64	; 0x40
 80024d0:	ed93 7a00 	vldr	s14, [r3]
 80024d4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	33b0      	adds	r3, #176	; 0xb0
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	d50f      	bpl.n	800250e <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80024ee:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80024f2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	32b0      	adds	r2, #176	; 0xb0
 80024fa:	0092      	lsls	r2, r2, #2
 80024fc:	440a      	add	r2, r1
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002506:	440b      	add	r3, r1
 8002508:	3b40      	subs	r3, #64	; 0x40
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e024      	b.n	8002558 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800250e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002518:	4413      	add	r3, r2
 800251a:	3b78      	subs	r3, #120	; 0x78
 800251c:	ed93 7a00 	vldr	s14, [r3]
 8002520:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	33b0      	adds	r3, #176	; 0xb0
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	edd3 7a00 	vldr	s15, [r3]
 8002530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	dd0e      	ble.n	8002558 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800253a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800253e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	32b0      	adds	r2, #176	; 0xb0
 8002546:	0092      	lsls	r2, r2, #2
 8002548:	440a      	add	r2, r1
 800254a:	6812      	ldr	r2, [r2, #0]
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002552:	440b      	add	r3, r1
 8002554:	3b78      	subs	r3, #120	; 0x78
 8002556:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002558:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800255c:	3301      	adds	r3, #1
 800255e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002562:	e7aa      	b.n	80024ba <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800256a:	4618      	mov	r0, r3
 800256c:	f001 fe1e 	bl	80041ac <_ZN12RotarySwitch8getValueEv>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	bf0c      	ite	eq
 8002576:	2301      	moveq	r3, #1
 8002578:	2300      	movne	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	d009      	beq.n	8002594 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002586:	2201      	movs	r2, #1
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fd61 	bl	8002054 <_ZN3LED2LREaa>
 8002592:	e781      	b.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800259a:	2200      	movs	r2, #0
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fd57 	bl	8002054 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025a6:	e777      	b.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80025ae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025b2:	2b0d      	cmp	r3, #13
 80025b4:	d826      	bhi.n	8002604 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80025b6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025c0:	4413      	add	r3, r2
 80025c2:	3b40      	subs	r3, #64	; 0x40
 80025c4:	ed93 7a00 	vldr	s14, [r3]
 80025c8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025d2:	4413      	add	r3, r2
 80025d4:	3b78      	subs	r3, #120	; 0x78
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025de:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025e2:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002650 <_ZN10LineSensor11calibrationEv+0x23c>
 80025e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	3392      	adds	r3, #146	; 0x92
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	3304      	adds	r3, #4
 80025f4:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025f8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025fc:	3301      	adds	r3, #1
 80025fe:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002602:	e7d4      	b.n	80025ae <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002604:	2300      	movs	r3, #0
 8002606:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800260a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800260e:	2b0d      	cmp	r3, #13
 8002610:	d815      	bhi.n	800263e <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002612:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8002616:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002620:	440a      	add	r2, r1
 8002622:	3a78      	subs	r2, #120	; 0x78
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	33a0      	adds	r3, #160	; 0xa0
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	3304      	adds	r3, #4
 8002630:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002632:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002636:	3301      	adds	r3, #1
 8002638:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800263c:	e7e5      	b.n	800260a <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 800263e:	bf00      	nop
 8002640:	3780      	adds	r7, #128	; 0x80
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	08017a3c 	.word	0x08017a3c
 800264c:	08017a48 	.word	0x08017a48
 8002650:	447a0000 	.word	0x447a0000

08002654 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002654:	b480      	push	{r7}
 8002656:	b089      	sub	sp, #36	; 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	83fb      	strh	r3, [r7, #30]
	static uint16_t cnt = 0;
	static bool flag = false;

	for(const auto & s : sensor){
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002666:	617b      	str	r3, [r7, #20]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	3338      	adds	r3, #56	; 0x38
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	429a      	cmp	r2, r3
 8002678:	d012      	beq.n	80026a0 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	60fb      	str	r3, [r7, #12]
		if(s >= 700) out_cnt++;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	edd3 7a00 	vldr	s15, [r3]
 8002684:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80026f4 <_ZN10LineSensor13emergencyStopEv+0xa0>
 8002688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	db02      	blt.n	8002698 <_ZN10LineSensor13emergencyStopEv+0x44>
 8002692:	8bfb      	ldrh	r3, [r7, #30]
 8002694:	3301      	adds	r3, #1
 8002696:	83fb      	strh	r3, [r7, #30]
	for(const auto & s : sensor){
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	3304      	adds	r3, #4
 800269c:	61bb      	str	r3, [r7, #24]
 800269e:	e7e8      	b.n	8002672 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	if(out_cnt >= AD_DATA_SIZE){
 80026a0:	8bfb      	ldrh	r3, [r7, #30]
 80026a2:	2b0d      	cmp	r3, #13
 80026a4:	d906      	bls.n	80026b4 <_ZN10LineSensor13emergencyStopEv+0x60>
		cnt++;
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	3301      	adds	r3, #1
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026b0:	801a      	strh	r2, [r3, #0]
 80026b2:	e002      	b.n	80026ba <_ZN10LineSensor13emergencyStopEv+0x66>
	}
	else{
		cnt = 0;
 80026b4:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 50){
 80026ba:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	2b31      	cmp	r3, #49	; 0x31
 80026c0:	d903      	bls.n	80026ca <_ZN10LineSensor13emergencyStopEv+0x76>
		flag = true;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	e002      	b.n	80026d0 <_ZN10LineSensor13emergencyStopEv+0x7c>
	}
	else flag = false;
 80026ca:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80026d0:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80026d8:	4293      	cmp	r3, r2
 80026da:	d903      	bls.n	80026e4 <_ZN10LineSensor13emergencyStopEv+0x90>
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026de:	f242 7210 	movw	r2, #10000	; 0x2710
 80026e2:	801a      	strh	r2, [r3, #0]

	return flag;
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026e6:	781b      	ldrb	r3, [r3, #0]

}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3724      	adds	r7, #36	; 0x24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	442f0000 	.word	0x442f0000
 80026f8:	20000258 	.word	0x20000258
 80026fc:	2000025a 	.word	0x2000025a

08002700 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	ed87 0a01 	vstr	s0, [r7, #4]
 800270a:	edd7 7a01 	vldr	s15, [r7, #4]
 800270e:	eef0 7ae7 	vabs.f32	s15, s15
 8002712:	eeb0 0a67 	vmov.f32	s0, s15
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>:
float mon_ave_l, mon_ave_r;
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger) :
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0), kp_velo_(0), kd_velo_(0), ki_velo_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	621a      	str	r2, [r3, #32]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	625a      	str	r2, [r3, #36]	; 0x24
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	629a      	str	r2, [r3, #40]	; 0x28
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	635a      	str	r2, [r3, #52]	; 0x34
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	63da      	str	r2, [r3, #60]	; 0x3c
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	675a      	str	r2, [r3, #116]	; 0x74
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	679a      	str	r2, [r3, #120]	; 0x78
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	67da      	str	r2, [r3, #124]	; 0x7c
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800279c:	3344      	adds	r3, #68	; 0x44
 800279e:	f04f 0200 	mov.w	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027aa:	3308      	adds	r3, #8
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027b6:	330a      	adds	r3, #10
 80027b8:	2200      	movs	r2, #0
 80027ba:	801a      	strh	r2, [r3, #0]
{
	motor_ = motor;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a3a      	ldr	r2, [r7, #32]
 80027d2:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d8:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027de:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027e4:	61da      	str	r2, [r3, #28]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80027e6:	2300      	movs	r3, #0
 80027e8:	82fb      	strh	r3, [r7, #22]
 80027ea:	8afb      	ldrh	r3, [r7, #22]
 80027ec:	f241 726f 	movw	r2, #5999	; 0x176f
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d80d      	bhi.n	8002810 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xf0>
		velocity_table_[i] = 0;
 80027f4:	8afb      	ldrh	r3, [r7, #22]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 80027fc:	3312      	adds	r3, #18
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002808:	8afb      	ldrh	r3, [r7, #22]
 800280a:	3301      	adds	r3, #1
 800280c:	82fb      	strh	r3, [r7, #22]
 800280e:	e7ec      	b.n	80027ea <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xca>
	}
}
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4618      	mov	r0, r3
 8002814:	371c      	adds	r7, #28
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002820:	b5b0      	push	{r4, r5, r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	static float pre_diff;
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002838:	ee37 7a27 	vadd.f32	s14, s14, s15
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 8002850:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 800285c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002868:	ee37 7a27 	vadd.f32	s14, s14, s15
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 8002874:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002888:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002894:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 80028a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 80028ac:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 80028b8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 80028c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028c8:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80028cc:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a1f      	ldr	r2, [pc, #124]	; (8002950 <_ZN9LineTrace9calcErrorEv+0x130>)
 80028d4:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7fd fe4d 	bl	8000578 <__aeabi_f2d>
 80028de:	a318      	add	r3, pc, #96	; (adr r3, 8002940 <_ZN9LineTrace9calcErrorEv+0x120>)
 80028e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e4:	f7fd fea0 	bl	8000628 <__aeabi_dmul>
 80028e8:	4603      	mov	r3, r0
 80028ea:	460c      	mov	r4, r1
 80028ec:	4625      	mov	r5, r4
 80028ee:	461c      	mov	r4, r3
 80028f0:	4b18      	ldr	r3, [pc, #96]	; (8002954 <_ZN9LineTrace9calcErrorEv+0x134>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7fd fe3f 	bl	8000578 <__aeabi_f2d>
 80028fa:	a313      	add	r3, pc, #76	; (adr r3, 8002948 <_ZN9LineTrace9calcErrorEv+0x128>)
 80028fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002900:	f7fd fe92 	bl	8000628 <__aeabi_dmul>
 8002904:	4602      	mov	r2, r0
 8002906:	460b      	mov	r3, r1
 8002908:	4620      	mov	r0, r4
 800290a:	4629      	mov	r1, r5
 800290c:	f7fd fcd6 	bl	80002bc <__adddf3>
 8002910:	4603      	mov	r3, r0
 8002912:	460c      	mov	r4, r1
 8002914:	4618      	mov	r0, r3
 8002916:	4621      	mov	r1, r4
 8002918:	f7fe f97e 	bl	8000c18 <__aeabi_d2f>
 800291c:	4603      	mov	r3, r0
 800291e:	60fb      	str	r3, [r7, #12]
	mon_diff_lpf = diff;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4a0d      	ldr	r2, [pc, #52]	; (8002958 <_ZN9LineTrace9calcErrorEv+0x138>)
 8002924:	6013      	str	r3, [r2, #0]

	pre_diff = diff;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <_ZN9LineTrace9calcErrorEv+0x134>)
 800292a:	6013      	str	r3, [r2, #0]

	return diff;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	ee07 3a90 	vmov	s15, r3

}
 8002932:	eeb0 0a67 	vmov.f32	s0, s15
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bdb0      	pop	{r4, r5, r7, pc}
 800293c:	f3af 8000 	nop.w
 8002940:	47ae147b 	.word	0x47ae147b
 8002944:	3fb47ae1 	.word	0x3fb47ae1
 8002948:	d70a3d71 	.word	0xd70a3d71
 800294c:	3fed70a3 	.word	0x3fed70a3
 8002950:	2000025c 	.word	0x2000025c
 8002954:	20000280 	.word	0x20000280
 8002958:	20000260 	.word	0x20000260
 800295c:	00000000 	.word	0x00000000

08002960 <_ZN9LineTrace8pidTraceEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pidTrace()
{
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff ff59 	bl	8002820 <_ZN9LineTrace9calcErrorEv>
 800296e:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 800297c:	4b3c      	ldr	r3, [pc, #240]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 800297e:	f04f 0200 	mov.w	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	p = kp_ * diff;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002992:	ed97 7a05 	vldr	s14, [r7, #20]
 8002996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299a:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80029a4:	4b33      	ldr	r3, [pc, #204]	; (8002a74 <_ZN9LineTrace8pidTraceEv+0x114>)
 80029a6:	edd3 7a00 	vldr	s15, [r3]
 80029aa:	edd7 6a05 	vldr	s13, [r7, #20]
 80029ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	ee17 0a90 	vmov	r0, s15
 80029ba:	f7fd fddd 	bl	8000578 <__aeabi_f2d>
 80029be:	a32a      	add	r3, pc, #168	; (adr r3, 8002a68 <_ZN9LineTrace8pidTraceEv+0x108>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fd ff5a 	bl	800087c <__aeabi_ddiv>
 80029c8:	4603      	mov	r3, r0
 80029ca:	460c      	mov	r4, r1
 80029cc:	4618      	mov	r0, r3
 80029ce:	4621      	mov	r1, r4
 80029d0:	f7fe f922 	bl	8000c18 <__aeabi_d2f>
 80029d4:	4603      	mov	r3, r0
 80029d6:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 80029d8:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fd fdcb 	bl	8000578 <__aeabi_f2d>
 80029e2:	4604      	mov	r4, r0
 80029e4:	460d      	mov	r5, r1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80029ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80029f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029f4:	ee17 0a90 	vmov	r0, s15
 80029f8:	f7fd fdbe 	bl	8000578 <__aeabi_f2d>
 80029fc:	a31a      	add	r3, pc, #104	; (adr r3, 8002a68 <_ZN9LineTrace8pidTraceEv+0x108>)
 80029fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a02:	f7fd fe11 	bl	8000628 <__aeabi_dmul>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	4629      	mov	r1, r5
 8002a0e:	f7fd fc55 	bl	80002bc <__adddf3>
 8002a12:	4603      	mov	r3, r0
 8002a14:	460c      	mov	r4, r1
 8002a16:	4618      	mov	r0, r3
 8002a18:	4621      	mov	r1, r4
 8002a1a:	f7fe f8fd 	bl	8000c18 <__aeabi_d2f>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	4b13      	ldr	r3, [pc, #76]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a22:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002a24:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a28:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a30:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3a:	edc7 7a02 	vstr	s15, [r7, #8]

	//motor_->setRatio(left_ratio, right_ratio);
	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002a48:	edd7 0a02 	vldr	s1, [r7, #8]
 8002a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a50:	4610      	mov	r0, r2
 8002a52:	f001 ff81 	bl	8004958 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002a56:	4a07      	ldr	r2, [pc, #28]	; (8002a74 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	6013      	str	r3, [r2, #0]

}
 8002a5c:	bf00      	nop
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bdb0      	pop	{r4, r5, r7, pc}
 8002a64:	f3af 8000 	nop.w
 8002a68:	d2f1a9fc 	.word	0xd2f1a9fc
 8002a6c:	3f50624d 	.word	0x3f50624d
 8002a70:	20000288 	.word	0x20000288
 8002a74:	20000284 	.word	0x20000284

08002a78 <_ZN9LineTrace11loggerStartEv>:
	monitor_target_omega = target_omega;
	monitor_r = r;
}

void LineTrace::loggerStart()
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	695b      	ldr	r3, [r3, #20]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe fd00 	bl	800148a <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 fa4e 	bl	8003f30 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs();
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 ff4a 	bl	8003932 <_ZN6Logger9resetLogsEv>

	logging_flag_ = true;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 ffde 	bl	8003a7c <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8002ac8:	bf00      	nop
 8002aca:	3708      	adds	r7, #8
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002ae8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002af4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af8:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002afc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b00:	edc7 7a04 	vstr	s15, [r7, #16]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002b14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002b20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b24:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b2c:	edc7 7a03 	vstr	s15, [r7, #12]
	bool flag = false;
 8002b30:	2300      	movs	r3, #0
 8002b32:	75fb      	strb	r3, [r7, #23]
	mon_ave_l = sensor_edge_val_l;
 8002b34:	4a17      	ldr	r2, [pc, #92]	; (8002b94 <_ZN9LineTrace11isCrossLineEv+0xc4>)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8002b3a:	4a17      	ldr	r2, [pc, #92]	; (8002b98 <_ZN9LineTrace11isCrossLineEv+0xc8>)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6013      	str	r3, [r2, #0]

	if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 8002b40:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b44:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b9c <_ZN9LineTrace11isCrossLineEv+0xcc>
 8002b48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b50:	d50f      	bpl.n	8002b72 <_ZN9LineTrace11isCrossLineEv+0xa2>
 8002b52:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b56:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002b9c <_ZN9LineTrace11isCrossLineEv+0xcc>
 8002b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b62:	d506      	bpl.n	8002b72 <_ZN9LineTrace11isCrossLineEv+0xa2>
		cnt++;
 8002b64:	4b0e      	ldr	r3, [pc, #56]	; (8002ba0 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b66:	881b      	ldrh	r3, [r3, #0]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ba0 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b6e:	801a      	strh	r2, [r3, #0]
 8002b70:	e002      	b.n	8002b78 <_ZN9LineTrace11isCrossLineEv+0xa8>
	}
	else{
		cnt = 0;
 8002b72:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 8002b78:	4b09      	ldr	r3, [pc, #36]	; (8002ba0 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d901      	bls.n	8002b84 <_ZN9LineTrace11isCrossLineEv+0xb4>
		flag = true;
 8002b80:	2301      	movs	r3, #1
 8002b82:	75fb      	strb	r3, [r7, #23]
		//cnt = 0;
	}

	return flag;
 8002b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	371c      	adds	r7, #28
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	20000268 	.word	0x20000268
 8002b98:	2000026c 	.word	0x2000026c
 8002b9c:	44160000 	.word	0x44160000
 8002ba0:	2000028c 	.word	0x2000028c

08002ba4 <_ZN9LineTrace15radius2VelocityEf>:
	if(theta == 0) theta = 0.000001;
	return distance / theta;
}

float LineTrace::radius2Velocity(float radius)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(mode_selector_ == SECOND_RUNNING){
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002bb6:	330c      	adds	r3, #12
 8002bb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d11b      	bne.n	8002bf8 <_ZN9LineTrace15radius2VelocityEf+0x54>
		if(radius < 130) velocity = 1.3;
 8002bc0:	edd7 7a00 	vldr	s15, [r7]
 8002bc4:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002c58 <_ZN9LineTrace15radius2VelocityEf+0xb4>
 8002bc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd0:	d502      	bpl.n	8002bd8 <_ZN9LineTrace15radius2VelocityEf+0x34>
 8002bd2:	4b22      	ldr	r3, [pc, #136]	; (8002c5c <_ZN9LineTrace15radius2VelocityEf+0xb8>)
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	e035      	b.n	8002c44 <_ZN9LineTrace15radius2VelocityEf+0xa0>
		else if(radius < 500) velocity = 1.3;
 8002bd8:	edd7 7a00 	vldr	s15, [r7]
 8002bdc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002c60 <_ZN9LineTrace15radius2VelocityEf+0xbc>
 8002be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be8:	d502      	bpl.n	8002bf0 <_ZN9LineTrace15radius2VelocityEf+0x4c>
 8002bea:	4b1c      	ldr	r3, [pc, #112]	; (8002c5c <_ZN9LineTrace15radius2VelocityEf+0xb8>)
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e029      	b.n	8002c44 <_ZN9LineTrace15radius2VelocityEf+0xa0>
		else velocity = max_velocity_;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	e025      	b.n	8002c44 <_ZN9LineTrace15radius2VelocityEf+0xa0>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002bfe:	330c      	adds	r3, #12
 8002c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d11b      	bne.n	8002c40 <_ZN9LineTrace15radius2VelocityEf+0x9c>
		if(radius < 130) velocity = 1.3;
 8002c08:	edd7 7a00 	vldr	s15, [r7]
 8002c0c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002c58 <_ZN9LineTrace15radius2VelocityEf+0xb4>
 8002c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	d502      	bpl.n	8002c20 <_ZN9LineTrace15radius2VelocityEf+0x7c>
 8002c1a:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <_ZN9LineTrace15radius2VelocityEf+0xb8>)
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	e011      	b.n	8002c44 <_ZN9LineTrace15radius2VelocityEf+0xa0>
		else if(radius < 500) velocity = 1.3;
 8002c20:	edd7 7a00 	vldr	s15, [r7]
 8002c24:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002c60 <_ZN9LineTrace15radius2VelocityEf+0xbc>
 8002c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c30:	d502      	bpl.n	8002c38 <_ZN9LineTrace15radius2VelocityEf+0x94>
 8002c32:	4b0a      	ldr	r3, [pc, #40]	; (8002c5c <_ZN9LineTrace15radius2VelocityEf+0xb8>)
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	e005      	b.n	8002c44 <_ZN9LineTrace15radius2VelocityEf+0xa0>
		else velocity = max_velocity2_;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	e001      	b.n	8002c44 <_ZN9LineTrace15radius2VelocityEf+0xa0>
	}
	else velocity = 1.3;
 8002c40:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <_ZN9LineTrace15radius2VelocityEf+0xb8>)
 8002c42:	60fb      	str	r3, [r7, #12]

	return velocity;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	ee07 3a90 	vmov	s15, r3
}
 8002c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	43020000 	.word	0x43020000
 8002c5c:	3fa66666 	.word	0x3fa66666
 8002c60:	43fa0000 	.word	0x43fa0000

08002c64 <_ZN9LineTrace20createVelocityTabeleEv>:

void LineTrace::createVelocityTabele()
{
 8002c64:	b590      	push	{r4, r7, lr}
 8002c66:	b08b      	sub	sp, #44	; 0x2c
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fdd8 	bl	8003826 <_ZN6Logger23getDistanceArrayPointerEv>
 8002c76:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fde0 	bl	8003842 <_ZN6Logger20getThetaArrayPointerEv>
 8002c82:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c84:	2300      	movs	r3, #0
 8002c86:	837b      	strh	r3, [r7, #26]
 8002c88:	8b7b      	ldrh	r3, [r7, #26]
 8002c8a:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d84b      	bhi.n	8002d2a <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 8002c92:	8b7b      	ldrh	r3, [r7, #26]
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	4413      	add	r3, r2
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002c9e:	8b7b      	ldrh	r3, [r7, #26]
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002caa:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	d101      	bne.n	8002cbc <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 8002cb8:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <_ZN9LineTrace20createVelocityTabeleEv+0xe8>)
 8002cba:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002cbc:	ed97 7a02 	vldr	s14, [r7, #8]
 8002cc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cc4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002cc8:	eeb0 0a66 	vmov.f32	s0, s13
 8002ccc:	f7ff fd18 	bl	8002700 <_ZSt3absf>
 8002cd0:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002cd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cd8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002d50 <_ZN9LineTrace20createVelocityTabeleEv+0xec>
 8002cdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce4:	db01      	blt.n	8002cea <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 8002ce6:	4b1b      	ldr	r3, [pc, #108]	; (8002d54 <_ZN9LineTrace20createVelocityTabeleEv+0xf0>)
 8002ce8:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002cea:	8b7c      	ldrh	r4, [r7, #26]
 8002cec:	ed97 0a05 	vldr	s0, [r7, #20]
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ff57 	bl	8002ba4 <_ZN9LineTrace15radius2VelocityEf>
 8002cf6:	eef0 7a40 	vmov.f32	s15, s0
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002d00:	3312      	adds	r3, #18
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002d0a:	8b7b      	ldrh	r3, [r7, #26]
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	441a      	add	r2, r3
 8002d12:	8b7b      	ldrh	r3, [r7, #26]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	3320      	adds	r3, #32
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	3304      	adds	r3, #4
 8002d20:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002d22:	8b7b      	ldrh	r3, [r7, #26]
 8002d24:	3301      	adds	r3, #1
 8002d26:	837b      	strh	r3, [r7, #26]
 8002d28:	e7ae      	b.n	8002c88 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d30:	3348      	adds	r3, #72	; 0x48
 8002d32:	2200      	movs	r2, #0
 8002d34:	9200      	str	r2, [sp, #0]
 8002d36:	f241 7270 	movw	r2, #6000	; 0x1770
 8002d3a:	4907      	ldr	r1, [pc, #28]	; (8002d58 <_ZN9LineTrace20createVelocityTabeleEv+0xf4>)
 8002d3c:	4807      	ldr	r0, [pc, #28]	; (8002d5c <_ZN9LineTrace20createVelocityTabeleEv+0xf8>)
 8002d3e:	f7fe fc51 	bl	80015e4 <sd_write_array_float>

}
 8002d42:	bf00      	nop
 8002d44:	3724      	adds	r7, #36	; 0x24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd90      	pop	{r4, r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	3727c5ac 	.word	0x3727c5ac
 8002d50:	459c4000 	.word	0x459c4000
 8002d54:	459c4000 	.word	0x459c4000
 8002d58:	08017a8c 	.word	0x08017a8c
 8002d5c:	08017a9c 	.word	0x08017a9c

08002d60 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:
void LineTrace::createVelocityTabeleFromSD()
{
 8002d60:	b590      	push	{r4, r7, lr}
 8002d62:	b08b      	sub	sp, #44	; 0x2c
 8002d64:	af02      	add	r7, sp, #8
 8002d66:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69d8      	ldr	r0, [r3, #28]
 8002d6c:	4b39      	ldr	r3, [pc, #228]	; (8002e54 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf4>)
 8002d6e:	4a3a      	ldr	r2, [pc, #232]	; (8002e58 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xf8>)
 8002d70:	493a      	ldr	r1, [pc, #232]	; (8002e5c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfc>)
 8002d72:	f000 fdc0 	bl	80038f6 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fd53 	bl	8003826 <_ZN6Logger23getDistanceArrayPointerEv>
 8002d80:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 fd5b 	bl	8003842 <_ZN6Logger20getThetaArrayPointerEv>
 8002d8c:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002d8e:	2300      	movs	r3, #0
 8002d90:	837b      	strh	r3, [r7, #26]
 8002d92:	8b7b      	ldrh	r3, [r7, #26]
 8002d94:	f241 726f 	movw	r2, #5999	; 0x176f
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d84b      	bhi.n	8002e34 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xd4>
		temp_distance = p_distance[i];
 8002d9c:	8b7b      	ldrh	r3, [r7, #26]
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	4413      	add	r3, r2
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002da8:	8b7b      	ldrh	r3, [r7, #26]
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002db4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002db8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc0:	d101      	bne.n	8002dc6 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x66>
 8002dc2:	4b27      	ldr	r3, [pc, #156]	; (8002e60 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x100>)
 8002dc4:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002dc6:	ed97 7a02 	vldr	s14, [r7, #8]
 8002dca:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002dd2:	eeb0 0a66 	vmov.f32	s0, s13
 8002dd6:	f7ff fc93 	bl	8002700 <_ZSt3absf>
 8002dda:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002dde:	edd7 7a05 	vldr	s15, [r7, #20]
 8002de2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002e64 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x104>
 8002de6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dee:	db01      	blt.n	8002df4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x94>
 8002df0:	4b1d      	ldr	r3, [pc, #116]	; (8002e68 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x108>)
 8002df2:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002df4:	8b7c      	ldrh	r4, [r7, #26]
 8002df6:	ed97 0a05 	vldr	s0, [r7, #20]
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff fed2 	bl	8002ba4 <_ZN9LineTrace15radius2VelocityEf>
 8002e00:	eef0 7a40 	vmov.f32	s15, s0
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002e0a:	3312      	adds	r3, #18
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002e14:	8b7b      	ldrh	r3, [r7, #26]
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	441a      	add	r2, r3
 8002e1c:	8b7b      	ldrh	r3, [r7, #26]
 8002e1e:	6812      	ldr	r2, [r2, #0]
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	3320      	adds	r3, #32
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	440b      	add	r3, r1
 8002e28:	3304      	adds	r3, #4
 8002e2a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002e2c:	8b7b      	ldrh	r3, [r7, #26]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	837b      	strh	r3, [r7, #26]
 8002e32:	e7ae      	b.n	8002d92 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x32>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002e3a:	3348      	adds	r3, #72	; 0x48
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	9200      	str	r2, [sp, #0]
 8002e40:	f241 7270 	movw	r2, #6000	; 0x1770
 8002e44:	4909      	ldr	r1, [pc, #36]	; (8002e6c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x10c>)
 8002e46:	4805      	ldr	r0, [pc, #20]	; (8002e5c <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfc>)
 8002e48:	f7fe fbcc 	bl	80015e4 <sd_write_array_float>

}
 8002e4c:	bf00      	nop
 8002e4e:	3724      	adds	r7, #36	; 0x24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd90      	pop	{r4, r7, pc}
 8002e54:	08017aa8 	.word	0x08017aa8
 8002e58:	08017ab4 	.word	0x08017ab4
 8002e5c:	08017a9c 	.word	0x08017a9c
 8002e60:	3727c5ac 	.word	0x3727c5ac
 8002e64:	459c4000 	.word	0x459c4000
 8002e68:	459c4000 	.word	0x459c4000
 8002e6c:	08017a8c 	.word	0x08017a8c

08002e70 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002e7e:	3308      	adds	r3, #8
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f000 8085 	beq.w	8002f92 <_ZN9LineTrace20updateTargetVelocityEv+0x122>

		if(encoder_->getTotalDistance() >= ref_distance_){
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fe faed 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8002e92:	eeb0 7a40 	vmov.f32	s14, s0
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002e9c:	3344      	adds	r3, #68	; 0x44
 8002e9e:	edd3 7a00 	vldr	s15, [r3]
 8002ea2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eaa:	bfac      	ite	ge
 8002eac:	2301      	movge	r3, #1
 8002eae:	2300      	movlt	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d025      	beq.n	8002f02 <_ZN9LineTrace20updateTargetVelocityEv+0x92>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002ebc:	3344      	adds	r3, #68	; 0x44
 8002ebe:	ed93 7a00 	vldr	s14, [r3]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002ec8:	330a      	adds	r3, #10
 8002eca:	881b      	ldrh	r3, [r3, #0]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	3320      	adds	r3, #32
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	4413      	add	r3, r2
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	edd3 7a00 	vldr	s15, [r3]
 8002eda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002ee4:	3344      	adds	r3, #68	; 0x44
 8002ee6:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002ef0:	330a      	adds	r3, #10
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002efe:	330a      	adds	r3, #10
 8002f00:	801a      	strh	r2, [r3, #0]
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f08:	330a      	adds	r3, #10
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	f241 726f 	movw	r2, #5999	; 0x176f
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d906      	bls.n	8002f22 <_ZN9LineTrace20updateTargetVelocityEv+0xb2>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f1a:	330a      	adds	r3, #10
 8002f1c:	f241 726f 	movw	r2, #5999	; 0x176f
 8002f20:	801a      	strh	r2, [r3, #0]


		mon_ref_dis = ref_distance_;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002f28:	3344      	adds	r3, #68	; 0x44
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1b      	ldr	r2, [pc, #108]	; (8002f9c <_ZN9LineTrace20updateTargetVelocityEv+0x12c>)
 8002f2e:	6013      	str	r3, [r2, #0]
		mon_current_dis = encoder_->getTotalDistance();
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fe fa99 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8002f3a:	eef0 7a40 	vmov.f32	s15, s0
 8002f3e:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <_ZN9LineTrace20updateTargetVelocityEv+0x130>)
 8002f40:	edc3 7a00 	vstr	s15, [r3]
		mon_vel_idx = velocity_table_idx_;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f4a:	330a      	adds	r3, #10
 8002f4c:	881a      	ldrh	r2, [r3, #0]
 8002f4e:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <_ZN9LineTrace20updateTargetVelocityEv+0x134>)
 8002f50:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f58:	330a      	adds	r3, #10
 8002f5a:	881b      	ldrh	r3, [r3, #0]
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 8002f62:	3312      	adds	r3, #18
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	edd3 7a00 	vldr	s15, [r3]
 8002f6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f8d4 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>

		mon_tar_vel = velocity_table_[velocity_table_idx_];
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002f7c:	330a      	adds	r3, #10
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 8002f86:	3312      	adds	r3, #18
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a06      	ldr	r2, [pc, #24]	; (8002fa8 <_ZN9LineTrace20updateTargetVelocityEv+0x138>)
 8002f90:	6013      	str	r3, [r2, #0]

	}
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000270 	.word	0x20000270
 8002fa0:	20000274 	.word	0x20000274
 8002fa4:	20000278 	.word	0x20000278
 8002fa8:	2000027c 	.word	0x2000027c

08002fac <_ZN9LineTrace4initEv>:

// -------public---------- //
void LineTrace::init()
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b088      	sub	sp, #32
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4927      	ldr	r1, [pc, #156]	; (8003058 <_ZN9LineTrace4initEv+0xac>)
 8002fbc:	4827      	ldr	r0, [pc, #156]	; (800305c <_ZN9LineTrace4initEv+0xb0>)
 8002fbe:	f7fe fb77 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8002fc2:	f107 0318 	add.w	r3, r7, #24
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	4925      	ldr	r1, [pc, #148]	; (8003060 <_ZN9LineTrace4initEv+0xb4>)
 8002fca:	4824      	ldr	r0, [pc, #144]	; (800305c <_ZN9LineTrace4initEv+0xb0>)
 8002fcc:	f7fe fb70 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8002fd0:	f107 0314 	add.w	r3, r7, #20
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4923      	ldr	r1, [pc, #140]	; (8003064 <_ZN9LineTrace4initEv+0xb8>)
 8002fd8:	4820      	ldr	r0, [pc, #128]	; (800305c <_ZN9LineTrace4initEv+0xb0>)
 8002fda:	f7fe fb69 	bl	80016b0 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8002fde:	edd7 7a07 	vldr	s15, [r7, #28]
 8002fe2:	ed97 7a06 	vldr	s14, [r7, #24]
 8002fe6:	edd7 6a05 	vldr	s13, [r7, #20]
 8002fea:	eeb0 1a66 	vmov.f32	s2, s13
 8002fee:	eef0 0a47 	vmov.f32	s1, s14
 8002ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f83c 	bl	8003074 <_ZN9LineTrace7setGainEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8002ffc:	f107 0310 	add.w	r3, r7, #16
 8003000:	2201      	movs	r2, #1
 8003002:	4919      	ldr	r1, [pc, #100]	; (8003068 <_ZN9LineTrace4initEv+0xbc>)
 8003004:	4815      	ldr	r0, [pc, #84]	; (800305c <_ZN9LineTrace4initEv+0xb0>)
 8003006:	f7fe fb53 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 800300a:	f107 030c 	add.w	r3, r7, #12
 800300e:	2201      	movs	r2, #1
 8003010:	4916      	ldr	r1, [pc, #88]	; (800306c <_ZN9LineTrace4initEv+0xc0>)
 8003012:	4812      	ldr	r0, [pc, #72]	; (800305c <_ZN9LineTrace4initEv+0xb0>)
 8003014:	f7fe fb4c 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003018:	f107 0308 	add.w	r3, r7, #8
 800301c:	2201      	movs	r2, #1
 800301e:	4914      	ldr	r1, [pc, #80]	; (8003070 <_ZN9LineTrace4initEv+0xc4>)
 8003020:	480e      	ldr	r0, [pc, #56]	; (800305c <_ZN9LineTrace4initEv+0xb0>)
 8003022:	f7fe fb45 	bl	80016b0 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003026:	edd7 7a04 	vldr	s15, [r7, #16]
 800302a:	eeb0 0a67 	vmov.f32	s0, s15
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f875 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003034:	edd7 7a03 	vldr	s15, [r7, #12]
 8003038:	eeb0 0a67 	vmov.f32	s0, s15
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 f87d 	bl	800313c <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003042:	edd7 7a02 	vldr	s15, [r7, #8]
 8003046:	eeb0 0a67 	vmov.f32	s0, s15
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f885 	bl	800315a <_ZN9LineTrace15setMaxVelocity2Ef>
}
 8003050:	bf00      	nop
 8003052:	3720      	adds	r7, #32
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	08017ac4 	.word	0x08017ac4
 800305c:	08017acc 	.word	0x08017acc
 8003060:	08017ad4 	.word	0x08017ad4
 8003064:	08017adc 	.word	0x08017adc
 8003068:	08017ae4 	.word	0x08017ae4
 800306c:	08017af0 	.word	0x08017af0
 8003070:	08017afc 	.word	0x08017afc

08003074 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003080:	edc7 0a01 	vstr	s1, [r7, #4]
 8003084:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	621a      	str	r2, [r3, #32]
	ki_ = ki;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	629a      	str	r2, [r3, #40]	; 0x28
	kd_ = kd;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	625a      	str	r2, [r3, #36]	; 0x24
}
 800309a:	bf00      	nop
 800309c:	3714      	adds	r7, #20
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <_ZN9LineTrace5getKpEv>:
	ki_velo_ = ki;
	kd_velo_ = kd;
}

float LineTrace::getKp()
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
	return kp_;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	ee07 3a90 	vmov	s15, r3
}
 80030b6:	eeb0 0a67 	vmov.f32	s0, s15
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
	return ki_;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	ee07 3a90 	vmov	s15, r3
}
 80030d4:	eeb0 0a67 	vmov.f32	s0, s15
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
	return kd_;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	ee07 3a90 	vmov	s15, r3
}
 80030f2:	eeb0 0a67 	vmov.f32	s0, s15
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <_ZN9LineTrace14setNormalRatioEf>:
{
	return kd_velo_;
}

void LineTrace::setNormalRatio(float ratio)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
 8003126:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	679a      	str	r2, [r3, #120]	; 0x78
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 800315a:	b480      	push	{r7}
 800315c:	b083      	sub	sp, #12
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
 8003162:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003184:	ee07 3a90 	vmov	s15, r3
}
 8003188:	eeb0 0a67 	vmov.f32	s0, s15
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031a2:	ee07 3a90 	vmov	s15, r3
}
 80031a6:	eeb0 0a67 	vmov.f32	s0, s15
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031c0:	ee07 3a90 	vmov	s15, r3
}
 80031c4:	eeb0 0a67 	vmov.f32	s0, s15
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
	...

080031d4 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d06b      	beq.n	80032be <_ZN9LineTrace4flipEv+0xea>
		// ---- line following processing -----//
		pidTrace();
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7ff fbba 	bl	8002960 <_ZN9LineTrace8pidTraceEv>
		//pidAngularVelocityTrace();
		//steeringAngleTrace();


		if(isTargetDistance(10) == true){
 80031ec:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f9bf 	bl	8003574 <_ZN9LineTrace16isTargetDistanceEf>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00c      	beq.n	8003216 <_ZN9LineTrace4flipEv+0x42>
			// ---- Store Logs ------//
			storeLogs();
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f000 f941 	bl	8003484 <_ZN9LineTrace9storeLogsEv>

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe f93f 	bl	800148a <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	4618      	mov	r0, r3
 8003212:	f000 fe8d 	bl	8003f30 <_ZN8Odometry13clearPotitionEv>
		}

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff fe2a 	bl	8002e70 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7ff fc57 	bl	8002ad0 <_ZN9LineTrace11isCrossLineEv>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d011      	beq.n	800324c <_ZN9LineTrace4flipEv+0x78>
			led_.LR(1, -1);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	330c      	adds	r3, #12
 800322c:	f04f 32ff 	mov.w	r2, #4294967295
 8003230:	2101      	movs	r1, #1
 8003232:	4618      	mov	r0, r3
 8003234:	f7fe ff0e 	bl	8002054 <_ZN3LED2LREaa>
			side_sensor_->enableIgnore();
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	4618      	mov	r0, r3
 800323e:	f001 f921 	bl	8004484 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fe f94a 	bl	80014e0 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
		}
		else{
		}
		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 200){
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	4618      	mov	r0, r3
 8003252:	f001 f931 	bl	80044b8 <_ZN10SideSensor13getIgnoreFlagEv>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00f      	beq.n	800327c <_ZN9LineTrace4flipEv+0xa8>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe f92e 	bl	80014c2 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003266:	eeb0 7a40 	vmov.f32	s14, s0
 800326a:	eddf 7a17 	vldr	s15, [pc, #92]	; 80032c8 <_ZN9LineTrace4flipEv+0xf4>
 800326e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003276:	db01      	blt.n	800327c <_ZN9LineTrace4flipEv+0xa8>
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <_ZN9LineTrace4flipEv+0xaa>
 800327c:	2300      	movs	r3, #0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00c      	beq.n	800329c <_ZN9LineTrace4flipEv+0xc8>
			side_sensor_->disableIgnore();
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	4618      	mov	r0, r3
 8003288:	f001 f909 	bl	800449e <_ZN10SideSensor13disableIgnoreEv>
			led_.LR(0, -1);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	330c      	adds	r3, #12
 8003290:	f04f 32ff 	mov.w	r2, #4294967295
 8003294:	2100      	movs	r1, #0
 8003296:	4618      	mov	r0, r3
 8003298:	f7fe fedc 	bl	8002054 <_ZN3LED2LREaa>
		}

		// ----- emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff f9d7 	bl	8002654 <_ZN10LineSensor13emergencyStopEv>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <_ZN9LineTrace4flipEv+0xea>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	eddf 0a06 	vldr	s1, [pc, #24]	; 80032cc <_ZN9LineTrace4flipEv+0xf8>
 80032b4:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80032cc <_ZN9LineTrace4flipEv+0xf8>
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 fb4d 	bl	8004958 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
		}
		else{
			//led_.LR(0, -1);
		}
	}
}
 80032be:	bf00      	nop
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	43480000 	.word	0x43480000
 80032cc:	00000000 	.word	0x00000000

080032d0 <_ZN9LineTrace5startEv>:
		odometry_->clearPotition();
	}
}

void LineTrace::start()
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	i_reset_flag_ = true;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	velocity_ctrl_->start();
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f001 fb8c 	bl	8004a0a <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f001 f8b4 	bl	8004464 <_ZN10SideSensor17resetWhiteLineCntEv>
}
 80032fc:	bf00      	nop
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	velocity_ctrl_->stop();
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	4618      	mov	r0, r3
 800331a:	f001 fb89 	bl	8004a30 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	330c      	adds	r3, #12
 8003322:	2201      	movs	r2, #1
 8003324:	f04f 31ff 	mov.w	r1, #4294967295
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe fe93 	bl	8002054 <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003334:	330c      	adds	r3, #12
 8003336:	f9b3 3000 	ldrsh.w	r3, [r3]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d107      	bne.n	800334e <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69d8      	ldr	r0, [r3, #28]
 8003342:	4b13      	ldr	r3, [pc, #76]	; (8003390 <_ZN9LineTrace4stopEv+0x8c>)
 8003344:	4a13      	ldr	r2, [pc, #76]	; (8003394 <_ZN9LineTrace4stopEv+0x90>)
 8003346:	4914      	ldr	r1, [pc, #80]	; (8003398 <_ZN9LineTrace4stopEv+0x94>)
 8003348:	f000 fab2 	bl	80038b0 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 800334c:	e00e      	b.n	800336c <_ZN9LineTrace4stopEv+0x68>
	}
	else if(mode_selector_ == SECOND_RUNNING){//Secondary run
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003354:	330c      	adds	r3, #12
 8003356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d106      	bne.n	800336c <_ZN9LineTrace4stopEv+0x68>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69d8      	ldr	r0, [r3, #28]
 8003362:	4b0e      	ldr	r3, [pc, #56]	; (800339c <_ZN9LineTrace4stopEv+0x98>)
 8003364:	4a0e      	ldr	r2, [pc, #56]	; (80033a0 <_ZN9LineTrace4stopEv+0x9c>)
 8003366:	490c      	ldr	r1, [pc, #48]	; (8003398 <_ZN9LineTrace4stopEv+0x94>)
 8003368:	f000 faa2 	bl	80038b0 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
	}
	led_.LR(-1, 0);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	330c      	adds	r3, #12
 8003370:	2200      	movs	r2, #0
 8003372:	f04f 31ff 	mov.w	r1, #4294967295
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe fe6c 	bl	8002054 <_ZN3LED2LREaa>

	logger_->resetIdx();
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	4618      	mov	r0, r3
 8003382:	f000 fb52 	bl	8003a2a <_ZN6Logger8resetIdxEv>
}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	08017aa8 	.word	0x08017aa8
 8003394:	08017ab4 	.word	0x08017ab4
 8003398:	08017a9c 	.word	0x08017a9c
 800339c:	08017b08 	.word	0x08017b08
 80033a0:	08017b14 	.word	0x08017b14

080033a4 <_ZN9LineTrace7runningEv>:

void LineTrace::running()
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 80033b0:	2300      	movs	r3, #0
 80033b2:	737b      	strb	r3, [r7, #13]
	start();
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7ff ff8b 	bl	80032d0 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 80033ba:	7b7b      	ldrb	r3, [r7, #13]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d157      	bne.n	8003470 <_ZN9LineTrace7runningEv+0xcc>
		switch(stage){
 80033c0:	89fb      	ldrh	r3, [r7, #14]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d002      	beq.n	80033cc <_ZN9LineTrace7runningEv+0x28>
 80033c6:	2b0a      	cmp	r3, #10
 80033c8:	d02c      	beq.n	8003424 <_ZN9LineTrace7runningEv+0x80>
 80033ca:	e050      	b.n	800346e <_ZN9LineTrace7runningEv+0xca>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f001 f83b 	bl	800444c <_ZN10SideSensor16getWhiteLineCntREv>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b01      	cmp	r3, #1
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d040      	beq.n	8003468 <_ZN9LineTrace7runningEv+0xc4>
				if(mode_selector_ == FIRST_RUNNING){ // Other than first running
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80033ec:	330c      	adds	r3, #12
 80033ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d103      	bne.n	80033fe <_ZN9LineTrace7runningEv+0x5a>
					loggerStart();
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7ff fb3e 	bl	8002a78 <_ZN9LineTrace11loggerStartEv>
 80033fc:	e002      	b.n	8003404 <_ZN9LineTrace7runningEv+0x60>
				}
				else{ // Other than first running
					startVelocityPlay();
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f876 	bl	80034f0 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe f869 	bl	80014e0 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				led_.LR(1, -1);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	330c      	adds	r3, #12
 8003412:	f04f 32ff 	mov.w	r2, #4294967295
 8003416:	2101      	movs	r1, #1
 8003418:	4618      	mov	r0, r3
 800341a:	f7fe fe1b 	bl	8002054 <_ZN3LED2LREaa>
				stage = 10;
 800341e:	230a      	movs	r3, #10
 8003420:	81fb      	strh	r3, [r7, #14]
			}

			break;
 8003422:	e021      	b.n	8003468 <_ZN9LineTrace7runningEv+0xc4>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	4618      	mov	r0, r3
 800342a:	f001 f80f 	bl	800444c <_ZN10SideSensor16getWhiteLineCntREv>
 800342e:	4603      	mov	r3, r0
 8003430:	2b02      	cmp	r3, #2
 8003432:	bf0c      	ite	eq
 8003434:	2301      	moveq	r3, #1
 8003436:	2300      	movne	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d016      	beq.n	800346c <_ZN9LineTrace7runningEv+0xc8>
				loggerStop();
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7ff fb35 	bl	8002aae <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 f866 	bl	8003516 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 800344a:	2064      	movs	r0, #100	; 0x64
 800344c:	f004 fb7c 	bl	8007b48 <HAL_Delay>

				setTargetVelocity(0);
 8003450:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8003480 <_ZN9LineTrace7runningEv+0xdc>
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff fe62 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 800345a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800345e:	f004 fb73 	bl	8007b48 <HAL_Delay>

				goal_flag = true;
 8003462:	2301      	movs	r3, #1
 8003464:	737b      	strb	r3, [r7, #13]

			}

			break;
 8003466:	e001      	b.n	800346c <_ZN9LineTrace7runningEv+0xc8>
			break;
 8003468:	bf00      	nop
 800346a:	e7a6      	b.n	80033ba <_ZN9LineTrace7runningEv+0x16>
			break;
 800346c:	bf00      	nop
	while(goal_flag == false){
 800346e:	e7a4      	b.n	80033ba <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f7ff ff47 	bl	8003304 <_ZN9LineTrace4stopEv>
}
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	00000000 	.word	0x00000000

08003484 <_ZN9LineTrace9storeLogsEv>:

void LineTrace::storeLogs()
{
 8003484:	b590      	push	{r4, r7, lr}
 8003486:	ed2d 8b02 	vpush	{d8}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003496:	2b00      	cmp	r3, #0
 8003498:	d021      	beq.n	80034de <_ZN9LineTrace9storeLogsEv+0x5a>
		logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69dc      	ldr	r4, [r3, #28]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fd ffd3 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 80034a8:	eeb0 8a40 	vmov.f32	s16, s0
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f000 fd2c 	bl	8003f0e <_ZN8Odometry8getThetaEv>
 80034b6:	ec53 2b10 	vmov	r2, r3, d0
 80034ba:	4610      	mov	r0, r2
 80034bc:	4619      	mov	r1, r3
 80034be:	f7fd fbab 	bl	8000c18 <__aeabi_d2f>
 80034c2:	4603      	mov	r3, r0
 80034c4:	ee00 3a90 	vmov	s1, r3
 80034c8:	eeb0 0a48 	vmov.f32	s0, s16
 80034cc:	4620      	mov	r0, r4
 80034ce:	f000 f962 	bl	8003796 <_ZN6Logger21storeDistanceAndThetaEff>

		mon_store_cnt++;
 80034d2:	4b06      	ldr	r3, [pc, #24]	; (80034ec <_ZN9LineTrace9storeLogsEv+0x68>)
 80034d4:	881b      	ldrh	r3, [r3, #0]
 80034d6:	3301      	adds	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <_ZN9LineTrace9storeLogsEv+0x68>)
 80034dc:	801a      	strh	r2, [r3, #0]
	}
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	ecbd 8b02 	vpop	{d8}
 80034e8:	bd90      	pop	{r4, r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000264 	.word	0x20000264

080034f0 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7fd ffd2 	bl	80014a6 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003508:	3308      	adds	r3, #8
 800350a:	2201      	movs	r2, #1
 800350c:	701a      	strb	r2, [r3, #0]
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 8003516:	b480      	push	{r7}
 8003518:	b083      	sub	sp, #12
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003524:	3308      	adds	r3, #8
 8003526:	2200      	movs	r2, #0
 8003528:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003530:	330a      	adds	r3, #10
 8003532:	2200      	movs	r2, #0
 8003534:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800353c:	3344      	adds	r3, #68	; 0x44
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <_ZN9LineTrace7setModeEs>:

void LineTrace::setMode(int16_t mode)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	460b      	mov	r3, r1
 800355a:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003562:	330c      	adds	r3, #12
 8003564:	887a      	ldrh	r2, [r7, #2]
 8003566:	801a      	strh	r2, [r3, #0]
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 8003580:	2300      	movs	r3, #0
 8003582:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	4618      	mov	r0, r3
 800358a:	f7fd ff60 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 800358e:	eeb0 7a40 	vmov.f32	s14, s0
 8003592:	edd7 7a00 	vldr	s15, [r7]
 8003596:	eef4 7ac7 	vcmpe.f32	s15, s14
 800359a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800359e:	bf94      	ite	ls
 80035a0:	2301      	movls	r3, #1
 80035a2:	2300      	movhi	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 80035aa:	2301      	movs	r3, #1
 80035ac:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035c6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80035ca:	2200      	movs	r2, #0
 80035cc:	701a      	strb	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035d4:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80035d8:	2200      	movs	r2, #0
 80035da:	801a      	strh	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035e2:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80035e6:	2200      	movs	r2, #0
 80035e8:	801a      	strh	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035f0:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80035f4:	2200      	movs	r2, #0
 80035f6:	801a      	strh	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
	...

08003608 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003610:	2300      	movs	r3, #0
 8003612:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8003614:	f7fe f8d8 	bl	80017c8 <sd_mount>
 8003618:	4603      	mov	r3, r0
 800361a:	2b01      	cmp	r3, #1
 800361c:	bf0c      	ite	eq
 800361e:	2301      	moveq	r3, #1
 8003620:	2300      	movne	r3, #0
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	d016      	beq.n	8003656 <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 8003628:	f7fd fd3a 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 800362c:	2100      	movs	r1, #0
 800362e:	2000      	movs	r0, #0
 8003630:	f7fd fd46 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8003634:	4815      	ldr	r0, [pc, #84]	; (800368c <_ZN6Logger10sdCardInitEv+0x84>)
 8003636:	f7fd fd6d 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 800363a:	2101      	movs	r1, #1
 800363c:	2000      	movs	r0, #0
 800363e:	f7fd fd3f 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 8003642:	4813      	ldr	r0, [pc, #76]	; (8003690 <_ZN6Logger10sdCardInitEv+0x88>)
 8003644:	f7fd fd66 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 8003648:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800364c:	f004 fa7c 	bl	8007b48 <HAL_Delay>

	  ret = true;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
 8003654:	e015      	b.n	8003682 <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 8003656:	f7fd fd23 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 800365a:	2100      	movs	r1, #0
 800365c:	2000      	movs	r0, #0
 800365e:	f7fd fd2f 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8003662:	480a      	ldr	r0, [pc, #40]	; (800368c <_ZN6Logger10sdCardInitEv+0x84>)
 8003664:	f7fd fd56 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8003668:	2101      	movs	r1, #1
 800366a:	2000      	movs	r0, #0
 800366c:	f7fd fd28 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8003670:	4808      	ldr	r0, [pc, #32]	; (8003694 <_ZN6Logger10sdCardInitEv+0x8c>)
 8003672:	f7fd fd4f 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 8003676:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800367a:	f004 fa65 	bl	8007b48 <HAL_Delay>

	  ret = false;
 800367e:	2300      	movs	r3, #0
 8003680:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 8003682:	7bfb      	ldrb	r3, [r7, #15]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	08017b24 	.word	0x08017b24
 8003690:	08017b30 	.word	0x08017b30
 8003694:	08017b38 	.word	0x08017b38

08003698 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036aa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d029      	beq.n	8003708 <_ZN6Logger8storeLogEf+0x70>
		store_data_float_[log_index_tim_] = data;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036ba:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80036be:	881b      	ldrh	r3, [r3, #0]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036d0:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	3301      	adds	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036e0:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80036e4:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036ec:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	f241 3287 	movw	r2, #4999	; 0x1387
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d906      	bls.n	8003708 <_ZN6Logger8storeLogEf+0x70>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003700:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003704:	2200      	movs	r2, #0
 8003706:	801a      	strh	r2, [r3, #0]
	}
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003726:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d02c      	beq.n	800378a <_ZN6Logger9storeLog2Ef+0x76>
		store_data_float2_[log_index_tim2_] = data;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003736:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8003742:	3308      	adds	r3, #8
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	4413      	add	r3, r2
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003752:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003756:	881b      	ldrh	r3, [r3, #0]
 8003758:	3301      	adds	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003762:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003766:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800376e:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	f241 3287 	movw	r2, #4999	; 0x1387
 8003778:	4293      	cmp	r3, r2
 800377a:	d906      	bls.n	800378a <_ZN6Logger9storeLog2Ef+0x76>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003782:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003786:	2200      	movs	r2, #0
 8003788:	801a      	strh	r2, [r3, #0]
	}
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <_ZN6Logger21storeDistanceAndThetaEff>:
{

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 8003796:	b480      	push	{r7}
 8003798:	b085      	sub	sp, #20
 800379a:	af00      	add	r7, sp, #0
 800379c:	60f8      	str	r0, [r7, #12]
 800379e:	ed87 0a02 	vstr	s0, [r7, #8]
 80037a2:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80037ac:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80037b8:	3310      	adds	r3, #16
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	68ba      	ldr	r2, [r7, #8]
 80037c0:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80037c8:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	f503 537a 	add.w	r3, r3, #16000	; 0x3e80
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	4413      	add	r3, r2
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80037e2:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	3301      	adds	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80037f2:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80037f6:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80037fe:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003802:	881b      	ldrh	r3, [r3, #0]
 8003804:	f241 726f 	movw	r2, #5999	; 0x176f
 8003808:	4293      	cmp	r3, r2
 800380a:	d906      	bls.n	800381a <_ZN6Logger21storeDistanceAndThetaEff+0x84>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003812:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003816:	2200      	movs	r2, #0
 8003818:	801a      	strh	r2, [r3, #0]
	//}
}
 800381a:	bf00      	nop
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <_ZN6Logger23getDistanceArrayPointerEv>:

const float *Logger::getDistanceArrayPointer()
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
	return store_distance_;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8003834:	3340      	adds	r3, #64	; 0x40
}
 8003836:	4618      	mov	r0, r3
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8003842:	b480      	push	{r7}
 8003844:	b083      	sub	sp, #12
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
	return store_theta_;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
}
 8003850:	4618      	mov	r0, r3
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af02      	add	r7, sp, #8
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	2300      	movs	r3, #0
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	4613      	mov	r3, r2
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	68b8      	ldr	r0, [r7, #8]
 8003878:	f7fd feb4 	bl	80015e4 <sd_write_array_float>
}
 800387c:	bf00      	nop
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8003896:	3320      	adds	r3, #32
 8003898:	2200      	movs	r2, #0
 800389a:	9200      	str	r2, [sp, #0]
 800389c:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	68b8      	ldr	r0, [r7, #8]
 80038a4:	f7fd fe9e 	bl	80015e4 <sd_write_array_float>
}
 80038a8:	bf00      	nop
 80038aa:	3710      	adds	r7, #16
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
 80038bc:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80038c4:	3340      	adds	r3, #64	; 0x40
 80038c6:	2200      	movs	r2, #0
 80038c8:	9200      	str	r2, [sp, #0]
 80038ca:	f241 7270 	movw	r2, #6000	; 0x1770
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	68b8      	ldr	r0, [r7, #8]
 80038d2:	f7fd fe87 	bl	80015e4 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f503 427a 	add.w	r2, r3, #64000	; 0xfa00
 80038dc:	2300      	movs	r3, #0
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	4613      	mov	r3, r2
 80038e2:	f241 7270 	movw	r2, #6000	; 0x1770
 80038e6:	6839      	ldr	r1, [r7, #0]
 80038e8:	68b8      	ldr	r0, [r7, #8]
 80038ea:	f7fd fe7b 	bl	80015e4 <sd_write_array_float>
}
 80038ee:	bf00      	nop
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b084      	sub	sp, #16
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	60f8      	str	r0, [r7, #12]
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800390a:	3340      	adds	r3, #64	; 0x40
 800390c:	f241 7270 	movw	r2, #6000	; 0x1770
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	68b8      	ldr	r0, [r7, #8]
 8003914:	f7fd fecc 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 800391e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003922:	6839      	ldr	r1, [r7, #0]
 8003924:	68b8      	ldr	r0, [r7, #8]
 8003926:	f7fd fec3 	bl	80016b0 <sd_read_array_float>
}
 800392a:	bf00      	nop
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <_ZN6Logger9resetLogsEv>:
	user_fclose();
}
*/

void Logger::resetLogs()
{
 8003932:	b480      	push	{r7}
 8003934:	b093      	sub	sp, #76	; 0x4c
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
	for(auto &log : store_data_float_){
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	637b      	str	r3, [r7, #52]	; 0x34
 800393e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003940:	647b      	str	r3, [r7, #68]	; 0x44
 8003942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003944:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8003948:	3320      	adds	r3, #32
 800394a:	633b      	str	r3, [r7, #48]	; 0x30
 800394c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800394e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003950:	429a      	cmp	r2, r3
 8003952:	d009      	beq.n	8003968 <_ZN6Logger9resetLogsEv+0x36>
 8003954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
		log = 0;
 8003958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float_){
 8003960:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003962:	3304      	adds	r3, #4
 8003964:	647b      	str	r3, [r7, #68]	; 0x44
 8003966:	e7f1      	b.n	800394c <_ZN6Logger9resetLogsEv+0x1a>
	}
	for(auto &log : store_data_float2_){
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800396e:	3320      	adds	r3, #32
 8003970:	62bb      	str	r3, [r7, #40]	; 0x28
 8003972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003974:	643b      	str	r3, [r7, #64]	; 0x40
 8003976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003978:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800397c:	3320      	adds	r3, #32
 800397e:	627b      	str	r3, [r7, #36]	; 0x24
 8003980:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	429a      	cmp	r2, r3
 8003986:	d009      	beq.n	800399c <_ZN6Logger9resetLogsEv+0x6a>
 8003988:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800398a:	623b      	str	r3, [r7, #32]
		log = 0;
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	f04f 0200 	mov.w	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float2_){
 8003994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003996:	3304      	adds	r3, #4
 8003998:	643b      	str	r3, [r7, #64]	; 0x40
 800399a:	e7f1      	b.n	8003980 <_ZN6Logger9resetLogsEv+0x4e>
	/*
	for(auto &log : store_data_uint16_){
		log = 0;
	}
	*/
	for(auto &log : store_distance_){
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80039a2:	3340      	adds	r3, #64	; 0x40
 80039a4:	61fb      	str	r3, [r7, #28]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 80039b0:	3340      	adds	r3, #64	; 0x40
 80039b2:	61bb      	str	r3, [r7, #24]
 80039b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d009      	beq.n	80039d0 <_ZN6Logger9resetLogsEv+0x9e>
 80039bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039be:	617b      	str	r3, [r7, #20]
		log = 0;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance_){
 80039c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039ca:	3304      	adds	r3, #4
 80039cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039ce:	e7f1      	b.n	80039b4 <_ZN6Logger9resetLogsEv+0x82>
	}
	for(auto &log : store_theta_){
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	63bb      	str	r3, [r7, #56]	; 0x38
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 80039e2:	3340      	adds	r3, #64	; 0x40
 80039e4:	60fb      	str	r3, [r7, #12]
 80039e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d009      	beq.n	8003a02 <_ZN6Logger9resetLogsEv+0xd0>
 80039ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f0:	60bb      	str	r3, [r7, #8]
		log = 0;
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta_){
 80039fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fc:	3304      	adds	r3, #4
 80039fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a00:	e7f1      	b.n	80039e6 <_ZN6Logger9resetLogsEv+0xb4>
	}

	log_index_tim_ = 0;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a08:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a16:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	801a      	strh	r2, [r3, #0]
}
 8003a1e:	bf00      	nop
 8003a20:	374c      	adds	r7, #76	; 0x4c
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <_ZN6Logger8resetIdxEv>:

void Logger::resetIdx()
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b083      	sub	sp, #12
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a38:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a46:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	801a      	strh	r2, [r3, #0]
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <_ZN6Logger5startEv>:

void Logger::start()
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b083      	sub	sp, #12
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a68:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	701a      	strb	r2, [r3, #0]
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003a8a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]
}
 8003a92:	bf00      	nop
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	801a      	strh	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	805a      	strh	r2, [r3, #2]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <_ZN5Motor4initEv>:

void Motor::init()
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003ac8:	2108      	movs	r1, #8
 8003aca:	4805      	ldr	r0, [pc, #20]	; (8003ae0 <_ZN5Motor4initEv+0x20>)
 8003acc:	f009 f9ec 	bl	800cea8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003ad0:	210c      	movs	r1, #12
 8003ad2:	4803      	ldr	r0, [pc, #12]	; (8003ae0 <_ZN5Motor4initEv+0x20>)
 8003ad4:	f009 f9e8 	bl	800cea8 <HAL_TIM_PWM_Start>

}
 8003ad8:	bf00      	nop
 8003ada:	3708      	adds	r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	2003b81c 	.word	0x2003b81c

08003ae4 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	da0d      	bge.n	8003b12 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8003af6:	2200      	movs	r2, #0
 8003af8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003afc:	481f      	ldr	r0, [pc, #124]	; (8003b7c <_ZN5Motor9motorCtrlEv+0x98>)
 8003afe:	f005 fab9 	bl	8009074 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	425b      	negs	r3, r3
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	81fb      	strh	r3, [r7, #14]
 8003b10:	e00a      	b.n	8003b28 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8003b12:	2201      	movs	r2, #1
 8003b14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b18:	4818      	ldr	r0, [pc, #96]	; (8003b7c <_ZN5Motor9motorCtrlEv+0x98>)
 8003b1a:	f005 faab 	bl	8009074 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	da0d      	bge.n	8003b4e <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8003b32:	2201      	movs	r2, #1
 8003b34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b38:	4810      	ldr	r0, [pc, #64]	; (8003b7c <_ZN5Motor9motorCtrlEv+0x98>)
 8003b3a:	f005 fa9b 	bl	8009074 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	425b      	negs	r3, r3
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	81bb      	strh	r3, [r7, #12]
 8003b4c:	e00a      	b.n	8003b64 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b54:	4809      	ldr	r0, [pc, #36]	; (8003b7c <_ZN5Motor9motorCtrlEv+0x98>)
 8003b56:	f005 fa8d 	bl	8009074 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8003b64:	89fa      	ldrh	r2, [r7, #14]
 8003b66:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <_ZN5Motor9motorCtrlEv+0x9c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8003b6c:	89ba      	ldrh	r2, [r7, #12]
 8003b6e:	4b04      	ldr	r3, [pc, #16]	; (8003b80 <_ZN5Motor9motorCtrlEv+0x9c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003b74:	bf00      	nop
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	40020c00 	.word	0x40020c00
 8003b80:	2003b81c 	.word	0x2003b81c

08003b84 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8003b84:	b590      	push	{r4, r7, lr}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6178      	str	r0, [r7, #20]
 8003b8c:	ed87 0b02 	vstr	d0, [r7, #8]
 8003b90:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	4b30      	ldr	r3, [pc, #192]	; (8003c5c <_ZN5Motor8setRatioEdd+0xd8>)
 8003b9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003b9e:	f7fc ffd3 	bl	8000b48 <__aeabi_dcmpgt>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <_ZN5Motor8setRatioEdd+0x30>
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	4c2b      	ldr	r4, [pc, #172]	; (8003c5c <_ZN5Motor8setRatioEdd+0xd8>)
 8003bae:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8003bb2:	e00e      	b.n	8003bd2 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	4b29      	ldr	r3, [pc, #164]	; (8003c60 <_ZN5Motor8setRatioEdd+0xdc>)
 8003bba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003bbe:	f7fc ffa5 	bl	8000b0c <__aeabi_dcmplt>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d004      	beq.n	8003bd2 <_ZN5Motor8setRatioEdd+0x4e>
 8003bc8:	f04f 0300 	mov.w	r3, #0
 8003bcc:	4c24      	ldr	r4, [pc, #144]	; (8003c60 <_ZN5Motor8setRatioEdd+0xdc>)
 8003bce:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	4b21      	ldr	r3, [pc, #132]	; (8003c5c <_ZN5Motor8setRatioEdd+0xd8>)
 8003bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bdc:	f7fc ffb4 	bl	8000b48 <__aeabi_dcmpgt>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d005      	beq.n	8003bf2 <_ZN5Motor8setRatioEdd+0x6e>
 8003be6:	f04f 0300 	mov.w	r3, #0
 8003bea:	4c1c      	ldr	r4, [pc, #112]	; (8003c5c <_ZN5Motor8setRatioEdd+0xd8>)
 8003bec:	e9c7 3400 	strd	r3, r4, [r7]
 8003bf0:	e00e      	b.n	8003c10 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	4b1a      	ldr	r3, [pc, #104]	; (8003c60 <_ZN5Motor8setRatioEdd+0xdc>)
 8003bf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003bfc:	f7fc ff86 	bl	8000b0c <__aeabi_dcmplt>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <_ZN5Motor8setRatioEdd+0x8c>
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	4c15      	ldr	r4, [pc, #84]	; (8003c60 <_ZN5Motor8setRatioEdd+0xdc>)
 8003c0c:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	4b13      	ldr	r3, [pc, #76]	; (8003c64 <_ZN5Motor8setRatioEdd+0xe0>)
 8003c16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003c1a:	f7fc fd05 	bl	8000628 <__aeabi_dmul>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	460c      	mov	r4, r1
 8003c22:	4618      	mov	r0, r3
 8003c24:	4621      	mov	r1, r4
 8003c26:	f7fc ffaf 	bl	8000b88 <__aeabi_d2iz>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	b21a      	sxth	r2, r3
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <_ZN5Motor8setRatioEdd+0xe0>)
 8003c38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003c3c:	f7fc fcf4 	bl	8000628 <__aeabi_dmul>
 8003c40:	4603      	mov	r3, r0
 8003c42:	460c      	mov	r4, r1
 8003c44:	4618      	mov	r0, r3
 8003c46:	4621      	mov	r1, r4
 8003c48:	f7fc ff9e 	bl	8000b88 <__aeabi_d2iz>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	b21a      	sxth	r2, r3
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	805a      	strh	r2, [r3, #2]

}
 8003c54:	bf00      	nop
 8003c56:	371c      	adds	r7, #28
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd90      	pop	{r4, r7, pc}
 8003c5c:	3ff00000 	.word	0x3ff00000
 8003c60:	bff00000 	.word	0xbff00000
 8003c64:	409c2000 	.word	0x409c2000

08003c68 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8003c68:	b490      	push	{r4, r7}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
 8003c74:	603b      	str	r3, [r7, #0]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	f04f 0400 	mov.w	r4, #0
 8003c80:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	f04f 0400 	mov.w	r4, #0
 8003c8e:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	f04f 0300 	mov.w	r3, #0
 8003c98:	f04f 0400 	mov.w	r4, #0
 8003c9c:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	f04f 0300 	mov.w	r3, #0
 8003ca6:	f04f 0400 	mov.w	r4, #0
 8003caa:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	f04f 0300 	mov.w	r3, #0
 8003cb4:	f04f 0400 	mov.w	r4, #0
 8003cb8:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	609a      	str	r2, [r3, #8]
}
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bc90      	pop	{r4, r7}
 8003cd8:	4770      	bx	lr
 8003cda:	0000      	movs	r0, r0
 8003cdc:	0000      	movs	r0, r0
	...

08003ce0 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8003ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce4:	b086      	sub	sp, #24
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fd ff32 	bl	8001b58 <_ZN3IMU8getOmegaEv>
 8003cf4:	ee10 3a10 	vmov	r3, s0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7fc fc3d 	bl	8000578 <__aeabi_f2d>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	460c      	mov	r4, r1
 8003d02:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fd fb90 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 8003d10:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8003d14:	a376      	add	r3, pc, #472	; (adr r3, 8003ef0 <_ZN8Odometry12calcPotitionEv+0x210>)
 8003d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d1e:	f7fc fc83 	bl	8000628 <__aeabi_dmul>
 8003d22:	4603      	mov	r3, r0
 8003d24:	460c      	mov	r4, r1
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f7fc fc20 	bl	8000578 <__aeabi_f2d>
 8003d38:	4682      	mov	sl, r0
 8003d3a:	468b      	mov	fp, r1
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003d48:	f04f 0200 	mov.w	r2, #0
 8003d4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d50:	f7fc fd94 	bl	800087c <__aeabi_ddiv>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4640      	mov	r0, r8
 8003d5a:	4649      	mov	r1, r9
 8003d5c:	f7fc faae 	bl	80002bc <__adddf3>
 8003d60:	4602      	mov	r2, r0
 8003d62:	460b      	mov	r3, r1
 8003d64:	ec43 2b17 	vmov	d7, r2, r3
 8003d68:	eeb0 0a47 	vmov.f32	s0, s14
 8003d6c:	eef0 0a67 	vmov.f32	s1, s15
 8003d70:	f00e fbde 	bl	8012530 <cos>
 8003d74:	ec53 2b10 	vmov	r2, r3, d0
 8003d78:	4650      	mov	r0, sl
 8003d7a:	4659      	mov	r1, fp
 8003d7c:	f7fc fc54 	bl	8000628 <__aeabi_dmul>
 8003d80:	4602      	mov	r2, r0
 8003d82:	460b      	mov	r3, r1
 8003d84:	4620      	mov	r0, r4
 8003d86:	4629      	mov	r1, r5
 8003d88:	f7fc fa98 	bl	80002bc <__adddf3>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	460c      	mov	r4, r1
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f7fc fbeb 	bl	8000578 <__aeabi_f2d>
 8003da2:	4682      	mov	sl, r0
 8003da4:	468b      	mov	fp, r1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003db2:	f04f 0200 	mov.w	r2, #0
 8003db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003dba:	f7fc fd5f 	bl	800087c <__aeabi_ddiv>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	4640      	mov	r0, r8
 8003dc4:	4649      	mov	r1, r9
 8003dc6:	f7fc fa79 	bl	80002bc <__adddf3>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	ec43 2b17 	vmov	d7, r2, r3
 8003dd2:	eeb0 0a47 	vmov.f32	s0, s14
 8003dd6:	eef0 0a67 	vmov.f32	s1, s15
 8003dda:	f00e fbed 	bl	80125b8 <sin>
 8003dde:	ec53 2b10 	vmov	r2, r3, d0
 8003de2:	4650      	mov	r0, sl
 8003de4:	4659      	mov	r1, fp
 8003de6:	f7fc fc1f 	bl	8000628 <__aeabi_dmul>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4620      	mov	r0, r4
 8003df0:	4629      	mov	r1, r5
 8003df2:	f7fc fa63 	bl	80002bc <__adddf3>
 8003df6:	4603      	mov	r3, r0
 8003df8:	460c      	mov	r4, r1
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	4623      	mov	r3, r4
 8003e10:	f7fc fa54 	bl	80002bc <__adddf3>
 8003e14:	4603      	mov	r3, r0
 8003e16:	460c      	mov	r4, r1
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	ed93 7b08 	vldr	d7, [r3, #32]
 8003e2a:	eeb0 0a47 	vmov.f32	s0, s14
 8003e2e:	eef0 0a67 	vmov.f32	s1, s15
 8003e32:	f00e fb7d 	bl	8012530 <cos>
 8003e36:	ec51 0b10 	vmov	r0, r1, d0
 8003e3a:	f04f 0200 	mov.w	r2, #0
 8003e3e:	4b28      	ldr	r3, [pc, #160]	; (8003ee0 <_ZN8Odometry12calcPotitionEv+0x200>)
 8003e40:	f7fc fbf2 	bl	8000628 <__aeabi_dmul>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4620      	mov	r0, r4
 8003e4a:	4629      	mov	r1, r5
 8003e4c:	f7fc fa36 	bl	80002bc <__adddf3>
 8003e50:	4603      	mov	r3, r0
 8003e52:	460c      	mov	r4, r1
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	ed93 7b08 	vldr	d7, [r3, #32]
 8003e66:	eeb0 0a47 	vmov.f32	s0, s14
 8003e6a:	eef0 0a67 	vmov.f32	s1, s15
 8003e6e:	f00e fba3 	bl	80125b8 <sin>
 8003e72:	ec51 0b10 	vmov	r0, r1, d0
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	4b19      	ldr	r3, [pc, #100]	; (8003ee0 <_ZN8Odometry12calcPotitionEv+0x200>)
 8003e7c:	f7fc fbd4 	bl	8000628 <__aeabi_dmul>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	4620      	mov	r0, r4
 8003e86:	4629      	mov	r1, r5
 8003e88:	f7fc fa18 	bl	80002bc <__adddf3>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	460c      	mov	r4, r1
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	f7fc feba 	bl	8000c18 <__aeabi_d2f>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	4b0f      	ldr	r3, [pc, #60]	; (8003ee4 <_ZN8Odometry12calcPotitionEv+0x204>)
 8003ea8:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	f7fc feb0 	bl	8000c18 <__aeabi_d2f>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <_ZN8Odometry12calcPotitionEv+0x208>)
 8003ebc:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	f7fc fea6 	bl	8000c18 <__aeabi_d2f>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	4b07      	ldr	r3, [pc, #28]	; (8003eec <_ZN8Odometry12calcPotitionEv+0x20c>)
 8003ed0:	601a      	str	r2, [r3, #0]
}
 8003ed2:	bf00      	nop
 8003ed4:	3718      	adds	r7, #24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003edc:	f3af 8000 	nop.w
 8003ee0:	405b8000 	.word	0x405b8000
 8003ee4:	20000290 	.word	0x20000290
 8003ee8:	20000294 	.word	0x20000294
 8003eec:	20000298 	.word	0x20000298
 8003ef0:	d2f1a9fc 	.word	0xd2f1a9fc
 8003ef4:	3f50624d 	.word	0x3f50624d

08003ef8 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
	calcPotition();
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff feed 	bl	8003ce0 <_ZN8Odometry12calcPotitionEv>
}
 8003f06:	bf00      	nop
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8003f0e:	b490      	push	{r4, r7}
 8003f10:	b082      	sub	sp, #8
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
	return theta_;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003f1c:	ec44 3b17 	vmov	d7, r3, r4
}
 8003f20:	eeb0 0a47 	vmov.f32	s0, s14
 8003f24:	eef0 0a67 	vmov.f32	s1, s15
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc90      	pop	{r4, r7}
 8003f2e:	4770      	bx	lr

08003f30 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8003f30:	b490      	push	{r4, r7}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	f04f 0300 	mov.w	r3, #0
 8003f3e:	f04f 0400 	mov.w	r4, #0
 8003f42:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	f04f 0300 	mov.w	r3, #0
 8003f4c:	f04f 0400 	mov.w	r4, #0
 8003f50:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	f04f 0400 	mov.w	r4, #0
 8003f5e:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8003f62:	bf00      	nop
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc90      	pop	{r4, r7}
 8003f6a:	4770      	bx	lr

08003f6c <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003f6c:	b490      	push	{r4, r7}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	701a      	strb	r2, [r3, #0]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	f04f 0400 	mov.w	r4, #0
 8003f84:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	f04f 0300 	mov.w	r3, #0
 8003f8e:	f04f 0400 	mov.w	r4, #0
 8003f92:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	f04f 0300 	mov.w	r3, #0
 8003f9c:	f04f 0400 	mov.w	r4, #0
 8003fa0:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003faa:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003fae:	2200      	movs	r2, #0
 8003fb0:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8003fb2:	4a29      	ldr	r2, [pc, #164]	; (8004058 <_ZN13PathFollowingC1Ev+0xec>)
 8003fb4:	f04f 0300 	mov.w	r3, #0
 8003fb8:	f04f 0400 	mov.w	r4, #0
 8003fbc:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003fc0:	4a25      	ldr	r2, [pc, #148]	; (8004058 <_ZN13PathFollowingC1Ev+0xec>)
 8003fc2:	f04f 0300 	mov.w	r3, #0
 8003fc6:	f04f 0400 	mov.w	r4, #0
 8003fca:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003fce:	4a22      	ldr	r2, [pc, #136]	; (8004058 <_ZN13PathFollowingC1Ev+0xec>)
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	f04f 0400 	mov.w	r4, #0
 8003fd8:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003fdc:	4a1f      	ldr	r2, [pc, #124]	; (800405c <_ZN13PathFollowingC1Ev+0xf0>)
 8003fde:	f04f 0300 	mov.w	r3, #0
 8003fe2:	f04f 0400 	mov.w	r4, #0
 8003fe6:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8003fea:	4a1c      	ldr	r2, [pc, #112]	; (800405c <_ZN13PathFollowingC1Ev+0xf0>)
 8003fec:	f04f 0300 	mov.w	r3, #0
 8003ff0:	f04f 0400 	mov.w	r4, #0
 8003ff4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8003ff8:	4a18      	ldr	r2, [pc, #96]	; (800405c <_ZN13PathFollowingC1Ev+0xf0>)
 8003ffa:	f04f 0300 	mov.w	r3, #0
 8003ffe:	f04f 0400 	mov.w	r4, #0
 8004002:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8004006:	4a15      	ldr	r2, [pc, #84]	; (800405c <_ZN13PathFollowingC1Ev+0xf0>)
 8004008:	f04f 0300 	mov.w	r3, #0
 800400c:	f04f 0400 	mov.w	r4, #0
 8004010:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8004014:	4a11      	ldr	r2, [pc, #68]	; (800405c <_ZN13PathFollowingC1Ev+0xf0>)
 8004016:	f04f 0300 	mov.w	r3, #0
 800401a:	f04f 0400 	mov.w	r4, #0
 800401e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8004022:	4a0e      	ldr	r2, [pc, #56]	; (800405c <_ZN13PathFollowingC1Ev+0xf0>)
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	f04f 0400 	mov.w	r4, #0
 800402c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8004030:	4a0b      	ldr	r2, [pc, #44]	; (8004060 <_ZN13PathFollowingC1Ev+0xf4>)
 8004032:	f04f 0300 	mov.w	r3, #0
 8004036:	f04f 0400 	mov.w	r4, #0
 800403a:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 800403e:	4a08      	ldr	r2, [pc, #32]	; (8004060 <_ZN13PathFollowingC1Ev+0xf4>)
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	f04f 0400 	mov.w	r4, #0
 8004048:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4618      	mov	r0, r3
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bc90      	pop	{r4, r7}
 8004056:	4770      	bx	lr
 8004058:	2003bd20 	.word	0x2003bd20
 800405c:	2003bcb0 	.word	0x2003bcb0
 8004060:	2003bd10 	.word	0x2003bd10

08004064 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b088      	sub	sp, #32
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 800406c:	f001 fc76 	bl	800595c <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8004070:	f107 0318 	add.w	r3, r7, #24
 8004074:	2201      	movs	r2, #1
 8004076:	4915      	ldr	r1, [pc, #84]	; (80040cc <_ZN13PathFollowing4initEv+0x68>)
 8004078:	4815      	ldr	r0, [pc, #84]	; (80040d0 <_ZN13PathFollowing4initEv+0x6c>)
 800407a:	f7fd fb5f 	bl	800173c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 800407e:	f107 0310 	add.w	r3, r7, #16
 8004082:	2201      	movs	r2, #1
 8004084:	4913      	ldr	r1, [pc, #76]	; (80040d4 <_ZN13PathFollowing4initEv+0x70>)
 8004086:	4812      	ldr	r0, [pc, #72]	; (80040d0 <_ZN13PathFollowing4initEv+0x6c>)
 8004088:	f7fd fb58 	bl	800173c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 800408c:	f107 0308 	add.w	r3, r7, #8
 8004090:	2201      	movs	r2, #1
 8004092:	4911      	ldr	r1, [pc, #68]	; (80040d8 <_ZN13PathFollowing4initEv+0x74>)
 8004094:	480e      	ldr	r0, [pc, #56]	; (80040d0 <_ZN13PathFollowing4initEv+0x6c>)
 8004096:	f7fd fb51 	bl	800173c <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 800409a:	ed97 7b06 	vldr	d7, [r7, #24]
 800409e:	ed97 6b04 	vldr	d6, [r7, #16]
 80040a2:	ed97 5b02 	vldr	d5, [r7, #8]
 80040a6:	eeb0 2a45 	vmov.f32	s4, s10
 80040aa:	eef0 2a65 	vmov.f32	s5, s11
 80040ae:	eeb0 1a46 	vmov.f32	s2, s12
 80040b2:	eef0 1a66 	vmov.f32	s3, s13
 80040b6:	eeb0 0a47 	vmov.f32	s0, s14
 80040ba:	eef0 0a67 	vmov.f32	s1, s15
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f80c 	bl	80040dc <_ZN13PathFollowing7setGainEddd>
}
 80040c4:	bf00      	nop
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	08017b40 	.word	0x08017b40
 80040d0:	08017b48 	.word	0x08017b48
 80040d4:	08017b50 	.word	0x08017b50
 80040d8:	08017b58 	.word	0x08017b58

080040dc <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80040dc:	b490      	push	{r4, r7}
 80040de:	b088      	sub	sp, #32
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	61f8      	str	r0, [r7, #28]
 80040e4:	ed87 0b04 	vstr	d0, [r7, #16]
 80040e8:	ed87 1b02 	vstr	d1, [r7, #8]
 80040ec:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 80040f0:	4a09      	ldr	r2, [pc, #36]	; (8004118 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80040f2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80040f6:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 80040fa:	4a07      	ldr	r2, [pc, #28]	; (8004118 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80040fc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004100:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8004104:	4a04      	ldr	r2, [pc, #16]	; (8004118 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8004106:	e9d7 3400 	ldrd	r3, r4, [r7]
 800410a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800410e:	bf00      	nop
 8004110:	3720      	adds	r7, #32
 8004112:	46bd      	mov	sp, r7
 8004114:	bc90      	pop	{r4, r7}
 8004116:	4770      	bx	lr
 8004118:	2003bd20 	.word	0x2003bd20

0800411c <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8004124:	2088      	movs	r0, #136	; 0x88
 8004126:	f7fd fe5a 	bl	8001dde <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 800412a:	2080      	movs	r0, #128	; 0x80
 800412c:	f7fd fe57 	bl	8001dde <INA260_init>
}
 8004130:	bf00      	nop
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8004138:	b590      	push	{r4, r7, lr}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8004140:	2188      	movs	r1, #136	; 0x88
 8004142:	2002      	movs	r0, #2
 8004144:	f7fd fde8 	bl	8001d18 <INA260_read>
 8004148:	4603      	mov	r3, r0
 800414a:	4618      	mov	r0, r3
 800414c:	f7fc fa02 	bl	8000554 <__aeabi_i2d>
 8004150:	a30c      	add	r3, pc, #48	; (adr r3, 8004184 <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8004152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004156:	f7fc fa67 	bl	8000628 <__aeabi_dmul>
 800415a:	4603      	mov	r3, r0
 800415c:	460c      	mov	r4, r1
 800415e:	4618      	mov	r0, r3
 8004160:	4621      	mov	r1, r4
 8004162:	f7fc fd59 	bl	8000c18 <__aeabi_d2f>
 8004166:	4602      	mov	r2, r0
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	4a03      	ldr	r2, [pc, #12]	; (8004180 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8004172:	6013      	str	r3, [r2, #0]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	bd90      	pop	{r4, r7, pc}
 800417c:	f3af 8000 	nop.w
 8004180:	2000029c 	.word	0x2000029c
 8004184:	47ae147b 	.word	0x47ae147b
 8004188:	3f547ae1 	.word	0x3f547ae1

0800418c <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	ee07 3a90 	vmov	s15, r3

}
 800419c:	eeb0 0a67 	vmov.f32	s0, s15
 80041a0:	370c      	adds	r7, #12
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
	...

080041ac <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 80041b4:	2300      	movs	r3, #0
 80041b6:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 80041b8:	2102      	movs	r1, #2
 80041ba:	4822      	ldr	r0, [pc, #136]	; (8004244 <_ZN12RotarySwitch8getValueEv+0x98>)
 80041bc:	f004 ff42 	bl	8009044 <HAL_GPIO_ReadPin>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	bf0c      	ite	eq
 80041c6:	2301      	moveq	r3, #1
 80041c8:	2300      	movne	r3, #0
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <_ZN12RotarySwitch8getValueEv+0x2c>
 80041d0:	89fb      	ldrh	r3, [r7, #14]
 80041d2:	f043 0301 	orr.w	r3, r3, #1
 80041d6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80041d8:	2108      	movs	r1, #8
 80041da:	481a      	ldr	r0, [pc, #104]	; (8004244 <_ZN12RotarySwitch8getValueEv+0x98>)
 80041dc:	f004 ff32 	bl	8009044 <HAL_GPIO_ReadPin>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	bf0c      	ite	eq
 80041e6:	2301      	moveq	r3, #1
 80041e8:	2300      	movne	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <_ZN12RotarySwitch8getValueEv+0x4c>
 80041f0:	89fb      	ldrh	r3, [r7, #14]
 80041f2:	f043 0302 	orr.w	r3, r3, #2
 80041f6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80041f8:	2110      	movs	r1, #16
 80041fa:	4812      	ldr	r0, [pc, #72]	; (8004244 <_ZN12RotarySwitch8getValueEv+0x98>)
 80041fc:	f004 ff22 	bl	8009044 <HAL_GPIO_ReadPin>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	bf0c      	ite	eq
 8004206:	2301      	moveq	r3, #1
 8004208:	2300      	movne	r3, #0
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <_ZN12RotarySwitch8getValueEv+0x6c>
 8004210:	89fb      	ldrh	r3, [r7, #14]
 8004212:	f043 0304 	orr.w	r3, r3, #4
 8004216:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8004218:	2180      	movs	r1, #128	; 0x80
 800421a:	480a      	ldr	r0, [pc, #40]	; (8004244 <_ZN12RotarySwitch8getValueEv+0x98>)
 800421c:	f004 ff12 	bl	8009044 <HAL_GPIO_ReadPin>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	bf0c      	ite	eq
 8004226:	2301      	moveq	r3, #1
 8004228:	2300      	movne	r3, #0
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <_ZN12RotarySwitch8getValueEv+0x8c>
 8004230:	89fb      	ldrh	r3, [r7, #14]
 8004232:	f043 0308 	orr.w	r3, r3, #8
 8004236:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8004238:	89fb      	ldrh	r3, [r7, #14]

}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	40020c00 	.word	0x40020c00

08004248 <_ZN10SideSensorC1Ev>:
#include "SideSensor.hpp"

uint16_t mon_status;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	801a      	strh	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	805a      	strh	r2, [r3, #2]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	809a      	strh	r2, [r3, #4]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	719a      	strb	r2, [r3, #6]
{

}
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4618      	mov	r0, r3
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
	...

08004278 <_ZN10SideSensor12updateStatusEv>:
	}

}

void SideSensor::updateStatus()
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	799b      	ldrb	r3, [r3, #6]
 8004284:	f083 0301 	eor.w	r3, r3, #1
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 80c7 	beq.w	800441e <_ZN10SideSensor12updateStatusEv+0x1a6>

		if(white_flag1 == false){
 8004290:	4b65      	ldr	r3, [pc, #404]	; (8004428 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	f083 0301 	eor.w	r3, r3, #1
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d027      	beq.n	80042ee <_ZN10SideSensor12updateStatusEv+0x76>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 800429e:	2104      	movs	r1, #4
 80042a0:	4862      	ldr	r0, [pc, #392]	; (800442c <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80042a2:	f004 fecf 	bl	8009044 <HAL_GPIO_ReadPin>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d006      	beq.n	80042c4 <_ZN10SideSensor12updateStatusEv+0x4c>
				cnt_r++;
 80042b6:	4b5e      	ldr	r3, [pc, #376]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80042b8:	881b      	ldrh	r3, [r3, #0]
 80042ba:	3301      	adds	r3, #1
 80042bc:	b29a      	uxth	r2, r3
 80042be:	4b5c      	ldr	r3, [pc, #368]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80042c0:	801a      	strh	r2, [r3, #0]
 80042c2:	e002      	b.n	80042ca <_ZN10SideSensor12updateStatusEv+0x52>
			}
			else{
				cnt_r = 0;
 80042c4:	4b5a      	ldr	r3, [pc, #360]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 80042ca:	4b59      	ldr	r3, [pc, #356]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d93f      	bls.n	8004352 <_ZN10SideSensor12updateStatusEv+0xda>
				status_ |= 0x01;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	881b      	ldrh	r3, [r3, #0]
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	b29a      	uxth	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	801a      	strh	r2, [r3, #0]
				white_flag1 = true;
 80042e0:	4b51      	ldr	r3, [pc, #324]	; (8004428 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80042e2:	2201      	movs	r2, #1
 80042e4:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 80042e6:	4b52      	ldr	r3, [pc, #328]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	801a      	strh	r2, [r3, #0]
 80042ec:	e031      	b.n	8004352 <_ZN10SideSensor12updateStatusEv+0xda>
			}

		}
		else if(white_flag1 == true){
 80042ee:	4b4e      	ldr	r3, [pc, #312]	; (8004428 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d02d      	beq.n	8004352 <_ZN10SideSensor12updateStatusEv+0xda>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 80042f6:	2104      	movs	r1, #4
 80042f8:	484c      	ldr	r0, [pc, #304]	; (800442c <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80042fa:	f004 fea3 	bl	8009044 <HAL_GPIO_ReadPin>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	bf14      	ite	ne
 8004304:	2301      	movne	r3, #1
 8004306:	2300      	moveq	r3, #0
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d006      	beq.n	800431c <_ZN10SideSensor12updateStatusEv+0xa4>
				cnt_r++;
 800430e:	4b48      	ldr	r3, [pc, #288]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	3301      	adds	r3, #1
 8004314:	b29a      	uxth	r2, r3
 8004316:	4b46      	ldr	r3, [pc, #280]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004318:	801a      	strh	r2, [r3, #0]
 800431a:	e002      	b.n	8004322 <_ZN10SideSensor12updateStatusEv+0xaa>
			}
			else{
				cnt_r = 0;
 800431c:	4b44      	ldr	r3, [pc, #272]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 800431e:	2200      	movs	r2, #0
 8004320:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8004322:	4b43      	ldr	r3, [pc, #268]	; (8004430 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	2b04      	cmp	r3, #4
 8004328:	d913      	bls.n	8004352 <_ZN10SideSensor12updateStatusEv+0xda>
				status_ ^= 0x01;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	f083 0301 	eor.w	r3, r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	801a      	strh	r2, [r3, #0]
				white_flag1 = false;
 8004338:	4b3b      	ldr	r3, [pc, #236]	; (8004428 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	889b      	ldrh	r3, [r3, #4]
 8004342:	3301      	adds	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	809a      	strh	r2, [r3, #4]
				mon_cnt_r = white_line_cnt_r_;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	889a      	ldrh	r2, [r3, #4]
 800434e:	4b39      	ldr	r3, [pc, #228]	; (8004434 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8004350:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 8004352:	4b39      	ldr	r3, [pc, #228]	; (8004438 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	f083 0301 	eor.w	r3, r3, #1
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	d027      	beq.n	80043b0 <_ZN10SideSensor12updateStatusEv+0x138>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8004360:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004364:	4835      	ldr	r0, [pc, #212]	; (800443c <_ZN10SideSensor12updateStatusEv+0x1c4>)
 8004366:	f004 fe6d 	bl	8009044 <HAL_GPIO_ReadPin>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	bf0c      	ite	eq
 8004370:	2301      	moveq	r3, #1
 8004372:	2300      	movne	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d006      	beq.n	8004388 <_ZN10SideSensor12updateStatusEv+0x110>
				cnt_l++;
 800437a:	4b31      	ldr	r3, [pc, #196]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	3301      	adds	r3, #1
 8004380:	b29a      	uxth	r2, r3
 8004382:	4b2f      	ldr	r3, [pc, #188]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004384:	801a      	strh	r2, [r3, #0]
 8004386:	e002      	b.n	800438e <_ZN10SideSensor12updateStatusEv+0x116>
			}
			else{
				cnt_l = 0;
 8004388:	4b2d      	ldr	r3, [pc, #180]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800438a:	2200      	movs	r2, #0
 800438c:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 800438e:	4b2c      	ldr	r3, [pc, #176]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	2b04      	cmp	r3, #4
 8004394:	d90c      	bls.n	80043b0 <_ZN10SideSensor12updateStatusEv+0x138>
				status_ |= 0x02;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	881b      	ldrh	r3, [r3, #0]
 800439a:	f043 0302 	orr.w	r3, r3, #2
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	801a      	strh	r2, [r3, #0]
				white_flag2 = true;
 80043a4:	4b24      	ldr	r3, [pc, #144]	; (8004438 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80043a6:	2201      	movs	r2, #1
 80043a8:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 80043aa:	4b25      	ldr	r3, [pc, #148]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 80043b0:	4b21      	ldr	r3, [pc, #132]	; (8004438 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d02e      	beq.n	8004416 <_ZN10SideSensor12updateStatusEv+0x19e>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 80043b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80043bc:	481f      	ldr	r0, [pc, #124]	; (800443c <_ZN10SideSensor12updateStatusEv+0x1c4>)
 80043be:	f004 fe41 	bl	8009044 <HAL_GPIO_ReadPin>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	bf14      	ite	ne
 80043c8:	2301      	movne	r3, #1
 80043ca:	2300      	moveq	r3, #0
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d006      	beq.n	80043e0 <_ZN10SideSensor12updateStatusEv+0x168>
				cnt_l++;
 80043d2:	4b1b      	ldr	r3, [pc, #108]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80043d4:	881b      	ldrh	r3, [r3, #0]
 80043d6:	3301      	adds	r3, #1
 80043d8:	b29a      	uxth	r2, r3
 80043da:	4b19      	ldr	r3, [pc, #100]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80043dc:	801a      	strh	r2, [r3, #0]
 80043de:	e002      	b.n	80043e6 <_ZN10SideSensor12updateStatusEv+0x16e>
			}
			else{
				cnt_l = 0;
 80043e0:	4b17      	ldr	r3, [pc, #92]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80043e6:	4b16      	ldr	r3, [pc, #88]	; (8004440 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	d913      	bls.n	8004416 <_ZN10SideSensor12updateStatusEv+0x19e>
				status_ ^= 0x02;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	881b      	ldrh	r3, [r3, #0]
 80043f2:	f083 0302 	eor.w	r3, r3, #2
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	801a      	strh	r2, [r3, #0]
				white_flag2 = false;
 80043fc:	4b0e      	ldr	r3, [pc, #56]	; (8004438 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80043fe:	2200      	movs	r2, #0
 8004400:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	885b      	ldrh	r3, [r3, #2]
 8004406:	3301      	adds	r3, #1
 8004408:	b29a      	uxth	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	805a      	strh	r2, [r3, #2]
				mon_cnt_l = white_line_cnt_l_;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	885a      	ldrh	r2, [r3, #2]
 8004412:	4b0c      	ldr	r3, [pc, #48]	; (8004444 <_ZN10SideSensor12updateStatusEv+0x1cc>)
 8004414:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	881a      	ldrh	r2, [r3, #0]
 800441a:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <_ZN10SideSensor12updateStatusEv+0x1d0>)
 800441c:	801a      	strh	r2, [r3, #0]
	}

}
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	200002a6 	.word	0x200002a6
 800442c:	40021000 	.word	0x40021000
 8004430:	200002aa 	.word	0x200002aa
 8004434:	200002a4 	.word	0x200002a4
 8004438:	200002a7 	.word	0x200002a7
 800443c:	40020c00 	.word	0x40020c00
 8004440:	200002a8 	.word	0x200002a8
 8004444:	200002a2 	.word	0x200002a2
 8004448:	200002a0 	.word	0x200002a0

0800444c <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	889b      	ldrh	r3, [r3, #4]
}
 8004458:	4618      	mov	r0, r3
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	805a      	strh	r2, [r3, #2]
	white_line_cnt_r_ = 0;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	809a      	strh	r2, [r3, #4]
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004482:	4770      	bx	lr

08004484 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	719a      	strb	r2, [r3, #6]
}
 8004492:	bf00      	nop
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr

0800449e <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 800449e:	b480      	push	{r7}
 80044a0:	b083      	sub	sp, #12
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	719a      	strb	r2, [r3, #6]
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	799b      	ldrb	r3, [r3, #6]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4a10      	ldr	r2, [pc, #64]	; (8004520 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 80044e0:	3308      	adds	r3, #8
 80044e2:	4611      	mov	r1, r2
 80044e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80044e8:	4618      	mov	r0, r3
 80044ea:	f00f f8a1 	bl	8013630 <memcpy>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	68ba      	ldr	r2, [r7, #8]
 800450c:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	08017b7c 	.word	0x08017b7c

08004524 <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004536:	2b00      	cmp	r3, #0
 8004538:	d010      	beq.n	800455c <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	ed97 0a00 	vldr	s0, [r7]
 8004542:	4618      	mov	r0, r3
 8004544:	f7ff f8a8 	bl	8003698 <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8004552:	eeb0 0a67 	vmov.f32	s0, s15
 8004556:	4610      	mov	r0, r2
 8004558:	f7ff f8dc 	bl	8003714 <_ZN6Logger9storeLog2Ef>
	}

}
 800455c:	bf00      	nop
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a07      	ldr	r2, [pc, #28]	; (8004590 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 8004572:	4908      	ldr	r1, [pc, #32]	; (8004594 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8004574:	4618      	mov	r0, r3
 8004576:	f7ff f971 	bl	800385c <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a06      	ldr	r2, [pc, #24]	; (8004598 <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 8004580:	4904      	ldr	r1, [pc, #16]	; (8004594 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff f97e 	bl	8003884 <_ZN6Logger9saveLogs2EPKcS1_>
}
 8004588:	bf00      	nop
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	08017d70 	.word	0x08017d70
 8004594:	08017d7c 	.word	0x08017d7c
 8004598:	08017d88 	.word	0x08017d88

0800459c <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 800459c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d046      	beq.n	800463c <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80045ba:	461a      	mov	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3204      	adds	r2, #4
 80045c0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80045c4:	ee07 3a90 	vmov	s15, r3
 80045c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80045dc:	3301      	adds	r3, #1
 80045de:	b29a      	uxth	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80045ec:	4a15      	ldr	r2, [pc, #84]	; (8004644 <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 80045ee:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 80045f6:	2bf9      	cmp	r3, #249	; 0xf9
 80045f8:	d903      	bls.n	8004602 <_ZN20SystemIdentification10updateMsigEv+0x66>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	22fa      	movs	r2, #250	; 0xfa
 80045fe:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685c      	ldr	r4, [r3, #4]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800460c:	4618      	mov	r0, r3
 800460e:	f7fb ffb3 	bl	8000578 <__aeabi_f2d>
 8004612:	4605      	mov	r5, r0
 8004614:	460e      	mov	r6, r1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 800461c:	eef1 7a67 	vneg.f32	s15, s15
 8004620:	ee17 3a90 	vmov	r3, s15
 8004624:	4618      	mov	r0, r3
 8004626:	f7fb ffa7 	bl	8000578 <__aeabi_f2d>
 800462a:	4602      	mov	r2, r0
 800462c:	460b      	mov	r3, r1
 800462e:	ec43 2b11 	vmov	d1, r2, r3
 8004632:	ec46 5b10 	vmov	d0, r5, r6
 8004636:	4620      	mov	r0, r4
 8004638:	f7ff faa4 	bl	8003b84 <_ZN5Motor8setRatioEdd>

	}

}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004644:	200002ac 	.word	0x200002ac

08004648 <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4618      	mov	r0, r3
 8004676:	f7ff f9f0 	bl	8003a5a <_ZN6Logger5startEv>
	processing_flag_ = true;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 8004682:	bf00      	nop
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	0000      	movs	r0, r0
 800468c:	0000      	movs	r0, r0
	...

08004690 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4618      	mov	r0, r3
 800469e:	f7ff f9ed 	bl	8003a7c <_ZN6Logger4stopEv>
	processing_flag_ = false;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80046d0 <_ZN20SystemIdentification4stopEv+0x40>
 80046ba:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80046d0 <_ZN20SystemIdentification4stopEv+0x40>
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff fa60 	bl	8003b84 <_ZN5Motor8setRatioEdd>
}
 80046c4:	bf00      	nop
 80046c6:	3708      	adds	r7, #8
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	f3af 8000 	nop.w
	...

080046d8 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f04f 0200 	mov.w	r2, #0
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f04f 0200 	mov.w	r2, #0
 80046fc:	609a      	str	r2, [r3, #8]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f04f 0200 	mov.w	r2, #0
 800470c:	611a      	str	r2, [r3, #16]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f04f 0200 	mov.w	r2, #0
 8004714:	615a      	str	r2, [r3, #20]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	619a      	str	r2, [r3, #24]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f04f 0200 	mov.w	r2, #0
 8004724:	61da      	str	r2, [r3, #28]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f04f 0200 	mov.w	r2, #0
 800472c:	621a      	str	r2, [r3, #32]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f04f 0200 	mov.w	r2, #0
 8004734:	625a      	str	r2, [r3, #36]	; 0x24
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	639a      	str	r2, [r3, #56]	; 0x38

}
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
	...

08004770 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8004770:	b590      	push	{r4, r7, lr}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800477c:	f107 020c 	add.w	r2, r7, #12
 8004780:	f107 0110 	add.w	r1, r7, #16
 8004784:	4618      	mov	r0, r3
 8004786:	f7fc fe3f 	bl	8001408 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 800478a:	ed97 7a04 	vldr	s14, [r7, #16]
 800478e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004792:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004796:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800479a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800479e:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80047a2:	6978      	ldr	r0, [r7, #20]
 80047a4:	f7fb fee8 	bl	8000578 <__aeabi_f2d>
 80047a8:	a30b      	add	r3, pc, #44	; (adr r3, 80047d8 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 80047aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ae:	f7fb ff3b 	bl	8000628 <__aeabi_dmul>
 80047b2:	4603      	mov	r3, r0
 80047b4:	460c      	mov	r4, r1
 80047b6:	4618      	mov	r0, r3
 80047b8:	4621      	mov	r1, r4
 80047ba:	f7fc fa2d 	bl	8000c18 <__aeabi_d2f>
 80047be:	4602      	mov	r2, r0
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	ee07 3a90 	vmov	s15, r3
}
 80047cc:	eeb0 0a67 	vmov.f32	s0, s15
 80047d0:	371c      	adds	r7, #28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd90      	pop	{r4, r7, pc}
 80047d6:	bf00      	nop
 80047d8:	1ab1d998 	.word	0x1ab1d998
 80047dc:	3f7830b5 	.word	0x3f7830b5

080047e0 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 80047e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	ed93 7a00 	vldr	s14, [r3]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80047f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047f8:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004802:	2b00      	cmp	r3, #0
 8004804:	d007      	beq.n	8004816 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8004806:	4b48      	ldr	r3, [pc, #288]	; (8004928 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	edd3 7a04 	vldr	s15, [r3, #16]
 800481c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004824:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8004828:	4b3f      	ldr	r3, [pc, #252]	; (8004928 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f7fb fea3 	bl	8000578 <__aeabi_f2d>
 8004832:	4604      	mov	r4, r0
 8004834:	460d      	mov	r5, r1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	ed93 7a06 	vldr	s14, [r3, #24]
 800483c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004844:	ee17 0a90 	vmov	r0, s15
 8004848:	f7fb fe96 	bl	8000578 <__aeabi_f2d>
 800484c:	a334      	add	r3, pc, #208	; (adr r3, 8004920 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 800484e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004852:	f7fb fee9 	bl	8000628 <__aeabi_dmul>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4620      	mov	r0, r4
 800485c:	4629      	mov	r1, r5
 800485e:	f7fb fd2d 	bl	80002bc <__adddf3>
 8004862:	4603      	mov	r3, r0
 8004864:	460c      	mov	r4, r1
 8004866:	4618      	mov	r0, r3
 8004868:	4621      	mov	r1, r4
 800486a:	f7fc f9d5 	bl	8000c18 <__aeabi_d2f>
 800486e:	4602      	mov	r2, r0
 8004870:	4b2d      	ldr	r3, [pc, #180]	; (8004928 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004872:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	ed93 7a05 	vldr	s14, [r3, #20]
 800487a:	4b2c      	ldr	r3, [pc, #176]	; (800492c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 800487c:	edd3 7a00 	vldr	s15, [r3]
 8004880:	edd7 6a05 	vldr	s13, [r7, #20]
 8004884:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800488c:	ee17 0a90 	vmov	r0, s15
 8004890:	f7fb fe72 	bl	8000578 <__aeabi_f2d>
 8004894:	a322      	add	r3, pc, #136	; (adr r3, 8004920 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8004896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489a:	f7fb ffef 	bl	800087c <__aeabi_ddiv>
 800489e:	4603      	mov	r3, r0
 80048a0:	460c      	mov	r4, r1
 80048a2:	4618      	mov	r0, r3
 80048a4:	4621      	mov	r1, r4
 80048a6:	f7fc f9b7 	bl	8000c18 <__aeabi_d2f>
 80048aa:	4603      	mov	r3, r0
 80048ac:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 80048ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80048b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80048b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048ba:	4b1b      	ldr	r3, [pc, #108]	; (8004928 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80048bc:	edd3 7a00 	vldr	s15, [r3]
 80048c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048c4:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80048d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80048d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048da:	ee17 0a90 	vmov	r0, s15
 80048de:	f7fb fe4b 	bl	8000578 <__aeabi_f2d>
 80048e2:	4605      	mov	r5, r0
 80048e4:	460e      	mov	r6, r1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80048ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80048f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048f4:	ee17 0a90 	vmov	r0, s15
 80048f8:	f7fb fe3e 	bl	8000578 <__aeabi_f2d>
 80048fc:	4602      	mov	r2, r0
 80048fe:	460b      	mov	r3, r1
 8004900:	ec43 2b11 	vmov	d1, r2, r3
 8004904:	ec46 5b10 	vmov	d0, r5, r6
 8004908:	4620      	mov	r0, r4
 800490a:	f7ff f93b 	bl	8003b84 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 800490e:	4a07      	ldr	r2, [pc, #28]	; (800492c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	6013      	str	r3, [r2, #0]
}
 8004914:	bf00      	nop
 8004916:	371c      	adds	r7, #28
 8004918:	46bd      	mov	sp, r7
 800491a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800491c:	f3af 8000 	nop.w
 8004920:	d2f1a9fc 	.word	0xd2f1a9fc
 8004924:	3f50624d 	.word	0x3f50624d
 8004928:	200002b4 	.word	0x200002b4
 800492c:	200002b0 	.word	0x200002b0

08004930 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	ed87 0a02 	vstr	s0, [r7, #8]
 800493c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	605a      	str	r2, [r3, #4]
}
 800494c:	bf00      	nop
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	ed87 0a02 	vstr	s0, [r7, #8]
 8004964:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004974:	bf00      	nop
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	ed87 0a02 	vstr	s0, [r7, #8]
 800498c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004990:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	615a      	str	r2, [r3, #20]
}
 80049a6:	bf00      	nop
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b085      	sub	sp, #20
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	60f8      	str	r0, [r7, #12]
 80049ba:	ed87 0a02 	vstr	s0, [r7, #8]
 80049be:	edc7 0a01 	vstr	s1, [r7, #4]
 80049c2:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	621a      	str	r2, [r3, #32]
}
 80049d8:	bf00      	nop
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
    calcVelocity();
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7ff febf 	bl	8004770 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d002      	beq.n	8004a02 <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7ff feef 	bl	80047e0 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8004a02:	bf00      	nop
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8004a22:	bf00      	nop
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
	...

08004a30 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004a60 <_ZN12VelocityCtrl4stopEv+0x30>
 8004a48:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004a60 <_ZN12VelocityCtrl4stopEv+0x30>
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7ff f899 	bl	8003b84 <_ZN5Motor8setRatioEdd>

}
 8004a52:	bf00      	nop
 8004a54:	3708      	adds	r7, #8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	f3af 8000 	nop.w
	...

08004a68 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a1e      	ldr	r2, [pc, #120]	; (8004af0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d10e      	bne.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8004a7a:	f001 fe27 	bl	80066cc <cppFlip100ns>

		tim7_timer++;
 8004a7e:	4b1d      	ldr	r3, [pc, #116]	; (8004af4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3301      	adds	r3, #1
 8004a84:	4a1b      	ldr	r2, [pc, #108]	; (8004af4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004a86:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8004a88:	4b1a      	ldr	r3, [pc, #104]	; (8004af4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a1a      	ldr	r2, [pc, #104]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d902      	bls.n	8004a98 <HAL_TIM_PeriodElapsedCallback+0x30>
 8004a92:	4b18      	ldr	r3, [pc, #96]	; (8004af4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a17      	ldr	r2, [pc, #92]	; (8004afc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d10e      	bne.n	8004ac0 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8004aa2:	f001 fdc9 	bl	8006638 <cppFlip1ms>

		tim6_timer++;
 8004aa6:	4b16      	ldr	r3, [pc, #88]	; (8004b00 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	4a14      	ldr	r2, [pc, #80]	; (8004b00 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004aae:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8004ab0:	4b13      	ldr	r3, [pc, #76]	; (8004b00 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d902      	bls.n	8004ac0 <HAL_TIM_PeriodElapsedCallback+0x58>
 8004aba:	4b11      	ldr	r3, [pc, #68]	; (8004b00 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a0f      	ldr	r2, [pc, #60]	; (8004b04 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d10e      	bne.n	8004ae8 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8004aca:	f001 fe09 	bl	80066e0 <cppFlip10ms>

		tim13_timer++;
 8004ace:	4b0e      	ldr	r3, [pc, #56]	; (8004b08 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	4a0c      	ldr	r2, [pc, #48]	; (8004b08 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004ad6:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	; (8004b08 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a06      	ldr	r2, [pc, #24]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d902      	bls.n	8004ae8 <HAL_TIM_PeriodElapsedCallback+0x80>
 8004ae2:	4b09      	ldr	r3, [pc, #36]	; (8004b08 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
	}

}
 8004ae8:	bf00      	nop
 8004aea:	3708      	adds	r7, #8
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40001400 	.word	0x40001400
 8004af4:	2003b9d0 	.word	0x2003b9d0
 8004af8:	0001869f 	.word	0x0001869f
 8004afc:	40001000 	.word	0x40001000
 8004b00:	2003b98c 	.word	0x2003b98c
 8004b04:	40001c00 	.word	0x40001c00
 8004b08:	2003b9d4 	.word	0x2003b9d4

08004b0c <init>:

void init()
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8004b10:	2201      	movs	r2, #1
 8004b12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004b16:	4808      	ldr	r0, [pc, #32]	; (8004b38 <init+0x2c>)
 8004b18:	f004 faac 	bl	8009074 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8004b1c:	4807      	ldr	r0, [pc, #28]	; (8004b3c <init+0x30>)
 8004b1e:	f008 f974 	bl	800ce0a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8004b22:	4807      	ldr	r0, [pc, #28]	; (8004b40 <init+0x34>)
 8004b24:	f008 f971 	bl	800ce0a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8004b28:	4806      	ldr	r0, [pc, #24]	; (8004b44 <init+0x38>)
 8004b2a:	f008 f96e 	bl	800ce0a <HAL_TIM_Base_Start_IT>

	cppInit();
 8004b2e:	f001 fce3 	bl	80064f8 <cppInit>

	//path_following_initialize();

}
 8004b32:	bf00      	nop
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	2003bab8 	.word	0x2003bab8
 8004b40:	2003bc5c 	.word	0x2003bc5c
 8004b44:	2003b9d8 	.word	0x2003b9d8

08004b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b4c:	f002 ff8a 	bl	8007a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b50:	f000 f82a 	bl	8004ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b54:	f000 fdbc 	bl	80056d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004b58:	f000 fd8a 	bl	8005670 <MX_DMA_Init>
  MX_I2C2_Init();
 8004b5c:	f000 f9e8 	bl	8004f30 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8004b60:	f000 fa14 	bl	8004f8c <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8004b64:	f000 fa32 	bl	8004fcc <MX_SPI2_Init>
  MX_TIM1_Init();
 8004b68:	f000 fa66 	bl	8005038 <MX_TIM1_Init>
  MX_TIM4_Init();
 8004b6c:	f000 fb70 	bl	8005250 <MX_TIM4_Init>
  MX_TIM8_Init();
 8004b70:	f000 fc3c 	bl	80053ec <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8004b74:	f000 fd52 	bl	800561c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8004b78:	f00a f91a 	bl	800edb0 <MX_FATFS_Init>
  MX_TIM6_Init();
 8004b7c:	f000 fbcc 	bl	8005318 <MX_TIM6_Init>
  MX_I2C1_Init();
 8004b80:	f000 f9a8 	bl	8004ed4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8004b84:	f000 fb00 	bl	8005188 <MX_TIM3_Init>
  MX_TIM10_Init();
 8004b88:	f000 fc88 	bl	800549c <MX_TIM10_Init>
  MX_TIM11_Init();
 8004b8c:	f000 fcd4 	bl	8005538 <MX_TIM11_Init>
  MX_ADC2_Init();
 8004b90:	f000 f898 	bl	8004cc4 <MX_ADC2_Init>
  MX_TIM7_Init();
 8004b94:	f000 fbf6 	bl	8005384 <MX_TIM7_Init>
  MX_TIM13_Init();
 8004b98:	f000 fd1c 	bl	80055d4 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8004b9c:	f7ff ffb6 	bl	8004b0c <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8004ba0:	f001 fdbe 	bl	8006720 <cppLoop>
 8004ba4:	e7fc      	b.n	8004ba0 <main+0x58>
	...

08004ba8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b0a4      	sub	sp, #144	; 0x90
 8004bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004bae:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004bb2:	2234      	movs	r2, #52	; 0x34
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f00e fd45 	bl	8013646 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004bbc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	605a      	str	r2, [r3, #4]
 8004bc6:	609a      	str	r2, [r3, #8]
 8004bc8:	60da      	str	r2, [r3, #12]
 8004bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004bcc:	f107 030c 	add.w	r3, r7, #12
 8004bd0:	223c      	movs	r2, #60	; 0x3c
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f00e fd36 	bl	8013646 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bda:	2300      	movs	r3, #0
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	4b37      	ldr	r3, [pc, #220]	; (8004cbc <SystemClock_Config+0x114>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	4a36      	ldr	r2, [pc, #216]	; (8004cbc <SystemClock_Config+0x114>)
 8004be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bea:	4b34      	ldr	r3, [pc, #208]	; (8004cbc <SystemClock_Config+0x114>)
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	607b      	str	r3, [r7, #4]
 8004bfa:	4b31      	ldr	r3, [pc, #196]	; (8004cc0 <SystemClock_Config+0x118>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a30      	ldr	r2, [pc, #192]	; (8004cc0 <SystemClock_Config+0x118>)
 8004c00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c04:	6013      	str	r3, [r2, #0]
 8004c06:	4b2e      	ldr	r3, [pc, #184]	; (8004cc0 <SystemClock_Config+0x118>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004c0e:	607b      	str	r3, [r7, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c12:	2301      	movs	r3, #1
 8004c14:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004c1a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004c20:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004c24:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004c26:	2308      	movs	r3, #8
 8004c28:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004c2a:	23b4      	movs	r3, #180	; 0xb4
 8004c2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c30:	2302      	movs	r3, #2
 8004c32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8004c36:	2308      	movs	r3, #8
 8004c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c42:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004c46:	4618      	mov	r0, r3
 8004c48:	f005 fe36 	bl	800a8b8 <HAL_RCC_OscConfig>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004c52:	f000 fe7f 	bl	8005954 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004c56:	f005 f9b1 	bl	8009fbc <HAL_PWREx_EnableOverDrive>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004c60:	f000 fe78 	bl	8005954 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c64:	230f      	movs	r3, #15
 8004c66:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c68:	2302      	movs	r3, #2
 8004c6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004c70:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004c74:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004c76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c7a:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004c7c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004c80:	2105      	movs	r1, #5
 8004c82:	4618      	mov	r0, r3
 8004c84:	f005 f9ea 	bl	800a05c <HAL_RCC_ClockConfig>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8004c8e:	f000 fe61 	bl	8005954 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8004c92:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004c96:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ca0:	f107 030c 	add.w	r3, r7, #12
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f005 fbc9 	bl	800a43c <HAL_RCCEx_PeriphCLKConfig>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8004cb0:	f000 fe50 	bl	8005954 <Error_Handler>
  }
}
 8004cb4:	bf00      	nop
 8004cb6:	3790      	adds	r7, #144	; 0x90
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40023800 	.word	0x40023800
 8004cc0:	40007000 	.word	0x40007000

08004cc4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004cca:	463b      	mov	r3, r7
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	605a      	str	r2, [r3, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004cd6:	4b7c      	ldr	r3, [pc, #496]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004cd8:	4a7c      	ldr	r2, [pc, #496]	; (8004ecc <MX_ADC2_Init+0x208>)
 8004cda:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004cdc:	4b7a      	ldr	r3, [pc, #488]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004cde:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004ce2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004ce4:	4b78      	ldr	r3, [pc, #480]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8004cea:	4b77      	ldr	r3, [pc, #476]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004cf0:	4b75      	ldr	r3, [pc, #468]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004cf6:	4b74      	ldr	r3, [pc, #464]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004cfe:	4b72      	ldr	r3, [pc, #456]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d04:	4b70      	ldr	r3, [pc, #448]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d06:	4a72      	ldr	r2, [pc, #456]	; (8004ed0 <MX_ADC2_Init+0x20c>)
 8004d08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004d0a:	4b6f      	ldr	r3, [pc, #444]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8004d10:	4b6d      	ldr	r3, [pc, #436]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d12:	220e      	movs	r2, #14
 8004d14:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004d16:	4b6c      	ldr	r3, [pc, #432]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004d1e:	4b6a      	ldr	r3, [pc, #424]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d20:	2201      	movs	r2, #1
 8004d22:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004d24:	4868      	ldr	r0, [pc, #416]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d26:	f002 ff31 	bl	8007b8c <HAL_ADC_Init>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004d30:	f000 fe10 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004d34:	230a      	movs	r3, #10
 8004d36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8004d3c:	2306      	movs	r3, #6
 8004d3e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d40:	463b      	mov	r3, r7
 8004d42:	4619      	mov	r1, r3
 8004d44:	4860      	ldr	r0, [pc, #384]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d46:	f003 f875 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004d50:	f000 fe00 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004d54:	230b      	movs	r3, #11
 8004d56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004d58:	2302      	movs	r3, #2
 8004d5a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d5c:	463b      	mov	r3, r7
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4859      	ldr	r0, [pc, #356]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d62:	f003 f867 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d001      	beq.n	8004d70 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004d6c:	f000 fdf2 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004d70:	230c      	movs	r3, #12
 8004d72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8004d74:	2303      	movs	r3, #3
 8004d76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d78:	463b      	mov	r3, r7
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	4852      	ldr	r0, [pc, #328]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d7e:	f003 f859 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004d88:	f000 fde4 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004d8c:	230d      	movs	r3, #13
 8004d8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004d90:	2304      	movs	r3, #4
 8004d92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d94:	463b      	mov	r3, r7
 8004d96:	4619      	mov	r1, r3
 8004d98:	484b      	ldr	r0, [pc, #300]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004d9a:	f003 f84b 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8004da4:	f000 fdd6 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004dac:	2305      	movs	r3, #5
 8004dae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004db0:	463b      	mov	r3, r7
 8004db2:	4619      	mov	r1, r3
 8004db4:	4844      	ldr	r0, [pc, #272]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004db6:	f003 f83d 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004dc0:	f000 fdc8 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004dc8:	2306      	movs	r3, #6
 8004dca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004dcc:	463b      	mov	r3, r7
 8004dce:	4619      	mov	r1, r3
 8004dd0:	483d      	ldr	r0, [pc, #244]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004dd2:	f003 f82f 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d001      	beq.n	8004de0 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004ddc:	f000 fdba 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004de0:	2302      	movs	r3, #2
 8004de2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004de4:	2307      	movs	r3, #7
 8004de6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004de8:	463b      	mov	r3, r7
 8004dea:	4619      	mov	r1, r3
 8004dec:	4836      	ldr	r0, [pc, #216]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004dee:	f003 f821 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004df2:	4603      	mov	r3, r0
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004df8:	f000 fdac 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004e00:	2308      	movs	r3, #8
 8004e02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e04:	463b      	mov	r3, r7
 8004e06:	4619      	mov	r1, r3
 8004e08:	482f      	ldr	r0, [pc, #188]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004e0a:	f003 f813 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8004e14:	f000 fd9e 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004e18:	2304      	movs	r3, #4
 8004e1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8004e1c:	2309      	movs	r3, #9
 8004e1e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e20:	463b      	mov	r3, r7
 8004e22:	4619      	mov	r1, r3
 8004e24:	4828      	ldr	r0, [pc, #160]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004e26:	f003 f805 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004e30:	f000 fd90 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004e34:	2305      	movs	r3, #5
 8004e36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004e38:	230a      	movs	r3, #10
 8004e3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e3c:	463b      	mov	r3, r7
 8004e3e:	4619      	mov	r1, r3
 8004e40:	4821      	ldr	r0, [pc, #132]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004e42:	f002 fff7 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8004e4c:	f000 fd82 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004e50:	2306      	movs	r3, #6
 8004e52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8004e54:	230b      	movs	r3, #11
 8004e56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e58:	463b      	mov	r3, r7
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	481a      	ldr	r0, [pc, #104]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004e5e:	f002 ffe9 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004e68:	f000 fd74 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004e6c:	2307      	movs	r3, #7
 8004e6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004e70:	230c      	movs	r3, #12
 8004e72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e74:	463b      	mov	r3, r7
 8004e76:	4619      	mov	r1, r3
 8004e78:	4813      	ldr	r0, [pc, #76]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004e7a:	f002 ffdb 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d001      	beq.n	8004e88 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8004e84:	f000 fd66 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004e88:	2308      	movs	r3, #8
 8004e8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8004e8c:	230d      	movs	r3, #13
 8004e8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004e90:	463b      	mov	r3, r7
 8004e92:	4619      	mov	r1, r3
 8004e94:	480c      	ldr	r0, [pc, #48]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004e96:	f002 ffcd 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8004ea0:	f000 fd58 	bl	8005954 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004ea4:	2309      	movs	r3, #9
 8004ea6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8004ea8:	230e      	movs	r3, #14
 8004eaa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004eac:	463b      	mov	r3, r7
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4805      	ldr	r0, [pc, #20]	; (8004ec8 <MX_ADC2_Init+0x204>)
 8004eb2:	f002 ffbf 	bl	8007e34 <HAL_ADC_ConfigChannel>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8004ebc:	f000 fd4a 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004ec0:	bf00      	nop
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	2003b85c 	.word	0x2003b85c
 8004ecc:	40012100 	.word	0x40012100
 8004ed0:	0f000001 	.word	0x0f000001

08004ed4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004ed8:	4b12      	ldr	r3, [pc, #72]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004eda:	4a13      	ldr	r2, [pc, #76]	; (8004f28 <MX_I2C1_Init+0x54>)
 8004edc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004ede:	4b11      	ldr	r3, [pc, #68]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004ee0:	4a12      	ldr	r2, [pc, #72]	; (8004f2c <MX_I2C1_Init+0x58>)
 8004ee2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004ee4:	4b0f      	ldr	r3, [pc, #60]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004eea:	4b0e      	ldr	r3, [pc, #56]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ef0:	4b0c      	ldr	r3, [pc, #48]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004ef2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ef6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ef8:	4b0a      	ldr	r3, [pc, #40]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004efe:	4b09      	ldr	r3, [pc, #36]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f04:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004f0a:	4b06      	ldr	r3, [pc, #24]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004f0c:	2280      	movs	r2, #128	; 0x80
 8004f0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004f10:	4804      	ldr	r0, [pc, #16]	; (8004f24 <MX_I2C1_Init+0x50>)
 8004f12:	f004 f8c9 	bl	80090a8 <HAL_I2C_Init>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004f1c:	f000 fd1a 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004f20:	bf00      	nop
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	2003b8a4 	.word	0x2003b8a4
 8004f28:	40005400 	.word	0x40005400
 8004f2c:	000186a0 	.word	0x000186a0

08004f30 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004f34:	4b12      	ldr	r3, [pc, #72]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f36:	4a13      	ldr	r2, [pc, #76]	; (8004f84 <MX_I2C2_Init+0x54>)
 8004f38:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004f3a:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f3c:	4a12      	ldr	r2, [pc, #72]	; (8004f88 <MX_I2C2_Init+0x58>)
 8004f3e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004f40:	4b0f      	ldr	r3, [pc, #60]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004f46:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f4c:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004f52:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f54:	4b0a      	ldr	r3, [pc, #40]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004f5a:	4b09      	ldr	r3, [pc, #36]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f60:	4b07      	ldr	r3, [pc, #28]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004f66:	4b06      	ldr	r3, [pc, #24]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f68:	2280      	movs	r2, #128	; 0x80
 8004f6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004f6c:	4804      	ldr	r0, [pc, #16]	; (8004f80 <MX_I2C2_Init+0x50>)
 8004f6e:	f004 f89b 	bl	80090a8 <HAL_I2C_Init>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004f78:	f000 fcec 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004f7c:	bf00      	nop
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	2003b938 	.word	0x2003b938
 8004f84:	40005800 	.word	0x40005800
 8004f88:	000186a0 	.word	0x000186a0

08004f8c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004f90:	4b0c      	ldr	r3, [pc, #48]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004f92:	4a0d      	ldr	r2, [pc, #52]	; (8004fc8 <MX_SDIO_SD_Init+0x3c>)
 8004f94:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004f96:	4b0b      	ldr	r3, [pc, #44]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004f9c:	4b09      	ldr	r3, [pc, #36]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004fa2:	4b08      	ldr	r3, [pc, #32]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004fa8:	4b06      	ldr	r3, [pc, #24]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004fae:	4b05      	ldr	r3, [pc, #20]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8004fb4:	4b03      	ldr	r3, [pc, #12]	; (8004fc4 <MX_SDIO_SD_Init+0x38>)
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004fba:	bf00      	nop
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	2003bb38 	.word	0x2003bb38
 8004fc8:	40012c00 	.word	0x40012c00

08004fcc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004fd0:	4b17      	ldr	r3, [pc, #92]	; (8005030 <MX_SPI2_Init+0x64>)
 8004fd2:	4a18      	ldr	r2, [pc, #96]	; (8005034 <MX_SPI2_Init+0x68>)
 8004fd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004fd6:	4b16      	ldr	r3, [pc, #88]	; (8005030 <MX_SPI2_Init+0x64>)
 8004fd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004fdc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004fde:	4b14      	ldr	r3, [pc, #80]	; (8005030 <MX_SPI2_Init+0x64>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004fe4:	4b12      	ldr	r3, [pc, #72]	; (8005030 <MX_SPI2_Init+0x64>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004fea:	4b11      	ldr	r3, [pc, #68]	; (8005030 <MX_SPI2_Init+0x64>)
 8004fec:	2202      	movs	r2, #2
 8004fee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004ff0:	4b0f      	ldr	r3, [pc, #60]	; (8005030 <MX_SPI2_Init+0x64>)
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004ff6:	4b0e      	ldr	r3, [pc, #56]	; (8005030 <MX_SPI2_Init+0x64>)
 8004ff8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ffc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004ffe:	4b0c      	ldr	r3, [pc, #48]	; (8005030 <MX_SPI2_Init+0x64>)
 8005000:	2228      	movs	r2, #40	; 0x28
 8005002:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005004:	4b0a      	ldr	r3, [pc, #40]	; (8005030 <MX_SPI2_Init+0x64>)
 8005006:	2200      	movs	r2, #0
 8005008:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800500a:	4b09      	ldr	r3, [pc, #36]	; (8005030 <MX_SPI2_Init+0x64>)
 800500c:	2200      	movs	r2, #0
 800500e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005010:	4b07      	ldr	r3, [pc, #28]	; (8005030 <MX_SPI2_Init+0x64>)
 8005012:	2200      	movs	r2, #0
 8005014:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005016:	4b06      	ldr	r3, [pc, #24]	; (8005030 <MX_SPI2_Init+0x64>)
 8005018:	220a      	movs	r2, #10
 800501a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800501c:	4804      	ldr	r0, [pc, #16]	; (8005030 <MX_SPI2_Init+0x64>)
 800501e:	f007 f975 	bl	800c30c <HAL_SPI_Init>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d001      	beq.n	800502c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005028:	f000 fc94 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800502c:	bf00      	nop
 800502e:	bd80      	pop	{r7, pc}
 8005030:	2003b784 	.word	0x2003b784
 8005034:	40003800 	.word	0x40003800

08005038 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b09a      	sub	sp, #104	; 0x68
 800503c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800503e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005042:	2224      	movs	r2, #36	; 0x24
 8005044:	2100      	movs	r1, #0
 8005046:	4618      	mov	r0, r3
 8005048:	f00e fafd 	bl	8013646 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800504c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005050:	2200      	movs	r2, #0
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005056:	f107 0320 	add.w	r3, r7, #32
 800505a:	2200      	movs	r2, #0
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	605a      	str	r2, [r3, #4]
 8005060:	609a      	str	r2, [r3, #8]
 8005062:	60da      	str	r2, [r3, #12]
 8005064:	611a      	str	r2, [r3, #16]
 8005066:	615a      	str	r2, [r3, #20]
 8005068:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800506a:	463b      	mov	r3, r7
 800506c:	2220      	movs	r2, #32
 800506e:	2100      	movs	r1, #0
 8005070:	4618      	mov	r0, r3
 8005072:	f00e fae8 	bl	8013646 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005076:	4b42      	ldr	r3, [pc, #264]	; (8005180 <MX_TIM1_Init+0x148>)
 8005078:	4a42      	ldr	r2, [pc, #264]	; (8005184 <MX_TIM1_Init+0x14c>)
 800507a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800507c:	4b40      	ldr	r3, [pc, #256]	; (8005180 <MX_TIM1_Init+0x148>)
 800507e:	2200      	movs	r2, #0
 8005080:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005082:	4b3f      	ldr	r3, [pc, #252]	; (8005180 <MX_TIM1_Init+0x148>)
 8005084:	2200      	movs	r2, #0
 8005086:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005088:	4b3d      	ldr	r3, [pc, #244]	; (8005180 <MX_TIM1_Init+0x148>)
 800508a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800508e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005090:	4b3b      	ldr	r3, [pc, #236]	; (8005180 <MX_TIM1_Init+0x148>)
 8005092:	2200      	movs	r2, #0
 8005094:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005096:	4b3a      	ldr	r3, [pc, #232]	; (8005180 <MX_TIM1_Init+0x148>)
 8005098:	2200      	movs	r2, #0
 800509a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800509c:	4b38      	ldr	r3, [pc, #224]	; (8005180 <MX_TIM1_Init+0x148>)
 800509e:	2200      	movs	r2, #0
 80050a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80050a2:	4837      	ldr	r0, [pc, #220]	; (8005180 <MX_TIM1_Init+0x148>)
 80050a4:	f007 fed5 	bl	800ce52 <HAL_TIM_PWM_Init>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80050ae:	f000 fc51 	bl	8005954 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80050b2:	2303      	movs	r3, #3
 80050b4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80050b6:	2300      	movs	r3, #0
 80050b8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80050ba:	2301      	movs	r3, #1
 80050bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80050be:	2300      	movs	r3, #0
 80050c0:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80050c2:	2300      	movs	r3, #0
 80050c4:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80050c6:	2300      	movs	r3, #0
 80050c8:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80050ca:	2301      	movs	r3, #1
 80050cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80050ce:	2300      	movs	r3, #0
 80050d0:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80050d2:	2300      	movs	r3, #0
 80050d4:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80050d6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80050da:	4619      	mov	r1, r3
 80050dc:	4828      	ldr	r0, [pc, #160]	; (8005180 <MX_TIM1_Init+0x148>)
 80050de:	f007 ff21 	bl	800cf24 <HAL_TIM_Encoder_Init>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80050e8:	f000 fc34 	bl	8005954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050ec:	2300      	movs	r3, #0
 80050ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050f0:	2300      	movs	r3, #0
 80050f2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80050f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80050f8:	4619      	mov	r1, r3
 80050fa:	4821      	ldr	r0, [pc, #132]	; (8005180 <MX_TIM1_Init+0x148>)
 80050fc:	f008 fc48 	bl	800d990 <HAL_TIMEx_MasterConfigSynchronization>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8005106:	f000 fc25 	bl	8005954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800510a:	2360      	movs	r3, #96	; 0x60
 800510c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800510e:	2300      	movs	r3, #0
 8005110:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005112:	2300      	movs	r3, #0
 8005114:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005116:	2300      	movs	r3, #0
 8005118:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800511a:	2300      	movs	r3, #0
 800511c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800511e:	2300      	movs	r3, #0
 8005120:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005122:	2300      	movs	r3, #0
 8005124:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005126:	f107 0320 	add.w	r3, r7, #32
 800512a:	2208      	movs	r2, #8
 800512c:	4619      	mov	r1, r3
 800512e:	4814      	ldr	r0, [pc, #80]	; (8005180 <MX_TIM1_Init+0x148>)
 8005130:	f008 f8ca 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800513a:	f000 fc0b 	bl	8005954 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800513e:	2300      	movs	r3, #0
 8005140:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005142:	2300      	movs	r3, #0
 8005144:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005146:	2300      	movs	r3, #0
 8005148:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800514a:	2300      	movs	r3, #0
 800514c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800514e:	2300      	movs	r3, #0
 8005150:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005152:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005156:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005158:	2300      	movs	r3, #0
 800515a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800515c:	463b      	mov	r3, r7
 800515e:	4619      	mov	r1, r3
 8005160:	4807      	ldr	r0, [pc, #28]	; (8005180 <MX_TIM1_Init+0x148>)
 8005162:	f008 fc91 	bl	800da88 <HAL_TIMEx_ConfigBreakDeadTime>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800516c:	f000 fbf2 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005170:	4803      	ldr	r0, [pc, #12]	; (8005180 <MX_TIM1_Init+0x148>)
 8005172:	f000 ffdf 	bl	8006134 <HAL_TIM_MspPostInit>

}
 8005176:	bf00      	nop
 8005178:	3768      	adds	r7, #104	; 0x68
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	2003baf8 	.word	0x2003baf8
 8005184:	40010000 	.word	0x40010000

08005188 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b08a      	sub	sp, #40	; 0x28
 800518c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800518e:	f107 0320 	add.w	r3, r7, #32
 8005192:	2200      	movs	r2, #0
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005198:	1d3b      	adds	r3, r7, #4
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	605a      	str	r2, [r3, #4]
 80051a0:	609a      	str	r2, [r3, #8]
 80051a2:	60da      	str	r2, [r3, #12]
 80051a4:	611a      	str	r2, [r3, #16]
 80051a6:	615a      	str	r2, [r3, #20]
 80051a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80051aa:	4b27      	ldr	r3, [pc, #156]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051ac:	4a27      	ldr	r2, [pc, #156]	; (800524c <MX_TIM3_Init+0xc4>)
 80051ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80051b0:	4b25      	ldr	r3, [pc, #148]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051b6:	4b24      	ldr	r3, [pc, #144]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80051bc:	4b22      	ldr	r3, [pc, #136]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051c4:	4b20      	ldr	r3, [pc, #128]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051c6:	2200      	movs	r2, #0
 80051c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051ca:	4b1f      	ldr	r3, [pc, #124]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80051d0:	481d      	ldr	r0, [pc, #116]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051d2:	f007 fe3e 	bl	800ce52 <HAL_TIM_PWM_Init>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d001      	beq.n	80051e0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80051dc:	f000 fbba 	bl	8005954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051e0:	2300      	movs	r3, #0
 80051e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051e4:	2300      	movs	r3, #0
 80051e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80051e8:	f107 0320 	add.w	r3, r7, #32
 80051ec:	4619      	mov	r1, r3
 80051ee:	4816      	ldr	r0, [pc, #88]	; (8005248 <MX_TIM3_Init+0xc0>)
 80051f0:	f008 fbce 	bl	800d990 <HAL_TIMEx_MasterConfigSynchronization>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d001      	beq.n	80051fe <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80051fa:	f000 fbab 	bl	8005954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80051fe:	2360      	movs	r3, #96	; 0x60
 8005200:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005202:	2300      	movs	r3, #0
 8005204:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005206:	2300      	movs	r3, #0
 8005208:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800520a:	2300      	movs	r3, #0
 800520c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800520e:	1d3b      	adds	r3, r7, #4
 8005210:	2200      	movs	r2, #0
 8005212:	4619      	mov	r1, r3
 8005214:	480c      	ldr	r0, [pc, #48]	; (8005248 <MX_TIM3_Init+0xc0>)
 8005216:	f008 f857 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005220:	f000 fb98 	bl	8005954 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005224:	1d3b      	adds	r3, r7, #4
 8005226:	2204      	movs	r2, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4807      	ldr	r0, [pc, #28]	; (8005248 <MX_TIM3_Init+0xc0>)
 800522c:	f008 f84c 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8005236:	f000 fb8d 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800523a:	4803      	ldr	r0, [pc, #12]	; (8005248 <MX_TIM3_Init+0xc0>)
 800523c:	f000 ff7a 	bl	8006134 <HAL_TIM_MspPostInit>

}
 8005240:	bf00      	nop
 8005242:	3728      	adds	r7, #40	; 0x28
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	2003b990 	.word	0x2003b990
 800524c:	40000400 	.word	0x40000400

08005250 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08a      	sub	sp, #40	; 0x28
 8005254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005256:	f107 0320 	add.w	r3, r7, #32
 800525a:	2200      	movs	r2, #0
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005260:	1d3b      	adds	r3, r7, #4
 8005262:	2200      	movs	r2, #0
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	605a      	str	r2, [r3, #4]
 8005268:	609a      	str	r2, [r3, #8]
 800526a:	60da      	str	r2, [r3, #12]
 800526c:	611a      	str	r2, [r3, #16]
 800526e:	615a      	str	r2, [r3, #20]
 8005270:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005272:	4b27      	ldr	r3, [pc, #156]	; (8005310 <MX_TIM4_Init+0xc0>)
 8005274:	4a27      	ldr	r2, [pc, #156]	; (8005314 <MX_TIM4_Init+0xc4>)
 8005276:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005278:	4b25      	ldr	r3, [pc, #148]	; (8005310 <MX_TIM4_Init+0xc0>)
 800527a:	2200      	movs	r2, #0
 800527c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800527e:	4b24      	ldr	r3, [pc, #144]	; (8005310 <MX_TIM4_Init+0xc0>)
 8005280:	2200      	movs	r2, #0
 8005282:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8005284:	4b22      	ldr	r3, [pc, #136]	; (8005310 <MX_TIM4_Init+0xc0>)
 8005286:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800528a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800528c:	4b20      	ldr	r3, [pc, #128]	; (8005310 <MX_TIM4_Init+0xc0>)
 800528e:	2200      	movs	r2, #0
 8005290:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005292:	4b1f      	ldr	r3, [pc, #124]	; (8005310 <MX_TIM4_Init+0xc0>)
 8005294:	2200      	movs	r2, #0
 8005296:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005298:	481d      	ldr	r0, [pc, #116]	; (8005310 <MX_TIM4_Init+0xc0>)
 800529a:	f007 fdda 	bl	800ce52 <HAL_TIM_PWM_Init>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80052a4:	f000 fb56 	bl	8005954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052a8:	2300      	movs	r3, #0
 80052aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052ac:	2300      	movs	r3, #0
 80052ae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80052b0:	f107 0320 	add.w	r3, r7, #32
 80052b4:	4619      	mov	r1, r3
 80052b6:	4816      	ldr	r0, [pc, #88]	; (8005310 <MX_TIM4_Init+0xc0>)
 80052b8:	f008 fb6a 	bl	800d990 <HAL_TIMEx_MasterConfigSynchronization>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80052c2:	f000 fb47 	bl	8005954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80052c6:	2360      	movs	r3, #96	; 0x60
 80052c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80052ca:	2300      	movs	r3, #0
 80052cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052ce:	2300      	movs	r3, #0
 80052d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052d2:	2300      	movs	r3, #0
 80052d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80052d6:	1d3b      	adds	r3, r7, #4
 80052d8:	2208      	movs	r2, #8
 80052da:	4619      	mov	r1, r3
 80052dc:	480c      	ldr	r0, [pc, #48]	; (8005310 <MX_TIM4_Init+0xc0>)
 80052de:	f007 fff3 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80052e8:	f000 fb34 	bl	8005954 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80052ec:	1d3b      	adds	r3, r7, #4
 80052ee:	220c      	movs	r2, #12
 80052f0:	4619      	mov	r1, r3
 80052f2:	4807      	ldr	r0, [pc, #28]	; (8005310 <MX_TIM4_Init+0xc0>)
 80052f4:	f007 ffe8 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80052fe:	f000 fb29 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005302:	4803      	ldr	r0, [pc, #12]	; (8005310 <MX_TIM4_Init+0xc0>)
 8005304:	f000 ff16 	bl	8006134 <HAL_TIM_MspPostInit>

}
 8005308:	bf00      	nop
 800530a:	3728      	adds	r7, #40	; 0x28
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	2003b81c 	.word	0x2003b81c
 8005314:	40000800 	.word	0x40000800

08005318 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800531e:	463b      	mov	r3, r7
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8005326:	4b15      	ldr	r3, [pc, #84]	; (800537c <MX_TIM6_Init+0x64>)
 8005328:	4a15      	ldr	r2, [pc, #84]	; (8005380 <MX_TIM6_Init+0x68>)
 800532a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 800532c:	4b13      	ldr	r3, [pc, #76]	; (800537c <MX_TIM6_Init+0x64>)
 800532e:	2259      	movs	r2, #89	; 0x59
 8005330:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005332:	4b12      	ldr	r3, [pc, #72]	; (800537c <MX_TIM6_Init+0x64>)
 8005334:	2200      	movs	r2, #0
 8005336:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8005338:	4b10      	ldr	r3, [pc, #64]	; (800537c <MX_TIM6_Init+0x64>)
 800533a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800533e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005340:	4b0e      	ldr	r3, [pc, #56]	; (800537c <MX_TIM6_Init+0x64>)
 8005342:	2280      	movs	r2, #128	; 0x80
 8005344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005346:	480d      	ldr	r0, [pc, #52]	; (800537c <MX_TIM6_Init+0x64>)
 8005348:	f007 fd34 	bl	800cdb4 <HAL_TIM_Base_Init>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005352:	f000 faff 	bl	8005954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005356:	2300      	movs	r3, #0
 8005358:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800535a:	2300      	movs	r3, #0
 800535c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800535e:	463b      	mov	r3, r7
 8005360:	4619      	mov	r1, r3
 8005362:	4806      	ldr	r0, [pc, #24]	; (800537c <MX_TIM6_Init+0x64>)
 8005364:	f008 fb14 	bl	800d990 <HAL_TIMEx_MasterConfigSynchronization>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d001      	beq.n	8005372 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800536e:	f000 faf1 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005372:	bf00      	nop
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	2003bab8 	.word	0x2003bab8
 8005380:	40001000 	.word	0x40001000

08005384 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800538a:	463b      	mov	r3, r7
 800538c:	2200      	movs	r2, #0
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005392:	4b14      	ldr	r3, [pc, #80]	; (80053e4 <MX_TIM7_Init+0x60>)
 8005394:	4a14      	ldr	r2, [pc, #80]	; (80053e8 <MX_TIM7_Init+0x64>)
 8005396:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8005398:	4b12      	ldr	r3, [pc, #72]	; (80053e4 <MX_TIM7_Init+0x60>)
 800539a:	22b3      	movs	r2, #179	; 0xb3
 800539c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800539e:	4b11      	ldr	r3, [pc, #68]	; (80053e4 <MX_TIM7_Init+0x60>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80053a4:	4b0f      	ldr	r3, [pc, #60]	; (80053e4 <MX_TIM7_Init+0x60>)
 80053a6:	2231      	movs	r2, #49	; 0x31
 80053a8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80053aa:	4b0e      	ldr	r3, [pc, #56]	; (80053e4 <MX_TIM7_Init+0x60>)
 80053ac:	2280      	movs	r2, #128	; 0x80
 80053ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80053b0:	480c      	ldr	r0, [pc, #48]	; (80053e4 <MX_TIM7_Init+0x60>)
 80053b2:	f007 fcff 	bl	800cdb4 <HAL_TIM_Base_Init>
 80053b6:	4603      	mov	r3, r0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80053bc:	f000 faca 	bl	8005954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053c0:	2300      	movs	r3, #0
 80053c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053c4:	2300      	movs	r3, #0
 80053c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80053c8:	463b      	mov	r3, r7
 80053ca:	4619      	mov	r1, r3
 80053cc:	4805      	ldr	r0, [pc, #20]	; (80053e4 <MX_TIM7_Init+0x60>)
 80053ce:	f008 fadf 	bl	800d990 <HAL_TIMEx_MasterConfigSynchronization>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80053d8:	f000 fabc 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80053dc:	bf00      	nop
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	2003bc5c 	.word	0x2003bc5c
 80053e8:	40001400 	.word	0x40001400

080053ec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b08c      	sub	sp, #48	; 0x30
 80053f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80053f2:	f107 030c 	add.w	r3, r7, #12
 80053f6:	2224      	movs	r2, #36	; 0x24
 80053f8:	2100      	movs	r1, #0
 80053fa:	4618      	mov	r0, r3
 80053fc:	f00e f923 	bl	8013646 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005400:	1d3b      	adds	r3, r7, #4
 8005402:	2200      	movs	r2, #0
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005408:	4b22      	ldr	r3, [pc, #136]	; (8005494 <MX_TIM8_Init+0xa8>)
 800540a:	4a23      	ldr	r2, [pc, #140]	; (8005498 <MX_TIM8_Init+0xac>)
 800540c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800540e:	4b21      	ldr	r3, [pc, #132]	; (8005494 <MX_TIM8_Init+0xa8>)
 8005410:	2200      	movs	r2, #0
 8005412:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8005414:	4b1f      	ldr	r3, [pc, #124]	; (8005494 <MX_TIM8_Init+0xa8>)
 8005416:	2210      	movs	r2, #16
 8005418:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800541a:	4b1e      	ldr	r3, [pc, #120]	; (8005494 <MX_TIM8_Init+0xa8>)
 800541c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005420:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005422:	4b1c      	ldr	r3, [pc, #112]	; (8005494 <MX_TIM8_Init+0xa8>)
 8005424:	2200      	movs	r2, #0
 8005426:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005428:	4b1a      	ldr	r3, [pc, #104]	; (8005494 <MX_TIM8_Init+0xa8>)
 800542a:	2200      	movs	r2, #0
 800542c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800542e:	4b19      	ldr	r3, [pc, #100]	; (8005494 <MX_TIM8_Init+0xa8>)
 8005430:	2200      	movs	r2, #0
 8005432:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005434:	2303      	movs	r3, #3
 8005436:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005438:	2300      	movs	r3, #0
 800543a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800543c:	2301      	movs	r3, #1
 800543e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005440:	2300      	movs	r3, #0
 8005442:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005444:	2300      	movs	r3, #0
 8005446:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005448:	2300      	movs	r3, #0
 800544a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800544c:	2301      	movs	r3, #1
 800544e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005450:	2300      	movs	r3, #0
 8005452:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8005458:	f107 030c 	add.w	r3, r7, #12
 800545c:	4619      	mov	r1, r3
 800545e:	480d      	ldr	r0, [pc, #52]	; (8005494 <MX_TIM8_Init+0xa8>)
 8005460:	f007 fd60 	bl	800cf24 <HAL_TIM_Encoder_Init>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800546a:	f000 fa73 	bl	8005954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800546e:	2300      	movs	r3, #0
 8005470:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005472:	2300      	movs	r3, #0
 8005474:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005476:	1d3b      	adds	r3, r7, #4
 8005478:	4619      	mov	r1, r3
 800547a:	4806      	ldr	r0, [pc, #24]	; (8005494 <MX_TIM8_Init+0xa8>)
 800547c:	f008 fa88 	bl	800d990 <HAL_TIMEx_MasterConfigSynchronization>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8005486:	f000 fa65 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800548a:	bf00      	nop
 800548c:	3730      	adds	r7, #48	; 0x30
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	2003b7dc 	.word	0x2003b7dc
 8005498:	40010400 	.word	0x40010400

0800549c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b088      	sub	sp, #32
 80054a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80054a2:	1d3b      	adds	r3, r7, #4
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	605a      	str	r2, [r3, #4]
 80054aa:	609a      	str	r2, [r3, #8]
 80054ac:	60da      	str	r2, [r3, #12]
 80054ae:	611a      	str	r2, [r3, #16]
 80054b0:	615a      	str	r2, [r3, #20]
 80054b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80054b4:	4b1e      	ldr	r3, [pc, #120]	; (8005530 <MX_TIM10_Init+0x94>)
 80054b6:	4a1f      	ldr	r2, [pc, #124]	; (8005534 <MX_TIM10_Init+0x98>)
 80054b8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80054ba:	4b1d      	ldr	r3, [pc, #116]	; (8005530 <MX_TIM10_Init+0x94>)
 80054bc:	2200      	movs	r2, #0
 80054be:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054c0:	4b1b      	ldr	r3, [pc, #108]	; (8005530 <MX_TIM10_Init+0x94>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80054c6:	4b1a      	ldr	r3, [pc, #104]	; (8005530 <MX_TIM10_Init+0x94>)
 80054c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054cc:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054ce:	4b18      	ldr	r3, [pc, #96]	; (8005530 <MX_TIM10_Init+0x94>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054d4:	4b16      	ldr	r3, [pc, #88]	; (8005530 <MX_TIM10_Init+0x94>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80054da:	4815      	ldr	r0, [pc, #84]	; (8005530 <MX_TIM10_Init+0x94>)
 80054dc:	f007 fc6a 	bl	800cdb4 <HAL_TIM_Base_Init>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80054e6:	f000 fa35 	bl	8005954 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80054ea:	4811      	ldr	r0, [pc, #68]	; (8005530 <MX_TIM10_Init+0x94>)
 80054ec:	f007 fcb1 	bl	800ce52 <HAL_TIM_PWM_Init>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80054f6:	f000 fa2d 	bl	8005954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80054fa:	2360      	movs	r3, #96	; 0x60
 80054fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005502:	2300      	movs	r3, #0
 8005504:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800550a:	1d3b      	adds	r3, r7, #4
 800550c:	2200      	movs	r2, #0
 800550e:	4619      	mov	r1, r3
 8005510:	4807      	ldr	r0, [pc, #28]	; (8005530 <MX_TIM10_Init+0x94>)
 8005512:	f007 fed9 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d001      	beq.n	8005520 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800551c:	f000 fa1a 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8005520:	4803      	ldr	r0, [pc, #12]	; (8005530 <MX_TIM10_Init+0x94>)
 8005522:	f000 fe07 	bl	8006134 <HAL_TIM_MspPostInit>

}
 8005526:	bf00      	nop
 8005528:	3720      	adds	r7, #32
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	2003b8f8 	.word	0x2003b8f8
 8005534:	40014400 	.word	0x40014400

08005538 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b088      	sub	sp, #32
 800553c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800553e:	1d3b      	adds	r3, r7, #4
 8005540:	2200      	movs	r2, #0
 8005542:	601a      	str	r2, [r3, #0]
 8005544:	605a      	str	r2, [r3, #4]
 8005546:	609a      	str	r2, [r3, #8]
 8005548:	60da      	str	r2, [r3, #12]
 800554a:	611a      	str	r2, [r3, #16]
 800554c:	615a      	str	r2, [r3, #20]
 800554e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8005550:	4b1e      	ldr	r3, [pc, #120]	; (80055cc <MX_TIM11_Init+0x94>)
 8005552:	4a1f      	ldr	r2, [pc, #124]	; (80055d0 <MX_TIM11_Init+0x98>)
 8005554:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8005556:	4b1d      	ldr	r3, [pc, #116]	; (80055cc <MX_TIM11_Init+0x94>)
 8005558:	2200      	movs	r2, #0
 800555a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800555c:	4b1b      	ldr	r3, [pc, #108]	; (80055cc <MX_TIM11_Init+0x94>)
 800555e:	2200      	movs	r2, #0
 8005560:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8005562:	4b1a      	ldr	r3, [pc, #104]	; (80055cc <MX_TIM11_Init+0x94>)
 8005564:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005568:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800556a:	4b18      	ldr	r3, [pc, #96]	; (80055cc <MX_TIM11_Init+0x94>)
 800556c:	2200      	movs	r2, #0
 800556e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005570:	4b16      	ldr	r3, [pc, #88]	; (80055cc <MX_TIM11_Init+0x94>)
 8005572:	2200      	movs	r2, #0
 8005574:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8005576:	4815      	ldr	r0, [pc, #84]	; (80055cc <MX_TIM11_Init+0x94>)
 8005578:	f007 fc1c 	bl	800cdb4 <HAL_TIM_Base_Init>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d001      	beq.n	8005586 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8005582:	f000 f9e7 	bl	8005954 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8005586:	4811      	ldr	r0, [pc, #68]	; (80055cc <MX_TIM11_Init+0x94>)
 8005588:	f007 fc63 	bl	800ce52 <HAL_TIM_PWM_Init>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8005592:	f000 f9df 	bl	8005954 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005596:	2360      	movs	r3, #96	; 0x60
 8005598:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800559a:	2300      	movs	r3, #0
 800559c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80055a6:	1d3b      	adds	r3, r7, #4
 80055a8:	2200      	movs	r2, #0
 80055aa:	4619      	mov	r1, r3
 80055ac:	4807      	ldr	r0, [pc, #28]	; (80055cc <MX_TIM11_Init+0x94>)
 80055ae:	f007 fe8b 	bl	800d2c8 <HAL_TIM_PWM_ConfigChannel>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 80055b8:	f000 f9cc 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80055bc:	4803      	ldr	r0, [pc, #12]	; (80055cc <MX_TIM11_Init+0x94>)
 80055be:	f000 fdb9 	bl	8006134 <HAL_TIM_MspPostInit>

}
 80055c2:	bf00      	nop
 80055c4:	3720      	adds	r7, #32
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	2003ba18 	.word	0x2003ba18
 80055d0:	40014800 	.word	0x40014800

080055d4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80055d8:	4b0e      	ldr	r3, [pc, #56]	; (8005614 <MX_TIM13_Init+0x40>)
 80055da:	4a0f      	ldr	r2, [pc, #60]	; (8005618 <MX_TIM13_Init+0x44>)
 80055dc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 80055de:	4b0d      	ldr	r3, [pc, #52]	; (8005614 <MX_TIM13_Init+0x40>)
 80055e0:	2259      	movs	r2, #89	; 0x59
 80055e2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055e4:	4b0b      	ldr	r3, [pc, #44]	; (8005614 <MX_TIM13_Init+0x40>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 80055ea:	4b0a      	ldr	r3, [pc, #40]	; (8005614 <MX_TIM13_Init+0x40>)
 80055ec:	f242 720f 	movw	r2, #9999	; 0x270f
 80055f0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055f2:	4b08      	ldr	r3, [pc, #32]	; (8005614 <MX_TIM13_Init+0x40>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80055f8:	4b06      	ldr	r3, [pc, #24]	; (8005614 <MX_TIM13_Init+0x40>)
 80055fa:	2280      	movs	r2, #128	; 0x80
 80055fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80055fe:	4805      	ldr	r0, [pc, #20]	; (8005614 <MX_TIM13_Init+0x40>)
 8005600:	f007 fbd8 	bl	800cdb4 <HAL_TIM_Base_Init>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800560a:	f000 f9a3 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800560e:	bf00      	nop
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	2003b9d8 	.word	0x2003b9d8
 8005618:	40001c00 	.word	0x40001c00

0800561c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005620:	4b11      	ldr	r3, [pc, #68]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005622:	4a12      	ldr	r2, [pc, #72]	; (800566c <MX_USART2_UART_Init+0x50>)
 8005624:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005626:	4b10      	ldr	r3, [pc, #64]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005628:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800562c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800562e:	4b0e      	ldr	r3, [pc, #56]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005630:	2200      	movs	r2, #0
 8005632:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005634:	4b0c      	ldr	r3, [pc, #48]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005636:	2200      	movs	r2, #0
 8005638:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800563a:	4b0b      	ldr	r3, [pc, #44]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 800563c:	2200      	movs	r2, #0
 800563e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005640:	4b09      	ldr	r3, [pc, #36]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005642:	220c      	movs	r2, #12
 8005644:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005646:	4b08      	ldr	r3, [pc, #32]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005648:	2200      	movs	r2, #0
 800564a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800564c:	4b06      	ldr	r3, [pc, #24]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 800564e:	2200      	movs	r2, #0
 8005650:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005652:	4805      	ldr	r0, [pc, #20]	; (8005668 <MX_USART2_UART_Init+0x4c>)
 8005654:	f008 fa7e 	bl	800db54 <HAL_UART_Init>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800565e:	f000 f979 	bl	8005954 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005662:	bf00      	nop
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	2003bbbc 	.word	0x2003bbbc
 800566c:	40004400 	.word	0x40004400

08005670 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005676:	2300      	movs	r3, #0
 8005678:	607b      	str	r3, [r7, #4]
 800567a:	4b14      	ldr	r3, [pc, #80]	; (80056cc <MX_DMA_Init+0x5c>)
 800567c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567e:	4a13      	ldr	r2, [pc, #76]	; (80056cc <MX_DMA_Init+0x5c>)
 8005680:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005684:	6313      	str	r3, [r2, #48]	; 0x30
 8005686:	4b11      	ldr	r3, [pc, #68]	; (80056cc <MX_DMA_Init+0x5c>)
 8005688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800568e:	607b      	str	r3, [r7, #4]
 8005690:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8005692:	2200      	movs	r2, #0
 8005694:	2100      	movs	r1, #0
 8005696:	203a      	movs	r0, #58	; 0x3a
 8005698:	f002 ff57 	bl	800854a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800569c:	203a      	movs	r0, #58	; 0x3a
 800569e:	f002 ff70 	bl	8008582 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80056a2:	2200      	movs	r2, #0
 80056a4:	2100      	movs	r1, #0
 80056a6:	203b      	movs	r0, #59	; 0x3b
 80056a8:	f002 ff4f 	bl	800854a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80056ac:	203b      	movs	r0, #59	; 0x3b
 80056ae:	f002 ff68 	bl	8008582 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80056b2:	2200      	movs	r2, #0
 80056b4:	2100      	movs	r1, #0
 80056b6:	2045      	movs	r0, #69	; 0x45
 80056b8:	f002 ff47 	bl	800854a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80056bc:	2045      	movs	r0, #69	; 0x45
 80056be:	f002 ff60 	bl	8008582 <HAL_NVIC_EnableIRQ>

}
 80056c2:	bf00      	nop
 80056c4:	3708      	adds	r7, #8
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	40023800 	.word	0x40023800

080056d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08c      	sub	sp, #48	; 0x30
 80056d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056d6:	f107 031c 	add.w	r3, r7, #28
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	605a      	str	r2, [r3, #4]
 80056e0:	609a      	str	r2, [r3, #8]
 80056e2:	60da      	str	r2, [r3, #12]
 80056e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80056e6:	2300      	movs	r3, #0
 80056e8:	61bb      	str	r3, [r7, #24]
 80056ea:	4b94      	ldr	r3, [pc, #592]	; (800593c <MX_GPIO_Init+0x26c>)
 80056ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ee:	4a93      	ldr	r2, [pc, #588]	; (800593c <MX_GPIO_Init+0x26c>)
 80056f0:	f043 0310 	orr.w	r3, r3, #16
 80056f4:	6313      	str	r3, [r2, #48]	; 0x30
 80056f6:	4b91      	ldr	r3, [pc, #580]	; (800593c <MX_GPIO_Init+0x26c>)
 80056f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fa:	f003 0310 	and.w	r3, r3, #16
 80056fe:	61bb      	str	r3, [r7, #24]
 8005700:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005702:	2300      	movs	r3, #0
 8005704:	617b      	str	r3, [r7, #20]
 8005706:	4b8d      	ldr	r3, [pc, #564]	; (800593c <MX_GPIO_Init+0x26c>)
 8005708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570a:	4a8c      	ldr	r2, [pc, #560]	; (800593c <MX_GPIO_Init+0x26c>)
 800570c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005710:	6313      	str	r3, [r2, #48]	; 0x30
 8005712:	4b8a      	ldr	r3, [pc, #552]	; (800593c <MX_GPIO_Init+0x26c>)
 8005714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800571a:	617b      	str	r3, [r7, #20]
 800571c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800571e:	2300      	movs	r3, #0
 8005720:	613b      	str	r3, [r7, #16]
 8005722:	4b86      	ldr	r3, [pc, #536]	; (800593c <MX_GPIO_Init+0x26c>)
 8005724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005726:	4a85      	ldr	r2, [pc, #532]	; (800593c <MX_GPIO_Init+0x26c>)
 8005728:	f043 0304 	orr.w	r3, r3, #4
 800572c:	6313      	str	r3, [r2, #48]	; 0x30
 800572e:	4b83      	ldr	r3, [pc, #524]	; (800593c <MX_GPIO_Init+0x26c>)
 8005730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	613b      	str	r3, [r7, #16]
 8005738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800573a:	2300      	movs	r3, #0
 800573c:	60fb      	str	r3, [r7, #12]
 800573e:	4b7f      	ldr	r3, [pc, #508]	; (800593c <MX_GPIO_Init+0x26c>)
 8005740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005742:	4a7e      	ldr	r2, [pc, #504]	; (800593c <MX_GPIO_Init+0x26c>)
 8005744:	f043 0301 	orr.w	r3, r3, #1
 8005748:	6313      	str	r3, [r2, #48]	; 0x30
 800574a:	4b7c      	ldr	r3, [pc, #496]	; (800593c <MX_GPIO_Init+0x26c>)
 800574c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	60fb      	str	r3, [r7, #12]
 8005754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005756:	2300      	movs	r3, #0
 8005758:	60bb      	str	r3, [r7, #8]
 800575a:	4b78      	ldr	r3, [pc, #480]	; (800593c <MX_GPIO_Init+0x26c>)
 800575c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800575e:	4a77      	ldr	r2, [pc, #476]	; (800593c <MX_GPIO_Init+0x26c>)
 8005760:	f043 0302 	orr.w	r3, r3, #2
 8005764:	6313      	str	r3, [r2, #48]	; 0x30
 8005766:	4b75      	ldr	r3, [pc, #468]	; (800593c <MX_GPIO_Init+0x26c>)
 8005768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	60bb      	str	r3, [r7, #8]
 8005770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005772:	2300      	movs	r3, #0
 8005774:	607b      	str	r3, [r7, #4]
 8005776:	4b71      	ldr	r3, [pc, #452]	; (800593c <MX_GPIO_Init+0x26c>)
 8005778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800577a:	4a70      	ldr	r2, [pc, #448]	; (800593c <MX_GPIO_Init+0x26c>)
 800577c:	f043 0308 	orr.w	r3, r3, #8
 8005780:	6313      	str	r3, [r2, #48]	; 0x30
 8005782:	4b6e      	ldr	r3, [pc, #440]	; (800593c <MX_GPIO_Init+0x26c>)
 8005784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	607b      	str	r3, [r7, #4]
 800578c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 800578e:	2200      	movs	r2, #0
 8005790:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005794:	486a      	ldr	r0, [pc, #424]	; (8005940 <MX_GPIO_Init+0x270>)
 8005796:	f003 fc6d 	bl	8009074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800579a:	2200      	movs	r2, #0
 800579c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80057a0:	4868      	ldr	r0, [pc, #416]	; (8005944 <MX_GPIO_Init+0x274>)
 80057a2:	f003 fc67 	bl	8009074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80057a6:	2200      	movs	r2, #0
 80057a8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80057ac:	4866      	ldr	r0, [pc, #408]	; (8005948 <MX_GPIO_Init+0x278>)
 80057ae:	f003 fc61 	bl	8009074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80057b2:	2200      	movs	r2, #0
 80057b4:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80057b8:	4864      	ldr	r0, [pc, #400]	; (800594c <MX_GPIO_Init+0x27c>)
 80057ba:	f003 fc5b 	bl	8009074 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80057be:	2304      	movs	r3, #4
 80057c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057c2:	2300      	movs	r3, #0
 80057c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80057ca:	f107 031c 	add.w	r3, r7, #28
 80057ce:	4619      	mov	r1, r3
 80057d0:	485b      	ldr	r0, [pc, #364]	; (8005940 <MX_GPIO_Init+0x270>)
 80057d2:	f003 fa8d 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80057d6:	230f      	movs	r3, #15
 80057d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057da:	2303      	movs	r3, #3
 80057dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057de:	2300      	movs	r3, #0
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057e2:	f107 031c 	add.w	r3, r7, #28
 80057e6:	4619      	mov	r1, r3
 80057e8:	4859      	ldr	r0, [pc, #356]	; (8005950 <MX_GPIO_Init+0x280>)
 80057ea:	f003 fa81 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80057ee:	23e1      	movs	r3, #225	; 0xe1
 80057f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057f2:	2303      	movs	r3, #3
 80057f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057fa:	f107 031c 	add.w	r3, r7, #28
 80057fe:	4619      	mov	r1, r3
 8005800:	4852      	ldr	r0, [pc, #328]	; (800594c <MX_GPIO_Init+0x27c>)
 8005802:	f003 fa75 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005806:	2303      	movs	r3, #3
 8005808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800580a:	2303      	movs	r3, #3
 800580c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800580e:	2300      	movs	r3, #0
 8005810:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005812:	f107 031c 	add.w	r3, r7, #28
 8005816:	4619      	mov	r1, r3
 8005818:	484a      	ldr	r0, [pc, #296]	; (8005944 <MX_GPIO_Init+0x274>)
 800581a:	f003 fa69 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800581e:	2304      	movs	r3, #4
 8005820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005822:	2300      	movs	r3, #0
 8005824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005826:	2301      	movs	r3, #1
 8005828:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800582a:	f107 031c 	add.w	r3, r7, #28
 800582e:	4619      	mov	r1, r3
 8005830:	4844      	ldr	r0, [pc, #272]	; (8005944 <MX_GPIO_Init+0x274>)
 8005832:	f003 fa5d 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8005836:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 800583a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800583c:	2300      	movs	r3, #0
 800583e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005840:	2301      	movs	r3, #1
 8005842:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005844:	f107 031c 	add.w	r3, r7, #28
 8005848:	4619      	mov	r1, r3
 800584a:	483d      	ldr	r0, [pc, #244]	; (8005940 <MX_GPIO_Init+0x270>)
 800584c:	f003 fa50 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005850:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005856:	2301      	movs	r3, #1
 8005858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800585a:	2300      	movs	r3, #0
 800585c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800585e:	2300      	movs	r3, #0
 8005860:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005862:	f107 031c 	add.w	r3, r7, #28
 8005866:	4619      	mov	r1, r3
 8005868:	4835      	ldr	r0, [pc, #212]	; (8005940 <MX_GPIO_Init+0x270>)
 800586a:	f003 fa41 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800586e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005874:	2301      	movs	r3, #1
 8005876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005878:	2300      	movs	r3, #0
 800587a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800587c:	2300      	movs	r3, #0
 800587e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005880:	f107 031c 	add.w	r3, r7, #28
 8005884:	4619      	mov	r1, r3
 8005886:	482f      	ldr	r0, [pc, #188]	; (8005944 <MX_GPIO_Init+0x274>)
 8005888:	f003 fa32 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800588c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005892:	2300      	movs	r3, #0
 8005894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005896:	2300      	movs	r3, #0
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800589a:	f107 031c 	add.w	r3, r7, #28
 800589e:	4619      	mov	r1, r3
 80058a0:	4829      	ldr	r0, [pc, #164]	; (8005948 <MX_GPIO_Init+0x278>)
 80058a2:	f003 fa25 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80058a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058ac:	2301      	movs	r3, #1
 80058ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b0:	2300      	movs	r3, #0
 80058b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058b4:	2300      	movs	r3, #0
 80058b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058b8:	f107 031c 	add.w	r3, r7, #28
 80058bc:	4619      	mov	r1, r3
 80058be:	4822      	ldr	r0, [pc, #136]	; (8005948 <MX_GPIO_Init+0x278>)
 80058c0:	f003 fa16 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80058c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058ca:	2301      	movs	r3, #1
 80058cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80058ce:	2301      	movs	r3, #1
 80058d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058d2:	2300      	movs	r3, #0
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058d6:	f107 031c 	add.w	r3, r7, #28
 80058da:	4619      	mov	r1, r3
 80058dc:	481a      	ldr	r0, [pc, #104]	; (8005948 <MX_GPIO_Init+0x278>)
 80058de:	f003 fa07 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80058e2:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80058e6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058e8:	2301      	movs	r3, #1
 80058ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ec:	2300      	movs	r3, #0
 80058ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058f0:	2300      	movs	r3, #0
 80058f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058f4:	f107 031c 	add.w	r3, r7, #28
 80058f8:	4619      	mov	r1, r3
 80058fa:	4814      	ldr	r0, [pc, #80]	; (800594c <MX_GPIO_Init+0x27c>)
 80058fc:	f003 f9f8 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005900:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005906:	2300      	movs	r3, #0
 8005908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800590a:	2300      	movs	r3, #0
 800590c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800590e:	f107 031c 	add.w	r3, r7, #28
 8005912:	4619      	mov	r1, r3
 8005914:	480d      	ldr	r0, [pc, #52]	; (800594c <MX_GPIO_Init+0x27c>)
 8005916:	f003 f9eb 	bl	8008cf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 800591a:	239b      	movs	r3, #155	; 0x9b
 800591c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800591e:	2300      	movs	r3, #0
 8005920:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005922:	2301      	movs	r3, #1
 8005924:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005926:	f107 031c 	add.w	r3, r7, #28
 800592a:	4619      	mov	r1, r3
 800592c:	4806      	ldr	r0, [pc, #24]	; (8005948 <MX_GPIO_Init+0x278>)
 800592e:	f003 f9df 	bl	8008cf0 <HAL_GPIO_Init>

}
 8005932:	bf00      	nop
 8005934:	3730      	adds	r7, #48	; 0x30
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	40023800 	.word	0x40023800
 8005940:	40021000 	.word	0x40021000
 8005944:	40020400 	.word	0x40020400
 8005948:	40020c00 	.word	0x40020c00
 800594c:	40020000 	.word	0x40020000
 8005950:	40020800 	.word	0x40020800

08005954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005958:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800595a:	e7fe      	b.n	800595a <Error_Handler+0x6>

0800595c <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 800595c:	b480      	push	{r7}
 800595e:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8005960:	bf00      	nop
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
	...

0800596c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005972:	2300      	movs	r3, #0
 8005974:	607b      	str	r3, [r7, #4]
 8005976:	4b10      	ldr	r3, [pc, #64]	; (80059b8 <HAL_MspInit+0x4c>)
 8005978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800597a:	4a0f      	ldr	r2, [pc, #60]	; (80059b8 <HAL_MspInit+0x4c>)
 800597c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005980:	6453      	str	r3, [r2, #68]	; 0x44
 8005982:	4b0d      	ldr	r3, [pc, #52]	; (80059b8 <HAL_MspInit+0x4c>)
 8005984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800598a:	607b      	str	r3, [r7, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800598e:	2300      	movs	r3, #0
 8005990:	603b      	str	r3, [r7, #0]
 8005992:	4b09      	ldr	r3, [pc, #36]	; (80059b8 <HAL_MspInit+0x4c>)
 8005994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005996:	4a08      	ldr	r2, [pc, #32]	; (80059b8 <HAL_MspInit+0x4c>)
 8005998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800599c:	6413      	str	r3, [r2, #64]	; 0x40
 800599e:	4b06      	ldr	r3, [pc, #24]	; (80059b8 <HAL_MspInit+0x4c>)
 80059a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059a6:	603b      	str	r3, [r7, #0]
 80059a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	40023800 	.word	0x40023800

080059bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08c      	sub	sp, #48	; 0x30
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059c4:	f107 031c 	add.w	r3, r7, #28
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]
 80059cc:	605a      	str	r2, [r3, #4]
 80059ce:	609a      	str	r2, [r3, #8]
 80059d0:	60da      	str	r2, [r3, #12]
 80059d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a4a      	ldr	r2, [pc, #296]	; (8005b04 <HAL_ADC_MspInit+0x148>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	f040 808e 	bne.w	8005afc <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80059e0:	2300      	movs	r3, #0
 80059e2:	61bb      	str	r3, [r7, #24]
 80059e4:	4b48      	ldr	r3, [pc, #288]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 80059e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e8:	4a47      	ldr	r2, [pc, #284]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 80059ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80059ee:	6453      	str	r3, [r2, #68]	; 0x44
 80059f0:	4b45      	ldr	r3, [pc, #276]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 80059f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059f8:	61bb      	str	r3, [r7, #24]
 80059fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80059fc:	2300      	movs	r3, #0
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	4b41      	ldr	r3, [pc, #260]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a04:	4a40      	ldr	r2, [pc, #256]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a06:	f043 0304 	orr.w	r3, r3, #4
 8005a0a:	6313      	str	r3, [r2, #48]	; 0x30
 8005a0c:	4b3e      	ldr	r3, [pc, #248]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a10:	f003 0304 	and.w	r3, r3, #4
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a18:	2300      	movs	r3, #0
 8005a1a:	613b      	str	r3, [r7, #16]
 8005a1c:	4b3a      	ldr	r3, [pc, #232]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a20:	4a39      	ldr	r2, [pc, #228]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a22:	f043 0301 	orr.w	r3, r3, #1
 8005a26:	6313      	str	r3, [r2, #48]	; 0x30
 8005a28:	4b37      	ldr	r3, [pc, #220]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	613b      	str	r3, [r7, #16]
 8005a32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a34:	2300      	movs	r3, #0
 8005a36:	60fb      	str	r3, [r7, #12]
 8005a38:	4b33      	ldr	r3, [pc, #204]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3c:	4a32      	ldr	r2, [pc, #200]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a3e:	f043 0302 	orr.w	r3, r3, #2
 8005a42:	6313      	str	r3, [r2, #48]	; 0x30
 8005a44:	4b30      	ldr	r3, [pc, #192]	; (8005b08 <HAL_ADC_MspInit+0x14c>)
 8005a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	60fb      	str	r3, [r7, #12]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005a50:	230f      	movs	r3, #15
 8005a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a54:	2303      	movs	r3, #3
 8005a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a5c:	f107 031c 	add.w	r3, r7, #28
 8005a60:	4619      	mov	r1, r3
 8005a62:	482a      	ldr	r0, [pc, #168]	; (8005b0c <HAL_ADC_MspInit+0x150>)
 8005a64:	f003 f944 	bl	8008cf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005a68:	23ff      	movs	r3, #255	; 0xff
 8005a6a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a70:	2300      	movs	r3, #0
 8005a72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a74:	f107 031c 	add.w	r3, r7, #28
 8005a78:	4619      	mov	r1, r3
 8005a7a:	4825      	ldr	r0, [pc, #148]	; (8005b10 <HAL_ADC_MspInit+0x154>)
 8005a7c:	f003 f938 	bl	8008cf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005a80:	2303      	movs	r3, #3
 8005a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a84:	2303      	movs	r3, #3
 8005a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a8c:	f107 031c 	add.w	r3, r7, #28
 8005a90:	4619      	mov	r1, r3
 8005a92:	4820      	ldr	r0, [pc, #128]	; (8005b14 <HAL_ADC_MspInit+0x158>)
 8005a94:	f003 f92c 	bl	8008cf0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8005a98:	4b1f      	ldr	r3, [pc, #124]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005a9a:	4a20      	ldr	r2, [pc, #128]	; (8005b1c <HAL_ADC_MspInit+0x160>)
 8005a9c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005a9e:	4b1e      	ldr	r3, [pc, #120]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005aa0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aa4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005aa6:	4b1c      	ldr	r3, [pc, #112]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005aac:	4b1a      	ldr	r3, [pc, #104]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005ab2:	4b19      	ldr	r3, [pc, #100]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005ab4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ab8:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005aba:	4b17      	ldr	r3, [pc, #92]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005abc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ac0:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005ac2:	4b15      	ldr	r3, [pc, #84]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005ac4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ac8:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005aca:	4b13      	ldr	r3, [pc, #76]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005acc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ad0:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005ad2:	4b11      	ldr	r3, [pc, #68]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005ad4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005ad8:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005ada:	4b0f      	ldr	r3, [pc, #60]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005ae0:	480d      	ldr	r0, [pc, #52]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005ae2:	f002 fd69 	bl	80085b8 <HAL_DMA_Init>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d001      	beq.n	8005af0 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8005aec:	f7ff ff32 	bl	8005954 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005af4:	639a      	str	r2, [r3, #56]	; 0x38
 8005af6:	4a08      	ldr	r2, [pc, #32]	; (8005b18 <HAL_ADC_MspInit+0x15c>)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005afc:	bf00      	nop
 8005afe:	3730      	adds	r7, #48	; 0x30
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}
 8005b04:	40012100 	.word	0x40012100
 8005b08:	40023800 	.word	0x40023800
 8005b0c:	40020800 	.word	0x40020800
 8005b10:	40020000 	.word	0x40020000
 8005b14:	40020400 	.word	0x40020400
 8005b18:	2003bbfc 	.word	0x2003bbfc
 8005b1c:	40026440 	.word	0x40026440

08005b20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	; 0x30
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b28:	f107 031c 	add.w	r3, r7, #28
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	601a      	str	r2, [r3, #0]
 8005b30:	605a      	str	r2, [r3, #4]
 8005b32:	609a      	str	r2, [r3, #8]
 8005b34:	60da      	str	r2, [r3, #12]
 8005b36:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a32      	ldr	r2, [pc, #200]	; (8005c08 <HAL_I2C_MspInit+0xe8>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d12c      	bne.n	8005b9c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b42:	2300      	movs	r3, #0
 8005b44:	61bb      	str	r3, [r7, #24]
 8005b46:	4b31      	ldr	r3, [pc, #196]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4a:	4a30      	ldr	r2, [pc, #192]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005b4c:	f043 0302 	orr.w	r3, r3, #2
 8005b50:	6313      	str	r3, [r2, #48]	; 0x30
 8005b52:	4b2e      	ldr	r3, [pc, #184]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	61bb      	str	r3, [r7, #24]
 8005b5c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005b5e:	23c0      	movs	r3, #192	; 0xc0
 8005b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005b62:	2312      	movs	r3, #18
 8005b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b66:	2301      	movs	r3, #1
 8005b68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005b6e:	2304      	movs	r3, #4
 8005b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b72:	f107 031c 	add.w	r3, r7, #28
 8005b76:	4619      	mov	r1, r3
 8005b78:	4825      	ldr	r0, [pc, #148]	; (8005c10 <HAL_I2C_MspInit+0xf0>)
 8005b7a:	f003 f8b9 	bl	8008cf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005b7e:	2300      	movs	r3, #0
 8005b80:	617b      	str	r3, [r7, #20]
 8005b82:	4b22      	ldr	r3, [pc, #136]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b86:	4a21      	ldr	r2, [pc, #132]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005b88:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005b8e:	4b1f      	ldr	r3, [pc, #124]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005b9a:	e031      	b.n	8005c00 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a1c      	ldr	r2, [pc, #112]	; (8005c14 <HAL_I2C_MspInit+0xf4>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d12c      	bne.n	8005c00 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	613b      	str	r3, [r7, #16]
 8005baa:	4b18      	ldr	r3, [pc, #96]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bae:	4a17      	ldr	r2, [pc, #92]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005bb0:	f043 0302 	orr.w	r3, r3, #2
 8005bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8005bb6:	4b15      	ldr	r3, [pc, #84]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	613b      	str	r3, [r7, #16]
 8005bc0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005bc2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005bc8:	2312      	movs	r3, #18
 8005bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005bd4:	2304      	movs	r3, #4
 8005bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bd8:	f107 031c 	add.w	r3, r7, #28
 8005bdc:	4619      	mov	r1, r3
 8005bde:	480c      	ldr	r0, [pc, #48]	; (8005c10 <HAL_I2C_MspInit+0xf0>)
 8005be0:	f003 f886 	bl	8008cf0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005be4:	2300      	movs	r3, #0
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	4b08      	ldr	r3, [pc, #32]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bec:	4a07      	ldr	r2, [pc, #28]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005bee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005bf2:	6413      	str	r3, [r2, #64]	; 0x40
 8005bf4:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <HAL_I2C_MspInit+0xec>)
 8005bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bfc:	60fb      	str	r3, [r7, #12]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
}
 8005c00:	bf00      	nop
 8005c02:	3730      	adds	r7, #48	; 0x30
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40005400 	.word	0x40005400
 8005c0c:	40023800 	.word	0x40023800
 8005c10:	40020400 	.word	0x40020400
 8005c14:	40005800 	.word	0x40005800

08005c18 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b08a      	sub	sp, #40	; 0x28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c20:	f107 0314 	add.w	r3, r7, #20
 8005c24:	2200      	movs	r2, #0
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	605a      	str	r2, [r3, #4]
 8005c2a:	609a      	str	r2, [r3, #8]
 8005c2c:	60da      	str	r2, [r3, #12]
 8005c2e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a69      	ldr	r2, [pc, #420]	; (8005ddc <HAL_SD_MspInit+0x1c4>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	f040 80cb 	bne.w	8005dd2 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	613b      	str	r3, [r7, #16]
 8005c40:	4b67      	ldr	r3, [pc, #412]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c44:	4a66      	ldr	r2, [pc, #408]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c4a:	6453      	str	r3, [r2, #68]	; 0x44
 8005c4c:	4b64      	ldr	r3, [pc, #400]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c54:	613b      	str	r3, [r7, #16]
 8005c56:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c58:	2300      	movs	r3, #0
 8005c5a:	60fb      	str	r3, [r7, #12]
 8005c5c:	4b60      	ldr	r3, [pc, #384]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c60:	4a5f      	ldr	r2, [pc, #380]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c62:	f043 0304 	orr.w	r3, r3, #4
 8005c66:	6313      	str	r3, [r2, #48]	; 0x30
 8005c68:	4b5d      	ldr	r3, [pc, #372]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6c:	f003 0304 	and.w	r3, r3, #4
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c74:	2300      	movs	r3, #0
 8005c76:	60bb      	str	r3, [r7, #8]
 8005c78:	4b59      	ldr	r3, [pc, #356]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7c:	4a58      	ldr	r2, [pc, #352]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c7e:	f043 0308 	orr.w	r3, r3, #8
 8005c82:	6313      	str	r3, [r2, #48]	; 0x30
 8005c84:	4b56      	ldr	r3, [pc, #344]	; (8005de0 <HAL_SD_MspInit+0x1c8>)
 8005c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c88:	f003 0308 	and.w	r3, r3, #8
 8005c8c:	60bb      	str	r3, [r7, #8]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005c90:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005c94:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c96:	2302      	movs	r3, #2
 8005c98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005ca2:	230c      	movs	r3, #12
 8005ca4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ca6:	f107 0314 	add.w	r3, r7, #20
 8005caa:	4619      	mov	r1, r3
 8005cac:	484d      	ldr	r0, [pc, #308]	; (8005de4 <HAL_SD_MspInit+0x1cc>)
 8005cae:	f003 f81f 	bl	8008cf0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005cb2:	2304      	movs	r3, #4
 8005cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb6:	2302      	movs	r3, #2
 8005cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005cc2:	230c      	movs	r3, #12
 8005cc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005cc6:	f107 0314 	add.w	r3, r7, #20
 8005cca:	4619      	mov	r1, r3
 8005ccc:	4846      	ldr	r0, [pc, #280]	; (8005de8 <HAL_SD_MspInit+0x1d0>)
 8005cce:	f003 f80f 	bl	8008cf0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8005cd2:	4b46      	ldr	r3, [pc, #280]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005cd4:	4a46      	ldr	r2, [pc, #280]	; (8005df0 <HAL_SD_MspInit+0x1d8>)
 8005cd6:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005cd8:	4b44      	ldr	r3, [pc, #272]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005cda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005cde:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ce0:	4b42      	ldr	r3, [pc, #264]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ce6:	4b41      	ldr	r3, [pc, #260]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005cec:	4b3f      	ldr	r3, [pc, #252]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005cee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005cf2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005cf4:	4b3d      	ldr	r3, [pc, #244]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005cf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005cfa:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005cfc:	4b3b      	ldr	r3, [pc, #236]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005cfe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005d02:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8005d04:	4b39      	ldr	r3, [pc, #228]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d06:	2220      	movs	r2, #32
 8005d08:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005d0a:	4b38      	ldr	r3, [pc, #224]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d0c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005d10:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005d12:	4b36      	ldr	r3, [pc, #216]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d14:	2204      	movs	r2, #4
 8005d16:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005d18:	4b34      	ldr	r3, [pc, #208]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d1a:	2203      	movs	r2, #3
 8005d1c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8005d1e:	4b33      	ldr	r3, [pc, #204]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d20:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005d24:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005d26:	4b31      	ldr	r3, [pc, #196]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d28:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005d2c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8005d2e:	482f      	ldr	r0, [pc, #188]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d30:	f002 fc42 	bl	80085b8 <HAL_DMA_Init>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8005d3a:	f7ff fe0b 	bl	8005954 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a2a      	ldr	r2, [pc, #168]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d42:	641a      	str	r2, [r3, #64]	; 0x40
 8005d44:	4a29      	ldr	r2, [pc, #164]	; (8005dec <HAL_SD_MspInit+0x1d4>)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8005d4a:	4b2a      	ldr	r3, [pc, #168]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d4c:	4a2a      	ldr	r2, [pc, #168]	; (8005df8 <HAL_SD_MspInit+0x1e0>)
 8005d4e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8005d50:	4b28      	ldr	r3, [pc, #160]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005d56:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005d58:	4b26      	ldr	r3, [pc, #152]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d5a:	2240      	movs	r2, #64	; 0x40
 8005d5c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d5e:	4b25      	ldr	r3, [pc, #148]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d60:	2200      	movs	r2, #0
 8005d62:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005d64:	4b23      	ldr	r3, [pc, #140]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d6a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005d6c:	4b21      	ldr	r3, [pc, #132]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d72:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005d74:	4b1f      	ldr	r3, [pc, #124]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005d7a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005d7c:	4b1d      	ldr	r3, [pc, #116]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d7e:	2220      	movs	r2, #32
 8005d80:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005d82:	4b1c      	ldr	r3, [pc, #112]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d84:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005d88:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005d8a:	4b1a      	ldr	r3, [pc, #104]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d8c:	2204      	movs	r2, #4
 8005d8e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005d90:	4b18      	ldr	r3, [pc, #96]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d92:	2203      	movs	r2, #3
 8005d94:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005d96:	4b17      	ldr	r3, [pc, #92]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005d98:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005d9c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005d9e:	4b15      	ldr	r3, [pc, #84]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005da0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005da4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005da6:	4813      	ldr	r0, [pc, #76]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005da8:	f002 fc06 	bl	80085b8 <HAL_DMA_Init>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8005db2:	f7ff fdcf 	bl	8005954 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a0e      	ldr	r2, [pc, #56]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005dba:	63da      	str	r2, [r3, #60]	; 0x3c
 8005dbc:	4a0d      	ldr	r2, [pc, #52]	; (8005df4 <HAL_SD_MspInit+0x1dc>)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	2031      	movs	r0, #49	; 0x31
 8005dc8:	f002 fbbf 	bl	800854a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005dcc:	2031      	movs	r0, #49	; 0x31
 8005dce:	f002 fbd8 	bl	8008582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8005dd2:	bf00      	nop
 8005dd4:	3728      	adds	r7, #40	; 0x28
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40023800 	.word	0x40023800
 8005de4:	40020800 	.word	0x40020800
 8005de8:	40020c00 	.word	0x40020c00
 8005dec:	2003b724 	.word	0x2003b724
 8005df0:	40026458 	.word	0x40026458
 8005df4:	2003ba58 	.word	0x2003ba58
 8005df8:	400264a0 	.word	0x400264a0

08005dfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08a      	sub	sp, #40	; 0x28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e04:	f107 0314 	add.w	r3, r7, #20
 8005e08:	2200      	movs	r2, #0
 8005e0a:	601a      	str	r2, [r3, #0]
 8005e0c:	605a      	str	r2, [r3, #4]
 8005e0e:	609a      	str	r2, [r3, #8]
 8005e10:	60da      	str	r2, [r3, #12]
 8005e12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a19      	ldr	r2, [pc, #100]	; (8005e80 <HAL_SPI_MspInit+0x84>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d12c      	bne.n	8005e78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005e1e:	2300      	movs	r3, #0
 8005e20:	613b      	str	r3, [r7, #16]
 8005e22:	4b18      	ldr	r3, [pc, #96]	; (8005e84 <HAL_SPI_MspInit+0x88>)
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	4a17      	ldr	r2, [pc, #92]	; (8005e84 <HAL_SPI_MspInit+0x88>)
 8005e28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8005e2e:	4b15      	ldr	r3, [pc, #84]	; (8005e84 <HAL_SPI_MspInit+0x88>)
 8005e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e36:	613b      	str	r3, [r7, #16]
 8005e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	4b11      	ldr	r3, [pc, #68]	; (8005e84 <HAL_SPI_MspInit+0x88>)
 8005e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e42:	4a10      	ldr	r2, [pc, #64]	; (8005e84 <HAL_SPI_MspInit+0x88>)
 8005e44:	f043 0302 	orr.w	r3, r3, #2
 8005e48:	6313      	str	r3, [r2, #48]	; 0x30
 8005e4a:	4b0e      	ldr	r3, [pc, #56]	; (8005e84 <HAL_SPI_MspInit+0x88>)
 8005e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	60fb      	str	r3, [r7, #12]
 8005e54:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005e56:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e60:	2300      	movs	r3, #0
 8005e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e64:	2303      	movs	r3, #3
 8005e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005e68:	2305      	movs	r3, #5
 8005e6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e6c:	f107 0314 	add.w	r3, r7, #20
 8005e70:	4619      	mov	r1, r3
 8005e72:	4805      	ldr	r0, [pc, #20]	; (8005e88 <HAL_SPI_MspInit+0x8c>)
 8005e74:	f002 ff3c 	bl	8008cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005e78:	bf00      	nop
 8005e7a:	3728      	adds	r7, #40	; 0x28
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	40003800 	.word	0x40003800
 8005e84:	40023800 	.word	0x40023800
 8005e88:	40020400 	.word	0x40020400

08005e8c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b08c      	sub	sp, #48	; 0x30
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e94:	f107 031c 	add.w	r3, r7, #28
 8005e98:	2200      	movs	r2, #0
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	605a      	str	r2, [r3, #4]
 8005e9e:	609a      	str	r2, [r3, #8]
 8005ea0:	60da      	str	r2, [r3, #12]
 8005ea2:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a2d      	ldr	r2, [pc, #180]	; (8005f60 <HAL_TIM_PWM_MspInit+0xd4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d12d      	bne.n	8005f0a <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005eae:	2300      	movs	r3, #0
 8005eb0:	61bb      	str	r3, [r7, #24]
 8005eb2:	4b2c      	ldr	r3, [pc, #176]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb6:	4a2b      	ldr	r2, [pc, #172]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005eb8:	f043 0301 	orr.w	r3, r3, #1
 8005ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8005ebe:	4b29      	ldr	r3, [pc, #164]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	61bb      	str	r3, [r7, #24]
 8005ec8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
 8005ece:	4b25      	ldr	r3, [pc, #148]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed2:	4a24      	ldr	r2, [pc, #144]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005ed4:	f043 0310 	orr.w	r3, r3, #16
 8005ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8005eda:	4b22      	ldr	r3, [pc, #136]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ede:	f003 0310 	and.w	r3, r3, #16
 8005ee2:	617b      	str	r3, [r7, #20]
 8005ee4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005ee6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eec:	2302      	movs	r3, #2
 8005eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005efc:	f107 031c 	add.w	r3, r7, #28
 8005f00:	4619      	mov	r1, r3
 8005f02:	4819      	ldr	r0, [pc, #100]	; (8005f68 <HAL_TIM_PWM_MspInit+0xdc>)
 8005f04:	f002 fef4 	bl	8008cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005f08:	e026      	b.n	8005f58 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a17      	ldr	r2, [pc, #92]	; (8005f6c <HAL_TIM_PWM_MspInit+0xe0>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d10e      	bne.n	8005f32 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f14:	2300      	movs	r3, #0
 8005f16:	613b      	str	r3, [r7, #16]
 8005f18:	4b12      	ldr	r3, [pc, #72]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1c:	4a11      	ldr	r2, [pc, #68]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005f1e:	f043 0302 	orr.w	r3, r3, #2
 8005f22:	6413      	str	r3, [r2, #64]	; 0x40
 8005f24:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	613b      	str	r3, [r7, #16]
 8005f2e:	693b      	ldr	r3, [r7, #16]
}
 8005f30:	e012      	b.n	8005f58 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a0e      	ldr	r2, [pc, #56]	; (8005f70 <HAL_TIM_PWM_MspInit+0xe4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d10d      	bne.n	8005f58 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60fb      	str	r3, [r7, #12]
 8005f40:	4b08      	ldr	r3, [pc, #32]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f44:	4a07      	ldr	r2, [pc, #28]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005f46:	f043 0304 	orr.w	r3, r3, #4
 8005f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8005f4c:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <HAL_TIM_PWM_MspInit+0xd8>)
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	60fb      	str	r3, [r7, #12]
 8005f56:	68fb      	ldr	r3, [r7, #12]
}
 8005f58:	bf00      	nop
 8005f5a:	3730      	adds	r7, #48	; 0x30
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	40010000 	.word	0x40010000
 8005f64:	40023800 	.word	0x40023800
 8005f68:	40021000 	.word	0x40021000
 8005f6c:	40000400 	.word	0x40000400
 8005f70:	40000800 	.word	0x40000800

08005f74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b088      	sub	sp, #32
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a3e      	ldr	r2, [pc, #248]	; (800607c <HAL_TIM_Base_MspInit+0x108>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d116      	bne.n	8005fb4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005f86:	2300      	movs	r3, #0
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	4b3d      	ldr	r3, [pc, #244]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	4a3c      	ldr	r2, [pc, #240]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005f90:	f043 0310 	orr.w	r3, r3, #16
 8005f94:	6413      	str	r3, [r2, #64]	; 0x40
 8005f96:	4b3a      	ldr	r3, [pc, #232]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9a:	f003 0310 	and.w	r3, r3, #16
 8005f9e:	61fb      	str	r3, [r7, #28]
 8005fa0:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2101      	movs	r1, #1
 8005fa6:	2036      	movs	r0, #54	; 0x36
 8005fa8:	f002 facf 	bl	800854a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005fac:	2036      	movs	r0, #54	; 0x36
 8005fae:	f002 fae8 	bl	8008582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8005fb2:	e05e      	b.n	8006072 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a32      	ldr	r2, [pc, #200]	; (8006084 <HAL_TIM_Base_MspInit+0x110>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d116      	bne.n	8005fec <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61bb      	str	r3, [r7, #24]
 8005fc2:	4b2f      	ldr	r3, [pc, #188]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	4a2e      	ldr	r2, [pc, #184]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005fc8:	f043 0320 	orr.w	r3, r3, #32
 8005fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8005fce:	4b2c      	ldr	r3, [pc, #176]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd2:	f003 0320 	and.w	r3, r3, #32
 8005fd6:	61bb      	str	r3, [r7, #24]
 8005fd8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005fda:	2200      	movs	r2, #0
 8005fdc:	2100      	movs	r1, #0
 8005fde:	2037      	movs	r0, #55	; 0x37
 8005fe0:	f002 fab3 	bl	800854a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005fe4:	2037      	movs	r0, #55	; 0x37
 8005fe6:	f002 facc 	bl	8008582 <HAL_NVIC_EnableIRQ>
}
 8005fea:	e042      	b.n	8006072 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a25      	ldr	r2, [pc, #148]	; (8006088 <HAL_TIM_Base_MspInit+0x114>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d10e      	bne.n	8006014 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]
 8005ffa:	4b21      	ldr	r3, [pc, #132]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8005ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ffe:	4a20      	ldr	r2, [pc, #128]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006004:	6453      	str	r3, [r2, #68]	; 0x44
 8006006:	4b1e      	ldr	r3, [pc, #120]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800600a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800600e:	617b      	str	r3, [r7, #20]
 8006010:	697b      	ldr	r3, [r7, #20]
}
 8006012:	e02e      	b.n	8006072 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a1c      	ldr	r2, [pc, #112]	; (800608c <HAL_TIM_Base_MspInit+0x118>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d10e      	bne.n	800603c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800601e:	2300      	movs	r3, #0
 8006020:	613b      	str	r3, [r7, #16]
 8006022:	4b17      	ldr	r3, [pc, #92]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006026:	4a16      	ldr	r2, [pc, #88]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800602c:	6453      	str	r3, [r2, #68]	; 0x44
 800602e:	4b14      	ldr	r3, [pc, #80]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006032:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006036:	613b      	str	r3, [r7, #16]
 8006038:	693b      	ldr	r3, [r7, #16]
}
 800603a:	e01a      	b.n	8006072 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a13      	ldr	r2, [pc, #76]	; (8006090 <HAL_TIM_Base_MspInit+0x11c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d115      	bne.n	8006072 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8006046:	2300      	movs	r3, #0
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	4b0d      	ldr	r3, [pc, #52]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 800604c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604e:	4a0c      	ldr	r2, [pc, #48]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006054:	6413      	str	r3, [r2, #64]	; 0x40
 8006056:	4b0a      	ldr	r3, [pc, #40]	; (8006080 <HAL_TIM_Base_MspInit+0x10c>)
 8006058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800605e:	60fb      	str	r3, [r7, #12]
 8006060:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8006062:	2200      	movs	r2, #0
 8006064:	2100      	movs	r1, #0
 8006066:	202c      	movs	r0, #44	; 0x2c
 8006068:	f002 fa6f 	bl	800854a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800606c:	202c      	movs	r0, #44	; 0x2c
 800606e:	f002 fa88 	bl	8008582 <HAL_NVIC_EnableIRQ>
}
 8006072:	bf00      	nop
 8006074:	3720      	adds	r7, #32
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	40001000 	.word	0x40001000
 8006080:	40023800 	.word	0x40023800
 8006084:	40001400 	.word	0x40001400
 8006088:	40014400 	.word	0x40014400
 800608c:	40014800 	.word	0x40014800
 8006090:	40001c00 	.word	0x40001c00

08006094 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08a      	sub	sp, #40	; 0x28
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800609c:	f107 0314 	add.w	r3, r7, #20
 80060a0:	2200      	movs	r2, #0
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	605a      	str	r2, [r3, #4]
 80060a6:	609a      	str	r2, [r3, #8]
 80060a8:	60da      	str	r2, [r3, #12]
 80060aa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a1d      	ldr	r2, [pc, #116]	; (8006128 <HAL_TIM_Encoder_MspInit+0x94>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d133      	bne.n	800611e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80060b6:	2300      	movs	r3, #0
 80060b8:	613b      	str	r3, [r7, #16]
 80060ba:	4b1c      	ldr	r3, [pc, #112]	; (800612c <HAL_TIM_Encoder_MspInit+0x98>)
 80060bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060be:	4a1b      	ldr	r2, [pc, #108]	; (800612c <HAL_TIM_Encoder_MspInit+0x98>)
 80060c0:	f043 0302 	orr.w	r3, r3, #2
 80060c4:	6453      	str	r3, [r2, #68]	; 0x44
 80060c6:	4b19      	ldr	r3, [pc, #100]	; (800612c <HAL_TIM_Encoder_MspInit+0x98>)
 80060c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ca:	f003 0302 	and.w	r3, r3, #2
 80060ce:	613b      	str	r3, [r7, #16]
 80060d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80060d2:	2300      	movs	r3, #0
 80060d4:	60fb      	str	r3, [r7, #12]
 80060d6:	4b15      	ldr	r3, [pc, #84]	; (800612c <HAL_TIM_Encoder_MspInit+0x98>)
 80060d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060da:	4a14      	ldr	r2, [pc, #80]	; (800612c <HAL_TIM_Encoder_MspInit+0x98>)
 80060dc:	f043 0304 	orr.w	r3, r3, #4
 80060e0:	6313      	str	r3, [r2, #48]	; 0x30
 80060e2:	4b12      	ldr	r3, [pc, #72]	; (800612c <HAL_TIM_Encoder_MspInit+0x98>)
 80060e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e6:	f003 0304 	and.w	r3, r3, #4
 80060ea:	60fb      	str	r3, [r7, #12]
 80060ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80060ee:	23c0      	movs	r3, #192	; 0xc0
 80060f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060f2:	2302      	movs	r3, #2
 80060f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060f6:	2300      	movs	r3, #0
 80060f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060fa:	2300      	movs	r3, #0
 80060fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80060fe:	2303      	movs	r3, #3
 8006100:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006102:	f107 0314 	add.w	r3, r7, #20
 8006106:	4619      	mov	r1, r3
 8006108:	4809      	ldr	r0, [pc, #36]	; (8006130 <HAL_TIM_Encoder_MspInit+0x9c>)
 800610a:	f002 fdf1 	bl	8008cf0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800610e:	2200      	movs	r2, #0
 8006110:	2100      	movs	r1, #0
 8006112:	202c      	movs	r0, #44	; 0x2c
 8006114:	f002 fa19 	bl	800854a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8006118:	202c      	movs	r0, #44	; 0x2c
 800611a:	f002 fa32 	bl	8008582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800611e:	bf00      	nop
 8006120:	3728      	adds	r7, #40	; 0x28
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	40010400 	.word	0x40010400
 800612c:	40023800 	.word	0x40023800
 8006130:	40020800 	.word	0x40020800

08006134 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08c      	sub	sp, #48	; 0x30
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800613c:	f107 031c 	add.w	r3, r7, #28
 8006140:	2200      	movs	r2, #0
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	605a      	str	r2, [r3, #4]
 8006146:	609a      	str	r2, [r3, #8]
 8006148:	60da      	str	r2, [r3, #12]
 800614a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a5c      	ldr	r2, [pc, #368]	; (80062c4 <HAL_TIM_MspPostInit+0x190>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d11f      	bne.n	8006196 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006156:	2300      	movs	r3, #0
 8006158:	61bb      	str	r3, [r7, #24]
 800615a:	4b5b      	ldr	r3, [pc, #364]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	4a5a      	ldr	r2, [pc, #360]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 8006160:	f043 0310 	orr.w	r3, r3, #16
 8006164:	6313      	str	r3, [r2, #48]	; 0x30
 8006166:	4b58      	ldr	r3, [pc, #352]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 8006168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616a:	f003 0310 	and.w	r3, r3, #16
 800616e:	61bb      	str	r3, [r7, #24]
 8006170:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006178:	2302      	movs	r3, #2
 800617a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800617c:	2300      	movs	r3, #0
 800617e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006180:	2300      	movs	r3, #0
 8006182:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006184:	2301      	movs	r3, #1
 8006186:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006188:	f107 031c 	add.w	r3, r7, #28
 800618c:	4619      	mov	r1, r3
 800618e:	484f      	ldr	r0, [pc, #316]	; (80062cc <HAL_TIM_MspPostInit+0x198>)
 8006190:	f002 fdae 	bl	8008cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8006194:	e091      	b.n	80062ba <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a4d      	ldr	r2, [pc, #308]	; (80062d0 <HAL_TIM_MspPostInit+0x19c>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d11e      	bne.n	80061de <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061a0:	2300      	movs	r3, #0
 80061a2:	617b      	str	r3, [r7, #20]
 80061a4:	4b48      	ldr	r3, [pc, #288]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 80061a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a8:	4a47      	ldr	r2, [pc, #284]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 80061aa:	f043 0302 	orr.w	r3, r3, #2
 80061ae:	6313      	str	r3, [r2, #48]	; 0x30
 80061b0:	4b45      	ldr	r3, [pc, #276]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 80061b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80061bc:	2330      	movs	r3, #48	; 0x30
 80061be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061c0:	2302      	movs	r3, #2
 80061c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061c4:	2300      	movs	r3, #0
 80061c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061c8:	2300      	movs	r3, #0
 80061ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80061cc:	2302      	movs	r3, #2
 80061ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061d0:	f107 031c 	add.w	r3, r7, #28
 80061d4:	4619      	mov	r1, r3
 80061d6:	483f      	ldr	r0, [pc, #252]	; (80062d4 <HAL_TIM_MspPostInit+0x1a0>)
 80061d8:	f002 fd8a 	bl	8008cf0 <HAL_GPIO_Init>
}
 80061dc:	e06d      	b.n	80062ba <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a3d      	ldr	r2, [pc, #244]	; (80062d8 <HAL_TIM_MspPostInit+0x1a4>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d11f      	bne.n	8006228 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80061e8:	2300      	movs	r3, #0
 80061ea:	613b      	str	r3, [r7, #16]
 80061ec:	4b36      	ldr	r3, [pc, #216]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 80061ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f0:	4a35      	ldr	r2, [pc, #212]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 80061f2:	f043 0308 	orr.w	r3, r3, #8
 80061f6:	6313      	str	r3, [r2, #48]	; 0x30
 80061f8:	4b33      	ldr	r3, [pc, #204]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 80061fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061fc:	f003 0308 	and.w	r3, r3, #8
 8006200:	613b      	str	r3, [r7, #16]
 8006202:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8006204:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800620a:	2302      	movs	r3, #2
 800620c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800620e:	2300      	movs	r3, #0
 8006210:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006212:	2300      	movs	r3, #0
 8006214:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006216:	2302      	movs	r3, #2
 8006218:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800621a:	f107 031c 	add.w	r3, r7, #28
 800621e:	4619      	mov	r1, r3
 8006220:	482e      	ldr	r0, [pc, #184]	; (80062dc <HAL_TIM_MspPostInit+0x1a8>)
 8006222:	f002 fd65 	bl	8008cf0 <HAL_GPIO_Init>
}
 8006226:	e048      	b.n	80062ba <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a2c      	ldr	r2, [pc, #176]	; (80062e0 <HAL_TIM_MspPostInit+0x1ac>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d11f      	bne.n	8006272 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	4b24      	ldr	r3, [pc, #144]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 8006238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623a:	4a23      	ldr	r2, [pc, #140]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 800623c:	f043 0302 	orr.w	r3, r3, #2
 8006240:	6313      	str	r3, [r2, #48]	; 0x30
 8006242:	4b21      	ldr	r3, [pc, #132]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 8006244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	60fb      	str	r3, [r7, #12]
 800624c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800624e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006254:	2302      	movs	r3, #2
 8006256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006258:	2300      	movs	r3, #0
 800625a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800625c:	2300      	movs	r3, #0
 800625e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8006260:	2303      	movs	r3, #3
 8006262:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006264:	f107 031c 	add.w	r3, r7, #28
 8006268:	4619      	mov	r1, r3
 800626a:	481a      	ldr	r0, [pc, #104]	; (80062d4 <HAL_TIM_MspPostInit+0x1a0>)
 800626c:	f002 fd40 	bl	8008cf0 <HAL_GPIO_Init>
}
 8006270:	e023      	b.n	80062ba <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a1b      	ldr	r2, [pc, #108]	; (80062e4 <HAL_TIM_MspPostInit+0x1b0>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d11e      	bne.n	80062ba <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800627c:	2300      	movs	r3, #0
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	4b11      	ldr	r3, [pc, #68]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 8006282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006284:	4a10      	ldr	r2, [pc, #64]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 8006286:	f043 0302 	orr.w	r3, r3, #2
 800628a:	6313      	str	r3, [r2, #48]	; 0x30
 800628c:	4b0e      	ldr	r3, [pc, #56]	; (80062c8 <HAL_TIM_MspPostInit+0x194>)
 800628e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	60bb      	str	r3, [r7, #8]
 8006296:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006298:	f44f 7300 	mov.w	r3, #512	; 0x200
 800629c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800629e:	2302      	movs	r3, #2
 80062a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062a2:	2300      	movs	r3, #0
 80062a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062a6:	2300      	movs	r3, #0
 80062a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80062aa:	2303      	movs	r3, #3
 80062ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062ae:	f107 031c 	add.w	r3, r7, #28
 80062b2:	4619      	mov	r1, r3
 80062b4:	4807      	ldr	r0, [pc, #28]	; (80062d4 <HAL_TIM_MspPostInit+0x1a0>)
 80062b6:	f002 fd1b 	bl	8008cf0 <HAL_GPIO_Init>
}
 80062ba:	bf00      	nop
 80062bc:	3730      	adds	r7, #48	; 0x30
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40010000 	.word	0x40010000
 80062c8:	40023800 	.word	0x40023800
 80062cc:	40021000 	.word	0x40021000
 80062d0:	40000400 	.word	0x40000400
 80062d4:	40020400 	.word	0x40020400
 80062d8:	40000800 	.word	0x40000800
 80062dc:	40020c00 	.word	0x40020c00
 80062e0:	40014400 	.word	0x40014400
 80062e4:	40014800 	.word	0x40014800

080062e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08a      	sub	sp, #40	; 0x28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062f0:	f107 0314 	add.w	r3, r7, #20
 80062f4:	2200      	movs	r2, #0
 80062f6:	601a      	str	r2, [r3, #0]
 80062f8:	605a      	str	r2, [r3, #4]
 80062fa:	609a      	str	r2, [r3, #8]
 80062fc:	60da      	str	r2, [r3, #12]
 80062fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a19      	ldr	r2, [pc, #100]	; (800636c <HAL_UART_MspInit+0x84>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d12b      	bne.n	8006362 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800630a:	2300      	movs	r3, #0
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	4b18      	ldr	r3, [pc, #96]	; (8006370 <HAL_UART_MspInit+0x88>)
 8006310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006312:	4a17      	ldr	r2, [pc, #92]	; (8006370 <HAL_UART_MspInit+0x88>)
 8006314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006318:	6413      	str	r3, [r2, #64]	; 0x40
 800631a:	4b15      	ldr	r3, [pc, #84]	; (8006370 <HAL_UART_MspInit+0x88>)
 800631c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006322:	613b      	str	r3, [r7, #16]
 8006324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006326:	2300      	movs	r3, #0
 8006328:	60fb      	str	r3, [r7, #12]
 800632a:	4b11      	ldr	r3, [pc, #68]	; (8006370 <HAL_UART_MspInit+0x88>)
 800632c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800632e:	4a10      	ldr	r2, [pc, #64]	; (8006370 <HAL_UART_MspInit+0x88>)
 8006330:	f043 0308 	orr.w	r3, r3, #8
 8006334:	6313      	str	r3, [r2, #48]	; 0x30
 8006336:	4b0e      	ldr	r3, [pc, #56]	; (8006370 <HAL_UART_MspInit+0x88>)
 8006338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800633a:	f003 0308 	and.w	r3, r3, #8
 800633e:	60fb      	str	r3, [r7, #12]
 8006340:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006342:	2360      	movs	r3, #96	; 0x60
 8006344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006346:	2302      	movs	r3, #2
 8006348:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800634a:	2300      	movs	r3, #0
 800634c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800634e:	2303      	movs	r3, #3
 8006350:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006352:	2307      	movs	r3, #7
 8006354:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006356:	f107 0314 	add.w	r3, r7, #20
 800635a:	4619      	mov	r1, r3
 800635c:	4805      	ldr	r0, [pc, #20]	; (8006374 <HAL_UART_MspInit+0x8c>)
 800635e:	f002 fcc7 	bl	8008cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006362:	bf00      	nop
 8006364:	3728      	adds	r7, #40	; 0x28
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	40004400 	.word	0x40004400
 8006370:	40023800 	.word	0x40023800
 8006374:	40020c00 	.word	0x40020c00

08006378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006378:	b480      	push	{r7}
 800637a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800637c:	e7fe      	b.n	800637c <NMI_Handler+0x4>

0800637e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800637e:	b480      	push	{r7}
 8006380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006382:	e7fe      	b.n	8006382 <HardFault_Handler+0x4>

08006384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006384:	b480      	push	{r7}
 8006386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006388:	e7fe      	b.n	8006388 <MemManage_Handler+0x4>

0800638a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800638a:	b480      	push	{r7}
 800638c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800638e:	e7fe      	b.n	800638e <BusFault_Handler+0x4>

08006390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006390:	b480      	push	{r7}
 8006392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006394:	e7fe      	b.n	8006394 <UsageFault_Handler+0x4>

08006396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006396:	b480      	push	{r7}
 8006398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800639a:	bf00      	nop
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80063a4:	b480      	push	{r7}
 80063a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80063a8:	bf00      	nop
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80063b2:	b480      	push	{r7}
 80063b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80063b6:	bf00      	nop
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80063c4:	f001 fba0 	bl	8007b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80063c8:	bf00      	nop
 80063ca:	bd80      	pop	{r7, pc}

080063cc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80063d0:	4803      	ldr	r0, [pc, #12]	; (80063e0 <TIM8_UP_TIM13_IRQHandler+0x14>)
 80063d2:	f006 fe70 	bl	800d0b6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80063d6:	4803      	ldr	r0, [pc, #12]	; (80063e4 <TIM8_UP_TIM13_IRQHandler+0x18>)
 80063d8:	f006 fe6d 	bl	800d0b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80063dc:	bf00      	nop
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	2003b7dc 	.word	0x2003b7dc
 80063e4:	2003b9d8 	.word	0x2003b9d8

080063e8 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80063ec:	4802      	ldr	r0, [pc, #8]	; (80063f8 <SDIO_IRQHandler+0x10>)
 80063ee:	f004 ff09 	bl	800b204 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80063f2:	bf00      	nop
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	2003bb38 	.word	0x2003bb38

080063fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006400:	4802      	ldr	r0, [pc, #8]	; (800640c <TIM6_DAC_IRQHandler+0x10>)
 8006402:	f006 fe58 	bl	800d0b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006406:	bf00      	nop
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	2003bab8 	.word	0x2003bab8

08006410 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006414:	4802      	ldr	r0, [pc, #8]	; (8006420 <TIM7_IRQHandler+0x10>)
 8006416:	f006 fe4e 	bl	800d0b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800641a:	bf00      	nop
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	2003bc5c 	.word	0x2003bc5c

08006424 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006428:	4802      	ldr	r0, [pc, #8]	; (8006434 <DMA2_Stream2_IRQHandler+0x10>)
 800642a:	f002 f9ed 	bl	8008808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800642e:	bf00      	nop
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	2003bbfc 	.word	0x2003bbfc

08006438 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800643c:	4802      	ldr	r0, [pc, #8]	; (8006448 <DMA2_Stream3_IRQHandler+0x10>)
 800643e:	f002 f9e3 	bl	8008808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8006442:	bf00      	nop
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	2003b724 	.word	0x2003b724

0800644c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8006450:	4802      	ldr	r0, [pc, #8]	; (800645c <DMA2_Stream6_IRQHandler+0x10>)
 8006452:	f002 f9d9 	bl	8008808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8006456:	bf00      	nop
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	2003ba58 	.word	0x2003ba58

08006460 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006468:	4a14      	ldr	r2, [pc, #80]	; (80064bc <_sbrk+0x5c>)
 800646a:	4b15      	ldr	r3, [pc, #84]	; (80064c0 <_sbrk+0x60>)
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006474:	4b13      	ldr	r3, [pc, #76]	; (80064c4 <_sbrk+0x64>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d102      	bne.n	8006482 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800647c:	4b11      	ldr	r3, [pc, #68]	; (80064c4 <_sbrk+0x64>)
 800647e:	4a12      	ldr	r2, [pc, #72]	; (80064c8 <_sbrk+0x68>)
 8006480:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006482:	4b10      	ldr	r3, [pc, #64]	; (80064c4 <_sbrk+0x64>)
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4413      	add	r3, r2
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	429a      	cmp	r2, r3
 800648e:	d207      	bcs.n	80064a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006490:	f00d f8a4 	bl	80135dc <__errno>
 8006494:	4602      	mov	r2, r0
 8006496:	230c      	movs	r3, #12
 8006498:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	e009      	b.n	80064b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80064a0:	4b08      	ldr	r3, [pc, #32]	; (80064c4 <_sbrk+0x64>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80064a6:	4b07      	ldr	r3, [pc, #28]	; (80064c4 <_sbrk+0x64>)
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4413      	add	r3, r2
 80064ae:	4a05      	ldr	r2, [pc, #20]	; (80064c4 <_sbrk+0x64>)
 80064b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80064b2:	68fb      	ldr	r3, [r7, #12]
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	20050000 	.word	0x20050000
 80064c0:	00000800 	.word	0x00000800
 80064c4:	200002b8 	.word	0x200002b8
 80064c8:	2003ddb0 	.word	0x2003ddb0

080064cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80064d0:	4b08      	ldr	r3, [pc, #32]	; (80064f4 <SystemInit+0x28>)
 80064d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d6:	4a07      	ldr	r2, [pc, #28]	; (80064f4 <SystemInit+0x28>)
 80064d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80064e0:	4b04      	ldr	r3, [pc, #16]	; (80064f4 <SystemInit+0x28>)
 80064e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80064e6:	609a      	str	r2, [r3, #8]
#endif
}
 80064e8:	bf00      	nop
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	e000ed00 	.word	0xe000ed00

080064f8 <cppInit>:
		}
	}
}

void cppInit(void)
{
 80064f8:	b598      	push	{r3, r4, r7, lr}
 80064fa:	af00      	add	r7, sp, #0
	lcd_init();
 80064fc:	f7fa fd8c 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8006500:	483a      	ldr	r0, [pc, #232]	; (80065ec <cppInit+0xf4>)
 8006502:	f7fd fe0b 	bl	800411c <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 8006506:	2064      	movs	r0, #100	; 0x64
 8006508:	f001 fb1e 	bl	8007b48 <HAL_Delay>
	power_sensor.updateValues();
 800650c:	4837      	ldr	r0, [pc, #220]	; (80065ec <cppInit+0xf4>)
 800650e:	f7fd fe13 	bl	8004138 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 8006512:	f7fa fdc5 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8006516:	2100      	movs	r1, #0
 8006518:	2000      	movs	r0, #0
 800651a:	f7fa fdd1 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 800651e:	4834      	ldr	r0, [pc, #208]	; (80065f0 <cppInit+0xf8>)
 8006520:	f7fa fdf8 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8006524:	2101      	movs	r1, #1
 8006526:	2000      	movs	r0, #0
 8006528:	f7fa fdca 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 800652c:	482f      	ldr	r0, [pc, #188]	; (80065ec <cppInit+0xf4>)
 800652e:	f7fd fe2d 	bl	800418c <_ZN11PowerSensor17getButteryVoltageEv>
 8006532:	ee10 3a10 	vmov	r3, s0
 8006536:	4618      	mov	r0, r3
 8006538:	f7fa f81e 	bl	8000578 <__aeabi_f2d>
 800653c:	4603      	mov	r3, r0
 800653e:	460c      	mov	r4, r1
 8006540:	461a      	mov	r2, r3
 8006542:	4623      	mov	r3, r4
 8006544:	482b      	ldr	r0, [pc, #172]	; (80065f4 <cppInit+0xfc>)
 8006546:	f7fa fde5 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 800654a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800654e:	f001 fafb 	bl	8007b48 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8006552:	4829      	ldr	r0, [pc, #164]	; (80065f8 <cppInit+0x100>)
 8006554:	f7fd f858 	bl	8003608 <_ZN6Logger10sdCardInitEv>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d007      	beq.n	800656e <cppInit+0x76>
		led.fullColor('G');
 800655e:	2147      	movs	r1, #71	; 0x47
 8006560:	4826      	ldr	r0, [pc, #152]	; (80065fc <cppInit+0x104>)
 8006562:	f7fb fcbb 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8006566:	2064      	movs	r0, #100	; 0x64
 8006568:	f001 faee 	bl	8007b48 <HAL_Delay>
 800656c:	e006      	b.n	800657c <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 800656e:	2152      	movs	r1, #82	; 0x52
 8006570:	4822      	ldr	r0, [pc, #136]	; (80065fc <cppInit+0x104>)
 8006572:	f7fb fcb3 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8006576:	2064      	movs	r0, #100	; 0x64
 8006578:	f001 fae6 	bl	8007b48 <HAL_Delay>
	}

	line_sensor.ADCStart();
 800657c:	4820      	ldr	r0, [pc, #128]	; (8006600 <cppInit+0x108>)
 800657e:	f7fb fe09 	bl	8002194 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8006582:	4820      	ldr	r0, [pc, #128]	; (8006604 <cppInit+0x10c>)
 8006584:	f7fd fa9c 	bl	8003ac0 <_ZN5Motor4initEv>
	encoder.init();
 8006588:	481f      	ldr	r0, [pc, #124]	; (8006608 <cppInit+0x110>)
 800658a:	f7fa fe0f 	bl	80011ac <_ZN7Encoder4initEv>
	imu.init();
 800658e:	481f      	ldr	r0, [pc, #124]	; (800660c <cppInit+0x114>)
 8006590:	f7fb fa62 	bl	8001a58 <_ZN3IMU4initEv>
	line_trace.init();
 8006594:	481e      	ldr	r0, [pc, #120]	; (8006610 <cppInit+0x118>)
 8006596:	f7fc fd09 	bl	8002fac <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 800659a:	4819      	ldr	r0, [pc, #100]	; (8006600 <cppInit+0x108>)
 800659c:	f7fb ff3a 	bl	8002414 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 80065a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065a4:	f001 fad0 	bl	8007b48 <HAL_Delay>

	led.fullColor('M');
 80065a8:	214d      	movs	r1, #77	; 0x4d
 80065aa:	4814      	ldr	r0, [pc, #80]	; (80065fc <cppInit+0x104>)
 80065ac:	f7fb fc96 	bl	8001edc <_ZN3LED9fullColorEc>
	imu.calibration();
 80065b0:	4816      	ldr	r0, [pc, #88]	; (800660c <cppInit+0x114>)
 80065b2:	f7fb fb1b 	bl	8001bec <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243);
 80065b6:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8006614 <cppInit+0x11c>
 80065ba:	eddf 0a17 	vldr	s1, [pc, #92]	; 8006618 <cppInit+0x120>
 80065be:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800661c <cppInit+0x124>
 80065c2:	4817      	ldr	r0, [pc, #92]	; (8006620 <cppInit+0x128>)
 80065c4:	f7fe f9dc 	bl	8004980 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.069793, 0.86816, 0.0014027);
 80065c8:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8006624 <cppInit+0x12c>
 80065cc:	eddf 0a16 	vldr	s1, [pc, #88]	; 8006628 <cppInit+0x130>
 80065d0:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800662c <cppInit+0x134>
 80065d4:	4812      	ldr	r0, [pc, #72]	; (8006620 <cppInit+0x128>)
 80065d6:	f7fe f9ec 	bl	80049b2 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	//encoder.clearDistance();
	odometry.clearPotition();
 80065da:	4815      	ldr	r0, [pc, #84]	; (8006630 <cppInit+0x138>)
 80065dc:	f7fd fca8 	bl	8003f30 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 80065e0:	4814      	ldr	r0, [pc, #80]	; (8006634 <cppInit+0x13c>)
 80065e2:	f7fd fd3f 	bl	8004064 <_ZN13PathFollowing4initEv>

}
 80065e6:	bf00      	nop
 80065e8:	bd98      	pop	{r3, r4, r7, pc}
 80065ea:	bf00      	nop
 80065ec:	200005cc 	.word	0x200005cc
 80065f0:	08017da0 	.word	0x08017da0
 80065f4:	08017da8 	.word	0x08017da8
 80065f8:	200005ec 	.word	0x200005ec
 80065fc:	200005c8 	.word	0x200005c8
 8006600:	200002bc 	.word	0x200002bc
 8006604:	200005c4 	.word	0x200005c4
 8006608:	20015db4 	.word	0x20015db4
 800660c:	200005d8 	.word	0x200005d8
 8006610:	20015e50 	.word	0x20015e50
 8006614:	3cceca68 	.word	0x3cceca68
 8006618:	4180f06f 	.word	0x4180f06f
 800661c:	3fea2d0e 	.word	0x3fea2d0e
 8006620:	20015dd4 	.word	0x20015dd4
 8006624:	3ab7dacd 	.word	0x3ab7dacd
 8006628:	3f5e3fbc 	.word	0x3f5e3fbc
 800662c:	3d8eefa2 	.word	0x3d8eefa2
 8006630:	20015e10 	.word	0x20015e10
 8006634:	20021c70 	.word	0x20021c70

08006638 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 800663c:	4819      	ldr	r0, [pc, #100]	; (80066a4 <cppFlip1ms+0x6c>)
 800663e:	f7fb fe07 	bl	8002250 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8006642:	4819      	ldr	r0, [pc, #100]	; (80066a8 <cppFlip1ms+0x70>)
 8006644:	f7fb fa30 	bl	8001aa8 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8006648:	4818      	ldr	r0, [pc, #96]	; (80066ac <cppFlip1ms+0x74>)
 800664a:	f7fa fdd1 	bl	80011f0 <_ZN7Encoder6updateEv>

	line_trace.flip();
 800664e:	4818      	ldr	r0, [pc, #96]	; (80066b0 <cppFlip1ms+0x78>)
 8006650:	f7fc fdc0 	bl	80031d4 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8006654:	4817      	ldr	r0, [pc, #92]	; (80066b4 <cppFlip1ms+0x7c>)
 8006656:	f7fe f9c5 	bl	80049e4 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 800665a:	4817      	ldr	r0, [pc, #92]	; (80066b8 <cppFlip1ms+0x80>)
 800665c:	f7fd fc4c 	bl	8003ef8 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8006660:	4816      	ldr	r0, [pc, #88]	; (80066bc <cppFlip1ms+0x84>)
 8006662:	f7fd fe09 	bl	8004278 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8006666:	4816      	ldr	r0, [pc, #88]	; (80066c0 <cppFlip1ms+0x88>)
 8006668:	f7fd fa3c 	bl	8003ae4 <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 800666c:	4b15      	ldr	r3, [pc, #84]	; (80066c4 <cppFlip1ms+0x8c>)
 800666e:	881b      	ldrh	r3, [r3, #0]
 8006670:	3301      	adds	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	4b13      	ldr	r3, [pc, #76]	; (80066c4 <cppFlip1ms+0x8c>)
 8006676:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8006678:	4b12      	ldr	r3, [pc, #72]	; (80066c4 <cppFlip1ms+0x8c>)
 800667a:	881b      	ldrh	r3, [r3, #0]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d90c      	bls.n	800669a <cppFlip1ms+0x62>
		sys_ident.inOutputStore(imu.getOmega());
 8006680:	4809      	ldr	r0, [pc, #36]	; (80066a8 <cppFlip1ms+0x70>)
 8006682:	f7fb fa69 	bl	8001b58 <_ZN3IMU8getOmegaEv>
 8006686:	eef0 7a40 	vmov.f32	s15, s0
 800668a:	eeb0 0a67 	vmov.f32	s0, s15
 800668e:	480e      	ldr	r0, [pc, #56]	; (80066c8 <cppFlip1ms+0x90>)
 8006690:	f7fd ff48 	bl	8004524 <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 8006694:	4b0b      	ldr	r3, [pc, #44]	; (80066c4 <cppFlip1ms+0x8c>)
 8006696:	2200      	movs	r2, #0
 8006698:	801a      	strh	r2, [r3, #0]

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 800669a:	4804      	ldr	r0, [pc, #16]	; (80066ac <cppFlip1ms+0x74>)
 800669c:	f7fa fe92 	bl	80013c4 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 80066a0:	bf00      	nop
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	200002bc 	.word	0x200002bc
 80066a8:	200005d8 	.word	0x200005d8
 80066ac:	20015db4 	.word	0x20015db4
 80066b0:	20015e50 	.word	0x20015e50
 80066b4:	20015dd4 	.word	0x20015dd4
 80066b8:	20015e10 	.word	0x20015e10
 80066bc:	200005b4 	.word	0x200005b4
 80066c0:	200005c4 	.word	0x200005c4
 80066c4:	2003939a 	.word	0x2003939a
 80066c8:	20021a60 	.word	0x20021a60

080066cc <cppFlip100ns>:

void cppFlip100ns(void)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 80066d0:	4802      	ldr	r0, [pc, #8]	; (80066dc <cppFlip100ns+0x10>)
 80066d2:	f7fb fd6f 	bl	80021b4 <_ZN10LineSensor17storeSensorValuesEv>
	//line_trace.flip100ns();
}
 80066d6:	bf00      	nop
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	200002bc 	.word	0x200002bc

080066e0 <cppFlip10ms>:

void cppFlip10ms(void)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 80066e4:	4b0a      	ldr	r3, [pc, #40]	; (8006710 <cppFlip10ms+0x30>)
 80066e6:	881b      	ldrh	r3, [r3, #0]
 80066e8:	3301      	adds	r3, #1
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	4b08      	ldr	r3, [pc, #32]	; (8006710 <cppFlip10ms+0x30>)
 80066ee:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 80066f0:	4b07      	ldr	r3, [pc, #28]	; (8006710 <cppFlip10ms+0x30>)
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	2b06      	cmp	r3, #6
 80066f6:	d905      	bls.n	8006704 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 80066f8:	4806      	ldr	r0, [pc, #24]	; (8006714 <cppFlip10ms+0x34>)
 80066fa:	f7fd ff4f 	bl	800459c <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 80066fe:	4b04      	ldr	r3, [pc, #16]	; (8006710 <cppFlip10ms+0x30>)
 8006700:	2200      	movs	r2, #0
 8006702:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 8006704:	4b02      	ldr	r3, [pc, #8]	; (8006710 <cppFlip10ms+0x30>)
 8006706:	881a      	ldrh	r2, [r3, #0]
 8006708:	4b03      	ldr	r3, [pc, #12]	; (8006718 <cppFlip10ms+0x38>)
 800670a:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 800670c:	bf00      	nop
 800670e:	bd80      	pop	{r7, pc}
 8006710:	2003939c 	.word	0x2003939c
 8006714:	20021a60 	.word	0x20021a60
 8006718:	20039398 	.word	0x20039398
 800671c:	00000000 	.word	0x00000000

08006720 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 8006720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006722:	b087      	sub	sp, #28
 8006724:	af02      	add	r7, sp, #8
	static int16_t selector;

	static float adj_kp = line_trace.getKp();
 8006726:	4bbc      	ldr	r3, [pc, #752]	; (8006a18 <cppLoop+0x2f8>)
 8006728:	781b      	ldrb	r3, [r3, #0]
 800672a:	f3bf 8f5b 	dmb	ish
 800672e:	b2db      	uxtb	r3, r3
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b00      	cmp	r3, #0
 8006736:	bf0c      	ite	eq
 8006738:	2301      	moveq	r3, #1
 800673a:	2300      	movne	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d015      	beq.n	800676e <cppLoop+0x4e>
 8006742:	48b5      	ldr	r0, [pc, #724]	; (8006a18 <cppLoop+0x2f8>)
 8006744:	f00b fee5 	bl	8012512 <__cxa_guard_acquire>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	bf14      	ite	ne
 800674e:	2301      	movne	r3, #1
 8006750:	2300      	moveq	r3, #0
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00a      	beq.n	800676e <cppLoop+0x4e>
 8006758:	48b0      	ldr	r0, [pc, #704]	; (8006a1c <cppLoop+0x2fc>)
 800675a:	f7fc fca4 	bl	80030a6 <_ZN9LineTrace5getKpEv>
 800675e:	eef0 7a40 	vmov.f32	s15, s0
 8006762:	4baf      	ldr	r3, [pc, #700]	; (8006a20 <cppLoop+0x300>)
 8006764:	edc3 7a00 	vstr	s15, [r3]
 8006768:	48ab      	ldr	r0, [pc, #684]	; (8006a18 <cppLoop+0x2f8>)
 800676a:	f00b fede 	bl	801252a <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 800676e:	4bad      	ldr	r3, [pc, #692]	; (8006a24 <cppLoop+0x304>)
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	f3bf 8f5b 	dmb	ish
 8006776:	b2db      	uxtb	r3, r3
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	bf0c      	ite	eq
 8006780:	2301      	moveq	r3, #1
 8006782:	2300      	movne	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d015      	beq.n	80067b6 <cppLoop+0x96>
 800678a:	48a6      	ldr	r0, [pc, #664]	; (8006a24 <cppLoop+0x304>)
 800678c:	f00b fec1 	bl	8012512 <__cxa_guard_acquire>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	bf14      	ite	ne
 8006796:	2301      	movne	r3, #1
 8006798:	2300      	moveq	r3, #0
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00a      	beq.n	80067b6 <cppLoop+0x96>
 80067a0:	489e      	ldr	r0, [pc, #632]	; (8006a1c <cppLoop+0x2fc>)
 80067a2:	f7fc fc8f 	bl	80030c4 <_ZN9LineTrace5getKiEv>
 80067a6:	eef0 7a40 	vmov.f32	s15, s0
 80067aa:	4b9f      	ldr	r3, [pc, #636]	; (8006a28 <cppLoop+0x308>)
 80067ac:	edc3 7a00 	vstr	s15, [r3]
 80067b0:	489c      	ldr	r0, [pc, #624]	; (8006a24 <cppLoop+0x304>)
 80067b2:	f00b feba 	bl	801252a <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 80067b6:	4b9d      	ldr	r3, [pc, #628]	; (8006a2c <cppLoop+0x30c>)
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	f3bf 8f5b 	dmb	ish
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bf0c      	ite	eq
 80067c8:	2301      	moveq	r3, #1
 80067ca:	2300      	movne	r3, #0
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d015      	beq.n	80067fe <cppLoop+0xde>
 80067d2:	4896      	ldr	r0, [pc, #600]	; (8006a2c <cppLoop+0x30c>)
 80067d4:	f00b fe9d 	bl	8012512 <__cxa_guard_acquire>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bf14      	ite	ne
 80067de:	2301      	movne	r3, #1
 80067e0:	2300      	moveq	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00a      	beq.n	80067fe <cppLoop+0xde>
 80067e8:	488c      	ldr	r0, [pc, #560]	; (8006a1c <cppLoop+0x2fc>)
 80067ea:	f7fc fc7a 	bl	80030e2 <_ZN9LineTrace5getKdEv>
 80067ee:	eef0 7a40 	vmov.f32	s15, s0
 80067f2:	4b8f      	ldr	r3, [pc, #572]	; (8006a30 <cppLoop+0x310>)
 80067f4:	edc3 7a00 	vstr	s15, [r3]
 80067f8:	488c      	ldr	r0, [pc, #560]	; (8006a2c <cppLoop+0x30c>)
 80067fa:	f00b fe96 	bl	801252a <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 80067fe:	4b8d      	ldr	r3, [pc, #564]	; (8006a34 <cppLoop+0x314>)
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	f3bf 8f5b 	dmb	ish
 8006806:	b2db      	uxtb	r3, r3
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b00      	cmp	r3, #0
 800680e:	bf0c      	ite	eq
 8006810:	2301      	moveq	r3, #1
 8006812:	2300      	movne	r3, #0
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d015      	beq.n	8006846 <cppLoop+0x126>
 800681a:	4886      	ldr	r0, [pc, #536]	; (8006a34 <cppLoop+0x314>)
 800681c:	f00b fe79 	bl	8012512 <__cxa_guard_acquire>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	bf14      	ite	ne
 8006826:	2301      	movne	r3, #1
 8006828:	2300      	moveq	r3, #0
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00a      	beq.n	8006846 <cppLoop+0x126>
 8006830:	487a      	ldr	r0, [pc, #488]	; (8006a1c <cppLoop+0x2fc>)
 8006832:	f7fc fca1 	bl	8003178 <_ZN9LineTrace17getTargetVelocityEv>
 8006836:	eef0 7a40 	vmov.f32	s15, s0
 800683a:	4b7f      	ldr	r3, [pc, #508]	; (8006a38 <cppLoop+0x318>)
 800683c:	edc3 7a00 	vstr	s15, [r3]
 8006840:	487c      	ldr	r0, [pc, #496]	; (8006a34 <cppLoop+0x314>)
 8006842:	f00b fe72 	bl	801252a <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8006846:	4b7d      	ldr	r3, [pc, #500]	; (8006a3c <cppLoop+0x31c>)
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	f3bf 8f5b 	dmb	ish
 800684e:	b2db      	uxtb	r3, r3
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b00      	cmp	r3, #0
 8006856:	bf0c      	ite	eq
 8006858:	2301      	moveq	r3, #1
 800685a:	2300      	movne	r3, #0
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d015      	beq.n	800688e <cppLoop+0x16e>
 8006862:	4876      	ldr	r0, [pc, #472]	; (8006a3c <cppLoop+0x31c>)
 8006864:	f00b fe55 	bl	8012512 <__cxa_guard_acquire>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	bf14      	ite	ne
 800686e:	2301      	movne	r3, #1
 8006870:	2300      	moveq	r3, #0
 8006872:	b2db      	uxtb	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00a      	beq.n	800688e <cppLoop+0x16e>
 8006878:	4868      	ldr	r0, [pc, #416]	; (8006a1c <cppLoop+0x2fc>)
 800687a:	f7fc fc8c 	bl	8003196 <_ZN9LineTrace14getMaxVelocityEv>
 800687e:	eef0 7a40 	vmov.f32	s15, s0
 8006882:	4b6f      	ldr	r3, [pc, #444]	; (8006a40 <cppLoop+0x320>)
 8006884:	edc3 7a00 	vstr	s15, [r3]
 8006888:	486c      	ldr	r0, [pc, #432]	; (8006a3c <cppLoop+0x31c>)
 800688a:	f00b fe4e 	bl	801252a <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 800688e:	4b6d      	ldr	r3, [pc, #436]	; (8006a44 <cppLoop+0x324>)
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	f3bf 8f5b 	dmb	ish
 8006896:	b2db      	uxtb	r3, r3
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	bf0c      	ite	eq
 80068a0:	2301      	moveq	r3, #1
 80068a2:	2300      	movne	r3, #0
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d015      	beq.n	80068d6 <cppLoop+0x1b6>
 80068aa:	4866      	ldr	r0, [pc, #408]	; (8006a44 <cppLoop+0x324>)
 80068ac:	f00b fe31 	bl	8012512 <__cxa_guard_acquire>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	bf14      	ite	ne
 80068b6:	2301      	movne	r3, #1
 80068b8:	2300      	moveq	r3, #0
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00a      	beq.n	80068d6 <cppLoop+0x1b6>
 80068c0:	4856      	ldr	r0, [pc, #344]	; (8006a1c <cppLoop+0x2fc>)
 80068c2:	f7fc fc77 	bl	80031b4 <_ZN9LineTrace15getMaxVelocity2Ev>
 80068c6:	eef0 7a40 	vmov.f32	s15, s0
 80068ca:	4b5f      	ldr	r3, [pc, #380]	; (8006a48 <cppLoop+0x328>)
 80068cc:	edc3 7a00 	vstr	s15, [r3]
 80068d0:	485c      	ldr	r0, [pc, #368]	; (8006a44 <cppLoop+0x324>)
 80068d2:	f00b fe2a 	bl	801252a <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 80068d6:	485d      	ldr	r0, [pc, #372]	; (8006a4c <cppLoop+0x32c>)
 80068d8:	f7fd fc68 	bl	80041ac <_ZN12RotarySwitch8getValueEv>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b0f      	cmp	r3, #15
 80068e0:	f200 87f2 	bhi.w	80078c8 <cppLoop+0x11a8>
 80068e4:	a201      	add	r2, pc, #4	; (adr r2, 80068ec <cppLoop+0x1cc>)
 80068e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ea:	bf00      	nop
 80068ec:	0800692d 	.word	0x0800692d
 80068f0:	08006d6d 	.word	0x08006d6d
 80068f4:	08006e01 	.word	0x08006e01
 80068f8:	08006f53 	.word	0x08006f53
 80068fc:	08007035 	.word	0x08007035
 8006900:	08007189 	.word	0x08007189
 8006904:	08007231 	.word	0x08007231
 8006908:	080073b7 	.word	0x080073b7
 800690c:	080073e1 	.word	0x080073e1
 8006910:	0800740b 	.word	0x0800740b
 8006914:	080074c7 	.word	0x080074c7
 8006918:	08007537 	.word	0x08007537
 800691c:	080075d3 	.word	0x080075d3
 8006920:	080076f5 	.word	0x080076f5
 8006924:	0800777b 	.word	0x0800777b
 8006928:	08007823 	.word	0x08007823
	case 0:
		led.fullColor('W');
 800692c:	2157      	movs	r1, #87	; 0x57
 800692e:	4848      	ldr	r0, [pc, #288]	; (8006a50 <cppLoop+0x330>)
 8006930:	f7fb fad4 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006934:	f7fa fbb4 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006938:	2100      	movs	r1, #0
 800693a:	2000      	movs	r0, #0
 800693c:	f7fa fbc0 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 8006940:	4836      	ldr	r0, [pc, #216]	; (8006a1c <cppLoop+0x2fc>)
 8006942:	f7fc fbb0 	bl	80030a6 <_ZN9LineTrace5getKpEv>
 8006946:	eeb0 7a40 	vmov.f32	s14, s0
 800694a:	eddf 7a42 	vldr	s15, [pc, #264]	; 8006a54 <cppLoop+0x334>
 800694e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006952:	ee17 0a90 	vmov	r0, s15
 8006956:	f7f9 fe0f 	bl	8000578 <__aeabi_f2d>
 800695a:	4603      	mov	r3, r0
 800695c:	460c      	mov	r4, r1
 800695e:	461a      	mov	r2, r3
 8006960:	4623      	mov	r3, r4
 8006962:	483d      	ldr	r0, [pc, #244]	; (8006a58 <cppLoop+0x338>)
 8006964:	f7fa fbd6 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006968:	2101      	movs	r1, #1
 800696a:	2000      	movs	r0, #0
 800696c:	f7fa fba8 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 8006970:	482a      	ldr	r0, [pc, #168]	; (8006a1c <cppLoop+0x2fc>)
 8006972:	f7fc fba7 	bl	80030c4 <_ZN9LineTrace5getKiEv>
 8006976:	eeb0 7a40 	vmov.f32	s14, s0
 800697a:	eddf 7a38 	vldr	s15, [pc, #224]	; 8006a5c <cppLoop+0x33c>
 800697e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006982:	ee17 0a90 	vmov	r0, s15
 8006986:	f7f9 fdf7 	bl	8000578 <__aeabi_f2d>
 800698a:	4605      	mov	r5, r0
 800698c:	460e      	mov	r6, r1
 800698e:	4823      	ldr	r0, [pc, #140]	; (8006a1c <cppLoop+0x2fc>)
 8006990:	f7fc fba7 	bl	80030e2 <_ZN9LineTrace5getKdEv>
 8006994:	eeb0 7a40 	vmov.f32	s14, s0
 8006998:	eddf 7a31 	vldr	s15, [pc, #196]	; 8006a60 <cppLoop+0x340>
 800699c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069a0:	ee17 0a90 	vmov	r0, s15
 80069a4:	f7f9 fde8 	bl	8000578 <__aeabi_f2d>
 80069a8:	4603      	mov	r3, r0
 80069aa:	460c      	mov	r4, r1
 80069ac:	e9cd 3400 	strd	r3, r4, [sp]
 80069b0:	462a      	mov	r2, r5
 80069b2:	4633      	mov	r3, r6
 80069b4:	482b      	ldr	r0, [pc, #172]	; (8006a64 <cppLoop+0x344>)
 80069b6:	f7fa fbad 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80069ba:	482b      	ldr	r0, [pc, #172]	; (8006a68 <cppLoop+0x348>)
 80069bc:	f7fb fa2a 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b08      	cmp	r3, #8
 80069c4:	bf0c      	ite	eq
 80069c6:	2301      	moveq	r3, #1
 80069c8:	2300      	movne	r3, #0
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d04f      	beq.n	8006a70 <cppLoop+0x350>
			led.LR(-1, 1);
 80069d0:	2201      	movs	r2, #1
 80069d2:	f04f 31ff 	mov.w	r1, #4294967295
 80069d6:	481e      	ldr	r0, [pc, #120]	; (8006a50 <cppLoop+0x330>)
 80069d8:	f7fb fb3c 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80069dc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80069e0:	f001 f8b2 	bl	8007b48 <HAL_Delay>

			selector++;
 80069e4:	4b21      	ldr	r3, [pc, #132]	; (8006a6c <cppLoop+0x34c>)
 80069e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	3301      	adds	r3, #1
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	b21a      	sxth	r2, r3
 80069f2:	4b1e      	ldr	r3, [pc, #120]	; (8006a6c <cppLoop+0x34c>)
 80069f4:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80069f6:	4b1d      	ldr	r3, [pc, #116]	; (8006a6c <cppLoop+0x34c>)
 80069f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	dd02      	ble.n	8006a06 <cppLoop+0x2e6>
 8006a00:	4b1a      	ldr	r3, [pc, #104]	; (8006a6c <cppLoop+0x34c>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8006a06:	2200      	movs	r2, #0
 8006a08:	f04f 31ff 	mov.w	r1, #4294967295
 8006a0c:	4810      	ldr	r0, [pc, #64]	; (8006a50 <cppLoop+0x330>)
 8006a0e:	f7fb fb21 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8006a12:	f000 bf5b 	b.w	80078cc <cppLoop+0x11ac>
 8006a16:	bf00      	nop
 8006a18:	200393a4 	.word	0x200393a4
 8006a1c:	20015e50 	.word	0x20015e50
 8006a20:	200393a0 	.word	0x200393a0
 8006a24:	200393ac 	.word	0x200393ac
 8006a28:	200393a8 	.word	0x200393a8
 8006a2c:	200393b4 	.word	0x200393b4
 8006a30:	200393b0 	.word	0x200393b0
 8006a34:	200393bc 	.word	0x200393bc
 8006a38:	200393b8 	.word	0x200393b8
 8006a3c:	200393c4 	.word	0x200393c4
 8006a40:	200393c0 	.word	0x200393c0
 8006a44:	200393cc 	.word	0x200393cc
 8006a48:	200393c8 	.word	0x200393c8
 8006a4c:	200005c0 	.word	0x200005c0
 8006a50:	200005c8 	.word	0x200005c8
 8006a54:	447a0000 	.word	0x447a0000
 8006a58:	08017dac 	.word	0x08017dac
 8006a5c:	42c80000 	.word	0x42c80000
 8006a60:	461c4000 	.word	0x461c4000
 8006a64:	08017db8 	.word	0x08017db8
 8006a68:	200005bc 	.word	0x200005bc
 8006a6c:	2003939e 	.word	0x2003939e
		else if(joy_stick.getValue() == JOY_R){
 8006a70:	48b3      	ldr	r0, [pc, #716]	; (8006d40 <cppLoop+0x620>)
 8006a72:	f7fb f9cf 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2b10      	cmp	r3, #16
 8006a7a:	bf0c      	ite	eq
 8006a7c:	2301      	moveq	r3, #1
 8006a7e:	2300      	movne	r3, #0
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d059      	beq.n	8006b3a <cppLoop+0x41a>
			led.LR(-1, 1);
 8006a86:	2201      	movs	r2, #1
 8006a88:	f04f 31ff 	mov.w	r1, #4294967295
 8006a8c:	48ad      	ldr	r0, [pc, #692]	; (8006d44 <cppLoop+0x624>)
 8006a8e:	f7fb fae1 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006a92:	2064      	movs	r0, #100	; 0x64
 8006a94:	f001 f858 	bl	8007b48 <HAL_Delay>
			if(selector == 0){
 8006a98:	4bab      	ldr	r3, [pc, #684]	; (8006d48 <cppLoop+0x628>)
 8006a9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d113      	bne.n	8006aca <cppLoop+0x3aa>
				adj_kp = adj_kp + 0.00001;
 8006aa2:	4baa      	ldr	r3, [pc, #680]	; (8006d4c <cppLoop+0x62c>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7f9 fd66 	bl	8000578 <__aeabi_f2d>
 8006aac:	a39e      	add	r3, pc, #632	; (adr r3, 8006d28 <cppLoop+0x608>)
 8006aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab2:	f7f9 fc03 	bl	80002bc <__adddf3>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	460c      	mov	r4, r1
 8006aba:	4618      	mov	r0, r3
 8006abc:	4621      	mov	r1, r4
 8006abe:	f7fa f8ab 	bl	8000c18 <__aeabi_d2f>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	4ba1      	ldr	r3, [pc, #644]	; (8006d4c <cppLoop+0x62c>)
 8006ac6:	601a      	str	r2, [r3, #0]
 8006ac8:	e02b      	b.n	8006b22 <cppLoop+0x402>
			else if(selector == 1){
 8006aca:	4b9f      	ldr	r3, [pc, #636]	; (8006d48 <cppLoop+0x628>)
 8006acc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d113      	bne.n	8006afc <cppLoop+0x3dc>
				adj_ki = adj_ki + 0.0001;
 8006ad4:	4b9e      	ldr	r3, [pc, #632]	; (8006d50 <cppLoop+0x630>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7f9 fd4d 	bl	8000578 <__aeabi_f2d>
 8006ade:	a394      	add	r3, pc, #592	; (adr r3, 8006d30 <cppLoop+0x610>)
 8006ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae4:	f7f9 fbea 	bl	80002bc <__adddf3>
 8006ae8:	4603      	mov	r3, r0
 8006aea:	460c      	mov	r4, r1
 8006aec:	4618      	mov	r0, r3
 8006aee:	4621      	mov	r1, r4
 8006af0:	f7fa f892 	bl	8000c18 <__aeabi_d2f>
 8006af4:	4602      	mov	r2, r0
 8006af6:	4b96      	ldr	r3, [pc, #600]	; (8006d50 <cppLoop+0x630>)
 8006af8:	601a      	str	r2, [r3, #0]
 8006afa:	e012      	b.n	8006b22 <cppLoop+0x402>
				adj_kd = adj_kd + 0.000001;
 8006afc:	4b95      	ldr	r3, [pc, #596]	; (8006d54 <cppLoop+0x634>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7f9 fd39 	bl	8000578 <__aeabi_f2d>
 8006b06:	a38c      	add	r3, pc, #560	; (adr r3, 8006d38 <cppLoop+0x618>)
 8006b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0c:	f7f9 fbd6 	bl	80002bc <__adddf3>
 8006b10:	4603      	mov	r3, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	4618      	mov	r0, r3
 8006b16:	4621      	mov	r1, r4
 8006b18:	f7fa f87e 	bl	8000c18 <__aeabi_d2f>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	4b8d      	ldr	r3, [pc, #564]	; (8006d54 <cppLoop+0x634>)
 8006b20:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006b22:	2152      	movs	r1, #82	; 0x52
 8006b24:	4887      	ldr	r0, [pc, #540]	; (8006d44 <cppLoop+0x624>)
 8006b26:	f7fb f9d9 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b30:	4884      	ldr	r0, [pc, #528]	; (8006d44 <cppLoop+0x624>)
 8006b32:	f7fb fa8f 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006b36:	f000 bec9 	b.w	80078cc <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_L){
 8006b3a:	4881      	ldr	r0, [pc, #516]	; (8006d40 <cppLoop+0x620>)
 8006b3c:	f7fb f96a 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	bf0c      	ite	eq
 8006b46:	2301      	moveq	r3, #1
 8006b48:	2300      	movne	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d059      	beq.n	8006c04 <cppLoop+0x4e4>
			led.LR(-1, 1);
 8006b50:	2201      	movs	r2, #1
 8006b52:	f04f 31ff 	mov.w	r1, #4294967295
 8006b56:	487b      	ldr	r0, [pc, #492]	; (8006d44 <cppLoop+0x624>)
 8006b58:	f7fb fa7c 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006b5c:	2064      	movs	r0, #100	; 0x64
 8006b5e:	f000 fff3 	bl	8007b48 <HAL_Delay>
			if(selector == 0){
 8006b62:	4b79      	ldr	r3, [pc, #484]	; (8006d48 <cppLoop+0x628>)
 8006b64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d113      	bne.n	8006b94 <cppLoop+0x474>
				adj_kp = adj_kp - 0.00001;
 8006b6c:	4b77      	ldr	r3, [pc, #476]	; (8006d4c <cppLoop+0x62c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7f9 fd01 	bl	8000578 <__aeabi_f2d>
 8006b76:	a36c      	add	r3, pc, #432	; (adr r3, 8006d28 <cppLoop+0x608>)
 8006b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7c:	f7f9 fb9c 	bl	80002b8 <__aeabi_dsub>
 8006b80:	4603      	mov	r3, r0
 8006b82:	460c      	mov	r4, r1
 8006b84:	4618      	mov	r0, r3
 8006b86:	4621      	mov	r1, r4
 8006b88:	f7fa f846 	bl	8000c18 <__aeabi_d2f>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	4b6f      	ldr	r3, [pc, #444]	; (8006d4c <cppLoop+0x62c>)
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	e02b      	b.n	8006bec <cppLoop+0x4cc>
			else if(selector == 1){
 8006b94:	4b6c      	ldr	r3, [pc, #432]	; (8006d48 <cppLoop+0x628>)
 8006b96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d113      	bne.n	8006bc6 <cppLoop+0x4a6>
				adj_ki = adj_ki - 0.0001;
 8006b9e:	4b6c      	ldr	r3, [pc, #432]	; (8006d50 <cppLoop+0x630>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7f9 fce8 	bl	8000578 <__aeabi_f2d>
 8006ba8:	a361      	add	r3, pc, #388	; (adr r3, 8006d30 <cppLoop+0x610>)
 8006baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bae:	f7f9 fb83 	bl	80002b8 <__aeabi_dsub>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	4621      	mov	r1, r4
 8006bba:	f7fa f82d 	bl	8000c18 <__aeabi_d2f>
 8006bbe:	4602      	mov	r2, r0
 8006bc0:	4b63      	ldr	r3, [pc, #396]	; (8006d50 <cppLoop+0x630>)
 8006bc2:	601a      	str	r2, [r3, #0]
 8006bc4:	e012      	b.n	8006bec <cppLoop+0x4cc>
				adj_kd = adj_kd - 0.000001;
 8006bc6:	4b63      	ldr	r3, [pc, #396]	; (8006d54 <cppLoop+0x634>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7f9 fcd4 	bl	8000578 <__aeabi_f2d>
 8006bd0:	a359      	add	r3, pc, #356	; (adr r3, 8006d38 <cppLoop+0x618>)
 8006bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd6:	f7f9 fb6f 	bl	80002b8 <__aeabi_dsub>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	460c      	mov	r4, r1
 8006bde:	4618      	mov	r0, r3
 8006be0:	4621      	mov	r1, r4
 8006be2:	f7fa f819 	bl	8000c18 <__aeabi_d2f>
 8006be6:	4602      	mov	r2, r0
 8006be8:	4b5a      	ldr	r3, [pc, #360]	; (8006d54 <cppLoop+0x634>)
 8006bea:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006bec:	2152      	movs	r1, #82	; 0x52
 8006bee:	4855      	ldr	r0, [pc, #340]	; (8006d44 <cppLoop+0x624>)
 8006bf0:	f7fb f974 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f04f 31ff 	mov.w	r1, #4294967295
 8006bfa:	4852      	ldr	r0, [pc, #328]	; (8006d44 <cppLoop+0x624>)
 8006bfc:	f7fb fa2a 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006c00:	f000 be64 	b.w	80078cc <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_D){
 8006c04:	484e      	ldr	r0, [pc, #312]	; (8006d40 <cppLoop+0x620>)
 8006c06:	f7fb f905 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	bf0c      	ite	eq
 8006c10:	2301      	moveq	r3, #1
 8006c12:	2300      	movne	r3, #0
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d03d      	beq.n	8006c96 <cppLoop+0x576>
			led.LR(-1, 1);
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8006c20:	4848      	ldr	r0, [pc, #288]	; (8006d44 <cppLoop+0x624>)
 8006c22:	f7fb fa17 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006c26:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006c2a:	f000 ff8d 	bl	8007b48 <HAL_Delay>
			sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8006c2e:	f107 030c 	add.w	r3, r7, #12
 8006c32:	2201      	movs	r2, #1
 8006c34:	4948      	ldr	r1, [pc, #288]	; (8006d58 <cppLoop+0x638>)
 8006c36:	4849      	ldr	r0, [pc, #292]	; (8006d5c <cppLoop+0x63c>)
 8006c38:	f7fa fd3a 	bl	80016b0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8006c3c:	f107 0308 	add.w	r3, r7, #8
 8006c40:	2201      	movs	r2, #1
 8006c42:	4947      	ldr	r1, [pc, #284]	; (8006d60 <cppLoop+0x640>)
 8006c44:	4845      	ldr	r0, [pc, #276]	; (8006d5c <cppLoop+0x63c>)
 8006c46:	f7fa fd33 	bl	80016b0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8006c4a:	1d3b      	adds	r3, r7, #4
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	4945      	ldr	r1, [pc, #276]	; (8006d64 <cppLoop+0x644>)
 8006c50:	4842      	ldr	r0, [pc, #264]	; (8006d5c <cppLoop+0x63c>)
 8006c52:	f7fa fd2d 	bl	80016b0 <sd_read_array_float>
			line_trace.setGain(temp_kp, temp_ki, temp_kd);
 8006c56:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c5a:	ed97 7a02 	vldr	s14, [r7, #8]
 8006c5e:	edd7 6a01 	vldr	s13, [r7, #4]
 8006c62:	eeb0 1a66 	vmov.f32	s2, s13
 8006c66:	eef0 0a47 	vmov.f32	s1, s14
 8006c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8006c6e:	483e      	ldr	r0, [pc, #248]	; (8006d68 <cppLoop+0x648>)
 8006c70:	f7fc fa00 	bl	8003074 <_ZN9LineTrace7setGainEfff>
			adj_kp = temp_kp;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4a35      	ldr	r2, [pc, #212]	; (8006d4c <cppLoop+0x62c>)
 8006c78:	6013      	str	r3, [r2, #0]
			adj_ki = temp_kp;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4a34      	ldr	r2, [pc, #208]	; (8006d50 <cppLoop+0x630>)
 8006c7e:	6013      	str	r3, [r2, #0]
			adj_kd = temp_kp;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	4a34      	ldr	r2, [pc, #208]	; (8006d54 <cppLoop+0x634>)
 8006c84:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 8006c86:	2200      	movs	r2, #0
 8006c88:	f04f 31ff 	mov.w	r1, #4294967295
 8006c8c:	482d      	ldr	r0, [pc, #180]	; (8006d44 <cppLoop+0x624>)
 8006c8e:	f7fb f9e1 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006c92:	f000 be1b 	b.w	80078cc <cppLoop+0x11ac>
		else if(joy_stick.getValue() == JOY_C){
 8006c96:	482a      	ldr	r0, [pc, #168]	; (8006d40 <cppLoop+0x620>)
 8006c98:	f7fb f8bc 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	bf0c      	ite	eq
 8006ca2:	2301      	moveq	r3, #1
 8006ca4:	2300      	movne	r3, #0
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	f000 860f 	beq.w	80078cc <cppLoop+0x11ac>
			led.LR(-1, 1);
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8006cb4:	4823      	ldr	r0, [pc, #140]	; (8006d44 <cppLoop+0x624>)
 8006cb6:	f7fb f9cd 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006cba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006cbe:	f000 ff43 	bl	8007b48 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	4b21      	ldr	r3, [pc, #132]	; (8006d4c <cppLoop+0x62c>)
 8006cc8:	2201      	movs	r2, #1
 8006cca:	4923      	ldr	r1, [pc, #140]	; (8006d58 <cppLoop+0x638>)
 8006ccc:	4823      	ldr	r0, [pc, #140]	; (8006d5c <cppLoop+0x63c>)
 8006cce:	f7fa fc89 	bl	80015e4 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	4b1e      	ldr	r3, [pc, #120]	; (8006d50 <cppLoop+0x630>)
 8006cd8:	2201      	movs	r2, #1
 8006cda:	4921      	ldr	r1, [pc, #132]	; (8006d60 <cppLoop+0x640>)
 8006cdc:	481f      	ldr	r0, [pc, #124]	; (8006d5c <cppLoop+0x63c>)
 8006cde:	f7fa fc81 	bl	80015e4 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	4b1b      	ldr	r3, [pc, #108]	; (8006d54 <cppLoop+0x634>)
 8006ce8:	2201      	movs	r2, #1
 8006cea:	491e      	ldr	r1, [pc, #120]	; (8006d64 <cppLoop+0x644>)
 8006cec:	481b      	ldr	r0, [pc, #108]	; (8006d5c <cppLoop+0x63c>)
 8006cee:	f7fa fc79 	bl	80015e4 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8006cf2:	4b16      	ldr	r3, [pc, #88]	; (8006d4c <cppLoop+0x62c>)
 8006cf4:	edd3 7a00 	vldr	s15, [r3]
 8006cf8:	4b15      	ldr	r3, [pc, #84]	; (8006d50 <cppLoop+0x630>)
 8006cfa:	ed93 7a00 	vldr	s14, [r3]
 8006cfe:	4b15      	ldr	r3, [pc, #84]	; (8006d54 <cppLoop+0x634>)
 8006d00:	edd3 6a00 	vldr	s13, [r3]
 8006d04:	eeb0 1a66 	vmov.f32	s2, s13
 8006d08:	eef0 0a47 	vmov.f32	s1, s14
 8006d0c:	eeb0 0a67 	vmov.f32	s0, s15
 8006d10:	4815      	ldr	r0, [pc, #84]	; (8006d68 <cppLoop+0x648>)
 8006d12:	f7fc f9af 	bl	8003074 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8006d16:	2200      	movs	r2, #0
 8006d18:	f04f 31ff 	mov.w	r1, #4294967295
 8006d1c:	4809      	ldr	r0, [pc, #36]	; (8006d44 <cppLoop+0x624>)
 8006d1e:	f7fb f999 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006d22:	f000 bdd3 	b.w	80078cc <cppLoop+0x11ac>
 8006d26:	bf00      	nop
 8006d28:	88e368f1 	.word	0x88e368f1
 8006d2c:	3ee4f8b5 	.word	0x3ee4f8b5
 8006d30:	eb1c432d 	.word	0xeb1c432d
 8006d34:	3f1a36e2 	.word	0x3f1a36e2
 8006d38:	a0b5ed8d 	.word	0xa0b5ed8d
 8006d3c:	3eb0c6f7 	.word	0x3eb0c6f7
 8006d40:	200005bc 	.word	0x200005bc
 8006d44:	200005c8 	.word	0x200005c8
 8006d48:	2003939e 	.word	0x2003939e
 8006d4c:	200393a0 	.word	0x200393a0
 8006d50:	200393a8 	.word	0x200393a8
 8006d54:	200393b0 	.word	0x200393b0
 8006d58:	08017dc8 	.word	0x08017dc8
 8006d5c:	08017dd0 	.word	0x08017dd0
 8006d60:	08017dd8 	.word	0x08017dd8
 8006d64:	08017de0 	.word	0x08017de0
 8006d68:	20015e50 	.word	0x20015e50

	case 1:
		led.fullColor('C');
 8006d6c:	2143      	movs	r1, #67	; 0x43
 8006d6e:	48a6      	ldr	r0, [pc, #664]	; (8007008 <cppLoop+0x8e8>)
 8006d70:	f7fb f8b4 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006d74:	f7fa f994 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006d78:	2100      	movs	r1, #0
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	f7fa f9a0 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8006d80:	48a2      	ldr	r0, [pc, #648]	; (800700c <cppLoop+0x8ec>)
 8006d82:	f7fa f9c7 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006d86:	2101      	movs	r1, #1
 8006d88:	2000      	movs	r0, #0
 8006d8a:	f7fa f999 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8006d8e:	4ba0      	ldr	r3, [pc, #640]	; (8007010 <cppLoop+0x8f0>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7f9 fbf0 	bl	8000578 <__aeabi_f2d>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	4623      	mov	r3, r4
 8006da0:	489c      	ldr	r0, [pc, #624]	; (8007014 <cppLoop+0x8f4>)
 8006da2:	f7fa f9b7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006da6:	489c      	ldr	r0, [pc, #624]	; (8007018 <cppLoop+0x8f8>)
 8006da8:	f7fb f834 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	bf0c      	ite	eq
 8006db2:	2301      	moveq	r3, #1
 8006db4:	2300      	movne	r3, #0
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 8589 	beq.w	80078d0 <cppLoop+0x11b0>
			HAL_Delay(500);
 8006dbe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006dc2:	f000 fec1 	bl	8007b48 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 8006dc6:	4b92      	ldr	r3, [pc, #584]	; (8007010 <cppLoop+0x8f0>)
 8006dc8:	edd3 7a00 	vldr	s15, [r3]
 8006dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8006dd0:	4892      	ldr	r0, [pc, #584]	; (800701c <cppLoop+0x8fc>)
 8006dd2:	f7fc f9a4 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8006dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dda:	2101      	movs	r1, #1
 8006ddc:	488a      	ldr	r0, [pc, #552]	; (8007008 <cppLoop+0x8e8>)
 8006dde:	f7fb f939 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(FIRST_RUNNING);
 8006de2:	2100      	movs	r1, #0
 8006de4:	488d      	ldr	r0, [pc, #564]	; (800701c <cppLoop+0x8fc>)
 8006de6:	f7fc fbb3 	bl	8003550 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8006dea:	488c      	ldr	r0, [pc, #560]	; (800701c <cppLoop+0x8fc>)
 8006dec:	f7fc fada 	bl	80033a4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8006df0:	f04f 32ff 	mov.w	r2, #4294967295
 8006df4:	2100      	movs	r1, #0
 8006df6:	4884      	ldr	r0, [pc, #528]	; (8007008 <cppLoop+0x8e8>)
 8006df8:	f7fb f92c 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006dfc:	f000 bd68 	b.w	80078d0 <cppLoop+0x11b0>

	case 2:
		led.fullColor('B');
 8006e00:	2142      	movs	r1, #66	; 0x42
 8006e02:	4881      	ldr	r0, [pc, #516]	; (8007008 <cppLoop+0x8e8>)
 8006e04:	f7fb f86a 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006e08:	f7fa f94a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	2000      	movs	r0, #0
 8006e10:	f7fa f956 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8006e14:	487d      	ldr	r0, [pc, #500]	; (800700c <cppLoop+0x8ec>)
 8006e16:	f7fa f97d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	f7fa f94f 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 8006e22:	4b7b      	ldr	r3, [pc, #492]	; (8007010 <cppLoop+0x8f0>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7f9 fba6 	bl	8000578 <__aeabi_f2d>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	460c      	mov	r4, r1
 8006e30:	461a      	mov	r2, r3
 8006e32:	4623      	mov	r3, r4
 8006e34:	487a      	ldr	r0, [pc, #488]	; (8007020 <cppLoop+0x900>)
 8006e36:	f7fa f96d 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 8006e3a:	4877      	ldr	r0, [pc, #476]	; (8007018 <cppLoop+0x8f8>)
 8006e3c:	f7fa ffea 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b10      	cmp	r3, #16
 8006e44:	bf0c      	ite	eq
 8006e46:	2301      	moveq	r3, #1
 8006e48:	2300      	movne	r3, #0
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d023      	beq.n	8006e98 <cppLoop+0x778>
			led.LR(-1, 1);
 8006e50:	2201      	movs	r2, #1
 8006e52:	f04f 31ff 	mov.w	r1, #4294967295
 8006e56:	486c      	ldr	r0, [pc, #432]	; (8007008 <cppLoop+0x8e8>)
 8006e58:	f7fb f8fc 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006e5c:	2064      	movs	r0, #100	; 0x64
 8006e5e:	f000 fe73 	bl	8007b48 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 8006e62:	4b6b      	ldr	r3, [pc, #428]	; (8007010 <cppLoop+0x8f0>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7f9 fb86 	bl	8000578 <__aeabi_f2d>
 8006e6c:	a364      	add	r3, pc, #400	; (adr r3, 8007000 <cppLoop+0x8e0>)
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f7f9 fa23 	bl	80002bc <__adddf3>
 8006e76:	4603      	mov	r3, r0
 8006e78:	460c      	mov	r4, r1
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	4621      	mov	r1, r4
 8006e7e:	f7f9 fecb 	bl	8000c18 <__aeabi_d2f>
 8006e82:	4602      	mov	r2, r0
 8006e84:	4b62      	ldr	r3, [pc, #392]	; (8007010 <cppLoop+0x8f0>)
 8006e86:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f04f 31ff 	mov.w	r1, #4294967295
 8006e8e:	485e      	ldr	r0, [pc, #376]	; (8007008 <cppLoop+0x8e8>)
 8006e90:	f7fb f8e0 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 8006e94:	f000 bd1e 	b.w	80078d4 <cppLoop+0x11b4>
		else if(joy_stick.getValue() == JOY_L){
 8006e98:	485f      	ldr	r0, [pc, #380]	; (8007018 <cppLoop+0x8f8>)
 8006e9a:	f7fa ffbb 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	bf0c      	ite	eq
 8006ea4:	2301      	moveq	r3, #1
 8006ea6:	2300      	movne	r3, #0
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d023      	beq.n	8006ef6 <cppLoop+0x7d6>
			led.LR(-1, 1);
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8006eb4:	4854      	ldr	r0, [pc, #336]	; (8007008 <cppLoop+0x8e8>)
 8006eb6:	f7fb f8cd 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006eba:	2064      	movs	r0, #100	; 0x64
 8006ebc:	f000 fe44 	bl	8007b48 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8006ec0:	4b53      	ldr	r3, [pc, #332]	; (8007010 <cppLoop+0x8f0>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7f9 fb57 	bl	8000578 <__aeabi_f2d>
 8006eca:	a34d      	add	r3, pc, #308	; (adr r3, 8007000 <cppLoop+0x8e0>)
 8006ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed0:	f7f9 f9f2 	bl	80002b8 <__aeabi_dsub>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	4618      	mov	r0, r3
 8006eda:	4621      	mov	r1, r4
 8006edc:	f7f9 fe9c 	bl	8000c18 <__aeabi_d2f>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	4b4b      	ldr	r3, [pc, #300]	; (8007010 <cppLoop+0x8f0>)
 8006ee4:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8006eec:	4846      	ldr	r0, [pc, #280]	; (8007008 <cppLoop+0x8e8>)
 8006eee:	f7fb f8b1 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006ef2:	f000 bcef 	b.w	80078d4 <cppLoop+0x11b4>
		else if(joy_stick.getValue() == JOY_C){
 8006ef6:	4848      	ldr	r0, [pc, #288]	; (8007018 <cppLoop+0x8f8>)
 8006ef8:	f7fa ff8c 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	bf0c      	ite	eq
 8006f02:	2301      	moveq	r3, #1
 8006f04:	2300      	movne	r3, #0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 84e3 	beq.w	80078d4 <cppLoop+0x11b4>
			led.LR(-1, 1);
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f04f 31ff 	mov.w	r1, #4294967295
 8006f14:	483c      	ldr	r0, [pc, #240]	; (8007008 <cppLoop+0x8e8>)
 8006f16:	f7fb f89d 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006f1a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006f1e:	f000 fe13 	bl	8007b48 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8006f22:	2300      	movs	r3, #0
 8006f24:	9300      	str	r3, [sp, #0]
 8006f26:	4b3a      	ldr	r3, [pc, #232]	; (8007010 <cppLoop+0x8f0>)
 8006f28:	2201      	movs	r2, #1
 8006f2a:	493e      	ldr	r1, [pc, #248]	; (8007024 <cppLoop+0x904>)
 8006f2c:	483e      	ldr	r0, [pc, #248]	; (8007028 <cppLoop+0x908>)
 8006f2e:	f7fa fb59 	bl	80015e4 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8006f32:	4b37      	ldr	r3, [pc, #220]	; (8007010 <cppLoop+0x8f0>)
 8006f34:	edd3 7a00 	vldr	s15, [r3]
 8006f38:	eeb0 0a67 	vmov.f32	s0, s15
 8006f3c:	4837      	ldr	r0, [pc, #220]	; (800701c <cppLoop+0x8fc>)
 8006f3e:	f7fc f8ee 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 8006f42:	2200      	movs	r2, #0
 8006f44:	f04f 31ff 	mov.w	r1, #4294967295
 8006f48:	482f      	ldr	r0, [pc, #188]	; (8007008 <cppLoop+0x8e8>)
 8006f4a:	f7fb f883 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006f4e:	f000 bcc1 	b.w	80078d4 <cppLoop+0x11b4>

	case 3:
		led.fullColor('Y');
 8006f52:	2159      	movs	r1, #89	; 0x59
 8006f54:	482c      	ldr	r0, [pc, #176]	; (8007008 <cppLoop+0x8e8>)
 8006f56:	f7fa ffc1 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006f5a:	f7fa f8a1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006f5e:	2100      	movs	r1, #0
 8006f60:	2000      	movs	r0, #0
 8006f62:	f7fa f8ad 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 8006f66:	4831      	ldr	r0, [pc, #196]	; (800702c <cppLoop+0x90c>)
 8006f68:	f7fa f8d4 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006f6c:	2101      	movs	r1, #1
 8006f6e:	2000      	movs	r0, #0
 8006f70:	f7fa f8a6 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 8006f74:	4b2e      	ldr	r3, [pc, #184]	; (8007030 <cppLoop+0x910>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7f9 fafd 	bl	8000578 <__aeabi_f2d>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	460c      	mov	r4, r1
 8006f82:	461a      	mov	r2, r3
 8006f84:	4623      	mov	r3, r4
 8006f86:	4823      	ldr	r0, [pc, #140]	; (8007014 <cppLoop+0x8f4>)
 8006f88:	f7fa f8c4 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006f8c:	4822      	ldr	r0, [pc, #136]	; (8007018 <cppLoop+0x8f8>)
 8006f8e:	f7fa ff41 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	bf0c      	ite	eq
 8006f98:	2301      	moveq	r3, #1
 8006f9a:	2300      	movne	r3, #0
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f000 849a 	beq.w	80078d8 <cppLoop+0x11b8>
			HAL_Delay(500);
 8006fa4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006fa8:	f000 fdce 	bl	8007b48 <HAL_Delay>

			led.LR(1, -1);
 8006fac:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	4815      	ldr	r0, [pc, #84]	; (8007008 <cppLoop+0x8e8>)
 8006fb4:	f7fb f84e 	bl	8002054 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8006fb8:	2101      	movs	r1, #1
 8006fba:	4818      	ldr	r0, [pc, #96]	; (800701c <cppLoop+0x8fc>)
 8006fbc:	f7fc fac8 	bl	8003550 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity);
 8006fc0:	4b1b      	ldr	r3, [pc, #108]	; (8007030 <cppLoop+0x910>)
 8006fc2:	edd3 7a00 	vldr	s15, [r3]
 8006fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8006fca:	4814      	ldr	r0, [pc, #80]	; (800701c <cppLoop+0x8fc>)
 8006fcc:	f7fc f8a7 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8006fd0:	4b17      	ldr	r3, [pc, #92]	; (8007030 <cppLoop+0x910>)
 8006fd2:	edd3 7a00 	vldr	s15, [r3]
 8006fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8006fda:	4810      	ldr	r0, [pc, #64]	; (800701c <cppLoop+0x8fc>)
 8006fdc:	f7fc f8ae 	bl	800313c <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.createVelocityTabele();
 8006fe0:	480e      	ldr	r0, [pc, #56]	; (800701c <cppLoop+0x8fc>)
 8006fe2:	f7fb fe3f 	bl	8002c64 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 8006fe6:	480d      	ldr	r0, [pc, #52]	; (800701c <cppLoop+0x8fc>)
 8006fe8:	f7fc f9dc 	bl	80033a4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8006fec:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	4805      	ldr	r0, [pc, #20]	; (8007008 <cppLoop+0x8e8>)
 8006ff4:	f7fb f82e 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006ff8:	f000 bc6e 	b.w	80078d8 <cppLoop+0x11b8>
 8006ffc:	f3af 8000 	nop.w
 8007000:	9999999a 	.word	0x9999999a
 8007004:	3fb99999 	.word	0x3fb99999
 8007008:	200005c8 	.word	0x200005c8
 800700c:	08017de8 	.word	0x08017de8
 8007010:	200393b8 	.word	0x200393b8
 8007014:	08017df4 	.word	0x08017df4
 8007018:	200005bc 	.word	0x200005bc
 800701c:	20015e50 	.word	0x20015e50
 8007020:	08017e00 	.word	0x08017e00
 8007024:	08017e0c 	.word	0x08017e0c
 8007028:	08017dd0 	.word	0x08017dd0
 800702c:	08017e18 	.word	0x08017e18
 8007030:	200393c0 	.word	0x200393c0

	case 4:
		led.fullColor('G');
 8007034:	2147      	movs	r1, #71	; 0x47
 8007036:	48be      	ldr	r0, [pc, #760]	; (8007330 <cppLoop+0xc10>)
 8007038:	f7fa ff50 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800703c:	f7fa f830 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007040:	2100      	movs	r1, #0
 8007042:	2000      	movs	r0, #0
 8007044:	f7fa f83c 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 8007048:	48ba      	ldr	r0, [pc, #744]	; (8007334 <cppLoop+0xc14>)
 800704a:	f7fa f863 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800704e:	2101      	movs	r1, #1
 8007050:	2000      	movs	r0, #0
 8007052:	f7fa f835 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity());
 8007056:	48b8      	ldr	r0, [pc, #736]	; (8007338 <cppLoop+0xc18>)
 8007058:	f7fc f89d 	bl	8003196 <_ZN9LineTrace14getMaxVelocityEv>
 800705c:	ee10 3a10 	vmov	r3, s0
 8007060:	4618      	mov	r0, r3
 8007062:	f7f9 fa89 	bl	8000578 <__aeabi_f2d>
 8007066:	4603      	mov	r3, r0
 8007068:	460c      	mov	r4, r1
 800706a:	461a      	mov	r2, r3
 800706c:	4623      	mov	r3, r4
 800706e:	48b3      	ldr	r0, [pc, #716]	; (800733c <cppLoop+0xc1c>)
 8007070:	f7fa f850 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 8007074:	48b2      	ldr	r0, [pc, #712]	; (8007340 <cppLoop+0xc20>)
 8007076:	f7fa fecd 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 800707a:	4603      	mov	r3, r0
 800707c:	2b10      	cmp	r3, #16
 800707e:	bf0c      	ite	eq
 8007080:	2301      	moveq	r3, #1
 8007082:	2300      	movne	r3, #0
 8007084:	b2db      	uxtb	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d023      	beq.n	80070d2 <cppLoop+0x9b2>
			led.LR(-1, 1);
 800708a:	2201      	movs	r2, #1
 800708c:	f04f 31ff 	mov.w	r1, #4294967295
 8007090:	48a7      	ldr	r0, [pc, #668]	; (8007330 <cppLoop+0xc10>)
 8007092:	f7fa ffdf 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007096:	2064      	movs	r0, #100	; 0x64
 8007098:	f000 fd56 	bl	8007b48 <HAL_Delay>

			adj_max_velocity = adj_max_velocity + 0.1;
 800709c:	4ba9      	ldr	r3, [pc, #676]	; (8007344 <cppLoop+0xc24>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4618      	mov	r0, r3
 80070a2:	f7f9 fa69 	bl	8000578 <__aeabi_f2d>
 80070a6:	a3a0      	add	r3, pc, #640	; (adr r3, 8007328 <cppLoop+0xc08>)
 80070a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ac:	f7f9 f906 	bl	80002bc <__adddf3>
 80070b0:	4603      	mov	r3, r0
 80070b2:	460c      	mov	r4, r1
 80070b4:	4618      	mov	r0, r3
 80070b6:	4621      	mov	r1, r4
 80070b8:	f7f9 fdae 	bl	8000c18 <__aeabi_d2f>
 80070bc:	4602      	mov	r2, r0
 80070be:	4ba1      	ldr	r3, [pc, #644]	; (8007344 <cppLoop+0xc24>)
 80070c0:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80070c2:	2200      	movs	r2, #0
 80070c4:	f04f 31ff 	mov.w	r1, #4294967295
 80070c8:	4899      	ldr	r0, [pc, #612]	; (8007330 <cppLoop+0xc10>)
 80070ca:	f7fa ffc3 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
			line_trace.setMaxVelocity(adj_max_velocity);

			led.LR(-1, 0);
		}
		break;
 80070ce:	f000 bc05 	b.w	80078dc <cppLoop+0x11bc>
		else if(joy_stick.getValue() == JOY_L){
 80070d2:	489b      	ldr	r0, [pc, #620]	; (8007340 <cppLoop+0xc20>)
 80070d4:	f7fa fe9e 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b01      	cmp	r3, #1
 80070dc:	bf0c      	ite	eq
 80070de:	2301      	moveq	r3, #1
 80070e0:	2300      	movne	r3, #0
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d022      	beq.n	800712e <cppLoop+0xa0e>
			led.LR(-1, 1);
 80070e8:	2201      	movs	r2, #1
 80070ea:	f04f 31ff 	mov.w	r1, #4294967295
 80070ee:	4890      	ldr	r0, [pc, #576]	; (8007330 <cppLoop+0xc10>)
 80070f0:	f7fa ffb0 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80070f4:	2064      	movs	r0, #100	; 0x64
 80070f6:	f000 fd27 	bl	8007b48 <HAL_Delay>
			adj_max_velocity = adj_max_velocity - 0.1;
 80070fa:	4b92      	ldr	r3, [pc, #584]	; (8007344 <cppLoop+0xc24>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4618      	mov	r0, r3
 8007100:	f7f9 fa3a 	bl	8000578 <__aeabi_f2d>
 8007104:	a388      	add	r3, pc, #544	; (adr r3, 8007328 <cppLoop+0xc08>)
 8007106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710a:	f7f9 f8d5 	bl	80002b8 <__aeabi_dsub>
 800710e:	4603      	mov	r3, r0
 8007110:	460c      	mov	r4, r1
 8007112:	4618      	mov	r0, r3
 8007114:	4621      	mov	r1, r4
 8007116:	f7f9 fd7f 	bl	8000c18 <__aeabi_d2f>
 800711a:	4602      	mov	r2, r0
 800711c:	4b89      	ldr	r3, [pc, #548]	; (8007344 <cppLoop+0xc24>)
 800711e:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8007120:	2200      	movs	r2, #0
 8007122:	f04f 31ff 	mov.w	r1, #4294967295
 8007126:	4882      	ldr	r0, [pc, #520]	; (8007330 <cppLoop+0xc10>)
 8007128:	f7fa ff94 	bl	8002054 <_ZN3LED2LREaa>
		break;
 800712c:	e3d6      	b.n	80078dc <cppLoop+0x11bc>
		else if(joy_stick.getValue() == JOY_C){
 800712e:	4884      	ldr	r0, [pc, #528]	; (8007340 <cppLoop+0xc20>)
 8007130:	f7fa fe70 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007134:	4603      	mov	r3, r0
 8007136:	2b02      	cmp	r3, #2
 8007138:	bf0c      	ite	eq
 800713a:	2301      	moveq	r3, #1
 800713c:	2300      	movne	r3, #0
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 83cb 	beq.w	80078dc <cppLoop+0x11bc>
			led.LR(-1, 1);
 8007146:	2201      	movs	r2, #1
 8007148:	f04f 31ff 	mov.w	r1, #4294967295
 800714c:	4878      	ldr	r0, [pc, #480]	; (8007330 <cppLoop+0xc10>)
 800714e:	f7fa ff81 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007152:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007156:	f000 fcf7 	bl	8007b48 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 800715a:	2300      	movs	r3, #0
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	4b79      	ldr	r3, [pc, #484]	; (8007344 <cppLoop+0xc24>)
 8007160:	2201      	movs	r2, #1
 8007162:	4979      	ldr	r1, [pc, #484]	; (8007348 <cppLoop+0xc28>)
 8007164:	4879      	ldr	r0, [pc, #484]	; (800734c <cppLoop+0xc2c>)
 8007166:	f7fa fa3d 	bl	80015e4 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 800716a:	4b76      	ldr	r3, [pc, #472]	; (8007344 <cppLoop+0xc24>)
 800716c:	edd3 7a00 	vldr	s15, [r3]
 8007170:	eeb0 0a67 	vmov.f32	s0, s15
 8007174:	4870      	ldr	r0, [pc, #448]	; (8007338 <cppLoop+0xc18>)
 8007176:	f7fb ffe1 	bl	800313c <_ZN9LineTrace14setMaxVelocityEf>
			led.LR(-1, 0);
 800717a:	2200      	movs	r2, #0
 800717c:	f04f 31ff 	mov.w	r1, #4294967295
 8007180:	486b      	ldr	r0, [pc, #428]	; (8007330 <cppLoop+0xc10>)
 8007182:	f7fa ff67 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8007186:	e3a9      	b.n	80078dc <cppLoop+0x11bc>

	case 5:
		led.fullColor('M');
 8007188:	214d      	movs	r1, #77	; 0x4d
 800718a:	4869      	ldr	r0, [pc, #420]	; (8007330 <cppLoop+0xc10>)
 800718c:	f7fa fea6 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007190:	f7f9 ff86 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007194:	2100      	movs	r1, #0
 8007196:	2000      	movs	r0, #0
 8007198:	f7f9 ff92 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 800719c:	486c      	ldr	r0, [pc, #432]	; (8007350 <cppLoop+0xc30>)
 800719e:	f7f9 ffb9 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80071a2:	2101      	movs	r1, #1
 80071a4:	2000      	movs	r0, #0
 80071a6:	f7f9 ff8b 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 80071aa:	4b6a      	ldr	r3, [pc, #424]	; (8007354 <cppLoop+0xc34>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7f9 f9e2 	bl	8000578 <__aeabi_f2d>
 80071b4:	4603      	mov	r3, r0
 80071b6:	460c      	mov	r4, r1
 80071b8:	461a      	mov	r2, r3
 80071ba:	4623      	mov	r3, r4
 80071bc:	4866      	ldr	r0, [pc, #408]	; (8007358 <cppLoop+0xc38>)
 80071be:	f7f9 ffa9 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80071c2:	485f      	ldr	r0, [pc, #380]	; (8007340 <cppLoop+0xc20>)
 80071c4:	f7fa fe26 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	bf0c      	ite	eq
 80071ce:	2301      	moveq	r3, #1
 80071d0:	2300      	movne	r3, #0
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 8383 	beq.w	80078e0 <cppLoop+0x11c0>
			HAL_Delay(500);
 80071da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80071de:	f000 fcb3 	bl	8007b48 <HAL_Delay>

			led.LR(1, -1);
 80071e2:	f04f 32ff 	mov.w	r2, #4294967295
 80071e6:	2101      	movs	r1, #1
 80071e8:	4851      	ldr	r0, [pc, #324]	; (8007330 <cppLoop+0xc10>)
 80071ea:	f7fa ff33 	bl	8002054 <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 80071ee:	2102      	movs	r1, #2
 80071f0:	4851      	ldr	r0, [pc, #324]	; (8007338 <cppLoop+0xc18>)
 80071f2:	f7fc f9ad 	bl	8003550 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 80071f6:	4b57      	ldr	r3, [pc, #348]	; (8007354 <cppLoop+0xc34>)
 80071f8:	edd3 7a00 	vldr	s15, [r3]
 80071fc:	eeb0 0a67 	vmov.f32	s0, s15
 8007200:	484d      	ldr	r0, [pc, #308]	; (8007338 <cppLoop+0xc18>)
 8007202:	f7fb ff8c 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8007206:	4b53      	ldr	r3, [pc, #332]	; (8007354 <cppLoop+0xc34>)
 8007208:	edd3 7a00 	vldr	s15, [r3]
 800720c:	eeb0 0a67 	vmov.f32	s0, s15
 8007210:	4849      	ldr	r0, [pc, #292]	; (8007338 <cppLoop+0xc18>)
 8007212:	f7fb ffa2 	bl	800315a <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.createVelocityTabele();
 8007216:	4848      	ldr	r0, [pc, #288]	; (8007338 <cppLoop+0xc18>)
 8007218:	f7fb fd24 	bl	8002c64 <_ZN9LineTrace20createVelocityTabeleEv>

			line_trace.running();
 800721c:	4846      	ldr	r0, [pc, #280]	; (8007338 <cppLoop+0xc18>)
 800721e:	f7fc f8c1 	bl	80033a4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007222:	f04f 32ff 	mov.w	r2, #4294967295
 8007226:	2100      	movs	r1, #0
 8007228:	4841      	ldr	r0, [pc, #260]	; (8007330 <cppLoop+0xc10>)
 800722a:	f7fa ff13 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 800722e:	e357      	b.n	80078e0 <cppLoop+0x11c0>

	case 6:
		led.fullColor('R');
 8007230:	2152      	movs	r1, #82	; 0x52
 8007232:	483f      	ldr	r0, [pc, #252]	; (8007330 <cppLoop+0xc10>)
 8007234:	f7fa fe52 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007238:	f7f9 ff32 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800723c:	2100      	movs	r1, #0
 800723e:	2000      	movs	r0, #0
 8007240:	f7f9 ff3e 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 8007244:	4842      	ldr	r0, [pc, #264]	; (8007350 <cppLoop+0xc30>)
 8007246:	f7f9 ff65 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800724a:	2101      	movs	r1, #1
 800724c:	2000      	movs	r0, #0
 800724e:	f7f9 ff37 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity2());
 8007252:	4839      	ldr	r0, [pc, #228]	; (8007338 <cppLoop+0xc18>)
 8007254:	f7fb ffae 	bl	80031b4 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007258:	ee10 3a10 	vmov	r3, s0
 800725c:	4618      	mov	r0, r3
 800725e:	f7f9 f98b 	bl	8000578 <__aeabi_f2d>
 8007262:	4603      	mov	r3, r0
 8007264:	460c      	mov	r4, r1
 8007266:	461a      	mov	r2, r3
 8007268:	4623      	mov	r3, r4
 800726a:	4834      	ldr	r0, [pc, #208]	; (800733c <cppLoop+0xc1c>)
 800726c:	f7f9 ff52 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 8007270:	4833      	ldr	r0, [pc, #204]	; (8007340 <cppLoop+0xc20>)
 8007272:	f7fa fdcf 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007276:	4603      	mov	r3, r0
 8007278:	2b10      	cmp	r3, #16
 800727a:	bf0c      	ite	eq
 800727c:	2301      	moveq	r3, #1
 800727e:	2300      	movne	r3, #0
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d022      	beq.n	80072cc <cppLoop+0xbac>
			led.LR(-1, 1);
 8007286:	2201      	movs	r2, #1
 8007288:	f04f 31ff 	mov.w	r1, #4294967295
 800728c:	4828      	ldr	r0, [pc, #160]	; (8007330 <cppLoop+0xc10>)
 800728e:	f7fa fee1 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007292:	2064      	movs	r0, #100	; 0x64
 8007294:	f000 fc58 	bl	8007b48 <HAL_Delay>

			adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8007298:	4b2e      	ldr	r3, [pc, #184]	; (8007354 <cppLoop+0xc34>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4618      	mov	r0, r3
 800729e:	f7f9 f96b 	bl	8000578 <__aeabi_f2d>
 80072a2:	a321      	add	r3, pc, #132	; (adr r3, 8007328 <cppLoop+0xc08>)
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f7f9 f808 	bl	80002bc <__adddf3>
 80072ac:	4603      	mov	r3, r0
 80072ae:	460c      	mov	r4, r1
 80072b0:	4618      	mov	r0, r3
 80072b2:	4621      	mov	r1, r4
 80072b4:	f7f9 fcb0 	bl	8000c18 <__aeabi_d2f>
 80072b8:	4602      	mov	r2, r0
 80072ba:	4b26      	ldr	r3, [pc, #152]	; (8007354 <cppLoop+0xc34>)
 80072bc:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80072be:	2200      	movs	r2, #0
 80072c0:	f04f 31ff 	mov.w	r1, #4294967295
 80072c4:	481a      	ldr	r0, [pc, #104]	; (8007330 <cppLoop+0xc10>)
 80072c6:	f7fa fec5 	bl	8002054 <_ZN3LED2LREaa>
			line_trace.setMaxVelocity2(adj_max_velocity2);

			led.LR(-1, 0);
		}

		break;
 80072ca:	e30b      	b.n	80078e4 <cppLoop+0x11c4>
		else if(joy_stick.getValue() == JOY_L){
 80072cc:	481c      	ldr	r0, [pc, #112]	; (8007340 <cppLoop+0xc20>)
 80072ce:	f7fa fda1 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	bf0c      	ite	eq
 80072d8:	2301      	moveq	r3, #1
 80072da:	2300      	movne	r3, #0
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d03c      	beq.n	800735c <cppLoop+0xc3c>
			led.LR(-1, 1);
 80072e2:	2201      	movs	r2, #1
 80072e4:	f04f 31ff 	mov.w	r1, #4294967295
 80072e8:	4811      	ldr	r0, [pc, #68]	; (8007330 <cppLoop+0xc10>)
 80072ea:	f7fa feb3 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80072ee:	2064      	movs	r0, #100	; 0x64
 80072f0:	f000 fc2a 	bl	8007b48 <HAL_Delay>
			adj_max_velocity2 = adj_max_velocity2 - 0.1;
 80072f4:	4b17      	ldr	r3, [pc, #92]	; (8007354 <cppLoop+0xc34>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7f9 f93d 	bl	8000578 <__aeabi_f2d>
 80072fe:	a30a      	add	r3, pc, #40	; (adr r3, 8007328 <cppLoop+0xc08>)
 8007300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007304:	f7f8 ffd8 	bl	80002b8 <__aeabi_dsub>
 8007308:	4603      	mov	r3, r0
 800730a:	460c      	mov	r4, r1
 800730c:	4618      	mov	r0, r3
 800730e:	4621      	mov	r1, r4
 8007310:	f7f9 fc82 	bl	8000c18 <__aeabi_d2f>
 8007314:	4602      	mov	r2, r0
 8007316:	4b0f      	ldr	r3, [pc, #60]	; (8007354 <cppLoop+0xc34>)
 8007318:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800731a:	2200      	movs	r2, #0
 800731c:	f04f 31ff 	mov.w	r1, #4294967295
 8007320:	4803      	ldr	r0, [pc, #12]	; (8007330 <cppLoop+0xc10>)
 8007322:	f7fa fe97 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8007326:	e2dd      	b.n	80078e4 <cppLoop+0x11c4>
 8007328:	9999999a 	.word	0x9999999a
 800732c:	3fb99999 	.word	0x3fb99999
 8007330:	200005c8 	.word	0x200005c8
 8007334:	08017e18 	.word	0x08017e18
 8007338:	20015e50 	.word	0x20015e50
 800733c:	08017e00 	.word	0x08017e00
 8007340:	200005bc 	.word	0x200005bc
 8007344:	200393c0 	.word	0x200393c0
 8007348:	08017e24 	.word	0x08017e24
 800734c:	08017dd0 	.word	0x08017dd0
 8007350:	08017e30 	.word	0x08017e30
 8007354:	200393c8 	.word	0x200393c8
 8007358:	08017df4 	.word	0x08017df4
		else if(joy_stick.getValue() == JOY_C){
 800735c:	48ca      	ldr	r0, [pc, #808]	; (8007688 <cppLoop+0xf68>)
 800735e:	f7fa fd59 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007362:	4603      	mov	r3, r0
 8007364:	2b02      	cmp	r3, #2
 8007366:	bf0c      	ite	eq
 8007368:	2301      	moveq	r3, #1
 800736a:	2300      	movne	r3, #0
 800736c:	b2db      	uxtb	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	f000 82b8 	beq.w	80078e4 <cppLoop+0x11c4>
			led.LR(-1, 1);
 8007374:	2201      	movs	r2, #1
 8007376:	f04f 31ff 	mov.w	r1, #4294967295
 800737a:	48c4      	ldr	r0, [pc, #784]	; (800768c <cppLoop+0xf6c>)
 800737c:	f7fa fe6a 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007380:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007384:	f000 fbe0 	bl	8007b48 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8007388:	2300      	movs	r3, #0
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	4bc0      	ldr	r3, [pc, #768]	; (8007690 <cppLoop+0xf70>)
 800738e:	2201      	movs	r2, #1
 8007390:	49c0      	ldr	r1, [pc, #768]	; (8007694 <cppLoop+0xf74>)
 8007392:	48c1      	ldr	r0, [pc, #772]	; (8007698 <cppLoop+0xf78>)
 8007394:	f7fa f926 	bl	80015e4 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8007398:	4bbd      	ldr	r3, [pc, #756]	; (8007690 <cppLoop+0xf70>)
 800739a:	edd3 7a00 	vldr	s15, [r3]
 800739e:	eeb0 0a67 	vmov.f32	s0, s15
 80073a2:	48be      	ldr	r0, [pc, #760]	; (800769c <cppLoop+0xf7c>)
 80073a4:	f7fb fed9 	bl	800315a <_ZN9LineTrace15setMaxVelocity2Ef>
			led.LR(-1, 0);
 80073a8:	2200      	movs	r2, #0
 80073aa:	f04f 31ff 	mov.w	r1, #4294967295
 80073ae:	48b7      	ldr	r0, [pc, #732]	; (800768c <cppLoop+0xf6c>)
 80073b0:	f7fa fe50 	bl	8002054 <_ZN3LED2LREaa>
		break;
 80073b4:	e296      	b.n	80078e4 <cppLoop+0x11c4>

	case 7:
		led.fullColor('~');
 80073b6:	217e      	movs	r1, #126	; 0x7e
 80073b8:	48b4      	ldr	r0, [pc, #720]	; (800768c <cppLoop+0xf6c>)
 80073ba:	f7fa fd8f 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80073be:	f7f9 fe6f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80073c2:	2100      	movs	r1, #0
 80073c4:	2000      	movs	r0, #0
 80073c6:	f7f9 fe7b 	bl	80010c0 <lcd_locate>
		lcd_printf("07      ");
 80073ca:	48b5      	ldr	r0, [pc, #724]	; (80076a0 <cppLoop+0xf80>)
 80073cc:	f7f9 fea2 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80073d0:	2101      	movs	r1, #1
 80073d2:	2000      	movs	r0, #0
 80073d4:	f7f9 fe74 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 80073d8:	48b2      	ldr	r0, [pc, #712]	; (80076a4 <cppLoop+0xf84>)
 80073da:	f7f9 fe9b 	bl	8001114 <lcd_printf>
		break;
 80073de:	e290      	b.n	8007902 <cppLoop+0x11e2>

	case 8:
		led.fullColor('~');
 80073e0:	217e      	movs	r1, #126	; 0x7e
 80073e2:	48aa      	ldr	r0, [pc, #680]	; (800768c <cppLoop+0xf6c>)
 80073e4:	f7fa fd7a 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80073e8:	f7f9 fe5a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80073ec:	2100      	movs	r1, #0
 80073ee:	2000      	movs	r0, #0
 80073f0:	f7f9 fe66 	bl	80010c0 <lcd_locate>
		lcd_printf("08      ");
 80073f4:	48ac      	ldr	r0, [pc, #688]	; (80076a8 <cppLoop+0xf88>)
 80073f6:	f7f9 fe8d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80073fa:	2101      	movs	r1, #1
 80073fc:	2000      	movs	r0, #0
 80073fe:	f7f9 fe5f 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007402:	48a8      	ldr	r0, [pc, #672]	; (80076a4 <cppLoop+0xf84>)
 8007404:	f7f9 fe86 	bl	8001114 <lcd_printf>

		break;
 8007408:	e27b      	b.n	8007902 <cppLoop+0x11e2>

	case 9:
		led.fullColor('~');
 800740a:	217e      	movs	r1, #126	; 0x7e
 800740c:	489f      	ldr	r0, [pc, #636]	; (800768c <cppLoop+0xf6c>)
 800740e:	f7fa fd65 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007412:	f7f9 fe45 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007416:	2100      	movs	r1, #0
 8007418:	2000      	movs	r0, #0
 800741a:	f7f9 fe51 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 800741e:	48a3      	ldr	r0, [pc, #652]	; (80076ac <cppLoop+0xf8c>)
 8007420:	f7f9 fe78 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007424:	2101      	movs	r1, #1
 8007426:	2000      	movs	r0, #0
 8007428:	f7f9 fe4a 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 800742c:	48a0      	ldr	r0, [pc, #640]	; (80076b0 <cppLoop+0xf90>)
 800742e:	f7f9 fe71 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007432:	4895      	ldr	r0, [pc, #596]	; (8007688 <cppLoop+0xf68>)
 8007434:	f7fa fcee 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007438:	4603      	mov	r3, r0
 800743a:	2b02      	cmp	r3, #2
 800743c:	bf0c      	ite	eq
 800743e:	2301      	moveq	r3, #1
 8007440:	2300      	movne	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b00      	cmp	r3, #0
 8007446:	f000 824f 	beq.w	80078e8 <cppLoop+0x11c8>
			led.LR(-1, 1);
 800744a:	2201      	movs	r2, #1
 800744c:	f04f 31ff 	mov.w	r1, #4294967295
 8007450:	488e      	ldr	r0, [pc, #568]	; (800768c <cppLoop+0xf6c>)
 8007452:	f7fa fdff 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8007456:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800745a:	f000 fb75 	bl	8007b48 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 800745e:	ed9f 0a95 	vldr	s0, [pc, #596]	; 80076b4 <cppLoop+0xf94>
 8007462:	488e      	ldr	r0, [pc, #568]	; (800769c <cppLoop+0xf7c>)
 8007464:	f7fb fe4c 	bl	8003100 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8007468:	488c      	ldr	r0, [pc, #560]	; (800769c <cppLoop+0xf7c>)
 800746a:	f7fb ff31 	bl	80032d0 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 800746e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007472:	f000 fb69 	bl	8007b48 <HAL_Delay>

			led.fullColor('R');
 8007476:	2152      	movs	r1, #82	; 0x52
 8007478:	4884      	ldr	r0, [pc, #528]	; (800768c <cppLoop+0xf6c>)
 800747a:	f7fa fd2f 	bl	8001edc <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 800747e:	488e      	ldr	r0, [pc, #568]	; (80076b8 <cppLoop+0xf98>)
 8007480:	f7fa f803 	bl	800148a <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8007484:	f242 7010 	movw	r0, #10000	; 0x2710
 8007488:	f000 fb5e 	bl	8007b48 <HAL_Delay>

			line_trace.stop();
 800748c:	4883      	ldr	r0, [pc, #524]	; (800769c <cppLoop+0xf7c>)
 800748e:	f7fb ff39 	bl	8003304 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8007492:	498a      	ldr	r1, [pc, #552]	; (80076bc <cppLoop+0xf9c>)
 8007494:	488a      	ldr	r0, [pc, #552]	; (80076c0 <cppLoop+0xfa0>)
 8007496:	f7fa f831 	bl	80014fc <user_fopen>
			float d = encoder.getDistance();
 800749a:	4887      	ldr	r0, [pc, #540]	; (80076b8 <cppLoop+0xf98>)
 800749c:	f7f9 ffc8 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 80074a0:	eef0 7a40 	vmov.f32	s15, s0
 80074a4:	edc7 7a00 	vstr	s15, [r7]
			sd_write_float(1, &d, ADD_WRITE);
 80074a8:	463b      	mov	r3, r7
 80074aa:	2201      	movs	r2, #1
 80074ac:	4619      	mov	r1, r3
 80074ae:	2001      	movs	r0, #1
 80074b0:	f7fa f846 	bl	8001540 <sd_write_float>
			user_fclose();
 80074b4:	f7fa f834 	bl	8001520 <user_fclose>

			led.LR(-1, 0);
 80074b8:	2200      	movs	r2, #0
 80074ba:	f04f 31ff 	mov.w	r1, #4294967295
 80074be:	4873      	ldr	r0, [pc, #460]	; (800768c <cppLoop+0xf6c>)
 80074c0:	f7fa fdc8 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 80074c4:	e210      	b.n	80078e8 <cppLoop+0x11c8>

	case 10:
		led.fullColor('~');
 80074c6:	217e      	movs	r1, #126	; 0x7e
 80074c8:	4870      	ldr	r0, [pc, #448]	; (800768c <cppLoop+0xf6c>)
 80074ca:	f7fa fd07 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80074ce:	f7f9 fde7 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80074d2:	2100      	movs	r1, #0
 80074d4:	2000      	movs	r0, #0
 80074d6:	f7f9 fdf3 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80074da:	487a      	ldr	r0, [pc, #488]	; (80076c4 <cppLoop+0xfa4>)
 80074dc:	f7f9 fe1a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80074e0:	2101      	movs	r1, #1
 80074e2:	2000      	movs	r0, #0
 80074e4:	f7f9 fdec 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80074e8:	4877      	ldr	r0, [pc, #476]	; (80076c8 <cppLoop+0xfa8>)
 80074ea:	f7f9 fe13 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80074ee:	4866      	ldr	r0, [pc, #408]	; (8007688 <cppLoop+0xf68>)
 80074f0:	f7fa fc90 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	bf0c      	ite	eq
 80074fa:	2301      	moveq	r3, #1
 80074fc:	2300      	movne	r3, #0
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 81f3 	beq.w	80078ec <cppLoop+0x11cc>
			HAL_Delay(500);
 8007506:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800750a:	f000 fb1d 	bl	8007b48 <HAL_Delay>
			led.LR(-1, 1);
 800750e:	2201      	movs	r2, #1
 8007510:	f04f 31ff 	mov.w	r1, #4294967295
 8007514:	485d      	ldr	r0, [pc, #372]	; (800768c <cppLoop+0xf6c>)
 8007516:	f7fa fd9d 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 800751a:	2102      	movs	r1, #2
 800751c:	485f      	ldr	r0, [pc, #380]	; (800769c <cppLoop+0xf7c>)
 800751e:	f7fc f817 	bl	8003550 <_ZN9LineTrace7setModeEs>
			line_trace.createVelocityTabeleFromSD();
 8007522:	485e      	ldr	r0, [pc, #376]	; (800769c <cppLoop+0xf7c>)
 8007524:	f7fb fc1c 	bl	8002d60 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 8007528:	2200      	movs	r2, #0
 800752a:	f04f 31ff 	mov.w	r1, #4294967295
 800752e:	4857      	ldr	r0, [pc, #348]	; (800768c <cppLoop+0xf6c>)
 8007530:	f7fa fd90 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8007534:	e1da      	b.n	80078ec <cppLoop+0x11cc>

	case 11:
		led.fullColor('~');
 8007536:	217e      	movs	r1, #126	; 0x7e
 8007538:	4854      	ldr	r0, [pc, #336]	; (800768c <cppLoop+0xf6c>)
 800753a:	f7fa fccf 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800753e:	f7f9 fdaf 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007542:	2100      	movs	r1, #0
 8007544:	2000      	movs	r0, #0
 8007546:	f7f9 fdbb 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 800754a:	4860      	ldr	r0, [pc, #384]	; (80076cc <cppLoop+0xfac>)
 800754c:	f7f9 fde2 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007550:	2101      	movs	r1, #1
 8007552:	2000      	movs	r0, #0
 8007554:	f7f9 fdb4 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8007558:	485d      	ldr	r0, [pc, #372]	; (80076d0 <cppLoop+0xfb0>)
 800755a:	f7f9 fddb 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800755e:	484a      	ldr	r0, [pc, #296]	; (8007688 <cppLoop+0xf68>)
 8007560:	f7fa fc58 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007564:	4603      	mov	r3, r0
 8007566:	2b02      	cmp	r3, #2
 8007568:	bf0c      	ite	eq
 800756a:	2301      	moveq	r3, #1
 800756c:	2300      	movne	r3, #0
 800756e:	b2db      	uxtb	r3, r3
 8007570:	2b00      	cmp	r3, #0
 8007572:	f000 81bd 	beq.w	80078f0 <cppLoop+0x11d0>
			HAL_Delay(1500);
 8007576:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800757a:	f000 fae5 	bl	8007b48 <HAL_Delay>
			led.LR(-1, 1);
 800757e:	2201      	movs	r2, #1
 8007580:	f04f 31ff 	mov.w	r1, #4294967295
 8007584:	4841      	ldr	r0, [pc, #260]	; (800768c <cppLoop+0xf6c>)
 8007586:	f7fa fd65 	bl	8002054 <_ZN3LED2LREaa>

			logger.start();
 800758a:	4852      	ldr	r0, [pc, #328]	; (80076d4 <cppLoop+0xfb4>)
 800758c:	f7fc fa65 	bl	8003a5a <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8007590:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8007670 <cppLoop+0xf50>
 8007594:	ed9f 0b38 	vldr	d0, [pc, #224]	; 8007678 <cppLoop+0xf58>
 8007598:	484f      	ldr	r0, [pc, #316]	; (80076d8 <cppLoop+0xfb8>)
 800759a:	f7fc faf3 	bl	8003b84 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 800759e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80075a2:	f000 fad1 	bl	8007b48 <HAL_Delay>

			logger.stop();
 80075a6:	484b      	ldr	r0, [pc, #300]	; (80076d4 <cppLoop+0xfb4>)
 80075a8:	f7fc fa68 	bl	8003a7c <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 80075ac:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8007680 <cppLoop+0xf60>
 80075b0:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8007680 <cppLoop+0xf60>
 80075b4:	4848      	ldr	r0, [pc, #288]	; (80076d8 <cppLoop+0xfb8>)
 80075b6:	f7fc fae5 	bl	8003b84 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 80075ba:	4a48      	ldr	r2, [pc, #288]	; (80076dc <cppLoop+0xfbc>)
 80075bc:	4948      	ldr	r1, [pc, #288]	; (80076e0 <cppLoop+0xfc0>)
 80075be:	4845      	ldr	r0, [pc, #276]	; (80076d4 <cppLoop+0xfb4>)
 80075c0:	f7fc f94c 	bl	800385c <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80075c4:	2200      	movs	r2, #0
 80075c6:	f04f 31ff 	mov.w	r1, #4294967295
 80075ca:	4830      	ldr	r0, [pc, #192]	; (800768c <cppLoop+0xf6c>)
 80075cc:	f7fa fd42 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 80075d0:	e18e      	b.n	80078f0 <cppLoop+0x11d0>

	case 12:
		led.fullColor('~');
 80075d2:	217e      	movs	r1, #126	; 0x7e
 80075d4:	482d      	ldr	r0, [pc, #180]	; (800768c <cppLoop+0xf6c>)
 80075d6:	f7fa fc81 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80075da:	f7f9 fd61 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80075de:	2100      	movs	r1, #0
 80075e0:	2000      	movs	r0, #0
 80075e2:	f7f9 fd6d 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 80075e6:	483f      	ldr	r0, [pc, #252]	; (80076e4 <cppLoop+0xfc4>)
 80075e8:	f7f9 fd94 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80075ec:	2101      	movs	r1, #1
 80075ee:	2000      	movs	r0, #0
 80075f0:	f7f9 fd66 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 80075f4:	483c      	ldr	r0, [pc, #240]	; (80076e8 <cppLoop+0xfc8>)
 80075f6:	f7f9 fd8d 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80075fa:	4823      	ldr	r0, [pc, #140]	; (8007688 <cppLoop+0xf68>)
 80075fc:	f7fa fc0a 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007600:	4603      	mov	r3, r0
 8007602:	2b02      	cmp	r3, #2
 8007604:	bf0c      	ite	eq
 8007606:	2301      	moveq	r3, #1
 8007608:	2300      	movne	r3, #0
 800760a:	b2db      	uxtb	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	f000 8171 	beq.w	80078f4 <cppLoop+0x11d4>
			HAL_Delay(1500);
 8007612:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007616:	f000 fa97 	bl	8007b48 <HAL_Delay>
			led.LR(-1, 1);
 800761a:	2201      	movs	r2, #1
 800761c:	f04f 31ff 	mov.w	r1, #4294967295
 8007620:	481a      	ldr	r0, [pc, #104]	; (800768c <cppLoop+0xf6c>)
 8007622:	f7fa fd17 	bl	8002054 <_ZN3LED2LREaa>

			logger.start();
 8007626:	482b      	ldr	r0, [pc, #172]	; (80076d4 <cppLoop+0xfb4>)
 8007628:	f7fc fa17 	bl	8003a5a <_ZN6Logger5startEv>
			velocity_ctrl.start();
 800762c:	482f      	ldr	r0, [pc, #188]	; (80076ec <cppLoop+0xfcc>)
 800762e:	f7fd f9ec 	bl	8004a0a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 8007632:	eddf 0a20 	vldr	s1, [pc, #128]	; 80076b4 <cppLoop+0xf94>
 8007636:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800763a:	482c      	ldr	r0, [pc, #176]	; (80076ec <cppLoop+0xfcc>)
 800763c:	f7fd f978 	bl	8004930 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8007640:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007644:	f000 fa80 	bl	8007b48 <HAL_Delay>

			logger.stop();
 8007648:	4822      	ldr	r0, [pc, #136]	; (80076d4 <cppLoop+0xfb4>)
 800764a:	f7fc fa17 	bl	8003a7c <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 800764e:	4827      	ldr	r0, [pc, #156]	; (80076ec <cppLoop+0xfcc>)
 8007650:	f7fd f9ee 	bl	8004a30 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 8007654:	4a26      	ldr	r2, [pc, #152]	; (80076f0 <cppLoop+0xfd0>)
 8007656:	4922      	ldr	r1, [pc, #136]	; (80076e0 <cppLoop+0xfc0>)
 8007658:	481e      	ldr	r0, [pc, #120]	; (80076d4 <cppLoop+0xfb4>)
 800765a:	f7fc f8ff 	bl	800385c <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 800765e:	2200      	movs	r2, #0
 8007660:	f04f 31ff 	mov.w	r1, #4294967295
 8007664:	4809      	ldr	r0, [pc, #36]	; (800768c <cppLoop+0xf6c>)
 8007666:	f7fa fcf5 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 800766a:	e143      	b.n	80078f4 <cppLoop+0x11d4>
 800766c:	f3af 8000 	nop.w
 8007670:	33333333 	.word	0x33333333
 8007674:	bfd33333 	.word	0xbfd33333
 8007678:	33333333 	.word	0x33333333
 800767c:	3fd33333 	.word	0x3fd33333
	...
 8007688:	200005bc 	.word	0x200005bc
 800768c:	200005c8 	.word	0x200005c8
 8007690:	200393c8 	.word	0x200393c8
 8007694:	08017e3c 	.word	0x08017e3c
 8007698:	08017dd0 	.word	0x08017dd0
 800769c:	20015e50 	.word	0x20015e50
 80076a0:	08017e48 	.word	0x08017e48
 80076a4:	08017e54 	.word	0x08017e54
 80076a8:	08017e60 	.word	0x08017e60
 80076ac:	08017e6c 	.word	0x08017e6c
 80076b0:	08017e74 	.word	0x08017e74
 80076b4:	00000000 	.word	0x00000000
 80076b8:	20015db4 	.word	0x20015db4
 80076bc:	08017e80 	.word	0x08017e80
 80076c0:	08017e88 	.word	0x08017e88
 80076c4:	08017e94 	.word	0x08017e94
 80076c8:	08017ea0 	.word	0x08017ea0
 80076cc:	08017eac 	.word	0x08017eac
 80076d0:	08017eb4 	.word	0x08017eb4
 80076d4:	200005ec 	.word	0x200005ec
 80076d8:	200005c4 	.word	0x200005c4
 80076dc:	08017ebc 	.word	0x08017ebc
 80076e0:	08017ec8 	.word	0x08017ec8
 80076e4:	08017ed4 	.word	0x08017ed4
 80076e8:	08017ed8 	.word	0x08017ed8
 80076ec:	20015dd4 	.word	0x20015dd4
 80076f0:	08017ee4 	.word	0x08017ee4

	case 13:
		led.fullColor('~');
 80076f4:	217e      	movs	r1, #126	; 0x7e
 80076f6:	4886      	ldr	r0, [pc, #536]	; (8007910 <cppLoop+0x11f0>)
 80076f8:	f7fa fbf0 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80076fc:	f7f9 fcd0 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007700:	2100      	movs	r1, #0
 8007702:	2000      	movs	r0, #0
 8007704:	f7f9 fcdc 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 8007708:	4882      	ldr	r0, [pc, #520]	; (8007914 <cppLoop+0x11f4>)
 800770a:	f7f9 fd03 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800770e:	2101      	movs	r1, #1
 8007710:	2000      	movs	r0, #0
 8007712:	f7f9 fcd5 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8007716:	4880      	ldr	r0, [pc, #512]	; (8007918 <cppLoop+0x11f8>)
 8007718:	f7f9 fcfc 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800771c:	487f      	ldr	r0, [pc, #508]	; (800791c <cppLoop+0x11fc>)
 800771e:	f7fa fb79 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007722:	4603      	mov	r3, r0
 8007724:	2b02      	cmp	r3, #2
 8007726:	bf0c      	ite	eq
 8007728:	2301      	moveq	r3, #1
 800772a:	2300      	movne	r3, #0
 800772c:	b2db      	uxtb	r3, r3
 800772e:	2b00      	cmp	r3, #0
 8007730:	f000 80e2 	beq.w	80078f8 <cppLoop+0x11d8>
			led.LR(-1, 1);
 8007734:	2201      	movs	r2, #1
 8007736:	f04f 31ff 	mov.w	r1, #4294967295
 800773a:	4875      	ldr	r0, [pc, #468]	; (8007910 <cppLoop+0x11f0>)
 800773c:	f7fa fc8a 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(1500);
 8007740:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007744:	f000 fa00 	bl	8007b48 <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 8007748:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8007920 <cppLoop+0x1200>
 800774c:	4875      	ldr	r0, [pc, #468]	; (8007924 <cppLoop+0x1204>)
 800774e:	f7fc ff7b 	bl	8004648 <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 8007752:	4874      	ldr	r0, [pc, #464]	; (8007924 <cppLoop+0x1204>)
 8007754:	f7fc ff88 	bl	8004668 <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 8007758:	f244 405c 	movw	r0, #17500	; 0x445c
 800775c:	f000 f9f4 	bl	8007b48 <HAL_Delay>
			sys_ident.stop();
 8007760:	4870      	ldr	r0, [pc, #448]	; (8007924 <cppLoop+0x1204>)
 8007762:	f7fc ff95 	bl	8004690 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 8007766:	486f      	ldr	r0, [pc, #444]	; (8007924 <cppLoop+0x1204>)
 8007768:	f7fc fefc 	bl	8004564 <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 800776c:	2200      	movs	r2, #0
 800776e:	f04f 31ff 	mov.w	r1, #4294967295
 8007772:	4867      	ldr	r0, [pc, #412]	; (8007910 <cppLoop+0x11f0>)
 8007774:	f7fa fc6e 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8007778:	e0be      	b.n	80078f8 <cppLoop+0x11d8>

	case 14:
		led.fullColor('W');
 800777a:	2157      	movs	r1, #87	; 0x57
 800777c:	4864      	ldr	r0, [pc, #400]	; (8007910 <cppLoop+0x11f0>)
 800777e:	f7fa fbad 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007782:	f7f9 fc8d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007786:	2100      	movs	r1, #0
 8007788:	2000      	movs	r0, #0
 800778a:	f7f9 fc99 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 800778e:	4866      	ldr	r0, [pc, #408]	; (8007928 <cppLoop+0x1208>)
 8007790:	f7f9 fcc0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007794:	2101      	movs	r1, #1
 8007796:	2000      	movs	r0, #0
 8007798:	f7f9 fc92 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 800779c:	4b63      	ldr	r3, [pc, #396]	; (800792c <cppLoop+0x120c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7f8 fee9 	bl	8000578 <__aeabi_f2d>
 80077a6:	4603      	mov	r3, r0
 80077a8:	460c      	mov	r4, r1
 80077aa:	461a      	mov	r2, r3
 80077ac:	4623      	mov	r3, r4
 80077ae:	4860      	ldr	r0, [pc, #384]	; (8007930 <cppLoop+0x1210>)
 80077b0:	f7f9 fcb0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80077b4:	4859      	ldr	r0, [pc, #356]	; (800791c <cppLoop+0x11fc>)
 80077b6:	f7fa fb2d 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b02      	cmp	r3, #2
 80077be:	bf0c      	ite	eq
 80077c0:	2301      	moveq	r3, #1
 80077c2:	2300      	movne	r3, #0
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 8098 	beq.w	80078fc <cppLoop+0x11dc>
			HAL_Delay(500);
 80077cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80077d0:	f000 f9ba 	bl	8007b48 <HAL_Delay>

			led.LR(1, -1);
 80077d4:	f04f 32ff 	mov.w	r2, #4294967295
 80077d8:	2101      	movs	r1, #1
 80077da:	484d      	ldr	r0, [pc, #308]	; (8007910 <cppLoop+0x11f0>)
 80077dc:	f7fa fc3a 	bl	8002054 <_ZN3LED2LREaa>
			line_trace.createVelocityTabeleFromSD();
 80077e0:	4854      	ldr	r0, [pc, #336]	; (8007934 <cppLoop+0x1214>)
 80077e2:	f7fb fabd 	bl	8002d60 <_ZN9LineTrace26createVelocityTabeleFromSDEv>
			line_trace.setTargetVelocity(adj_max_velocity2);
 80077e6:	4b51      	ldr	r3, [pc, #324]	; (800792c <cppLoop+0x120c>)
 80077e8:	edd3 7a00 	vldr	s15, [r3]
 80077ec:	eeb0 0a67 	vmov.f32	s0, s15
 80077f0:	4850      	ldr	r0, [pc, #320]	; (8007934 <cppLoop+0x1214>)
 80077f2:	f7fb fc94 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 80077f6:	4b4d      	ldr	r3, [pc, #308]	; (800792c <cppLoop+0x120c>)
 80077f8:	edd3 7a00 	vldr	s15, [r3]
 80077fc:	eeb0 0a67 	vmov.f32	s0, s15
 8007800:	484c      	ldr	r0, [pc, #304]	; (8007934 <cppLoop+0x1214>)
 8007802:	f7fb fc9b 	bl	800313c <_ZN9LineTrace14setMaxVelocityEf>

			line_trace.setMode(THIRD_RUNNING);
 8007806:	2102      	movs	r1, #2
 8007808:	484a      	ldr	r0, [pc, #296]	; (8007934 <cppLoop+0x1214>)
 800780a:	f7fb fea1 	bl	8003550 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 800780e:	4849      	ldr	r0, [pc, #292]	; (8007934 <cppLoop+0x1214>)
 8007810:	f7fb fdc8 	bl	80033a4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8007814:	f04f 32ff 	mov.w	r2, #4294967295
 8007818:	2100      	movs	r1, #0
 800781a:	483d      	ldr	r0, [pc, #244]	; (8007910 <cppLoop+0x11f0>)
 800781c:	f7fa fc1a 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8007820:	e06c      	b.n	80078fc <cppLoop+0x11dc>

	case 15:
		led.fullColor('W');
 8007822:	2157      	movs	r1, #87	; 0x57
 8007824:	483a      	ldr	r0, [pc, #232]	; (8007910 <cppLoop+0x11f0>)
 8007826:	f7fa fb59 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800782a:	f7f9 fc39 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800782e:	2100      	movs	r1, #0
 8007830:	2000      	movs	r0, #0
 8007832:	f7f9 fc45 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 8007836:	4840      	ldr	r0, [pc, #256]	; (8007938 <cppLoop+0x1218>)
 8007838:	f7f9 fc6c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800783c:	2101      	movs	r1, #1
 800783e:	2000      	movs	r0, #0
 8007840:	f7f9 fc3e 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 8007844:	4b3d      	ldr	r3, [pc, #244]	; (800793c <cppLoop+0x121c>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4618      	mov	r0, r3
 800784a:	f7f8 fe95 	bl	8000578 <__aeabi_f2d>
 800784e:	4603      	mov	r3, r0
 8007850:	460c      	mov	r4, r1
 8007852:	461a      	mov	r2, r3
 8007854:	4623      	mov	r3, r4
 8007856:	4836      	ldr	r0, [pc, #216]	; (8007930 <cppLoop+0x1210>)
 8007858:	f7f9 fc5c 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800785c:	482f      	ldr	r0, [pc, #188]	; (800791c <cppLoop+0x11fc>)
 800785e:	f7fa fad9 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007862:	4603      	mov	r3, r0
 8007864:	2b02      	cmp	r3, #2
 8007866:	bf0c      	ite	eq
 8007868:	2301      	moveq	r3, #1
 800786a:	2300      	movne	r3, #0
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d046      	beq.n	8007900 <cppLoop+0x11e0>
			HAL_Delay(500);
 8007872:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007876:	f000 f967 	bl	8007b48 <HAL_Delay>

			led.LR(1, -1);
 800787a:	f04f 32ff 	mov.w	r2, #4294967295
 800787e:	2101      	movs	r1, #1
 8007880:	4823      	ldr	r0, [pc, #140]	; (8007910 <cppLoop+0x11f0>)
 8007882:	f7fa fbe7 	bl	8002054 <_ZN3LED2LREaa>
			line_trace.createVelocityTabeleFromSD();
 8007886:	482b      	ldr	r0, [pc, #172]	; (8007934 <cppLoop+0x1214>)
 8007888:	f7fb fa6a 	bl	8002d60 <_ZN9LineTrace26createVelocityTabeleFromSDEv>
			line_trace.setTargetVelocity(adj_max_velocity);
 800788c:	4b2b      	ldr	r3, [pc, #172]	; (800793c <cppLoop+0x121c>)
 800788e:	edd3 7a00 	vldr	s15, [r3]
 8007892:	eeb0 0a67 	vmov.f32	s0, s15
 8007896:	4827      	ldr	r0, [pc, #156]	; (8007934 <cppLoop+0x1214>)
 8007898:	f7fb fc41 	bl	800311e <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 800789c:	4b27      	ldr	r3, [pc, #156]	; (800793c <cppLoop+0x121c>)
 800789e:	edd3 7a00 	vldr	s15, [r3]
 80078a2:	eeb0 0a67 	vmov.f32	s0, s15
 80078a6:	4823      	ldr	r0, [pc, #140]	; (8007934 <cppLoop+0x1214>)
 80078a8:	f7fb fc48 	bl	800313c <_ZN9LineTrace14setMaxVelocityEf>

			line_trace.setMode(SECOND_RUNNING);
 80078ac:	2101      	movs	r1, #1
 80078ae:	4821      	ldr	r0, [pc, #132]	; (8007934 <cppLoop+0x1214>)
 80078b0:	f7fb fe4e 	bl	8003550 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 80078b4:	481f      	ldr	r0, [pc, #124]	; (8007934 <cppLoop+0x1214>)
 80078b6:	f7fb fd75 	bl	80033a4 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 80078ba:	f04f 32ff 	mov.w	r2, #4294967295
 80078be:	2100      	movs	r1, #0
 80078c0:	4813      	ldr	r0, [pc, #76]	; (8007910 <cppLoop+0x11f0>)
 80078c2:	f7fa fbc7 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 80078c6:	e01b      	b.n	8007900 <cppLoop+0x11e0>

	default:
		break;
 80078c8:	bf00      	nop
 80078ca:	e01a      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078cc:	bf00      	nop
 80078ce:	e018      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078d0:	bf00      	nop
 80078d2:	e016      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078d4:	bf00      	nop
 80078d6:	e014      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078d8:	bf00      	nop
 80078da:	e012      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078dc:	bf00      	nop
 80078de:	e010      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078e0:	bf00      	nop
 80078e2:	e00e      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078e4:	bf00      	nop
 80078e6:	e00c      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078e8:	bf00      	nop
 80078ea:	e00a      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078ec:	bf00      	nop
 80078ee:	e008      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078f0:	bf00      	nop
 80078f2:	e006      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078f4:	bf00      	nop
 80078f6:	e004      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078f8:	bf00      	nop
 80078fa:	e002      	b.n	8007902 <cppLoop+0x11e2>
		break;
 80078fc:	bf00      	nop
 80078fe:	e000      	b.n	8007902 <cppLoop+0x11e2>
		break;
 8007900:	bf00      	nop

	}

	HAL_Delay(30);
 8007902:	201e      	movs	r0, #30
 8007904:	f000 f920 	bl	8007b48 <HAL_Delay>

}
 8007908:	bf00      	nop
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007910:	200005c8 	.word	0x200005c8
 8007914:	08017ef0 	.word	0x08017ef0
 8007918:	08017eb4 	.word	0x08017eb4
 800791c:	200005bc 	.word	0x200005bc
 8007920:	3e99999a 	.word	0x3e99999a
 8007924:	20021a60 	.word	0x20021a60
 8007928:	08017ef8 	.word	0x08017ef8
 800792c:	200393c8 	.word	0x200393c8
 8007930:	08017df4 	.word	0x08017df4
 8007934:	20015e50 	.word	0x20015e50
 8007938:	08017f04 	.word	0x08017f04
 800793c:	200393c0 	.word	0x200393c0

08007940 <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af04      	add	r7, sp, #16
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d13b      	bne.n	80079c8 <_Z41__static_initialization_and_destruction_0ii+0x88>
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007956:	4293      	cmp	r3, r2
 8007958:	d136      	bne.n	80079c8 <_Z41__static_initialization_and_destruction_0ii+0x88>
LineSensor line_sensor;
 800795a:	481d      	ldr	r0, [pc, #116]	; (80079d0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800795c:	f7fa fbb2 	bl	80020c4 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8007960:	481c      	ldr	r0, [pc, #112]	; (80079d4 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007962:	f7fc fc71 	bl	8004248 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8007966:	481c      	ldr	r0, [pc, #112]	; (80079d8 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8007968:	f7fa fa48 	bl	8001dfc <_ZN8JoyStickC1Ev>
Motor motor;
 800796c:	481b      	ldr	r0, [pc, #108]	; (80079dc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800796e:	f7fc f896 	bl	8003a9e <_ZN5MotorC1Ev>
IMU imu;
 8007972:	481b      	ldr	r0, [pc, #108]	; (80079e0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007974:	f7fa f84e 	bl	8001a14 <_ZN3IMUC1Ev>
Logger logger;
 8007978:	481a      	ldr	r0, [pc, #104]	; (80079e4 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800797a:	f7fb fe1d 	bl	80035b8 <_ZN6LoggerC1Ev>
Encoder encoder;
 800797e:	481a      	ldr	r0, [pc, #104]	; (80079e8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007980:	f7f9 fbe8 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8007984:	4b16      	ldr	r3, [pc, #88]	; (80079e0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007986:	4a18      	ldr	r2, [pc, #96]	; (80079e8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007988:	4914      	ldr	r1, [pc, #80]	; (80079dc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800798a:	4818      	ldr	r0, [pc, #96]	; (80079ec <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800798c:	f7fc fea4 	bl	80046d8 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8007990:	4b16      	ldr	r3, [pc, #88]	; (80079ec <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007992:	4a13      	ldr	r2, [pc, #76]	; (80079e0 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007994:	4914      	ldr	r1, [pc, #80]	; (80079e8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007996:	4816      	ldr	r0, [pc, #88]	; (80079f0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8007998:	f7fc f966 	bl	8003c68 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger);
 800799c:	4b11      	ldr	r3, [pc, #68]	; (80079e4 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800799e:	9303      	str	r3, [sp, #12]
 80079a0:	4b13      	ldr	r3, [pc, #76]	; (80079f0 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80079a2:	9302      	str	r3, [sp, #8]
 80079a4:	4b10      	ldr	r3, [pc, #64]	; (80079e8 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	4b0a      	ldr	r3, [pc, #40]	; (80079d4 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	4b0f      	ldr	r3, [pc, #60]	; (80079ec <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80079ae:	4a08      	ldr	r2, [pc, #32]	; (80079d0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80079b0:	490a      	ldr	r1, [pc, #40]	; (80079dc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80079b2:	4810      	ldr	r0, [pc, #64]	; (80079f4 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80079b4:	f7fa feb4 	bl	8002720 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>
SystemIdentification sys_ident(&logger, &motor);
 80079b8:	4a08      	ldr	r2, [pc, #32]	; (80079dc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80079ba:	490a      	ldr	r1, [pc, #40]	; (80079e4 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80079bc:	480e      	ldr	r0, [pc, #56]	; (80079f8 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80079be:	f7fc fd87 	bl	80044d0 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 80079c2:	480e      	ldr	r0, [pc, #56]	; (80079fc <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80079c4:	f7fc fad2 	bl	8003f6c <_ZN13PathFollowingC1Ev>
}
 80079c8:	bf00      	nop
 80079ca:	3708      	adds	r7, #8
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	200002bc 	.word	0x200002bc
 80079d4:	200005b4 	.word	0x200005b4
 80079d8:	200005bc 	.word	0x200005bc
 80079dc:	200005c4 	.word	0x200005c4
 80079e0:	200005d8 	.word	0x200005d8
 80079e4:	200005ec 	.word	0x200005ec
 80079e8:	20015db4 	.word	0x20015db4
 80079ec:	20015dd4 	.word	0x20015dd4
 80079f0:	20015e10 	.word	0x20015e10
 80079f4:	20015e50 	.word	0x20015e50
 80079f8:	20021a60 	.word	0x20021a60
 80079fc:	20021c70 	.word	0x20021c70

08007a00 <_GLOBAL__sub_I_line_sensor>:
 8007a00:	b580      	push	{r7, lr}
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007a08:	2001      	movs	r0, #1
 8007a0a:	f7ff ff99 	bl	8007940 <_Z41__static_initialization_and_destruction_0ii>
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007a10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007a48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007a14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007a16:	e003      	b.n	8007a20 <LoopCopyDataInit>

08007a18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007a18:	4b0c      	ldr	r3, [pc, #48]	; (8007a4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007a1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007a1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007a1e:	3104      	adds	r1, #4

08007a20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007a20:	480b      	ldr	r0, [pc, #44]	; (8007a50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007a22:	4b0c      	ldr	r3, [pc, #48]	; (8007a54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007a24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007a26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007a28:	d3f6      	bcc.n	8007a18 <CopyDataInit>
  ldr  r2, =_sbss
 8007a2a:	4a0b      	ldr	r2, [pc, #44]	; (8007a58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007a2c:	e002      	b.n	8007a34 <LoopFillZerobss>

08007a2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007a2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007a30:	f842 3b04 	str.w	r3, [r2], #4

08007a34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007a34:	4b09      	ldr	r3, [pc, #36]	; (8007a5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007a36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007a38:	d3f9      	bcc.n	8007a2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007a3a:	f7fe fd47 	bl	80064cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007a3e:	f00b fdd3 	bl	80135e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007a42:	f7fd f881 	bl	8004b48 <main>
  bx  lr    
 8007a46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007a48:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8007a4c:	08018500 	.word	0x08018500
  ldr  r0, =_sdata
 8007a50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007a54:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8007a58:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007a5c:	2003ddb0 	.word	0x2003ddb0

08007a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007a60:	e7fe      	b.n	8007a60 <ADC_IRQHandler>
	...

08007a64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007a68:	4b0e      	ldr	r3, [pc, #56]	; (8007aa4 <HAL_Init+0x40>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a0d      	ldr	r2, [pc, #52]	; (8007aa4 <HAL_Init+0x40>)
 8007a6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007a72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007a74:	4b0b      	ldr	r3, [pc, #44]	; (8007aa4 <HAL_Init+0x40>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a0a      	ldr	r2, [pc, #40]	; (8007aa4 <HAL_Init+0x40>)
 8007a7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007a7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007a80:	4b08      	ldr	r3, [pc, #32]	; (8007aa4 <HAL_Init+0x40>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a07      	ldr	r2, [pc, #28]	; (8007aa4 <HAL_Init+0x40>)
 8007a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007a8c:	2003      	movs	r0, #3
 8007a8e:	f000 fd51 	bl	8008534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007a92:	2000      	movs	r0, #0
 8007a94:	f000 f808 	bl	8007aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007a98:	f7fd ff68 	bl	800596c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	40023c00 	.word	0x40023c00

08007aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007ab0:	4b12      	ldr	r3, [pc, #72]	; (8007afc <HAL_InitTick+0x54>)
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	4b12      	ldr	r3, [pc, #72]	; (8007b00 <HAL_InitTick+0x58>)
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	4619      	mov	r1, r3
 8007aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fd69 	bl	800859e <HAL_SYSTICK_Config>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d001      	beq.n	8007ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e00e      	b.n	8007af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2b0f      	cmp	r3, #15
 8007ada:	d80a      	bhi.n	8007af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007adc:	2200      	movs	r2, #0
 8007ade:	6879      	ldr	r1, [r7, #4]
 8007ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae4:	f000 fd31 	bl	800854a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007ae8:	4a06      	ldr	r2, [pc, #24]	; (8007b04 <HAL_InitTick+0x5c>)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	e000      	b.n	8007af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3708      	adds	r7, #8
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	20000000 	.word	0x20000000
 8007b00:	20000008 	.word	0x20000008
 8007b04:	20000004 	.word	0x20000004

08007b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007b0c:	4b06      	ldr	r3, [pc, #24]	; (8007b28 <HAL_IncTick+0x20>)
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	461a      	mov	r2, r3
 8007b12:	4b06      	ldr	r3, [pc, #24]	; (8007b2c <HAL_IncTick+0x24>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4413      	add	r3, r2
 8007b18:	4a04      	ldr	r2, [pc, #16]	; (8007b2c <HAL_IncTick+0x24>)
 8007b1a:	6013      	str	r3, [r2, #0]
}
 8007b1c:	bf00      	nop
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	20000008 	.word	0x20000008
 8007b2c:	2003bd38 	.word	0x2003bd38

08007b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007b30:	b480      	push	{r7}
 8007b32:	af00      	add	r7, sp, #0
  return uwTick;
 8007b34:	4b03      	ldr	r3, [pc, #12]	; (8007b44 <HAL_GetTick+0x14>)
 8007b36:	681b      	ldr	r3, [r3, #0]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	2003bd38 	.word	0x2003bd38

08007b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007b50:	f7ff ffee 	bl	8007b30 <HAL_GetTick>
 8007b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b60:	d005      	beq.n	8007b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007b62:	4b09      	ldr	r3, [pc, #36]	; (8007b88 <HAL_Delay+0x40>)
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	461a      	mov	r2, r3
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007b6e:	bf00      	nop
 8007b70:	f7ff ffde 	bl	8007b30 <HAL_GetTick>
 8007b74:	4602      	mov	r2, r0
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d8f7      	bhi.n	8007b70 <HAL_Delay+0x28>
  {
  }
}
 8007b80:	bf00      	nop
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	20000008 	.word	0x20000008

08007b8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b94:	2300      	movs	r3, #0
 8007b96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d101      	bne.n	8007ba2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e033      	b.n	8007c0a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d109      	bne.n	8007bbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7fd ff06 	bl	80059bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc2:	f003 0310 	and.w	r3, r3, #16
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d118      	bne.n	8007bfc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007bd2:	f023 0302 	bic.w	r3, r3, #2
 8007bd6:	f043 0202 	orr.w	r2, r3, #2
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fa5a 	bl	8008098 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bee:	f023 0303 	bic.w	r3, r3, #3
 8007bf2:	f043 0201 	orr.w	r2, r3, #1
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	641a      	str	r2, [r3, #64]	; 0x40
 8007bfa:	e001      	b.n	8007c00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
	...

08007c14 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007c20:	2300      	movs	r3, #0
 8007c22:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d101      	bne.n	8007c32 <HAL_ADC_Start_DMA+0x1e>
 8007c2e:	2302      	movs	r3, #2
 8007c30:	e0cc      	b.n	8007dcc <HAL_ADC_Start_DMA+0x1b8>
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2201      	movs	r2, #1
 8007c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	f003 0301 	and.w	r3, r3, #1
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d018      	beq.n	8007c7a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	689a      	ldr	r2, [r3, #8]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f042 0201 	orr.w	r2, r2, #1
 8007c56:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007c58:	4b5e      	ldr	r3, [pc, #376]	; (8007dd4 <HAL_ADC_Start_DMA+0x1c0>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a5e      	ldr	r2, [pc, #376]	; (8007dd8 <HAL_ADC_Start_DMA+0x1c4>)
 8007c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c62:	0c9a      	lsrs	r2, r3, #18
 8007c64:	4613      	mov	r3, r2
 8007c66:	005b      	lsls	r3, r3, #1
 8007c68:	4413      	add	r3, r2
 8007c6a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007c6c:	e002      	b.n	8007c74 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	3b01      	subs	r3, #1
 8007c72:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1f9      	bne.n	8007c6e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	f040 80a0 	bne.w	8007dca <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007c92:	f023 0301 	bic.w	r3, r3, #1
 8007c96:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d007      	beq.n	8007cbc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007cb4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007cc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cc8:	d106      	bne.n	8007cd8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cce:	f023 0206 	bic.w	r2, r3, #6
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	645a      	str	r2, [r3, #68]	; 0x44
 8007cd6:	e002      	b.n	8007cde <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ce6:	4b3d      	ldr	r3, [pc, #244]	; (8007ddc <HAL_ADC_Start_DMA+0x1c8>)
 8007ce8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cee:	4a3c      	ldr	r2, [pc, #240]	; (8007de0 <HAL_ADC_Start_DMA+0x1cc>)
 8007cf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf6:	4a3b      	ldr	r2, [pc, #236]	; (8007de4 <HAL_ADC_Start_DMA+0x1d0>)
 8007cf8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cfe:	4a3a      	ldr	r2, [pc, #232]	; (8007de8 <HAL_ADC_Start_DMA+0x1d4>)
 8007d00:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007d0a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007d1a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689a      	ldr	r2, [r3, #8]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d2a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	334c      	adds	r3, #76	; 0x4c
 8007d36:	4619      	mov	r1, r3
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f000 fcea 	bl	8008714 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	f003 031f 	and.w	r3, r3, #31
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d12a      	bne.n	8007da2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a26      	ldr	r2, [pc, #152]	; (8007dec <HAL_ADC_Start_DMA+0x1d8>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d015      	beq.n	8007d82 <HAL_ADC_Start_DMA+0x16e>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a25      	ldr	r2, [pc, #148]	; (8007df0 <HAL_ADC_Start_DMA+0x1dc>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d105      	bne.n	8007d6c <HAL_ADC_Start_DMA+0x158>
 8007d60:	4b1e      	ldr	r3, [pc, #120]	; (8007ddc <HAL_ADC_Start_DMA+0x1c8>)
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	f003 031f 	and.w	r3, r3, #31
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00a      	beq.n	8007d82 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a20      	ldr	r2, [pc, #128]	; (8007df4 <HAL_ADC_Start_DMA+0x1e0>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d129      	bne.n	8007dca <HAL_ADC_Start_DMA+0x1b6>
 8007d76:	4b19      	ldr	r3, [pc, #100]	; (8007ddc <HAL_ADC_Start_DMA+0x1c8>)
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	f003 031f 	and.w	r3, r3, #31
 8007d7e:	2b0f      	cmp	r3, #15
 8007d80:	d823      	bhi.n	8007dca <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d11c      	bne.n	8007dca <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689a      	ldr	r2, [r3, #8]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007d9e:	609a      	str	r2, [r3, #8]
 8007da0:	e013      	b.n	8007dca <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a11      	ldr	r2, [pc, #68]	; (8007dec <HAL_ADC_Start_DMA+0x1d8>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d10e      	bne.n	8007dca <HAL_ADC_Start_DMA+0x1b6>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d107      	bne.n	8007dca <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	689a      	ldr	r2, [r3, #8]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007dc8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3718      	adds	r7, #24
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}
 8007dd4:	20000000 	.word	0x20000000
 8007dd8:	431bde83 	.word	0x431bde83
 8007ddc:	40012300 	.word	0x40012300
 8007de0:	08008291 	.word	0x08008291
 8007de4:	0800834b 	.word	0x0800834b
 8007de8:	08008367 	.word	0x08008367
 8007dec:	40012000 	.word	0x40012000
 8007df0:	40012100 	.word	0x40012100
 8007df4:	40012200 	.word	0x40012200

08007df8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b085      	sub	sp, #20
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d101      	bne.n	8007e50 <HAL_ADC_ConfigChannel+0x1c>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	e113      	b.n	8008078 <HAL_ADC_ConfigChannel+0x244>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2b09      	cmp	r3, #9
 8007e5e:	d925      	bls.n	8007eac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68d9      	ldr	r1, [r3, #12]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4613      	mov	r3, r2
 8007e70:	005b      	lsls	r3, r3, #1
 8007e72:	4413      	add	r3, r2
 8007e74:	3b1e      	subs	r3, #30
 8007e76:	2207      	movs	r2, #7
 8007e78:	fa02 f303 	lsl.w	r3, r2, r3
 8007e7c:	43da      	mvns	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	400a      	ands	r2, r1
 8007e84:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68d9      	ldr	r1, [r3, #12]
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	689a      	ldr	r2, [r3, #8]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	4618      	mov	r0, r3
 8007e98:	4603      	mov	r3, r0
 8007e9a:	005b      	lsls	r3, r3, #1
 8007e9c:	4403      	add	r3, r0
 8007e9e:	3b1e      	subs	r3, #30
 8007ea0:	409a      	lsls	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	430a      	orrs	r2, r1
 8007ea8:	60da      	str	r2, [r3, #12]
 8007eaa:	e022      	b.n	8007ef2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6919      	ldr	r1, [r3, #16]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	461a      	mov	r2, r3
 8007eba:	4613      	mov	r3, r2
 8007ebc:	005b      	lsls	r3, r3, #1
 8007ebe:	4413      	add	r3, r2
 8007ec0:	2207      	movs	r2, #7
 8007ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec6:	43da      	mvns	r2, r3
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	400a      	ands	r2, r1
 8007ece:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	6919      	ldr	r1, [r3, #16]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	689a      	ldr	r2, [r3, #8]
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	005b      	lsls	r3, r3, #1
 8007ee6:	4403      	add	r3, r0
 8007ee8:	409a      	lsls	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	430a      	orrs	r2, r1
 8007ef0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	2b06      	cmp	r3, #6
 8007ef8:	d824      	bhi.n	8007f44 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685a      	ldr	r2, [r3, #4]
 8007f04:	4613      	mov	r3, r2
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	4413      	add	r3, r2
 8007f0a:	3b05      	subs	r3, #5
 8007f0c:	221f      	movs	r2, #31
 8007f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f12:	43da      	mvns	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	400a      	ands	r2, r1
 8007f1a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	4618      	mov	r0, r3
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685a      	ldr	r2, [r3, #4]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4413      	add	r3, r2
 8007f34:	3b05      	subs	r3, #5
 8007f36:	fa00 f203 	lsl.w	r2, r0, r3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	635a      	str	r2, [r3, #52]	; 0x34
 8007f42:	e04c      	b.n	8007fde <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	2b0c      	cmp	r3, #12
 8007f4a:	d824      	bhi.n	8007f96 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	685a      	ldr	r2, [r3, #4]
 8007f56:	4613      	mov	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	4413      	add	r3, r2
 8007f5c:	3b23      	subs	r3, #35	; 0x23
 8007f5e:	221f      	movs	r2, #31
 8007f60:	fa02 f303 	lsl.w	r3, r2, r3
 8007f64:	43da      	mvns	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	400a      	ands	r2, r1
 8007f6c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	685a      	ldr	r2, [r3, #4]
 8007f80:	4613      	mov	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	3b23      	subs	r3, #35	; 0x23
 8007f88:	fa00 f203 	lsl.w	r2, r0, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	430a      	orrs	r2, r1
 8007f92:	631a      	str	r2, [r3, #48]	; 0x30
 8007f94:	e023      	b.n	8007fde <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	3b41      	subs	r3, #65	; 0x41
 8007fa8:	221f      	movs	r2, #31
 8007faa:	fa02 f303 	lsl.w	r3, r2, r3
 8007fae:	43da      	mvns	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	400a      	ands	r2, r1
 8007fb6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	4413      	add	r3, r2
 8007fd0:	3b41      	subs	r3, #65	; 0x41
 8007fd2:	fa00 f203 	lsl.w	r2, r0, r3
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007fde:	4b29      	ldr	r3, [pc, #164]	; (8008084 <HAL_ADC_ConfigChannel+0x250>)
 8007fe0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a28      	ldr	r2, [pc, #160]	; (8008088 <HAL_ADC_ConfigChannel+0x254>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d10f      	bne.n	800800c <HAL_ADC_ConfigChannel+0x1d8>
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2b12      	cmp	r3, #18
 8007ff2:	d10b      	bne.n	800800c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a1d      	ldr	r2, [pc, #116]	; (8008088 <HAL_ADC_ConfigChannel+0x254>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d12b      	bne.n	800806e <HAL_ADC_ConfigChannel+0x23a>
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a1c      	ldr	r2, [pc, #112]	; (800808c <HAL_ADC_ConfigChannel+0x258>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d003      	beq.n	8008028 <HAL_ADC_ConfigChannel+0x1f4>
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2b11      	cmp	r3, #17
 8008026:	d122      	bne.n	800806e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a11      	ldr	r2, [pc, #68]	; (800808c <HAL_ADC_ConfigChannel+0x258>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d111      	bne.n	800806e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800804a:	4b11      	ldr	r3, [pc, #68]	; (8008090 <HAL_ADC_ConfigChannel+0x25c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a11      	ldr	r2, [pc, #68]	; (8008094 <HAL_ADC_ConfigChannel+0x260>)
 8008050:	fba2 2303 	umull	r2, r3, r2, r3
 8008054:	0c9a      	lsrs	r2, r3, #18
 8008056:	4613      	mov	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4413      	add	r3, r2
 800805c:	005b      	lsls	r3, r3, #1
 800805e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008060:	e002      	b.n	8008068 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	3b01      	subs	r3, #1
 8008066:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1f9      	bne.n	8008062 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3714      	adds	r7, #20
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr
 8008084:	40012300 	.word	0x40012300
 8008088:	40012000 	.word	0x40012000
 800808c:	10000012 	.word	0x10000012
 8008090:	20000000 	.word	0x20000000
 8008094:	431bde83 	.word	0x431bde83

08008098 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80080a0:	4b79      	ldr	r3, [pc, #484]	; (8008288 <ADC_Init+0x1f0>)
 80080a2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	685a      	ldr	r2, [r3, #4]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	431a      	orrs	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685a      	ldr	r2, [r3, #4]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80080cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	6859      	ldr	r1, [r3, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	021a      	lsls	r2, r3, #8
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	430a      	orrs	r2, r1
 80080e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685a      	ldr	r2, [r3, #4]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80080f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6859      	ldr	r1, [r3, #4]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	689a      	ldr	r2, [r3, #8]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	430a      	orrs	r2, r1
 8008102:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	689a      	ldr	r2, [r3, #8]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008112:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	6899      	ldr	r1, [r3, #8]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	68da      	ldr	r2, [r3, #12]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	430a      	orrs	r2, r1
 8008124:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800812a:	4a58      	ldr	r2, [pc, #352]	; (800828c <ADC_Init+0x1f4>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d022      	beq.n	8008176 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	689a      	ldr	r2, [r3, #8]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800813e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6899      	ldr	r1, [r3, #8]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	430a      	orrs	r2, r1
 8008150:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	689a      	ldr	r2, [r3, #8]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008160:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6899      	ldr	r1, [r3, #8]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	609a      	str	r2, [r3, #8]
 8008174:	e00f      	b.n	8008196 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008184:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	689a      	ldr	r2, [r3, #8]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008194:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	689a      	ldr	r2, [r3, #8]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f022 0202 	bic.w	r2, r2, #2
 80081a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6899      	ldr	r1, [r3, #8]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	7e1b      	ldrb	r3, [r3, #24]
 80081b0:	005a      	lsls	r2, r3, #1
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	430a      	orrs	r2, r1
 80081b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d01b      	beq.n	80081fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685a      	ldr	r2, [r3, #4]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685a      	ldr	r2, [r3, #4]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80081e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	6859      	ldr	r1, [r3, #4]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ee:	3b01      	subs	r3, #1
 80081f0:	035a      	lsls	r2, r3, #13
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	430a      	orrs	r2, r1
 80081f8:	605a      	str	r2, [r3, #4]
 80081fa:	e007      	b.n	800820c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685a      	ldr	r2, [r3, #4]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800820a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800821a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	69db      	ldr	r3, [r3, #28]
 8008226:	3b01      	subs	r3, #1
 8008228:	051a      	lsls	r2, r3, #20
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	430a      	orrs	r2, r1
 8008230:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689a      	ldr	r2, [r3, #8]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008240:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	6899      	ldr	r1, [r3, #8]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800824e:	025a      	lsls	r2, r3, #9
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	430a      	orrs	r2, r1
 8008256:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	689a      	ldr	r2, [r3, #8]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008266:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6899      	ldr	r1, [r3, #8]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	029a      	lsls	r2, r3, #10
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	430a      	orrs	r2, r1
 800827a:	609a      	str	r2, [r3, #8]
}
 800827c:	bf00      	nop
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr
 8008288:	40012300 	.word	0x40012300
 800828c:	0f000001 	.word	0x0f000001

08008290 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b084      	sub	sp, #16
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800829c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d13c      	bne.n	8008324 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d12b      	bne.n	800831c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d127      	bne.n	800831c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d006      	beq.n	80082e8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d119      	bne.n	800831c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f022 0220 	bic.w	r2, r2, #32
 80082f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008308:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d105      	bne.n	800831c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008314:	f043 0201 	orr.w	r2, r3, #1
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f7ff fd6b 	bl	8007df8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008322:	e00e      	b.n	8008342 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008328:	f003 0310 	and.w	r3, r3, #16
 800832c:	2b00      	cmp	r3, #0
 800832e:	d003      	beq.n	8008338 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f7ff fd75 	bl	8007e20 <HAL_ADC_ErrorCallback>
}
 8008336:	e004      	b.n	8008342 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	4798      	blx	r3
}
 8008342:	bf00      	nop
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b084      	sub	sp, #16
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008356:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f7ff fd57 	bl	8007e0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800835e:	bf00      	nop
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}

08008366 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b084      	sub	sp, #16
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008372:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2240      	movs	r2, #64	; 0x40
 8008378:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800837e:	f043 0204 	orr.w	r2, r3, #4
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008386:	68f8      	ldr	r0, [r7, #12]
 8008388:	f7ff fd4a 	bl	8007e20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800838c:	bf00      	nop
 800838e:	3710      	adds	r7, #16
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008394:	b480      	push	{r7}
 8008396:	b085      	sub	sp, #20
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f003 0307 	and.w	r3, r3, #7
 80083a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083a4:	4b0c      	ldr	r3, [pc, #48]	; (80083d8 <__NVIC_SetPriorityGrouping+0x44>)
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80083aa:	68ba      	ldr	r2, [r7, #8]
 80083ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80083b0:	4013      	ands	r3, r2
 80083b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80083bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80083c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80083c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80083c6:	4a04      	ldr	r2, [pc, #16]	; (80083d8 <__NVIC_SetPriorityGrouping+0x44>)
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	60d3      	str	r3, [r2, #12]
}
 80083cc:	bf00      	nop
 80083ce:	3714      	adds	r7, #20
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	e000ed00 	.word	0xe000ed00

080083dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80083dc:	b480      	push	{r7}
 80083de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083e0:	4b04      	ldr	r3, [pc, #16]	; (80083f4 <__NVIC_GetPriorityGrouping+0x18>)
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	0a1b      	lsrs	r3, r3, #8
 80083e6:	f003 0307 	and.w	r3, r3, #7
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	e000ed00 	.word	0xe000ed00

080083f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	4603      	mov	r3, r0
 8008400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008406:	2b00      	cmp	r3, #0
 8008408:	db0b      	blt.n	8008422 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800840a:	79fb      	ldrb	r3, [r7, #7]
 800840c:	f003 021f 	and.w	r2, r3, #31
 8008410:	4907      	ldr	r1, [pc, #28]	; (8008430 <__NVIC_EnableIRQ+0x38>)
 8008412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008416:	095b      	lsrs	r3, r3, #5
 8008418:	2001      	movs	r0, #1
 800841a:	fa00 f202 	lsl.w	r2, r0, r2
 800841e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008422:	bf00      	nop
 8008424:	370c      	adds	r7, #12
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	e000e100 	.word	0xe000e100

08008434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	4603      	mov	r3, r0
 800843c:	6039      	str	r1, [r7, #0]
 800843e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008444:	2b00      	cmp	r3, #0
 8008446:	db0a      	blt.n	800845e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	b2da      	uxtb	r2, r3
 800844c:	490c      	ldr	r1, [pc, #48]	; (8008480 <__NVIC_SetPriority+0x4c>)
 800844e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008452:	0112      	lsls	r2, r2, #4
 8008454:	b2d2      	uxtb	r2, r2
 8008456:	440b      	add	r3, r1
 8008458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800845c:	e00a      	b.n	8008474 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	b2da      	uxtb	r2, r3
 8008462:	4908      	ldr	r1, [pc, #32]	; (8008484 <__NVIC_SetPriority+0x50>)
 8008464:	79fb      	ldrb	r3, [r7, #7]
 8008466:	f003 030f 	and.w	r3, r3, #15
 800846a:	3b04      	subs	r3, #4
 800846c:	0112      	lsls	r2, r2, #4
 800846e:	b2d2      	uxtb	r2, r2
 8008470:	440b      	add	r3, r1
 8008472:	761a      	strb	r2, [r3, #24]
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr
 8008480:	e000e100 	.word	0xe000e100
 8008484:	e000ed00 	.word	0xe000ed00

08008488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008488:	b480      	push	{r7}
 800848a:	b089      	sub	sp, #36	; 0x24
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	f1c3 0307 	rsb	r3, r3, #7
 80084a2:	2b04      	cmp	r3, #4
 80084a4:	bf28      	it	cs
 80084a6:	2304      	movcs	r3, #4
 80084a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	3304      	adds	r3, #4
 80084ae:	2b06      	cmp	r3, #6
 80084b0:	d902      	bls.n	80084b8 <NVIC_EncodePriority+0x30>
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	3b03      	subs	r3, #3
 80084b6:	e000      	b.n	80084ba <NVIC_EncodePriority+0x32>
 80084b8:	2300      	movs	r3, #0
 80084ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084bc:	f04f 32ff 	mov.w	r2, #4294967295
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	fa02 f303 	lsl.w	r3, r2, r3
 80084c6:	43da      	mvns	r2, r3
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	401a      	ands	r2, r3
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80084d0:	f04f 31ff 	mov.w	r1, #4294967295
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	fa01 f303 	lsl.w	r3, r1, r3
 80084da:	43d9      	mvns	r1, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80084e0:	4313      	orrs	r3, r2
         );
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3724      	adds	r7, #36	; 0x24
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr
	...

080084f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	3b01      	subs	r3, #1
 80084fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008500:	d301      	bcc.n	8008506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008502:	2301      	movs	r3, #1
 8008504:	e00f      	b.n	8008526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008506:	4a0a      	ldr	r2, [pc, #40]	; (8008530 <SysTick_Config+0x40>)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	3b01      	subs	r3, #1
 800850c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800850e:	210f      	movs	r1, #15
 8008510:	f04f 30ff 	mov.w	r0, #4294967295
 8008514:	f7ff ff8e 	bl	8008434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008518:	4b05      	ldr	r3, [pc, #20]	; (8008530 <SysTick_Config+0x40>)
 800851a:	2200      	movs	r2, #0
 800851c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800851e:	4b04      	ldr	r3, [pc, #16]	; (8008530 <SysTick_Config+0x40>)
 8008520:	2207      	movs	r2, #7
 8008522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	e000e010 	.word	0xe000e010

08008534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b082      	sub	sp, #8
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff ff29 	bl	8008394 <__NVIC_SetPriorityGrouping>
}
 8008542:	bf00      	nop
 8008544:	3708      	adds	r7, #8
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800854a:	b580      	push	{r7, lr}
 800854c:	b086      	sub	sp, #24
 800854e:	af00      	add	r7, sp, #0
 8008550:	4603      	mov	r3, r0
 8008552:	60b9      	str	r1, [r7, #8]
 8008554:	607a      	str	r2, [r7, #4]
 8008556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008558:	2300      	movs	r3, #0
 800855a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800855c:	f7ff ff3e 	bl	80083dc <__NVIC_GetPriorityGrouping>
 8008560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	68b9      	ldr	r1, [r7, #8]
 8008566:	6978      	ldr	r0, [r7, #20]
 8008568:	f7ff ff8e 	bl	8008488 <NVIC_EncodePriority>
 800856c:	4602      	mov	r2, r0
 800856e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008572:	4611      	mov	r1, r2
 8008574:	4618      	mov	r0, r3
 8008576:	f7ff ff5d 	bl	8008434 <__NVIC_SetPriority>
}
 800857a:	bf00      	nop
 800857c:	3718      	adds	r7, #24
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b082      	sub	sp, #8
 8008586:	af00      	add	r7, sp, #0
 8008588:	4603      	mov	r3, r0
 800858a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800858c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008590:	4618      	mov	r0, r3
 8008592:	f7ff ff31 	bl	80083f8 <__NVIC_EnableIRQ>
}
 8008596:	bf00      	nop
 8008598:	3708      	adds	r7, #8
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}

0800859e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800859e:	b580      	push	{r7, lr}
 80085a0:	b082      	sub	sp, #8
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f7ff ffa2 	bl	80084f0 <SysTick_Config>
 80085ac:	4603      	mov	r3, r0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3708      	adds	r7, #8
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
	...

080085b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b086      	sub	sp, #24
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80085c0:	2300      	movs	r3, #0
 80085c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80085c4:	f7ff fab4 	bl	8007b30 <HAL_GetTick>
 80085c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d101      	bne.n	80085d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	e099      	b.n	8008708 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2202      	movs	r2, #2
 80085e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f022 0201 	bic.w	r2, r2, #1
 80085f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80085f4:	e00f      	b.n	8008616 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80085f6:	f7ff fa9b 	bl	8007b30 <HAL_GetTick>
 80085fa:	4602      	mov	r2, r0
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	2b05      	cmp	r3, #5
 8008602:	d908      	bls.n	8008616 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2220      	movs	r2, #32
 8008608:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2203      	movs	r2, #3
 800860e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e078      	b.n	8008708 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0301 	and.w	r3, r3, #1
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1e8      	bne.n	80085f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800862c:	697a      	ldr	r2, [r7, #20]
 800862e:	4b38      	ldr	r3, [pc, #224]	; (8008710 <HAL_DMA_Init+0x158>)
 8008630:	4013      	ands	r3, r2
 8008632:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008642:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800864e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	699b      	ldr	r3, [r3, #24]
 8008654:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800865a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008662:	697a      	ldr	r2, [r7, #20]
 8008664:	4313      	orrs	r3, r2
 8008666:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	2b04      	cmp	r3, #4
 800866e:	d107      	bne.n	8008680 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008678:	4313      	orrs	r3, r2
 800867a:	697a      	ldr	r2, [r7, #20]
 800867c:	4313      	orrs	r3, r2
 800867e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	697a      	ldr	r2, [r7, #20]
 8008686:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	695b      	ldr	r3, [r3, #20]
 800868e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	f023 0307 	bic.w	r3, r3, #7
 8008696:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869c:	697a      	ldr	r2, [r7, #20]
 800869e:	4313      	orrs	r3, r2
 80086a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086a6:	2b04      	cmp	r3, #4
 80086a8:	d117      	bne.n	80086da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d00e      	beq.n	80086da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f000 fa9d 	bl	8008bfc <DMA_CheckFifoParam>
 80086c2:	4603      	mov	r3, r0
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d008      	beq.n	80086da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2240      	movs	r2, #64	; 0x40
 80086cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80086d6:	2301      	movs	r3, #1
 80086d8:	e016      	b.n	8008708 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fa54 	bl	8008b90 <DMA_CalcBaseAndBitshift>
 80086e8:	4603      	mov	r3, r0
 80086ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086f0:	223f      	movs	r2, #63	; 0x3f
 80086f2:	409a      	lsls	r2, r3
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2201      	movs	r2, #1
 8008702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3718      	adds	r7, #24
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}
 8008710:	f010803f 	.word	0xf010803f

08008714 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b086      	sub	sp, #24
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	607a      	str	r2, [r7, #4]
 8008720:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008722:	2300      	movs	r3, #0
 8008724:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800872a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008732:	2b01      	cmp	r3, #1
 8008734:	d101      	bne.n	800873a <HAL_DMA_Start_IT+0x26>
 8008736:	2302      	movs	r3, #2
 8008738:	e040      	b.n	80087bc <HAL_DMA_Start_IT+0xa8>
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2201      	movs	r2, #1
 800873e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008748:	b2db      	uxtb	r3, r3
 800874a:	2b01      	cmp	r3, #1
 800874c:	d12f      	bne.n	80087ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2202      	movs	r2, #2
 8008752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2200      	movs	r2, #0
 800875a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	68b9      	ldr	r1, [r7, #8]
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 f9e6 	bl	8008b34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800876c:	223f      	movs	r2, #63	; 0x3f
 800876e:	409a      	lsls	r2, r3
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f042 0216 	orr.w	r2, r2, #22
 8008782:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008788:	2b00      	cmp	r3, #0
 800878a:	d007      	beq.n	800879c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f042 0208 	orr.w	r2, r2, #8
 800879a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f042 0201 	orr.w	r2, r2, #1
 80087aa:	601a      	str	r2, [r3, #0]
 80087ac:	e005      	b.n	80087ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80087b6:	2302      	movs	r3, #2
 80087b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80087ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3718      	adds	r7, #24
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b083      	sub	sp, #12
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b02      	cmp	r3, #2
 80087d6:	d004      	beq.n	80087e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2280      	movs	r2, #128	; 0x80
 80087dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e00c      	b.n	80087fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2205      	movs	r2, #5
 80087e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0201 	bic.w	r2, r2, #1
 80087f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b086      	sub	sp, #24
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008810:	2300      	movs	r3, #0
 8008812:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008814:	4b92      	ldr	r3, [pc, #584]	; (8008a60 <HAL_DMA_IRQHandler+0x258>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a92      	ldr	r2, [pc, #584]	; (8008a64 <HAL_DMA_IRQHandler+0x25c>)
 800881a:	fba2 2303 	umull	r2, r3, r2, r3
 800881e:	0a9b      	lsrs	r3, r3, #10
 8008820:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008826:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008832:	2208      	movs	r2, #8
 8008834:	409a      	lsls	r2, r3
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4013      	ands	r3, r2
 800883a:	2b00      	cmp	r3, #0
 800883c:	d01a      	beq.n	8008874 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0304 	and.w	r3, r3, #4
 8008848:	2b00      	cmp	r3, #0
 800884a:	d013      	beq.n	8008874 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f022 0204 	bic.w	r2, r2, #4
 800885a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008860:	2208      	movs	r2, #8
 8008862:	409a      	lsls	r2, r3
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800886c:	f043 0201 	orr.w	r2, r3, #1
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008878:	2201      	movs	r2, #1
 800887a:	409a      	lsls	r2, r3
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	4013      	ands	r3, r2
 8008880:	2b00      	cmp	r3, #0
 8008882:	d012      	beq.n	80088aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	695b      	ldr	r3, [r3, #20]
 800888a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800888e:	2b00      	cmp	r3, #0
 8008890:	d00b      	beq.n	80088aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008896:	2201      	movs	r2, #1
 8008898:	409a      	lsls	r2, r3
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088a2:	f043 0202 	orr.w	r2, r3, #2
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088ae:	2204      	movs	r2, #4
 80088b0:	409a      	lsls	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	4013      	ands	r3, r2
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d012      	beq.n	80088e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0302 	and.w	r3, r3, #2
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00b      	beq.n	80088e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088cc:	2204      	movs	r2, #4
 80088ce:	409a      	lsls	r2, r3
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d8:	f043 0204 	orr.w	r2, r3, #4
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088e4:	2210      	movs	r2, #16
 80088e6:	409a      	lsls	r2, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	4013      	ands	r3, r2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d043      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f003 0308 	and.w	r3, r3, #8
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d03c      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008902:	2210      	movs	r2, #16
 8008904:	409a      	lsls	r2, r3
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008914:	2b00      	cmp	r3, #0
 8008916:	d018      	beq.n	800894a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d108      	bne.n	8008938 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800892a:	2b00      	cmp	r3, #0
 800892c:	d024      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	4798      	blx	r3
 8008936:	e01f      	b.n	8008978 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800893c:	2b00      	cmp	r3, #0
 800893e:	d01b      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	4798      	blx	r3
 8008948:	e016      	b.n	8008978 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008954:	2b00      	cmp	r3, #0
 8008956:	d107      	bne.n	8008968 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	681a      	ldr	r2, [r3, #0]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f022 0208 	bic.w	r2, r2, #8
 8008966:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800897c:	2220      	movs	r2, #32
 800897e:	409a      	lsls	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4013      	ands	r3, r2
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 808e 	beq.w	8008aa6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0310 	and.w	r3, r3, #16
 8008994:	2b00      	cmp	r3, #0
 8008996:	f000 8086 	beq.w	8008aa6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800899e:	2220      	movs	r2, #32
 80089a0:	409a      	lsls	r2, r3
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	2b05      	cmp	r3, #5
 80089b0:	d136      	bne.n	8008a20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f022 0216 	bic.w	r2, r2, #22
 80089c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	695a      	ldr	r2, [r3, #20]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d103      	bne.n	80089e2 <HAL_DMA_IRQHandler+0x1da>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d007      	beq.n	80089f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0208 	bic.w	r2, r2, #8
 80089f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089f6:	223f      	movs	r2, #63	; 0x3f
 80089f8:	409a      	lsls	r2, r3
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d07d      	beq.n	8008b12 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	4798      	blx	r3
        }
        return;
 8008a1e:	e078      	b.n	8008b12 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d01c      	beq.n	8008a68 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d108      	bne.n	8008a4e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d030      	beq.n	8008aa6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	4798      	blx	r3
 8008a4c:	e02b      	b.n	8008aa6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d027      	beq.n	8008aa6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	4798      	blx	r3
 8008a5e:	e022      	b.n	8008aa6 <HAL_DMA_IRQHandler+0x29e>
 8008a60:	20000000 	.word	0x20000000
 8008a64:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d10f      	bne.n	8008a96 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f022 0210 	bic.w	r2, r2, #16
 8008a84:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2201      	movs	r2, #1
 8008a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d003      	beq.n	8008aa6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d032      	beq.n	8008b14 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ab2:	f003 0301 	and.w	r3, r3, #1
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d022      	beq.n	8008b00 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2205      	movs	r2, #5
 8008abe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f022 0201 	bic.w	r2, r2, #1
 8008ad0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	60bb      	str	r3, [r7, #8]
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d307      	bcc.n	8008aee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1f2      	bne.n	8008ad2 <HAL_DMA_IRQHandler+0x2ca>
 8008aec:	e000      	b.n	8008af0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008aee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d005      	beq.n	8008b14 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	4798      	blx	r3
 8008b10:	e000      	b.n	8008b14 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008b12:	bf00      	nop
    }
  }
}
 8008b14:	3718      	adds	r7, #24
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop

08008b1c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	607a      	str	r2, [r7, #4]
 8008b40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008b50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	2b40      	cmp	r3, #64	; 0x40
 8008b60:	d108      	bne.n	8008b74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008b72:	e007      	b.n	8008b84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	68ba      	ldr	r2, [r7, #8]
 8008b7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	687a      	ldr	r2, [r7, #4]
 8008b82:	60da      	str	r2, [r3, #12]
}
 8008b84:	bf00      	nop
 8008b86:	3714      	adds	r7, #20
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	3b10      	subs	r3, #16
 8008ba0:	4a14      	ldr	r2, [pc, #80]	; (8008bf4 <DMA_CalcBaseAndBitshift+0x64>)
 8008ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ba6:	091b      	lsrs	r3, r3, #4
 8008ba8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008baa:	4a13      	ldr	r2, [pc, #76]	; (8008bf8 <DMA_CalcBaseAndBitshift+0x68>)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	4413      	add	r3, r2
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2b03      	cmp	r3, #3
 8008bbc:	d909      	bls.n	8008bd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008bc6:	f023 0303 	bic.w	r3, r3, #3
 8008bca:	1d1a      	adds	r2, r3, #4
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	659a      	str	r2, [r3, #88]	; 0x58
 8008bd0:	e007      	b.n	8008be2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008bda:	f023 0303 	bic.w	r3, r3, #3
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3714      	adds	r7, #20
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	aaaaaaab 	.word	0xaaaaaaab
 8008bf8:	08017f44 	.word	0x08017f44

08008bfc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b085      	sub	sp, #20
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	699b      	ldr	r3, [r3, #24]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d11f      	bne.n	8008c56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	2b03      	cmp	r3, #3
 8008c1a:	d855      	bhi.n	8008cc8 <DMA_CheckFifoParam+0xcc>
 8008c1c:	a201      	add	r2, pc, #4	; (adr r2, 8008c24 <DMA_CheckFifoParam+0x28>)
 8008c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c22:	bf00      	nop
 8008c24:	08008c35 	.word	0x08008c35
 8008c28:	08008c47 	.word	0x08008c47
 8008c2c:	08008c35 	.word	0x08008c35
 8008c30:	08008cc9 	.word	0x08008cc9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d045      	beq.n	8008ccc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c44:	e042      	b.n	8008ccc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008c4e:	d13f      	bne.n	8008cd0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008c50:	2301      	movs	r3, #1
 8008c52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c54:	e03c      	b.n	8008cd0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c5e:	d121      	bne.n	8008ca4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	2b03      	cmp	r3, #3
 8008c64:	d836      	bhi.n	8008cd4 <DMA_CheckFifoParam+0xd8>
 8008c66:	a201      	add	r2, pc, #4	; (adr r2, 8008c6c <DMA_CheckFifoParam+0x70>)
 8008c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c6c:	08008c7d 	.word	0x08008c7d
 8008c70:	08008c83 	.word	0x08008c83
 8008c74:	08008c7d 	.word	0x08008c7d
 8008c78:	08008c95 	.word	0x08008c95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8008c80:	e02f      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d024      	beq.n	8008cd8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c92:	e021      	b.n	8008cd8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008c9c:	d11e      	bne.n	8008cdc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008ca2:	e01b      	b.n	8008cdc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d902      	bls.n	8008cb0 <DMA_CheckFifoParam+0xb4>
 8008caa:	2b03      	cmp	r3, #3
 8008cac:	d003      	beq.n	8008cb6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008cae:	e018      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8008cb4:	e015      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00e      	beq.n	8008ce0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	73fb      	strb	r3, [r7, #15]
      break;
 8008cc6:	e00b      	b.n	8008ce0 <DMA_CheckFifoParam+0xe4>
      break;
 8008cc8:	bf00      	nop
 8008cca:	e00a      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      break;
 8008ccc:	bf00      	nop
 8008cce:	e008      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      break;
 8008cd0:	bf00      	nop
 8008cd2:	e006      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      break;
 8008cd4:	bf00      	nop
 8008cd6:	e004      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      break;
 8008cd8:	bf00      	nop
 8008cda:	e002      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      break;   
 8008cdc:	bf00      	nop
 8008cde:	e000      	b.n	8008ce2 <DMA_CheckFifoParam+0xe6>
      break;
 8008ce0:	bf00      	nop
    }
  } 
  
  return status; 
 8008ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3714      	adds	r7, #20
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b089      	sub	sp, #36	; 0x24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008d02:	2300      	movs	r3, #0
 8008d04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008d06:	2300      	movs	r3, #0
 8008d08:	61fb      	str	r3, [r7, #28]
 8008d0a:	e177      	b.n	8008ffc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	fa02 f303 	lsl.w	r3, r2, r3
 8008d14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	f040 8166 	bne.w	8008ff6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d00b      	beq.n	8008d4a <HAL_GPIO_Init+0x5a>
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	d007      	beq.n	8008d4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008d3e:	2b11      	cmp	r3, #17
 8008d40:	d003      	beq.n	8008d4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	2b12      	cmp	r3, #18
 8008d48:	d130      	bne.n	8008dac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	005b      	lsls	r3, r3, #1
 8008d54:	2203      	movs	r2, #3
 8008d56:	fa02 f303 	lsl.w	r3, r2, r3
 8008d5a:	43db      	mvns	r3, r3
 8008d5c:	69ba      	ldr	r2, [r7, #24]
 8008d5e:	4013      	ands	r3, r2
 8008d60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	68da      	ldr	r2, [r3, #12]
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6e:	69ba      	ldr	r2, [r7, #24]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	69ba      	ldr	r2, [r7, #24]
 8008d78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008d80:	2201      	movs	r2, #1
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	fa02 f303 	lsl.w	r3, r2, r3
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	091b      	lsrs	r3, r3, #4
 8008d96:	f003 0201 	and.w	r2, r3, #1
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008da0:	69ba      	ldr	r2, [r7, #24]
 8008da2:	4313      	orrs	r3, r2
 8008da4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	005b      	lsls	r3, r3, #1
 8008db6:	2203      	movs	r2, #3
 8008db8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbc:	43db      	mvns	r3, r3
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	689a      	ldr	r2, [r3, #8]
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd0:	69ba      	ldr	r2, [r7, #24]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	69ba      	ldr	r2, [r7, #24]
 8008dda:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d003      	beq.n	8008dec <HAL_GPIO_Init+0xfc>
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	2b12      	cmp	r3, #18
 8008dea:	d123      	bne.n	8008e34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	08da      	lsrs	r2, r3, #3
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	3208      	adds	r2, #8
 8008df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	f003 0307 	and.w	r3, r3, #7
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	220f      	movs	r2, #15
 8008e04:	fa02 f303 	lsl.w	r3, r2, r3
 8008e08:	43db      	mvns	r3, r3
 8008e0a:	69ba      	ldr	r2, [r7, #24]
 8008e0c:	4013      	ands	r3, r2
 8008e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	f003 0307 	and.w	r3, r3, #7
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e20:	69ba      	ldr	r2, [r7, #24]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e26:	69fb      	ldr	r3, [r7, #28]
 8008e28:	08da      	lsrs	r2, r3, #3
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	3208      	adds	r2, #8
 8008e2e:	69b9      	ldr	r1, [r7, #24]
 8008e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	005b      	lsls	r3, r3, #1
 8008e3e:	2203      	movs	r2, #3
 8008e40:	fa02 f303 	lsl.w	r3, r2, r3
 8008e44:	43db      	mvns	r3, r3
 8008e46:	69ba      	ldr	r2, [r7, #24]
 8008e48:	4013      	ands	r3, r2
 8008e4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	f003 0203 	and.w	r2, r3, #3
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	005b      	lsls	r3, r3, #1
 8008e58:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5c:	69ba      	ldr	r2, [r7, #24]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	69ba      	ldr	r2, [r7, #24]
 8008e66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f000 80c0 	beq.w	8008ff6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e76:	2300      	movs	r3, #0
 8008e78:	60fb      	str	r3, [r7, #12]
 8008e7a:	4b65      	ldr	r3, [pc, #404]	; (8009010 <HAL_GPIO_Init+0x320>)
 8008e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e7e:	4a64      	ldr	r2, [pc, #400]	; (8009010 <HAL_GPIO_Init+0x320>)
 8008e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008e84:	6453      	str	r3, [r2, #68]	; 0x44
 8008e86:	4b62      	ldr	r3, [pc, #392]	; (8009010 <HAL_GPIO_Init+0x320>)
 8008e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008e8e:	60fb      	str	r3, [r7, #12]
 8008e90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e92:	4a60      	ldr	r2, [pc, #384]	; (8009014 <HAL_GPIO_Init+0x324>)
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	089b      	lsrs	r3, r3, #2
 8008e98:	3302      	adds	r3, #2
 8008e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008ea0:	69fb      	ldr	r3, [r7, #28]
 8008ea2:	f003 0303 	and.w	r3, r3, #3
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	220f      	movs	r2, #15
 8008eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8008eae:	43db      	mvns	r3, r3
 8008eb0:	69ba      	ldr	r2, [r7, #24]
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a57      	ldr	r2, [pc, #348]	; (8009018 <HAL_GPIO_Init+0x328>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d037      	beq.n	8008f2e <HAL_GPIO_Init+0x23e>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a56      	ldr	r2, [pc, #344]	; (800901c <HAL_GPIO_Init+0x32c>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d031      	beq.n	8008f2a <HAL_GPIO_Init+0x23a>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a55      	ldr	r2, [pc, #340]	; (8009020 <HAL_GPIO_Init+0x330>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d02b      	beq.n	8008f26 <HAL_GPIO_Init+0x236>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a54      	ldr	r2, [pc, #336]	; (8009024 <HAL_GPIO_Init+0x334>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d025      	beq.n	8008f22 <HAL_GPIO_Init+0x232>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a53      	ldr	r2, [pc, #332]	; (8009028 <HAL_GPIO_Init+0x338>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d01f      	beq.n	8008f1e <HAL_GPIO_Init+0x22e>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a52      	ldr	r2, [pc, #328]	; (800902c <HAL_GPIO_Init+0x33c>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d019      	beq.n	8008f1a <HAL_GPIO_Init+0x22a>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a51      	ldr	r2, [pc, #324]	; (8009030 <HAL_GPIO_Init+0x340>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d013      	beq.n	8008f16 <HAL_GPIO_Init+0x226>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a50      	ldr	r2, [pc, #320]	; (8009034 <HAL_GPIO_Init+0x344>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d00d      	beq.n	8008f12 <HAL_GPIO_Init+0x222>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a4f      	ldr	r2, [pc, #316]	; (8009038 <HAL_GPIO_Init+0x348>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d007      	beq.n	8008f0e <HAL_GPIO_Init+0x21e>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a4e      	ldr	r2, [pc, #312]	; (800903c <HAL_GPIO_Init+0x34c>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d101      	bne.n	8008f0a <HAL_GPIO_Init+0x21a>
 8008f06:	2309      	movs	r3, #9
 8008f08:	e012      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f0a:	230a      	movs	r3, #10
 8008f0c:	e010      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f0e:	2308      	movs	r3, #8
 8008f10:	e00e      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f12:	2307      	movs	r3, #7
 8008f14:	e00c      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f16:	2306      	movs	r3, #6
 8008f18:	e00a      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f1a:	2305      	movs	r3, #5
 8008f1c:	e008      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f1e:	2304      	movs	r3, #4
 8008f20:	e006      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f22:	2303      	movs	r3, #3
 8008f24:	e004      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f26:	2302      	movs	r3, #2
 8008f28:	e002      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e000      	b.n	8008f30 <HAL_GPIO_Init+0x240>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	69fa      	ldr	r2, [r7, #28]
 8008f32:	f002 0203 	and.w	r2, r2, #3
 8008f36:	0092      	lsls	r2, r2, #2
 8008f38:	4093      	lsls	r3, r2
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008f40:	4934      	ldr	r1, [pc, #208]	; (8009014 <HAL_GPIO_Init+0x324>)
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	089b      	lsrs	r3, r3, #2
 8008f46:	3302      	adds	r3, #2
 8008f48:	69ba      	ldr	r2, [r7, #24]
 8008f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008f4e:	4b3c      	ldr	r3, [pc, #240]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	43db      	mvns	r3, r3
 8008f58:	69ba      	ldr	r2, [r7, #24]
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008f72:	4a33      	ldr	r2, [pc, #204]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008f78:	4b31      	ldr	r3, [pc, #196]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	43db      	mvns	r3, r3
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	4013      	ands	r3, r2
 8008f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d003      	beq.n	8008f9c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008f94:	69ba      	ldr	r2, [r7, #24]
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008f9c:	4a28      	ldr	r2, [pc, #160]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008f9e:	69bb      	ldr	r3, [r7, #24]
 8008fa0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008fa2:	4b27      	ldr	r3, [pc, #156]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	43db      	mvns	r3, r3
 8008fac:	69ba      	ldr	r2, [r7, #24]
 8008fae:	4013      	ands	r3, r2
 8008fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008fbe:	69ba      	ldr	r2, [r7, #24]
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008fc6:	4a1e      	ldr	r2, [pc, #120]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008fcc:	4b1c      	ldr	r3, [pc, #112]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	43db      	mvns	r3, r3
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	4013      	ands	r3, r2
 8008fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d003      	beq.n	8008ff0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008ff0:	4a13      	ldr	r2, [pc, #76]	; (8009040 <HAL_GPIO_Init+0x350>)
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	61fb      	str	r3, [r7, #28]
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	2b0f      	cmp	r3, #15
 8009000:	f67f ae84 	bls.w	8008d0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009004:	bf00      	nop
 8009006:	3724      	adds	r7, #36	; 0x24
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr
 8009010:	40023800 	.word	0x40023800
 8009014:	40013800 	.word	0x40013800
 8009018:	40020000 	.word	0x40020000
 800901c:	40020400 	.word	0x40020400
 8009020:	40020800 	.word	0x40020800
 8009024:	40020c00 	.word	0x40020c00
 8009028:	40021000 	.word	0x40021000
 800902c:	40021400 	.word	0x40021400
 8009030:	40021800 	.word	0x40021800
 8009034:	40021c00 	.word	0x40021c00
 8009038:	40022000 	.word	0x40022000
 800903c:	40022400 	.word	0x40022400
 8009040:	40013c00 	.word	0x40013c00

08009044 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009044:	b480      	push	{r7}
 8009046:	b085      	sub	sp, #20
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	460b      	mov	r3, r1
 800904e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	691a      	ldr	r2, [r3, #16]
 8009054:	887b      	ldrh	r3, [r7, #2]
 8009056:	4013      	ands	r3, r2
 8009058:	2b00      	cmp	r3, #0
 800905a:	d002      	beq.n	8009062 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800905c:	2301      	movs	r3, #1
 800905e:	73fb      	strb	r3, [r7, #15]
 8009060:	e001      	b.n	8009066 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009062:	2300      	movs	r3, #0
 8009064:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009066:	7bfb      	ldrb	r3, [r7, #15]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3714      	adds	r7, #20
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	807b      	strh	r3, [r7, #2]
 8009080:	4613      	mov	r3, r2
 8009082:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009084:	787b      	ldrb	r3, [r7, #1]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d003      	beq.n	8009092 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800908a:	887a      	ldrh	r2, [r7, #2]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009090:	e003      	b.n	800909a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009092:	887b      	ldrh	r3, [r7, #2]
 8009094:	041a      	lsls	r2, r3, #16
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	619a      	str	r2, [r3, #24]
}
 800909a:	bf00      	nop
 800909c:	370c      	adds	r7, #12
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
	...

080090a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e11f      	b.n	80092fa <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090c0:	b2db      	uxtb	r3, r3
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d106      	bne.n	80090d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f7fc fd26 	bl	8005b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2224      	movs	r2, #36	; 0x24
 80090d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f022 0201 	bic.w	r2, r2, #1
 80090ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800910a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800910c:	f001 f96e 	bl	800a3ec <HAL_RCC_GetPCLK1Freq>
 8009110:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	4a7b      	ldr	r2, [pc, #492]	; (8009304 <HAL_I2C_Init+0x25c>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d807      	bhi.n	800912c <HAL_I2C_Init+0x84>
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	4a7a      	ldr	r2, [pc, #488]	; (8009308 <HAL_I2C_Init+0x260>)
 8009120:	4293      	cmp	r3, r2
 8009122:	bf94      	ite	ls
 8009124:	2301      	movls	r3, #1
 8009126:	2300      	movhi	r3, #0
 8009128:	b2db      	uxtb	r3, r3
 800912a:	e006      	b.n	800913a <HAL_I2C_Init+0x92>
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	4a77      	ldr	r2, [pc, #476]	; (800930c <HAL_I2C_Init+0x264>)
 8009130:	4293      	cmp	r3, r2
 8009132:	bf94      	ite	ls
 8009134:	2301      	movls	r3, #1
 8009136:	2300      	movhi	r3, #0
 8009138:	b2db      	uxtb	r3, r3
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e0db      	b.n	80092fa <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	4a72      	ldr	r2, [pc, #456]	; (8009310 <HAL_I2C_Init+0x268>)
 8009146:	fba2 2303 	umull	r2, r3, r2, r3
 800914a:	0c9b      	lsrs	r3, r3, #18
 800914c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	430a      	orrs	r2, r1
 8009160:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	6a1b      	ldr	r3, [r3, #32]
 8009168:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	4a64      	ldr	r2, [pc, #400]	; (8009304 <HAL_I2C_Init+0x25c>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d802      	bhi.n	800917c <HAL_I2C_Init+0xd4>
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	3301      	adds	r3, #1
 800917a:	e009      	b.n	8009190 <HAL_I2C_Init+0xe8>
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8009182:	fb02 f303 	mul.w	r3, r2, r3
 8009186:	4a63      	ldr	r2, [pc, #396]	; (8009314 <HAL_I2C_Init+0x26c>)
 8009188:	fba2 2303 	umull	r2, r3, r2, r3
 800918c:	099b      	lsrs	r3, r3, #6
 800918e:	3301      	adds	r3, #1
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	6812      	ldr	r2, [r2, #0]
 8009194:	430b      	orrs	r3, r1
 8009196:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	69db      	ldr	r3, [r3, #28]
 800919e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80091a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	4956      	ldr	r1, [pc, #344]	; (8009304 <HAL_I2C_Init+0x25c>)
 80091ac:	428b      	cmp	r3, r1
 80091ae:	d80d      	bhi.n	80091cc <HAL_I2C_Init+0x124>
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	1e59      	subs	r1, r3, #1
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	005b      	lsls	r3, r3, #1
 80091ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80091be:	3301      	adds	r3, #1
 80091c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091c4:	2b04      	cmp	r3, #4
 80091c6:	bf38      	it	cc
 80091c8:	2304      	movcc	r3, #4
 80091ca:	e04f      	b.n	800926c <HAL_I2C_Init+0x1c4>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d111      	bne.n	80091f8 <HAL_I2C_Init+0x150>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	1e58      	subs	r0, r3, #1
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6859      	ldr	r1, [r3, #4]
 80091dc:	460b      	mov	r3, r1
 80091de:	005b      	lsls	r3, r3, #1
 80091e0:	440b      	add	r3, r1
 80091e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80091e6:	3301      	adds	r3, #1
 80091e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	bf0c      	ite	eq
 80091f0:	2301      	moveq	r3, #1
 80091f2:	2300      	movne	r3, #0
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	e012      	b.n	800921e <HAL_I2C_Init+0x176>
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	1e58      	subs	r0, r3, #1
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6859      	ldr	r1, [r3, #4]
 8009200:	460b      	mov	r3, r1
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	440b      	add	r3, r1
 8009206:	0099      	lsls	r1, r3, #2
 8009208:	440b      	add	r3, r1
 800920a:	fbb0 f3f3 	udiv	r3, r0, r3
 800920e:	3301      	adds	r3, #1
 8009210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009214:	2b00      	cmp	r3, #0
 8009216:	bf0c      	ite	eq
 8009218:	2301      	moveq	r3, #1
 800921a:	2300      	movne	r3, #0
 800921c:	b2db      	uxtb	r3, r3
 800921e:	2b00      	cmp	r3, #0
 8009220:	d001      	beq.n	8009226 <HAL_I2C_Init+0x17e>
 8009222:	2301      	movs	r3, #1
 8009224:	e022      	b.n	800926c <HAL_I2C_Init+0x1c4>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d10e      	bne.n	800924c <HAL_I2C_Init+0x1a4>
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	1e58      	subs	r0, r3, #1
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6859      	ldr	r1, [r3, #4]
 8009236:	460b      	mov	r3, r1
 8009238:	005b      	lsls	r3, r3, #1
 800923a:	440b      	add	r3, r1
 800923c:	fbb0 f3f3 	udiv	r3, r0, r3
 8009240:	3301      	adds	r3, #1
 8009242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009246:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800924a:	e00f      	b.n	800926c <HAL_I2C_Init+0x1c4>
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	1e58      	subs	r0, r3, #1
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6859      	ldr	r1, [r3, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	440b      	add	r3, r1
 800925a:	0099      	lsls	r1, r3, #2
 800925c:	440b      	add	r3, r1
 800925e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009262:	3301      	adds	r3, #1
 8009264:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009268:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800926c:	6879      	ldr	r1, [r7, #4]
 800926e:	6809      	ldr	r1, [r1, #0]
 8009270:	4313      	orrs	r3, r2
 8009272:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	69da      	ldr	r2, [r3, #28]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6a1b      	ldr	r3, [r3, #32]
 8009286:	431a      	orrs	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	430a      	orrs	r2, r1
 800928e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800929a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	6911      	ldr	r1, [r2, #16]
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	68d2      	ldr	r2, [r2, #12]
 80092a6:	4311      	orrs	r1, r2
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	6812      	ldr	r2, [r2, #0]
 80092ac:	430b      	orrs	r3, r1
 80092ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	695a      	ldr	r2, [r3, #20]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	431a      	orrs	r2, r3
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	430a      	orrs	r2, r1
 80092ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f042 0201 	orr.w	r2, r2, #1
 80092da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2200      	movs	r2, #0
 80092e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2220      	movs	r2, #32
 80092e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80092f8:	2300      	movs	r3, #0
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	000186a0 	.word	0x000186a0
 8009308:	001e847f 	.word	0x001e847f
 800930c:	003d08ff 	.word	0x003d08ff
 8009310:	431bde83 	.word	0x431bde83
 8009314:	10624dd3 	.word	0x10624dd3

08009318 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b088      	sub	sp, #32
 800931c:	af02      	add	r7, sp, #8
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	607a      	str	r2, [r7, #4]
 8009322:	461a      	mov	r2, r3
 8009324:	460b      	mov	r3, r1
 8009326:	817b      	strh	r3, [r7, #10]
 8009328:	4613      	mov	r3, r2
 800932a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800932c:	f7fe fc00 	bl	8007b30 <HAL_GetTick>
 8009330:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009338:	b2db      	uxtb	r3, r3
 800933a:	2b20      	cmp	r3, #32
 800933c:	f040 80e0 	bne.w	8009500 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	9300      	str	r3, [sp, #0]
 8009344:	2319      	movs	r3, #25
 8009346:	2201      	movs	r2, #1
 8009348:	4970      	ldr	r1, [pc, #448]	; (800950c <HAL_I2C_Master_Transmit+0x1f4>)
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f000 fc58 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d001      	beq.n	800935a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8009356:	2302      	movs	r3, #2
 8009358:	e0d3      	b.n	8009502 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009360:	2b01      	cmp	r3, #1
 8009362:	d101      	bne.n	8009368 <HAL_I2C_Master_Transmit+0x50>
 8009364:	2302      	movs	r3, #2
 8009366:	e0cc      	b.n	8009502 <HAL_I2C_Master_Transmit+0x1ea>
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f003 0301 	and.w	r3, r3, #1
 800937a:	2b01      	cmp	r3, #1
 800937c:	d007      	beq.n	800938e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f042 0201 	orr.w	r2, r2, #1
 800938c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	681a      	ldr	r2, [r3, #0]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800939c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2221      	movs	r2, #33	; 0x21
 80093a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2210      	movs	r2, #16
 80093aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	893a      	ldrh	r2, [r7, #8]
 80093be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	4a50      	ldr	r2, [pc, #320]	; (8009510 <HAL_I2C_Master_Transmit+0x1f8>)
 80093ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80093d0:	8979      	ldrh	r1, [r7, #10]
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	6a3a      	ldr	r2, [r7, #32]
 80093d6:	68f8      	ldr	r0, [r7, #12]
 80093d8:	f000 fac2 	bl	8009960 <I2C_MasterRequestWrite>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d001      	beq.n	80093e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	e08d      	b.n	8009502 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093e6:	2300      	movs	r3, #0
 80093e8:	613b      	str	r3, [r7, #16]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	695b      	ldr	r3, [r3, #20]
 80093f0:	613b      	str	r3, [r7, #16]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	613b      	str	r3, [r7, #16]
 80093fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80093fc:	e066      	b.n	80094cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093fe:	697a      	ldr	r2, [r7, #20]
 8009400:	6a39      	ldr	r1, [r7, #32]
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 fcd2 	bl	8009dac <I2C_WaitOnTXEFlagUntilTimeout>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00d      	beq.n	800942a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009412:	2b04      	cmp	r3, #4
 8009414:	d107      	bne.n	8009426 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009424:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	e06b      	b.n	8009502 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942e:	781a      	ldrb	r2, [r3, #0]
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800943a:	1c5a      	adds	r2, r3, #1
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009444:	b29b      	uxth	r3, r3
 8009446:	3b01      	subs	r3, #1
 8009448:	b29a      	uxth	r2, r3
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009452:	3b01      	subs	r3, #1
 8009454:	b29a      	uxth	r2, r3
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	695b      	ldr	r3, [r3, #20]
 8009460:	f003 0304 	and.w	r3, r3, #4
 8009464:	2b04      	cmp	r3, #4
 8009466:	d11b      	bne.n	80094a0 <HAL_I2C_Master_Transmit+0x188>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800946c:	2b00      	cmp	r3, #0
 800946e:	d017      	beq.n	80094a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009474:	781a      	ldrb	r2, [r3, #0]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800948a:	b29b      	uxth	r3, r3
 800948c:	3b01      	subs	r3, #1
 800948e:	b29a      	uxth	r2, r3
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009498:	3b01      	subs	r3, #1
 800949a:	b29a      	uxth	r2, r3
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80094a0:	697a      	ldr	r2, [r7, #20]
 80094a2:	6a39      	ldr	r1, [r7, #32]
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 fcc2 	bl	8009e2e <I2C_WaitOnBTFFlagUntilTimeout>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00d      	beq.n	80094cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094b4:	2b04      	cmp	r3, #4
 80094b6:	d107      	bne.n	80094c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	e01a      	b.n	8009502 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d194      	bne.n	80093fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80094e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2220      	movs	r2, #32
 80094e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80094fc:	2300      	movs	r3, #0
 80094fe:	e000      	b.n	8009502 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009500:	2302      	movs	r3, #2
  }
}
 8009502:	4618      	mov	r0, r3
 8009504:	3718      	adds	r7, #24
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	00100002 	.word	0x00100002
 8009510:	ffff0000 	.word	0xffff0000

08009514 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b08c      	sub	sp, #48	; 0x30
 8009518:	af02      	add	r7, sp, #8
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	607a      	str	r2, [r7, #4]
 800951e:	461a      	mov	r2, r3
 8009520:	460b      	mov	r3, r1
 8009522:	817b      	strh	r3, [r7, #10]
 8009524:	4613      	mov	r3, r2
 8009526:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009528:	f7fe fb02 	bl	8007b30 <HAL_GetTick>
 800952c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009534:	b2db      	uxtb	r3, r3
 8009536:	2b20      	cmp	r3, #32
 8009538:	f040 820b 	bne.w	8009952 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800953c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	2319      	movs	r3, #25
 8009542:	2201      	movs	r2, #1
 8009544:	497c      	ldr	r1, [pc, #496]	; (8009738 <HAL_I2C_Master_Receive+0x224>)
 8009546:	68f8      	ldr	r0, [r7, #12]
 8009548:	f000 fb5a 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 800954c:	4603      	mov	r3, r0
 800954e:	2b00      	cmp	r3, #0
 8009550:	d001      	beq.n	8009556 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009552:	2302      	movs	r3, #2
 8009554:	e1fe      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800955c:	2b01      	cmp	r3, #1
 800955e:	d101      	bne.n	8009564 <HAL_I2C_Master_Receive+0x50>
 8009560:	2302      	movs	r3, #2
 8009562:	e1f7      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f003 0301 	and.w	r3, r3, #1
 8009576:	2b01      	cmp	r3, #1
 8009578:	d007      	beq.n	800958a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f042 0201 	orr.w	r2, r2, #1
 8009588:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009598:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2222      	movs	r2, #34	; 0x22
 800959e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2210      	movs	r2, #16
 80095a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	893a      	ldrh	r2, [r7, #8]
 80095ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	4a5c      	ldr	r2, [pc, #368]	; (800973c <HAL_I2C_Master_Receive+0x228>)
 80095ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80095cc:	8979      	ldrh	r1, [r7, #10]
 80095ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095d2:	68f8      	ldr	r0, [r7, #12]
 80095d4:	f000 fa46 	bl	8009a64 <I2C_MasterRequestRead>
 80095d8:	4603      	mov	r3, r0
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d001      	beq.n	80095e2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80095de:	2301      	movs	r3, #1
 80095e0:	e1b8      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d113      	bne.n	8009612 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095ea:	2300      	movs	r3, #0
 80095ec:	623b      	str	r3, [r7, #32]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	695b      	ldr	r3, [r3, #20]
 80095f4:	623b      	str	r3, [r7, #32]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	699b      	ldr	r3, [r3, #24]
 80095fc:	623b      	str	r3, [r7, #32]
 80095fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800960e:	601a      	str	r2, [r3, #0]
 8009610:	e18c      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009616:	2b01      	cmp	r3, #1
 8009618:	d11b      	bne.n	8009652 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009628:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800962a:	2300      	movs	r3, #0
 800962c:	61fb      	str	r3, [r7, #28]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	695b      	ldr	r3, [r3, #20]
 8009634:	61fb      	str	r3, [r7, #28]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	61fb      	str	r3, [r7, #28]
 800963e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	e16c      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009656:	2b02      	cmp	r3, #2
 8009658:	d11b      	bne.n	8009692 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009668:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009678:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800967a:	2300      	movs	r3, #0
 800967c:	61bb      	str	r3, [r7, #24]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	695b      	ldr	r3, [r3, #20]
 8009684:	61bb      	str	r3, [r7, #24]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	61bb      	str	r3, [r7, #24]
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	e14c      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	681a      	ldr	r2, [r3, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80096a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80096a2:	2300      	movs	r3, #0
 80096a4:	617b      	str	r3, [r7, #20]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	695b      	ldr	r3, [r3, #20]
 80096ac:	617b      	str	r3, [r7, #20]
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	617b      	str	r3, [r7, #20]
 80096b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80096b8:	e138      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096be:	2b03      	cmp	r3, #3
 80096c0:	f200 80f1 	bhi.w	80098a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d123      	bne.n	8009714 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f000 fbed 	bl	8009eb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d001      	beq.n	80096e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e139      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	691a      	ldr	r2, [r3, #16]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ea:	b2d2      	uxtb	r2, r2
 80096ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f2:	1c5a      	adds	r2, r3, #1
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096fc:	3b01      	subs	r3, #1
 80096fe:	b29a      	uxth	r2, r3
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009708:	b29b      	uxth	r3, r3
 800970a:	3b01      	subs	r3, #1
 800970c:	b29a      	uxth	r2, r3
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009712:	e10b      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009718:	2b02      	cmp	r3, #2
 800971a:	d14e      	bne.n	80097ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800971c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800971e:	9300      	str	r3, [sp, #0]
 8009720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009722:	2200      	movs	r2, #0
 8009724:	4906      	ldr	r1, [pc, #24]	; (8009740 <HAL_I2C_Master_Receive+0x22c>)
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f000 fa6a 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d008      	beq.n	8009744 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009732:	2301      	movs	r3, #1
 8009734:	e10e      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
 8009736:	bf00      	nop
 8009738:	00100002 	.word	0x00100002
 800973c:	ffff0000 	.word	0xffff0000
 8009740:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009752:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	691a      	ldr	r2, [r3, #16]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800975e:	b2d2      	uxtb	r2, r2
 8009760:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009766:	1c5a      	adds	r2, r3, #1
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009770:	3b01      	subs	r3, #1
 8009772:	b29a      	uxth	r2, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800977c:	b29b      	uxth	r3, r3
 800977e:	3b01      	subs	r3, #1
 8009780:	b29a      	uxth	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	691a      	ldr	r2, [r3, #16]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009790:	b2d2      	uxtb	r2, r2
 8009792:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009798:	1c5a      	adds	r2, r3, #1
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097a2:	3b01      	subs	r3, #1
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	3b01      	subs	r3, #1
 80097b2:	b29a      	uxth	r2, r3
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80097b8:	e0b8      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80097ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097bc:	9300      	str	r3, [sp, #0]
 80097be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097c0:	2200      	movs	r2, #0
 80097c2:	4966      	ldr	r1, [pc, #408]	; (800995c <HAL_I2C_Master_Receive+0x448>)
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f000 fa1b 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d001      	beq.n	80097d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80097d0:	2301      	movs	r3, #1
 80097d2:	e0bf      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	691a      	ldr	r2, [r3, #16]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ee:	b2d2      	uxtb	r2, r2
 80097f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097f6:	1c5a      	adds	r2, r3, #1
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009800:	3b01      	subs	r3, #1
 8009802:	b29a      	uxth	r2, r3
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800980c:	b29b      	uxth	r3, r3
 800980e:	3b01      	subs	r3, #1
 8009810:	b29a      	uxth	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009818:	9300      	str	r3, [sp, #0]
 800981a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800981c:	2200      	movs	r2, #0
 800981e:	494f      	ldr	r1, [pc, #316]	; (800995c <HAL_I2C_Master_Receive+0x448>)
 8009820:	68f8      	ldr	r0, [r7, #12]
 8009822:	f000 f9ed 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d001      	beq.n	8009830 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800982c:	2301      	movs	r3, #1
 800982e:	e091      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800983e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	691a      	ldr	r2, [r3, #16]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984a:	b2d2      	uxtb	r2, r2
 800984c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009852:	1c5a      	adds	r2, r3, #1
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800985c:	3b01      	subs	r3, #1
 800985e:	b29a      	uxth	r2, r3
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009868:	b29b      	uxth	r3, r3
 800986a:	3b01      	subs	r3, #1
 800986c:	b29a      	uxth	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	691a      	ldr	r2, [r3, #16]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987c:	b2d2      	uxtb	r2, r2
 800987e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009884:	1c5a      	adds	r2, r3, #1
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800988e:	3b01      	subs	r3, #1
 8009890:	b29a      	uxth	r2, r3
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800989a:	b29b      	uxth	r3, r3
 800989c:	3b01      	subs	r3, #1
 800989e:	b29a      	uxth	r2, r3
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80098a4:	e042      	b.n	800992c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	f000 fb00 	bl	8009eb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d001      	beq.n	80098ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e04c      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	691a      	ldr	r2, [r3, #16]
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c4:	b2d2      	uxtb	r2, r2
 80098c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098cc:	1c5a      	adds	r2, r3, #1
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098d6:	3b01      	subs	r3, #1
 80098d8:	b29a      	uxth	r2, r3
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	3b01      	subs	r3, #1
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	695b      	ldr	r3, [r3, #20]
 80098f2:	f003 0304 	and.w	r3, r3, #4
 80098f6:	2b04      	cmp	r3, #4
 80098f8:	d118      	bne.n	800992c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	691a      	ldr	r2, [r3, #16]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009904:	b2d2      	uxtb	r2, r2
 8009906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800990c:	1c5a      	adds	r2, r3, #1
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009916:	3b01      	subs	r3, #1
 8009918:	b29a      	uxth	r2, r3
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009922:	b29b      	uxth	r3, r3
 8009924:	3b01      	subs	r3, #1
 8009926:	b29a      	uxth	r2, r3
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009930:	2b00      	cmp	r3, #0
 8009932:	f47f aec2 	bne.w	80096ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2220      	movs	r2, #32
 800993a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2200      	movs	r2, #0
 800994a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800994e:	2300      	movs	r3, #0
 8009950:	e000      	b.n	8009954 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009952:	2302      	movs	r3, #2
  }
}
 8009954:	4618      	mov	r0, r3
 8009956:	3728      	adds	r7, #40	; 0x28
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	00010004 	.word	0x00010004

08009960 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af02      	add	r7, sp, #8
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	607a      	str	r2, [r7, #4]
 800996a:	603b      	str	r3, [r7, #0]
 800996c:	460b      	mov	r3, r1
 800996e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009974:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	2b08      	cmp	r3, #8
 800997a:	d006      	beq.n	800998a <I2C_MasterRequestWrite+0x2a>
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	2b01      	cmp	r3, #1
 8009980:	d003      	beq.n	800998a <I2C_MasterRequestWrite+0x2a>
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009988:	d108      	bne.n	800999c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	681a      	ldr	r2, [r3, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009998:	601a      	str	r2, [r3, #0]
 800999a:	e00b      	b.n	80099b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099a0:	2b12      	cmp	r3, #18
 80099a2:	d107      	bne.n	80099b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 f91d 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 80099c6:	4603      	mov	r3, r0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d00d      	beq.n	80099e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099da:	d103      	bne.n	80099e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80099e4:	2303      	movs	r3, #3
 80099e6:	e035      	b.n	8009a54 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	691b      	ldr	r3, [r3, #16]
 80099ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80099f0:	d108      	bne.n	8009a04 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099f2:	897b      	ldrh	r3, [r7, #10]
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	461a      	mov	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009a00:	611a      	str	r2, [r3, #16]
 8009a02:	e01b      	b.n	8009a3c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009a04:	897b      	ldrh	r3, [r7, #10]
 8009a06:	11db      	asrs	r3, r3, #7
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	f003 0306 	and.w	r3, r3, #6
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	f063 030f 	orn	r3, r3, #15
 8009a14:	b2da      	uxtb	r2, r3
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	490e      	ldr	r1, [pc, #56]	; (8009a5c <I2C_MasterRequestWrite+0xfc>)
 8009a22:	68f8      	ldr	r0, [r7, #12]
 8009a24:	f000 f943 	bl	8009cae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d001      	beq.n	8009a32 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e010      	b.n	8009a54 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009a32:	897b      	ldrh	r3, [r7, #10]
 8009a34:	b2da      	uxtb	r2, r3
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	687a      	ldr	r2, [r7, #4]
 8009a40:	4907      	ldr	r1, [pc, #28]	; (8009a60 <I2C_MasterRequestWrite+0x100>)
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 f933 	bl	8009cae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d001      	beq.n	8009a52 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e000      	b.n	8009a54 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3718      	adds	r7, #24
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}
 8009a5c:	00010008 	.word	0x00010008
 8009a60:	00010002 	.word	0x00010002

08009a64 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b088      	sub	sp, #32
 8009a68:	af02      	add	r7, sp, #8
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	607a      	str	r2, [r7, #4]
 8009a6e:	603b      	str	r3, [r7, #0]
 8009a70:	460b      	mov	r3, r1
 8009a72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a78:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009a88:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	2b08      	cmp	r3, #8
 8009a8e:	d006      	beq.n	8009a9e <I2C_MasterRequestRead+0x3a>
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d003      	beq.n	8009a9e <I2C_MasterRequestRead+0x3a>
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009a9c:	d108      	bne.n	8009ab0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009aac:	601a      	str	r2, [r3, #0]
 8009aae:	e00b      	b.n	8009ac8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ab4:	2b11      	cmp	r3, #17
 8009ab6:	d107      	bne.n	8009ac8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009ac6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	9300      	str	r3, [sp, #0]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f000 f893 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 8009ada:	4603      	mov	r3, r0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d00d      	beq.n	8009afc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009aee:	d103      	bne.n	8009af8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009af6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009af8:	2303      	movs	r3, #3
 8009afa:	e079      	b.n	8009bf0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b04:	d108      	bne.n	8009b18 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009b06:	897b      	ldrh	r3, [r7, #10]
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	f043 0301 	orr.w	r3, r3, #1
 8009b0e:	b2da      	uxtb	r2, r3
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	611a      	str	r2, [r3, #16]
 8009b16:	e05f      	b.n	8009bd8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009b18:	897b      	ldrh	r3, [r7, #10]
 8009b1a:	11db      	asrs	r3, r3, #7
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	f003 0306 	and.w	r3, r3, #6
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	f063 030f 	orn	r3, r3, #15
 8009b28:	b2da      	uxtb	r2, r3
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	4930      	ldr	r1, [pc, #192]	; (8009bf8 <I2C_MasterRequestRead+0x194>)
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f000 f8b9 	bl	8009cae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	e054      	b.n	8009bf0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009b46:	897b      	ldrh	r3, [r7, #10]
 8009b48:	b2da      	uxtb	r2, r3
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	4929      	ldr	r1, [pc, #164]	; (8009bfc <I2C_MasterRequestRead+0x198>)
 8009b56:	68f8      	ldr	r0, [r7, #12]
 8009b58:	f000 f8a9 	bl	8009cae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d001      	beq.n	8009b66 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	e044      	b.n	8009bf0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b66:	2300      	movs	r3, #0
 8009b68:	613b      	str	r3, [r7, #16]
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	695b      	ldr	r3, [r3, #20]
 8009b70:	613b      	str	r3, [r7, #16]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	699b      	ldr	r3, [r3, #24]
 8009b78:	613b      	str	r3, [r7, #16]
 8009b7a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b8a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	9300      	str	r3, [sp, #0]
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2200      	movs	r2, #0
 8009b94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009b98:	68f8      	ldr	r0, [r7, #12]
 8009b9a:	f000 f831 	bl	8009c00 <I2C_WaitOnFlagUntilTimeout>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d00d      	beq.n	8009bc0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009bb2:	d103      	bne.n	8009bbc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009bba:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009bbc:	2303      	movs	r3, #3
 8009bbe:	e017      	b.n	8009bf0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009bc0:	897b      	ldrh	r3, [r7, #10]
 8009bc2:	11db      	asrs	r3, r3, #7
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	f003 0306 	and.w	r3, r3, #6
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	f063 030e 	orn	r3, r3, #14
 8009bd0:	b2da      	uxtb	r2, r3
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	4907      	ldr	r1, [pc, #28]	; (8009bfc <I2C_MasterRequestRead+0x198>)
 8009bde:	68f8      	ldr	r0, [r7, #12]
 8009be0:	f000 f865 	bl	8009cae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009be4:	4603      	mov	r3, r0
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d001      	beq.n	8009bee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009bea:	2301      	movs	r3, #1
 8009bec:	e000      	b.n	8009bf0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009bee:	2300      	movs	r3, #0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3718      	adds	r7, #24
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	00010008 	.word	0x00010008
 8009bfc:	00010002 	.word	0x00010002

08009c00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	60f8      	str	r0, [r7, #12]
 8009c08:	60b9      	str	r1, [r7, #8]
 8009c0a:	603b      	str	r3, [r7, #0]
 8009c0c:	4613      	mov	r3, r2
 8009c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c10:	e025      	b.n	8009c5e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c18:	d021      	beq.n	8009c5e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c1a:	f7fd ff89 	bl	8007b30 <HAL_GetTick>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	683a      	ldr	r2, [r7, #0]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d302      	bcc.n	8009c30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d116      	bne.n	8009c5e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2200      	movs	r2, #0
 8009c34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2200      	movs	r2, #0
 8009c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4a:	f043 0220 	orr.w	r2, r3, #32
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e023      	b.n	8009ca6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	0c1b      	lsrs	r3, r3, #16
 8009c62:	b2db      	uxtb	r3, r3
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d10d      	bne.n	8009c84 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	695b      	ldr	r3, [r3, #20]
 8009c6e:	43da      	mvns	r2, r3
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	4013      	ands	r3, r2
 8009c74:	b29b      	uxth	r3, r3
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	bf0c      	ite	eq
 8009c7a:	2301      	moveq	r3, #1
 8009c7c:	2300      	movne	r3, #0
 8009c7e:	b2db      	uxtb	r3, r3
 8009c80:	461a      	mov	r2, r3
 8009c82:	e00c      	b.n	8009c9e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	43da      	mvns	r2, r3
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	4013      	ands	r3, r2
 8009c90:	b29b      	uxth	r3, r3
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	bf0c      	ite	eq
 8009c96:	2301      	moveq	r3, #1
 8009c98:	2300      	movne	r3, #0
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	79fb      	ldrb	r3, [r7, #7]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d0b6      	beq.n	8009c12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}

08009cae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009cae:	b580      	push	{r7, lr}
 8009cb0:	b084      	sub	sp, #16
 8009cb2:	af00      	add	r7, sp, #0
 8009cb4:	60f8      	str	r0, [r7, #12]
 8009cb6:	60b9      	str	r1, [r7, #8]
 8009cb8:	607a      	str	r2, [r7, #4]
 8009cba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009cbc:	e051      	b.n	8009d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	695b      	ldr	r3, [r3, #20]
 8009cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ccc:	d123      	bne.n	8009d16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cdc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009ce6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2220      	movs	r2, #32
 8009cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d02:	f043 0204 	orr.w	r2, r3, #4
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e046      	b.n	8009da4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d1c:	d021      	beq.n	8009d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d1e:	f7fd ff07 	bl	8007b30 <HAL_GetTick>
 8009d22:	4602      	mov	r2, r0
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	1ad3      	subs	r3, r2, r3
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d302      	bcc.n	8009d34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d116      	bne.n	8009d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2220      	movs	r2, #32
 8009d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2200      	movs	r2, #0
 8009d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d4e:	f043 0220 	orr.w	r2, r3, #32
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e020      	b.n	8009da4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	0c1b      	lsrs	r3, r3, #16
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d10c      	bne.n	8009d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	695b      	ldr	r3, [r3, #20]
 8009d72:	43da      	mvns	r2, r3
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	4013      	ands	r3, r2
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	bf14      	ite	ne
 8009d7e:	2301      	movne	r3, #1
 8009d80:	2300      	moveq	r3, #0
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	e00b      	b.n	8009d9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	699b      	ldr	r3, [r3, #24]
 8009d8c:	43da      	mvns	r2, r3
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	4013      	ands	r3, r2
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	bf14      	ite	ne
 8009d98:	2301      	movne	r3, #1
 8009d9a:	2300      	moveq	r3, #0
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d18d      	bne.n	8009cbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009da2:	2300      	movs	r3, #0
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3710      	adds	r7, #16
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009db8:	e02d      	b.n	8009e16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009dba:	68f8      	ldr	r0, [r7, #12]
 8009dbc:	f000 f8ce 	bl	8009f5c <I2C_IsAcknowledgeFailed>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	e02d      	b.n	8009e26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd0:	d021      	beq.n	8009e16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dd2:	f7fd fead 	bl	8007b30 <HAL_GetTick>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	1ad3      	subs	r3, r2, r3
 8009ddc:	68ba      	ldr	r2, [r7, #8]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d302      	bcc.n	8009de8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d116      	bne.n	8009e16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	2200      	movs	r2, #0
 8009dec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2220      	movs	r2, #32
 8009df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e02:	f043 0220 	orr.w	r2, r3, #32
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009e12:	2301      	movs	r3, #1
 8009e14:	e007      	b.n	8009e26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	695b      	ldr	r3, [r3, #20]
 8009e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e20:	2b80      	cmp	r3, #128	; 0x80
 8009e22:	d1ca      	bne.n	8009dba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009e24:	2300      	movs	r3, #0
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3710      	adds	r7, #16
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e2e:	b580      	push	{r7, lr}
 8009e30:	b084      	sub	sp, #16
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	60f8      	str	r0, [r7, #12]
 8009e36:	60b9      	str	r1, [r7, #8]
 8009e38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e3a:	e02d      	b.n	8009e98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e3c:	68f8      	ldr	r0, [r7, #12]
 8009e3e:	f000 f88d 	bl	8009f5c <I2C_IsAcknowledgeFailed>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d001      	beq.n	8009e4c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e02d      	b.n	8009ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e52:	d021      	beq.n	8009e98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e54:	f7fd fe6c 	bl	8007b30 <HAL_GetTick>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	1ad3      	subs	r3, r2, r3
 8009e5e:	68ba      	ldr	r2, [r7, #8]
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d302      	bcc.n	8009e6a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d116      	bne.n	8009e98 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2220      	movs	r2, #32
 8009e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e84:	f043 0220 	orr.w	r2, r3, #32
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	e007      	b.n	8009ea8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	695b      	ldr	r3, [r3, #20]
 8009e9e:	f003 0304 	and.w	r3, r3, #4
 8009ea2:	2b04      	cmp	r3, #4
 8009ea4:	d1ca      	bne.n	8009e3c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009ea6:	2300      	movs	r3, #0
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3710      	adds	r7, #16
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009ebc:	e042      	b.n	8009f44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	695b      	ldr	r3, [r3, #20]
 8009ec4:	f003 0310 	and.w	r3, r3, #16
 8009ec8:	2b10      	cmp	r3, #16
 8009eca:	d119      	bne.n	8009f00 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f06f 0210 	mvn.w	r2, #16
 8009ed4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2220      	movs	r2, #32
 8009ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009efc:	2301      	movs	r3, #1
 8009efe:	e029      	b.n	8009f54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f00:	f7fd fe16 	bl	8007b30 <HAL_GetTick>
 8009f04:	4602      	mov	r2, r0
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	1ad3      	subs	r3, r2, r3
 8009f0a:	68ba      	ldr	r2, [r7, #8]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d302      	bcc.n	8009f16 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d116      	bne.n	8009f44 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2220      	movs	r2, #32
 8009f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f30:	f043 0220 	orr.w	r2, r3, #32
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009f40:	2301      	movs	r3, #1
 8009f42:	e007      	b.n	8009f54 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	695b      	ldr	r3, [r3, #20]
 8009f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f4e:	2b40      	cmp	r3, #64	; 0x40
 8009f50:	d1b5      	bne.n	8009ebe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009f52:	2300      	movs	r3, #0
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3710      	adds	r7, #16
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f72:	d11b      	bne.n	8009fac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2220      	movs	r2, #32
 8009f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f98:	f043 0204 	orr.w	r2, r3, #4
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	e000      	b.n	8009fae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
	...

08009fbc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	603b      	str	r3, [r7, #0]
 8009fca:	4b20      	ldr	r3, [pc, #128]	; (800a04c <HAL_PWREx_EnableOverDrive+0x90>)
 8009fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fce:	4a1f      	ldr	r2, [pc, #124]	; (800a04c <HAL_PWREx_EnableOverDrive+0x90>)
 8009fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8009fd6:	4b1d      	ldr	r3, [pc, #116]	; (800a04c <HAL_PWREx_EnableOverDrive+0x90>)
 8009fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fde:	603b      	str	r3, [r7, #0]
 8009fe0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009fe2:	4b1b      	ldr	r3, [pc, #108]	; (800a050 <HAL_PWREx_EnableOverDrive+0x94>)
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009fe8:	f7fd fda2 	bl	8007b30 <HAL_GetTick>
 8009fec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009fee:	e009      	b.n	800a004 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009ff0:	f7fd fd9e 	bl	8007b30 <HAL_GetTick>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	1ad3      	subs	r3, r2, r3
 8009ffa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ffe:	d901      	bls.n	800a004 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800a000:	2303      	movs	r3, #3
 800a002:	e01f      	b.n	800a044 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800a004:	4b13      	ldr	r3, [pc, #76]	; (800a054 <HAL_PWREx_EnableOverDrive+0x98>)
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a00c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a010:	d1ee      	bne.n	8009ff0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800a012:	4b11      	ldr	r3, [pc, #68]	; (800a058 <HAL_PWREx_EnableOverDrive+0x9c>)
 800a014:	2201      	movs	r2, #1
 800a016:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a018:	f7fd fd8a 	bl	8007b30 <HAL_GetTick>
 800a01c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a01e:	e009      	b.n	800a034 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800a020:	f7fd fd86 	bl	8007b30 <HAL_GetTick>
 800a024:	4602      	mov	r2, r0
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a02e:	d901      	bls.n	800a034 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800a030:	2303      	movs	r3, #3
 800a032:	e007      	b.n	800a044 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800a034:	4b07      	ldr	r3, [pc, #28]	; (800a054 <HAL_PWREx_EnableOverDrive+0x98>)
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a03c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a040:	d1ee      	bne.n	800a020 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3708      	adds	r7, #8
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}
 800a04c:	40023800 	.word	0x40023800
 800a050:	420e0040 	.word	0x420e0040
 800a054:	40007000 	.word	0x40007000
 800a058:	420e0044 	.word	0x420e0044

0800a05c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d101      	bne.n	800a070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a06c:	2301      	movs	r3, #1
 800a06e:	e0cc      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a070:	4b68      	ldr	r3, [pc, #416]	; (800a214 <HAL_RCC_ClockConfig+0x1b8>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f003 030f 	and.w	r3, r3, #15
 800a078:	683a      	ldr	r2, [r7, #0]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d90c      	bls.n	800a098 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a07e:	4b65      	ldr	r3, [pc, #404]	; (800a214 <HAL_RCC_ClockConfig+0x1b8>)
 800a080:	683a      	ldr	r2, [r7, #0]
 800a082:	b2d2      	uxtb	r2, r2
 800a084:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a086:	4b63      	ldr	r3, [pc, #396]	; (800a214 <HAL_RCC_ClockConfig+0x1b8>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 030f 	and.w	r3, r3, #15
 800a08e:	683a      	ldr	r2, [r7, #0]
 800a090:	429a      	cmp	r2, r3
 800a092:	d001      	beq.n	800a098 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a094:	2301      	movs	r3, #1
 800a096:	e0b8      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	f003 0302 	and.w	r3, r3, #2
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d020      	beq.n	800a0e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f003 0304 	and.w	r3, r3, #4
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d005      	beq.n	800a0bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a0b0:	4b59      	ldr	r3, [pc, #356]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	4a58      	ldr	r2, [pc, #352]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a0ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 0308 	and.w	r3, r3, #8
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d005      	beq.n	800a0d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a0c8:	4b53      	ldr	r3, [pc, #332]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	4a52      	ldr	r2, [pc, #328]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a0d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a0d4:	4b50      	ldr	r3, [pc, #320]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	494d      	ldr	r1, [pc, #308]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0301 	and.w	r3, r3, #1
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d044      	beq.n	800a17c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d107      	bne.n	800a10a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a0fa:	4b47      	ldr	r3, [pc, #284]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a102:	2b00      	cmp	r3, #0
 800a104:	d119      	bne.n	800a13a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e07f      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	2b02      	cmp	r3, #2
 800a110:	d003      	beq.n	800a11a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a116:	2b03      	cmp	r3, #3
 800a118:	d107      	bne.n	800a12a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a11a:	4b3f      	ldr	r3, [pc, #252]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a122:	2b00      	cmp	r3, #0
 800a124:	d109      	bne.n	800a13a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	e06f      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a12a:	4b3b      	ldr	r3, [pc, #236]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f003 0302 	and.w	r3, r3, #2
 800a132:	2b00      	cmp	r3, #0
 800a134:	d101      	bne.n	800a13a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a136:	2301      	movs	r3, #1
 800a138:	e067      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a13a:	4b37      	ldr	r3, [pc, #220]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f023 0203 	bic.w	r2, r3, #3
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	4934      	ldr	r1, [pc, #208]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a148:	4313      	orrs	r3, r2
 800a14a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a14c:	f7fd fcf0 	bl	8007b30 <HAL_GetTick>
 800a150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a152:	e00a      	b.n	800a16a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a154:	f7fd fcec 	bl	8007b30 <HAL_GetTick>
 800a158:	4602      	mov	r2, r0
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	1ad3      	subs	r3, r2, r3
 800a15e:	f241 3288 	movw	r2, #5000	; 0x1388
 800a162:	4293      	cmp	r3, r2
 800a164:	d901      	bls.n	800a16a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a166:	2303      	movs	r3, #3
 800a168:	e04f      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a16a:	4b2b      	ldr	r3, [pc, #172]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	f003 020c 	and.w	r2, r3, #12
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	429a      	cmp	r2, r3
 800a17a:	d1eb      	bne.n	800a154 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a17c:	4b25      	ldr	r3, [pc, #148]	; (800a214 <HAL_RCC_ClockConfig+0x1b8>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f003 030f 	and.w	r3, r3, #15
 800a184:	683a      	ldr	r2, [r7, #0]
 800a186:	429a      	cmp	r2, r3
 800a188:	d20c      	bcs.n	800a1a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a18a:	4b22      	ldr	r3, [pc, #136]	; (800a214 <HAL_RCC_ClockConfig+0x1b8>)
 800a18c:	683a      	ldr	r2, [r7, #0]
 800a18e:	b2d2      	uxtb	r2, r2
 800a190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a192:	4b20      	ldr	r3, [pc, #128]	; (800a214 <HAL_RCC_ClockConfig+0x1b8>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f003 030f 	and.w	r3, r3, #15
 800a19a:	683a      	ldr	r2, [r7, #0]
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d001      	beq.n	800a1a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	e032      	b.n	800a20a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f003 0304 	and.w	r3, r3, #4
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d008      	beq.n	800a1c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a1b0:	4b19      	ldr	r3, [pc, #100]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	68db      	ldr	r3, [r3, #12]
 800a1bc:	4916      	ldr	r1, [pc, #88]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f003 0308 	and.w	r3, r3, #8
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d009      	beq.n	800a1e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a1ce:	4b12      	ldr	r3, [pc, #72]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a1d0:	689b      	ldr	r3, [r3, #8]
 800a1d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	691b      	ldr	r3, [r3, #16]
 800a1da:	00db      	lsls	r3, r3, #3
 800a1dc:	490e      	ldr	r1, [pc, #56]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a1e2:	f000 f821 	bl	800a228 <HAL_RCC_GetSysClockFreq>
 800a1e6:	4601      	mov	r1, r0
 800a1e8:	4b0b      	ldr	r3, [pc, #44]	; (800a218 <HAL_RCC_ClockConfig+0x1bc>)
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	091b      	lsrs	r3, r3, #4
 800a1ee:	f003 030f 	and.w	r3, r3, #15
 800a1f2:	4a0a      	ldr	r2, [pc, #40]	; (800a21c <HAL_RCC_ClockConfig+0x1c0>)
 800a1f4:	5cd3      	ldrb	r3, [r2, r3]
 800a1f6:	fa21 f303 	lsr.w	r3, r1, r3
 800a1fa:	4a09      	ldr	r2, [pc, #36]	; (800a220 <HAL_RCC_ClockConfig+0x1c4>)
 800a1fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a1fe:	4b09      	ldr	r3, [pc, #36]	; (800a224 <HAL_RCC_ClockConfig+0x1c8>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4618      	mov	r0, r3
 800a204:	f7fd fc50 	bl	8007aa8 <HAL_InitTick>

  return HAL_OK;
 800a208:	2300      	movs	r3, #0
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop
 800a214:	40023c00 	.word	0x40023c00
 800a218:	40023800 	.word	0x40023800
 800a21c:	08017f2c 	.word	0x08017f2c
 800a220:	20000000 	.word	0x20000000
 800a224:	20000004 	.word	0x20000004

0800a228 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a22a:	b085      	sub	sp, #20
 800a22c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a22e:	2300      	movs	r3, #0
 800a230:	607b      	str	r3, [r7, #4]
 800a232:	2300      	movs	r3, #0
 800a234:	60fb      	str	r3, [r7, #12]
 800a236:	2300      	movs	r3, #0
 800a238:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a23a:	2300      	movs	r3, #0
 800a23c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a23e:	4b63      	ldr	r3, [pc, #396]	; (800a3cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	f003 030c 	and.w	r3, r3, #12
 800a246:	2b04      	cmp	r3, #4
 800a248:	d007      	beq.n	800a25a <HAL_RCC_GetSysClockFreq+0x32>
 800a24a:	2b08      	cmp	r3, #8
 800a24c:	d008      	beq.n	800a260 <HAL_RCC_GetSysClockFreq+0x38>
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f040 80b4 	bne.w	800a3bc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a254:	4b5e      	ldr	r3, [pc, #376]	; (800a3d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a256:	60bb      	str	r3, [r7, #8]
       break;
 800a258:	e0b3      	b.n	800a3c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a25a:	4b5d      	ldr	r3, [pc, #372]	; (800a3d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a25c:	60bb      	str	r3, [r7, #8]
      break;
 800a25e:	e0b0      	b.n	800a3c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a260:	4b5a      	ldr	r3, [pc, #360]	; (800a3cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a268:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a26a:	4b58      	ldr	r3, [pc, #352]	; (800a3cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a272:	2b00      	cmp	r3, #0
 800a274:	d04a      	beq.n	800a30c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a276:	4b55      	ldr	r3, [pc, #340]	; (800a3cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	099b      	lsrs	r3, r3, #6
 800a27c:	f04f 0400 	mov.w	r4, #0
 800a280:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a284:	f04f 0200 	mov.w	r2, #0
 800a288:	ea03 0501 	and.w	r5, r3, r1
 800a28c:	ea04 0602 	and.w	r6, r4, r2
 800a290:	4629      	mov	r1, r5
 800a292:	4632      	mov	r2, r6
 800a294:	f04f 0300 	mov.w	r3, #0
 800a298:	f04f 0400 	mov.w	r4, #0
 800a29c:	0154      	lsls	r4, r2, #5
 800a29e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a2a2:	014b      	lsls	r3, r1, #5
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	4622      	mov	r2, r4
 800a2a8:	1b49      	subs	r1, r1, r5
 800a2aa:	eb62 0206 	sbc.w	r2, r2, r6
 800a2ae:	f04f 0300 	mov.w	r3, #0
 800a2b2:	f04f 0400 	mov.w	r4, #0
 800a2b6:	0194      	lsls	r4, r2, #6
 800a2b8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a2bc:	018b      	lsls	r3, r1, #6
 800a2be:	1a5b      	subs	r3, r3, r1
 800a2c0:	eb64 0402 	sbc.w	r4, r4, r2
 800a2c4:	f04f 0100 	mov.w	r1, #0
 800a2c8:	f04f 0200 	mov.w	r2, #0
 800a2cc:	00e2      	lsls	r2, r4, #3
 800a2ce:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a2d2:	00d9      	lsls	r1, r3, #3
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	4614      	mov	r4, r2
 800a2d8:	195b      	adds	r3, r3, r5
 800a2da:	eb44 0406 	adc.w	r4, r4, r6
 800a2de:	f04f 0100 	mov.w	r1, #0
 800a2e2:	f04f 0200 	mov.w	r2, #0
 800a2e6:	02a2      	lsls	r2, r4, #10
 800a2e8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a2ec:	0299      	lsls	r1, r3, #10
 800a2ee:	460b      	mov	r3, r1
 800a2f0:	4614      	mov	r4, r2
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	4621      	mov	r1, r4
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f04f 0400 	mov.w	r4, #0
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	4623      	mov	r3, r4
 800a300:	f7f6 fcda 	bl	8000cb8 <__aeabi_uldivmod>
 800a304:	4603      	mov	r3, r0
 800a306:	460c      	mov	r4, r1
 800a308:	60fb      	str	r3, [r7, #12]
 800a30a:	e049      	b.n	800a3a0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a30c:	4b2f      	ldr	r3, [pc, #188]	; (800a3cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	099b      	lsrs	r3, r3, #6
 800a312:	f04f 0400 	mov.w	r4, #0
 800a316:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a31a:	f04f 0200 	mov.w	r2, #0
 800a31e:	ea03 0501 	and.w	r5, r3, r1
 800a322:	ea04 0602 	and.w	r6, r4, r2
 800a326:	4629      	mov	r1, r5
 800a328:	4632      	mov	r2, r6
 800a32a:	f04f 0300 	mov.w	r3, #0
 800a32e:	f04f 0400 	mov.w	r4, #0
 800a332:	0154      	lsls	r4, r2, #5
 800a334:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a338:	014b      	lsls	r3, r1, #5
 800a33a:	4619      	mov	r1, r3
 800a33c:	4622      	mov	r2, r4
 800a33e:	1b49      	subs	r1, r1, r5
 800a340:	eb62 0206 	sbc.w	r2, r2, r6
 800a344:	f04f 0300 	mov.w	r3, #0
 800a348:	f04f 0400 	mov.w	r4, #0
 800a34c:	0194      	lsls	r4, r2, #6
 800a34e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a352:	018b      	lsls	r3, r1, #6
 800a354:	1a5b      	subs	r3, r3, r1
 800a356:	eb64 0402 	sbc.w	r4, r4, r2
 800a35a:	f04f 0100 	mov.w	r1, #0
 800a35e:	f04f 0200 	mov.w	r2, #0
 800a362:	00e2      	lsls	r2, r4, #3
 800a364:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a368:	00d9      	lsls	r1, r3, #3
 800a36a:	460b      	mov	r3, r1
 800a36c:	4614      	mov	r4, r2
 800a36e:	195b      	adds	r3, r3, r5
 800a370:	eb44 0406 	adc.w	r4, r4, r6
 800a374:	f04f 0100 	mov.w	r1, #0
 800a378:	f04f 0200 	mov.w	r2, #0
 800a37c:	02a2      	lsls	r2, r4, #10
 800a37e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a382:	0299      	lsls	r1, r3, #10
 800a384:	460b      	mov	r3, r1
 800a386:	4614      	mov	r4, r2
 800a388:	4618      	mov	r0, r3
 800a38a:	4621      	mov	r1, r4
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f04f 0400 	mov.w	r4, #0
 800a392:	461a      	mov	r2, r3
 800a394:	4623      	mov	r3, r4
 800a396:	f7f6 fc8f 	bl	8000cb8 <__aeabi_uldivmod>
 800a39a:	4603      	mov	r3, r0
 800a39c:	460c      	mov	r4, r1
 800a39e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a3a0:	4b0a      	ldr	r3, [pc, #40]	; (800a3cc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	0c1b      	lsrs	r3, r3, #16
 800a3a6:	f003 0303 	and.w	r3, r3, #3
 800a3aa:	3301      	adds	r3, #1
 800a3ac:	005b      	lsls	r3, r3, #1
 800a3ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a3b0:	68fa      	ldr	r2, [r7, #12]
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3b8:	60bb      	str	r3, [r7, #8]
      break;
 800a3ba:	e002      	b.n	800a3c2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a3bc:	4b04      	ldr	r3, [pc, #16]	; (800a3d0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a3be:	60bb      	str	r3, [r7, #8]
      break;
 800a3c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a3c2:	68bb      	ldr	r3, [r7, #8]
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3714      	adds	r7, #20
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3cc:	40023800 	.word	0x40023800
 800a3d0:	00f42400 	.word	0x00f42400

0800a3d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a3d8:	4b03      	ldr	r3, [pc, #12]	; (800a3e8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a3da:	681b      	ldr	r3, [r3, #0]
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	20000000 	.word	0x20000000

0800a3ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a3f0:	f7ff fff0 	bl	800a3d4 <HAL_RCC_GetHCLKFreq>
 800a3f4:	4601      	mov	r1, r0
 800a3f6:	4b05      	ldr	r3, [pc, #20]	; (800a40c <HAL_RCC_GetPCLK1Freq+0x20>)
 800a3f8:	689b      	ldr	r3, [r3, #8]
 800a3fa:	0a9b      	lsrs	r3, r3, #10
 800a3fc:	f003 0307 	and.w	r3, r3, #7
 800a400:	4a03      	ldr	r2, [pc, #12]	; (800a410 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a402:	5cd3      	ldrb	r3, [r2, r3]
 800a404:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a408:	4618      	mov	r0, r3
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	40023800 	.word	0x40023800
 800a410:	08017f3c 	.word	0x08017f3c

0800a414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a418:	f7ff ffdc 	bl	800a3d4 <HAL_RCC_GetHCLKFreq>
 800a41c:	4601      	mov	r1, r0
 800a41e:	4b05      	ldr	r3, [pc, #20]	; (800a434 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a420:	689b      	ldr	r3, [r3, #8]
 800a422:	0b5b      	lsrs	r3, r3, #13
 800a424:	f003 0307 	and.w	r3, r3, #7
 800a428:	4a03      	ldr	r2, [pc, #12]	; (800a438 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a42a:	5cd3      	ldrb	r3, [r2, r3]
 800a42c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a430:	4618      	mov	r0, r3
 800a432:	bd80      	pop	{r7, pc}
 800a434:	40023800 	.word	0x40023800
 800a438:	08017f3c 	.word	0x08017f3c

0800a43c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a444:	2300      	movs	r3, #0
 800a446:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800a448:	2300      	movs	r3, #0
 800a44a:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800a44c:	2300      	movs	r3, #0
 800a44e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800a450:	2300      	movs	r3, #0
 800a452:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800a454:	2300      	movs	r3, #0
 800a456:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00a      	beq.n	800a47a <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a464:	4b66      	ldr	r3, [pc, #408]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a466:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a46a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a472:	4963      	ldr	r1, [pc, #396]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a474:	4313      	orrs	r3, r2
 800a476:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00a      	beq.n	800a49c <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800a486:	4b5e      	ldr	r3, [pc, #376]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a488:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a48c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a494:	495a      	ldr	r1, [pc, #360]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a496:	4313      	orrs	r3, r2
 800a498:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f003 0301 	and.w	r3, r3, #1
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d10b      	bne.n	800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d105      	bne.n	800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d075      	beq.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a4c0:	4b50      	ldr	r3, [pc, #320]	; (800a604 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a4c6:	f7fd fb33 	bl	8007b30 <HAL_GetTick>
 800a4ca:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a4cc:	e008      	b.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a4ce:	f7fd fb2f 	bl	8007b30 <HAL_GetTick>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	d901      	bls.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a4dc:	2303      	movs	r3, #3
 800a4de:	e1dc      	b.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a4e0:	4b47      	ldr	r3, [pc, #284]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d1f0      	bne.n	800a4ce <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f003 0301 	and.w	r3, r3, #1
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d009      	beq.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	019a      	lsls	r2, r3, #6
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	071b      	lsls	r3, r3, #28
 800a504:	493e      	ldr	r1, [pc, #248]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a506:	4313      	orrs	r3, r2
 800a508:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 0302 	and.w	r3, r3, #2
 800a514:	2b00      	cmp	r3, #0
 800a516:	d01f      	beq.n	800a558 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a518:	4b39      	ldr	r3, [pc, #228]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a51a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a51e:	0f1b      	lsrs	r3, r3, #28
 800a520:	f003 0307 	and.w	r3, r3, #7
 800a524:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	019a      	lsls	r2, r3, #6
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	061b      	lsls	r3, r3, #24
 800a532:	431a      	orrs	r2, r3
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	071b      	lsls	r3, r3, #28
 800a538:	4931      	ldr	r1, [pc, #196]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a53a:	4313      	orrs	r3, r2
 800a53c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a540:	4b2f      	ldr	r3, [pc, #188]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a542:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a546:	f023 021f 	bic.w	r2, r3, #31
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6a1b      	ldr	r3, [r3, #32]
 800a54e:	3b01      	subs	r3, #1
 800a550:	492b      	ldr	r1, [pc, #172]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a552:	4313      	orrs	r3, r2
 800a554:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a560:	2b00      	cmp	r3, #0
 800a562:	d00d      	beq.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	685b      	ldr	r3, [r3, #4]
 800a568:	019a      	lsls	r2, r3, #6
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	68db      	ldr	r3, [r3, #12]
 800a56e:	061b      	lsls	r3, r3, #24
 800a570:	431a      	orrs	r2, r3
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	071b      	lsls	r3, r3, #28
 800a578:	4921      	ldr	r1, [pc, #132]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a57a:	4313      	orrs	r3, r2
 800a57c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a580:	4b20      	ldr	r3, [pc, #128]	; (800a604 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a582:	2201      	movs	r2, #1
 800a584:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a586:	f7fd fad3 	bl	8007b30 <HAL_GetTick>
 800a58a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a58c:	e008      	b.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a58e:	f7fd facf 	bl	8007b30 <HAL_GetTick>
 800a592:	4602      	mov	r2, r0
 800a594:	69fb      	ldr	r3, [r7, #28]
 800a596:	1ad3      	subs	r3, r2, r3
 800a598:	2b02      	cmp	r3, #2
 800a59a:	d901      	bls.n	800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a59c:	2303      	movs	r3, #3
 800a59e:	e17c      	b.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a5a0:	4b17      	ldr	r3, [pc, #92]	; (800a600 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d0f0      	beq.n	800a58e <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f003 0304 	and.w	r3, r3, #4
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d112      	bne.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10c      	bne.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f000 80ce 	beq.w	800a76e <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a5d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a5da:	f040 80c8 	bne.w	800a76e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a5de:	4b0a      	ldr	r3, [pc, #40]	; (800a608 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a5e4:	f7fd faa4 	bl	8007b30 <HAL_GetTick>
 800a5e8:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a5ea:	e00f      	b.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a5ec:	f7fd faa0 	bl	8007b30 <HAL_GetTick>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	69fb      	ldr	r3, [r7, #28]
 800a5f4:	1ad3      	subs	r3, r2, r3
 800a5f6:	2b02      	cmp	r3, #2
 800a5f8:	d908      	bls.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a5fa:	2303      	movs	r3, #3
 800a5fc:	e14d      	b.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800a5fe:	bf00      	nop
 800a600:	40023800 	.word	0x40023800
 800a604:	42470068 	.word	0x42470068
 800a608:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a60c:	4ba5      	ldr	r3, [pc, #660]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a614:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a618:	d0e8      	beq.n	800a5ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f003 0304 	and.w	r3, r3, #4
 800a622:	2b00      	cmp	r3, #0
 800a624:	d02e      	beq.n	800a684 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a626:	4b9f      	ldr	r3, [pc, #636]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a62c:	0c1b      	lsrs	r3, r3, #16
 800a62e:	f003 0303 	and.w	r3, r3, #3
 800a632:	3301      	adds	r3, #1
 800a634:	005b      	lsls	r3, r3, #1
 800a636:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a638:	4b9a      	ldr	r3, [pc, #616]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a63a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a63e:	0f1b      	lsrs	r3, r3, #28
 800a640:	f003 0307 	and.w	r3, r3, #7
 800a644:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	691b      	ldr	r3, [r3, #16]
 800a64a:	019a      	lsls	r2, r3, #6
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	085b      	lsrs	r3, r3, #1
 800a650:	3b01      	subs	r3, #1
 800a652:	041b      	lsls	r3, r3, #16
 800a654:	431a      	orrs	r2, r3
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	699b      	ldr	r3, [r3, #24]
 800a65a:	061b      	lsls	r3, r3, #24
 800a65c:	431a      	orrs	r2, r3
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	071b      	lsls	r3, r3, #28
 800a662:	4990      	ldr	r1, [pc, #576]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a664:	4313      	orrs	r3, r2
 800a666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a66a:	4b8e      	ldr	r3, [pc, #568]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a66c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a670:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a678:	3b01      	subs	r3, #1
 800a67a:	021b      	lsls	r3, r3, #8
 800a67c:	4989      	ldr	r1, [pc, #548]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a67e:	4313      	orrs	r3, r2
 800a680:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f003 0308 	and.w	r3, r3, #8
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d02c      	beq.n	800a6ea <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a690:	4b84      	ldr	r3, [pc, #528]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a696:	0c1b      	lsrs	r3, r3, #16
 800a698:	f003 0303 	and.w	r3, r3, #3
 800a69c:	3301      	adds	r3, #1
 800a69e:	005b      	lsls	r3, r3, #1
 800a6a0:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a6a2:	4b80      	ldr	r3, [pc, #512]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a6a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6a8:	0e1b      	lsrs	r3, r3, #24
 800a6aa:	f003 030f 	and.w	r3, r3, #15
 800a6ae:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	019a      	lsls	r2, r3, #6
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	085b      	lsrs	r3, r3, #1
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	041b      	lsls	r3, r3, #16
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	061b      	lsls	r3, r3, #24
 800a6c4:	431a      	orrs	r2, r3
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	69db      	ldr	r3, [r3, #28]
 800a6ca:	071b      	lsls	r3, r3, #28
 800a6cc:	4975      	ldr	r1, [pc, #468]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a6d4:	4b73      	ldr	r3, [pc, #460]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a6d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a6da:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6e2:	4970      	ldr	r1, [pc, #448]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d024      	beq.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a6fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a6fe:	d11f      	bne.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a700:	4b68      	ldr	r3, [pc, #416]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a706:	0e1b      	lsrs	r3, r3, #24
 800a708:	f003 030f 	and.w	r3, r3, #15
 800a70c:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a70e:	4b65      	ldr	r3, [pc, #404]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a714:	0f1b      	lsrs	r3, r3, #28
 800a716:	f003 0307 	and.w	r3, r3, #7
 800a71a:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	691b      	ldr	r3, [r3, #16]
 800a720:	019a      	lsls	r2, r3, #6
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	695b      	ldr	r3, [r3, #20]
 800a726:	085b      	lsrs	r3, r3, #1
 800a728:	3b01      	subs	r3, #1
 800a72a:	041b      	lsls	r3, r3, #16
 800a72c:	431a      	orrs	r2, r3
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	061b      	lsls	r3, r3, #24
 800a732:	431a      	orrs	r2, r3
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	071b      	lsls	r3, r3, #28
 800a738:	495a      	ldr	r1, [pc, #360]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a73a:	4313      	orrs	r3, r2
 800a73c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a740:	4b59      	ldr	r3, [pc, #356]	; (800a8a8 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a742:	2201      	movs	r2, #1
 800a744:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a746:	f7fd f9f3 	bl	8007b30 <HAL_GetTick>
 800a74a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a74c:	e008      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a74e:	f7fd f9ef 	bl	8007b30 <HAL_GetTick>
 800a752:	4602      	mov	r2, r0
 800a754:	69fb      	ldr	r3, [r7, #28]
 800a756:	1ad3      	subs	r3, r2, r3
 800a758:	2b02      	cmp	r3, #2
 800a75a:	d901      	bls.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a75c:	2303      	movs	r3, #3
 800a75e:	e09c      	b.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a760:	4b50      	ldr	r3, [pc, #320]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a768:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a76c:	d1ef      	bne.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 0320 	and.w	r3, r3, #32
 800a776:	2b00      	cmp	r3, #0
 800a778:	f000 8083 	beq.w	800a882 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a77c:	2300      	movs	r3, #0
 800a77e:	60bb      	str	r3, [r7, #8]
 800a780:	4b48      	ldr	r3, [pc, #288]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a784:	4a47      	ldr	r2, [pc, #284]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a78a:	6413      	str	r3, [r2, #64]	; 0x40
 800a78c:	4b45      	ldr	r3, [pc, #276]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a78e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a794:	60bb      	str	r3, [r7, #8]
 800a796:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a798:	4b44      	ldr	r3, [pc, #272]	; (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a43      	ldr	r2, [pc, #268]	; (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a79e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7a2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a7a4:	f7fd f9c4 	bl	8007b30 <HAL_GetTick>
 800a7a8:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a7aa:	e008      	b.n	800a7be <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a7ac:	f7fd f9c0 	bl	8007b30 <HAL_GetTick>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	69fb      	ldr	r3, [r7, #28]
 800a7b4:	1ad3      	subs	r3, r2, r3
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	d901      	bls.n	800a7be <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e06d      	b.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a7be:	4b3b      	ldr	r3, [pc, #236]	; (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d0f0      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a7ca:	4b36      	ldr	r3, [pc, #216]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a7cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7d2:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d02f      	beq.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7e2:	69ba      	ldr	r2, [r7, #24]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d028      	beq.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a7e8:	4b2e      	ldr	r3, [pc, #184]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a7ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7f0:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a7f2:	4b2f      	ldr	r3, [pc, #188]	; (800a8b0 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a7f8:	4b2d      	ldr	r3, [pc, #180]	; (800a8b0 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a7fe:	4a29      	ldr	r2, [pc, #164]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a804:	4b27      	ldr	r3, [pc, #156]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a808:	f003 0301 	and.w	r3, r3, #1
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d114      	bne.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a810:	f7fd f98e 	bl	8007b30 <HAL_GetTick>
 800a814:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a816:	e00a      	b.n	800a82e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a818:	f7fd f98a 	bl	8007b30 <HAL_GetTick>
 800a81c:	4602      	mov	r2, r0
 800a81e:	69fb      	ldr	r3, [r7, #28]
 800a820:	1ad3      	subs	r3, r2, r3
 800a822:	f241 3288 	movw	r2, #5000	; 0x1388
 800a826:	4293      	cmp	r3, r2
 800a828:	d901      	bls.n	800a82e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800a82a:	2303      	movs	r3, #3
 800a82c:	e035      	b.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a82e:	4b1d      	ldr	r3, [pc, #116]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a832:	f003 0302 	and.w	r3, r3, #2
 800a836:	2b00      	cmp	r3, #0
 800a838:	d0ee      	beq.n	800a818 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a83e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a842:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a846:	d10d      	bne.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800a848:	4b16      	ldr	r3, [pc, #88]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a84a:	689b      	ldr	r3, [r3, #8]
 800a84c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a854:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a85c:	4911      	ldr	r1, [pc, #68]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a85e:	4313      	orrs	r3, r2
 800a860:	608b      	str	r3, [r1, #8]
 800a862:	e005      	b.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800a864:	4b0f      	ldr	r3, [pc, #60]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	4a0e      	ldr	r2, [pc, #56]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a86a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a86e:	6093      	str	r3, [r2, #8]
 800a870:	4b0c      	ldr	r3, [pc, #48]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a872:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a87c:	4909      	ldr	r1, [pc, #36]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a87e:	4313      	orrs	r3, r2
 800a880:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f003 0310 	and.w	r3, r3, #16
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d004      	beq.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a894:	4b07      	ldr	r3, [pc, #28]	; (800a8b4 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a896:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a898:	2300      	movs	r3, #0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3720      	adds	r7, #32
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	40023800 	.word	0x40023800
 800a8a8:	42470070 	.word	0x42470070
 800a8ac:	40007000 	.word	0x40007000
 800a8b0:	42470e40 	.word	0x42470e40
 800a8b4:	424711e0 	.word	0x424711e0

0800a8b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b086      	sub	sp, #24
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f003 0301 	and.w	r3, r3, #1
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d075      	beq.n	800a9bc <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a8d0:	4ba2      	ldr	r3, [pc, #648]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a8d2:	689b      	ldr	r3, [r3, #8]
 800a8d4:	f003 030c 	and.w	r3, r3, #12
 800a8d8:	2b04      	cmp	r3, #4
 800a8da:	d00c      	beq.n	800a8f6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a8dc:	4b9f      	ldr	r3, [pc, #636]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a8de:	689b      	ldr	r3, [r3, #8]
 800a8e0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a8e4:	2b08      	cmp	r3, #8
 800a8e6:	d112      	bne.n	800a90e <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a8e8:	4b9c      	ldr	r3, [pc, #624]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8f4:	d10b      	bne.n	800a90e <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8f6:	4b99      	ldr	r3, [pc, #612]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d05b      	beq.n	800a9ba <HAL_RCC_OscConfig+0x102>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d157      	bne.n	800a9ba <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800a90a:	2301      	movs	r3, #1
 800a90c:	e20b      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a916:	d106      	bne.n	800a926 <HAL_RCC_OscConfig+0x6e>
 800a918:	4b90      	ldr	r3, [pc, #576]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a8f      	ldr	r2, [pc, #572]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a91e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a922:	6013      	str	r3, [r2, #0]
 800a924:	e01d      	b.n	800a962 <HAL_RCC_OscConfig+0xaa>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a92e:	d10c      	bne.n	800a94a <HAL_RCC_OscConfig+0x92>
 800a930:	4b8a      	ldr	r3, [pc, #552]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a89      	ldr	r2, [pc, #548]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a936:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	4b87      	ldr	r3, [pc, #540]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a86      	ldr	r2, [pc, #536]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a946:	6013      	str	r3, [r2, #0]
 800a948:	e00b      	b.n	800a962 <HAL_RCC_OscConfig+0xaa>
 800a94a:	4b84      	ldr	r3, [pc, #528]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	4a83      	ldr	r2, [pc, #524]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a954:	6013      	str	r3, [r2, #0]
 800a956:	4b81      	ldr	r3, [pc, #516]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	4a80      	ldr	r2, [pc, #512]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a95c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a960:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d013      	beq.n	800a992 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a96a:	f7fd f8e1 	bl	8007b30 <HAL_GetTick>
 800a96e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a970:	e008      	b.n	800a984 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a972:	f7fd f8dd 	bl	8007b30 <HAL_GetTick>
 800a976:	4602      	mov	r2, r0
 800a978:	693b      	ldr	r3, [r7, #16]
 800a97a:	1ad3      	subs	r3, r2, r3
 800a97c:	2b64      	cmp	r3, #100	; 0x64
 800a97e:	d901      	bls.n	800a984 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800a980:	2303      	movs	r3, #3
 800a982:	e1d0      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a984:	4b75      	ldr	r3, [pc, #468]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d0f0      	beq.n	800a972 <HAL_RCC_OscConfig+0xba>
 800a990:	e014      	b.n	800a9bc <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a992:	f7fd f8cd 	bl	8007b30 <HAL_GetTick>
 800a996:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a998:	e008      	b.n	800a9ac <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a99a:	f7fd f8c9 	bl	8007b30 <HAL_GetTick>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	1ad3      	subs	r3, r2, r3
 800a9a4:	2b64      	cmp	r3, #100	; 0x64
 800a9a6:	d901      	bls.n	800a9ac <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800a9a8:	2303      	movs	r3, #3
 800a9aa:	e1bc      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a9ac:	4b6b      	ldr	r3, [pc, #428]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d1f0      	bne.n	800a99a <HAL_RCC_OscConfig+0xe2>
 800a9b8:	e000      	b.n	800a9bc <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a9ba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f003 0302 	and.w	r3, r3, #2
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d063      	beq.n	800aa90 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a9c8:	4b64      	ldr	r3, [pc, #400]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	f003 030c 	and.w	r3, r3, #12
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d00b      	beq.n	800a9ec <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a9d4:	4b61      	ldr	r3, [pc, #388]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a9dc:	2b08      	cmp	r3, #8
 800a9de:	d11c      	bne.n	800aa1a <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a9e0:	4b5e      	ldr	r3, [pc, #376]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d116      	bne.n	800aa1a <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9ec:	4b5b      	ldr	r3, [pc, #364]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f003 0302 	and.w	r3, r3, #2
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d005      	beq.n	800aa04 <HAL_RCC_OscConfig+0x14c>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d001      	beq.n	800aa04 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800aa00:	2301      	movs	r3, #1
 800aa02:	e190      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa04:	4b55      	ldr	r3, [pc, #340]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	00db      	lsls	r3, r3, #3
 800aa12:	4952      	ldr	r1, [pc, #328]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aa14:	4313      	orrs	r3, r2
 800aa16:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aa18:	e03a      	b.n	800aa90 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	68db      	ldr	r3, [r3, #12]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d020      	beq.n	800aa64 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aa22:	4b4f      	ldr	r3, [pc, #316]	; (800ab60 <HAL_RCC_OscConfig+0x2a8>)
 800aa24:	2201      	movs	r2, #1
 800aa26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa28:	f7fd f882 	bl	8007b30 <HAL_GetTick>
 800aa2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa2e:	e008      	b.n	800aa42 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa30:	f7fd f87e 	bl	8007b30 <HAL_GetTick>
 800aa34:	4602      	mov	r2, r0
 800aa36:	693b      	ldr	r3, [r7, #16]
 800aa38:	1ad3      	subs	r3, r2, r3
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	d901      	bls.n	800aa42 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800aa3e:	2303      	movs	r3, #3
 800aa40:	e171      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa42:	4b46      	ldr	r3, [pc, #280]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f003 0302 	and.w	r3, r3, #2
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d0f0      	beq.n	800aa30 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa4e:	4b43      	ldr	r3, [pc, #268]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	691b      	ldr	r3, [r3, #16]
 800aa5a:	00db      	lsls	r3, r3, #3
 800aa5c:	493f      	ldr	r1, [pc, #252]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	600b      	str	r3, [r1, #0]
 800aa62:	e015      	b.n	800aa90 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa64:	4b3e      	ldr	r3, [pc, #248]	; (800ab60 <HAL_RCC_OscConfig+0x2a8>)
 800aa66:	2200      	movs	r2, #0
 800aa68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa6a:	f7fd f861 	bl	8007b30 <HAL_GetTick>
 800aa6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa70:	e008      	b.n	800aa84 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa72:	f7fd f85d 	bl	8007b30 <HAL_GetTick>
 800aa76:	4602      	mov	r2, r0
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	1ad3      	subs	r3, r2, r3
 800aa7c:	2b02      	cmp	r3, #2
 800aa7e:	d901      	bls.n	800aa84 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800aa80:	2303      	movs	r3, #3
 800aa82:	e150      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa84:	4b35      	ldr	r3, [pc, #212]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f003 0302 	and.w	r3, r3, #2
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d1f0      	bne.n	800aa72 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f003 0308 	and.w	r3, r3, #8
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d030      	beq.n	800aafe <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	695b      	ldr	r3, [r3, #20]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d016      	beq.n	800aad2 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aaa4:	4b2f      	ldr	r3, [pc, #188]	; (800ab64 <HAL_RCC_OscConfig+0x2ac>)
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaaa:	f7fd f841 	bl	8007b30 <HAL_GetTick>
 800aaae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aab0:	e008      	b.n	800aac4 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aab2:	f7fd f83d 	bl	8007b30 <HAL_GetTick>
 800aab6:	4602      	mov	r2, r0
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	1ad3      	subs	r3, r2, r3
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d901      	bls.n	800aac4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800aac0:	2303      	movs	r3, #3
 800aac2:	e130      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aac4:	4b25      	ldr	r3, [pc, #148]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aac8:	f003 0302 	and.w	r3, r3, #2
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d0f0      	beq.n	800aab2 <HAL_RCC_OscConfig+0x1fa>
 800aad0:	e015      	b.n	800aafe <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aad2:	4b24      	ldr	r3, [pc, #144]	; (800ab64 <HAL_RCC_OscConfig+0x2ac>)
 800aad4:	2200      	movs	r2, #0
 800aad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aad8:	f7fd f82a 	bl	8007b30 <HAL_GetTick>
 800aadc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aade:	e008      	b.n	800aaf2 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aae0:	f7fd f826 	bl	8007b30 <HAL_GetTick>
 800aae4:	4602      	mov	r2, r0
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	1ad3      	subs	r3, r2, r3
 800aaea:	2b02      	cmp	r3, #2
 800aaec:	d901      	bls.n	800aaf2 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	e119      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aaf2:	4b1a      	ldr	r3, [pc, #104]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800aaf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aaf6:	f003 0302 	and.w	r3, r3, #2
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d1f0      	bne.n	800aae0 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f003 0304 	and.w	r3, r3, #4
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 809f 	beq.w	800ac4a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ab10:	4b12      	ldr	r3, [pc, #72]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800ab12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10f      	bne.n	800ab3c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	60fb      	str	r3, [r7, #12]
 800ab20:	4b0e      	ldr	r3, [pc, #56]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800ab22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab24:	4a0d      	ldr	r2, [pc, #52]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800ab26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab2a:	6413      	str	r3, [r2, #64]	; 0x40
 800ab2c:	4b0b      	ldr	r3, [pc, #44]	; (800ab5c <HAL_RCC_OscConfig+0x2a4>)
 800ab2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab34:	60fb      	str	r3, [r7, #12]
 800ab36:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab3c:	4b0a      	ldr	r3, [pc, #40]	; (800ab68 <HAL_RCC_OscConfig+0x2b0>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d120      	bne.n	800ab8a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ab48:	4b07      	ldr	r3, [pc, #28]	; (800ab68 <HAL_RCC_OscConfig+0x2b0>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a06      	ldr	r2, [pc, #24]	; (800ab68 <HAL_RCC_OscConfig+0x2b0>)
 800ab4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab54:	f7fc ffec 	bl	8007b30 <HAL_GetTick>
 800ab58:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab5a:	e010      	b.n	800ab7e <HAL_RCC_OscConfig+0x2c6>
 800ab5c:	40023800 	.word	0x40023800
 800ab60:	42470000 	.word	0x42470000
 800ab64:	42470e80 	.word	0x42470e80
 800ab68:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab6c:	f7fc ffe0 	bl	8007b30 <HAL_GetTick>
 800ab70:	4602      	mov	r2, r0
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	1ad3      	subs	r3, r2, r3
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d901      	bls.n	800ab7e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800ab7a:	2303      	movs	r3, #3
 800ab7c:	e0d3      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab7e:	4b6c      	ldr	r3, [pc, #432]	; (800ad30 <HAL_RCC_OscConfig+0x478>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d0f0      	beq.n	800ab6c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	d106      	bne.n	800aba0 <HAL_RCC_OscConfig+0x2e8>
 800ab92:	4b68      	ldr	r3, [pc, #416]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ab94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab96:	4a67      	ldr	r2, [pc, #412]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ab98:	f043 0301 	orr.w	r3, r3, #1
 800ab9c:	6713      	str	r3, [r2, #112]	; 0x70
 800ab9e:	e01c      	b.n	800abda <HAL_RCC_OscConfig+0x322>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	689b      	ldr	r3, [r3, #8]
 800aba4:	2b05      	cmp	r3, #5
 800aba6:	d10c      	bne.n	800abc2 <HAL_RCC_OscConfig+0x30a>
 800aba8:	4b62      	ldr	r3, [pc, #392]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abac:	4a61      	ldr	r2, [pc, #388]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abae:	f043 0304 	orr.w	r3, r3, #4
 800abb2:	6713      	str	r3, [r2, #112]	; 0x70
 800abb4:	4b5f      	ldr	r3, [pc, #380]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abb8:	4a5e      	ldr	r2, [pc, #376]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abba:	f043 0301 	orr.w	r3, r3, #1
 800abbe:	6713      	str	r3, [r2, #112]	; 0x70
 800abc0:	e00b      	b.n	800abda <HAL_RCC_OscConfig+0x322>
 800abc2:	4b5c      	ldr	r3, [pc, #368]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abc6:	4a5b      	ldr	r2, [pc, #364]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abc8:	f023 0301 	bic.w	r3, r3, #1
 800abcc:	6713      	str	r3, [r2, #112]	; 0x70
 800abce:	4b59      	ldr	r3, [pc, #356]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abd2:	4a58      	ldr	r2, [pc, #352]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800abd4:	f023 0304 	bic.w	r3, r3, #4
 800abd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d015      	beq.n	800ac0e <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abe2:	f7fc ffa5 	bl	8007b30 <HAL_GetTick>
 800abe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800abe8:	e00a      	b.n	800ac00 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abea:	f7fc ffa1 	bl	8007b30 <HAL_GetTick>
 800abee:	4602      	mov	r2, r0
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	1ad3      	subs	r3, r2, r3
 800abf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d901      	bls.n	800ac00 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800abfc:	2303      	movs	r3, #3
 800abfe:	e092      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ac00:	4b4c      	ldr	r3, [pc, #304]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ac02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac04:	f003 0302 	and.w	r3, r3, #2
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d0ee      	beq.n	800abea <HAL_RCC_OscConfig+0x332>
 800ac0c:	e014      	b.n	800ac38 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac0e:	f7fc ff8f 	bl	8007b30 <HAL_GetTick>
 800ac12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ac14:	e00a      	b.n	800ac2c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ac16:	f7fc ff8b 	bl	8007b30 <HAL_GetTick>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	1ad3      	subs	r3, r2, r3
 800ac20:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d901      	bls.n	800ac2c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800ac28:	2303      	movs	r3, #3
 800ac2a:	e07c      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ac2c:	4b41      	ldr	r3, [pc, #260]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ac2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac30:	f003 0302 	and.w	r3, r3, #2
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1ee      	bne.n	800ac16 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ac38:	7dfb      	ldrb	r3, [r7, #23]
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d105      	bne.n	800ac4a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ac3e:	4b3d      	ldr	r3, [pc, #244]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ac40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac42:	4a3c      	ldr	r2, [pc, #240]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ac44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ac48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	699b      	ldr	r3, [r3, #24]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d068      	beq.n	800ad24 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ac52:	4b38      	ldr	r3, [pc, #224]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	f003 030c 	and.w	r3, r3, #12
 800ac5a:	2b08      	cmp	r3, #8
 800ac5c:	d060      	beq.n	800ad20 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	699b      	ldr	r3, [r3, #24]
 800ac62:	2b02      	cmp	r3, #2
 800ac64:	d145      	bne.n	800acf2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac66:	4b34      	ldr	r3, [pc, #208]	; (800ad38 <HAL_RCC_OscConfig+0x480>)
 800ac68:	2200      	movs	r2, #0
 800ac6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac6c:	f7fc ff60 	bl	8007b30 <HAL_GetTick>
 800ac70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac72:	e008      	b.n	800ac86 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac74:	f7fc ff5c 	bl	8007b30 <HAL_GetTick>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	2b02      	cmp	r3, #2
 800ac80:	d901      	bls.n	800ac86 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800ac82:	2303      	movs	r3, #3
 800ac84:	e04f      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac86:	4b2b      	ldr	r3, [pc, #172]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1f0      	bne.n	800ac74 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	69da      	ldr	r2, [r3, #28]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6a1b      	ldr	r3, [r3, #32]
 800ac9a:	431a      	orrs	r2, r3
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca0:	019b      	lsls	r3, r3, #6
 800aca2:	431a      	orrs	r2, r3
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aca8:	085b      	lsrs	r3, r3, #1
 800acaa:	3b01      	subs	r3, #1
 800acac:	041b      	lsls	r3, r3, #16
 800acae:	431a      	orrs	r2, r3
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb4:	061b      	lsls	r3, r3, #24
 800acb6:	431a      	orrs	r2, r3
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acbc:	071b      	lsls	r3, r3, #28
 800acbe:	491d      	ldr	r1, [pc, #116]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800acc0:	4313      	orrs	r3, r2
 800acc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800acc4:	4b1c      	ldr	r3, [pc, #112]	; (800ad38 <HAL_RCC_OscConfig+0x480>)
 800acc6:	2201      	movs	r2, #1
 800acc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acca:	f7fc ff31 	bl	8007b30 <HAL_GetTick>
 800acce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800acd0:	e008      	b.n	800ace4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800acd2:	f7fc ff2d 	bl	8007b30 <HAL_GetTick>
 800acd6:	4602      	mov	r2, r0
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	1ad3      	subs	r3, r2, r3
 800acdc:	2b02      	cmp	r3, #2
 800acde:	d901      	bls.n	800ace4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800ace0:	2303      	movs	r3, #3
 800ace2:	e020      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ace4:	4b13      	ldr	r3, [pc, #76]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acec:	2b00      	cmp	r3, #0
 800acee:	d0f0      	beq.n	800acd2 <HAL_RCC_OscConfig+0x41a>
 800acf0:	e018      	b.n	800ad24 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acf2:	4b11      	ldr	r3, [pc, #68]	; (800ad38 <HAL_RCC_OscConfig+0x480>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acf8:	f7fc ff1a 	bl	8007b30 <HAL_GetTick>
 800acfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acfe:	e008      	b.n	800ad12 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ad00:	f7fc ff16 	bl	8007b30 <HAL_GetTick>
 800ad04:	4602      	mov	r2, r0
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	1ad3      	subs	r3, r2, r3
 800ad0a:	2b02      	cmp	r3, #2
 800ad0c:	d901      	bls.n	800ad12 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800ad0e:	2303      	movs	r3, #3
 800ad10:	e009      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ad12:	4b08      	ldr	r3, [pc, #32]	; (800ad34 <HAL_RCC_OscConfig+0x47c>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d1f0      	bne.n	800ad00 <HAL_RCC_OscConfig+0x448>
 800ad1e:	e001      	b.n	800ad24 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800ad20:	2301      	movs	r3, #1
 800ad22:	e000      	b.n	800ad26 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800ad24:	2300      	movs	r3, #0
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3718      	adds	r7, #24
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}
 800ad2e:	bf00      	nop
 800ad30:	40007000 	.word	0x40007000
 800ad34:	40023800 	.word	0x40023800
 800ad38:	42470060 	.word	0x42470060

0800ad3c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d101      	bne.n	800ad4e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e022      	b.n	800ad94 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ad54:	b2db      	uxtb	r3, r3
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d105      	bne.n	800ad66 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800ad60:	6878      	ldr	r0, [r7, #4]
 800ad62:	f7fa ff59 	bl	8005c18 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2203      	movs	r2, #3
 800ad6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 f814 	bl	800ad9c <HAL_SD_InitCard>
 800ad74:	4603      	mov	r3, r0
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d001      	beq.n	800ad7e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	e00a      	b.n	800ad94 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2200      	movs	r2, #0
 800ad82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ad92:	2300      	movs	r3, #0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ad9c:	b5b0      	push	{r4, r5, r7, lr}
 800ad9e:	b08e      	sub	sp, #56	; 0x38
 800ada0:	af04      	add	r7, sp, #16
 800ada2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800ada4:	2300      	movs	r3, #0
 800ada6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800adac:	2300      	movs	r3, #0
 800adae:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800adb0:	2300      	movs	r3, #0
 800adb2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800adb4:	2300      	movs	r3, #0
 800adb6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800adb8:	2376      	movs	r3, #118	; 0x76
 800adba:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681d      	ldr	r5, [r3, #0]
 800adc0:	466c      	mov	r4, sp
 800adc2:	f107 0314 	add.w	r3, r7, #20
 800adc6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800adca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800adce:	f107 0308 	add.w	r3, r7, #8
 800add2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800add4:	4628      	mov	r0, r5
 800add6:	f003 fa87 	bl	800e2e8 <SDIO_Init>
 800adda:	4603      	mov	r3, r0
 800addc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ade0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d001      	beq.n	800adec <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ade8:	2301      	movs	r3, #1
 800adea:	e031      	b.n	800ae50 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800adec:	4b1a      	ldr	r3, [pc, #104]	; (800ae58 <HAL_SD_InitCard+0xbc>)
 800adee:	2200      	movs	r2, #0
 800adf0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	4618      	mov	r0, r3
 800adf8:	f003 fabf 	bl	800e37a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800adfc:	4b16      	ldr	r3, [pc, #88]	; (800ae58 <HAL_SD_InitCard+0xbc>)
 800adfe:	2201      	movs	r2, #1
 800ae00:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f000 ffc6 	bl	800bd94 <SD_PowerON>
 800ae08:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae0a:	6a3b      	ldr	r3, [r7, #32]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d00b      	beq.n	800ae28 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2201      	movs	r2, #1
 800ae14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae1c:	6a3b      	ldr	r3, [r7, #32]
 800ae1e:	431a      	orrs	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ae24:	2301      	movs	r3, #1
 800ae26:	e013      	b.n	800ae50 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 fee5 	bl	800bbf8 <SD_InitCard>
 800ae2e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ae30:	6a3b      	ldr	r3, [r7, #32]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d00b      	beq.n	800ae4e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	2201      	movs	r2, #1
 800ae3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	431a      	orrs	r2, r3
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	e000      	b.n	800ae50 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800ae4e:	2300      	movs	r3, #0
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3728      	adds	r7, #40	; 0x28
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bdb0      	pop	{r4, r5, r7, pc}
 800ae58:	422580a0 	.word	0x422580a0

0800ae5c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b08c      	sub	sp, #48	; 0x30
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	60f8      	str	r0, [r7, #12]
 800ae64:	60b9      	str	r1, [r7, #8]
 800ae66:	607a      	str	r2, [r7, #4]
 800ae68:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d107      	bne.n	800ae84 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae78:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ae80:	2301      	movs	r3, #1
 800ae82:	e0c7      	b.n	800b014 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ae8a:	b2db      	uxtb	r3, r3
 800ae8c:	2b01      	cmp	r3, #1
 800ae8e:	f040 80c0 	bne.w	800b012 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ae98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	441a      	add	r2, r3
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d907      	bls.n	800aeb6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeaa:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	e0ae      	b.n	800b014 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2203      	movs	r2, #3
 800aeba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	2200      	movs	r2, #0
 800aec4:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800aed4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeda:	4a50      	ldr	r2, [pc, #320]	; (800b01c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800aedc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aee2:	4a4f      	ldr	r2, [pc, #316]	; (800b020 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800aee4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeea:	2200      	movs	r2, #0
 800aeec:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	3380      	adds	r3, #128	; 0x80
 800aef8:	4619      	mov	r1, r3
 800aefa:	68ba      	ldr	r2, [r7, #8]
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	025b      	lsls	r3, r3, #9
 800af00:	089b      	lsrs	r3, r3, #2
 800af02:	f7fd fc07 	bl	8008714 <HAL_DMA_Start_IT>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d017      	beq.n	800af3c <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800af1a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4a40      	ldr	r2, [pc, #256]	; (800b024 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800af22:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af28:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2201      	movs	r2, #1
 800af34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800af38:	2301      	movs	r3, #1
 800af3a:	e06b      	b.n	800b014 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800af3c:	4b3a      	ldr	r3, [pc, #232]	; (800b028 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800af3e:	2201      	movs	r2, #1
 800af40:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af46:	2b01      	cmp	r3, #1
 800af48:	d002      	beq.n	800af50 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800af4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af4c:	025b      	lsls	r3, r3, #9
 800af4e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f44f 7100 	mov.w	r1, #512	; 0x200
 800af58:	4618      	mov	r0, r3
 800af5a:	f003 faa1 	bl	800e4a0 <SDMMC_CmdBlockLength>
 800af5e:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800af60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00f      	beq.n	800af86 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4a2e      	ldr	r2, [pc, #184]	; (800b024 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800af6c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af74:	431a      	orrs	r2, r3
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2201      	movs	r2, #1
 800af7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800af82:	2301      	movs	r3, #1
 800af84:	e046      	b.n	800b014 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800af86:	f04f 33ff 	mov.w	r3, #4294967295
 800af8a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	025b      	lsls	r3, r3, #9
 800af90:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800af92:	2390      	movs	r3, #144	; 0x90
 800af94:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800af96:	2302      	movs	r3, #2
 800af98:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800af9a:	2300      	movs	r3, #0
 800af9c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800af9e:	2301      	movs	r3, #1
 800afa0:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f107 0210 	add.w	r2, r7, #16
 800afaa:	4611      	mov	r1, r2
 800afac:	4618      	mov	r0, r3
 800afae:	f003 fa4b 	bl	800e448 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d90a      	bls.n	800afce <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2282      	movs	r2, #130	; 0x82
 800afbc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800afc4:	4618      	mov	r0, r3
 800afc6:	f003 faaf 	bl	800e528 <SDMMC_CmdReadMultiBlock>
 800afca:	62f8      	str	r0, [r7, #44]	; 0x2c
 800afcc:	e009      	b.n	800afe2 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	2281      	movs	r2, #129	; 0x81
 800afd2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800afda:	4618      	mov	r0, r3
 800afdc:	f003 fa82 	bl	800e4e4 <SDMMC_CmdReadSingleBlock>
 800afe0:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800afe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d012      	beq.n	800b00e <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	4a0d      	ldr	r2, [pc, #52]	; (800b024 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800afee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff6:	431a      	orrs	r2, r3
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	2201      	movs	r2, #1
 800b000:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2200      	movs	r2, #0
 800b008:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800b00a:	2301      	movs	r3, #1
 800b00c:	e002      	b.n	800b014 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800b00e:	2300      	movs	r3, #0
 800b010:	e000      	b.n	800b014 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800b012:	2302      	movs	r3, #2
  }
}
 800b014:	4618      	mov	r0, r3
 800b016:	3730      	adds	r7, #48	; 0x30
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}
 800b01c:	0800ba07 	.word	0x0800ba07
 800b020:	0800ba79 	.word	0x0800ba79
 800b024:	004005ff 	.word	0x004005ff
 800b028:	4225858c 	.word	0x4225858c

0800b02c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b08c      	sub	sp, #48	; 0x30
 800b030:	af00      	add	r7, sp, #0
 800b032:	60f8      	str	r0, [r7, #12]
 800b034:	60b9      	str	r1, [r7, #8]
 800b036:	607a      	str	r2, [r7, #4]
 800b038:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d107      	bne.n	800b054 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b048:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b050:	2301      	movs	r3, #1
 800b052:	e0ca      	b.n	800b1ea <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	f040 80c3 	bne.w	800b1e8 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	2200      	movs	r2, #0
 800b066:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b068:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	441a      	add	r2, r3
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b072:	429a      	cmp	r2, r3
 800b074:	d907      	bls.n	800b086 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b07a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b082:	2301      	movs	r3, #1
 800b084:	e0b1      	b.n	800b1ea <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	2203      	movs	r2, #3
 800b08a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	2200      	movs	r2, #0
 800b094:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f042 021a 	orr.w	r2, r2, #26
 800b0a4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0aa:	4a52      	ldr	r2, [pc, #328]	; (800b1f4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800b0ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0b2:	4a51      	ldr	r2, [pc, #324]	; (800b1f8 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800b0b4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d002      	beq.n	800b0cc <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800b0c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c8:	025b      	lsls	r3, r3, #9
 800b0ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f003 f9e3 	bl	800e4a0 <SDMMC_CmdBlockLength>
 800b0da:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d00f      	beq.n	800b102 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	4a45      	ldr	r2, [pc, #276]	; (800b1fc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b0e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0f0:	431a      	orrs	r2, r3
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b0fe:	2301      	movs	r3, #1
 800b100:	e073      	b.n	800b1ea <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d90a      	bls.n	800b11e <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	22a0      	movs	r2, #160	; 0xa0
 800b10c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b114:	4618      	mov	r0, r3
 800b116:	f003 fa4b 	bl	800e5b0 <SDMMC_CmdWriteMultiBlock>
 800b11a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b11c:	e009      	b.n	800b132 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	2290      	movs	r2, #144	; 0x90
 800b122:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b12a:	4618      	mov	r0, r3
 800b12c:	f003 fa1e 	bl	800e56c <SDMMC_CmdWriteSingleBlock>
 800b130:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b134:	2b00      	cmp	r3, #0
 800b136:	d012      	beq.n	800b15e <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	4a2f      	ldr	r2, [pc, #188]	; (800b1fc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b13e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b146:	431a      	orrs	r2, r3
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2201      	movs	r2, #1
 800b150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2200      	movs	r2, #0
 800b158:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b15a:	2301      	movs	r3, #1
 800b15c:	e045      	b.n	800b1ea <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800b15e:	4b28      	ldr	r3, [pc, #160]	; (800b200 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800b160:	2201      	movs	r2, #1
 800b162:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800b168:	68b9      	ldr	r1, [r7, #8]
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3380      	adds	r3, #128	; 0x80
 800b170:	461a      	mov	r2, r3
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	025b      	lsls	r3, r3, #9
 800b176:	089b      	lsrs	r3, r3, #2
 800b178:	f7fd facc 	bl	8008714 <HAL_DMA_Start_IT>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d01a      	beq.n	800b1b8 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f022 021a 	bic.w	r2, r2, #26
 800b190:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4a19      	ldr	r2, [pc, #100]	; (800b1fc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b198:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b19e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2201      	movs	r2, #1
 800b1aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e018      	b.n	800b1ea <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800b1bc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	025b      	lsls	r3, r3, #9
 800b1c2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b1c4:	2390      	movs	r3, #144	; 0x90
 800b1c6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f107 0210 	add.w	r2, r7, #16
 800b1dc:	4611      	mov	r1, r2
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f003 f932 	bl	800e448 <SDIO_ConfigData>

      return HAL_OK;
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	e000      	b.n	800b1ea <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800b1e8:	2302      	movs	r3, #2
  }
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3730      	adds	r7, #48	; 0x30
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	0800b9dd 	.word	0x0800b9dd
 800b1f8:	0800ba79 	.word	0x0800ba79
 800b1fc:	004005ff 	.word	0x004005ff
 800b200:	4225858c 	.word	0x4225858c

0800b204 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b084      	sub	sp, #16
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b210:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d008      	beq.n	800b232 <HAL_SD_IRQHandler+0x2e>
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f003 0308 	and.w	r3, r3, #8
 800b226:	2b00      	cmp	r3, #0
 800b228:	d003      	beq.n	800b232 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f000 ffc8 	bl	800c1c0 <SD_Read_IT>
 800b230:	e155      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	f000 808f 	beq.w	800b360 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b24a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b252:	687a      	ldr	r2, [r7, #4]
 800b254:	6812      	ldr	r2, [r2, #0]
 800b256:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800b25a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800b25e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f022 0201 	bic.w	r2, r2, #1
 800b26e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	f003 0308 	and.w	r3, r3, #8
 800b276:	2b00      	cmp	r3, #0
 800b278:	d039      	beq.n	800b2ee <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f003 0302 	and.w	r3, r3, #2
 800b280:	2b00      	cmp	r3, #0
 800b282:	d104      	bne.n	800b28e <HAL_SD_IRQHandler+0x8a>
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f003 0320 	and.w	r3, r3, #32
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d011      	beq.n	800b2b2 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4618      	mov	r0, r3
 800b294:	f003 f9ae 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800b298:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d008      	beq.n	800b2b2 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	431a      	orrs	r2, r3
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f91f 	bl	800b4f0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f240 523a 	movw	r2, #1338	; 0x53a
 800b2ba:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	f003 0301 	and.w	r3, r3, #1
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d104      	bne.n	800b2de <HAL_SD_IRQHandler+0xda>
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	f003 0302 	and.w	r3, r3, #2
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d003      	beq.n	800b2e6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f003 fe04 	bl	800eeec <HAL_SD_RxCpltCallback>
 800b2e4:	e0fb      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f003 fdf6 	bl	800eed8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b2ec:	e0f7      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	f000 80f2 	beq.w	800b4de <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f003 0320 	and.w	r3, r3, #32
 800b300:	2b00      	cmp	r3, #0
 800b302:	d011      	beq.n	800b328 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	4618      	mov	r0, r3
 800b30a:	f003 f973 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800b30e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d008      	beq.n	800b328 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	431a      	orrs	r2, r3
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f000 f8e4 	bl	800b4f0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f003 0301 	and.w	r3, r3, #1
 800b32e:	2b00      	cmp	r3, #0
 800b330:	f040 80d5 	bne.w	800b4de <HAL_SD_IRQHandler+0x2da>
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f003 0302 	and.w	r3, r3, #2
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	f040 80cf 	bne.w	800b4de <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f022 0208 	bic.w	r2, r2, #8
 800b34e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2201      	movs	r2, #1
 800b354:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f003 fdbd 	bl	800eed8 <HAL_SD_TxCpltCallback>
}
 800b35e:	e0be      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b366:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d008      	beq.n	800b380 <HAL_SD_IRQHandler+0x17c>
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f003 0308 	and.w	r3, r3, #8
 800b374:	2b00      	cmp	r3, #0
 800b376:	d003      	beq.n	800b380 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f000 ff72 	bl	800c262 <SD_Write_IT>
 800b37e:	e0ae      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b386:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	f000 80a7 	beq.w	800b4de <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b396:	f003 0302 	and.w	r3, r3, #2
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d005      	beq.n	800b3aa <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3a2:	f043 0202 	orr.w	r2, r3, #2
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3b0:	f003 0308 	and.w	r3, r3, #8
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d005      	beq.n	800b3c4 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3bc:	f043 0208 	orr.w	r2, r3, #8
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ca:	f003 0320 	and.w	r3, r3, #32
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d005      	beq.n	800b3de <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d6:	f043 0220 	orr.w	r2, r3, #32
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3e4:	f003 0310 	and.w	r3, r3, #16
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d005      	beq.n	800b3f8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f0:	f043 0210 	orr.w	r2, r3, #16
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f240 523a 	movw	r2, #1338	; 0x53a
 800b400:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b410:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	4618      	mov	r0, r3
 800b418:	f003 f8ec 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800b41c:	4602      	mov	r2, r0
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b422:	431a      	orrs	r2, r3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f003 0308 	and.w	r3, r3, #8
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00a      	beq.n	800b448 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2201      	movs	r2, #1
 800b436:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 f855 	bl	800b4f0 <HAL_SD_ErrorCallback>
}
 800b446:	e04a      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d045      	beq.n	800b4de <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f003 0310 	and.w	r3, r3, #16
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d104      	bne.n	800b466 <HAL_SD_IRQHandler+0x262>
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f003 0320 	and.w	r3, r3, #32
 800b462:	2b00      	cmp	r3, #0
 800b464:	d011      	beq.n	800b48a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b46a:	4a1f      	ldr	r2, [pc, #124]	; (800b4e8 <HAL_SD_IRQHandler+0x2e4>)
 800b46c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b472:	4618      	mov	r0, r3
 800b474:	f7fd f9a6 	bl	80087c4 <HAL_DMA_Abort_IT>
 800b478:	4603      	mov	r3, r0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d02f      	beq.n	800b4de <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b482:	4618      	mov	r0, r3
 800b484:	f000 fb4a 	bl	800bb1c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b488:	e029      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	f003 0301 	and.w	r3, r3, #1
 800b490:	2b00      	cmp	r3, #0
 800b492:	d104      	bne.n	800b49e <HAL_SD_IRQHandler+0x29a>
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	f003 0302 	and.w	r3, r3, #2
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d011      	beq.n	800b4c2 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a2:	4a12      	ldr	r2, [pc, #72]	; (800b4ec <HAL_SD_IRQHandler+0x2e8>)
 800b4a4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fd f98a 	bl	80087c4 <HAL_DMA_Abort_IT>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d013      	beq.n	800b4de <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f000 fb65 	bl	800bb8a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b4c0:	e00d      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f003 fcf4 	bl	800eec4 <HAL_SD_AbortCallback>
}
 800b4dc:	e7ff      	b.n	800b4de <HAL_SD_IRQHandler+0x2da>
 800b4de:	bf00      	nop
 800b4e0:	3710      	adds	r7, #16
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	0800bb1d 	.word	0x0800bb1d
 800b4ec:	0800bb8b 	.word	0x0800bb8b

0800b4f0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b083      	sub	sp, #12
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b4f8:	bf00      	nop
 800b4fa:	370c      	adds	r7, #12
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b502:	4770      	bx	lr

0800b504 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b504:	b480      	push	{r7}
 800b506:	b083      	sub	sp, #12
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b512:	0f9b      	lsrs	r3, r3, #30
 800b514:	b2da      	uxtb	r2, r3
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b51e:	0e9b      	lsrs	r3, r3, #26
 800b520:	b2db      	uxtb	r3, r3
 800b522:	f003 030f 	and.w	r3, r3, #15
 800b526:	b2da      	uxtb	r2, r3
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b530:	0e1b      	lsrs	r3, r3, #24
 800b532:	b2db      	uxtb	r3, r3
 800b534:	f003 0303 	and.w	r3, r3, #3
 800b538:	b2da      	uxtb	r2, r3
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b542:	0c1b      	lsrs	r3, r3, #16
 800b544:	b2da      	uxtb	r2, r3
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b54e:	0a1b      	lsrs	r3, r3, #8
 800b550:	b2da      	uxtb	r2, r3
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b55a:	b2da      	uxtb	r2, r3
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b564:	0d1b      	lsrs	r3, r3, #20
 800b566:	b29a      	uxth	r2, r3
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b570:	0c1b      	lsrs	r3, r3, #16
 800b572:	b2db      	uxtb	r3, r3
 800b574:	f003 030f 	and.w	r3, r3, #15
 800b578:	b2da      	uxtb	r2, r3
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b582:	0bdb      	lsrs	r3, r3, #15
 800b584:	b2db      	uxtb	r3, r3
 800b586:	f003 0301 	and.w	r3, r3, #1
 800b58a:	b2da      	uxtb	r2, r3
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b594:	0b9b      	lsrs	r3, r3, #14
 800b596:	b2db      	uxtb	r3, r3
 800b598:	f003 0301 	and.w	r3, r3, #1
 800b59c:	b2da      	uxtb	r2, r3
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b5a6:	0b5b      	lsrs	r3, r3, #13
 800b5a8:	b2db      	uxtb	r3, r3
 800b5aa:	f003 0301 	and.w	r3, r3, #1
 800b5ae:	b2da      	uxtb	r2, r3
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b5b8:	0b1b      	lsrs	r3, r3, #12
 800b5ba:	b2db      	uxtb	r3, r3
 800b5bc:	f003 0301 	and.w	r3, r3, #1
 800b5c0:	b2da      	uxtb	r2, r3
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d163      	bne.n	800b69c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b5d8:	009a      	lsls	r2, r3, #2
 800b5da:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b5de:	4013      	ands	r3, r2
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b5e4:	0f92      	lsrs	r2, r2, #30
 800b5e6:	431a      	orrs	r2, r3
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b5f0:	0edb      	lsrs	r3, r3, #27
 800b5f2:	b2db      	uxtb	r3, r3
 800b5f4:	f003 0307 	and.w	r3, r3, #7
 800b5f8:	b2da      	uxtb	r2, r3
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b602:	0e1b      	lsrs	r3, r3, #24
 800b604:	b2db      	uxtb	r3, r3
 800b606:	f003 0307 	and.w	r3, r3, #7
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b614:	0d5b      	lsrs	r3, r3, #21
 800b616:	b2db      	uxtb	r3, r3
 800b618:	f003 0307 	and.w	r3, r3, #7
 800b61c:	b2da      	uxtb	r2, r3
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b626:	0c9b      	lsrs	r3, r3, #18
 800b628:	b2db      	uxtb	r3, r3
 800b62a:	f003 0307 	and.w	r3, r3, #7
 800b62e:	b2da      	uxtb	r2, r3
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b638:	0bdb      	lsrs	r3, r3, #15
 800b63a:	b2db      	uxtb	r3, r3
 800b63c:	f003 0307 	and.w	r3, r3, #7
 800b640:	b2da      	uxtb	r2, r3
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	691b      	ldr	r3, [r3, #16]
 800b64a:	1c5a      	adds	r2, r3, #1
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	7e1b      	ldrb	r3, [r3, #24]
 800b654:	b2db      	uxtb	r3, r3
 800b656:	f003 0307 	and.w	r3, r3, #7
 800b65a:	3302      	adds	r3, #2
 800b65c:	2201      	movs	r2, #1
 800b65e:	fa02 f303 	lsl.w	r3, r2, r3
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b666:	fb02 f203 	mul.w	r2, r2, r3
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	7a1b      	ldrb	r3, [r3, #8]
 800b672:	b2db      	uxtb	r3, r3
 800b674:	f003 030f 	and.w	r3, r3, #15
 800b678:	2201      	movs	r2, #1
 800b67a:	409a      	lsls	r2, r3
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b684:	687a      	ldr	r2, [r7, #4]
 800b686:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b688:	0a52      	lsrs	r2, r2, #9
 800b68a:	fb02 f203 	mul.w	r2, r2, r3
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b698:	661a      	str	r2, [r3, #96]	; 0x60
 800b69a:	e031      	b.n	800b700 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6a0:	2b01      	cmp	r3, #1
 800b6a2:	d11d      	bne.n	800b6e0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b6a8:	041b      	lsls	r3, r3, #16
 800b6aa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6b2:	0c1b      	lsrs	r3, r3, #16
 800b6b4:	431a      	orrs	r2, r3
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	691b      	ldr	r3, [r3, #16]
 800b6be:	3301      	adds	r3, #1
 800b6c0:	029a      	lsls	r2, r3, #10
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b6d4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	661a      	str	r2, [r3, #96]	; 0x60
 800b6de:	e00f      	b.n	800b700 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4a58      	ldr	r2, [pc, #352]	; (800b848 <HAL_SD_GetCardCSD+0x344>)
 800b6e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2201      	movs	r2, #1
 800b6f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	e09d      	b.n	800b83c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b704:	0b9b      	lsrs	r3, r3, #14
 800b706:	b2db      	uxtb	r3, r3
 800b708:	f003 0301 	and.w	r3, r3, #1
 800b70c:	b2da      	uxtb	r2, r3
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b716:	09db      	lsrs	r3, r3, #7
 800b718:	b2db      	uxtb	r3, r3
 800b71a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b71e:	b2da      	uxtb	r2, r3
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b72e:	b2da      	uxtb	r2, r3
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b738:	0fdb      	lsrs	r3, r3, #31
 800b73a:	b2da      	uxtb	r2, r3
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b744:	0f5b      	lsrs	r3, r3, #29
 800b746:	b2db      	uxtb	r3, r3
 800b748:	f003 0303 	and.w	r3, r3, #3
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	683b      	ldr	r3, [r7, #0]
 800b750:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b756:	0e9b      	lsrs	r3, r3, #26
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	f003 0307 	and.w	r3, r3, #7
 800b75e:	b2da      	uxtb	r2, r3
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b768:	0d9b      	lsrs	r3, r3, #22
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	f003 030f 	and.w	r3, r3, #15
 800b770:	b2da      	uxtb	r2, r3
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b77a:	0d5b      	lsrs	r3, r3, #21
 800b77c:	b2db      	uxtb	r3, r3
 800b77e:	f003 0301 	and.w	r3, r3, #1
 800b782:	b2da      	uxtb	r2, r3
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	2200      	movs	r2, #0
 800b78e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b796:	0c1b      	lsrs	r3, r3, #16
 800b798:	b2db      	uxtb	r3, r3
 800b79a:	f003 0301 	and.w	r3, r3, #1
 800b79e:	b2da      	uxtb	r2, r3
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7aa:	0bdb      	lsrs	r3, r3, #15
 800b7ac:	b2db      	uxtb	r3, r3
 800b7ae:	f003 0301 	and.w	r3, r3, #1
 800b7b2:	b2da      	uxtb	r2, r3
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7be:	0b9b      	lsrs	r3, r3, #14
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	f003 0301 	and.w	r3, r3, #1
 800b7c6:	b2da      	uxtb	r2, r3
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7d2:	0b5b      	lsrs	r3, r3, #13
 800b7d4:	b2db      	uxtb	r3, r3
 800b7d6:	f003 0301 	and.w	r3, r3, #1
 800b7da:	b2da      	uxtb	r2, r3
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7e6:	0b1b      	lsrs	r3, r3, #12
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	f003 0301 	and.w	r3, r3, #1
 800b7ee:	b2da      	uxtb	r2, r3
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7fa:	0a9b      	lsrs	r3, r3, #10
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	f003 0303 	and.w	r3, r3, #3
 800b802:	b2da      	uxtb	r2, r3
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b80e:	0a1b      	lsrs	r3, r3, #8
 800b810:	b2db      	uxtb	r3, r3
 800b812:	f003 0303 	and.w	r3, r3, #3
 800b816:	b2da      	uxtb	r2, r3
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b822:	085b      	lsrs	r3, r3, #1
 800b824:	b2db      	uxtb	r3, r3
 800b826:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b82a:	b2da      	uxtb	r2, r3
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	2201      	movs	r2, #1
 800b836:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b83a:	2300      	movs	r3, #0
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	370c      	adds	r7, #12
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr
 800b848:	004005ff 	.word	0x004005ff

0800b84c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
 800b854:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b896:	2300      	movs	r3, #0
}
 800b898:	4618      	mov	r0, r3
 800b89a:	370c      	adds	r7, #12
 800b89c:	46bd      	mov	sp, r7
 800b89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a2:	4770      	bx	lr

0800b8a4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b8a4:	b5b0      	push	{r4, r5, r7, lr}
 800b8a6:	b08e      	sub	sp, #56	; 0x38
 800b8a8:	af04      	add	r7, sp, #16
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2203      	movs	r2, #3
 800b8b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8ba:	2b03      	cmp	r3, #3
 800b8bc:	d02e      	beq.n	800b91c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8c4:	d106      	bne.n	800b8d4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	639a      	str	r2, [r3, #56]	; 0x38
 800b8d2:	e029      	b.n	800b928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b8da:	d10a      	bne.n	800b8f2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 fb0f 	bl	800bf00 <SD_WideBus_Enable>
 800b8e2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ea:	431a      	orrs	r2, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	639a      	str	r2, [r3, #56]	; 0x38
 800b8f0:	e01a      	b.n	800b928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d10a      	bne.n	800b90e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 fb4c 	bl	800bf96 <SD_WideBus_Disable>
 800b8fe:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b906:	431a      	orrs	r2, r3
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	639a      	str	r2, [r3, #56]	; 0x38
 800b90c:	e00c      	b.n	800b928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b912:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	639a      	str	r2, [r3, #56]	; 0x38
 800b91a:	e005      	b.n	800b928 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b920:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d009      	beq.n	800b944 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a18      	ldr	r2, [pc, #96]	; (800b998 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800b936:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2201      	movs	r2, #1
 800b93c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b940:	2301      	movs	r3, #1
 800b942:	e024      	b.n	800b98e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	685b      	ldr	r3, [r3, #4]
 800b948:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	689b      	ldr	r3, [r3, #8]
 800b94e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	68db      	ldr	r3, [r3, #12]
 800b954:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	695b      	ldr	r3, [r3, #20]
 800b95e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	699b      	ldr	r3, [r3, #24]
 800b964:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681d      	ldr	r5, [r3, #0]
 800b96a:	466c      	mov	r4, sp
 800b96c:	f107 0318 	add.w	r3, r7, #24
 800b970:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b974:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b978:	f107 030c 	add.w	r3, r7, #12
 800b97c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b97e:	4628      	mov	r0, r5
 800b980:	f002 fcb2 	bl	800e2e8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2201      	movs	r2, #1
 800b988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b98c:	2300      	movs	r3, #0
}
 800b98e:	4618      	mov	r0, r3
 800b990:	3728      	adds	r7, #40	; 0x28
 800b992:	46bd      	mov	sp, r7
 800b994:	bdb0      	pop	{r4, r5, r7, pc}
 800b996:	bf00      	nop
 800b998:	004005ff 	.word	0x004005ff

0800b99c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b086      	sub	sp, #24
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b9a8:	f107 030c 	add.w	r3, r7, #12
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 fa7e 	bl	800beb0 <SD_SendStatus>
 800b9b4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d005      	beq.n	800b9c8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	431a      	orrs	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	0a5b      	lsrs	r3, r3, #9
 800b9cc:	f003 030f 	and.w	r3, r3, #15
 800b9d0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b9d2:	693b      	ldr	r3, [r7, #16]
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3718      	adds	r7, #24
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b085      	sub	sp, #20
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9e8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b9f8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b9fa:	bf00      	nop
 800b9fc:	3714      	adds	r7, #20
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba04:	4770      	bx	lr

0800ba06 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ba06:	b580      	push	{r7, lr}
 800ba08:	b084      	sub	sp, #16
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba12:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba18:	2b82      	cmp	r3, #130	; 0x82
 800ba1a:	d111      	bne.n	800ba40 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f002 fde7 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800ba26:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d008      	beq.n	800ba40 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	431a      	orrs	r2, r3
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800ba3a:	68f8      	ldr	r0, [r7, #12]
 800ba3c:	f7ff fd58 	bl	800b4f0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f022 0208 	bic.w	r2, r2, #8
 800ba4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f240 523a 	movw	r2, #1338	; 0x53a
 800ba58:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2200      	movs	r2, #0
 800ba66:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f003 fa3f 	bl	800eeec <HAL_SD_RxCpltCallback>
#endif
}
 800ba6e:	bf00      	nop
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}
	...

0800ba78 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b086      	sub	sp, #24
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba84:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f7fd f848 	bl	8008b1c <HAL_DMA_GetError>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b02      	cmp	r3, #2
 800ba90:	d03e      	beq.n	800bb10 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba98:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800baa0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d002      	beq.n	800baae <SD_DMAError+0x36>
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d12d      	bne.n	800bb0a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	4a19      	ldr	r2, [pc, #100]	; (800bb18 <SD_DMAError+0xa0>)
 800bab4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800babc:	697b      	ldr	r3, [r7, #20]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800bac4:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baca:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800bad2:	6978      	ldr	r0, [r7, #20]
 800bad4:	f7ff ff62 	bl	800b99c <HAL_SD_GetCardState>
 800bad8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	2b06      	cmp	r3, #6
 800bade:	d002      	beq.n	800bae6 <SD_DMAError+0x6e>
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	2b05      	cmp	r3, #5
 800bae4:	d10a      	bne.n	800bafc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bae6:	697b      	ldr	r3, [r7, #20]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4618      	mov	r0, r3
 800baec:	f002 fd82 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800baf0:	4602      	mov	r2, r0
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf6:	431a      	orrs	r2, r3
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	2201      	movs	r2, #1
 800bb00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	2200      	movs	r2, #0
 800bb08:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800bb0a:	6978      	ldr	r0, [r7, #20]
 800bb0c:	f7ff fcf0 	bl	800b4f0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800bb10:	bf00      	nop
 800bb12:	3718      	adds	r7, #24
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}
 800bb18:	004005ff 	.word	0x004005ff

0800bb1c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb28:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	f240 523a 	movw	r2, #1338	; 0x53a
 800bb32:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800bb34:	68f8      	ldr	r0, [r7, #12]
 800bb36:	f7ff ff31 	bl	800b99c <HAL_SD_GetCardState>
 800bb3a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	2201      	movs	r2, #1
 800bb40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2200      	movs	r2, #0
 800bb48:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	2b06      	cmp	r3, #6
 800bb4e:	d002      	beq.n	800bb56 <SD_DMATxAbort+0x3a>
 800bb50:	68bb      	ldr	r3, [r7, #8]
 800bb52:	2b05      	cmp	r3, #5
 800bb54:	d10a      	bne.n	800bb6c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f002 fd4a 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800bb60:	4602      	mov	r2, r0
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb66:	431a      	orrs	r2, r3
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d103      	bne.n	800bb7c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800bb74:	68f8      	ldr	r0, [r7, #12]
 800bb76:	f003 f9a5 	bl	800eec4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800bb7a:	e002      	b.n	800bb82 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800bb7c:	68f8      	ldr	r0, [r7, #12]
 800bb7e:	f7ff fcb7 	bl	800b4f0 <HAL_SD_ErrorCallback>
}
 800bb82:	bf00      	nop
 800bb84:	3710      	adds	r7, #16
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800bb8a:	b580      	push	{r7, lr}
 800bb8c:	b084      	sub	sp, #16
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb96:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f240 523a 	movw	r2, #1338	; 0x53a
 800bba0:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800bba2:	68f8      	ldr	r0, [r7, #12]
 800bba4:	f7ff fefa 	bl	800b99c <HAL_SD_GetCardState>
 800bba8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	2201      	movs	r2, #1
 800bbae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	2b06      	cmp	r3, #6
 800bbbc:	d002      	beq.n	800bbc4 <SD_DMARxAbort+0x3a>
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	2b05      	cmp	r3, #5
 800bbc2:	d10a      	bne.n	800bbda <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f002 fd13 	bl	800e5f4 <SDMMC_CmdStopTransfer>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd4:	431a      	orrs	r2, r3
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d103      	bne.n	800bbea <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800bbe2:	68f8      	ldr	r0, [r7, #12]
 800bbe4:	f003 f96e 	bl	800eec4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800bbe8:	e002      	b.n	800bbf0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800bbea:	68f8      	ldr	r0, [r7, #12]
 800bbec:	f7ff fc80 	bl	800b4f0 <HAL_SD_ErrorCallback>
}
 800bbf0:	bf00      	nop
 800bbf2:	3710      	adds	r7, #16
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800bbf8:	b5b0      	push	{r4, r5, r7, lr}
 800bbfa:	b094      	sub	sp, #80	; 0x50
 800bbfc:	af04      	add	r7, sp, #16
 800bbfe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800bc00:	2301      	movs	r3, #1
 800bc02:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4618      	mov	r0, r3
 800bc0a:	f002 fbc5 	bl	800e398 <SDIO_GetPowerState>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d102      	bne.n	800bc1a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bc14:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800bc18:	e0b7      	b.n	800bd8a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc1e:	2b03      	cmp	r3, #3
 800bc20:	d02f      	beq.n	800bc82 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4618      	mov	r0, r3
 800bc28:	f002 fdee 	bl	800e808 <SDMMC_CmdSendCID>
 800bc2c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d001      	beq.n	800bc38 <SD_InitCard+0x40>
    {
      return errorstate;
 800bc34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc36:	e0a8      	b.n	800bd8a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f002 fbef 	bl	800e422 <SDIO_GetResponse>
 800bc44:	4602      	mov	r2, r0
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	2104      	movs	r1, #4
 800bc50:	4618      	mov	r0, r3
 800bc52:	f002 fbe6 	bl	800e422 <SDIO_GetResponse>
 800bc56:	4602      	mov	r2, r0
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2108      	movs	r1, #8
 800bc62:	4618      	mov	r0, r3
 800bc64:	f002 fbdd 	bl	800e422 <SDIO_GetResponse>
 800bc68:	4602      	mov	r2, r0
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	210c      	movs	r1, #12
 800bc74:	4618      	mov	r0, r3
 800bc76:	f002 fbd4 	bl	800e422 <SDIO_GetResponse>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc86:	2b03      	cmp	r3, #3
 800bc88:	d00d      	beq.n	800bca6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	f107 020e 	add.w	r2, r7, #14
 800bc92:	4611      	mov	r1, r2
 800bc94:	4618      	mov	r0, r3
 800bc96:	f002 fdf4 	bl	800e882 <SDMMC_CmdSetRelAdd>
 800bc9a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d001      	beq.n	800bca6 <SD_InitCard+0xae>
    {
      return errorstate;
 800bca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bca4:	e071      	b.n	800bd8a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcaa:	2b03      	cmp	r3, #3
 800bcac:	d036      	beq.n	800bd1c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800bcae:	89fb      	ldrh	r3, [r7, #14]
 800bcb0:	461a      	mov	r2, r3
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcbe:	041b      	lsls	r3, r3, #16
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f002 fdbe 	bl	800e844 <SDMMC_CmdSendCSD>
 800bcc8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bcca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d001      	beq.n	800bcd4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800bcd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bcd2:	e05a      	b.n	800bd8a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2100      	movs	r1, #0
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f002 fba1 	bl	800e422 <SDIO_GetResponse>
 800bce0:	4602      	mov	r2, r0
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	2104      	movs	r1, #4
 800bcec:	4618      	mov	r0, r3
 800bcee:	f002 fb98 	bl	800e422 <SDIO_GetResponse>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	2108      	movs	r1, #8
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f002 fb8f 	bl	800e422 <SDIO_GetResponse>
 800bd04:	4602      	mov	r2, r0
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	210c      	movs	r1, #12
 800bd10:	4618      	mov	r0, r3
 800bd12:	f002 fb86 	bl	800e422 <SDIO_GetResponse>
 800bd16:	4602      	mov	r2, r0
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2104      	movs	r1, #4
 800bd22:	4618      	mov	r0, r3
 800bd24:	f002 fb7d 	bl	800e422 <SDIO_GetResponse>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	0d1a      	lsrs	r2, r3, #20
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bd30:	f107 0310 	add.w	r3, r7, #16
 800bd34:	4619      	mov	r1, r3
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f7ff fbe4 	bl	800b504 <HAL_SD_GetCardCSD>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d002      	beq.n	800bd48 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bd42:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bd46:	e020      	b.n	800bd8a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6819      	ldr	r1, [r3, #0]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd50:	041b      	lsls	r3, r3, #16
 800bd52:	f04f 0400 	mov.w	r4, #0
 800bd56:	461a      	mov	r2, r3
 800bd58:	4623      	mov	r3, r4
 800bd5a:	4608      	mov	r0, r1
 800bd5c:	f002 fc6c 	bl	800e638 <SDMMC_CmdSelDesel>
 800bd60:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d001      	beq.n	800bd6c <SD_InitCard+0x174>
  {
    return errorstate;
 800bd68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bd6a:	e00e      	b.n	800bd8a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681d      	ldr	r5, [r3, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	466c      	mov	r4, sp
 800bd74:	f103 0210 	add.w	r2, r3, #16
 800bd78:	ca07      	ldmia	r2, {r0, r1, r2}
 800bd7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bd7e:	3304      	adds	r3, #4
 800bd80:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bd82:	4628      	mov	r0, r5
 800bd84:	f002 fab0 	bl	800e2e8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bd88:	2300      	movs	r3, #0
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3740      	adds	r7, #64	; 0x40
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bd94 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b086      	sub	sp, #24
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bda0:	2300      	movs	r3, #0
 800bda2:	617b      	str	r3, [r7, #20]
 800bda4:	2300      	movs	r3, #0
 800bda6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	4618      	mov	r0, r3
 800bdae:	f002 fc66 	bl	800e67e <SDMMC_CmdGoIdleState>
 800bdb2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d001      	beq.n	800bdbe <SD_PowerON+0x2a>
  {
    return errorstate;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	e072      	b.n	800bea4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f002 fc79 	bl	800e6ba <SDMMC_CmdOperCond>
 800bdc8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d00d      	beq.n	800bdec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4618      	mov	r0, r3
 800bddc:	f002 fc4f 	bl	800e67e <SDMMC_CmdGoIdleState>
 800bde0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d004      	beq.n	800bdf2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	e05b      	b.n	800bea4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2201      	movs	r2, #1
 800bdf0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d137      	bne.n	800be6a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2100      	movs	r1, #0
 800be00:	4618      	mov	r0, r3
 800be02:	f002 fc79 	bl	800e6f8 <SDMMC_CmdAppCommand>
 800be06:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d02d      	beq.n	800be6a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800be0e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800be12:	e047      	b.n	800bea4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2100      	movs	r1, #0
 800be1a:	4618      	mov	r0, r3
 800be1c:	f002 fc6c 	bl	800e6f8 <SDMMC_CmdAppCommand>
 800be20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d001      	beq.n	800be2c <SD_PowerON+0x98>
    {
      return errorstate;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	e03b      	b.n	800bea4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	491e      	ldr	r1, [pc, #120]	; (800beac <SD_PowerON+0x118>)
 800be32:	4618      	mov	r0, r3
 800be34:	f002 fc82 	bl	800e73c <SDMMC_CmdAppOperCommand>
 800be38:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d002      	beq.n	800be46 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800be40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800be44:	e02e      	b.n	800bea4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	2100      	movs	r1, #0
 800be4c:	4618      	mov	r0, r3
 800be4e:	f002 fae8 	bl	800e422 <SDIO_GetResponse>
 800be52:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	0fdb      	lsrs	r3, r3, #31
 800be58:	2b01      	cmp	r3, #1
 800be5a:	d101      	bne.n	800be60 <SD_PowerON+0xcc>
 800be5c:	2301      	movs	r3, #1
 800be5e:	e000      	b.n	800be62 <SD_PowerON+0xce>
 800be60:	2300      	movs	r3, #0
 800be62:	613b      	str	r3, [r7, #16]

    count++;
 800be64:	68bb      	ldr	r3, [r7, #8]
 800be66:	3301      	adds	r3, #1
 800be68:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800be70:	4293      	cmp	r3, r2
 800be72:	d802      	bhi.n	800be7a <SD_PowerON+0xe6>
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d0cc      	beq.n	800be14 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800be80:	4293      	cmp	r3, r2
 800be82:	d902      	bls.n	800be8a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800be84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800be88:	e00c      	b.n	800bea4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800be90:	2b00      	cmp	r3, #0
 800be92:	d003      	beq.n	800be9c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2201      	movs	r2, #1
 800be98:	645a      	str	r2, [r3, #68]	; 0x44
 800be9a:	e002      	b.n	800bea2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800bea2:	2300      	movs	r3, #0
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3718      	adds	r7, #24
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}
 800beac:	c1100000 	.word	0xc1100000

0800beb0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b084      	sub	sp, #16
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
 800beb8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d102      	bne.n	800bec6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800bec0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bec4:	e018      	b.n	800bef8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681a      	ldr	r2, [r3, #0]
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bece:	041b      	lsls	r3, r3, #16
 800bed0:	4619      	mov	r1, r3
 800bed2:	4610      	mov	r0, r2
 800bed4:	f002 fcf6 	bl	800e8c4 <SDMMC_CmdSendStatus>
 800bed8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d001      	beq.n	800bee4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	e009      	b.n	800bef8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	2100      	movs	r1, #0
 800beea:	4618      	mov	r0, r3
 800beec:	f002 fa99 	bl	800e422 <SDIO_GetResponse>
 800bef0:	4602      	mov	r2, r0
 800bef2:	683b      	ldr	r3, [r7, #0]
 800bef4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800bef6:	2300      	movs	r3, #0
}
 800bef8:	4618      	mov	r0, r3
 800befa:	3710      	adds	r7, #16
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b086      	sub	sp, #24
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bf08:	2300      	movs	r3, #0
 800bf0a:	60fb      	str	r3, [r7, #12]
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	2100      	movs	r1, #0
 800bf16:	4618      	mov	r0, r3
 800bf18:	f002 fa83 	bl	800e422 <SDIO_GetResponse>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf26:	d102      	bne.n	800bf2e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bf28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bf2c:	e02f      	b.n	800bf8e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bf2e:	f107 030c 	add.w	r3, r7, #12
 800bf32:	4619      	mov	r1, r3
 800bf34:	6878      	ldr	r0, [r7, #4]
 800bf36:	f000 f879 	bl	800c02c <SD_FindSCR>
 800bf3a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bf3c:	697b      	ldr	r3, [r7, #20]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d001      	beq.n	800bf46 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	e023      	b.n	800bf8e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d01c      	beq.n	800bf8a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681a      	ldr	r2, [r3, #0]
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf58:	041b      	lsls	r3, r3, #16
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	4610      	mov	r0, r2
 800bf5e:	f002 fbcb 	bl	800e6f8 <SDMMC_CmdAppCommand>
 800bf62:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d001      	beq.n	800bf6e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	e00f      	b.n	800bf8e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	2102      	movs	r1, #2
 800bf74:	4618      	mov	r0, r3
 800bf76:	f002 fc04 	bl	800e782 <SDMMC_CmdBusWidth>
 800bf7a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bf7c:	697b      	ldr	r3, [r7, #20]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d001      	beq.n	800bf86 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800bf82:	697b      	ldr	r3, [r7, #20]
 800bf84:	e003      	b.n	800bf8e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bf86:	2300      	movs	r3, #0
 800bf88:	e001      	b.n	800bf8e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bf8a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3718      	adds	r7, #24
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}

0800bf96 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b086      	sub	sp, #24
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	60fb      	str	r3, [r7, #12]
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	2100      	movs	r1, #0
 800bfac:	4618      	mov	r0, r3
 800bfae:	f002 fa38 	bl	800e422 <SDIO_GetResponse>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bfb8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bfbc:	d102      	bne.n	800bfc4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bfbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bfc2:	e02f      	b.n	800c024 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bfc4:	f107 030c 	add.w	r3, r7, #12
 800bfc8:	4619      	mov	r1, r3
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f000 f82e 	bl	800c02c <SD_FindSCR>
 800bfd0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d001      	beq.n	800bfdc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bfd8:	697b      	ldr	r3, [r7, #20]
 800bfda:	e023      	b.n	800c024 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bfdc:	693b      	ldr	r3, [r7, #16]
 800bfde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d01c      	beq.n	800c020 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfee:	041b      	lsls	r3, r3, #16
 800bff0:	4619      	mov	r1, r3
 800bff2:	4610      	mov	r0, r2
 800bff4:	f002 fb80 	bl	800e6f8 <SDMMC_CmdAppCommand>
 800bff8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d001      	beq.n	800c004 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800c000:	697b      	ldr	r3, [r7, #20]
 800c002:	e00f      	b.n	800c024 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2100      	movs	r1, #0
 800c00a:	4618      	mov	r0, r3
 800c00c:	f002 fbb9 	bl	800e782 <SDMMC_CmdBusWidth>
 800c010:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d001      	beq.n	800c01c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	e003      	b.n	800c024 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c01c:	2300      	movs	r3, #0
 800c01e:	e001      	b.n	800c024 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c020:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c024:	4618      	mov	r0, r3
 800c026:	3718      	adds	r7, #24
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}

0800c02c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800c02c:	b590      	push	{r4, r7, lr}
 800c02e:	b08f      	sub	sp, #60	; 0x3c
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c036:	f7fb fd7b 	bl	8007b30 <HAL_GetTick>
 800c03a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800c03c:	2300      	movs	r3, #0
 800c03e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800c040:	2300      	movs	r3, #0
 800c042:	60bb      	str	r3, [r7, #8]
 800c044:	2300      	movs	r3, #0
 800c046:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2108      	movs	r1, #8
 800c052:	4618      	mov	r0, r3
 800c054:	f002 fa24 	bl	800e4a0 <SDMMC_CmdBlockLength>
 800c058:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c05a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d001      	beq.n	800c064 <SD_FindSCR+0x38>
  {
    return errorstate;
 800c060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c062:	e0a9      	b.n	800c1b8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c06c:	041b      	lsls	r3, r3, #16
 800c06e:	4619      	mov	r1, r3
 800c070:	4610      	mov	r0, r2
 800c072:	f002 fb41 	bl	800e6f8 <SDMMC_CmdAppCommand>
 800c076:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d001      	beq.n	800c082 <SD_FindSCR+0x56>
  {
    return errorstate;
 800c07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c080:	e09a      	b.n	800c1b8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c082:	f04f 33ff 	mov.w	r3, #4294967295
 800c086:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800c088:	2308      	movs	r3, #8
 800c08a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800c08c:	2330      	movs	r3, #48	; 0x30
 800c08e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800c090:	2302      	movs	r3, #2
 800c092:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800c094:	2300      	movs	r3, #0
 800c096:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800c098:	2301      	movs	r3, #1
 800c09a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f107 0210 	add.w	r2, r7, #16
 800c0a4:	4611      	mov	r1, r2
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f002 f9ce 	bl	800e448 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f002 fb88 	bl	800e7c6 <SDMMC_CmdSendSCR>
 800c0b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d022      	beq.n	800c104 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800c0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0c0:	e07a      	b.n	800c1b8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d00e      	beq.n	800c0ee <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	6819      	ldr	r1, [r3, #0]
 800c0d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	f107 0208 	add.w	r2, r7, #8
 800c0dc:	18d4      	adds	r4, r2, r3
 800c0de:	4608      	mov	r0, r1
 800c0e0:	f002 f92d 	bl	800e33e <SDIO_ReadFIFO>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	6023      	str	r3, [r4, #0]
      index++;
 800c0e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c0ee:	f7fb fd1f 	bl	8007b30 <HAL_GetTick>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0f6:	1ad3      	subs	r3, r2, r3
 800c0f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0fc:	d102      	bne.n	800c104 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c0fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c102:	e059      	b.n	800c1b8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c10a:	f240 432a 	movw	r3, #1066	; 0x42a
 800c10e:	4013      	ands	r3, r2
 800c110:	2b00      	cmp	r3, #0
 800c112:	d0d6      	beq.n	800c0c2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c11a:	f003 0308 	and.w	r3, r3, #8
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d005      	beq.n	800c12e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2208      	movs	r2, #8
 800c128:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c12a:	2308      	movs	r3, #8
 800c12c:	e044      	b.n	800c1b8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c134:	f003 0302 	and.w	r3, r3, #2
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d005      	beq.n	800c148 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	2202      	movs	r2, #2
 800c142:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c144:	2302      	movs	r3, #2
 800c146:	e037      	b.n	800c1b8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c14e:	f003 0320 	and.w	r3, r3, #32
 800c152:	2b00      	cmp	r3, #0
 800c154:	d005      	beq.n	800c162 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	2220      	movs	r2, #32
 800c15c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800c15e:	2320      	movs	r3, #32
 800c160:	e02a      	b.n	800c1b8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f240 523a 	movw	r2, #1338	; 0x53a
 800c16a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	061a      	lsls	r2, r3, #24
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	021b      	lsls	r3, r3, #8
 800c174:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c178:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	0a1b      	lsrs	r3, r3, #8
 800c17e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c182:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	0e1b      	lsrs	r3, r3, #24
 800c188:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c18a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c18c:	601a      	str	r2, [r3, #0]
    scr++;
 800c18e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c190:	3304      	adds	r3, #4
 800c192:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	061a      	lsls	r2, r3, #24
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	021b      	lsls	r3, r3, #8
 800c19c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c1a0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	0a1b      	lsrs	r3, r3, #8
 800c1a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c1aa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	0e1b      	lsrs	r3, r3, #24
 800c1b0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c1b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1b4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800c1b6:	2300      	movs	r3, #0
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	373c      	adds	r7, #60	; 0x3c
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd90      	pop	{r4, r7, pc}

0800c1c0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1cc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1d2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d03f      	beq.n	800c25a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800c1da:	2300      	movs	r3, #0
 800c1dc:	617b      	str	r3, [r7, #20]
 800c1de:	e033      	b.n	800c248 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f002 f8aa 	bl	800e33e <SDIO_ReadFIFO>
 800c1ea:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800c1ec:	68bb      	ldr	r3, [r7, #8]
 800c1ee:	b2da      	uxtb	r2, r3
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	3b01      	subs	r3, #1
 800c1fe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	0a1b      	lsrs	r3, r3, #8
 800c204:	b2da      	uxtb	r2, r3
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	3301      	adds	r3, #1
 800c20e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	3b01      	subs	r3, #1
 800c214:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	0c1b      	lsrs	r3, r3, #16
 800c21a:	b2da      	uxtb	r2, r3
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	3301      	adds	r3, #1
 800c224:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	3b01      	subs	r3, #1
 800c22a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	0e1b      	lsrs	r3, r3, #24
 800c230:	b2da      	uxtb	r2, r3
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	3301      	adds	r3, #1
 800c23a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	3b01      	subs	r3, #1
 800c240:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c242:	697b      	ldr	r3, [r7, #20]
 800c244:	3301      	adds	r3, #1
 800c246:	617b      	str	r3, [r7, #20]
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	2b07      	cmp	r3, #7
 800c24c:	d9c8      	bls.n	800c1e0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	68fa      	ldr	r2, [r7, #12]
 800c252:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	693a      	ldr	r2, [r7, #16]
 800c258:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c25a:	bf00      	nop
 800c25c:	3718      	adds	r7, #24
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}

0800c262 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c262:	b580      	push	{r7, lr}
 800c264:	b086      	sub	sp, #24
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6a1b      	ldr	r3, [r3, #32]
 800c26e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c274:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d043      	beq.n	800c304 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c27c:	2300      	movs	r3, #0
 800c27e:	617b      	str	r3, [r7, #20]
 800c280:	e037      	b.n	800c2f2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	781b      	ldrb	r3, [r3, #0]
 800c286:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	3301      	adds	r3, #1
 800c28c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	3b01      	subs	r3, #1
 800c292:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	781b      	ldrb	r3, [r3, #0]
 800c298:	021a      	lsls	r2, r3, #8
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	4313      	orrs	r3, r2
 800c29e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	3b01      	subs	r3, #1
 800c2aa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	041a      	lsls	r2, r3, #16
 800c2b2:	68bb      	ldr	r3, [r7, #8]
 800c2b4:	4313      	orrs	r3, r2
 800c2b6:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	3301      	adds	r3, #1
 800c2bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	3b01      	subs	r3, #1
 800c2c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	061a      	lsls	r2, r3, #24
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	3301      	adds	r3, #1
 800c2d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	3b01      	subs	r3, #1
 800c2da:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f107 0208 	add.w	r2, r7, #8
 800c2e4:	4611      	mov	r1, r2
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f002 f836 	bl	800e358 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	617b      	str	r3, [r7, #20]
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	2b07      	cmp	r3, #7
 800c2f6:	d9c4      	bls.n	800c282 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	68fa      	ldr	r2, [r7, #12]
 800c2fc:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	693a      	ldr	r2, [r7, #16]
 800c302:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c304:	bf00      	nop
 800c306:	3718      	adds	r7, #24
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b082      	sub	sp, #8
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d101      	bne.n	800c31e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c31a:	2301      	movs	r3, #1
 800c31c:	e056      	b.n	800c3cc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d106      	bne.n	800c33e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2200      	movs	r2, #0
 800c334:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f7f9 fd5f 	bl	8005dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2202      	movs	r2, #2
 800c342:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	681a      	ldr	r2, [r3, #0]
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c354:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	685a      	ldr	r2, [r3, #4]
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	431a      	orrs	r2, r3
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	431a      	orrs	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	691b      	ldr	r3, [r3, #16]
 800c36a:	431a      	orrs	r2, r3
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	695b      	ldr	r3, [r3, #20]
 800c370:	431a      	orrs	r2, r3
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	699b      	ldr	r3, [r3, #24]
 800c376:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c37a:	431a      	orrs	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	69db      	ldr	r3, [r3, #28]
 800c380:	431a      	orrs	r2, r3
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6a1b      	ldr	r3, [r3, #32]
 800c386:	ea42 0103 	orr.w	r1, r2, r3
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	430a      	orrs	r2, r1
 800c394:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	699b      	ldr	r3, [r3, #24]
 800c39a:	0c1b      	lsrs	r3, r3, #16
 800c39c:	f003 0104 	and.w	r1, r3, #4
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	430a      	orrs	r2, r1
 800c3aa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	69da      	ldr	r2, [r3, #28]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c3ba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	2201      	movs	r2, #1
 800c3c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c3ca:	2300      	movs	r3, #0
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3708      	adds	r7, #8
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b088      	sub	sp, #32
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	603b      	str	r3, [r7, #0]
 800c3e0:	4613      	mov	r3, r2
 800c3e2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c3ee:	2b01      	cmp	r3, #1
 800c3f0:	d101      	bne.n	800c3f6 <HAL_SPI_Transmit+0x22>
 800c3f2:	2302      	movs	r3, #2
 800c3f4:	e11e      	b.n	800c634 <HAL_SPI_Transmit+0x260>
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c3fe:	f7fb fb97 	bl	8007b30 <HAL_GetTick>
 800c402:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c404:	88fb      	ldrh	r3, [r7, #6]
 800c406:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c40e:	b2db      	uxtb	r3, r3
 800c410:	2b01      	cmp	r3, #1
 800c412:	d002      	beq.n	800c41a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c414:	2302      	movs	r3, #2
 800c416:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c418:	e103      	b.n	800c622 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d002      	beq.n	800c426 <HAL_SPI_Transmit+0x52>
 800c420:	88fb      	ldrh	r3, [r7, #6]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d102      	bne.n	800c42c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c426:	2301      	movs	r3, #1
 800c428:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c42a:	e0fa      	b.n	800c622 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2203      	movs	r2, #3
 800c430:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2200      	movs	r2, #0
 800c438:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	68ba      	ldr	r2, [r7, #8]
 800c43e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	88fa      	ldrh	r2, [r7, #6]
 800c444:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	88fa      	ldrh	r2, [r7, #6]
 800c44a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2200      	movs	r2, #0
 800c450:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2200      	movs	r2, #0
 800c456:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2200      	movs	r2, #0
 800c45c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2200      	movs	r2, #0
 800c462:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	2200      	movs	r2, #0
 800c468:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c472:	d107      	bne.n	800c484 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c482:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c48e:	2b40      	cmp	r3, #64	; 0x40
 800c490:	d007      	beq.n	800c4a2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	681a      	ldr	r2, [r3, #0]
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c4a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4aa:	d14b      	bne.n	800c544 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	685b      	ldr	r3, [r3, #4]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d002      	beq.n	800c4ba <HAL_SPI_Transmit+0xe6>
 800c4b4:	8afb      	ldrh	r3, [r7, #22]
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d13e      	bne.n	800c538 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4be:	881a      	ldrh	r2, [r3, #0]
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4ca:	1c9a      	adds	r2, r3, #2
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	3b01      	subs	r3, #1
 800c4d8:	b29a      	uxth	r2, r3
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c4de:	e02b      	b.n	800c538 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	689b      	ldr	r3, [r3, #8]
 800c4e6:	f003 0302 	and.w	r3, r3, #2
 800c4ea:	2b02      	cmp	r3, #2
 800c4ec:	d112      	bne.n	800c514 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4f2:	881a      	ldrh	r2, [r3, #0]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4fe:	1c9a      	adds	r2, r3, #2
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c508:	b29b      	uxth	r3, r3
 800c50a:	3b01      	subs	r3, #1
 800c50c:	b29a      	uxth	r2, r3
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	86da      	strh	r2, [r3, #54]	; 0x36
 800c512:	e011      	b.n	800c538 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c514:	f7fb fb0c 	bl	8007b30 <HAL_GetTick>
 800c518:	4602      	mov	r2, r0
 800c51a:	69bb      	ldr	r3, [r7, #24]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	683a      	ldr	r2, [r7, #0]
 800c520:	429a      	cmp	r2, r3
 800c522:	d803      	bhi.n	800c52c <HAL_SPI_Transmit+0x158>
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c52a:	d102      	bne.n	800c532 <HAL_SPI_Transmit+0x15e>
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d102      	bne.n	800c538 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800c532:	2303      	movs	r3, #3
 800c534:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c536:	e074      	b.n	800c622 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c53c:	b29b      	uxth	r3, r3
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d1ce      	bne.n	800c4e0 <HAL_SPI_Transmit+0x10c>
 800c542:	e04c      	b.n	800c5de <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	685b      	ldr	r3, [r3, #4]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d002      	beq.n	800c552 <HAL_SPI_Transmit+0x17e>
 800c54c:	8afb      	ldrh	r3, [r7, #22]
 800c54e:	2b01      	cmp	r3, #1
 800c550:	d140      	bne.n	800c5d4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	330c      	adds	r3, #12
 800c55c:	7812      	ldrb	r2, [r2, #0]
 800c55e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c564:	1c5a      	adds	r2, r3, #1
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c56e:	b29b      	uxth	r3, r3
 800c570:	3b01      	subs	r3, #1
 800c572:	b29a      	uxth	r2, r3
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c578:	e02c      	b.n	800c5d4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	689b      	ldr	r3, [r3, #8]
 800c580:	f003 0302 	and.w	r3, r3, #2
 800c584:	2b02      	cmp	r3, #2
 800c586:	d113      	bne.n	800c5b0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	330c      	adds	r3, #12
 800c592:	7812      	ldrb	r2, [r2, #0]
 800c594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c59a:	1c5a      	adds	r2, r3, #1
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c5a4:	b29b      	uxth	r3, r3
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	b29a      	uxth	r2, r3
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	86da      	strh	r2, [r3, #54]	; 0x36
 800c5ae:	e011      	b.n	800c5d4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c5b0:	f7fb fabe 	bl	8007b30 <HAL_GetTick>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	1ad3      	subs	r3, r2, r3
 800c5ba:	683a      	ldr	r2, [r7, #0]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d803      	bhi.n	800c5c8 <HAL_SPI_Transmit+0x1f4>
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5c6:	d102      	bne.n	800c5ce <HAL_SPI_Transmit+0x1fa>
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d102      	bne.n	800c5d4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800c5ce:	2303      	movs	r3, #3
 800c5d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c5d2:	e026      	b.n	800c622 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d1cd      	bne.n	800c57a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c5de:	69ba      	ldr	r2, [r7, #24]
 800c5e0:	6839      	ldr	r1, [r7, #0]
 800c5e2:	68f8      	ldr	r0, [r7, #12]
 800c5e4:	f000 fba4 	bl	800cd30 <SPI_EndRxTxTransaction>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d002      	beq.n	800c5f4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	2220      	movs	r2, #32
 800c5f2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	689b      	ldr	r3, [r3, #8]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d10a      	bne.n	800c612 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	613b      	str	r3, [r7, #16]
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	68db      	ldr	r3, [r3, #12]
 800c606:	613b      	str	r3, [r7, #16]
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	689b      	ldr	r3, [r3, #8]
 800c60e:	613b      	str	r3, [r7, #16]
 800c610:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c616:	2b00      	cmp	r3, #0
 800c618:	d002      	beq.n	800c620 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800c61a:	2301      	movs	r3, #1
 800c61c:	77fb      	strb	r3, [r7, #31]
 800c61e:	e000      	b.n	800c622 <HAL_SPI_Transmit+0x24e>
  }

error:
 800c620:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	2201      	movs	r2, #1
 800c626:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	2200      	movs	r2, #0
 800c62e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c632:	7ffb      	ldrb	r3, [r7, #31]
}
 800c634:	4618      	mov	r0, r3
 800c636:	3720      	adds	r7, #32
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b088      	sub	sp, #32
 800c640:	af02      	add	r7, sp, #8
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	603b      	str	r3, [r7, #0]
 800c648:	4613      	mov	r3, r2
 800c64a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c64c:	2300      	movs	r3, #0
 800c64e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	685b      	ldr	r3, [r3, #4]
 800c654:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c658:	d112      	bne.n	800c680 <HAL_SPI_Receive+0x44>
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	689b      	ldr	r3, [r3, #8]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d10e      	bne.n	800c680 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	2204      	movs	r2, #4
 800c666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c66a:	88fa      	ldrh	r2, [r7, #6]
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	9300      	str	r3, [sp, #0]
 800c670:	4613      	mov	r3, r2
 800c672:	68ba      	ldr	r2, [r7, #8]
 800c674:	68b9      	ldr	r1, [r7, #8]
 800c676:	68f8      	ldr	r0, [r7, #12]
 800c678:	f000 f8e9 	bl	800c84e <HAL_SPI_TransmitReceive>
 800c67c:	4603      	mov	r3, r0
 800c67e:	e0e2      	b.n	800c846 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c686:	2b01      	cmp	r3, #1
 800c688:	d101      	bne.n	800c68e <HAL_SPI_Receive+0x52>
 800c68a:	2302      	movs	r3, #2
 800c68c:	e0db      	b.n	800c846 <HAL_SPI_Receive+0x20a>
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c696:	f7fb fa4b 	bl	8007b30 <HAL_GetTick>
 800c69a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c6a2:	b2db      	uxtb	r3, r3
 800c6a4:	2b01      	cmp	r3, #1
 800c6a6:	d002      	beq.n	800c6ae <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c6a8:	2302      	movs	r3, #2
 800c6aa:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c6ac:	e0c2      	b.n	800c834 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d002      	beq.n	800c6ba <HAL_SPI_Receive+0x7e>
 800c6b4:	88fb      	ldrh	r3, [r7, #6]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d102      	bne.n	800c6c0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c6be:	e0b9      	b.n	800c834 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	2204      	movs	r2, #4
 800c6c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	68ba      	ldr	r2, [r7, #8]
 800c6d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	88fa      	ldrh	r2, [r7, #6]
 800c6d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	88fa      	ldrh	r2, [r7, #6]
 800c6de:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	689b      	ldr	r3, [r3, #8]
 800c702:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c706:	d107      	bne.n	800c718 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	681a      	ldr	r2, [r3, #0]
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c716:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c722:	2b40      	cmp	r3, #64	; 0x40
 800c724:	d007      	beq.n	800c736 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	681a      	ldr	r2, [r3, #0]
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c734:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d162      	bne.n	800c804 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c73e:	e02e      	b.n	800c79e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	f003 0301 	and.w	r3, r3, #1
 800c74a:	2b01      	cmp	r3, #1
 800c74c:	d115      	bne.n	800c77a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f103 020c 	add.w	r2, r3, #12
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c75a:	7812      	ldrb	r2, [r2, #0]
 800c75c:	b2d2      	uxtb	r2, r2
 800c75e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c764:	1c5a      	adds	r2, r3, #1
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c76e:	b29b      	uxth	r3, r3
 800c770:	3b01      	subs	r3, #1
 800c772:	b29a      	uxth	r2, r3
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c778:	e011      	b.n	800c79e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c77a:	f7fb f9d9 	bl	8007b30 <HAL_GetTick>
 800c77e:	4602      	mov	r2, r0
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	1ad3      	subs	r3, r2, r3
 800c784:	683a      	ldr	r2, [r7, #0]
 800c786:	429a      	cmp	r2, r3
 800c788:	d803      	bhi.n	800c792 <HAL_SPI_Receive+0x156>
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c790:	d102      	bne.n	800c798 <HAL_SPI_Receive+0x15c>
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d102      	bne.n	800c79e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800c798:	2303      	movs	r3, #3
 800c79a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c79c:	e04a      	b.n	800c834 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d1cb      	bne.n	800c740 <HAL_SPI_Receive+0x104>
 800c7a8:	e031      	b.n	800c80e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	f003 0301 	and.w	r3, r3, #1
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d113      	bne.n	800c7e0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	68da      	ldr	r2, [r3, #12]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7c2:	b292      	uxth	r2, r2
 800c7c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7ca:	1c9a      	adds	r2, r3, #2
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	b29a      	uxth	r2, r3
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c7de:	e011      	b.n	800c804 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7e0:	f7fb f9a6 	bl	8007b30 <HAL_GetTick>
 800c7e4:	4602      	mov	r2, r0
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	1ad3      	subs	r3, r2, r3
 800c7ea:	683a      	ldr	r2, [r7, #0]
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	d803      	bhi.n	800c7f8 <HAL_SPI_Receive+0x1bc>
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7f6:	d102      	bne.n	800c7fe <HAL_SPI_Receive+0x1c2>
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d102      	bne.n	800c804 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800c7fe:	2303      	movs	r3, #3
 800c800:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c802:	e017      	b.n	800c834 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c808:	b29b      	uxth	r3, r3
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d1cd      	bne.n	800c7aa <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c80e:	693a      	ldr	r2, [r7, #16]
 800c810:	6839      	ldr	r1, [r7, #0]
 800c812:	68f8      	ldr	r0, [r7, #12]
 800c814:	f000 fa27 	bl	800cc66 <SPI_EndRxTransaction>
 800c818:	4603      	mov	r3, r0
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d002      	beq.n	800c824 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	2220      	movs	r2, #32
 800c822:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800c82c:	2301      	movs	r3, #1
 800c82e:	75fb      	strb	r3, [r7, #23]
 800c830:	e000      	b.n	800c834 <HAL_SPI_Receive+0x1f8>
  }

error :
 800c832:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2201      	movs	r2, #1
 800c838:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2200      	movs	r2, #0
 800c840:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c844:	7dfb      	ldrb	r3, [r7, #23]
}
 800c846:	4618      	mov	r0, r3
 800c848:	3718      	adds	r7, #24
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bd80      	pop	{r7, pc}

0800c84e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c84e:	b580      	push	{r7, lr}
 800c850:	b08c      	sub	sp, #48	; 0x30
 800c852:	af00      	add	r7, sp, #0
 800c854:	60f8      	str	r0, [r7, #12]
 800c856:	60b9      	str	r1, [r7, #8]
 800c858:	607a      	str	r2, [r7, #4]
 800c85a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c85c:	2301      	movs	r3, #1
 800c85e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c860:	2300      	movs	r3, #0
 800c862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d101      	bne.n	800c874 <HAL_SPI_TransmitReceive+0x26>
 800c870:	2302      	movs	r3, #2
 800c872:	e18a      	b.n	800cb8a <HAL_SPI_TransmitReceive+0x33c>
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2201      	movs	r2, #1
 800c878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c87c:	f7fb f958 	bl	8007b30 <HAL_GetTick>
 800c880:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c888:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	685b      	ldr	r3, [r3, #4]
 800c890:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800c892:	887b      	ldrh	r3, [r7, #2]
 800c894:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c896:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d00f      	beq.n	800c8be <HAL_SPI_TransmitReceive+0x70>
 800c89e:	69fb      	ldr	r3, [r7, #28]
 800c8a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8a4:	d107      	bne.n	800c8b6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	689b      	ldr	r3, [r3, #8]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d103      	bne.n	800c8b6 <HAL_SPI_TransmitReceive+0x68>
 800c8ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c8b2:	2b04      	cmp	r3, #4
 800c8b4:	d003      	beq.n	800c8be <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800c8b6:	2302      	movs	r3, #2
 800c8b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c8bc:	e15b      	b.n	800cb76 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d005      	beq.n	800c8d0 <HAL_SPI_TransmitReceive+0x82>
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d002      	beq.n	800c8d0 <HAL_SPI_TransmitReceive+0x82>
 800c8ca:	887b      	ldrh	r3, [r7, #2]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d103      	bne.n	800c8d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c8d6:	e14e      	b.n	800cb76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c8de:	b2db      	uxtb	r3, r3
 800c8e0:	2b04      	cmp	r3, #4
 800c8e2:	d003      	beq.n	800c8ec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	2205      	movs	r2, #5
 800c8e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	887a      	ldrh	r2, [r7, #2]
 800c8fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	887a      	ldrh	r2, [r7, #2]
 800c902:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	68ba      	ldr	r2, [r7, #8]
 800c908:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	887a      	ldrh	r2, [r7, #2]
 800c90e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	887a      	ldrh	r2, [r7, #2]
 800c914:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2200      	movs	r2, #0
 800c91a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	2200      	movs	r2, #0
 800c920:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c92c:	2b40      	cmp	r3, #64	; 0x40
 800c92e:	d007      	beq.n	800c940 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	681a      	ldr	r2, [r3, #0]
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c93e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	68db      	ldr	r3, [r3, #12]
 800c944:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c948:	d178      	bne.n	800ca3c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d002      	beq.n	800c958 <HAL_SPI_TransmitReceive+0x10a>
 800c952:	8b7b      	ldrh	r3, [r7, #26]
 800c954:	2b01      	cmp	r3, #1
 800c956:	d166      	bne.n	800ca26 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c95c:	881a      	ldrh	r2, [r3, #0]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c968:	1c9a      	adds	r2, r3, #2
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c972:	b29b      	uxth	r3, r3
 800c974:	3b01      	subs	r3, #1
 800c976:	b29a      	uxth	r2, r3
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c97c:	e053      	b.n	800ca26 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	689b      	ldr	r3, [r3, #8]
 800c984:	f003 0302 	and.w	r3, r3, #2
 800c988:	2b02      	cmp	r3, #2
 800c98a:	d11b      	bne.n	800c9c4 <HAL_SPI_TransmitReceive+0x176>
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c990:	b29b      	uxth	r3, r3
 800c992:	2b00      	cmp	r3, #0
 800c994:	d016      	beq.n	800c9c4 <HAL_SPI_TransmitReceive+0x176>
 800c996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c998:	2b01      	cmp	r3, #1
 800c99a:	d113      	bne.n	800c9c4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9a0:	881a      	ldrh	r2, [r3, #0]
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9ac:	1c9a      	adds	r2, r3, #2
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c9b6:	b29b      	uxth	r3, r3
 800c9b8:	3b01      	subs	r3, #1
 800c9ba:	b29a      	uxth	r2, r3
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	689b      	ldr	r3, [r3, #8]
 800c9ca:	f003 0301 	and.w	r3, r3, #1
 800c9ce:	2b01      	cmp	r3, #1
 800c9d0:	d119      	bne.n	800ca06 <HAL_SPI_TransmitReceive+0x1b8>
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9d6:	b29b      	uxth	r3, r3
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d014      	beq.n	800ca06 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68da      	ldr	r2, [r3, #12]
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9e6:	b292      	uxth	r2, r2
 800c9e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ee:	1c9a      	adds	r2, r3, #2
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	3b01      	subs	r3, #1
 800c9fc:	b29a      	uxth	r2, r3
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ca02:	2301      	movs	r3, #1
 800ca04:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ca06:	f7fb f893 	bl	8007b30 <HAL_GetTick>
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca0e:	1ad3      	subs	r3, r2, r3
 800ca10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d807      	bhi.n	800ca26 <HAL_SPI_TransmitReceive+0x1d8>
 800ca16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca1c:	d003      	beq.n	800ca26 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ca1e:	2303      	movs	r3, #3
 800ca20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ca24:	e0a7      	b.n	800cb76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca2a:	b29b      	uxth	r3, r3
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d1a6      	bne.n	800c97e <HAL_SPI_TransmitReceive+0x130>
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d1a1      	bne.n	800c97e <HAL_SPI_TransmitReceive+0x130>
 800ca3a:	e07c      	b.n	800cb36 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d002      	beq.n	800ca4a <HAL_SPI_TransmitReceive+0x1fc>
 800ca44:	8b7b      	ldrh	r3, [r7, #26]
 800ca46:	2b01      	cmp	r3, #1
 800ca48:	d16b      	bne.n	800cb22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	330c      	adds	r3, #12
 800ca54:	7812      	ldrb	r2, [r2, #0]
 800ca56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca5c:	1c5a      	adds	r2, r3, #1
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca66:	b29b      	uxth	r3, r3
 800ca68:	3b01      	subs	r3, #1
 800ca6a:	b29a      	uxth	r2, r3
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ca70:	e057      	b.n	800cb22 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	689b      	ldr	r3, [r3, #8]
 800ca78:	f003 0302 	and.w	r3, r3, #2
 800ca7c:	2b02      	cmp	r3, #2
 800ca7e:	d11c      	bne.n	800caba <HAL_SPI_TransmitReceive+0x26c>
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ca84:	b29b      	uxth	r3, r3
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d017      	beq.n	800caba <HAL_SPI_TransmitReceive+0x26c>
 800ca8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca8c:	2b01      	cmp	r3, #1
 800ca8e:	d114      	bne.n	800caba <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	330c      	adds	r3, #12
 800ca9a:	7812      	ldrb	r2, [r2, #0]
 800ca9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa2:	1c5a      	adds	r2, r3, #1
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800caac:	b29b      	uxth	r3, r3
 800caae:	3b01      	subs	r3, #1
 800cab0:	b29a      	uxth	r2, r3
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cab6:	2300      	movs	r3, #0
 800cab8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	f003 0301 	and.w	r3, r3, #1
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	d119      	bne.n	800cafc <HAL_SPI_TransmitReceive+0x2ae>
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cacc:	b29b      	uxth	r3, r3
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d014      	beq.n	800cafc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	68da      	ldr	r2, [r3, #12]
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cadc:	b2d2      	uxtb	r2, r2
 800cade:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cae4:	1c5a      	adds	r2, r3, #1
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800caee:	b29b      	uxth	r3, r3
 800caf0:	3b01      	subs	r3, #1
 800caf2:	b29a      	uxth	r2, r3
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800caf8:	2301      	movs	r3, #1
 800cafa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cafc:	f7fb f818 	bl	8007b30 <HAL_GetTick>
 800cb00:	4602      	mov	r2, r0
 800cb02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb04:	1ad3      	subs	r3, r2, r3
 800cb06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb08:	429a      	cmp	r2, r3
 800cb0a:	d803      	bhi.n	800cb14 <HAL_SPI_TransmitReceive+0x2c6>
 800cb0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb12:	d102      	bne.n	800cb1a <HAL_SPI_TransmitReceive+0x2cc>
 800cb14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d103      	bne.n	800cb22 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800cb1a:	2303      	movs	r3, #3
 800cb1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cb20:	e029      	b.n	800cb76 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb26:	b29b      	uxth	r3, r3
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d1a2      	bne.n	800ca72 <HAL_SPI_TransmitReceive+0x224>
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb30:	b29b      	uxth	r3, r3
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d19d      	bne.n	800ca72 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cb36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cb3a:	68f8      	ldr	r0, [r7, #12]
 800cb3c:	f000 f8f8 	bl	800cd30 <SPI_EndRxTxTransaction>
 800cb40:	4603      	mov	r3, r0
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d006      	beq.n	800cb54 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800cb46:	2301      	movs	r3, #1
 800cb48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2220      	movs	r2, #32
 800cb50:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800cb52:	e010      	b.n	800cb76 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	689b      	ldr	r3, [r3, #8]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d10b      	bne.n	800cb74 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	617b      	str	r3, [r7, #20]
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	68db      	ldr	r3, [r3, #12]
 800cb66:	617b      	str	r3, [r7, #20]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	689b      	ldr	r3, [r3, #8]
 800cb6e:	617b      	str	r3, [r7, #20]
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	e000      	b.n	800cb76 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800cb74:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	2201      	movs	r2, #1
 800cb7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	2200      	movs	r2, #0
 800cb82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cb86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	3730      	adds	r7, #48	; 0x30
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cb92:	b580      	push	{r7, lr}
 800cb94:	b084      	sub	sp, #16
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	60f8      	str	r0, [r7, #12]
 800cb9a:	60b9      	str	r1, [r7, #8]
 800cb9c:	603b      	str	r3, [r7, #0]
 800cb9e:	4613      	mov	r3, r2
 800cba0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cba2:	e04c      	b.n	800cc3e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbaa:	d048      	beq.n	800cc3e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800cbac:	f7fa ffc0 	bl	8007b30 <HAL_GetTick>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	69bb      	ldr	r3, [r7, #24]
 800cbb4:	1ad3      	subs	r3, r2, r3
 800cbb6:	683a      	ldr	r2, [r7, #0]
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	d902      	bls.n	800cbc2 <SPI_WaitFlagStateUntilTimeout+0x30>
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d13d      	bne.n	800cc3e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	685a      	ldr	r2, [r3, #4]
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cbd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	685b      	ldr	r3, [r3, #4]
 800cbd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cbda:	d111      	bne.n	800cc00 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	689b      	ldr	r3, [r3, #8]
 800cbe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cbe4:	d004      	beq.n	800cbf0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	689b      	ldr	r3, [r3, #8]
 800cbea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbee:	d107      	bne.n	800cc00 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	681a      	ldr	r2, [r3, #0]
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cbfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc08:	d10f      	bne.n	800cc2a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	681a      	ldr	r2, [r3, #0]
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cc28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	2200      	movs	r2, #0
 800cc36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800cc3a:	2303      	movs	r3, #3
 800cc3c:	e00f      	b.n	800cc5e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	689a      	ldr	r2, [r3, #8]
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	4013      	ands	r3, r2
 800cc48:	68ba      	ldr	r2, [r7, #8]
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	bf0c      	ite	eq
 800cc4e:	2301      	moveq	r3, #1
 800cc50:	2300      	movne	r3, #0
 800cc52:	b2db      	uxtb	r3, r3
 800cc54:	461a      	mov	r2, r3
 800cc56:	79fb      	ldrb	r3, [r7, #7]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d1a3      	bne.n	800cba4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800cc5c:	2300      	movs	r3, #0
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	3710      	adds	r7, #16
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}

0800cc66 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cc66:	b580      	push	{r7, lr}
 800cc68:	b086      	sub	sp, #24
 800cc6a:	af02      	add	r7, sp, #8
 800cc6c:	60f8      	str	r0, [r7, #12]
 800cc6e:	60b9      	str	r1, [r7, #8]
 800cc70:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc7a:	d111      	bne.n	800cca0 <SPI_EndRxTransaction+0x3a>
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	689b      	ldr	r3, [r3, #8]
 800cc80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc84:	d004      	beq.n	800cc90 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	689b      	ldr	r3, [r3, #8]
 800cc8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc8e:	d107      	bne.n	800cca0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	681a      	ldr	r2, [r3, #0]
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cc9e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	685b      	ldr	r3, [r3, #4]
 800cca4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cca8:	d12a      	bne.n	800cd00 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	689b      	ldr	r3, [r3, #8]
 800ccae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ccb2:	d012      	beq.n	800ccda <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	9300      	str	r3, [sp, #0]
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	2180      	movs	r1, #128	; 0x80
 800ccbe:	68f8      	ldr	r0, [r7, #12]
 800ccc0:	f7ff ff67 	bl	800cb92 <SPI_WaitFlagStateUntilTimeout>
 800ccc4:	4603      	mov	r3, r0
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d02d      	beq.n	800cd26 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ccce:	f043 0220 	orr.w	r2, r3, #32
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ccd6:	2303      	movs	r3, #3
 800ccd8:	e026      	b.n	800cd28 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	9300      	str	r3, [sp, #0]
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	2200      	movs	r2, #0
 800cce2:	2101      	movs	r1, #1
 800cce4:	68f8      	ldr	r0, [r7, #12]
 800cce6:	f7ff ff54 	bl	800cb92 <SPI_WaitFlagStateUntilTimeout>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d01a      	beq.n	800cd26 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ccf4:	f043 0220 	orr.w	r2, r3, #32
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ccfc:	2303      	movs	r3, #3
 800ccfe:	e013      	b.n	800cd28 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	9300      	str	r3, [sp, #0]
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	2200      	movs	r2, #0
 800cd08:	2101      	movs	r1, #1
 800cd0a:	68f8      	ldr	r0, [r7, #12]
 800cd0c:	f7ff ff41 	bl	800cb92 <SPI_WaitFlagStateUntilTimeout>
 800cd10:	4603      	mov	r3, r0
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d007      	beq.n	800cd26 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd1a:	f043 0220 	orr.w	r2, r3, #32
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cd22:	2303      	movs	r3, #3
 800cd24:	e000      	b.n	800cd28 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800cd26:	2300      	movs	r3, #0
}
 800cd28:	4618      	mov	r0, r3
 800cd2a:	3710      	adds	r7, #16
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	bd80      	pop	{r7, pc}

0800cd30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b088      	sub	sp, #32
 800cd34:	af02      	add	r7, sp, #8
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cd3c:	4b1b      	ldr	r3, [pc, #108]	; (800cdac <SPI_EndRxTxTransaction+0x7c>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	4a1b      	ldr	r2, [pc, #108]	; (800cdb0 <SPI_EndRxTxTransaction+0x80>)
 800cd42:	fba2 2303 	umull	r2, r3, r2, r3
 800cd46:	0d5b      	lsrs	r3, r3, #21
 800cd48:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cd4c:	fb02 f303 	mul.w	r3, r2, r3
 800cd50:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	685b      	ldr	r3, [r3, #4]
 800cd56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd5a:	d112      	bne.n	800cd82 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	9300      	str	r3, [sp, #0]
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	2200      	movs	r2, #0
 800cd64:	2180      	movs	r1, #128	; 0x80
 800cd66:	68f8      	ldr	r0, [r7, #12]
 800cd68:	f7ff ff13 	bl	800cb92 <SPI_WaitFlagStateUntilTimeout>
 800cd6c:	4603      	mov	r3, r0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d016      	beq.n	800cda0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd76:	f043 0220 	orr.w	r2, r3, #32
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cd7e:	2303      	movs	r3, #3
 800cd80:	e00f      	b.n	800cda2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d00a      	beq.n	800cd9e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	689b      	ldr	r3, [r3, #8]
 800cd94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd98:	2b80      	cmp	r3, #128	; 0x80
 800cd9a:	d0f2      	beq.n	800cd82 <SPI_EndRxTxTransaction+0x52>
 800cd9c:	e000      	b.n	800cda0 <SPI_EndRxTxTransaction+0x70>
        break;
 800cd9e:	bf00      	nop
  }

  return HAL_OK;
 800cda0:	2300      	movs	r3, #0
}
 800cda2:	4618      	mov	r0, r3
 800cda4:	3718      	adds	r7, #24
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bd80      	pop	{r7, pc}
 800cdaa:	bf00      	nop
 800cdac:	20000000 	.word	0x20000000
 800cdb0:	165e9f81 	.word	0x165e9f81

0800cdb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b082      	sub	sp, #8
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d101      	bne.n	800cdc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	e01d      	b.n	800ce02 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cdcc:	b2db      	uxtb	r3, r3
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d106      	bne.n	800cde0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7f9 f8ca 	bl	8005f74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	2202      	movs	r2, #2
 800cde4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681a      	ldr	r2, [r3, #0]
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	3304      	adds	r3, #4
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	4610      	mov	r0, r2
 800cdf4:	f000 fb56 	bl	800d4a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce00:	2300      	movs	r3, #0
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3708      	adds	r7, #8
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}

0800ce0a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ce0a:	b480      	push	{r7}
 800ce0c:	b085      	sub	sp, #20
 800ce0e:	af00      	add	r7, sp, #0
 800ce10:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	68da      	ldr	r2, [r3, #12]
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f042 0201 	orr.w	r2, r2, #1
 800ce20:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	689b      	ldr	r3, [r3, #8]
 800ce28:	f003 0307 	and.w	r3, r3, #7
 800ce2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2b06      	cmp	r3, #6
 800ce32:	d007      	beq.n	800ce44 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	681a      	ldr	r2, [r3, #0]
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	f042 0201 	orr.w	r2, r2, #1
 800ce42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ce44:	2300      	movs	r3, #0
}
 800ce46:	4618      	mov	r0, r3
 800ce48:	3714      	adds	r7, #20
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr

0800ce52 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ce52:	b580      	push	{r7, lr}
 800ce54:	b082      	sub	sp, #8
 800ce56:	af00      	add	r7, sp, #0
 800ce58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d101      	bne.n	800ce64 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ce60:	2301      	movs	r3, #1
 800ce62:	e01d      	b.n	800cea0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce6a:	b2db      	uxtb	r3, r3
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d106      	bne.n	800ce7e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2200      	movs	r2, #0
 800ce74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ce78:	6878      	ldr	r0, [r7, #4]
 800ce7a:	f7f9 f807 	bl	8005e8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	2202      	movs	r2, #2
 800ce82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681a      	ldr	r2, [r3, #0]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	3304      	adds	r3, #4
 800ce8e:	4619      	mov	r1, r3
 800ce90:	4610      	mov	r0, r2
 800ce92:	f000 fb07 	bl	800d4a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	2201      	movs	r2, #1
 800ce9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ce9e:	2300      	movs	r3, #0
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	3708      	adds	r7, #8
 800cea4:	46bd      	mov	sp, r7
 800cea6:	bd80      	pop	{r7, pc}

0800cea8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b084      	sub	sp, #16
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	2201      	movs	r2, #1
 800ceb8:	6839      	ldr	r1, [r7, #0]
 800ceba:	4618      	mov	r0, r3
 800cebc:	f000 fd42 	bl	800d944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a15      	ldr	r2, [pc, #84]	; (800cf1c <HAL_TIM_PWM_Start+0x74>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d004      	beq.n	800ced4 <HAL_TIM_PWM_Start+0x2c>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a14      	ldr	r2, [pc, #80]	; (800cf20 <HAL_TIM_PWM_Start+0x78>)
 800ced0:	4293      	cmp	r3, r2
 800ced2:	d101      	bne.n	800ced8 <HAL_TIM_PWM_Start+0x30>
 800ced4:	2301      	movs	r3, #1
 800ced6:	e000      	b.n	800ceda <HAL_TIM_PWM_Start+0x32>
 800ced8:	2300      	movs	r3, #0
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d007      	beq.n	800ceee <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ceec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	689b      	ldr	r3, [r3, #8]
 800cef4:	f003 0307 	and.w	r3, r3, #7
 800cef8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2b06      	cmp	r3, #6
 800cefe:	d007      	beq.n	800cf10 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	681a      	ldr	r2, [r3, #0]
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	f042 0201 	orr.w	r2, r2, #1
 800cf0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf10:	2300      	movs	r3, #0
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	3710      	adds	r7, #16
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd80      	pop	{r7, pc}
 800cf1a:	bf00      	nop
 800cf1c:	40010000 	.word	0x40010000
 800cf20:	40010400 	.word	0x40010400

0800cf24 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b086      	sub	sp, #24
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]
 800cf2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d101      	bne.n	800cf38 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800cf34:	2301      	movs	r3, #1
 800cf36:	e083      	b.n	800d040 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d106      	bne.n	800cf52 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2200      	movs	r2, #0
 800cf48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f7f9 f8a1 	bl	8006094 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2202      	movs	r2, #2
 800cf56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	689b      	ldr	r3, [r3, #8]
 800cf60:	687a      	ldr	r2, [r7, #4]
 800cf62:	6812      	ldr	r2, [r2, #0]
 800cf64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf68:	f023 0307 	bic.w	r3, r3, #7
 800cf6c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681a      	ldr	r2, [r3, #0]
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	3304      	adds	r3, #4
 800cf76:	4619      	mov	r1, r3
 800cf78:	4610      	mov	r0, r2
 800cf7a:	f000 fa93 	bl	800d4a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	699b      	ldr	r3, [r3, #24]
 800cf8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	6a1b      	ldr	r3, [r3, #32]
 800cf94:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	697a      	ldr	r2, [r7, #20]
 800cf9c:	4313      	orrs	r3, r2
 800cf9e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cfa0:	693b      	ldr	r3, [r7, #16]
 800cfa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cfa6:	f023 0303 	bic.w	r3, r3, #3
 800cfaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	689a      	ldr	r2, [r3, #8]
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	699b      	ldr	r3, [r3, #24]
 800cfb4:	021b      	lsls	r3, r3, #8
 800cfb6:	4313      	orrs	r3, r2
 800cfb8:	693a      	ldr	r2, [r7, #16]
 800cfba:	4313      	orrs	r3, r2
 800cfbc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cfbe:	693b      	ldr	r3, [r7, #16]
 800cfc0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800cfc4:	f023 030c 	bic.w	r3, r3, #12
 800cfc8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cfd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cfd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	68da      	ldr	r2, [r3, #12]
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	69db      	ldr	r3, [r3, #28]
 800cfde:	021b      	lsls	r3, r3, #8
 800cfe0:	4313      	orrs	r3, r2
 800cfe2:	693a      	ldr	r2, [r7, #16]
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	691b      	ldr	r3, [r3, #16]
 800cfec:	011a      	lsls	r2, r3, #4
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	6a1b      	ldr	r3, [r3, #32]
 800cff2:	031b      	lsls	r3, r3, #12
 800cff4:	4313      	orrs	r3, r2
 800cff6:	693a      	ldr	r2, [r7, #16]
 800cff8:	4313      	orrs	r3, r2
 800cffa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d002:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800d00a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d00c:	683b      	ldr	r3, [r7, #0]
 800d00e:	685a      	ldr	r2, [r3, #4]
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	695b      	ldr	r3, [r3, #20]
 800d014:	011b      	lsls	r3, r3, #4
 800d016:	4313      	orrs	r3, r2
 800d018:	68fa      	ldr	r2, [r7, #12]
 800d01a:	4313      	orrs	r3, r2
 800d01c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	697a      	ldr	r2, [r7, #20]
 800d024:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	693a      	ldr	r2, [r7, #16]
 800d02c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	68fa      	ldr	r2, [r7, #12]
 800d034:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2201      	movs	r2, #1
 800d03a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d03e:	2300      	movs	r3, #0
}
 800d040:	4618      	mov	r0, r3
 800d042:	3718      	adds	r7, #24
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}

0800d048 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
 800d050:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d002      	beq.n	800d05e <HAL_TIM_Encoder_Start+0x16>
 800d058:	2b04      	cmp	r3, #4
 800d05a:	d008      	beq.n	800d06e <HAL_TIM_Encoder_Start+0x26>
 800d05c:	e00f      	b.n	800d07e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	2201      	movs	r2, #1
 800d064:	2100      	movs	r1, #0
 800d066:	4618      	mov	r0, r3
 800d068:	f000 fc6c 	bl	800d944 <TIM_CCxChannelCmd>
      break;
 800d06c:	e016      	b.n	800d09c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	2201      	movs	r2, #1
 800d074:	2104      	movs	r1, #4
 800d076:	4618      	mov	r0, r3
 800d078:	f000 fc64 	bl	800d944 <TIM_CCxChannelCmd>
      break;
 800d07c:	e00e      	b.n	800d09c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	2201      	movs	r2, #1
 800d084:	2100      	movs	r1, #0
 800d086:	4618      	mov	r0, r3
 800d088:	f000 fc5c 	bl	800d944 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	2201      	movs	r2, #1
 800d092:	2104      	movs	r1, #4
 800d094:	4618      	mov	r0, r3
 800d096:	f000 fc55 	bl	800d944 <TIM_CCxChannelCmd>
      break;
 800d09a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	681a      	ldr	r2, [r3, #0]
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	f042 0201 	orr.w	r2, r2, #1
 800d0aa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d0ac:	2300      	movs	r3, #0
}
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	3708      	adds	r7, #8
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}

0800d0b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d0b6:	b580      	push	{r7, lr}
 800d0b8:	b082      	sub	sp, #8
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	691b      	ldr	r3, [r3, #16]
 800d0c4:	f003 0302 	and.w	r3, r3, #2
 800d0c8:	2b02      	cmp	r3, #2
 800d0ca:	d122      	bne.n	800d112 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	68db      	ldr	r3, [r3, #12]
 800d0d2:	f003 0302 	and.w	r3, r3, #2
 800d0d6:	2b02      	cmp	r3, #2
 800d0d8:	d11b      	bne.n	800d112 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	f06f 0202 	mvn.w	r2, #2
 800d0e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2201      	movs	r2, #1
 800d0e8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	699b      	ldr	r3, [r3, #24]
 800d0f0:	f003 0303 	and.w	r3, r3, #3
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d003      	beq.n	800d100 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f000 f9b5 	bl	800d468 <HAL_TIM_IC_CaptureCallback>
 800d0fe:	e005      	b.n	800d10c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d100:	6878      	ldr	r0, [r7, #4]
 800d102:	f000 f9a7 	bl	800d454 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f000 f9b8 	bl	800d47c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2200      	movs	r2, #0
 800d110:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	691b      	ldr	r3, [r3, #16]
 800d118:	f003 0304 	and.w	r3, r3, #4
 800d11c:	2b04      	cmp	r3, #4
 800d11e:	d122      	bne.n	800d166 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	68db      	ldr	r3, [r3, #12]
 800d126:	f003 0304 	and.w	r3, r3, #4
 800d12a:	2b04      	cmp	r3, #4
 800d12c:	d11b      	bne.n	800d166 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f06f 0204 	mvn.w	r2, #4
 800d136:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	2202      	movs	r2, #2
 800d13c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	699b      	ldr	r3, [r3, #24]
 800d144:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d003      	beq.n	800d154 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f000 f98b 	bl	800d468 <HAL_TIM_IC_CaptureCallback>
 800d152:	e005      	b.n	800d160 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d154:	6878      	ldr	r0, [r7, #4]
 800d156:	f000 f97d 	bl	800d454 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f000 f98e 	bl	800d47c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2200      	movs	r2, #0
 800d164:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	691b      	ldr	r3, [r3, #16]
 800d16c:	f003 0308 	and.w	r3, r3, #8
 800d170:	2b08      	cmp	r3, #8
 800d172:	d122      	bne.n	800d1ba <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	f003 0308 	and.w	r3, r3, #8
 800d17e:	2b08      	cmp	r3, #8
 800d180:	d11b      	bne.n	800d1ba <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f06f 0208 	mvn.w	r2, #8
 800d18a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2204      	movs	r2, #4
 800d190:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	69db      	ldr	r3, [r3, #28]
 800d198:	f003 0303 	and.w	r3, r3, #3
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d003      	beq.n	800d1a8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1a0:	6878      	ldr	r0, [r7, #4]
 800d1a2:	f000 f961 	bl	800d468 <HAL_TIM_IC_CaptureCallback>
 800d1a6:	e005      	b.n	800d1b4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f000 f953 	bl	800d454 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f000 f964 	bl	800d47c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	691b      	ldr	r3, [r3, #16]
 800d1c0:	f003 0310 	and.w	r3, r3, #16
 800d1c4:	2b10      	cmp	r3, #16
 800d1c6:	d122      	bne.n	800d20e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	68db      	ldr	r3, [r3, #12]
 800d1ce:	f003 0310 	and.w	r3, r3, #16
 800d1d2:	2b10      	cmp	r3, #16
 800d1d4:	d11b      	bne.n	800d20e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	f06f 0210 	mvn.w	r2, #16
 800d1de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2208      	movs	r2, #8
 800d1e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	69db      	ldr	r3, [r3, #28]
 800d1ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d003      	beq.n	800d1fc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1f4:	6878      	ldr	r0, [r7, #4]
 800d1f6:	f000 f937 	bl	800d468 <HAL_TIM_IC_CaptureCallback>
 800d1fa:	e005      	b.n	800d208 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f000 f929 	bl	800d454 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f000 f93a 	bl	800d47c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2200      	movs	r2, #0
 800d20c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	691b      	ldr	r3, [r3, #16]
 800d214:	f003 0301 	and.w	r3, r3, #1
 800d218:	2b01      	cmp	r3, #1
 800d21a:	d10e      	bne.n	800d23a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	68db      	ldr	r3, [r3, #12]
 800d222:	f003 0301 	and.w	r3, r3, #1
 800d226:	2b01      	cmp	r3, #1
 800d228:	d107      	bne.n	800d23a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f06f 0201 	mvn.w	r2, #1
 800d232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d234:	6878      	ldr	r0, [r7, #4]
 800d236:	f7f7 fc17 	bl	8004a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	691b      	ldr	r3, [r3, #16]
 800d240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d244:	2b80      	cmp	r3, #128	; 0x80
 800d246:	d10e      	bne.n	800d266 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	68db      	ldr	r3, [r3, #12]
 800d24e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d252:	2b80      	cmp	r3, #128	; 0x80
 800d254:	d107      	bne.n	800d266 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d25e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fc6d 	bl	800db40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	691b      	ldr	r3, [r3, #16]
 800d26c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d270:	2b40      	cmp	r3, #64	; 0x40
 800d272:	d10e      	bne.n	800d292 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	68db      	ldr	r3, [r3, #12]
 800d27a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d27e:	2b40      	cmp	r3, #64	; 0x40
 800d280:	d107      	bne.n	800d292 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d28a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f000 f8ff 	bl	800d490 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	691b      	ldr	r3, [r3, #16]
 800d298:	f003 0320 	and.w	r3, r3, #32
 800d29c:	2b20      	cmp	r3, #32
 800d29e:	d10e      	bne.n	800d2be <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	f003 0320 	and.w	r3, r3, #32
 800d2aa:	2b20      	cmp	r3, #32
 800d2ac:	d107      	bne.n	800d2be <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f06f 0220 	mvn.w	r2, #32
 800d2b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f000 fc37 	bl	800db2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d2be:	bf00      	nop
 800d2c0:	3708      	adds	r7, #8
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}
	...

0800d2c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	60b9      	str	r1, [r7, #8]
 800d2d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d2da:	2b01      	cmp	r3, #1
 800d2dc:	d101      	bne.n	800d2e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d2de:	2302      	movs	r3, #2
 800d2e0:	e0b4      	b.n	800d44c <HAL_TIM_PWM_ConfigChannel+0x184>
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2201      	movs	r2, #1
 800d2e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2202      	movs	r2, #2
 800d2ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2b0c      	cmp	r3, #12
 800d2f6:	f200 809f 	bhi.w	800d438 <HAL_TIM_PWM_ConfigChannel+0x170>
 800d2fa:	a201      	add	r2, pc, #4	; (adr r2, 800d300 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d2fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d300:	0800d335 	.word	0x0800d335
 800d304:	0800d439 	.word	0x0800d439
 800d308:	0800d439 	.word	0x0800d439
 800d30c:	0800d439 	.word	0x0800d439
 800d310:	0800d375 	.word	0x0800d375
 800d314:	0800d439 	.word	0x0800d439
 800d318:	0800d439 	.word	0x0800d439
 800d31c:	0800d439 	.word	0x0800d439
 800d320:	0800d3b7 	.word	0x0800d3b7
 800d324:	0800d439 	.word	0x0800d439
 800d328:	0800d439 	.word	0x0800d439
 800d32c:	0800d439 	.word	0x0800d439
 800d330:	0800d3f7 	.word	0x0800d3f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	68b9      	ldr	r1, [r7, #8]
 800d33a:	4618      	mov	r0, r3
 800d33c:	f000 f952 	bl	800d5e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	699a      	ldr	r2, [r3, #24]
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f042 0208 	orr.w	r2, r2, #8
 800d34e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	699a      	ldr	r2, [r3, #24]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f022 0204 	bic.w	r2, r2, #4
 800d35e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	6999      	ldr	r1, [r3, #24]
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	691a      	ldr	r2, [r3, #16]
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	430a      	orrs	r2, r1
 800d370:	619a      	str	r2, [r3, #24]
      break;
 800d372:	e062      	b.n	800d43a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	68b9      	ldr	r1, [r7, #8]
 800d37a:	4618      	mov	r0, r3
 800d37c:	f000 f9a2 	bl	800d6c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	699a      	ldr	r2, [r3, #24]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d38e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	699a      	ldr	r2, [r3, #24]
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d39e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	6999      	ldr	r1, [r3, #24]
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	691b      	ldr	r3, [r3, #16]
 800d3aa:	021a      	lsls	r2, r3, #8
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	430a      	orrs	r2, r1
 800d3b2:	619a      	str	r2, [r3, #24]
      break;
 800d3b4:	e041      	b.n	800d43a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	68b9      	ldr	r1, [r7, #8]
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f000 f9f7 	bl	800d7b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	69da      	ldr	r2, [r3, #28]
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f042 0208 	orr.w	r2, r2, #8
 800d3d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	69da      	ldr	r2, [r3, #28]
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f022 0204 	bic.w	r2, r2, #4
 800d3e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	69d9      	ldr	r1, [r3, #28]
 800d3e8:	68bb      	ldr	r3, [r7, #8]
 800d3ea:	691a      	ldr	r2, [r3, #16]
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	430a      	orrs	r2, r1
 800d3f2:	61da      	str	r2, [r3, #28]
      break;
 800d3f4:	e021      	b.n	800d43a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	68b9      	ldr	r1, [r7, #8]
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f000 fa4b 	bl	800d898 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	69da      	ldr	r2, [r3, #28]
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	69da      	ldr	r2, [r3, #28]
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	69d9      	ldr	r1, [r3, #28]
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	691b      	ldr	r3, [r3, #16]
 800d42c:	021a      	lsls	r2, r3, #8
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	430a      	orrs	r2, r1
 800d434:	61da      	str	r2, [r3, #28]
      break;
 800d436:	e000      	b.n	800d43a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d438:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	2201      	movs	r2, #1
 800d43e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2200      	movs	r2, #0
 800d446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d44a:	2300      	movs	r3, #0
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3710      	adds	r7, #16
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}

0800d454 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d454:	b480      	push	{r7}
 800d456:	b083      	sub	sp, #12
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d45c:	bf00      	nop
 800d45e:	370c      	adds	r7, #12
 800d460:	46bd      	mov	sp, r7
 800d462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d466:	4770      	bx	lr

0800d468 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d468:	b480      	push	{r7}
 800d46a:	b083      	sub	sp, #12
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d470:	bf00      	nop
 800d472:	370c      	adds	r7, #12
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr

0800d47c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d47c:	b480      	push	{r7}
 800d47e:	b083      	sub	sp, #12
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d484:	bf00      	nop
 800d486:	370c      	adds	r7, #12
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr

0800d490 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d490:	b480      	push	{r7}
 800d492:	b083      	sub	sp, #12
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d498:	bf00      	nop
 800d49a:	370c      	adds	r7, #12
 800d49c:	46bd      	mov	sp, r7
 800d49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a2:	4770      	bx	lr

0800d4a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d4a4:	b480      	push	{r7}
 800d4a6:	b085      	sub	sp, #20
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
 800d4ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	4a40      	ldr	r2, [pc, #256]	; (800d5b8 <TIM_Base_SetConfig+0x114>)
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	d013      	beq.n	800d4e4 <TIM_Base_SetConfig+0x40>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4c2:	d00f      	beq.n	800d4e4 <TIM_Base_SetConfig+0x40>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	4a3d      	ldr	r2, [pc, #244]	; (800d5bc <TIM_Base_SetConfig+0x118>)
 800d4c8:	4293      	cmp	r3, r2
 800d4ca:	d00b      	beq.n	800d4e4 <TIM_Base_SetConfig+0x40>
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	4a3c      	ldr	r2, [pc, #240]	; (800d5c0 <TIM_Base_SetConfig+0x11c>)
 800d4d0:	4293      	cmp	r3, r2
 800d4d2:	d007      	beq.n	800d4e4 <TIM_Base_SetConfig+0x40>
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	4a3b      	ldr	r2, [pc, #236]	; (800d5c4 <TIM_Base_SetConfig+0x120>)
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	d003      	beq.n	800d4e4 <TIM_Base_SetConfig+0x40>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	4a3a      	ldr	r2, [pc, #232]	; (800d5c8 <TIM_Base_SetConfig+0x124>)
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d108      	bne.n	800d4f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	685b      	ldr	r3, [r3, #4]
 800d4f0:	68fa      	ldr	r2, [r7, #12]
 800d4f2:	4313      	orrs	r3, r2
 800d4f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	4a2f      	ldr	r2, [pc, #188]	; (800d5b8 <TIM_Base_SetConfig+0x114>)
 800d4fa:	4293      	cmp	r3, r2
 800d4fc:	d02b      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d504:	d027      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	4a2c      	ldr	r2, [pc, #176]	; (800d5bc <TIM_Base_SetConfig+0x118>)
 800d50a:	4293      	cmp	r3, r2
 800d50c:	d023      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	4a2b      	ldr	r2, [pc, #172]	; (800d5c0 <TIM_Base_SetConfig+0x11c>)
 800d512:	4293      	cmp	r3, r2
 800d514:	d01f      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	4a2a      	ldr	r2, [pc, #168]	; (800d5c4 <TIM_Base_SetConfig+0x120>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d01b      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	4a29      	ldr	r2, [pc, #164]	; (800d5c8 <TIM_Base_SetConfig+0x124>)
 800d522:	4293      	cmp	r3, r2
 800d524:	d017      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	4a28      	ldr	r2, [pc, #160]	; (800d5cc <TIM_Base_SetConfig+0x128>)
 800d52a:	4293      	cmp	r3, r2
 800d52c:	d013      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	4a27      	ldr	r2, [pc, #156]	; (800d5d0 <TIM_Base_SetConfig+0x12c>)
 800d532:	4293      	cmp	r3, r2
 800d534:	d00f      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	4a26      	ldr	r2, [pc, #152]	; (800d5d4 <TIM_Base_SetConfig+0x130>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d00b      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	4a25      	ldr	r2, [pc, #148]	; (800d5d8 <TIM_Base_SetConfig+0x134>)
 800d542:	4293      	cmp	r3, r2
 800d544:	d007      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	4a24      	ldr	r2, [pc, #144]	; (800d5dc <TIM_Base_SetConfig+0x138>)
 800d54a:	4293      	cmp	r3, r2
 800d54c:	d003      	beq.n	800d556 <TIM_Base_SetConfig+0xb2>
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	4a23      	ldr	r2, [pc, #140]	; (800d5e0 <TIM_Base_SetConfig+0x13c>)
 800d552:	4293      	cmp	r3, r2
 800d554:	d108      	bne.n	800d568 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d55c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	68db      	ldr	r3, [r3, #12]
 800d562:	68fa      	ldr	r2, [r7, #12]
 800d564:	4313      	orrs	r3, r2
 800d566:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	695b      	ldr	r3, [r3, #20]
 800d572:	4313      	orrs	r3, r2
 800d574:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	68fa      	ldr	r2, [r7, #12]
 800d57a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	689a      	ldr	r2, [r3, #8]
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	4a0a      	ldr	r2, [pc, #40]	; (800d5b8 <TIM_Base_SetConfig+0x114>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d003      	beq.n	800d59c <TIM_Base_SetConfig+0xf8>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	4a0c      	ldr	r2, [pc, #48]	; (800d5c8 <TIM_Base_SetConfig+0x124>)
 800d598:	4293      	cmp	r3, r2
 800d59a:	d103      	bne.n	800d5a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	691a      	ldr	r2, [r3, #16]
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2201      	movs	r2, #1
 800d5a8:	615a      	str	r2, [r3, #20]
}
 800d5aa:	bf00      	nop
 800d5ac:	3714      	adds	r7, #20
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b4:	4770      	bx	lr
 800d5b6:	bf00      	nop
 800d5b8:	40010000 	.word	0x40010000
 800d5bc:	40000400 	.word	0x40000400
 800d5c0:	40000800 	.word	0x40000800
 800d5c4:	40000c00 	.word	0x40000c00
 800d5c8:	40010400 	.word	0x40010400
 800d5cc:	40014000 	.word	0x40014000
 800d5d0:	40014400 	.word	0x40014400
 800d5d4:	40014800 	.word	0x40014800
 800d5d8:	40001800 	.word	0x40001800
 800d5dc:	40001c00 	.word	0x40001c00
 800d5e0:	40002000 	.word	0x40002000

0800d5e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b087      	sub	sp, #28
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6a1b      	ldr	r3, [r3, #32]
 800d5f2:	f023 0201 	bic.w	r2, r3, #1
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	6a1b      	ldr	r3, [r3, #32]
 800d5fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	685b      	ldr	r3, [r3, #4]
 800d604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	699b      	ldr	r3, [r3, #24]
 800d60a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	f023 0303 	bic.w	r3, r3, #3
 800d61a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	68fa      	ldr	r2, [r7, #12]
 800d622:	4313      	orrs	r3, r2
 800d624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	f023 0302 	bic.w	r3, r3, #2
 800d62c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	689b      	ldr	r3, [r3, #8]
 800d632:	697a      	ldr	r2, [r7, #20]
 800d634:	4313      	orrs	r3, r2
 800d636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	4a20      	ldr	r2, [pc, #128]	; (800d6bc <TIM_OC1_SetConfig+0xd8>)
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d003      	beq.n	800d648 <TIM_OC1_SetConfig+0x64>
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	4a1f      	ldr	r2, [pc, #124]	; (800d6c0 <TIM_OC1_SetConfig+0xdc>)
 800d644:	4293      	cmp	r3, r2
 800d646:	d10c      	bne.n	800d662 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	f023 0308 	bic.w	r3, r3, #8
 800d64e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	68db      	ldr	r3, [r3, #12]
 800d654:	697a      	ldr	r2, [r7, #20]
 800d656:	4313      	orrs	r3, r2
 800d658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	f023 0304 	bic.w	r3, r3, #4
 800d660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	4a15      	ldr	r2, [pc, #84]	; (800d6bc <TIM_OC1_SetConfig+0xd8>)
 800d666:	4293      	cmp	r3, r2
 800d668:	d003      	beq.n	800d672 <TIM_OC1_SetConfig+0x8e>
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	4a14      	ldr	r2, [pc, #80]	; (800d6c0 <TIM_OC1_SetConfig+0xdc>)
 800d66e:	4293      	cmp	r3, r2
 800d670:	d111      	bne.n	800d696 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d678:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d680:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	695b      	ldr	r3, [r3, #20]
 800d686:	693a      	ldr	r2, [r7, #16]
 800d688:	4313      	orrs	r3, r2
 800d68a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	699b      	ldr	r3, [r3, #24]
 800d690:	693a      	ldr	r2, [r7, #16]
 800d692:	4313      	orrs	r3, r2
 800d694:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	693a      	ldr	r2, [r7, #16]
 800d69a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	68fa      	ldr	r2, [r7, #12]
 800d6a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	685a      	ldr	r2, [r3, #4]
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	697a      	ldr	r2, [r7, #20]
 800d6ae:	621a      	str	r2, [r3, #32]
}
 800d6b0:	bf00      	nop
 800d6b2:	371c      	adds	r7, #28
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ba:	4770      	bx	lr
 800d6bc:	40010000 	.word	0x40010000
 800d6c0:	40010400 	.word	0x40010400

0800d6c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b087      	sub	sp, #28
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
 800d6cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6a1b      	ldr	r3, [r3, #32]
 800d6d2:	f023 0210 	bic.w	r2, r3, #16
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6a1b      	ldr	r3, [r3, #32]
 800d6de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	685b      	ldr	r3, [r3, #4]
 800d6e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	699b      	ldr	r3, [r3, #24]
 800d6ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d6f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d6fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	021b      	lsls	r3, r3, #8
 800d702:	68fa      	ldr	r2, [r7, #12]
 800d704:	4313      	orrs	r3, r2
 800d706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d708:	697b      	ldr	r3, [r7, #20]
 800d70a:	f023 0320 	bic.w	r3, r3, #32
 800d70e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	689b      	ldr	r3, [r3, #8]
 800d714:	011b      	lsls	r3, r3, #4
 800d716:	697a      	ldr	r2, [r7, #20]
 800d718:	4313      	orrs	r3, r2
 800d71a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	4a22      	ldr	r2, [pc, #136]	; (800d7a8 <TIM_OC2_SetConfig+0xe4>)
 800d720:	4293      	cmp	r3, r2
 800d722:	d003      	beq.n	800d72c <TIM_OC2_SetConfig+0x68>
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	4a21      	ldr	r2, [pc, #132]	; (800d7ac <TIM_OC2_SetConfig+0xe8>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d10d      	bne.n	800d748 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d72c:	697b      	ldr	r3, [r7, #20]
 800d72e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	011b      	lsls	r3, r3, #4
 800d73a:	697a      	ldr	r2, [r7, #20]
 800d73c:	4313      	orrs	r3, r2
 800d73e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d746:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	4a17      	ldr	r2, [pc, #92]	; (800d7a8 <TIM_OC2_SetConfig+0xe4>)
 800d74c:	4293      	cmp	r3, r2
 800d74e:	d003      	beq.n	800d758 <TIM_OC2_SetConfig+0x94>
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	4a16      	ldr	r2, [pc, #88]	; (800d7ac <TIM_OC2_SetConfig+0xe8>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d113      	bne.n	800d780 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d75e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d766:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	695b      	ldr	r3, [r3, #20]
 800d76c:	009b      	lsls	r3, r3, #2
 800d76e:	693a      	ldr	r2, [r7, #16]
 800d770:	4313      	orrs	r3, r2
 800d772:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	699b      	ldr	r3, [r3, #24]
 800d778:	009b      	lsls	r3, r3, #2
 800d77a:	693a      	ldr	r2, [r7, #16]
 800d77c:	4313      	orrs	r3, r2
 800d77e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	693a      	ldr	r2, [r7, #16]
 800d784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	68fa      	ldr	r2, [r7, #12]
 800d78a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	685a      	ldr	r2, [r3, #4]
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	697a      	ldr	r2, [r7, #20]
 800d798:	621a      	str	r2, [r3, #32]
}
 800d79a:	bf00      	nop
 800d79c:	371c      	adds	r7, #28
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop
 800d7a8:	40010000 	.word	0x40010000
 800d7ac:	40010400 	.word	0x40010400

0800d7b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b087      	sub	sp, #28
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
 800d7b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6a1b      	ldr	r3, [r3, #32]
 800d7be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6a1b      	ldr	r3, [r3, #32]
 800d7ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	69db      	ldr	r3, [r3, #28]
 800d7d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f023 0303 	bic.w	r3, r3, #3
 800d7e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	68fa      	ldr	r2, [r7, #12]
 800d7ee:	4313      	orrs	r3, r2
 800d7f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d7f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	689b      	ldr	r3, [r3, #8]
 800d7fe:	021b      	lsls	r3, r3, #8
 800d800:	697a      	ldr	r2, [r7, #20]
 800d802:	4313      	orrs	r3, r2
 800d804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	4a21      	ldr	r2, [pc, #132]	; (800d890 <TIM_OC3_SetConfig+0xe0>)
 800d80a:	4293      	cmp	r3, r2
 800d80c:	d003      	beq.n	800d816 <TIM_OC3_SetConfig+0x66>
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	4a20      	ldr	r2, [pc, #128]	; (800d894 <TIM_OC3_SetConfig+0xe4>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d10d      	bne.n	800d832 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d816:	697b      	ldr	r3, [r7, #20]
 800d818:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d81c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	68db      	ldr	r3, [r3, #12]
 800d822:	021b      	lsls	r3, r3, #8
 800d824:	697a      	ldr	r2, [r7, #20]
 800d826:	4313      	orrs	r3, r2
 800d828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	4a16      	ldr	r2, [pc, #88]	; (800d890 <TIM_OC3_SetConfig+0xe0>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d003      	beq.n	800d842 <TIM_OC3_SetConfig+0x92>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	4a15      	ldr	r2, [pc, #84]	; (800d894 <TIM_OC3_SetConfig+0xe4>)
 800d83e:	4293      	cmp	r3, r2
 800d840:	d113      	bne.n	800d86a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d842:	693b      	ldr	r3, [r7, #16]
 800d844:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	695b      	ldr	r3, [r3, #20]
 800d856:	011b      	lsls	r3, r3, #4
 800d858:	693a      	ldr	r2, [r7, #16]
 800d85a:	4313      	orrs	r3, r2
 800d85c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	699b      	ldr	r3, [r3, #24]
 800d862:	011b      	lsls	r3, r3, #4
 800d864:	693a      	ldr	r2, [r7, #16]
 800d866:	4313      	orrs	r3, r2
 800d868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	693a      	ldr	r2, [r7, #16]
 800d86e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	68fa      	ldr	r2, [r7, #12]
 800d874:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	685a      	ldr	r2, [r3, #4]
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	697a      	ldr	r2, [r7, #20]
 800d882:	621a      	str	r2, [r3, #32]
}
 800d884:	bf00      	nop
 800d886:	371c      	adds	r7, #28
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr
 800d890:	40010000 	.word	0x40010000
 800d894:	40010400 	.word	0x40010400

0800d898 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d898:	b480      	push	{r7}
 800d89a:	b087      	sub	sp, #28
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
 800d8a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6a1b      	ldr	r3, [r3, #32]
 800d8a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6a1b      	ldr	r3, [r3, #32]
 800d8b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	685b      	ldr	r3, [r3, #4]
 800d8b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	69db      	ldr	r3, [r3, #28]
 800d8be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d8c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d8ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	021b      	lsls	r3, r3, #8
 800d8d6:	68fa      	ldr	r2, [r7, #12]
 800d8d8:	4313      	orrs	r3, r2
 800d8da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d8e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	689b      	ldr	r3, [r3, #8]
 800d8e8:	031b      	lsls	r3, r3, #12
 800d8ea:	693a      	ldr	r2, [r7, #16]
 800d8ec:	4313      	orrs	r3, r2
 800d8ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	4a12      	ldr	r2, [pc, #72]	; (800d93c <TIM_OC4_SetConfig+0xa4>)
 800d8f4:	4293      	cmp	r3, r2
 800d8f6:	d003      	beq.n	800d900 <TIM_OC4_SetConfig+0x68>
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	4a11      	ldr	r2, [pc, #68]	; (800d940 <TIM_OC4_SetConfig+0xa8>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	d109      	bne.n	800d914 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d906:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	695b      	ldr	r3, [r3, #20]
 800d90c:	019b      	lsls	r3, r3, #6
 800d90e:	697a      	ldr	r2, [r7, #20]
 800d910:	4313      	orrs	r3, r2
 800d912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	697a      	ldr	r2, [r7, #20]
 800d918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	68fa      	ldr	r2, [r7, #12]
 800d91e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	685a      	ldr	r2, [r3, #4]
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	693a      	ldr	r2, [r7, #16]
 800d92c:	621a      	str	r2, [r3, #32]
}
 800d92e:	bf00      	nop
 800d930:	371c      	adds	r7, #28
 800d932:	46bd      	mov	sp, r7
 800d934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d938:	4770      	bx	lr
 800d93a:	bf00      	nop
 800d93c:	40010000 	.word	0x40010000
 800d940:	40010400 	.word	0x40010400

0800d944 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d944:	b480      	push	{r7}
 800d946:	b087      	sub	sp, #28
 800d948:	af00      	add	r7, sp, #0
 800d94a:	60f8      	str	r0, [r7, #12]
 800d94c:	60b9      	str	r1, [r7, #8]
 800d94e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d950:	68bb      	ldr	r3, [r7, #8]
 800d952:	f003 031f 	and.w	r3, r3, #31
 800d956:	2201      	movs	r2, #1
 800d958:	fa02 f303 	lsl.w	r3, r2, r3
 800d95c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	6a1a      	ldr	r2, [r3, #32]
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	43db      	mvns	r3, r3
 800d966:	401a      	ands	r2, r3
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	6a1a      	ldr	r2, [r3, #32]
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	f003 031f 	and.w	r3, r3, #31
 800d976:	6879      	ldr	r1, [r7, #4]
 800d978:	fa01 f303 	lsl.w	r3, r1, r3
 800d97c:	431a      	orrs	r2, r3
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	621a      	str	r2, [r3, #32]
}
 800d982:	bf00      	nop
 800d984:	371c      	adds	r7, #28
 800d986:	46bd      	mov	sp, r7
 800d988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98c:	4770      	bx	lr
	...

0800d990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d990:	b480      	push	{r7}
 800d992:	b085      	sub	sp, #20
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d9a0:	2b01      	cmp	r3, #1
 800d9a2:	d101      	bne.n	800d9a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d9a4:	2302      	movs	r3, #2
 800d9a6:	e05a      	b.n	800da5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2202      	movs	r2, #2
 800d9b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	689b      	ldr	r3, [r3, #8]
 800d9c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d9ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	68fa      	ldr	r2, [r7, #12]
 800d9d6:	4313      	orrs	r3, r2
 800d9d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	68fa      	ldr	r2, [r7, #12]
 800d9e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	4a21      	ldr	r2, [pc, #132]	; (800da6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d9e8:	4293      	cmp	r3, r2
 800d9ea:	d022      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d9f4:	d01d      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	4a1d      	ldr	r2, [pc, #116]	; (800da70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d9fc:	4293      	cmp	r3, r2
 800d9fe:	d018      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	4a1b      	ldr	r2, [pc, #108]	; (800da74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800da06:	4293      	cmp	r3, r2
 800da08:	d013      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	4a1a      	ldr	r2, [pc, #104]	; (800da78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800da10:	4293      	cmp	r3, r2
 800da12:	d00e      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	4a18      	ldr	r2, [pc, #96]	; (800da7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d009      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4a17      	ldr	r2, [pc, #92]	; (800da80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d004      	beq.n	800da32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	4a15      	ldr	r2, [pc, #84]	; (800da84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d10c      	bne.n	800da4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	685b      	ldr	r3, [r3, #4]
 800da3e:	68ba      	ldr	r2, [r7, #8]
 800da40:	4313      	orrs	r3, r2
 800da42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	68ba      	ldr	r2, [r7, #8]
 800da4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2201      	movs	r2, #1
 800da50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2200      	movs	r2, #0
 800da58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800da5c:	2300      	movs	r3, #0
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3714      	adds	r7, #20
 800da62:	46bd      	mov	sp, r7
 800da64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da68:	4770      	bx	lr
 800da6a:	bf00      	nop
 800da6c:	40010000 	.word	0x40010000
 800da70:	40000400 	.word	0x40000400
 800da74:	40000800 	.word	0x40000800
 800da78:	40000c00 	.word	0x40000c00
 800da7c:	40010400 	.word	0x40010400
 800da80:	40014000 	.word	0x40014000
 800da84:	40001800 	.word	0x40001800

0800da88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800da88:	b480      	push	{r7}
 800da8a:	b085      	sub	sp, #20
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
 800da90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800da92:	2300      	movs	r3, #0
 800da94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da9c:	2b01      	cmp	r3, #1
 800da9e:	d101      	bne.n	800daa4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800daa0:	2302      	movs	r3, #2
 800daa2:	e03d      	b.n	800db20 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2201      	movs	r2, #1
 800daa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	68db      	ldr	r3, [r3, #12]
 800dab6:	4313      	orrs	r3, r2
 800dab8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	689b      	ldr	r3, [r3, #8]
 800dac4:	4313      	orrs	r3, r2
 800dac6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	4313      	orrs	r3, r2
 800dad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	4313      	orrs	r3, r2
 800dae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	691b      	ldr	r3, [r3, #16]
 800daee:	4313      	orrs	r3, r2
 800daf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	695b      	ldr	r3, [r3, #20]
 800dafc:	4313      	orrs	r3, r2
 800dafe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	69db      	ldr	r3, [r3, #28]
 800db0a:	4313      	orrs	r3, r2
 800db0c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	68fa      	ldr	r2, [r7, #12]
 800db14:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2200      	movs	r2, #0
 800db1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800db1e:	2300      	movs	r3, #0
}
 800db20:	4618      	mov	r0, r3
 800db22:	3714      	adds	r7, #20
 800db24:	46bd      	mov	sp, r7
 800db26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2a:	4770      	bx	lr

0800db2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800db2c:	b480      	push	{r7}
 800db2e:	b083      	sub	sp, #12
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800db34:	bf00      	nop
 800db36:	370c      	adds	r7, #12
 800db38:	46bd      	mov	sp, r7
 800db3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3e:	4770      	bx	lr

0800db40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800db40:	b480      	push	{r7}
 800db42:	b083      	sub	sp, #12
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800db48:	bf00      	nop
 800db4a:	370c      	adds	r7, #12
 800db4c:	46bd      	mov	sp, r7
 800db4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db52:	4770      	bx	lr

0800db54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b082      	sub	sp, #8
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d101      	bne.n	800db66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800db62:	2301      	movs	r3, #1
 800db64:	e03f      	b.n	800dbe6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800db6c:	b2db      	uxtb	r3, r3
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d106      	bne.n	800db80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	2200      	movs	r2, #0
 800db76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f7f8 fbb4 	bl	80062e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	2224      	movs	r2, #36	; 0x24
 800db84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	68da      	ldr	r2, [r3, #12]
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800db96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800db98:	6878      	ldr	r0, [r7, #4]
 800db9a:	f000 f829 	bl	800dbf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	691a      	ldr	r2, [r3, #16]
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dbac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	695a      	ldr	r2, [r3, #20]
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dbbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	68da      	ldr	r2, [r3, #12]
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dbcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2220      	movs	r2, #32
 800dbd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2220      	movs	r2, #32
 800dbe0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800dbe4:	2300      	movs	r3, #0
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3708      	adds	r7, #8
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd80      	pop	{r7, pc}
	...

0800dbf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbf4:	b085      	sub	sp, #20
 800dbf6:	af00      	add	r7, sp, #0
 800dbf8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	691b      	ldr	r3, [r3, #16]
 800dc00:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	68da      	ldr	r2, [r3, #12]
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	430a      	orrs	r2, r1
 800dc0e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	689a      	ldr	r2, [r3, #8]
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	691b      	ldr	r3, [r3, #16]
 800dc18:	431a      	orrs	r2, r3
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	695b      	ldr	r3, [r3, #20]
 800dc1e:	431a      	orrs	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	69db      	ldr	r3, [r3, #28]
 800dc24:	4313      	orrs	r3, r2
 800dc26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	68db      	ldr	r3, [r3, #12]
 800dc2e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800dc32:	f023 030c 	bic.w	r3, r3, #12
 800dc36:	687a      	ldr	r2, [r7, #4]
 800dc38:	6812      	ldr	r2, [r2, #0]
 800dc3a:	68f9      	ldr	r1, [r7, #12]
 800dc3c:	430b      	orrs	r3, r1
 800dc3e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	695b      	ldr	r3, [r3, #20]
 800dc46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	699a      	ldr	r2, [r3, #24]
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	430a      	orrs	r2, r1
 800dc54:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	69db      	ldr	r3, [r3, #28]
 800dc5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dc5e:	f040 818b 	bne.w	800df78 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	4ac1      	ldr	r2, [pc, #772]	; (800df6c <UART_SetConfig+0x37c>)
 800dc68:	4293      	cmp	r3, r2
 800dc6a:	d005      	beq.n	800dc78 <UART_SetConfig+0x88>
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	4abf      	ldr	r2, [pc, #764]	; (800df70 <UART_SetConfig+0x380>)
 800dc72:	4293      	cmp	r3, r2
 800dc74:	f040 80bd 	bne.w	800ddf2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800dc78:	f7fc fbcc 	bl	800a414 <HAL_RCC_GetPCLK2Freq>
 800dc7c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	461d      	mov	r5, r3
 800dc82:	f04f 0600 	mov.w	r6, #0
 800dc86:	46a8      	mov	r8, r5
 800dc88:	46b1      	mov	r9, r6
 800dc8a:	eb18 0308 	adds.w	r3, r8, r8
 800dc8e:	eb49 0409 	adc.w	r4, r9, r9
 800dc92:	4698      	mov	r8, r3
 800dc94:	46a1      	mov	r9, r4
 800dc96:	eb18 0805 	adds.w	r8, r8, r5
 800dc9a:	eb49 0906 	adc.w	r9, r9, r6
 800dc9e:	f04f 0100 	mov.w	r1, #0
 800dca2:	f04f 0200 	mov.w	r2, #0
 800dca6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dcaa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dcae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dcb2:	4688      	mov	r8, r1
 800dcb4:	4691      	mov	r9, r2
 800dcb6:	eb18 0005 	adds.w	r0, r8, r5
 800dcba:	eb49 0106 	adc.w	r1, r9, r6
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	685b      	ldr	r3, [r3, #4]
 800dcc2:	461d      	mov	r5, r3
 800dcc4:	f04f 0600 	mov.w	r6, #0
 800dcc8:	196b      	adds	r3, r5, r5
 800dcca:	eb46 0406 	adc.w	r4, r6, r6
 800dcce:	461a      	mov	r2, r3
 800dcd0:	4623      	mov	r3, r4
 800dcd2:	f7f2 fff1 	bl	8000cb8 <__aeabi_uldivmod>
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	460c      	mov	r4, r1
 800dcda:	461a      	mov	r2, r3
 800dcdc:	4ba5      	ldr	r3, [pc, #660]	; (800df74 <UART_SetConfig+0x384>)
 800dcde:	fba3 2302 	umull	r2, r3, r3, r2
 800dce2:	095b      	lsrs	r3, r3, #5
 800dce4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dce8:	68bb      	ldr	r3, [r7, #8]
 800dcea:	461d      	mov	r5, r3
 800dcec:	f04f 0600 	mov.w	r6, #0
 800dcf0:	46a9      	mov	r9, r5
 800dcf2:	46b2      	mov	sl, r6
 800dcf4:	eb19 0309 	adds.w	r3, r9, r9
 800dcf8:	eb4a 040a 	adc.w	r4, sl, sl
 800dcfc:	4699      	mov	r9, r3
 800dcfe:	46a2      	mov	sl, r4
 800dd00:	eb19 0905 	adds.w	r9, r9, r5
 800dd04:	eb4a 0a06 	adc.w	sl, sl, r6
 800dd08:	f04f 0100 	mov.w	r1, #0
 800dd0c:	f04f 0200 	mov.w	r2, #0
 800dd10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd14:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd1c:	4689      	mov	r9, r1
 800dd1e:	4692      	mov	sl, r2
 800dd20:	eb19 0005 	adds.w	r0, r9, r5
 800dd24:	eb4a 0106 	adc.w	r1, sl, r6
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	685b      	ldr	r3, [r3, #4]
 800dd2c:	461d      	mov	r5, r3
 800dd2e:	f04f 0600 	mov.w	r6, #0
 800dd32:	196b      	adds	r3, r5, r5
 800dd34:	eb46 0406 	adc.w	r4, r6, r6
 800dd38:	461a      	mov	r2, r3
 800dd3a:	4623      	mov	r3, r4
 800dd3c:	f7f2 ffbc 	bl	8000cb8 <__aeabi_uldivmod>
 800dd40:	4603      	mov	r3, r0
 800dd42:	460c      	mov	r4, r1
 800dd44:	461a      	mov	r2, r3
 800dd46:	4b8b      	ldr	r3, [pc, #556]	; (800df74 <UART_SetConfig+0x384>)
 800dd48:	fba3 1302 	umull	r1, r3, r3, r2
 800dd4c:	095b      	lsrs	r3, r3, #5
 800dd4e:	2164      	movs	r1, #100	; 0x64
 800dd50:	fb01 f303 	mul.w	r3, r1, r3
 800dd54:	1ad3      	subs	r3, r2, r3
 800dd56:	00db      	lsls	r3, r3, #3
 800dd58:	3332      	adds	r3, #50	; 0x32
 800dd5a:	4a86      	ldr	r2, [pc, #536]	; (800df74 <UART_SetConfig+0x384>)
 800dd5c:	fba2 2303 	umull	r2, r3, r2, r3
 800dd60:	095b      	lsrs	r3, r3, #5
 800dd62:	005b      	lsls	r3, r3, #1
 800dd64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800dd68:	4498      	add	r8, r3
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	461d      	mov	r5, r3
 800dd6e:	f04f 0600 	mov.w	r6, #0
 800dd72:	46a9      	mov	r9, r5
 800dd74:	46b2      	mov	sl, r6
 800dd76:	eb19 0309 	adds.w	r3, r9, r9
 800dd7a:	eb4a 040a 	adc.w	r4, sl, sl
 800dd7e:	4699      	mov	r9, r3
 800dd80:	46a2      	mov	sl, r4
 800dd82:	eb19 0905 	adds.w	r9, r9, r5
 800dd86:	eb4a 0a06 	adc.w	sl, sl, r6
 800dd8a:	f04f 0100 	mov.w	r1, #0
 800dd8e:	f04f 0200 	mov.w	r2, #0
 800dd92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd9e:	4689      	mov	r9, r1
 800dda0:	4692      	mov	sl, r2
 800dda2:	eb19 0005 	adds.w	r0, r9, r5
 800dda6:	eb4a 0106 	adc.w	r1, sl, r6
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	461d      	mov	r5, r3
 800ddb0:	f04f 0600 	mov.w	r6, #0
 800ddb4:	196b      	adds	r3, r5, r5
 800ddb6:	eb46 0406 	adc.w	r4, r6, r6
 800ddba:	461a      	mov	r2, r3
 800ddbc:	4623      	mov	r3, r4
 800ddbe:	f7f2 ff7b 	bl	8000cb8 <__aeabi_uldivmod>
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	460c      	mov	r4, r1
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	4b6a      	ldr	r3, [pc, #424]	; (800df74 <UART_SetConfig+0x384>)
 800ddca:	fba3 1302 	umull	r1, r3, r3, r2
 800ddce:	095b      	lsrs	r3, r3, #5
 800ddd0:	2164      	movs	r1, #100	; 0x64
 800ddd2:	fb01 f303 	mul.w	r3, r1, r3
 800ddd6:	1ad3      	subs	r3, r2, r3
 800ddd8:	00db      	lsls	r3, r3, #3
 800ddda:	3332      	adds	r3, #50	; 0x32
 800dddc:	4a65      	ldr	r2, [pc, #404]	; (800df74 <UART_SetConfig+0x384>)
 800ddde:	fba2 2303 	umull	r2, r3, r2, r3
 800dde2:	095b      	lsrs	r3, r3, #5
 800dde4:	f003 0207 	and.w	r2, r3, #7
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	4442      	add	r2, r8
 800ddee:	609a      	str	r2, [r3, #8]
 800ddf0:	e26f      	b.n	800e2d2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ddf2:	f7fc fafb 	bl	800a3ec <HAL_RCC_GetPCLK1Freq>
 800ddf6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	461d      	mov	r5, r3
 800ddfc:	f04f 0600 	mov.w	r6, #0
 800de00:	46a8      	mov	r8, r5
 800de02:	46b1      	mov	r9, r6
 800de04:	eb18 0308 	adds.w	r3, r8, r8
 800de08:	eb49 0409 	adc.w	r4, r9, r9
 800de0c:	4698      	mov	r8, r3
 800de0e:	46a1      	mov	r9, r4
 800de10:	eb18 0805 	adds.w	r8, r8, r5
 800de14:	eb49 0906 	adc.w	r9, r9, r6
 800de18:	f04f 0100 	mov.w	r1, #0
 800de1c:	f04f 0200 	mov.w	r2, #0
 800de20:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800de24:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800de28:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800de2c:	4688      	mov	r8, r1
 800de2e:	4691      	mov	r9, r2
 800de30:	eb18 0005 	adds.w	r0, r8, r5
 800de34:	eb49 0106 	adc.w	r1, r9, r6
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	461d      	mov	r5, r3
 800de3e:	f04f 0600 	mov.w	r6, #0
 800de42:	196b      	adds	r3, r5, r5
 800de44:	eb46 0406 	adc.w	r4, r6, r6
 800de48:	461a      	mov	r2, r3
 800de4a:	4623      	mov	r3, r4
 800de4c:	f7f2 ff34 	bl	8000cb8 <__aeabi_uldivmod>
 800de50:	4603      	mov	r3, r0
 800de52:	460c      	mov	r4, r1
 800de54:	461a      	mov	r2, r3
 800de56:	4b47      	ldr	r3, [pc, #284]	; (800df74 <UART_SetConfig+0x384>)
 800de58:	fba3 2302 	umull	r2, r3, r3, r2
 800de5c:	095b      	lsrs	r3, r3, #5
 800de5e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	461d      	mov	r5, r3
 800de66:	f04f 0600 	mov.w	r6, #0
 800de6a:	46a9      	mov	r9, r5
 800de6c:	46b2      	mov	sl, r6
 800de6e:	eb19 0309 	adds.w	r3, r9, r9
 800de72:	eb4a 040a 	adc.w	r4, sl, sl
 800de76:	4699      	mov	r9, r3
 800de78:	46a2      	mov	sl, r4
 800de7a:	eb19 0905 	adds.w	r9, r9, r5
 800de7e:	eb4a 0a06 	adc.w	sl, sl, r6
 800de82:	f04f 0100 	mov.w	r1, #0
 800de86:	f04f 0200 	mov.w	r2, #0
 800de8a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800de8e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800de92:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800de96:	4689      	mov	r9, r1
 800de98:	4692      	mov	sl, r2
 800de9a:	eb19 0005 	adds.w	r0, r9, r5
 800de9e:	eb4a 0106 	adc.w	r1, sl, r6
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	685b      	ldr	r3, [r3, #4]
 800dea6:	461d      	mov	r5, r3
 800dea8:	f04f 0600 	mov.w	r6, #0
 800deac:	196b      	adds	r3, r5, r5
 800deae:	eb46 0406 	adc.w	r4, r6, r6
 800deb2:	461a      	mov	r2, r3
 800deb4:	4623      	mov	r3, r4
 800deb6:	f7f2 feff 	bl	8000cb8 <__aeabi_uldivmod>
 800deba:	4603      	mov	r3, r0
 800debc:	460c      	mov	r4, r1
 800debe:	461a      	mov	r2, r3
 800dec0:	4b2c      	ldr	r3, [pc, #176]	; (800df74 <UART_SetConfig+0x384>)
 800dec2:	fba3 1302 	umull	r1, r3, r3, r2
 800dec6:	095b      	lsrs	r3, r3, #5
 800dec8:	2164      	movs	r1, #100	; 0x64
 800deca:	fb01 f303 	mul.w	r3, r1, r3
 800dece:	1ad3      	subs	r3, r2, r3
 800ded0:	00db      	lsls	r3, r3, #3
 800ded2:	3332      	adds	r3, #50	; 0x32
 800ded4:	4a27      	ldr	r2, [pc, #156]	; (800df74 <UART_SetConfig+0x384>)
 800ded6:	fba2 2303 	umull	r2, r3, r2, r3
 800deda:	095b      	lsrs	r3, r3, #5
 800dedc:	005b      	lsls	r3, r3, #1
 800dede:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800dee2:	4498      	add	r8, r3
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	461d      	mov	r5, r3
 800dee8:	f04f 0600 	mov.w	r6, #0
 800deec:	46a9      	mov	r9, r5
 800deee:	46b2      	mov	sl, r6
 800def0:	eb19 0309 	adds.w	r3, r9, r9
 800def4:	eb4a 040a 	adc.w	r4, sl, sl
 800def8:	4699      	mov	r9, r3
 800defa:	46a2      	mov	sl, r4
 800defc:	eb19 0905 	adds.w	r9, r9, r5
 800df00:	eb4a 0a06 	adc.w	sl, sl, r6
 800df04:	f04f 0100 	mov.w	r1, #0
 800df08:	f04f 0200 	mov.w	r2, #0
 800df0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800df10:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800df14:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800df18:	4689      	mov	r9, r1
 800df1a:	4692      	mov	sl, r2
 800df1c:	eb19 0005 	adds.w	r0, r9, r5
 800df20:	eb4a 0106 	adc.w	r1, sl, r6
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	685b      	ldr	r3, [r3, #4]
 800df28:	461d      	mov	r5, r3
 800df2a:	f04f 0600 	mov.w	r6, #0
 800df2e:	196b      	adds	r3, r5, r5
 800df30:	eb46 0406 	adc.w	r4, r6, r6
 800df34:	461a      	mov	r2, r3
 800df36:	4623      	mov	r3, r4
 800df38:	f7f2 febe 	bl	8000cb8 <__aeabi_uldivmod>
 800df3c:	4603      	mov	r3, r0
 800df3e:	460c      	mov	r4, r1
 800df40:	461a      	mov	r2, r3
 800df42:	4b0c      	ldr	r3, [pc, #48]	; (800df74 <UART_SetConfig+0x384>)
 800df44:	fba3 1302 	umull	r1, r3, r3, r2
 800df48:	095b      	lsrs	r3, r3, #5
 800df4a:	2164      	movs	r1, #100	; 0x64
 800df4c:	fb01 f303 	mul.w	r3, r1, r3
 800df50:	1ad3      	subs	r3, r2, r3
 800df52:	00db      	lsls	r3, r3, #3
 800df54:	3332      	adds	r3, #50	; 0x32
 800df56:	4a07      	ldr	r2, [pc, #28]	; (800df74 <UART_SetConfig+0x384>)
 800df58:	fba2 2303 	umull	r2, r3, r2, r3
 800df5c:	095b      	lsrs	r3, r3, #5
 800df5e:	f003 0207 	and.w	r2, r3, #7
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	4442      	add	r2, r8
 800df68:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800df6a:	e1b2      	b.n	800e2d2 <UART_SetConfig+0x6e2>
 800df6c:	40011000 	.word	0x40011000
 800df70:	40011400 	.word	0x40011400
 800df74:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4ad7      	ldr	r2, [pc, #860]	; (800e2dc <UART_SetConfig+0x6ec>)
 800df7e:	4293      	cmp	r3, r2
 800df80:	d005      	beq.n	800df8e <UART_SetConfig+0x39e>
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	4ad6      	ldr	r2, [pc, #856]	; (800e2e0 <UART_SetConfig+0x6f0>)
 800df88:	4293      	cmp	r3, r2
 800df8a:	f040 80d1 	bne.w	800e130 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800df8e:	f7fc fa41 	bl	800a414 <HAL_RCC_GetPCLK2Freq>
 800df92:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800df94:	68bb      	ldr	r3, [r7, #8]
 800df96:	469a      	mov	sl, r3
 800df98:	f04f 0b00 	mov.w	fp, #0
 800df9c:	46d0      	mov	r8, sl
 800df9e:	46d9      	mov	r9, fp
 800dfa0:	eb18 0308 	adds.w	r3, r8, r8
 800dfa4:	eb49 0409 	adc.w	r4, r9, r9
 800dfa8:	4698      	mov	r8, r3
 800dfaa:	46a1      	mov	r9, r4
 800dfac:	eb18 080a 	adds.w	r8, r8, sl
 800dfb0:	eb49 090b 	adc.w	r9, r9, fp
 800dfb4:	f04f 0100 	mov.w	r1, #0
 800dfb8:	f04f 0200 	mov.w	r2, #0
 800dfbc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dfc0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dfc4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dfc8:	4688      	mov	r8, r1
 800dfca:	4691      	mov	r9, r2
 800dfcc:	eb1a 0508 	adds.w	r5, sl, r8
 800dfd0:	eb4b 0609 	adc.w	r6, fp, r9
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	685b      	ldr	r3, [r3, #4]
 800dfd8:	4619      	mov	r1, r3
 800dfda:	f04f 0200 	mov.w	r2, #0
 800dfde:	f04f 0300 	mov.w	r3, #0
 800dfe2:	f04f 0400 	mov.w	r4, #0
 800dfe6:	0094      	lsls	r4, r2, #2
 800dfe8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dfec:	008b      	lsls	r3, r1, #2
 800dfee:	461a      	mov	r2, r3
 800dff0:	4623      	mov	r3, r4
 800dff2:	4628      	mov	r0, r5
 800dff4:	4631      	mov	r1, r6
 800dff6:	f7f2 fe5f 	bl	8000cb8 <__aeabi_uldivmod>
 800dffa:	4603      	mov	r3, r0
 800dffc:	460c      	mov	r4, r1
 800dffe:	461a      	mov	r2, r3
 800e000:	4bb8      	ldr	r3, [pc, #736]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e002:	fba3 2302 	umull	r2, r3, r3, r2
 800e006:	095b      	lsrs	r3, r3, #5
 800e008:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	469b      	mov	fp, r3
 800e010:	f04f 0c00 	mov.w	ip, #0
 800e014:	46d9      	mov	r9, fp
 800e016:	46e2      	mov	sl, ip
 800e018:	eb19 0309 	adds.w	r3, r9, r9
 800e01c:	eb4a 040a 	adc.w	r4, sl, sl
 800e020:	4699      	mov	r9, r3
 800e022:	46a2      	mov	sl, r4
 800e024:	eb19 090b 	adds.w	r9, r9, fp
 800e028:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e02c:	f04f 0100 	mov.w	r1, #0
 800e030:	f04f 0200 	mov.w	r2, #0
 800e034:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e038:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e03c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e040:	4689      	mov	r9, r1
 800e042:	4692      	mov	sl, r2
 800e044:	eb1b 0509 	adds.w	r5, fp, r9
 800e048:	eb4c 060a 	adc.w	r6, ip, sl
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	685b      	ldr	r3, [r3, #4]
 800e050:	4619      	mov	r1, r3
 800e052:	f04f 0200 	mov.w	r2, #0
 800e056:	f04f 0300 	mov.w	r3, #0
 800e05a:	f04f 0400 	mov.w	r4, #0
 800e05e:	0094      	lsls	r4, r2, #2
 800e060:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e064:	008b      	lsls	r3, r1, #2
 800e066:	461a      	mov	r2, r3
 800e068:	4623      	mov	r3, r4
 800e06a:	4628      	mov	r0, r5
 800e06c:	4631      	mov	r1, r6
 800e06e:	f7f2 fe23 	bl	8000cb8 <__aeabi_uldivmod>
 800e072:	4603      	mov	r3, r0
 800e074:	460c      	mov	r4, r1
 800e076:	461a      	mov	r2, r3
 800e078:	4b9a      	ldr	r3, [pc, #616]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e07a:	fba3 1302 	umull	r1, r3, r3, r2
 800e07e:	095b      	lsrs	r3, r3, #5
 800e080:	2164      	movs	r1, #100	; 0x64
 800e082:	fb01 f303 	mul.w	r3, r1, r3
 800e086:	1ad3      	subs	r3, r2, r3
 800e088:	011b      	lsls	r3, r3, #4
 800e08a:	3332      	adds	r3, #50	; 0x32
 800e08c:	4a95      	ldr	r2, [pc, #596]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e08e:	fba2 2303 	umull	r2, r3, r2, r3
 800e092:	095b      	lsrs	r3, r3, #5
 800e094:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e098:	4498      	add	r8, r3
 800e09a:	68bb      	ldr	r3, [r7, #8]
 800e09c:	469b      	mov	fp, r3
 800e09e:	f04f 0c00 	mov.w	ip, #0
 800e0a2:	46d9      	mov	r9, fp
 800e0a4:	46e2      	mov	sl, ip
 800e0a6:	eb19 0309 	adds.w	r3, r9, r9
 800e0aa:	eb4a 040a 	adc.w	r4, sl, sl
 800e0ae:	4699      	mov	r9, r3
 800e0b0:	46a2      	mov	sl, r4
 800e0b2:	eb19 090b 	adds.w	r9, r9, fp
 800e0b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e0ba:	f04f 0100 	mov.w	r1, #0
 800e0be:	f04f 0200 	mov.w	r2, #0
 800e0c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e0c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e0ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e0ce:	4689      	mov	r9, r1
 800e0d0:	4692      	mov	sl, r2
 800e0d2:	eb1b 0509 	adds.w	r5, fp, r9
 800e0d6:	eb4c 060a 	adc.w	r6, ip, sl
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	685b      	ldr	r3, [r3, #4]
 800e0de:	4619      	mov	r1, r3
 800e0e0:	f04f 0200 	mov.w	r2, #0
 800e0e4:	f04f 0300 	mov.w	r3, #0
 800e0e8:	f04f 0400 	mov.w	r4, #0
 800e0ec:	0094      	lsls	r4, r2, #2
 800e0ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e0f2:	008b      	lsls	r3, r1, #2
 800e0f4:	461a      	mov	r2, r3
 800e0f6:	4623      	mov	r3, r4
 800e0f8:	4628      	mov	r0, r5
 800e0fa:	4631      	mov	r1, r6
 800e0fc:	f7f2 fddc 	bl	8000cb8 <__aeabi_uldivmod>
 800e100:	4603      	mov	r3, r0
 800e102:	460c      	mov	r4, r1
 800e104:	461a      	mov	r2, r3
 800e106:	4b77      	ldr	r3, [pc, #476]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e108:	fba3 1302 	umull	r1, r3, r3, r2
 800e10c:	095b      	lsrs	r3, r3, #5
 800e10e:	2164      	movs	r1, #100	; 0x64
 800e110:	fb01 f303 	mul.w	r3, r1, r3
 800e114:	1ad3      	subs	r3, r2, r3
 800e116:	011b      	lsls	r3, r3, #4
 800e118:	3332      	adds	r3, #50	; 0x32
 800e11a:	4a72      	ldr	r2, [pc, #456]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e11c:	fba2 2303 	umull	r2, r3, r2, r3
 800e120:	095b      	lsrs	r3, r3, #5
 800e122:	f003 020f 	and.w	r2, r3, #15
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	4442      	add	r2, r8
 800e12c:	609a      	str	r2, [r3, #8]
 800e12e:	e0d0      	b.n	800e2d2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800e130:	f7fc f95c 	bl	800a3ec <HAL_RCC_GetPCLK1Freq>
 800e134:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	469a      	mov	sl, r3
 800e13a:	f04f 0b00 	mov.w	fp, #0
 800e13e:	46d0      	mov	r8, sl
 800e140:	46d9      	mov	r9, fp
 800e142:	eb18 0308 	adds.w	r3, r8, r8
 800e146:	eb49 0409 	adc.w	r4, r9, r9
 800e14a:	4698      	mov	r8, r3
 800e14c:	46a1      	mov	r9, r4
 800e14e:	eb18 080a 	adds.w	r8, r8, sl
 800e152:	eb49 090b 	adc.w	r9, r9, fp
 800e156:	f04f 0100 	mov.w	r1, #0
 800e15a:	f04f 0200 	mov.w	r2, #0
 800e15e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800e162:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800e166:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800e16a:	4688      	mov	r8, r1
 800e16c:	4691      	mov	r9, r2
 800e16e:	eb1a 0508 	adds.w	r5, sl, r8
 800e172:	eb4b 0609 	adc.w	r6, fp, r9
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	685b      	ldr	r3, [r3, #4]
 800e17a:	4619      	mov	r1, r3
 800e17c:	f04f 0200 	mov.w	r2, #0
 800e180:	f04f 0300 	mov.w	r3, #0
 800e184:	f04f 0400 	mov.w	r4, #0
 800e188:	0094      	lsls	r4, r2, #2
 800e18a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e18e:	008b      	lsls	r3, r1, #2
 800e190:	461a      	mov	r2, r3
 800e192:	4623      	mov	r3, r4
 800e194:	4628      	mov	r0, r5
 800e196:	4631      	mov	r1, r6
 800e198:	f7f2 fd8e 	bl	8000cb8 <__aeabi_uldivmod>
 800e19c:	4603      	mov	r3, r0
 800e19e:	460c      	mov	r4, r1
 800e1a0:	461a      	mov	r2, r3
 800e1a2:	4b50      	ldr	r3, [pc, #320]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e1a4:	fba3 2302 	umull	r2, r3, r3, r2
 800e1a8:	095b      	lsrs	r3, r3, #5
 800e1aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	469b      	mov	fp, r3
 800e1b2:	f04f 0c00 	mov.w	ip, #0
 800e1b6:	46d9      	mov	r9, fp
 800e1b8:	46e2      	mov	sl, ip
 800e1ba:	eb19 0309 	adds.w	r3, r9, r9
 800e1be:	eb4a 040a 	adc.w	r4, sl, sl
 800e1c2:	4699      	mov	r9, r3
 800e1c4:	46a2      	mov	sl, r4
 800e1c6:	eb19 090b 	adds.w	r9, r9, fp
 800e1ca:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e1ce:	f04f 0100 	mov.w	r1, #0
 800e1d2:	f04f 0200 	mov.w	r2, #0
 800e1d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e1da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e1de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e1e2:	4689      	mov	r9, r1
 800e1e4:	4692      	mov	sl, r2
 800e1e6:	eb1b 0509 	adds.w	r5, fp, r9
 800e1ea:	eb4c 060a 	adc.w	r6, ip, sl
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	685b      	ldr	r3, [r3, #4]
 800e1f2:	4619      	mov	r1, r3
 800e1f4:	f04f 0200 	mov.w	r2, #0
 800e1f8:	f04f 0300 	mov.w	r3, #0
 800e1fc:	f04f 0400 	mov.w	r4, #0
 800e200:	0094      	lsls	r4, r2, #2
 800e202:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e206:	008b      	lsls	r3, r1, #2
 800e208:	461a      	mov	r2, r3
 800e20a:	4623      	mov	r3, r4
 800e20c:	4628      	mov	r0, r5
 800e20e:	4631      	mov	r1, r6
 800e210:	f7f2 fd52 	bl	8000cb8 <__aeabi_uldivmod>
 800e214:	4603      	mov	r3, r0
 800e216:	460c      	mov	r4, r1
 800e218:	461a      	mov	r2, r3
 800e21a:	4b32      	ldr	r3, [pc, #200]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e21c:	fba3 1302 	umull	r1, r3, r3, r2
 800e220:	095b      	lsrs	r3, r3, #5
 800e222:	2164      	movs	r1, #100	; 0x64
 800e224:	fb01 f303 	mul.w	r3, r1, r3
 800e228:	1ad3      	subs	r3, r2, r3
 800e22a:	011b      	lsls	r3, r3, #4
 800e22c:	3332      	adds	r3, #50	; 0x32
 800e22e:	4a2d      	ldr	r2, [pc, #180]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e230:	fba2 2303 	umull	r2, r3, r2, r3
 800e234:	095b      	lsrs	r3, r3, #5
 800e236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e23a:	4498      	add	r8, r3
 800e23c:	68bb      	ldr	r3, [r7, #8]
 800e23e:	469b      	mov	fp, r3
 800e240:	f04f 0c00 	mov.w	ip, #0
 800e244:	46d9      	mov	r9, fp
 800e246:	46e2      	mov	sl, ip
 800e248:	eb19 0309 	adds.w	r3, r9, r9
 800e24c:	eb4a 040a 	adc.w	r4, sl, sl
 800e250:	4699      	mov	r9, r3
 800e252:	46a2      	mov	sl, r4
 800e254:	eb19 090b 	adds.w	r9, r9, fp
 800e258:	eb4a 0a0c 	adc.w	sl, sl, ip
 800e25c:	f04f 0100 	mov.w	r1, #0
 800e260:	f04f 0200 	mov.w	r2, #0
 800e264:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e268:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800e26c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800e270:	4689      	mov	r9, r1
 800e272:	4692      	mov	sl, r2
 800e274:	eb1b 0509 	adds.w	r5, fp, r9
 800e278:	eb4c 060a 	adc.w	r6, ip, sl
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	685b      	ldr	r3, [r3, #4]
 800e280:	4619      	mov	r1, r3
 800e282:	f04f 0200 	mov.w	r2, #0
 800e286:	f04f 0300 	mov.w	r3, #0
 800e28a:	f04f 0400 	mov.w	r4, #0
 800e28e:	0094      	lsls	r4, r2, #2
 800e290:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800e294:	008b      	lsls	r3, r1, #2
 800e296:	461a      	mov	r2, r3
 800e298:	4623      	mov	r3, r4
 800e29a:	4628      	mov	r0, r5
 800e29c:	4631      	mov	r1, r6
 800e29e:	f7f2 fd0b 	bl	8000cb8 <__aeabi_uldivmod>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	460c      	mov	r4, r1
 800e2a6:	461a      	mov	r2, r3
 800e2a8:	4b0e      	ldr	r3, [pc, #56]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e2aa:	fba3 1302 	umull	r1, r3, r3, r2
 800e2ae:	095b      	lsrs	r3, r3, #5
 800e2b0:	2164      	movs	r1, #100	; 0x64
 800e2b2:	fb01 f303 	mul.w	r3, r1, r3
 800e2b6:	1ad3      	subs	r3, r2, r3
 800e2b8:	011b      	lsls	r3, r3, #4
 800e2ba:	3332      	adds	r3, #50	; 0x32
 800e2bc:	4a09      	ldr	r2, [pc, #36]	; (800e2e4 <UART_SetConfig+0x6f4>)
 800e2be:	fba2 2303 	umull	r2, r3, r2, r3
 800e2c2:	095b      	lsrs	r3, r3, #5
 800e2c4:	f003 020f 	and.w	r2, r3, #15
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4442      	add	r2, r8
 800e2ce:	609a      	str	r2, [r3, #8]
}
 800e2d0:	e7ff      	b.n	800e2d2 <UART_SetConfig+0x6e2>
 800e2d2:	bf00      	nop
 800e2d4:	3714      	adds	r7, #20
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2dc:	40011000 	.word	0x40011000
 800e2e0:	40011400 	.word	0x40011400
 800e2e4:	51eb851f 	.word	0x51eb851f

0800e2e8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800e2e8:	b084      	sub	sp, #16
 800e2ea:	b480      	push	{r7}
 800e2ec:	b085      	sub	sp, #20
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6078      	str	r0, [r7, #4]
 800e2f2:	f107 001c 	add.w	r0, r7, #28
 800e2f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e2fe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e300:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e302:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e306:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e308:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e30a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e30c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e30e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e312:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e314:	68fa      	ldr	r2, [r7, #12]
 800e316:	4313      	orrs	r3, r2
 800e318:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800e322:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e326:	68fa      	ldr	r2, [r7, #12]
 800e328:	431a      	orrs	r2, r3
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e32e:	2300      	movs	r3, #0
}
 800e330:	4618      	mov	r0, r3
 800e332:	3714      	adds	r7, #20
 800e334:	46bd      	mov	sp, r7
 800e336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33a:	b004      	add	sp, #16
 800e33c:	4770      	bx	lr

0800e33e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800e33e:	b480      	push	{r7}
 800e340:	b083      	sub	sp, #12
 800e342:	af00      	add	r7, sp, #0
 800e344:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	370c      	adds	r7, #12
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800e358:	b480      	push	{r7}
 800e35a:	b083      	sub	sp, #12
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	681a      	ldr	r2, [r3, #0]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e36c:	2300      	movs	r3, #0
}
 800e36e:	4618      	mov	r0, r3
 800e370:	370c      	adds	r7, #12
 800e372:	46bd      	mov	sp, r7
 800e374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e378:	4770      	bx	lr

0800e37a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800e37a:	b580      	push	{r7, lr}
 800e37c:	b082      	sub	sp, #8
 800e37e:	af00      	add	r7, sp, #0
 800e380:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	2203      	movs	r2, #3
 800e386:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e388:	2002      	movs	r0, #2
 800e38a:	f7f9 fbdd 	bl	8007b48 <HAL_Delay>
  
  return HAL_OK;
 800e38e:	2300      	movs	r3, #0
}
 800e390:	4618      	mov	r0, r3
 800e392:	3708      	adds	r7, #8
 800e394:	46bd      	mov	sp, r7
 800e396:	bd80      	pop	{r7, pc}

0800e398 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800e398:	b480      	push	{r7}
 800e39a:	b083      	sub	sp, #12
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	f003 0303 	and.w	r3, r3, #3
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	370c      	adds	r7, #12
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b2:	4770      	bx	lr

0800e3b4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800e3b4:	b480      	push	{r7}
 800e3b6:	b085      	sub	sp, #20
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
 800e3bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	681a      	ldr	r2, [r3, #0]
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e3ca:	683b      	ldr	r3, [r7, #0]
 800e3cc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e3d2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e3d8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e3de:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e3e0:	68fa      	ldr	r2, [r7, #12]
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e3ee:	f023 030f 	bic.w	r3, r3, #15
 800e3f2:	68fa      	ldr	r2, [r7, #12]
 800e3f4:	431a      	orrs	r2, r3
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e3fa:	2300      	movs	r3, #0
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3714      	adds	r7, #20
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800e408:	b480      	push	{r7}
 800e40a:	b083      	sub	sp, #12
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	691b      	ldr	r3, [r3, #16]
 800e414:	b2db      	uxtb	r3, r3
}
 800e416:	4618      	mov	r0, r3
 800e418:	370c      	adds	r7, #12
 800e41a:	46bd      	mov	sp, r7
 800e41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e420:	4770      	bx	lr

0800e422 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800e422:	b480      	push	{r7}
 800e424:	b085      	sub	sp, #20
 800e426:	af00      	add	r7, sp, #0
 800e428:	6078      	str	r0, [r7, #4]
 800e42a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	3314      	adds	r3, #20
 800e430:	461a      	mov	r2, r3
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	4413      	add	r3, r2
 800e436:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
}  
 800e43c:	4618      	mov	r0, r3
 800e43e:	3714      	adds	r7, #20
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800e448:	b480      	push	{r7}
 800e44a:	b085      	sub	sp, #20
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e452:	2300      	movs	r3, #0
 800e454:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	681a      	ldr	r2, [r3, #0]
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	685a      	ldr	r2, [r3, #4]
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e46a:	683b      	ldr	r3, [r7, #0]
 800e46c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e46e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e474:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e47a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e47c:	68fa      	ldr	r2, [r7, #12]
 800e47e:	4313      	orrs	r3, r2
 800e480:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e486:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	431a      	orrs	r2, r3
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e492:	2300      	movs	r3, #0

}
 800e494:	4618      	mov	r0, r3
 800e496:	3714      	adds	r7, #20
 800e498:	46bd      	mov	sp, r7
 800e49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49e:	4770      	bx	lr

0800e4a0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b088      	sub	sp, #32
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e4ae:	2310      	movs	r3, #16
 800e4b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e4b2:	2340      	movs	r3, #64	; 0x40
 800e4b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4be:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e4c0:	f107 0308 	add.w	r3, r7, #8
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	6878      	ldr	r0, [r7, #4]
 800e4c8:	f7ff ff74 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800e4cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800e4d0:	2110      	movs	r1, #16
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	f000 fa40 	bl	800e958 <SDMMC_GetCmdResp1>
 800e4d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4da:	69fb      	ldr	r3, [r7, #28]
}
 800e4dc:	4618      	mov	r0, r3
 800e4de:	3720      	adds	r7, #32
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	bd80      	pop	{r7, pc}

0800e4e4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b088      	sub	sp, #32
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
 800e4ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e4ee:	683b      	ldr	r3, [r7, #0]
 800e4f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e4f2:	2311      	movs	r3, #17
 800e4f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e4f6:	2340      	movs	r3, #64	; 0x40
 800e4f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e502:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e504:	f107 0308 	add.w	r3, r7, #8
 800e508:	4619      	mov	r1, r3
 800e50a:	6878      	ldr	r0, [r7, #4]
 800e50c:	f7ff ff52 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e510:	f241 3288 	movw	r2, #5000	; 0x1388
 800e514:	2111      	movs	r1, #17
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f000 fa1e 	bl	800e958 <SDMMC_GetCmdResp1>
 800e51c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e51e:	69fb      	ldr	r3, [r7, #28]
}
 800e520:	4618      	mov	r0, r3
 800e522:	3720      	adds	r7, #32
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}

0800e528 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b088      	sub	sp, #32
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
 800e530:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e536:	2312      	movs	r3, #18
 800e538:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e53a:	2340      	movs	r3, #64	; 0x40
 800e53c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e53e:	2300      	movs	r3, #0
 800e540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e546:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e548:	f107 0308 	add.w	r3, r7, #8
 800e54c:	4619      	mov	r1, r3
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f7ff ff30 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e554:	f241 3288 	movw	r2, #5000	; 0x1388
 800e558:	2112      	movs	r1, #18
 800e55a:	6878      	ldr	r0, [r7, #4]
 800e55c:	f000 f9fc 	bl	800e958 <SDMMC_GetCmdResp1>
 800e560:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e562:	69fb      	ldr	r3, [r7, #28]
}
 800e564:	4618      	mov	r0, r3
 800e566:	3720      	adds	r7, #32
 800e568:	46bd      	mov	sp, r7
 800e56a:	bd80      	pop	{r7, pc}

0800e56c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e56c:	b580      	push	{r7, lr}
 800e56e:	b088      	sub	sp, #32
 800e570:	af00      	add	r7, sp, #0
 800e572:	6078      	str	r0, [r7, #4]
 800e574:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e57a:	2318      	movs	r3, #24
 800e57c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e57e:	2340      	movs	r3, #64	; 0x40
 800e580:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e582:	2300      	movs	r3, #0
 800e584:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e58a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e58c:	f107 0308 	add.w	r3, r7, #8
 800e590:	4619      	mov	r1, r3
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f7ff ff0e 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e598:	f241 3288 	movw	r2, #5000	; 0x1388
 800e59c:	2118      	movs	r1, #24
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	f000 f9da 	bl	800e958 <SDMMC_GetCmdResp1>
 800e5a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5a6:	69fb      	ldr	r3, [r7, #28]
}
 800e5a8:	4618      	mov	r0, r3
 800e5aa:	3720      	adds	r7, #32
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	bd80      	pop	{r7, pc}

0800e5b0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b088      	sub	sp, #32
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]
 800e5b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e5be:	2319      	movs	r3, #25
 800e5c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e5c2:	2340      	movs	r3, #64	; 0x40
 800e5c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e5ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e5d0:	f107 0308 	add.w	r3, r7, #8
 800e5d4:	4619      	mov	r1, r3
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f7ff feec 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e5dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800e5e0:	2119      	movs	r1, #25
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	f000 f9b8 	bl	800e958 <SDMMC_GetCmdResp1>
 800e5e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5ea:	69fb      	ldr	r3, [r7, #28]
}
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	3720      	adds	r7, #32
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b088      	sub	sp, #32
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e600:	230c      	movs	r3, #12
 800e602:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e604:	2340      	movs	r3, #64	; 0x40
 800e606:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e608:	2300      	movs	r3, #0
 800e60a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e60c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e610:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e612:	f107 0308 	add.w	r3, r7, #8
 800e616:	4619      	mov	r1, r3
 800e618:	6878      	ldr	r0, [r7, #4]
 800e61a:	f7ff fecb 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800e61e:	4a05      	ldr	r2, [pc, #20]	; (800e634 <SDMMC_CmdStopTransfer+0x40>)
 800e620:	210c      	movs	r1, #12
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f000 f998 	bl	800e958 <SDMMC_GetCmdResp1>
 800e628:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e62a:	69fb      	ldr	r3, [r7, #28]
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	3720      	adds	r7, #32
 800e630:	46bd      	mov	sp, r7
 800e632:	bd80      	pop	{r7, pc}
 800e634:	05f5e100 	.word	0x05f5e100

0800e638 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800e638:	b580      	push	{r7, lr}
 800e63a:	b08a      	sub	sp, #40	; 0x28
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	60f8      	str	r0, [r7, #12]
 800e640:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e648:	2307      	movs	r3, #7
 800e64a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e64c:	2340      	movs	r3, #64	; 0x40
 800e64e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e650:	2300      	movs	r3, #0
 800e652:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e658:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e65a:	f107 0310 	add.w	r3, r7, #16
 800e65e:	4619      	mov	r1, r3
 800e660:	68f8      	ldr	r0, [r7, #12]
 800e662:	f7ff fea7 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800e666:	f241 3288 	movw	r2, #5000	; 0x1388
 800e66a:	2107      	movs	r1, #7
 800e66c:	68f8      	ldr	r0, [r7, #12]
 800e66e:	f000 f973 	bl	800e958 <SDMMC_GetCmdResp1>
 800e672:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800e674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e676:	4618      	mov	r0, r3
 800e678:	3728      	adds	r7, #40	; 0x28
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bd80      	pop	{r7, pc}

0800e67e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800e67e:	b580      	push	{r7, lr}
 800e680:	b088      	sub	sp, #32
 800e682:	af00      	add	r7, sp, #0
 800e684:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e686:	2300      	movs	r3, #0
 800e688:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e68a:	2300      	movs	r3, #0
 800e68c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800e68e:	2300      	movs	r3, #0
 800e690:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e692:	2300      	movs	r3, #0
 800e694:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e696:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e69a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e69c:	f107 0308 	add.w	r3, r7, #8
 800e6a0:	4619      	mov	r1, r3
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f7ff fe86 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800e6a8:	6878      	ldr	r0, [r7, #4]
 800e6aa:	f000 f92d 	bl	800e908 <SDMMC_GetCmdError>
 800e6ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e6b0:	69fb      	ldr	r3, [r7, #28]
}
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	3720      	adds	r7, #32
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	bd80      	pop	{r7, pc}

0800e6ba <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800e6ba:	b580      	push	{r7, lr}
 800e6bc:	b088      	sub	sp, #32
 800e6be:	af00      	add	r7, sp, #0
 800e6c0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e6c2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e6c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e6c8:	2308      	movs	r3, #8
 800e6ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e6cc:	2340      	movs	r3, #64	; 0x40
 800e6ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e6d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e6da:	f107 0308 	add.w	r3, r7, #8
 800e6de:	4619      	mov	r1, r3
 800e6e0:	6878      	ldr	r0, [r7, #4]
 800e6e2:	f7ff fe67 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f000 fb16 	bl	800ed18 <SDMMC_GetCmdResp7>
 800e6ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e6ee:	69fb      	ldr	r3, [r7, #28]
}
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	3720      	adds	r7, #32
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	bd80      	pop	{r7, pc}

0800e6f8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b088      	sub	sp, #32
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	6078      	str	r0, [r7, #4]
 800e700:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e706:	2337      	movs	r3, #55	; 0x37
 800e708:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e70a:	2340      	movs	r3, #64	; 0x40
 800e70c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e70e:	2300      	movs	r3, #0
 800e710:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e712:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e716:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e718:	f107 0308 	add.w	r3, r7, #8
 800e71c:	4619      	mov	r1, r3
 800e71e:	6878      	ldr	r0, [r7, #4]
 800e720:	f7ff fe48 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800e724:	f241 3288 	movw	r2, #5000	; 0x1388
 800e728:	2137      	movs	r1, #55	; 0x37
 800e72a:	6878      	ldr	r0, [r7, #4]
 800e72c:	f000 f914 	bl	800e958 <SDMMC_GetCmdResp1>
 800e730:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e732:	69fb      	ldr	r3, [r7, #28]
}
 800e734:	4618      	mov	r0, r3
 800e736:	3720      	adds	r7, #32
 800e738:	46bd      	mov	sp, r7
 800e73a:	bd80      	pop	{r7, pc}

0800e73c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b088      	sub	sp, #32
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
 800e744:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e74c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e750:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e752:	2329      	movs	r3, #41	; 0x29
 800e754:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e756:	2340      	movs	r3, #64	; 0x40
 800e758:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e75a:	2300      	movs	r3, #0
 800e75c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e75e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e762:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e764:	f107 0308 	add.w	r3, r7, #8
 800e768:	4619      	mov	r1, r3
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f7ff fe22 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800e770:	6878      	ldr	r0, [r7, #4]
 800e772:	f000 fa23 	bl	800ebbc <SDMMC_GetCmdResp3>
 800e776:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e778:	69fb      	ldr	r3, [r7, #28]
}
 800e77a:	4618      	mov	r0, r3
 800e77c:	3720      	adds	r7, #32
 800e77e:	46bd      	mov	sp, r7
 800e780:	bd80      	pop	{r7, pc}

0800e782 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800e782:	b580      	push	{r7, lr}
 800e784:	b088      	sub	sp, #32
 800e786:	af00      	add	r7, sp, #0
 800e788:	6078      	str	r0, [r7, #4]
 800e78a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e790:	2306      	movs	r3, #6
 800e792:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e794:	2340      	movs	r3, #64	; 0x40
 800e796:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e798:	2300      	movs	r3, #0
 800e79a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e79c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e7a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e7a2:	f107 0308 	add.w	r3, r7, #8
 800e7a6:	4619      	mov	r1, r3
 800e7a8:	6878      	ldr	r0, [r7, #4]
 800e7aa:	f7ff fe03 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800e7ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800e7b2:	2106      	movs	r1, #6
 800e7b4:	6878      	ldr	r0, [r7, #4]
 800e7b6:	f000 f8cf 	bl	800e958 <SDMMC_GetCmdResp1>
 800e7ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e7bc:	69fb      	ldr	r3, [r7, #28]
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3720      	adds	r7, #32
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}

0800e7c6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800e7c6:	b580      	push	{r7, lr}
 800e7c8:	b088      	sub	sp, #32
 800e7ca:	af00      	add	r7, sp, #0
 800e7cc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e7d2:	2333      	movs	r3, #51	; 0x33
 800e7d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e7d6:	2340      	movs	r3, #64	; 0x40
 800e7d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e7de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e7e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e7e4:	f107 0308 	add.w	r3, r7, #8
 800e7e8:	4619      	mov	r1, r3
 800e7ea:	6878      	ldr	r0, [r7, #4]
 800e7ec:	f7ff fde2 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800e7f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800e7f4:	2133      	movs	r1, #51	; 0x33
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f000 f8ae 	bl	800e958 <SDMMC_GetCmdResp1>
 800e7fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e7fe:	69fb      	ldr	r3, [r7, #28]
}
 800e800:	4618      	mov	r0, r3
 800e802:	3720      	adds	r7, #32
 800e804:	46bd      	mov	sp, r7
 800e806:	bd80      	pop	{r7, pc}

0800e808 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b088      	sub	sp, #32
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e810:	2300      	movs	r3, #0
 800e812:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e814:	2302      	movs	r3, #2
 800e816:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e818:	23c0      	movs	r3, #192	; 0xc0
 800e81a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e81c:	2300      	movs	r3, #0
 800e81e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e820:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e824:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e826:	f107 0308 	add.w	r3, r7, #8
 800e82a:	4619      	mov	r1, r3
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f7ff fdc1 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 f97c 	bl	800eb30 <SDMMC_GetCmdResp2>
 800e838:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e83a:	69fb      	ldr	r3, [r7, #28]
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	3720      	adds	r7, #32
 800e840:	46bd      	mov	sp, r7
 800e842:	bd80      	pop	{r7, pc}

0800e844 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b088      	sub	sp, #32
 800e848:	af00      	add	r7, sp, #0
 800e84a:	6078      	str	r0, [r7, #4]
 800e84c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e852:	2309      	movs	r3, #9
 800e854:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e856:	23c0      	movs	r3, #192	; 0xc0
 800e858:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e85a:	2300      	movs	r3, #0
 800e85c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e85e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e862:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e864:	f107 0308 	add.w	r3, r7, #8
 800e868:	4619      	mov	r1, r3
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f7ff fda2 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f000 f95d 	bl	800eb30 <SDMMC_GetCmdResp2>
 800e876:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e878:	69fb      	ldr	r3, [r7, #28]
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	3720      	adds	r7, #32
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}

0800e882 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800e882:	b580      	push	{r7, lr}
 800e884:	b088      	sub	sp, #32
 800e886:	af00      	add	r7, sp, #0
 800e888:	6078      	str	r0, [r7, #4]
 800e88a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e88c:	2300      	movs	r3, #0
 800e88e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e890:	2303      	movs	r3, #3
 800e892:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e894:	2340      	movs	r3, #64	; 0x40
 800e896:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e898:	2300      	movs	r3, #0
 800e89a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e89c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e8a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e8a2:	f107 0308 	add.w	r3, r7, #8
 800e8a6:	4619      	mov	r1, r3
 800e8a8:	6878      	ldr	r0, [r7, #4]
 800e8aa:	f7ff fd83 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e8ae:	683a      	ldr	r2, [r7, #0]
 800e8b0:	2103      	movs	r1, #3
 800e8b2:	6878      	ldr	r0, [r7, #4]
 800e8b4:	f000 f9bc 	bl	800ec30 <SDMMC_GetCmdResp6>
 800e8b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e8ba:	69fb      	ldr	r3, [r7, #28]
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	3720      	adds	r7, #32
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	bd80      	pop	{r7, pc}

0800e8c4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b088      	sub	sp, #32
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e8d2:	230d      	movs	r3, #13
 800e8d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e8d6:	2340      	movs	r3, #64	; 0x40
 800e8d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e8de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e8e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e8e4:	f107 0308 	add.w	r3, r7, #8
 800e8e8:	4619      	mov	r1, r3
 800e8ea:	6878      	ldr	r0, [r7, #4]
 800e8ec:	f7ff fd62 	bl	800e3b4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800e8f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800e8f4:	210d      	movs	r1, #13
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	f000 f82e 	bl	800e958 <SDMMC_GetCmdResp1>
 800e8fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e8fe:	69fb      	ldr	r3, [r7, #28]
}
 800e900:	4618      	mov	r0, r3
 800e902:	3720      	adds	r7, #32
 800e904:	46bd      	mov	sp, r7
 800e906:	bd80      	pop	{r7, pc}

0800e908 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800e908:	b490      	push	{r4, r7}
 800e90a:	b082      	sub	sp, #8
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e910:	4b0f      	ldr	r3, [pc, #60]	; (800e950 <SDMMC_GetCmdError+0x48>)
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	4a0f      	ldr	r2, [pc, #60]	; (800e954 <SDMMC_GetCmdError+0x4c>)
 800e916:	fba2 2303 	umull	r2, r3, r2, r3
 800e91a:	0a5b      	lsrs	r3, r3, #9
 800e91c:	f241 3288 	movw	r2, #5000	; 0x1388
 800e920:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e924:	4623      	mov	r3, r4
 800e926:	1e5c      	subs	r4, r3, #1
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d102      	bne.n	800e932 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e92c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e930:	e009      	b.n	800e946 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d0f2      	beq.n	800e924 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	22c5      	movs	r2, #197	; 0xc5
 800e942:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800e944:	2300      	movs	r3, #0
}
 800e946:	4618      	mov	r0, r3
 800e948:	3708      	adds	r7, #8
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bc90      	pop	{r4, r7}
 800e94e:	4770      	bx	lr
 800e950:	20000000 	.word	0x20000000
 800e954:	10624dd3 	.word	0x10624dd3

0800e958 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e958:	b590      	push	{r4, r7, lr}
 800e95a:	b087      	sub	sp, #28
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	60f8      	str	r0, [r7, #12]
 800e960:	460b      	mov	r3, r1
 800e962:	607a      	str	r2, [r7, #4]
 800e964:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e966:	4b6f      	ldr	r3, [pc, #444]	; (800eb24 <SDMMC_GetCmdResp1+0x1cc>)
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	4a6f      	ldr	r2, [pc, #444]	; (800eb28 <SDMMC_GetCmdResp1+0x1d0>)
 800e96c:	fba2 2303 	umull	r2, r3, r2, r3
 800e970:	0a5b      	lsrs	r3, r3, #9
 800e972:	687a      	ldr	r2, [r7, #4]
 800e974:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e978:	4623      	mov	r3, r4
 800e97a:	1e5c      	subs	r4, r3, #1
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d102      	bne.n	800e986 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e980:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e984:	e0c9      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e98a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e992:	2b00      	cmp	r3, #0
 800e994:	d0f0      	beq.n	800e978 <SDMMC_GetCmdResp1+0x20>
 800e996:	697b      	ldr	r3, [r7, #20]
 800e998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d1eb      	bne.n	800e978 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9a4:	f003 0304 	and.w	r3, r3, #4
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d004      	beq.n	800e9b6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2204      	movs	r2, #4
 800e9b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e9b2:	2304      	movs	r3, #4
 800e9b4:	e0b1      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9ba:	f003 0301 	and.w	r3, r3, #1
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d004      	beq.n	800e9cc <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	e0a6      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	22c5      	movs	r2, #197	; 0xc5
 800e9d0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e9d2:	68f8      	ldr	r0, [r7, #12]
 800e9d4:	f7ff fd18 	bl	800e408 <SDIO_GetCommandResponse>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	461a      	mov	r2, r3
 800e9dc:	7afb      	ldrb	r3, [r7, #11]
 800e9de:	4293      	cmp	r3, r2
 800e9e0:	d001      	beq.n	800e9e6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9e2:	2301      	movs	r3, #1
 800e9e4:	e099      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e9e6:	2100      	movs	r1, #0
 800e9e8:	68f8      	ldr	r0, [r7, #12]
 800e9ea:	f7ff fd1a 	bl	800e422 <SDIO_GetResponse>
 800e9ee:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e9f0:	693a      	ldr	r2, [r7, #16]
 800e9f2:	4b4e      	ldr	r3, [pc, #312]	; (800eb2c <SDMMC_GetCmdResp1+0x1d4>)
 800e9f4:	4013      	ands	r3, r2
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d101      	bne.n	800e9fe <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	e08d      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	da02      	bge.n	800ea0a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ea04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ea08:	e087      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ea0a:	693b      	ldr	r3, [r7, #16]
 800ea0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d001      	beq.n	800ea18 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ea14:	2340      	movs	r3, #64	; 0x40
 800ea16:	e080      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ea18:	693b      	ldr	r3, [r7, #16]
 800ea1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d001      	beq.n	800ea26 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ea22:	2380      	movs	r3, #128	; 0x80
 800ea24:	e079      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ea26:	693b      	ldr	r3, [r7, #16]
 800ea28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d002      	beq.n	800ea36 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ea30:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ea34:	e071      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ea36:	693b      	ldr	r3, [r7, #16]
 800ea38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d002      	beq.n	800ea46 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ea40:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ea44:	e069      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ea46:	693b      	ldr	r3, [r7, #16]
 800ea48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d002      	beq.n	800ea56 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ea50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ea54:	e061      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ea56:	693b      	ldr	r3, [r7, #16]
 800ea58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d002      	beq.n	800ea66 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ea60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ea64:	e059      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d002      	beq.n	800ea76 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ea70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ea74:	e051      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ea76:	693b      	ldr	r3, [r7, #16]
 800ea78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d002      	beq.n	800ea86 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ea80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ea84:	e049      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ea86:	693b      	ldr	r3, [r7, #16]
 800ea88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d002      	beq.n	800ea96 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ea90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ea94:	e041      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ea96:	693b      	ldr	r3, [r7, #16]
 800ea98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d002      	beq.n	800eaa6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800eaa0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eaa4:	e039      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800eaa6:	693b      	ldr	r3, [r7, #16]
 800eaa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d002      	beq.n	800eab6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800eab0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800eab4:	e031      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d002      	beq.n	800eac6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800eac0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800eac4:	e029      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800eac6:	693b      	ldr	r3, [r7, #16]
 800eac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d002      	beq.n	800ead6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ead0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ead4:	e021      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ead6:	693b      	ldr	r3, [r7, #16]
 800ead8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d002      	beq.n	800eae6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800eae0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800eae4:	e019      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800eae6:	693b      	ldr	r3, [r7, #16]
 800eae8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d002      	beq.n	800eaf6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800eaf0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800eaf4:	e011      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800eaf6:	693b      	ldr	r3, [r7, #16]
 800eaf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d002      	beq.n	800eb06 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800eb00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800eb04:	e009      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800eb06:	693b      	ldr	r3, [r7, #16]
 800eb08:	f003 0308 	and.w	r3, r3, #8
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d002      	beq.n	800eb16 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800eb10:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800eb14:	e001      	b.n	800eb1a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800eb16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	371c      	adds	r7, #28
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd90      	pop	{r4, r7, pc}
 800eb22:	bf00      	nop
 800eb24:	20000000 	.word	0x20000000
 800eb28:	10624dd3 	.word	0x10624dd3
 800eb2c:	fdffe008 	.word	0xfdffe008

0800eb30 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800eb30:	b490      	push	{r4, r7}
 800eb32:	b084      	sub	sp, #16
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800eb38:	4b1e      	ldr	r3, [pc, #120]	; (800ebb4 <SDMMC_GetCmdResp2+0x84>)
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	4a1e      	ldr	r2, [pc, #120]	; (800ebb8 <SDMMC_GetCmdResp2+0x88>)
 800eb3e:	fba2 2303 	umull	r2, r3, r2, r3
 800eb42:	0a5b      	lsrs	r3, r3, #9
 800eb44:	f241 3288 	movw	r2, #5000	; 0x1388
 800eb48:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800eb4c:	4623      	mov	r3, r4
 800eb4e:	1e5c      	subs	r4, r3, #1
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d102      	bne.n	800eb5a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800eb54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eb58:	e026      	b.n	800eba8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb5e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d0f0      	beq.n	800eb4c <SDMMC_GetCmdResp2+0x1c>
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d1eb      	bne.n	800eb4c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb78:	f003 0304 	and.w	r3, r3, #4
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d004      	beq.n	800eb8a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2204      	movs	r2, #4
 800eb84:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eb86:	2304      	movs	r3, #4
 800eb88:	e00e      	b.n	800eba8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb8e:	f003 0301 	and.w	r3, r3, #1
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d004      	beq.n	800eba0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2201      	movs	r2, #1
 800eb9a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	e003      	b.n	800eba8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	22c5      	movs	r2, #197	; 0xc5
 800eba4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800eba6:	2300      	movs	r3, #0
}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	3710      	adds	r7, #16
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bc90      	pop	{r4, r7}
 800ebb0:	4770      	bx	lr
 800ebb2:	bf00      	nop
 800ebb4:	20000000 	.word	0x20000000
 800ebb8:	10624dd3 	.word	0x10624dd3

0800ebbc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800ebbc:	b490      	push	{r4, r7}
 800ebbe:	b084      	sub	sp, #16
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ebc4:	4b18      	ldr	r3, [pc, #96]	; (800ec28 <SDMMC_GetCmdResp3+0x6c>)
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	4a18      	ldr	r2, [pc, #96]	; (800ec2c <SDMMC_GetCmdResp3+0x70>)
 800ebca:	fba2 2303 	umull	r2, r3, r2, r3
 800ebce:	0a5b      	lsrs	r3, r3, #9
 800ebd0:	f241 3288 	movw	r2, #5000	; 0x1388
 800ebd4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ebd8:	4623      	mov	r3, r4
 800ebda:	1e5c      	subs	r4, r3, #1
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d102      	bne.n	800ebe6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ebe0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ebe4:	e01b      	b.n	800ec1e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ebea:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d0f0      	beq.n	800ebd8 <SDMMC_GetCmdResp3+0x1c>
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d1eb      	bne.n	800ebd8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec04:	f003 0304 	and.w	r3, r3, #4
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d004      	beq.n	800ec16 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2204      	movs	r2, #4
 800ec10:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ec12:	2304      	movs	r3, #4
 800ec14:	e003      	b.n	800ec1e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	22c5      	movs	r2, #197	; 0xc5
 800ec1a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ec1c:	2300      	movs	r3, #0
}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	3710      	adds	r7, #16
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bc90      	pop	{r4, r7}
 800ec26:	4770      	bx	lr
 800ec28:	20000000 	.word	0x20000000
 800ec2c:	10624dd3 	.word	0x10624dd3

0800ec30 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800ec30:	b590      	push	{r4, r7, lr}
 800ec32:	b087      	sub	sp, #28
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	60f8      	str	r0, [r7, #12]
 800ec38:	460b      	mov	r3, r1
 800ec3a:	607a      	str	r2, [r7, #4]
 800ec3c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ec3e:	4b34      	ldr	r3, [pc, #208]	; (800ed10 <SDMMC_GetCmdResp6+0xe0>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	4a34      	ldr	r2, [pc, #208]	; (800ed14 <SDMMC_GetCmdResp6+0xe4>)
 800ec44:	fba2 2303 	umull	r2, r3, r2, r3
 800ec48:	0a5b      	lsrs	r3, r3, #9
 800ec4a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ec4e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ec52:	4623      	mov	r3, r4
 800ec54:	1e5c      	subs	r4, r3, #1
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d102      	bne.n	800ec60 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ec5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ec5e:	e052      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec64:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ec66:	697b      	ldr	r3, [r7, #20]
 800ec68:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d0f0      	beq.n	800ec52 <SDMMC_GetCmdResp6+0x22>
 800ec70:	697b      	ldr	r3, [r7, #20]
 800ec72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d1eb      	bne.n	800ec52 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec7e:	f003 0304 	and.w	r3, r3, #4
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d004      	beq.n	800ec90 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2204      	movs	r2, #4
 800ec8a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ec8c:	2304      	movs	r3, #4
 800ec8e:	e03a      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec94:	f003 0301 	and.w	r3, r3, #1
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d004      	beq.n	800eca6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	2201      	movs	r2, #1
 800eca0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eca2:	2301      	movs	r3, #1
 800eca4:	e02f      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800eca6:	68f8      	ldr	r0, [r7, #12]
 800eca8:	f7ff fbae 	bl	800e408 <SDIO_GetCommandResponse>
 800ecac:	4603      	mov	r3, r0
 800ecae:	461a      	mov	r2, r3
 800ecb0:	7afb      	ldrb	r3, [r7, #11]
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d001      	beq.n	800ecba <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	e025      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	22c5      	movs	r2, #197	; 0xc5
 800ecbe:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ecc0:	2100      	movs	r1, #0
 800ecc2:	68f8      	ldr	r0, [r7, #12]
 800ecc4:	f7ff fbad 	bl	800e422 <SDIO_GetResponse>
 800ecc8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ecca:	693b      	ldr	r3, [r7, #16]
 800eccc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d106      	bne.n	800ece2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ecd4:	693b      	ldr	r3, [r7, #16]
 800ecd6:	0c1b      	lsrs	r3, r3, #16
 800ecd8:	b29a      	uxth	r2, r3
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ecde:	2300      	movs	r3, #0
 800ece0:	e011      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ece2:	693b      	ldr	r3, [r7, #16]
 800ece4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d002      	beq.n	800ecf2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ecec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ecf0:	e009      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ecf2:	693b      	ldr	r3, [r7, #16]
 800ecf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d002      	beq.n	800ed02 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ecfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ed00:	e001      	b.n	800ed06 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ed02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ed06:	4618      	mov	r0, r3
 800ed08:	371c      	adds	r7, #28
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	bd90      	pop	{r4, r7, pc}
 800ed0e:	bf00      	nop
 800ed10:	20000000 	.word	0x20000000
 800ed14:	10624dd3 	.word	0x10624dd3

0800ed18 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ed18:	b490      	push	{r4, r7}
 800ed1a:	b084      	sub	sp, #16
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ed20:	4b21      	ldr	r3, [pc, #132]	; (800eda8 <SDMMC_GetCmdResp7+0x90>)
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	4a21      	ldr	r2, [pc, #132]	; (800edac <SDMMC_GetCmdResp7+0x94>)
 800ed26:	fba2 2303 	umull	r2, r3, r2, r3
 800ed2a:	0a5b      	lsrs	r3, r3, #9
 800ed2c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ed30:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ed34:	4623      	mov	r3, r4
 800ed36:	1e5c      	subs	r4, r3, #1
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d102      	bne.n	800ed42 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ed3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ed40:	e02c      	b.n	800ed9c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed46:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d0f0      	beq.n	800ed34 <SDMMC_GetCmdResp7+0x1c>
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d1eb      	bne.n	800ed34 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed60:	f003 0304 	and.w	r3, r3, #4
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d004      	beq.n	800ed72 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2204      	movs	r2, #4
 800ed6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ed6e:	2304      	movs	r3, #4
 800ed70:	e014      	b.n	800ed9c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed76:	f003 0301 	and.w	r3, r3, #1
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d004      	beq.n	800ed88 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2201      	movs	r2, #1
 800ed82:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ed84:	2301      	movs	r3, #1
 800ed86:	e009      	b.n	800ed9c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d002      	beq.n	800ed9a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	2240      	movs	r2, #64	; 0x40
 800ed98:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ed9a:	2300      	movs	r3, #0
  
}
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	3710      	adds	r7, #16
 800eda0:	46bd      	mov	sp, r7
 800eda2:	bc90      	pop	{r4, r7}
 800eda4:	4770      	bx	lr
 800eda6:	bf00      	nop
 800eda8:	20000000 	.word	0x20000000
 800edac:	10624dd3 	.word	0x10624dd3

0800edb0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800edb4:	4904      	ldr	r1, [pc, #16]	; (800edc8 <MX_FATFS_Init+0x18>)
 800edb6:	4805      	ldr	r0, [pc, #20]	; (800edcc <MX_FATFS_Init+0x1c>)
 800edb8:	f003 fb9c 	bl	80124f4 <FATFS_LinkDriver>
 800edbc:	4603      	mov	r3, r0
 800edbe:	461a      	mov	r2, r3
 800edc0:	4b03      	ldr	r3, [pc, #12]	; (800edd0 <MX_FATFS_Init+0x20>)
 800edc2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800edc4:	bf00      	nop
 800edc6:	bd80      	pop	{r7, pc}
 800edc8:	2003bd40 	.word	0x2003bd40
 800edcc:	08017f4c 	.word	0x08017f4c
 800edd0:	2003bd3c 	.word	0x2003bd3c

0800edd4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b082      	sub	sp, #8
 800edd8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800edda:	2300      	movs	r3, #0
 800eddc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800edde:	f000 f896 	bl	800ef0e <BSP_SD_IsDetected>
 800ede2:	4603      	mov	r3, r0
 800ede4:	2b01      	cmp	r3, #1
 800ede6:	d001      	beq.n	800edec <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800ede8:	2301      	movs	r3, #1
 800edea:	e012      	b.n	800ee12 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800edec:	480b      	ldr	r0, [pc, #44]	; (800ee1c <BSP_SD_Init+0x48>)
 800edee:	f7fb ffa5 	bl	800ad3c <HAL_SD_Init>
 800edf2:	4603      	mov	r3, r0
 800edf4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800edf6:	79fb      	ldrb	r3, [r7, #7]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d109      	bne.n	800ee10 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800edfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ee00:	4806      	ldr	r0, [pc, #24]	; (800ee1c <BSP_SD_Init+0x48>)
 800ee02:	f7fc fd4f 	bl	800b8a4 <HAL_SD_ConfigWideBusOperation>
 800ee06:	4603      	mov	r3, r0
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d001      	beq.n	800ee10 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ee10:	79fb      	ldrb	r3, [r7, #7]
}
 800ee12:	4618      	mov	r0, r3
 800ee14:	3708      	adds	r7, #8
 800ee16:	46bd      	mov	sp, r7
 800ee18:	bd80      	pop	{r7, pc}
 800ee1a:	bf00      	nop
 800ee1c:	2003bb38 	.word	0x2003bb38

0800ee20 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b086      	sub	sp, #24
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	60f8      	str	r0, [r7, #12]
 800ee28:	60b9      	str	r1, [r7, #8]
 800ee2a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	68ba      	ldr	r2, [r7, #8]
 800ee34:	68f9      	ldr	r1, [r7, #12]
 800ee36:	4806      	ldr	r0, [pc, #24]	; (800ee50 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ee38:	f7fc f810 	bl	800ae5c <HAL_SD_ReadBlocks_DMA>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d001      	beq.n	800ee46 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ee42:	2301      	movs	r3, #1
 800ee44:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ee46:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee48:	4618      	mov	r0, r3
 800ee4a:	3718      	adds	r7, #24
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}
 800ee50:	2003bb38 	.word	0x2003bb38

0800ee54 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b086      	sub	sp, #24
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	60f8      	str	r0, [r7, #12]
 800ee5c:	60b9      	str	r1, [r7, #8]
 800ee5e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ee60:	2300      	movs	r3, #0
 800ee62:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	68ba      	ldr	r2, [r7, #8]
 800ee68:	68f9      	ldr	r1, [r7, #12]
 800ee6a:	4806      	ldr	r0, [pc, #24]	; (800ee84 <BSP_SD_WriteBlocks_DMA+0x30>)
 800ee6c:	f7fc f8de 	bl	800b02c <HAL_SD_WriteBlocks_DMA>
 800ee70:	4603      	mov	r3, r0
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d001      	beq.n	800ee7a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ee76:	2301      	movs	r3, #1
 800ee78:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ee7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	3718      	adds	r7, #24
 800ee80:	46bd      	mov	sp, r7
 800ee82:	bd80      	pop	{r7, pc}
 800ee84:	2003bb38 	.word	0x2003bb38

0800ee88 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ee8c:	4805      	ldr	r0, [pc, #20]	; (800eea4 <BSP_SD_GetCardState+0x1c>)
 800ee8e:	f7fc fd85 	bl	800b99c <HAL_SD_GetCardState>
 800ee92:	4603      	mov	r3, r0
 800ee94:	2b04      	cmp	r3, #4
 800ee96:	bf14      	ite	ne
 800ee98:	2301      	movne	r3, #1
 800ee9a:	2300      	moveq	r3, #0
 800ee9c:	b2db      	uxtb	r3, r3
}
 800ee9e:	4618      	mov	r0, r3
 800eea0:	bd80      	pop	{r7, pc}
 800eea2:	bf00      	nop
 800eea4:	2003bb38 	.word	0x2003bb38

0800eea8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800eea8:	b580      	push	{r7, lr}
 800eeaa:	b082      	sub	sp, #8
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800eeb0:	6879      	ldr	r1, [r7, #4]
 800eeb2:	4803      	ldr	r0, [pc, #12]	; (800eec0 <BSP_SD_GetCardInfo+0x18>)
 800eeb4:	f7fc fcca 	bl	800b84c <HAL_SD_GetCardInfo>
}
 800eeb8:	bf00      	nop
 800eeba:	3708      	adds	r7, #8
 800eebc:	46bd      	mov	sp, r7
 800eebe:	bd80      	pop	{r7, pc}
 800eec0:	2003bb38 	.word	0x2003bb38

0800eec4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800eecc:	f000 f818 	bl	800ef00 <BSP_SD_AbortCallback>
}
 800eed0:	bf00      	nop
 800eed2:	3708      	adds	r7, #8
 800eed4:	46bd      	mov	sp, r7
 800eed6:	bd80      	pop	{r7, pc}

0800eed8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b082      	sub	sp, #8
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800eee0:	f000 f9a8 	bl	800f234 <BSP_SD_WriteCpltCallback>
}
 800eee4:	bf00      	nop
 800eee6:	3708      	adds	r7, #8
 800eee8:	46bd      	mov	sp, r7
 800eeea:	bd80      	pop	{r7, pc}

0800eeec <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b082      	sub	sp, #8
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800eef4:	f000 f9aa 	bl	800f24c <BSP_SD_ReadCpltCallback>
}
 800eef8:	bf00      	nop
 800eefa:	3708      	adds	r7, #8
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bd80      	pop	{r7, pc}

0800ef00 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ef00:	b480      	push	{r7}
 800ef02:	af00      	add	r7, sp, #0

}
 800ef04:	bf00      	nop
 800ef06:	46bd      	mov	sp, r7
 800ef08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0c:	4770      	bx	lr

0800ef0e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ef0e:	b580      	push	{r7, lr}
 800ef10:	b082      	sub	sp, #8
 800ef12:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ef14:	2301      	movs	r3, #1
 800ef16:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ef18:	f000 f80c 	bl	800ef34 <BSP_PlatformIsDetected>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d101      	bne.n	800ef26 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ef22:	2300      	movs	r3, #0
 800ef24:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ef26:	79fb      	ldrb	r3, [r7, #7]
 800ef28:	b2db      	uxtb	r3, r3
}
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	3708      	adds	r7, #8
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bd80      	pop	{r7, pc}
	...

0800ef34 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b082      	sub	sp, #8
 800ef38:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ef3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ef42:	4806      	ldr	r0, [pc, #24]	; (800ef5c <BSP_PlatformIsDetected+0x28>)
 800ef44:	f7fa f87e 	bl	8009044 <HAL_GPIO_ReadPin>
 800ef48:	4603      	mov	r3, r0
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d001      	beq.n	800ef52 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ef52:	79fb      	ldrb	r3, [r7, #7]
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3708      	adds	r7, #8
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}
 800ef5c:	40020000 	.word	0x40020000

0800ef60 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b084      	sub	sp, #16
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800ef68:	f7f8 fde2 	bl	8007b30 <HAL_GetTick>
 800ef6c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800ef6e:	e006      	b.n	800ef7e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ef70:	f7ff ff8a 	bl	800ee88 <BSP_SD_GetCardState>
 800ef74:	4603      	mov	r3, r0
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d101      	bne.n	800ef7e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	e009      	b.n	800ef92 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800ef7e:	f7f8 fdd7 	bl	8007b30 <HAL_GetTick>
 800ef82:	4602      	mov	r2, r0
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	1ad3      	subs	r3, r2, r3
 800ef88:	687a      	ldr	r2, [r7, #4]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d8f0      	bhi.n	800ef70 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ef8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ef92:	4618      	mov	r0, r3
 800ef94:	3710      	adds	r7, #16
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}
	...

0800ef9c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b082      	sub	sp, #8
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	4603      	mov	r3, r0
 800efa4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800efa6:	4b0b      	ldr	r3, [pc, #44]	; (800efd4 <SD_CheckStatus+0x38>)
 800efa8:	2201      	movs	r2, #1
 800efaa:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800efac:	f7ff ff6c 	bl	800ee88 <BSP_SD_GetCardState>
 800efb0:	4603      	mov	r3, r0
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d107      	bne.n	800efc6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800efb6:	4b07      	ldr	r3, [pc, #28]	; (800efd4 <SD_CheckStatus+0x38>)
 800efb8:	781b      	ldrb	r3, [r3, #0]
 800efba:	b2db      	uxtb	r3, r3
 800efbc:	f023 0301 	bic.w	r3, r3, #1
 800efc0:	b2da      	uxtb	r2, r3
 800efc2:	4b04      	ldr	r3, [pc, #16]	; (800efd4 <SD_CheckStatus+0x38>)
 800efc4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800efc6:	4b03      	ldr	r3, [pc, #12]	; (800efd4 <SD_CheckStatus+0x38>)
 800efc8:	781b      	ldrb	r3, [r3, #0]
 800efca:	b2db      	uxtb	r3, r3
}
 800efcc:	4618      	mov	r0, r3
 800efce:	3708      	adds	r7, #8
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}
 800efd4:	20000009 	.word	0x20000009

0800efd8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b082      	sub	sp, #8
 800efdc:	af00      	add	r7, sp, #0
 800efde:	4603      	mov	r3, r0
 800efe0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800efe2:	f7ff fef7 	bl	800edd4 <BSP_SD_Init>
 800efe6:	4603      	mov	r3, r0
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d107      	bne.n	800effc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800efec:	79fb      	ldrb	r3, [r7, #7]
 800efee:	4618      	mov	r0, r3
 800eff0:	f7ff ffd4 	bl	800ef9c <SD_CheckStatus>
 800eff4:	4603      	mov	r3, r0
 800eff6:	461a      	mov	r2, r3
 800eff8:	4b04      	ldr	r3, [pc, #16]	; (800f00c <SD_initialize+0x34>)
 800effa:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800effc:	4b03      	ldr	r3, [pc, #12]	; (800f00c <SD_initialize+0x34>)
 800effe:	781b      	ldrb	r3, [r3, #0]
 800f000:	b2db      	uxtb	r3, r3
}
 800f002:	4618      	mov	r0, r3
 800f004:	3708      	adds	r7, #8
 800f006:	46bd      	mov	sp, r7
 800f008:	bd80      	pop	{r7, pc}
 800f00a:	bf00      	nop
 800f00c:	20000009 	.word	0x20000009

0800f010 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b082      	sub	sp, #8
 800f014:	af00      	add	r7, sp, #0
 800f016:	4603      	mov	r3, r0
 800f018:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f01a:	79fb      	ldrb	r3, [r7, #7]
 800f01c:	4618      	mov	r0, r3
 800f01e:	f7ff ffbd 	bl	800ef9c <SD_CheckStatus>
 800f022:	4603      	mov	r3, r0
}
 800f024:	4618      	mov	r0, r3
 800f026:	3708      	adds	r7, #8
 800f028:	46bd      	mov	sp, r7
 800f02a:	bd80      	pop	{r7, pc}

0800f02c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	b086      	sub	sp, #24
 800f030:	af00      	add	r7, sp, #0
 800f032:	60b9      	str	r1, [r7, #8]
 800f034:	607a      	str	r2, [r7, #4]
 800f036:	603b      	str	r3, [r7, #0]
 800f038:	4603      	mov	r3, r0
 800f03a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f03c:	2301      	movs	r3, #1
 800f03e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f040:	f247 5030 	movw	r0, #30000	; 0x7530
 800f044:	f7ff ff8c 	bl	800ef60 <SD_CheckStatusWithTimeout>
 800f048:	4603      	mov	r3, r0
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	da01      	bge.n	800f052 <SD_read+0x26>
  {
    return res;
 800f04e:	7dfb      	ldrb	r3, [r7, #23]
 800f050:	e03b      	b.n	800f0ca <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800f052:	683a      	ldr	r2, [r7, #0]
 800f054:	6879      	ldr	r1, [r7, #4]
 800f056:	68b8      	ldr	r0, [r7, #8]
 800f058:	f7ff fee2 	bl	800ee20 <BSP_SD_ReadBlocks_DMA>
 800f05c:	4603      	mov	r3, r0
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d132      	bne.n	800f0c8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800f062:	4b1c      	ldr	r3, [pc, #112]	; (800f0d4 <SD_read+0xa8>)
 800f064:	2200      	movs	r2, #0
 800f066:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800f068:	f7f8 fd62 	bl	8007b30 <HAL_GetTick>
 800f06c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f06e:	bf00      	nop
 800f070:	4b18      	ldr	r3, [pc, #96]	; (800f0d4 <SD_read+0xa8>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d108      	bne.n	800f08a <SD_read+0x5e>
 800f078:	f7f8 fd5a 	bl	8007b30 <HAL_GetTick>
 800f07c:	4602      	mov	r2, r0
 800f07e:	693b      	ldr	r3, [r7, #16]
 800f080:	1ad3      	subs	r3, r2, r3
 800f082:	f247 522f 	movw	r2, #29999	; 0x752f
 800f086:	4293      	cmp	r3, r2
 800f088:	d9f2      	bls.n	800f070 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800f08a:	4b12      	ldr	r3, [pc, #72]	; (800f0d4 <SD_read+0xa8>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d102      	bne.n	800f098 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800f092:	2301      	movs	r3, #1
 800f094:	75fb      	strb	r3, [r7, #23]
 800f096:	e017      	b.n	800f0c8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800f098:	4b0e      	ldr	r3, [pc, #56]	; (800f0d4 <SD_read+0xa8>)
 800f09a:	2200      	movs	r2, #0
 800f09c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800f09e:	f7f8 fd47 	bl	8007b30 <HAL_GetTick>
 800f0a2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f0a4:	e007      	b.n	800f0b6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f0a6:	f7ff feef 	bl	800ee88 <BSP_SD_GetCardState>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d102      	bne.n	800f0b6 <SD_read+0x8a>
          {
            res = RES_OK;
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800f0b4:	e008      	b.n	800f0c8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f0b6:	f7f8 fd3b 	bl	8007b30 <HAL_GetTick>
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	1ad3      	subs	r3, r2, r3
 800f0c0:	f247 522f 	movw	r2, #29999	; 0x752f
 800f0c4:	4293      	cmp	r3, r2
 800f0c6:	d9ee      	bls.n	800f0a6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800f0c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3718      	adds	r7, #24
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}
 800f0d2:	bf00      	nop
 800f0d4:	200393d4 	.word	0x200393d4

0800f0d8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b086      	sub	sp, #24
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	60b9      	str	r1, [r7, #8]
 800f0e0:	607a      	str	r2, [r7, #4]
 800f0e2:	603b      	str	r3, [r7, #0]
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f0e8:	2301      	movs	r3, #1
 800f0ea:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800f0ec:	4b24      	ldr	r3, [pc, #144]	; (800f180 <SD_write+0xa8>)
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f0f2:	f247 5030 	movw	r0, #30000	; 0x7530
 800f0f6:	f7ff ff33 	bl	800ef60 <SD_CheckStatusWithTimeout>
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	da01      	bge.n	800f104 <SD_write+0x2c>
  {
    return res;
 800f100:	7dfb      	ldrb	r3, [r7, #23]
 800f102:	e038      	b.n	800f176 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f104:	683a      	ldr	r2, [r7, #0]
 800f106:	6879      	ldr	r1, [r7, #4]
 800f108:	68b8      	ldr	r0, [r7, #8]
 800f10a:	f7ff fea3 	bl	800ee54 <BSP_SD_WriteBlocks_DMA>
 800f10e:	4603      	mov	r3, r0
 800f110:	2b00      	cmp	r3, #0
 800f112:	d12f      	bne.n	800f174 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800f114:	f7f8 fd0c 	bl	8007b30 <HAL_GetTick>
 800f118:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800f11a:	bf00      	nop
 800f11c:	4b18      	ldr	r3, [pc, #96]	; (800f180 <SD_write+0xa8>)
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d108      	bne.n	800f136 <SD_write+0x5e>
 800f124:	f7f8 fd04 	bl	8007b30 <HAL_GetTick>
 800f128:	4602      	mov	r2, r0
 800f12a:	693b      	ldr	r3, [r7, #16]
 800f12c:	1ad3      	subs	r3, r2, r3
 800f12e:	f247 522f 	movw	r2, #29999	; 0x752f
 800f132:	4293      	cmp	r3, r2
 800f134:	d9f2      	bls.n	800f11c <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800f136:	4b12      	ldr	r3, [pc, #72]	; (800f180 <SD_write+0xa8>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d102      	bne.n	800f144 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800f13e:	2301      	movs	r3, #1
 800f140:	75fb      	strb	r3, [r7, #23]
 800f142:	e017      	b.n	800f174 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800f144:	4b0e      	ldr	r3, [pc, #56]	; (800f180 <SD_write+0xa8>)
 800f146:	2200      	movs	r2, #0
 800f148:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800f14a:	f7f8 fcf1 	bl	8007b30 <HAL_GetTick>
 800f14e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f150:	e007      	b.n	800f162 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f152:	f7ff fe99 	bl	800ee88 <BSP_SD_GetCardState>
 800f156:	4603      	mov	r3, r0
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d102      	bne.n	800f162 <SD_write+0x8a>
          {
            res = RES_OK;
 800f15c:	2300      	movs	r3, #0
 800f15e:	75fb      	strb	r3, [r7, #23]
            break;
 800f160:	e008      	b.n	800f174 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800f162:	f7f8 fce5 	bl	8007b30 <HAL_GetTick>
 800f166:	4602      	mov	r2, r0
 800f168:	693b      	ldr	r3, [r7, #16]
 800f16a:	1ad3      	subs	r3, r2, r3
 800f16c:	f247 522f 	movw	r2, #29999	; 0x752f
 800f170:	4293      	cmp	r3, r2
 800f172:	d9ee      	bls.n	800f152 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800f174:	7dfb      	ldrb	r3, [r7, #23]
}
 800f176:	4618      	mov	r0, r3
 800f178:	3718      	adds	r7, #24
 800f17a:	46bd      	mov	sp, r7
 800f17c:	bd80      	pop	{r7, pc}
 800f17e:	bf00      	nop
 800f180:	200393d0 	.word	0x200393d0

0800f184 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b08c      	sub	sp, #48	; 0x30
 800f188:	af00      	add	r7, sp, #0
 800f18a:	4603      	mov	r3, r0
 800f18c:	603a      	str	r2, [r7, #0]
 800f18e:	71fb      	strb	r3, [r7, #7]
 800f190:	460b      	mov	r3, r1
 800f192:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f194:	2301      	movs	r3, #1
 800f196:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f19a:	4b25      	ldr	r3, [pc, #148]	; (800f230 <SD_ioctl+0xac>)
 800f19c:	781b      	ldrb	r3, [r3, #0]
 800f19e:	b2db      	uxtb	r3, r3
 800f1a0:	f003 0301 	and.w	r3, r3, #1
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d001      	beq.n	800f1ac <SD_ioctl+0x28>
 800f1a8:	2303      	movs	r3, #3
 800f1aa:	e03c      	b.n	800f226 <SD_ioctl+0xa2>

  switch (cmd)
 800f1ac:	79bb      	ldrb	r3, [r7, #6]
 800f1ae:	2b03      	cmp	r3, #3
 800f1b0:	d834      	bhi.n	800f21c <SD_ioctl+0x98>
 800f1b2:	a201      	add	r2, pc, #4	; (adr r2, 800f1b8 <SD_ioctl+0x34>)
 800f1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b8:	0800f1c9 	.word	0x0800f1c9
 800f1bc:	0800f1d1 	.word	0x0800f1d1
 800f1c0:	0800f1e9 	.word	0x0800f1e9
 800f1c4:	0800f203 	.word	0x0800f203
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f1ce:	e028      	b.n	800f222 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f1d0:	f107 030c 	add.w	r3, r7, #12
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	f7ff fe67 	bl	800eea8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f1da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f1e6:	e01c      	b.n	800f222 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f1e8:	f107 030c 	add.w	r3, r7, #12
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f7ff fe5b 	bl	800eea8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1f4:	b29a      	uxth	r2, r3
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f200:	e00f      	b.n	800f222 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f202:	f107 030c 	add.w	r3, r7, #12
 800f206:	4618      	mov	r0, r3
 800f208:	f7ff fe4e 	bl	800eea8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f20c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f20e:	0a5a      	lsrs	r2, r3, #9
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f214:	2300      	movs	r3, #0
 800f216:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800f21a:	e002      	b.n	800f222 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f21c:	2304      	movs	r3, #4
 800f21e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800f222:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f226:	4618      	mov	r0, r3
 800f228:	3730      	adds	r7, #48	; 0x30
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bd80      	pop	{r7, pc}
 800f22e:	bf00      	nop
 800f230:	20000009 	.word	0x20000009

0800f234 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800f234:	b480      	push	{r7}
 800f236:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800f238:	4b03      	ldr	r3, [pc, #12]	; (800f248 <BSP_SD_WriteCpltCallback+0x14>)
 800f23a:	2201      	movs	r2, #1
 800f23c:	601a      	str	r2, [r3, #0]
}
 800f23e:	bf00      	nop
 800f240:	46bd      	mov	sp, r7
 800f242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f246:	4770      	bx	lr
 800f248:	200393d0 	.word	0x200393d0

0800f24c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f24c:	b480      	push	{r7}
 800f24e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800f250:	4b03      	ldr	r3, [pc, #12]	; (800f260 <BSP_SD_ReadCpltCallback+0x14>)
 800f252:	2201      	movs	r2, #1
 800f254:	601a      	str	r2, [r3, #0]
}
 800f256:	bf00      	nop
 800f258:	46bd      	mov	sp, r7
 800f25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25e:	4770      	bx	lr
 800f260:	200393d4 	.word	0x200393d4

0800f264 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f264:	b580      	push	{r7, lr}
 800f266:	b084      	sub	sp, #16
 800f268:	af00      	add	r7, sp, #0
 800f26a:	4603      	mov	r3, r0
 800f26c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f26e:	79fb      	ldrb	r3, [r7, #7]
 800f270:	4a08      	ldr	r2, [pc, #32]	; (800f294 <disk_status+0x30>)
 800f272:	009b      	lsls	r3, r3, #2
 800f274:	4413      	add	r3, r2
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	685b      	ldr	r3, [r3, #4]
 800f27a:	79fa      	ldrb	r2, [r7, #7]
 800f27c:	4905      	ldr	r1, [pc, #20]	; (800f294 <disk_status+0x30>)
 800f27e:	440a      	add	r2, r1
 800f280:	7a12      	ldrb	r2, [r2, #8]
 800f282:	4610      	mov	r0, r2
 800f284:	4798      	blx	r3
 800f286:	4603      	mov	r3, r0
 800f288:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f28a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	3710      	adds	r7, #16
 800f290:	46bd      	mov	sp, r7
 800f292:	bd80      	pop	{r7, pc}
 800f294:	20039400 	.word	0x20039400

0800f298 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b084      	sub	sp, #16
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	4603      	mov	r3, r0
 800f2a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f2a6:	79fb      	ldrb	r3, [r7, #7]
 800f2a8:	4a0d      	ldr	r2, [pc, #52]	; (800f2e0 <disk_initialize+0x48>)
 800f2aa:	5cd3      	ldrb	r3, [r2, r3]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d111      	bne.n	800f2d4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f2b0:	79fb      	ldrb	r3, [r7, #7]
 800f2b2:	4a0b      	ldr	r2, [pc, #44]	; (800f2e0 <disk_initialize+0x48>)
 800f2b4:	2101      	movs	r1, #1
 800f2b6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f2b8:	79fb      	ldrb	r3, [r7, #7]
 800f2ba:	4a09      	ldr	r2, [pc, #36]	; (800f2e0 <disk_initialize+0x48>)
 800f2bc:	009b      	lsls	r3, r3, #2
 800f2be:	4413      	add	r3, r2
 800f2c0:	685b      	ldr	r3, [r3, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	79fa      	ldrb	r2, [r7, #7]
 800f2c6:	4906      	ldr	r1, [pc, #24]	; (800f2e0 <disk_initialize+0x48>)
 800f2c8:	440a      	add	r2, r1
 800f2ca:	7a12      	ldrb	r2, [r2, #8]
 800f2cc:	4610      	mov	r0, r2
 800f2ce:	4798      	blx	r3
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f2d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	3710      	adds	r7, #16
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	bd80      	pop	{r7, pc}
 800f2de:	bf00      	nop
 800f2e0:	20039400 	.word	0x20039400

0800f2e4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f2e4:	b590      	push	{r4, r7, lr}
 800f2e6:	b087      	sub	sp, #28
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	60b9      	str	r1, [r7, #8]
 800f2ec:	607a      	str	r2, [r7, #4]
 800f2ee:	603b      	str	r3, [r7, #0]
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f2f4:	7bfb      	ldrb	r3, [r7, #15]
 800f2f6:	4a0a      	ldr	r2, [pc, #40]	; (800f320 <disk_read+0x3c>)
 800f2f8:	009b      	lsls	r3, r3, #2
 800f2fa:	4413      	add	r3, r2
 800f2fc:	685b      	ldr	r3, [r3, #4]
 800f2fe:	689c      	ldr	r4, [r3, #8]
 800f300:	7bfb      	ldrb	r3, [r7, #15]
 800f302:	4a07      	ldr	r2, [pc, #28]	; (800f320 <disk_read+0x3c>)
 800f304:	4413      	add	r3, r2
 800f306:	7a18      	ldrb	r0, [r3, #8]
 800f308:	683b      	ldr	r3, [r7, #0]
 800f30a:	687a      	ldr	r2, [r7, #4]
 800f30c:	68b9      	ldr	r1, [r7, #8]
 800f30e:	47a0      	blx	r4
 800f310:	4603      	mov	r3, r0
 800f312:	75fb      	strb	r3, [r7, #23]
  return res;
 800f314:	7dfb      	ldrb	r3, [r7, #23]
}
 800f316:	4618      	mov	r0, r3
 800f318:	371c      	adds	r7, #28
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd90      	pop	{r4, r7, pc}
 800f31e:	bf00      	nop
 800f320:	20039400 	.word	0x20039400

0800f324 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f324:	b590      	push	{r4, r7, lr}
 800f326:	b087      	sub	sp, #28
 800f328:	af00      	add	r7, sp, #0
 800f32a:	60b9      	str	r1, [r7, #8]
 800f32c:	607a      	str	r2, [r7, #4]
 800f32e:	603b      	str	r3, [r7, #0]
 800f330:	4603      	mov	r3, r0
 800f332:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f334:	7bfb      	ldrb	r3, [r7, #15]
 800f336:	4a0a      	ldr	r2, [pc, #40]	; (800f360 <disk_write+0x3c>)
 800f338:	009b      	lsls	r3, r3, #2
 800f33a:	4413      	add	r3, r2
 800f33c:	685b      	ldr	r3, [r3, #4]
 800f33e:	68dc      	ldr	r4, [r3, #12]
 800f340:	7bfb      	ldrb	r3, [r7, #15]
 800f342:	4a07      	ldr	r2, [pc, #28]	; (800f360 <disk_write+0x3c>)
 800f344:	4413      	add	r3, r2
 800f346:	7a18      	ldrb	r0, [r3, #8]
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	687a      	ldr	r2, [r7, #4]
 800f34c:	68b9      	ldr	r1, [r7, #8]
 800f34e:	47a0      	blx	r4
 800f350:	4603      	mov	r3, r0
 800f352:	75fb      	strb	r3, [r7, #23]
  return res;
 800f354:	7dfb      	ldrb	r3, [r7, #23]
}
 800f356:	4618      	mov	r0, r3
 800f358:	371c      	adds	r7, #28
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd90      	pop	{r4, r7, pc}
 800f35e:	bf00      	nop
 800f360:	20039400 	.word	0x20039400

0800f364 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f364:	b580      	push	{r7, lr}
 800f366:	b084      	sub	sp, #16
 800f368:	af00      	add	r7, sp, #0
 800f36a:	4603      	mov	r3, r0
 800f36c:	603a      	str	r2, [r7, #0]
 800f36e:	71fb      	strb	r3, [r7, #7]
 800f370:	460b      	mov	r3, r1
 800f372:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f374:	79fb      	ldrb	r3, [r7, #7]
 800f376:	4a09      	ldr	r2, [pc, #36]	; (800f39c <disk_ioctl+0x38>)
 800f378:	009b      	lsls	r3, r3, #2
 800f37a:	4413      	add	r3, r2
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	691b      	ldr	r3, [r3, #16]
 800f380:	79fa      	ldrb	r2, [r7, #7]
 800f382:	4906      	ldr	r1, [pc, #24]	; (800f39c <disk_ioctl+0x38>)
 800f384:	440a      	add	r2, r1
 800f386:	7a10      	ldrb	r0, [r2, #8]
 800f388:	79b9      	ldrb	r1, [r7, #6]
 800f38a:	683a      	ldr	r2, [r7, #0]
 800f38c:	4798      	blx	r3
 800f38e:	4603      	mov	r3, r0
 800f390:	73fb      	strb	r3, [r7, #15]
  return res;
 800f392:	7bfb      	ldrb	r3, [r7, #15]
}
 800f394:	4618      	mov	r0, r3
 800f396:	3710      	adds	r7, #16
 800f398:	46bd      	mov	sp, r7
 800f39a:	bd80      	pop	{r7, pc}
 800f39c:	20039400 	.word	0x20039400

0800f3a0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f3b0:	89fb      	ldrh	r3, [r7, #14]
 800f3b2:	021b      	lsls	r3, r3, #8
 800f3b4:	b21a      	sxth	r2, r3
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	b21b      	sxth	r3, r3
 800f3bc:	4313      	orrs	r3, r2
 800f3be:	b21b      	sxth	r3, r3
 800f3c0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f3c2:	89fb      	ldrh	r3, [r7, #14]
}
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	3714      	adds	r7, #20
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ce:	4770      	bx	lr

0800f3d0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b085      	sub	sp, #20
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	3303      	adds	r3, #3
 800f3dc:	781b      	ldrb	r3, [r3, #0]
 800f3de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	021b      	lsls	r3, r3, #8
 800f3e4:	687a      	ldr	r2, [r7, #4]
 800f3e6:	3202      	adds	r2, #2
 800f3e8:	7812      	ldrb	r2, [r2, #0]
 800f3ea:	4313      	orrs	r3, r2
 800f3ec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	021b      	lsls	r3, r3, #8
 800f3f2:	687a      	ldr	r2, [r7, #4]
 800f3f4:	3201      	adds	r2, #1
 800f3f6:	7812      	ldrb	r2, [r2, #0]
 800f3f8:	4313      	orrs	r3, r2
 800f3fa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	021b      	lsls	r3, r3, #8
 800f400:	687a      	ldr	r2, [r7, #4]
 800f402:	7812      	ldrb	r2, [r2, #0]
 800f404:	4313      	orrs	r3, r2
 800f406:	60fb      	str	r3, [r7, #12]
	return rv;
 800f408:	68fb      	ldr	r3, [r7, #12]
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3714      	adds	r7, #20
 800f40e:	46bd      	mov	sp, r7
 800f410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f414:	4770      	bx	lr

0800f416 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f416:	b480      	push	{r7}
 800f418:	b083      	sub	sp, #12
 800f41a:	af00      	add	r7, sp, #0
 800f41c:	6078      	str	r0, [r7, #4]
 800f41e:	460b      	mov	r3, r1
 800f420:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	1c5a      	adds	r2, r3, #1
 800f426:	607a      	str	r2, [r7, #4]
 800f428:	887a      	ldrh	r2, [r7, #2]
 800f42a:	b2d2      	uxtb	r2, r2
 800f42c:	701a      	strb	r2, [r3, #0]
 800f42e:	887b      	ldrh	r3, [r7, #2]
 800f430:	0a1b      	lsrs	r3, r3, #8
 800f432:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	1c5a      	adds	r2, r3, #1
 800f438:	607a      	str	r2, [r7, #4]
 800f43a:	887a      	ldrh	r2, [r7, #2]
 800f43c:	b2d2      	uxtb	r2, r2
 800f43e:	701a      	strb	r2, [r3, #0]
}
 800f440:	bf00      	nop
 800f442:	370c      	adds	r7, #12
 800f444:	46bd      	mov	sp, r7
 800f446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44a:	4770      	bx	lr

0800f44c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f44c:	b480      	push	{r7}
 800f44e:	b083      	sub	sp, #12
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
 800f454:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	1c5a      	adds	r2, r3, #1
 800f45a:	607a      	str	r2, [r7, #4]
 800f45c:	683a      	ldr	r2, [r7, #0]
 800f45e:	b2d2      	uxtb	r2, r2
 800f460:	701a      	strb	r2, [r3, #0]
 800f462:	683b      	ldr	r3, [r7, #0]
 800f464:	0a1b      	lsrs	r3, r3, #8
 800f466:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	1c5a      	adds	r2, r3, #1
 800f46c:	607a      	str	r2, [r7, #4]
 800f46e:	683a      	ldr	r2, [r7, #0]
 800f470:	b2d2      	uxtb	r2, r2
 800f472:	701a      	strb	r2, [r3, #0]
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	0a1b      	lsrs	r3, r3, #8
 800f478:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	1c5a      	adds	r2, r3, #1
 800f47e:	607a      	str	r2, [r7, #4]
 800f480:	683a      	ldr	r2, [r7, #0]
 800f482:	b2d2      	uxtb	r2, r2
 800f484:	701a      	strb	r2, [r3, #0]
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	0a1b      	lsrs	r3, r3, #8
 800f48a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	1c5a      	adds	r2, r3, #1
 800f490:	607a      	str	r2, [r7, #4]
 800f492:	683a      	ldr	r2, [r7, #0]
 800f494:	b2d2      	uxtb	r2, r2
 800f496:	701a      	strb	r2, [r3, #0]
}
 800f498:	bf00      	nop
 800f49a:	370c      	adds	r7, #12
 800f49c:	46bd      	mov	sp, r7
 800f49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a2:	4770      	bx	lr

0800f4a4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f4a4:	b480      	push	{r7}
 800f4a6:	b087      	sub	sp, #28
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	60f8      	str	r0, [r7, #12]
 800f4ac:	60b9      	str	r1, [r7, #8]
 800f4ae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f4b0:	68fb      	ldr	r3, [r7, #12]
 800f4b2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f4b4:	68bb      	ldr	r3, [r7, #8]
 800f4b6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d00d      	beq.n	800f4da <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f4be:	693a      	ldr	r2, [r7, #16]
 800f4c0:	1c53      	adds	r3, r2, #1
 800f4c2:	613b      	str	r3, [r7, #16]
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	1c59      	adds	r1, r3, #1
 800f4c8:	6179      	str	r1, [r7, #20]
 800f4ca:	7812      	ldrb	r2, [r2, #0]
 800f4cc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	3b01      	subs	r3, #1
 800f4d2:	607b      	str	r3, [r7, #4]
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d1f1      	bne.n	800f4be <mem_cpy+0x1a>
	}
}
 800f4da:	bf00      	nop
 800f4dc:	371c      	adds	r7, #28
 800f4de:	46bd      	mov	sp, r7
 800f4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e4:	4770      	bx	lr

0800f4e6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f4e6:	b480      	push	{r7}
 800f4e8:	b087      	sub	sp, #28
 800f4ea:	af00      	add	r7, sp, #0
 800f4ec:	60f8      	str	r0, [r7, #12]
 800f4ee:	60b9      	str	r1, [r7, #8]
 800f4f0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	1c5a      	adds	r2, r3, #1
 800f4fa:	617a      	str	r2, [r7, #20]
 800f4fc:	68ba      	ldr	r2, [r7, #8]
 800f4fe:	b2d2      	uxtb	r2, r2
 800f500:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	3b01      	subs	r3, #1
 800f506:	607b      	str	r3, [r7, #4]
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d1f3      	bne.n	800f4f6 <mem_set+0x10>
}
 800f50e:	bf00      	nop
 800f510:	371c      	adds	r7, #28
 800f512:	46bd      	mov	sp, r7
 800f514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f518:	4770      	bx	lr

0800f51a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f51a:	b480      	push	{r7}
 800f51c:	b089      	sub	sp, #36	; 0x24
 800f51e:	af00      	add	r7, sp, #0
 800f520:	60f8      	str	r0, [r7, #12]
 800f522:	60b9      	str	r1, [r7, #8]
 800f524:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	61fb      	str	r3, [r7, #28]
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f52e:	2300      	movs	r3, #0
 800f530:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f532:	69fb      	ldr	r3, [r7, #28]
 800f534:	1c5a      	adds	r2, r3, #1
 800f536:	61fa      	str	r2, [r7, #28]
 800f538:	781b      	ldrb	r3, [r3, #0]
 800f53a:	4619      	mov	r1, r3
 800f53c:	69bb      	ldr	r3, [r7, #24]
 800f53e:	1c5a      	adds	r2, r3, #1
 800f540:	61ba      	str	r2, [r7, #24]
 800f542:	781b      	ldrb	r3, [r3, #0]
 800f544:	1acb      	subs	r3, r1, r3
 800f546:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	3b01      	subs	r3, #1
 800f54c:	607b      	str	r3, [r7, #4]
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d002      	beq.n	800f55a <mem_cmp+0x40>
 800f554:	697b      	ldr	r3, [r7, #20]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d0eb      	beq.n	800f532 <mem_cmp+0x18>

	return r;
 800f55a:	697b      	ldr	r3, [r7, #20]
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	3724      	adds	r7, #36	; 0x24
 800f560:	46bd      	mov	sp, r7
 800f562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f566:	4770      	bx	lr

0800f568 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f568:	b480      	push	{r7}
 800f56a:	b083      	sub	sp, #12
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
 800f570:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f572:	e002      	b.n	800f57a <chk_chr+0x12>
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	3301      	adds	r3, #1
 800f578:	607b      	str	r3, [r7, #4]
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	781b      	ldrb	r3, [r3, #0]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d005      	beq.n	800f58e <chk_chr+0x26>
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	781b      	ldrb	r3, [r3, #0]
 800f586:	461a      	mov	r2, r3
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d1f2      	bne.n	800f574 <chk_chr+0xc>
	return *str;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	781b      	ldrb	r3, [r3, #0]
}
 800f592:	4618      	mov	r0, r3
 800f594:	370c      	adds	r7, #12
 800f596:	46bd      	mov	sp, r7
 800f598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59c:	4770      	bx	lr
	...

0800f5a0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f5a0:	b480      	push	{r7}
 800f5a2:	b085      	sub	sp, #20
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
 800f5a8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	60bb      	str	r3, [r7, #8]
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	60fb      	str	r3, [r7, #12]
 800f5b2:	e029      	b.n	800f608 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f5b4:	4a27      	ldr	r2, [pc, #156]	; (800f654 <chk_lock+0xb4>)
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	011b      	lsls	r3, r3, #4
 800f5ba:	4413      	add	r3, r2
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d01d      	beq.n	800f5fe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f5c2:	4a24      	ldr	r2, [pc, #144]	; (800f654 <chk_lock+0xb4>)
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	011b      	lsls	r3, r3, #4
 800f5c8:	4413      	add	r3, r2
 800f5ca:	681a      	ldr	r2, [r3, #0]
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	429a      	cmp	r2, r3
 800f5d2:	d116      	bne.n	800f602 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f5d4:	4a1f      	ldr	r2, [pc, #124]	; (800f654 <chk_lock+0xb4>)
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	011b      	lsls	r3, r3, #4
 800f5da:	4413      	add	r3, r2
 800f5dc:	3304      	adds	r3, #4
 800f5de:	681a      	ldr	r2, [r3, #0]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f5e4:	429a      	cmp	r2, r3
 800f5e6:	d10c      	bne.n	800f602 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f5e8:	4a1a      	ldr	r2, [pc, #104]	; (800f654 <chk_lock+0xb4>)
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	011b      	lsls	r3, r3, #4
 800f5ee:	4413      	add	r3, r2
 800f5f0:	3308      	adds	r3, #8
 800f5f2:	681a      	ldr	r2, [r3, #0]
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f5f8:	429a      	cmp	r2, r3
 800f5fa:	d102      	bne.n	800f602 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f5fc:	e007      	b.n	800f60e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f5fe:	2301      	movs	r3, #1
 800f600:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	3301      	adds	r3, #1
 800f606:	60fb      	str	r3, [r7, #12]
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	2b01      	cmp	r3, #1
 800f60c:	d9d2      	bls.n	800f5b4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	2b02      	cmp	r3, #2
 800f612:	d109      	bne.n	800f628 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f614:	68bb      	ldr	r3, [r7, #8]
 800f616:	2b00      	cmp	r3, #0
 800f618:	d102      	bne.n	800f620 <chk_lock+0x80>
 800f61a:	683b      	ldr	r3, [r7, #0]
 800f61c:	2b02      	cmp	r3, #2
 800f61e:	d101      	bne.n	800f624 <chk_lock+0x84>
 800f620:	2300      	movs	r3, #0
 800f622:	e010      	b.n	800f646 <chk_lock+0xa6>
 800f624:	2312      	movs	r3, #18
 800f626:	e00e      	b.n	800f646 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d108      	bne.n	800f640 <chk_lock+0xa0>
 800f62e:	4a09      	ldr	r2, [pc, #36]	; (800f654 <chk_lock+0xb4>)
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	011b      	lsls	r3, r3, #4
 800f634:	4413      	add	r3, r2
 800f636:	330c      	adds	r3, #12
 800f638:	881b      	ldrh	r3, [r3, #0]
 800f63a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f63e:	d101      	bne.n	800f644 <chk_lock+0xa4>
 800f640:	2310      	movs	r3, #16
 800f642:	e000      	b.n	800f646 <chk_lock+0xa6>
 800f644:	2300      	movs	r3, #0
}
 800f646:	4618      	mov	r0, r3
 800f648:	3714      	adds	r7, #20
 800f64a:	46bd      	mov	sp, r7
 800f64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f650:	4770      	bx	lr
 800f652:	bf00      	nop
 800f654:	200393e0 	.word	0x200393e0

0800f658 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f658:	b480      	push	{r7}
 800f65a:	b083      	sub	sp, #12
 800f65c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f65e:	2300      	movs	r3, #0
 800f660:	607b      	str	r3, [r7, #4]
 800f662:	e002      	b.n	800f66a <enq_lock+0x12>
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	3301      	adds	r3, #1
 800f668:	607b      	str	r3, [r7, #4]
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	2b01      	cmp	r3, #1
 800f66e:	d806      	bhi.n	800f67e <enq_lock+0x26>
 800f670:	4a09      	ldr	r2, [pc, #36]	; (800f698 <enq_lock+0x40>)
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	011b      	lsls	r3, r3, #4
 800f676:	4413      	add	r3, r2
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d1f2      	bne.n	800f664 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	2b02      	cmp	r3, #2
 800f682:	bf14      	ite	ne
 800f684:	2301      	movne	r3, #1
 800f686:	2300      	moveq	r3, #0
 800f688:	b2db      	uxtb	r3, r3
}
 800f68a:	4618      	mov	r0, r3
 800f68c:	370c      	adds	r7, #12
 800f68e:	46bd      	mov	sp, r7
 800f690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f694:	4770      	bx	lr
 800f696:	bf00      	nop
 800f698:	200393e0 	.word	0x200393e0

0800f69c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f69c:	b480      	push	{r7}
 800f69e:	b085      	sub	sp, #20
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
 800f6a4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	60fb      	str	r3, [r7, #12]
 800f6aa:	e01f      	b.n	800f6ec <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f6ac:	4a41      	ldr	r2, [pc, #260]	; (800f7b4 <inc_lock+0x118>)
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	011b      	lsls	r3, r3, #4
 800f6b2:	4413      	add	r3, r2
 800f6b4:	681a      	ldr	r2, [r3, #0]
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	429a      	cmp	r2, r3
 800f6bc:	d113      	bne.n	800f6e6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f6be:	4a3d      	ldr	r2, [pc, #244]	; (800f7b4 <inc_lock+0x118>)
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	011b      	lsls	r3, r3, #4
 800f6c4:	4413      	add	r3, r2
 800f6c6:	3304      	adds	r3, #4
 800f6c8:	681a      	ldr	r2, [r3, #0]
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f6ce:	429a      	cmp	r2, r3
 800f6d0:	d109      	bne.n	800f6e6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f6d2:	4a38      	ldr	r2, [pc, #224]	; (800f7b4 <inc_lock+0x118>)
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	011b      	lsls	r3, r3, #4
 800f6d8:	4413      	add	r3, r2
 800f6da:	3308      	adds	r3, #8
 800f6dc:	681a      	ldr	r2, [r3, #0]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f6e2:	429a      	cmp	r2, r3
 800f6e4:	d006      	beq.n	800f6f4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	3301      	adds	r3, #1
 800f6ea:	60fb      	str	r3, [r7, #12]
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	2b01      	cmp	r3, #1
 800f6f0:	d9dc      	bls.n	800f6ac <inc_lock+0x10>
 800f6f2:	e000      	b.n	800f6f6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f6f4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	2b02      	cmp	r3, #2
 800f6fa:	d132      	bne.n	800f762 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	60fb      	str	r3, [r7, #12]
 800f700:	e002      	b.n	800f708 <inc_lock+0x6c>
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	3301      	adds	r3, #1
 800f706:	60fb      	str	r3, [r7, #12]
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	2b01      	cmp	r3, #1
 800f70c:	d806      	bhi.n	800f71c <inc_lock+0x80>
 800f70e:	4a29      	ldr	r2, [pc, #164]	; (800f7b4 <inc_lock+0x118>)
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	011b      	lsls	r3, r3, #4
 800f714:	4413      	add	r3, r2
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d1f2      	bne.n	800f702 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	2b02      	cmp	r3, #2
 800f720:	d101      	bne.n	800f726 <inc_lock+0x8a>
 800f722:	2300      	movs	r3, #0
 800f724:	e040      	b.n	800f7a8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681a      	ldr	r2, [r3, #0]
 800f72a:	4922      	ldr	r1, [pc, #136]	; (800f7b4 <inc_lock+0x118>)
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	011b      	lsls	r3, r3, #4
 800f730:	440b      	add	r3, r1
 800f732:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	689a      	ldr	r2, [r3, #8]
 800f738:	491e      	ldr	r1, [pc, #120]	; (800f7b4 <inc_lock+0x118>)
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	011b      	lsls	r3, r3, #4
 800f73e:	440b      	add	r3, r1
 800f740:	3304      	adds	r3, #4
 800f742:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	695a      	ldr	r2, [r3, #20]
 800f748:	491a      	ldr	r1, [pc, #104]	; (800f7b4 <inc_lock+0x118>)
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	011b      	lsls	r3, r3, #4
 800f74e:	440b      	add	r3, r1
 800f750:	3308      	adds	r3, #8
 800f752:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f754:	4a17      	ldr	r2, [pc, #92]	; (800f7b4 <inc_lock+0x118>)
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	011b      	lsls	r3, r3, #4
 800f75a:	4413      	add	r3, r2
 800f75c:	330c      	adds	r3, #12
 800f75e:	2200      	movs	r2, #0
 800f760:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f762:	683b      	ldr	r3, [r7, #0]
 800f764:	2b00      	cmp	r3, #0
 800f766:	d009      	beq.n	800f77c <inc_lock+0xe0>
 800f768:	4a12      	ldr	r2, [pc, #72]	; (800f7b4 <inc_lock+0x118>)
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	011b      	lsls	r3, r3, #4
 800f76e:	4413      	add	r3, r2
 800f770:	330c      	adds	r3, #12
 800f772:	881b      	ldrh	r3, [r3, #0]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d001      	beq.n	800f77c <inc_lock+0xe0>
 800f778:	2300      	movs	r3, #0
 800f77a:	e015      	b.n	800f7a8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f77c:	683b      	ldr	r3, [r7, #0]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d108      	bne.n	800f794 <inc_lock+0xf8>
 800f782:	4a0c      	ldr	r2, [pc, #48]	; (800f7b4 <inc_lock+0x118>)
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	011b      	lsls	r3, r3, #4
 800f788:	4413      	add	r3, r2
 800f78a:	330c      	adds	r3, #12
 800f78c:	881b      	ldrh	r3, [r3, #0]
 800f78e:	3301      	adds	r3, #1
 800f790:	b29a      	uxth	r2, r3
 800f792:	e001      	b.n	800f798 <inc_lock+0xfc>
 800f794:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f798:	4906      	ldr	r1, [pc, #24]	; (800f7b4 <inc_lock+0x118>)
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	011b      	lsls	r3, r3, #4
 800f79e:	440b      	add	r3, r1
 800f7a0:	330c      	adds	r3, #12
 800f7a2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	3301      	adds	r3, #1
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	3714      	adds	r7, #20
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b2:	4770      	bx	lr
 800f7b4:	200393e0 	.word	0x200393e0

0800f7b8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b085      	sub	sp, #20
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	3b01      	subs	r3, #1
 800f7c4:	607b      	str	r3, [r7, #4]
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	2b01      	cmp	r3, #1
 800f7ca:	d825      	bhi.n	800f818 <dec_lock+0x60>
		n = Files[i].ctr;
 800f7cc:	4a17      	ldr	r2, [pc, #92]	; (800f82c <dec_lock+0x74>)
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	011b      	lsls	r3, r3, #4
 800f7d2:	4413      	add	r3, r2
 800f7d4:	330c      	adds	r3, #12
 800f7d6:	881b      	ldrh	r3, [r3, #0]
 800f7d8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f7da:	89fb      	ldrh	r3, [r7, #14]
 800f7dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f7e0:	d101      	bne.n	800f7e6 <dec_lock+0x2e>
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f7e6:	89fb      	ldrh	r3, [r7, #14]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d002      	beq.n	800f7f2 <dec_lock+0x3a>
 800f7ec:	89fb      	ldrh	r3, [r7, #14]
 800f7ee:	3b01      	subs	r3, #1
 800f7f0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f7f2:	4a0e      	ldr	r2, [pc, #56]	; (800f82c <dec_lock+0x74>)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	011b      	lsls	r3, r3, #4
 800f7f8:	4413      	add	r3, r2
 800f7fa:	330c      	adds	r3, #12
 800f7fc:	89fa      	ldrh	r2, [r7, #14]
 800f7fe:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f800:	89fb      	ldrh	r3, [r7, #14]
 800f802:	2b00      	cmp	r3, #0
 800f804:	d105      	bne.n	800f812 <dec_lock+0x5a>
 800f806:	4a09      	ldr	r2, [pc, #36]	; (800f82c <dec_lock+0x74>)
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	011b      	lsls	r3, r3, #4
 800f80c:	4413      	add	r3, r2
 800f80e:	2200      	movs	r2, #0
 800f810:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f812:	2300      	movs	r3, #0
 800f814:	737b      	strb	r3, [r7, #13]
 800f816:	e001      	b.n	800f81c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f818:	2302      	movs	r3, #2
 800f81a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f81c:	7b7b      	ldrb	r3, [r7, #13]
}
 800f81e:	4618      	mov	r0, r3
 800f820:	3714      	adds	r7, #20
 800f822:	46bd      	mov	sp, r7
 800f824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f828:	4770      	bx	lr
 800f82a:	bf00      	nop
 800f82c:	200393e0 	.word	0x200393e0

0800f830 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f830:	b480      	push	{r7}
 800f832:	b085      	sub	sp, #20
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f838:	2300      	movs	r3, #0
 800f83a:	60fb      	str	r3, [r7, #12]
 800f83c:	e010      	b.n	800f860 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f83e:	4a0d      	ldr	r2, [pc, #52]	; (800f874 <clear_lock+0x44>)
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	011b      	lsls	r3, r3, #4
 800f844:	4413      	add	r3, r2
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	687a      	ldr	r2, [r7, #4]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	d105      	bne.n	800f85a <clear_lock+0x2a>
 800f84e:	4a09      	ldr	r2, [pc, #36]	; (800f874 <clear_lock+0x44>)
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	011b      	lsls	r3, r3, #4
 800f854:	4413      	add	r3, r2
 800f856:	2200      	movs	r2, #0
 800f858:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	3301      	adds	r3, #1
 800f85e:	60fb      	str	r3, [r7, #12]
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	2b01      	cmp	r3, #1
 800f864:	d9eb      	bls.n	800f83e <clear_lock+0xe>
	}
}
 800f866:	bf00      	nop
 800f868:	3714      	adds	r7, #20
 800f86a:	46bd      	mov	sp, r7
 800f86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f870:	4770      	bx	lr
 800f872:	bf00      	nop
 800f874:	200393e0 	.word	0x200393e0

0800f878 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b086      	sub	sp, #24
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f880:	2300      	movs	r3, #0
 800f882:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	78db      	ldrb	r3, [r3, #3]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d034      	beq.n	800f8f6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f890:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	7858      	ldrb	r0, [r3, #1]
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f89c:	2301      	movs	r3, #1
 800f89e:	697a      	ldr	r2, [r7, #20]
 800f8a0:	f7ff fd40 	bl	800f324 <disk_write>
 800f8a4:	4603      	mov	r3, r0
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d002      	beq.n	800f8b0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	73fb      	strb	r3, [r7, #15]
 800f8ae:	e022      	b.n	800f8f6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8ba:	697a      	ldr	r2, [r7, #20]
 800f8bc:	1ad2      	subs	r2, r2, r3
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	6a1b      	ldr	r3, [r3, #32]
 800f8c2:	429a      	cmp	r2, r3
 800f8c4:	d217      	bcs.n	800f8f6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	789b      	ldrb	r3, [r3, #2]
 800f8ca:	613b      	str	r3, [r7, #16]
 800f8cc:	e010      	b.n	800f8f0 <sync_window+0x78>
					wsect += fs->fsize;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	6a1b      	ldr	r3, [r3, #32]
 800f8d2:	697a      	ldr	r2, [r7, #20]
 800f8d4:	4413      	add	r3, r2
 800f8d6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	7858      	ldrb	r0, [r3, #1]
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f8e2:	2301      	movs	r3, #1
 800f8e4:	697a      	ldr	r2, [r7, #20]
 800f8e6:	f7ff fd1d 	bl	800f324 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f8ea:	693b      	ldr	r3, [r7, #16]
 800f8ec:	3b01      	subs	r3, #1
 800f8ee:	613b      	str	r3, [r7, #16]
 800f8f0:	693b      	ldr	r3, [r7, #16]
 800f8f2:	2b01      	cmp	r3, #1
 800f8f4:	d8eb      	bhi.n	800f8ce <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f8f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	3718      	adds	r7, #24
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	bd80      	pop	{r7, pc}

0800f900 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
 800f908:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f90a:	2300      	movs	r3, #0
 800f90c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f912:	683a      	ldr	r2, [r7, #0]
 800f914:	429a      	cmp	r2, r3
 800f916:	d01b      	beq.n	800f950 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f7ff ffad 	bl	800f878 <sync_window>
 800f91e:	4603      	mov	r3, r0
 800f920:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f922:	7bfb      	ldrb	r3, [r7, #15]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d113      	bne.n	800f950 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	7858      	ldrb	r0, [r3, #1]
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f932:	2301      	movs	r3, #1
 800f934:	683a      	ldr	r2, [r7, #0]
 800f936:	f7ff fcd5 	bl	800f2e4 <disk_read>
 800f93a:	4603      	mov	r3, r0
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d004      	beq.n	800f94a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f940:	f04f 33ff 	mov.w	r3, #4294967295
 800f944:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f946:	2301      	movs	r3, #1
 800f948:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	683a      	ldr	r2, [r7, #0]
 800f94e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800f950:	7bfb      	ldrb	r3, [r7, #15]
}
 800f952:	4618      	mov	r0, r3
 800f954:	3710      	adds	r7, #16
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}
	...

0800f95c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b084      	sub	sp, #16
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f964:	6878      	ldr	r0, [r7, #4]
 800f966:	f7ff ff87 	bl	800f878 <sync_window>
 800f96a:	4603      	mov	r3, r0
 800f96c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f96e:	7bfb      	ldrb	r3, [r7, #15]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d159      	bne.n	800fa28 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	2b03      	cmp	r3, #3
 800f97a:	d149      	bne.n	800fa10 <sync_fs+0xb4>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	791b      	ldrb	r3, [r3, #4]
 800f980:	2b01      	cmp	r3, #1
 800f982:	d145      	bne.n	800fa10 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	899b      	ldrh	r3, [r3, #12]
 800f98e:	461a      	mov	r2, r3
 800f990:	2100      	movs	r1, #0
 800f992:	f7ff fda8 	bl	800f4e6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	3338      	adds	r3, #56	; 0x38
 800f99a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f99e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	f7ff fd37 	bl	800f416 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	3338      	adds	r3, #56	; 0x38
 800f9ac:	4921      	ldr	r1, [pc, #132]	; (800fa34 <sync_fs+0xd8>)
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f7ff fd4c 	bl	800f44c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	3338      	adds	r3, #56	; 0x38
 800f9b8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f9bc:	491e      	ldr	r1, [pc, #120]	; (800fa38 <sync_fs+0xdc>)
 800f9be:	4618      	mov	r0, r3
 800f9c0:	f7ff fd44 	bl	800f44c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	3338      	adds	r3, #56	; 0x38
 800f9c8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	695b      	ldr	r3, [r3, #20]
 800f9d0:	4619      	mov	r1, r3
 800f9d2:	4610      	mov	r0, r2
 800f9d4:	f7ff fd3a 	bl	800f44c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	3338      	adds	r3, #56	; 0x38
 800f9dc:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	691b      	ldr	r3, [r3, #16]
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	4610      	mov	r0, r2
 800f9e8:	f7ff fd30 	bl	800f44c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9f0:	1c5a      	adds	r2, r3, #1
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	7858      	ldrb	r0, [r3, #1]
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fa04:	2301      	movs	r3, #1
 800fa06:	f7ff fc8d 	bl	800f324 <disk_write>
			fs->fsi_flag = 0;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	2200      	movs	r2, #0
 800fa0e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	785b      	ldrb	r3, [r3, #1]
 800fa14:	2200      	movs	r2, #0
 800fa16:	2100      	movs	r1, #0
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f7ff fca3 	bl	800f364 <disk_ioctl>
 800fa1e:	4603      	mov	r3, r0
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d001      	beq.n	800fa28 <sync_fs+0xcc>
 800fa24:	2301      	movs	r3, #1
 800fa26:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800fa28:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	3710      	adds	r7, #16
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}
 800fa32:	bf00      	nop
 800fa34:	41615252 	.word	0x41615252
 800fa38:	61417272 	.word	0x61417272

0800fa3c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b083      	sub	sp, #12
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
 800fa44:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	3b02      	subs	r3, #2
 800fa4a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	69db      	ldr	r3, [r3, #28]
 800fa50:	3b02      	subs	r3, #2
 800fa52:	683a      	ldr	r2, [r7, #0]
 800fa54:	429a      	cmp	r2, r3
 800fa56:	d301      	bcc.n	800fa5c <clust2sect+0x20>
 800fa58:	2300      	movs	r3, #0
 800fa5a:	e008      	b.n	800fa6e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	895b      	ldrh	r3, [r3, #10]
 800fa60:	461a      	mov	r2, r3
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	fb03 f202 	mul.w	r2, r3, r2
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fa6c:	4413      	add	r3, r2
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	370c      	adds	r7, #12
 800fa72:	46bd      	mov	sp, r7
 800fa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa78:	4770      	bx	lr

0800fa7a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fa7a:	b580      	push	{r7, lr}
 800fa7c:	b086      	sub	sp, #24
 800fa7e:	af00      	add	r7, sp, #0
 800fa80:	6078      	str	r0, [r7, #4]
 800fa82:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fa8a:	683b      	ldr	r3, [r7, #0]
 800fa8c:	2b01      	cmp	r3, #1
 800fa8e:	d904      	bls.n	800fa9a <get_fat+0x20>
 800fa90:	693b      	ldr	r3, [r7, #16]
 800fa92:	69db      	ldr	r3, [r3, #28]
 800fa94:	683a      	ldr	r2, [r7, #0]
 800fa96:	429a      	cmp	r2, r3
 800fa98:	d302      	bcc.n	800faa0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	617b      	str	r3, [r7, #20]
 800fa9e:	e0b7      	b.n	800fc10 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800faa0:	f04f 33ff 	mov.w	r3, #4294967295
 800faa4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800faa6:	693b      	ldr	r3, [r7, #16]
 800faa8:	781b      	ldrb	r3, [r3, #0]
 800faaa:	2b02      	cmp	r3, #2
 800faac:	d05a      	beq.n	800fb64 <get_fat+0xea>
 800faae:	2b03      	cmp	r3, #3
 800fab0:	d07d      	beq.n	800fbae <get_fat+0x134>
 800fab2:	2b01      	cmp	r3, #1
 800fab4:	f040 80a2 	bne.w	800fbfc <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	60fb      	str	r3, [r7, #12]
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	085b      	lsrs	r3, r3, #1
 800fac0:	68fa      	ldr	r2, [r7, #12]
 800fac2:	4413      	add	r3, r2
 800fac4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fac6:	693b      	ldr	r3, [r7, #16]
 800fac8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800faca:	693b      	ldr	r3, [r7, #16]
 800facc:	899b      	ldrh	r3, [r3, #12]
 800face:	4619      	mov	r1, r3
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	fbb3 f3f1 	udiv	r3, r3, r1
 800fad6:	4413      	add	r3, r2
 800fad8:	4619      	mov	r1, r3
 800fada:	6938      	ldr	r0, [r7, #16]
 800fadc:	f7ff ff10 	bl	800f900 <move_window>
 800fae0:	4603      	mov	r3, r0
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	f040 808d 	bne.w	800fc02 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	1c5a      	adds	r2, r3, #1
 800faec:	60fa      	str	r2, [r7, #12]
 800faee:	693a      	ldr	r2, [r7, #16]
 800faf0:	8992      	ldrh	r2, [r2, #12]
 800faf2:	fbb3 f1f2 	udiv	r1, r3, r2
 800faf6:	fb02 f201 	mul.w	r2, r2, r1
 800fafa:	1a9b      	subs	r3, r3, r2
 800fafc:	693a      	ldr	r2, [r7, #16]
 800fafe:	4413      	add	r3, r2
 800fb00:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fb04:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fb06:	693b      	ldr	r3, [r7, #16]
 800fb08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fb0a:	693b      	ldr	r3, [r7, #16]
 800fb0c:	899b      	ldrh	r3, [r3, #12]
 800fb0e:	4619      	mov	r1, r3
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb16:	4413      	add	r3, r2
 800fb18:	4619      	mov	r1, r3
 800fb1a:	6938      	ldr	r0, [r7, #16]
 800fb1c:	f7ff fef0 	bl	800f900 <move_window>
 800fb20:	4603      	mov	r3, r0
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d16f      	bne.n	800fc06 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fb26:	693b      	ldr	r3, [r7, #16]
 800fb28:	899b      	ldrh	r3, [r3, #12]
 800fb2a:	461a      	mov	r2, r3
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	fbb3 f1f2 	udiv	r1, r3, r2
 800fb32:	fb02 f201 	mul.w	r2, r2, r1
 800fb36:	1a9b      	subs	r3, r3, r2
 800fb38:	693a      	ldr	r2, [r7, #16]
 800fb3a:	4413      	add	r3, r2
 800fb3c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800fb40:	021b      	lsls	r3, r3, #8
 800fb42:	461a      	mov	r2, r3
 800fb44:	68bb      	ldr	r3, [r7, #8]
 800fb46:	4313      	orrs	r3, r2
 800fb48:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	f003 0301 	and.w	r3, r3, #1
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d002      	beq.n	800fb5a <get_fat+0xe0>
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	091b      	lsrs	r3, r3, #4
 800fb58:	e002      	b.n	800fb60 <get_fat+0xe6>
 800fb5a:	68bb      	ldr	r3, [r7, #8]
 800fb5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb60:	617b      	str	r3, [r7, #20]
			break;
 800fb62:	e055      	b.n	800fc10 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fb64:	693b      	ldr	r3, [r7, #16]
 800fb66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	899b      	ldrh	r3, [r3, #12]
 800fb6c:	085b      	lsrs	r3, r3, #1
 800fb6e:	b29b      	uxth	r3, r3
 800fb70:	4619      	mov	r1, r3
 800fb72:	683b      	ldr	r3, [r7, #0]
 800fb74:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb78:	4413      	add	r3, r2
 800fb7a:	4619      	mov	r1, r3
 800fb7c:	6938      	ldr	r0, [r7, #16]
 800fb7e:	f7ff febf 	bl	800f900 <move_window>
 800fb82:	4603      	mov	r3, r0
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d140      	bne.n	800fc0a <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fb88:	693b      	ldr	r3, [r7, #16]
 800fb8a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb8e:	683b      	ldr	r3, [r7, #0]
 800fb90:	005b      	lsls	r3, r3, #1
 800fb92:	693a      	ldr	r2, [r7, #16]
 800fb94:	8992      	ldrh	r2, [r2, #12]
 800fb96:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb9a:	fb02 f200 	mul.w	r2, r2, r0
 800fb9e:	1a9b      	subs	r3, r3, r2
 800fba0:	440b      	add	r3, r1
 800fba2:	4618      	mov	r0, r3
 800fba4:	f7ff fbfc 	bl	800f3a0 <ld_word>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	617b      	str	r3, [r7, #20]
			break;
 800fbac:	e030      	b.n	800fc10 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fbb2:	693b      	ldr	r3, [r7, #16]
 800fbb4:	899b      	ldrh	r3, [r3, #12]
 800fbb6:	089b      	lsrs	r3, r3, #2
 800fbb8:	b29b      	uxth	r3, r3
 800fbba:	4619      	mov	r1, r3
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	fbb3 f3f1 	udiv	r3, r3, r1
 800fbc2:	4413      	add	r3, r2
 800fbc4:	4619      	mov	r1, r3
 800fbc6:	6938      	ldr	r0, [r7, #16]
 800fbc8:	f7ff fe9a 	bl	800f900 <move_window>
 800fbcc:	4603      	mov	r3, r0
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d11d      	bne.n	800fc0e <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fbd2:	693b      	ldr	r3, [r7, #16]
 800fbd4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fbd8:	683b      	ldr	r3, [r7, #0]
 800fbda:	009b      	lsls	r3, r3, #2
 800fbdc:	693a      	ldr	r2, [r7, #16]
 800fbde:	8992      	ldrh	r2, [r2, #12]
 800fbe0:	fbb3 f0f2 	udiv	r0, r3, r2
 800fbe4:	fb02 f200 	mul.w	r2, r2, r0
 800fbe8:	1a9b      	subs	r3, r3, r2
 800fbea:	440b      	add	r3, r1
 800fbec:	4618      	mov	r0, r3
 800fbee:	f7ff fbef 	bl	800f3d0 <ld_dword>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800fbf8:	617b      	str	r3, [r7, #20]
			break;
 800fbfa:	e009      	b.n	800fc10 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	617b      	str	r3, [r7, #20]
 800fc00:	e006      	b.n	800fc10 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fc02:	bf00      	nop
 800fc04:	e004      	b.n	800fc10 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fc06:	bf00      	nop
 800fc08:	e002      	b.n	800fc10 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fc0a:	bf00      	nop
 800fc0c:	e000      	b.n	800fc10 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fc0e:	bf00      	nop
		}
	}

	return val;
 800fc10:	697b      	ldr	r3, [r7, #20]
}
 800fc12:	4618      	mov	r0, r3
 800fc14:	3718      	adds	r7, #24
 800fc16:	46bd      	mov	sp, r7
 800fc18:	bd80      	pop	{r7, pc}

0800fc1a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fc1a:	b590      	push	{r4, r7, lr}
 800fc1c:	b089      	sub	sp, #36	; 0x24
 800fc1e:	af00      	add	r7, sp, #0
 800fc20:	60f8      	str	r0, [r7, #12]
 800fc22:	60b9      	str	r1, [r7, #8]
 800fc24:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fc26:	2302      	movs	r3, #2
 800fc28:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fc2a:	68bb      	ldr	r3, [r7, #8]
 800fc2c:	2b01      	cmp	r3, #1
 800fc2e:	f240 8106 	bls.w	800fe3e <put_fat+0x224>
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	69db      	ldr	r3, [r3, #28]
 800fc36:	68ba      	ldr	r2, [r7, #8]
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	f080 8100 	bcs.w	800fe3e <put_fat+0x224>
		switch (fs->fs_type) {
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	781b      	ldrb	r3, [r3, #0]
 800fc42:	2b02      	cmp	r3, #2
 800fc44:	f000 8088 	beq.w	800fd58 <put_fat+0x13e>
 800fc48:	2b03      	cmp	r3, #3
 800fc4a:	f000 80b0 	beq.w	800fdae <put_fat+0x194>
 800fc4e:	2b01      	cmp	r3, #1
 800fc50:	f040 80f5 	bne.w	800fe3e <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fc54:	68bb      	ldr	r3, [r7, #8]
 800fc56:	61bb      	str	r3, [r7, #24]
 800fc58:	69bb      	ldr	r3, [r7, #24]
 800fc5a:	085b      	lsrs	r3, r3, #1
 800fc5c:	69ba      	ldr	r2, [r7, #24]
 800fc5e:	4413      	add	r3, r2
 800fc60:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	899b      	ldrh	r3, [r3, #12]
 800fc6a:	4619      	mov	r1, r3
 800fc6c:	69bb      	ldr	r3, [r7, #24]
 800fc6e:	fbb3 f3f1 	udiv	r3, r3, r1
 800fc72:	4413      	add	r3, r2
 800fc74:	4619      	mov	r1, r3
 800fc76:	68f8      	ldr	r0, [r7, #12]
 800fc78:	f7ff fe42 	bl	800f900 <move_window>
 800fc7c:	4603      	mov	r3, r0
 800fc7e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fc80:	7ffb      	ldrb	r3, [r7, #31]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	f040 80d4 	bne.w	800fe30 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fc8e:	69bb      	ldr	r3, [r7, #24]
 800fc90:	1c5a      	adds	r2, r3, #1
 800fc92:	61ba      	str	r2, [r7, #24]
 800fc94:	68fa      	ldr	r2, [r7, #12]
 800fc96:	8992      	ldrh	r2, [r2, #12]
 800fc98:	fbb3 f0f2 	udiv	r0, r3, r2
 800fc9c:	fb02 f200 	mul.w	r2, r2, r0
 800fca0:	1a9b      	subs	r3, r3, r2
 800fca2:	440b      	add	r3, r1
 800fca4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	f003 0301 	and.w	r3, r3, #1
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d00d      	beq.n	800fccc <put_fat+0xb2>
 800fcb0:	697b      	ldr	r3, [r7, #20]
 800fcb2:	781b      	ldrb	r3, [r3, #0]
 800fcb4:	b25b      	sxtb	r3, r3
 800fcb6:	f003 030f 	and.w	r3, r3, #15
 800fcba:	b25a      	sxtb	r2, r3
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	b2db      	uxtb	r3, r3
 800fcc0:	011b      	lsls	r3, r3, #4
 800fcc2:	b25b      	sxtb	r3, r3
 800fcc4:	4313      	orrs	r3, r2
 800fcc6:	b25b      	sxtb	r3, r3
 800fcc8:	b2db      	uxtb	r3, r3
 800fcca:	e001      	b.n	800fcd0 <put_fat+0xb6>
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	b2db      	uxtb	r3, r3
 800fcd0:	697a      	ldr	r2, [r7, #20]
 800fcd2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	2201      	movs	r2, #1
 800fcd8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	899b      	ldrh	r3, [r3, #12]
 800fce2:	4619      	mov	r1, r3
 800fce4:	69bb      	ldr	r3, [r7, #24]
 800fce6:	fbb3 f3f1 	udiv	r3, r3, r1
 800fcea:	4413      	add	r3, r2
 800fcec:	4619      	mov	r1, r3
 800fcee:	68f8      	ldr	r0, [r7, #12]
 800fcf0:	f7ff fe06 	bl	800f900 <move_window>
 800fcf4:	4603      	mov	r3, r0
 800fcf6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fcf8:	7ffb      	ldrb	r3, [r7, #31]
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	f040 809a 	bne.w	800fe34 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	899b      	ldrh	r3, [r3, #12]
 800fd0a:	461a      	mov	r2, r3
 800fd0c:	69bb      	ldr	r3, [r7, #24]
 800fd0e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fd12:	fb02 f200 	mul.w	r2, r2, r0
 800fd16:	1a9b      	subs	r3, r3, r2
 800fd18:	440b      	add	r3, r1
 800fd1a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fd1c:	68bb      	ldr	r3, [r7, #8]
 800fd1e:	f003 0301 	and.w	r3, r3, #1
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d003      	beq.n	800fd2e <put_fat+0x114>
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	091b      	lsrs	r3, r3, #4
 800fd2a:	b2db      	uxtb	r3, r3
 800fd2c:	e00e      	b.n	800fd4c <put_fat+0x132>
 800fd2e:	697b      	ldr	r3, [r7, #20]
 800fd30:	781b      	ldrb	r3, [r3, #0]
 800fd32:	b25b      	sxtb	r3, r3
 800fd34:	f023 030f 	bic.w	r3, r3, #15
 800fd38:	b25a      	sxtb	r2, r3
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	0a1b      	lsrs	r3, r3, #8
 800fd3e:	b25b      	sxtb	r3, r3
 800fd40:	f003 030f 	and.w	r3, r3, #15
 800fd44:	b25b      	sxtb	r3, r3
 800fd46:	4313      	orrs	r3, r2
 800fd48:	b25b      	sxtb	r3, r3
 800fd4a:	b2db      	uxtb	r3, r3
 800fd4c:	697a      	ldr	r2, [r7, #20]
 800fd4e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2201      	movs	r2, #1
 800fd54:	70da      	strb	r2, [r3, #3]
			break;
 800fd56:	e072      	b.n	800fe3e <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	899b      	ldrh	r3, [r3, #12]
 800fd60:	085b      	lsrs	r3, r3, #1
 800fd62:	b29b      	uxth	r3, r3
 800fd64:	4619      	mov	r1, r3
 800fd66:	68bb      	ldr	r3, [r7, #8]
 800fd68:	fbb3 f3f1 	udiv	r3, r3, r1
 800fd6c:	4413      	add	r3, r2
 800fd6e:	4619      	mov	r1, r3
 800fd70:	68f8      	ldr	r0, [r7, #12]
 800fd72:	f7ff fdc5 	bl	800f900 <move_window>
 800fd76:	4603      	mov	r3, r0
 800fd78:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fd7a:	7ffb      	ldrb	r3, [r7, #31]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d15b      	bne.n	800fe38 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fd86:	68bb      	ldr	r3, [r7, #8]
 800fd88:	005b      	lsls	r3, r3, #1
 800fd8a:	68fa      	ldr	r2, [r7, #12]
 800fd8c:	8992      	ldrh	r2, [r2, #12]
 800fd8e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fd92:	fb02 f200 	mul.w	r2, r2, r0
 800fd96:	1a9b      	subs	r3, r3, r2
 800fd98:	440b      	add	r3, r1
 800fd9a:	687a      	ldr	r2, [r7, #4]
 800fd9c:	b292      	uxth	r2, r2
 800fd9e:	4611      	mov	r1, r2
 800fda0:	4618      	mov	r0, r3
 800fda2:	f7ff fb38 	bl	800f416 <st_word>
			fs->wflag = 1;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2201      	movs	r2, #1
 800fdaa:	70da      	strb	r2, [r3, #3]
			break;
 800fdac:	e047      	b.n	800fe3e <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	899b      	ldrh	r3, [r3, #12]
 800fdb6:	089b      	lsrs	r3, r3, #2
 800fdb8:	b29b      	uxth	r3, r3
 800fdba:	4619      	mov	r1, r3
 800fdbc:	68bb      	ldr	r3, [r7, #8]
 800fdbe:	fbb3 f3f1 	udiv	r3, r3, r1
 800fdc2:	4413      	add	r3, r2
 800fdc4:	4619      	mov	r1, r3
 800fdc6:	68f8      	ldr	r0, [r7, #12]
 800fdc8:	f7ff fd9a 	bl	800f900 <move_window>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fdd0:	7ffb      	ldrb	r3, [r7, #31]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d132      	bne.n	800fe3c <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fde2:	68bb      	ldr	r3, [r7, #8]
 800fde4:	009b      	lsls	r3, r3, #2
 800fde6:	68fa      	ldr	r2, [r7, #12]
 800fde8:	8992      	ldrh	r2, [r2, #12]
 800fdea:	fbb3 f0f2 	udiv	r0, r3, r2
 800fdee:	fb02 f200 	mul.w	r2, r2, r0
 800fdf2:	1a9b      	subs	r3, r3, r2
 800fdf4:	440b      	add	r3, r1
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f7ff faea 	bl	800f3d0 <ld_dword>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fe02:	4323      	orrs	r3, r4
 800fe04:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fe0c:	68bb      	ldr	r3, [r7, #8]
 800fe0e:	009b      	lsls	r3, r3, #2
 800fe10:	68fa      	ldr	r2, [r7, #12]
 800fe12:	8992      	ldrh	r2, [r2, #12]
 800fe14:	fbb3 f0f2 	udiv	r0, r3, r2
 800fe18:	fb02 f200 	mul.w	r2, r2, r0
 800fe1c:	1a9b      	subs	r3, r3, r2
 800fe1e:	440b      	add	r3, r1
 800fe20:	6879      	ldr	r1, [r7, #4]
 800fe22:	4618      	mov	r0, r3
 800fe24:	f7ff fb12 	bl	800f44c <st_dword>
			fs->wflag = 1;
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	2201      	movs	r2, #1
 800fe2c:	70da      	strb	r2, [r3, #3]
			break;
 800fe2e:	e006      	b.n	800fe3e <put_fat+0x224>
			if (res != FR_OK) break;
 800fe30:	bf00      	nop
 800fe32:	e004      	b.n	800fe3e <put_fat+0x224>
			if (res != FR_OK) break;
 800fe34:	bf00      	nop
 800fe36:	e002      	b.n	800fe3e <put_fat+0x224>
			if (res != FR_OK) break;
 800fe38:	bf00      	nop
 800fe3a:	e000      	b.n	800fe3e <put_fat+0x224>
			if (res != FR_OK) break;
 800fe3c:	bf00      	nop
		}
	}
	return res;
 800fe3e:	7ffb      	ldrb	r3, [r7, #31]
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3724      	adds	r7, #36	; 0x24
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd90      	pop	{r4, r7, pc}

0800fe48 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b088      	sub	sp, #32
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	60f8      	str	r0, [r7, #12]
 800fe50:	60b9      	str	r1, [r7, #8]
 800fe52:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fe54:	2300      	movs	r3, #0
 800fe56:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fe5e:	68bb      	ldr	r3, [r7, #8]
 800fe60:	2b01      	cmp	r3, #1
 800fe62:	d904      	bls.n	800fe6e <remove_chain+0x26>
 800fe64:	69bb      	ldr	r3, [r7, #24]
 800fe66:	69db      	ldr	r3, [r3, #28]
 800fe68:	68ba      	ldr	r2, [r7, #8]
 800fe6a:	429a      	cmp	r2, r3
 800fe6c:	d301      	bcc.n	800fe72 <remove_chain+0x2a>
 800fe6e:	2302      	movs	r3, #2
 800fe70:	e04b      	b.n	800ff0a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d00c      	beq.n	800fe92 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fe78:	f04f 32ff 	mov.w	r2, #4294967295
 800fe7c:	6879      	ldr	r1, [r7, #4]
 800fe7e:	69b8      	ldr	r0, [r7, #24]
 800fe80:	f7ff fecb 	bl	800fc1a <put_fat>
 800fe84:	4603      	mov	r3, r0
 800fe86:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fe88:	7ffb      	ldrb	r3, [r7, #31]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d001      	beq.n	800fe92 <remove_chain+0x4a>
 800fe8e:	7ffb      	ldrb	r3, [r7, #31]
 800fe90:	e03b      	b.n	800ff0a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fe92:	68b9      	ldr	r1, [r7, #8]
 800fe94:	68f8      	ldr	r0, [r7, #12]
 800fe96:	f7ff fdf0 	bl	800fa7a <get_fat>
 800fe9a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fe9c:	697b      	ldr	r3, [r7, #20]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d031      	beq.n	800ff06 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fea2:	697b      	ldr	r3, [r7, #20]
 800fea4:	2b01      	cmp	r3, #1
 800fea6:	d101      	bne.n	800feac <remove_chain+0x64>
 800fea8:	2302      	movs	r3, #2
 800feaa:	e02e      	b.n	800ff0a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800feac:	697b      	ldr	r3, [r7, #20]
 800feae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800feb2:	d101      	bne.n	800feb8 <remove_chain+0x70>
 800feb4:	2301      	movs	r3, #1
 800feb6:	e028      	b.n	800ff0a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800feb8:	2200      	movs	r2, #0
 800feba:	68b9      	ldr	r1, [r7, #8]
 800febc:	69b8      	ldr	r0, [r7, #24]
 800febe:	f7ff feac 	bl	800fc1a <put_fat>
 800fec2:	4603      	mov	r3, r0
 800fec4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fec6:	7ffb      	ldrb	r3, [r7, #31]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d001      	beq.n	800fed0 <remove_chain+0x88>
 800fecc:	7ffb      	ldrb	r3, [r7, #31]
 800fece:	e01c      	b.n	800ff0a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800fed0:	69bb      	ldr	r3, [r7, #24]
 800fed2:	695a      	ldr	r2, [r3, #20]
 800fed4:	69bb      	ldr	r3, [r7, #24]
 800fed6:	69db      	ldr	r3, [r3, #28]
 800fed8:	3b02      	subs	r3, #2
 800feda:	429a      	cmp	r2, r3
 800fedc:	d20b      	bcs.n	800fef6 <remove_chain+0xae>
			fs->free_clst++;
 800fede:	69bb      	ldr	r3, [r7, #24]
 800fee0:	695b      	ldr	r3, [r3, #20]
 800fee2:	1c5a      	adds	r2, r3, #1
 800fee4:	69bb      	ldr	r3, [r7, #24]
 800fee6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800fee8:	69bb      	ldr	r3, [r7, #24]
 800feea:	791b      	ldrb	r3, [r3, #4]
 800feec:	f043 0301 	orr.w	r3, r3, #1
 800fef0:	b2da      	uxtb	r2, r3
 800fef2:	69bb      	ldr	r3, [r7, #24]
 800fef4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fef6:	697b      	ldr	r3, [r7, #20]
 800fef8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fefa:	69bb      	ldr	r3, [r7, #24]
 800fefc:	69db      	ldr	r3, [r3, #28]
 800fefe:	68ba      	ldr	r2, [r7, #8]
 800ff00:	429a      	cmp	r2, r3
 800ff02:	d3c6      	bcc.n	800fe92 <remove_chain+0x4a>
 800ff04:	e000      	b.n	800ff08 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ff06:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ff08:	2300      	movs	r3, #0
}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	3720      	adds	r7, #32
 800ff0e:	46bd      	mov	sp, r7
 800ff10:	bd80      	pop	{r7, pc}

0800ff12 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ff12:	b580      	push	{r7, lr}
 800ff14:	b088      	sub	sp, #32
 800ff16:	af00      	add	r7, sp, #0
 800ff18:	6078      	str	r0, [r7, #4]
 800ff1a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d10d      	bne.n	800ff44 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	691b      	ldr	r3, [r3, #16]
 800ff2c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ff2e:	69bb      	ldr	r3, [r7, #24]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d004      	beq.n	800ff3e <create_chain+0x2c>
 800ff34:	693b      	ldr	r3, [r7, #16]
 800ff36:	69db      	ldr	r3, [r3, #28]
 800ff38:	69ba      	ldr	r2, [r7, #24]
 800ff3a:	429a      	cmp	r2, r3
 800ff3c:	d31b      	bcc.n	800ff76 <create_chain+0x64>
 800ff3e:	2301      	movs	r3, #1
 800ff40:	61bb      	str	r3, [r7, #24]
 800ff42:	e018      	b.n	800ff76 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ff44:	6839      	ldr	r1, [r7, #0]
 800ff46:	6878      	ldr	r0, [r7, #4]
 800ff48:	f7ff fd97 	bl	800fa7a <get_fat>
 800ff4c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	2b01      	cmp	r3, #1
 800ff52:	d801      	bhi.n	800ff58 <create_chain+0x46>
 800ff54:	2301      	movs	r3, #1
 800ff56:	e070      	b.n	801003a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff5e:	d101      	bne.n	800ff64 <create_chain+0x52>
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	e06a      	b.n	801003a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ff64:	693b      	ldr	r3, [r7, #16]
 800ff66:	69db      	ldr	r3, [r3, #28]
 800ff68:	68fa      	ldr	r2, [r7, #12]
 800ff6a:	429a      	cmp	r2, r3
 800ff6c:	d201      	bcs.n	800ff72 <create_chain+0x60>
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	e063      	b.n	801003a <create_chain+0x128>
		scl = clst;
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ff76:	69bb      	ldr	r3, [r7, #24]
 800ff78:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ff7a:	69fb      	ldr	r3, [r7, #28]
 800ff7c:	3301      	adds	r3, #1
 800ff7e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ff80:	693b      	ldr	r3, [r7, #16]
 800ff82:	69db      	ldr	r3, [r3, #28]
 800ff84:	69fa      	ldr	r2, [r7, #28]
 800ff86:	429a      	cmp	r2, r3
 800ff88:	d307      	bcc.n	800ff9a <create_chain+0x88>
				ncl = 2;
 800ff8a:	2302      	movs	r3, #2
 800ff8c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ff8e:	69fa      	ldr	r2, [r7, #28]
 800ff90:	69bb      	ldr	r3, [r7, #24]
 800ff92:	429a      	cmp	r2, r3
 800ff94:	d901      	bls.n	800ff9a <create_chain+0x88>
 800ff96:	2300      	movs	r3, #0
 800ff98:	e04f      	b.n	801003a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ff9a:	69f9      	ldr	r1, [r7, #28]
 800ff9c:	6878      	ldr	r0, [r7, #4]
 800ff9e:	f7ff fd6c 	bl	800fa7a <get_fat>
 800ffa2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d00e      	beq.n	800ffc8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	2b01      	cmp	r3, #1
 800ffae:	d003      	beq.n	800ffb8 <create_chain+0xa6>
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffb6:	d101      	bne.n	800ffbc <create_chain+0xaa>
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	e03e      	b.n	801003a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ffbc:	69fa      	ldr	r2, [r7, #28]
 800ffbe:	69bb      	ldr	r3, [r7, #24]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d1da      	bne.n	800ff7a <create_chain+0x68>
 800ffc4:	2300      	movs	r3, #0
 800ffc6:	e038      	b.n	801003a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ffc8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ffca:	f04f 32ff 	mov.w	r2, #4294967295
 800ffce:	69f9      	ldr	r1, [r7, #28]
 800ffd0:	6938      	ldr	r0, [r7, #16]
 800ffd2:	f7ff fe22 	bl	800fc1a <put_fat>
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ffda:	7dfb      	ldrb	r3, [r7, #23]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d109      	bne.n	800fff4 <create_chain+0xe2>
 800ffe0:	683b      	ldr	r3, [r7, #0]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d006      	beq.n	800fff4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ffe6:	69fa      	ldr	r2, [r7, #28]
 800ffe8:	6839      	ldr	r1, [r7, #0]
 800ffea:	6938      	ldr	r0, [r7, #16]
 800ffec:	f7ff fe15 	bl	800fc1a <put_fat>
 800fff0:	4603      	mov	r3, r0
 800fff2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800fff4:	7dfb      	ldrb	r3, [r7, #23]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d116      	bne.n	8010028 <create_chain+0x116>
		fs->last_clst = ncl;
 800fffa:	693b      	ldr	r3, [r7, #16]
 800fffc:	69fa      	ldr	r2, [r7, #28]
 800fffe:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8010000:	693b      	ldr	r3, [r7, #16]
 8010002:	695a      	ldr	r2, [r3, #20]
 8010004:	693b      	ldr	r3, [r7, #16]
 8010006:	69db      	ldr	r3, [r3, #28]
 8010008:	3b02      	subs	r3, #2
 801000a:	429a      	cmp	r2, r3
 801000c:	d804      	bhi.n	8010018 <create_chain+0x106>
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	695b      	ldr	r3, [r3, #20]
 8010012:	1e5a      	subs	r2, r3, #1
 8010014:	693b      	ldr	r3, [r7, #16]
 8010016:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8010018:	693b      	ldr	r3, [r7, #16]
 801001a:	791b      	ldrb	r3, [r3, #4]
 801001c:	f043 0301 	orr.w	r3, r3, #1
 8010020:	b2da      	uxtb	r2, r3
 8010022:	693b      	ldr	r3, [r7, #16]
 8010024:	711a      	strb	r2, [r3, #4]
 8010026:	e007      	b.n	8010038 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8010028:	7dfb      	ldrb	r3, [r7, #23]
 801002a:	2b01      	cmp	r3, #1
 801002c:	d102      	bne.n	8010034 <create_chain+0x122>
 801002e:	f04f 33ff 	mov.w	r3, #4294967295
 8010032:	e000      	b.n	8010036 <create_chain+0x124>
 8010034:	2301      	movs	r3, #1
 8010036:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010038:	69fb      	ldr	r3, [r7, #28]
}
 801003a:	4618      	mov	r0, r3
 801003c:	3720      	adds	r7, #32
 801003e:	46bd      	mov	sp, r7
 8010040:	bd80      	pop	{r7, pc}

08010042 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8010042:	b480      	push	{r7}
 8010044:	b087      	sub	sp, #28
 8010046:	af00      	add	r7, sp, #0
 8010048:	6078      	str	r0, [r7, #4]
 801004a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010056:	3304      	adds	r3, #4
 8010058:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	899b      	ldrh	r3, [r3, #12]
 801005e:	461a      	mov	r2, r3
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	fbb3 f3f2 	udiv	r3, r3, r2
 8010066:	68fa      	ldr	r2, [r7, #12]
 8010068:	8952      	ldrh	r2, [r2, #10]
 801006a:	fbb3 f3f2 	udiv	r3, r3, r2
 801006e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010070:	693b      	ldr	r3, [r7, #16]
 8010072:	1d1a      	adds	r2, r3, #4
 8010074:	613a      	str	r2, [r7, #16]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801007a:	68bb      	ldr	r3, [r7, #8]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d101      	bne.n	8010084 <clmt_clust+0x42>
 8010080:	2300      	movs	r3, #0
 8010082:	e010      	b.n	80100a6 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8010084:	697a      	ldr	r2, [r7, #20]
 8010086:	68bb      	ldr	r3, [r7, #8]
 8010088:	429a      	cmp	r2, r3
 801008a:	d307      	bcc.n	801009c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801008c:	697a      	ldr	r2, [r7, #20]
 801008e:	68bb      	ldr	r3, [r7, #8]
 8010090:	1ad3      	subs	r3, r2, r3
 8010092:	617b      	str	r3, [r7, #20]
 8010094:	693b      	ldr	r3, [r7, #16]
 8010096:	3304      	adds	r3, #4
 8010098:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801009a:	e7e9      	b.n	8010070 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801009c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801009e:	693b      	ldr	r3, [r7, #16]
 80100a0:	681a      	ldr	r2, [r3, #0]
 80100a2:	697b      	ldr	r3, [r7, #20]
 80100a4:	4413      	add	r3, r2
}
 80100a6:	4618      	mov	r0, r3
 80100a8:	371c      	adds	r7, #28
 80100aa:	46bd      	mov	sp, r7
 80100ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b0:	4770      	bx	lr

080100b2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80100b2:	b580      	push	{r7, lr}
 80100b4:	b086      	sub	sp, #24
 80100b6:	af00      	add	r7, sp, #0
 80100b8:	6078      	str	r0, [r7, #4]
 80100ba:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80100c2:	683b      	ldr	r3, [r7, #0]
 80100c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80100c8:	d204      	bcs.n	80100d4 <dir_sdi+0x22>
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	f003 031f 	and.w	r3, r3, #31
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d001      	beq.n	80100d8 <dir_sdi+0x26>
		return FR_INT_ERR;
 80100d4:	2302      	movs	r3, #2
 80100d6:	e071      	b.n	80101bc <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	683a      	ldr	r2, [r7, #0]
 80100dc:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	689b      	ldr	r3, [r3, #8]
 80100e2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d106      	bne.n	80100f8 <dir_sdi+0x46>
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	781b      	ldrb	r3, [r3, #0]
 80100ee:	2b02      	cmp	r3, #2
 80100f0:	d902      	bls.n	80100f8 <dir_sdi+0x46>
		clst = fs->dirbase;
 80100f2:	693b      	ldr	r3, [r7, #16]
 80100f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100f6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80100f8:	697b      	ldr	r3, [r7, #20]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d10c      	bne.n	8010118 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	095b      	lsrs	r3, r3, #5
 8010102:	693a      	ldr	r2, [r7, #16]
 8010104:	8912      	ldrh	r2, [r2, #8]
 8010106:	4293      	cmp	r3, r2
 8010108:	d301      	bcc.n	801010e <dir_sdi+0x5c>
 801010a:	2302      	movs	r3, #2
 801010c:	e056      	b.n	80101bc <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 801010e:	693b      	ldr	r3, [r7, #16]
 8010110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	61da      	str	r2, [r3, #28]
 8010116:	e02d      	b.n	8010174 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	895b      	ldrh	r3, [r3, #10]
 801011c:	461a      	mov	r2, r3
 801011e:	693b      	ldr	r3, [r7, #16]
 8010120:	899b      	ldrh	r3, [r3, #12]
 8010122:	fb03 f302 	mul.w	r3, r3, r2
 8010126:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010128:	e019      	b.n	801015e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6979      	ldr	r1, [r7, #20]
 801012e:	4618      	mov	r0, r3
 8010130:	f7ff fca3 	bl	800fa7a <get_fat>
 8010134:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010136:	697b      	ldr	r3, [r7, #20]
 8010138:	f1b3 3fff 	cmp.w	r3, #4294967295
 801013c:	d101      	bne.n	8010142 <dir_sdi+0x90>
 801013e:	2301      	movs	r3, #1
 8010140:	e03c      	b.n	80101bc <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8010142:	697b      	ldr	r3, [r7, #20]
 8010144:	2b01      	cmp	r3, #1
 8010146:	d904      	bls.n	8010152 <dir_sdi+0xa0>
 8010148:	693b      	ldr	r3, [r7, #16]
 801014a:	69db      	ldr	r3, [r3, #28]
 801014c:	697a      	ldr	r2, [r7, #20]
 801014e:	429a      	cmp	r2, r3
 8010150:	d301      	bcc.n	8010156 <dir_sdi+0xa4>
 8010152:	2302      	movs	r3, #2
 8010154:	e032      	b.n	80101bc <dir_sdi+0x10a>
			ofs -= csz;
 8010156:	683a      	ldr	r2, [r7, #0]
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	1ad3      	subs	r3, r2, r3
 801015c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801015e:	683a      	ldr	r2, [r7, #0]
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	429a      	cmp	r2, r3
 8010164:	d2e1      	bcs.n	801012a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8010166:	6979      	ldr	r1, [r7, #20]
 8010168:	6938      	ldr	r0, [r7, #16]
 801016a:	f7ff fc67 	bl	800fa3c <clust2sect>
 801016e:	4602      	mov	r2, r0
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	697a      	ldr	r2, [r7, #20]
 8010178:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	69db      	ldr	r3, [r3, #28]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d101      	bne.n	8010186 <dir_sdi+0xd4>
 8010182:	2302      	movs	r3, #2
 8010184:	e01a      	b.n	80101bc <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	69da      	ldr	r2, [r3, #28]
 801018a:	693b      	ldr	r3, [r7, #16]
 801018c:	899b      	ldrh	r3, [r3, #12]
 801018e:	4619      	mov	r1, r3
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	fbb3 f3f1 	udiv	r3, r3, r1
 8010196:	441a      	add	r2, r3
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801019c:	693b      	ldr	r3, [r7, #16]
 801019e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80101a2:	693b      	ldr	r3, [r7, #16]
 80101a4:	899b      	ldrh	r3, [r3, #12]
 80101a6:	461a      	mov	r2, r3
 80101a8:	683b      	ldr	r3, [r7, #0]
 80101aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80101ae:	fb02 f200 	mul.w	r2, r2, r0
 80101b2:	1a9b      	subs	r3, r3, r2
 80101b4:	18ca      	adds	r2, r1, r3
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80101ba:	2300      	movs	r3, #0
}
 80101bc:	4618      	mov	r0, r3
 80101be:	3718      	adds	r7, #24
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bd80      	pop	{r7, pc}

080101c4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80101c4:	b580      	push	{r7, lr}
 80101c6:	b086      	sub	sp, #24
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	6078      	str	r0, [r7, #4]
 80101cc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	695b      	ldr	r3, [r3, #20]
 80101d8:	3320      	adds	r3, #32
 80101da:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	69db      	ldr	r3, [r3, #28]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d003      	beq.n	80101ec <dir_next+0x28>
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80101ea:	d301      	bcc.n	80101f0 <dir_next+0x2c>
 80101ec:	2304      	movs	r3, #4
 80101ee:	e0bb      	b.n	8010368 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	899b      	ldrh	r3, [r3, #12]
 80101f4:	461a      	mov	r2, r3
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80101fc:	fb02 f201 	mul.w	r2, r2, r1
 8010200:	1a9b      	subs	r3, r3, r2
 8010202:	2b00      	cmp	r3, #0
 8010204:	f040 809d 	bne.w	8010342 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	69db      	ldr	r3, [r3, #28]
 801020c:	1c5a      	adds	r2, r3, #1
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	699b      	ldr	r3, [r3, #24]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d10b      	bne.n	8010232 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	095b      	lsrs	r3, r3, #5
 801021e:	68fa      	ldr	r2, [r7, #12]
 8010220:	8912      	ldrh	r2, [r2, #8]
 8010222:	4293      	cmp	r3, r2
 8010224:	f0c0 808d 	bcc.w	8010342 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2200      	movs	r2, #0
 801022c:	61da      	str	r2, [r3, #28]
 801022e:	2304      	movs	r3, #4
 8010230:	e09a      	b.n	8010368 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	899b      	ldrh	r3, [r3, #12]
 8010236:	461a      	mov	r2, r3
 8010238:	68bb      	ldr	r3, [r7, #8]
 801023a:	fbb3 f3f2 	udiv	r3, r3, r2
 801023e:	68fa      	ldr	r2, [r7, #12]
 8010240:	8952      	ldrh	r2, [r2, #10]
 8010242:	3a01      	subs	r2, #1
 8010244:	4013      	ands	r3, r2
 8010246:	2b00      	cmp	r3, #0
 8010248:	d17b      	bne.n	8010342 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801024a:	687a      	ldr	r2, [r7, #4]
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	699b      	ldr	r3, [r3, #24]
 8010250:	4619      	mov	r1, r3
 8010252:	4610      	mov	r0, r2
 8010254:	f7ff fc11 	bl	800fa7a <get_fat>
 8010258:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801025a:	697b      	ldr	r3, [r7, #20]
 801025c:	2b01      	cmp	r3, #1
 801025e:	d801      	bhi.n	8010264 <dir_next+0xa0>
 8010260:	2302      	movs	r3, #2
 8010262:	e081      	b.n	8010368 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010264:	697b      	ldr	r3, [r7, #20]
 8010266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801026a:	d101      	bne.n	8010270 <dir_next+0xac>
 801026c:	2301      	movs	r3, #1
 801026e:	e07b      	b.n	8010368 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	69db      	ldr	r3, [r3, #28]
 8010274:	697a      	ldr	r2, [r7, #20]
 8010276:	429a      	cmp	r2, r3
 8010278:	d359      	bcc.n	801032e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d104      	bne.n	801028a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	2200      	movs	r2, #0
 8010284:	61da      	str	r2, [r3, #28]
 8010286:	2304      	movs	r3, #4
 8010288:	e06e      	b.n	8010368 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801028a:	687a      	ldr	r2, [r7, #4]
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	699b      	ldr	r3, [r3, #24]
 8010290:	4619      	mov	r1, r3
 8010292:	4610      	mov	r0, r2
 8010294:	f7ff fe3d 	bl	800ff12 <create_chain>
 8010298:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801029a:	697b      	ldr	r3, [r7, #20]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d101      	bne.n	80102a4 <dir_next+0xe0>
 80102a0:	2307      	movs	r3, #7
 80102a2:	e061      	b.n	8010368 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80102a4:	697b      	ldr	r3, [r7, #20]
 80102a6:	2b01      	cmp	r3, #1
 80102a8:	d101      	bne.n	80102ae <dir_next+0xea>
 80102aa:	2302      	movs	r3, #2
 80102ac:	e05c      	b.n	8010368 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80102ae:	697b      	ldr	r3, [r7, #20]
 80102b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102b4:	d101      	bne.n	80102ba <dir_next+0xf6>
 80102b6:	2301      	movs	r3, #1
 80102b8:	e056      	b.n	8010368 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80102ba:	68f8      	ldr	r0, [r7, #12]
 80102bc:	f7ff fadc 	bl	800f878 <sync_window>
 80102c0:	4603      	mov	r3, r0
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d001      	beq.n	80102ca <dir_next+0x106>
 80102c6:	2301      	movs	r3, #1
 80102c8:	e04e      	b.n	8010368 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	899b      	ldrh	r3, [r3, #12]
 80102d4:	461a      	mov	r2, r3
 80102d6:	2100      	movs	r1, #0
 80102d8:	f7ff f905 	bl	800f4e6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80102dc:	2300      	movs	r3, #0
 80102de:	613b      	str	r3, [r7, #16]
 80102e0:	6979      	ldr	r1, [r7, #20]
 80102e2:	68f8      	ldr	r0, [r7, #12]
 80102e4:	f7ff fbaa 	bl	800fa3c <clust2sect>
 80102e8:	4602      	mov	r2, r0
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	635a      	str	r2, [r3, #52]	; 0x34
 80102ee:	e012      	b.n	8010316 <dir_next+0x152>
						fs->wflag = 1;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	2201      	movs	r2, #1
 80102f4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80102f6:	68f8      	ldr	r0, [r7, #12]
 80102f8:	f7ff fabe 	bl	800f878 <sync_window>
 80102fc:	4603      	mov	r3, r0
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d001      	beq.n	8010306 <dir_next+0x142>
 8010302:	2301      	movs	r3, #1
 8010304:	e030      	b.n	8010368 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	3301      	adds	r3, #1
 801030a:	613b      	str	r3, [r7, #16]
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010310:	1c5a      	adds	r2, r3, #1
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	635a      	str	r2, [r3, #52]	; 0x34
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	895b      	ldrh	r3, [r3, #10]
 801031a:	461a      	mov	r2, r3
 801031c:	693b      	ldr	r3, [r7, #16]
 801031e:	4293      	cmp	r3, r2
 8010320:	d3e6      	bcc.n	80102f0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010326:	693b      	ldr	r3, [r7, #16]
 8010328:	1ad2      	subs	r2, r2, r3
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	697a      	ldr	r2, [r7, #20]
 8010332:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010334:	6979      	ldr	r1, [r7, #20]
 8010336:	68f8      	ldr	r0, [r7, #12]
 8010338:	f7ff fb80 	bl	800fa3c <clust2sect>
 801033c:	4602      	mov	r2, r0
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	68ba      	ldr	r2, [r7, #8]
 8010346:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	899b      	ldrh	r3, [r3, #12]
 8010352:	461a      	mov	r2, r3
 8010354:	68bb      	ldr	r3, [r7, #8]
 8010356:	fbb3 f0f2 	udiv	r0, r3, r2
 801035a:	fb02 f200 	mul.w	r2, r2, r0
 801035e:	1a9b      	subs	r3, r3, r2
 8010360:	18ca      	adds	r2, r1, r3
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010366:	2300      	movs	r3, #0
}
 8010368:	4618      	mov	r0, r3
 801036a:	3718      	adds	r7, #24
 801036c:	46bd      	mov	sp, r7
 801036e:	bd80      	pop	{r7, pc}

08010370 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b086      	sub	sp, #24
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8010380:	2100      	movs	r1, #0
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f7ff fe95 	bl	80100b2 <dir_sdi>
 8010388:	4603      	mov	r3, r0
 801038a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801038c:	7dfb      	ldrb	r3, [r7, #23]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d12b      	bne.n	80103ea <dir_alloc+0x7a>
		n = 0;
 8010392:	2300      	movs	r3, #0
 8010394:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	69db      	ldr	r3, [r3, #28]
 801039a:	4619      	mov	r1, r3
 801039c:	68f8      	ldr	r0, [r7, #12]
 801039e:	f7ff faaf 	bl	800f900 <move_window>
 80103a2:	4603      	mov	r3, r0
 80103a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80103a6:	7dfb      	ldrb	r3, [r7, #23]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d11d      	bne.n	80103e8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	6a1b      	ldr	r3, [r3, #32]
 80103b0:	781b      	ldrb	r3, [r3, #0]
 80103b2:	2be5      	cmp	r3, #229	; 0xe5
 80103b4:	d004      	beq.n	80103c0 <dir_alloc+0x50>
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	6a1b      	ldr	r3, [r3, #32]
 80103ba:	781b      	ldrb	r3, [r3, #0]
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d107      	bne.n	80103d0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80103c0:	693b      	ldr	r3, [r7, #16]
 80103c2:	3301      	adds	r3, #1
 80103c4:	613b      	str	r3, [r7, #16]
 80103c6:	693a      	ldr	r2, [r7, #16]
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d102      	bne.n	80103d4 <dir_alloc+0x64>
 80103ce:	e00c      	b.n	80103ea <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80103d0:	2300      	movs	r3, #0
 80103d2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80103d4:	2101      	movs	r1, #1
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f7ff fef4 	bl	80101c4 <dir_next>
 80103dc:	4603      	mov	r3, r0
 80103de:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80103e0:	7dfb      	ldrb	r3, [r7, #23]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d0d7      	beq.n	8010396 <dir_alloc+0x26>
 80103e6:	e000      	b.n	80103ea <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80103e8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80103ea:	7dfb      	ldrb	r3, [r7, #23]
 80103ec:	2b04      	cmp	r3, #4
 80103ee:	d101      	bne.n	80103f4 <dir_alloc+0x84>
 80103f0:	2307      	movs	r3, #7
 80103f2:	75fb      	strb	r3, [r7, #23]
	return res;
 80103f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80103f6:	4618      	mov	r0, r3
 80103f8:	3718      	adds	r7, #24
 80103fa:	46bd      	mov	sp, r7
 80103fc:	bd80      	pop	{r7, pc}

080103fe <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80103fe:	b580      	push	{r7, lr}
 8010400:	b084      	sub	sp, #16
 8010402:	af00      	add	r7, sp, #0
 8010404:	6078      	str	r0, [r7, #4]
 8010406:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	331a      	adds	r3, #26
 801040c:	4618      	mov	r0, r3
 801040e:	f7fe ffc7 	bl	800f3a0 <ld_word>
 8010412:	4603      	mov	r3, r0
 8010414:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	781b      	ldrb	r3, [r3, #0]
 801041a:	2b03      	cmp	r3, #3
 801041c:	d109      	bne.n	8010432 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	3314      	adds	r3, #20
 8010422:	4618      	mov	r0, r3
 8010424:	f7fe ffbc 	bl	800f3a0 <ld_word>
 8010428:	4603      	mov	r3, r0
 801042a:	041b      	lsls	r3, r3, #16
 801042c:	68fa      	ldr	r2, [r7, #12]
 801042e:	4313      	orrs	r3, r2
 8010430:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010432:	68fb      	ldr	r3, [r7, #12]
}
 8010434:	4618      	mov	r0, r3
 8010436:	3710      	adds	r7, #16
 8010438:	46bd      	mov	sp, r7
 801043a:	bd80      	pop	{r7, pc}

0801043c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801043c:	b580      	push	{r7, lr}
 801043e:	b084      	sub	sp, #16
 8010440:	af00      	add	r7, sp, #0
 8010442:	60f8      	str	r0, [r7, #12]
 8010444:	60b9      	str	r1, [r7, #8]
 8010446:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010448:	68bb      	ldr	r3, [r7, #8]
 801044a:	331a      	adds	r3, #26
 801044c:	687a      	ldr	r2, [r7, #4]
 801044e:	b292      	uxth	r2, r2
 8010450:	4611      	mov	r1, r2
 8010452:	4618      	mov	r0, r3
 8010454:	f7fe ffdf 	bl	800f416 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	781b      	ldrb	r3, [r3, #0]
 801045c:	2b03      	cmp	r3, #3
 801045e:	d109      	bne.n	8010474 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	f103 0214 	add.w	r2, r3, #20
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	0c1b      	lsrs	r3, r3, #16
 801046a:	b29b      	uxth	r3, r3
 801046c:	4619      	mov	r1, r3
 801046e:	4610      	mov	r0, r2
 8010470:	f7fe ffd1 	bl	800f416 <st_word>
	}
}
 8010474:	bf00      	nop
 8010476:	3710      	adds	r7, #16
 8010478:	46bd      	mov	sp, r7
 801047a:	bd80      	pop	{r7, pc}

0801047c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b086      	sub	sp, #24
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
 8010484:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8010486:	2304      	movs	r3, #4
 8010488:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8010490:	e03c      	b.n	801050c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	69db      	ldr	r3, [r3, #28]
 8010496:	4619      	mov	r1, r3
 8010498:	6938      	ldr	r0, [r7, #16]
 801049a:	f7ff fa31 	bl	800f900 <move_window>
 801049e:	4603      	mov	r3, r0
 80104a0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80104a2:	7dfb      	ldrb	r3, [r7, #23]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d136      	bne.n	8010516 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	6a1b      	ldr	r3, [r3, #32]
 80104ac:	781b      	ldrb	r3, [r3, #0]
 80104ae:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80104b0:	7bfb      	ldrb	r3, [r7, #15]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d102      	bne.n	80104bc <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80104b6:	2304      	movs	r3, #4
 80104b8:	75fb      	strb	r3, [r7, #23]
 80104ba:	e031      	b.n	8010520 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	6a1b      	ldr	r3, [r3, #32]
 80104c0:	330b      	adds	r3, #11
 80104c2:	781b      	ldrb	r3, [r3, #0]
 80104c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80104c8:	73bb      	strb	r3, [r7, #14]
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	7bba      	ldrb	r2, [r7, #14]
 80104ce:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80104d0:	7bfb      	ldrb	r3, [r7, #15]
 80104d2:	2be5      	cmp	r3, #229	; 0xe5
 80104d4:	d011      	beq.n	80104fa <dir_read+0x7e>
 80104d6:	7bfb      	ldrb	r3, [r7, #15]
 80104d8:	2b2e      	cmp	r3, #46	; 0x2e
 80104da:	d00e      	beq.n	80104fa <dir_read+0x7e>
 80104dc:	7bbb      	ldrb	r3, [r7, #14]
 80104de:	2b0f      	cmp	r3, #15
 80104e0:	d00b      	beq.n	80104fa <dir_read+0x7e>
 80104e2:	7bbb      	ldrb	r3, [r7, #14]
 80104e4:	f023 0320 	bic.w	r3, r3, #32
 80104e8:	2b08      	cmp	r3, #8
 80104ea:	bf0c      	ite	eq
 80104ec:	2301      	moveq	r3, #1
 80104ee:	2300      	movne	r3, #0
 80104f0:	b2db      	uxtb	r3, r3
 80104f2:	461a      	mov	r2, r3
 80104f4:	683b      	ldr	r3, [r7, #0]
 80104f6:	4293      	cmp	r3, r2
 80104f8:	d00f      	beq.n	801051a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80104fa:	2100      	movs	r1, #0
 80104fc:	6878      	ldr	r0, [r7, #4]
 80104fe:	f7ff fe61 	bl	80101c4 <dir_next>
 8010502:	4603      	mov	r3, r0
 8010504:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010506:	7dfb      	ldrb	r3, [r7, #23]
 8010508:	2b00      	cmp	r3, #0
 801050a:	d108      	bne.n	801051e <dir_read+0xa2>
	while (dp->sect) {
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	69db      	ldr	r3, [r3, #28]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d1be      	bne.n	8010492 <dir_read+0x16>
 8010514:	e004      	b.n	8010520 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010516:	bf00      	nop
 8010518:	e002      	b.n	8010520 <dir_read+0xa4>
				break;
 801051a:	bf00      	nop
 801051c:	e000      	b.n	8010520 <dir_read+0xa4>
		if (res != FR_OK) break;
 801051e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8010520:	7dfb      	ldrb	r3, [r7, #23]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d002      	beq.n	801052c <dir_read+0xb0>
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	2200      	movs	r2, #0
 801052a:	61da      	str	r2, [r3, #28]
	return res;
 801052c:	7dfb      	ldrb	r3, [r7, #23]
}
 801052e:	4618      	mov	r0, r3
 8010530:	3718      	adds	r7, #24
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}

08010536 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010536:	b580      	push	{r7, lr}
 8010538:	b086      	sub	sp, #24
 801053a:	af00      	add	r7, sp, #0
 801053c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010544:	2100      	movs	r1, #0
 8010546:	6878      	ldr	r0, [r7, #4]
 8010548:	f7ff fdb3 	bl	80100b2 <dir_sdi>
 801054c:	4603      	mov	r3, r0
 801054e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010550:	7dfb      	ldrb	r3, [r7, #23]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d001      	beq.n	801055a <dir_find+0x24>
 8010556:	7dfb      	ldrb	r3, [r7, #23]
 8010558:	e03e      	b.n	80105d8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	69db      	ldr	r3, [r3, #28]
 801055e:	4619      	mov	r1, r3
 8010560:	6938      	ldr	r0, [r7, #16]
 8010562:	f7ff f9cd 	bl	800f900 <move_window>
 8010566:	4603      	mov	r3, r0
 8010568:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801056a:	7dfb      	ldrb	r3, [r7, #23]
 801056c:	2b00      	cmp	r3, #0
 801056e:	d12f      	bne.n	80105d0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	6a1b      	ldr	r3, [r3, #32]
 8010574:	781b      	ldrb	r3, [r3, #0]
 8010576:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010578:	7bfb      	ldrb	r3, [r7, #15]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d102      	bne.n	8010584 <dir_find+0x4e>
 801057e:	2304      	movs	r3, #4
 8010580:	75fb      	strb	r3, [r7, #23]
 8010582:	e028      	b.n	80105d6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	6a1b      	ldr	r3, [r3, #32]
 8010588:	330b      	adds	r3, #11
 801058a:	781b      	ldrb	r3, [r3, #0]
 801058c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010590:	b2da      	uxtb	r2, r3
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	6a1b      	ldr	r3, [r3, #32]
 801059a:	330b      	adds	r3, #11
 801059c:	781b      	ldrb	r3, [r3, #0]
 801059e:	f003 0308 	and.w	r3, r3, #8
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d10a      	bne.n	80105bc <dir_find+0x86>
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6a18      	ldr	r0, [r3, #32]
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	3324      	adds	r3, #36	; 0x24
 80105ae:	220b      	movs	r2, #11
 80105b0:	4619      	mov	r1, r3
 80105b2:	f7fe ffb2 	bl	800f51a <mem_cmp>
 80105b6:	4603      	mov	r3, r0
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d00b      	beq.n	80105d4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80105bc:	2100      	movs	r1, #0
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f7ff fe00 	bl	80101c4 <dir_next>
 80105c4:	4603      	mov	r3, r0
 80105c6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80105c8:	7dfb      	ldrb	r3, [r7, #23]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d0c5      	beq.n	801055a <dir_find+0x24>
 80105ce:	e002      	b.n	80105d6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80105d0:	bf00      	nop
 80105d2:	e000      	b.n	80105d6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80105d4:	bf00      	nop

	return res;
 80105d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80105d8:	4618      	mov	r0, r3
 80105da:	3718      	adds	r7, #24
 80105dc:	46bd      	mov	sp, r7
 80105de:	bd80      	pop	{r7, pc}

080105e0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80105e0:	b580      	push	{r7, lr}
 80105e2:	b084      	sub	sp, #16
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80105ee:	2101      	movs	r1, #1
 80105f0:	6878      	ldr	r0, [r7, #4]
 80105f2:	f7ff febd 	bl	8010370 <dir_alloc>
 80105f6:	4603      	mov	r3, r0
 80105f8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80105fa:	7bfb      	ldrb	r3, [r7, #15]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d11c      	bne.n	801063a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	69db      	ldr	r3, [r3, #28]
 8010604:	4619      	mov	r1, r3
 8010606:	68b8      	ldr	r0, [r7, #8]
 8010608:	f7ff f97a 	bl	800f900 <move_window>
 801060c:	4603      	mov	r3, r0
 801060e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010610:	7bfb      	ldrb	r3, [r7, #15]
 8010612:	2b00      	cmp	r3, #0
 8010614:	d111      	bne.n	801063a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	6a1b      	ldr	r3, [r3, #32]
 801061a:	2220      	movs	r2, #32
 801061c:	2100      	movs	r1, #0
 801061e:	4618      	mov	r0, r3
 8010620:	f7fe ff61 	bl	800f4e6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	6a18      	ldr	r0, [r3, #32]
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	3324      	adds	r3, #36	; 0x24
 801062c:	220b      	movs	r2, #11
 801062e:	4619      	mov	r1, r3
 8010630:	f7fe ff38 	bl	800f4a4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	2201      	movs	r2, #1
 8010638:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801063a:	7bfb      	ldrb	r3, [r7, #15]
}
 801063c:	4618      	mov	r0, r3
 801063e:	3710      	adds	r7, #16
 8010640:	46bd      	mov	sp, r7
 8010642:	bd80      	pop	{r7, pc}

08010644 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8010644:	b580      	push	{r7, lr}
 8010646:	b084      	sub	sp, #16
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	69db      	ldr	r3, [r3, #28]
 8010656:	4619      	mov	r1, r3
 8010658:	68f8      	ldr	r0, [r7, #12]
 801065a:	f7ff f951 	bl	800f900 <move_window>
 801065e:	4603      	mov	r3, r0
 8010660:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8010662:	7afb      	ldrb	r3, [r7, #11]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d106      	bne.n	8010676 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6a1b      	ldr	r3, [r3, #32]
 801066c:	22e5      	movs	r2, #229	; 0xe5
 801066e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	2201      	movs	r2, #1
 8010674:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8010676:	7afb      	ldrb	r3, [r7, #11]
}
 8010678:	4618      	mov	r0, r3
 801067a:	3710      	adds	r7, #16
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}

08010680 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b088      	sub	sp, #32
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
 8010688:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801068a:	683b      	ldr	r3, [r7, #0]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	60fb      	str	r3, [r7, #12]
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	3324      	adds	r3, #36	; 0x24
 8010694:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8010696:	220b      	movs	r2, #11
 8010698:	2120      	movs	r1, #32
 801069a:	68b8      	ldr	r0, [r7, #8]
 801069c:	f7fe ff23 	bl	800f4e6 <mem_set>
	si = i = 0; ni = 8;
 80106a0:	2300      	movs	r3, #0
 80106a2:	613b      	str	r3, [r7, #16]
 80106a4:	693b      	ldr	r3, [r7, #16]
 80106a6:	617b      	str	r3, [r7, #20]
 80106a8:	2308      	movs	r3, #8
 80106aa:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 80106ac:	68fa      	ldr	r2, [r7, #12]
 80106ae:	697b      	ldr	r3, [r7, #20]
 80106b0:	4413      	add	r3, r2
 80106b2:	781b      	ldrb	r3, [r3, #0]
 80106b4:	2b2e      	cmp	r3, #46	; 0x2e
 80106b6:	d12f      	bne.n	8010718 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 80106b8:	697b      	ldr	r3, [r7, #20]
 80106ba:	1c5a      	adds	r2, r3, #1
 80106bc:	617a      	str	r2, [r7, #20]
 80106be:	68fa      	ldr	r2, [r7, #12]
 80106c0:	4413      	add	r3, r2
 80106c2:	781b      	ldrb	r3, [r3, #0]
 80106c4:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 80106c6:	7ffb      	ldrb	r3, [r7, #31]
 80106c8:	2b2e      	cmp	r3, #46	; 0x2e
 80106ca:	d10a      	bne.n	80106e2 <create_name+0x62>
 80106cc:	697b      	ldr	r3, [r7, #20]
 80106ce:	2b02      	cmp	r3, #2
 80106d0:	d807      	bhi.n	80106e2 <create_name+0x62>
			sfn[i++] = c;
 80106d2:	693b      	ldr	r3, [r7, #16]
 80106d4:	1c5a      	adds	r2, r3, #1
 80106d6:	613a      	str	r2, [r7, #16]
 80106d8:	68ba      	ldr	r2, [r7, #8]
 80106da:	4413      	add	r3, r2
 80106dc:	7ffa      	ldrb	r2, [r7, #31]
 80106de:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 80106e0:	e7ea      	b.n	80106b8 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80106e2:	7ffb      	ldrb	r3, [r7, #31]
 80106e4:	2b2f      	cmp	r3, #47	; 0x2f
 80106e6:	d007      	beq.n	80106f8 <create_name+0x78>
 80106e8:	7ffb      	ldrb	r3, [r7, #31]
 80106ea:	2b5c      	cmp	r3, #92	; 0x5c
 80106ec:	d004      	beq.n	80106f8 <create_name+0x78>
 80106ee:	7ffb      	ldrb	r3, [r7, #31]
 80106f0:	2b20      	cmp	r3, #32
 80106f2:	d901      	bls.n	80106f8 <create_name+0x78>
 80106f4:	2306      	movs	r3, #6
 80106f6:	e084      	b.n	8010802 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 80106f8:	68fa      	ldr	r2, [r7, #12]
 80106fa:	697b      	ldr	r3, [r7, #20]
 80106fc:	441a      	add	r2, r3
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 8010702:	7ffb      	ldrb	r3, [r7, #31]
 8010704:	2b20      	cmp	r3, #32
 8010706:	d801      	bhi.n	801070c <create_name+0x8c>
 8010708:	2224      	movs	r2, #36	; 0x24
 801070a:	e000      	b.n	801070e <create_name+0x8e>
 801070c:	2220      	movs	r2, #32
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	330b      	adds	r3, #11
 8010712:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8010714:	2300      	movs	r3, #0
 8010716:	e074      	b.n	8010802 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010718:	697b      	ldr	r3, [r7, #20]
 801071a:	1c5a      	adds	r2, r3, #1
 801071c:	617a      	str	r2, [r7, #20]
 801071e:	68fa      	ldr	r2, [r7, #12]
 8010720:	4413      	add	r3, r2
 8010722:	781b      	ldrb	r3, [r3, #0]
 8010724:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010726:	7ffb      	ldrb	r3, [r7, #31]
 8010728:	2b20      	cmp	r3, #32
 801072a:	d94e      	bls.n	80107ca <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 801072c:	7ffb      	ldrb	r3, [r7, #31]
 801072e:	2b2f      	cmp	r3, #47	; 0x2f
 8010730:	d006      	beq.n	8010740 <create_name+0xc0>
 8010732:	7ffb      	ldrb	r3, [r7, #31]
 8010734:	2b5c      	cmp	r3, #92	; 0x5c
 8010736:	d110      	bne.n	801075a <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010738:	e002      	b.n	8010740 <create_name+0xc0>
 801073a:	697b      	ldr	r3, [r7, #20]
 801073c:	3301      	adds	r3, #1
 801073e:	617b      	str	r3, [r7, #20]
 8010740:	68fa      	ldr	r2, [r7, #12]
 8010742:	697b      	ldr	r3, [r7, #20]
 8010744:	4413      	add	r3, r2
 8010746:	781b      	ldrb	r3, [r3, #0]
 8010748:	2b2f      	cmp	r3, #47	; 0x2f
 801074a:	d0f6      	beq.n	801073a <create_name+0xba>
 801074c:	68fa      	ldr	r2, [r7, #12]
 801074e:	697b      	ldr	r3, [r7, #20]
 8010750:	4413      	add	r3, r2
 8010752:	781b      	ldrb	r3, [r3, #0]
 8010754:	2b5c      	cmp	r3, #92	; 0x5c
 8010756:	d0f0      	beq.n	801073a <create_name+0xba>
			break;
 8010758:	e038      	b.n	80107cc <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801075a:	7ffb      	ldrb	r3, [r7, #31]
 801075c:	2b2e      	cmp	r3, #46	; 0x2e
 801075e:	d003      	beq.n	8010768 <create_name+0xe8>
 8010760:	693a      	ldr	r2, [r7, #16]
 8010762:	69bb      	ldr	r3, [r7, #24]
 8010764:	429a      	cmp	r2, r3
 8010766:	d30c      	bcc.n	8010782 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8010768:	69bb      	ldr	r3, [r7, #24]
 801076a:	2b0b      	cmp	r3, #11
 801076c:	d002      	beq.n	8010774 <create_name+0xf4>
 801076e:	7ffb      	ldrb	r3, [r7, #31]
 8010770:	2b2e      	cmp	r3, #46	; 0x2e
 8010772:	d001      	beq.n	8010778 <create_name+0xf8>
 8010774:	2306      	movs	r3, #6
 8010776:	e044      	b.n	8010802 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8010778:	2308      	movs	r3, #8
 801077a:	613b      	str	r3, [r7, #16]
 801077c:	230b      	movs	r3, #11
 801077e:	61bb      	str	r3, [r7, #24]
			continue;
 8010780:	e022      	b.n	80107c8 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010782:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010786:	2b00      	cmp	r3, #0
 8010788:	da04      	bge.n	8010794 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801078a:	7ffb      	ldrb	r3, [r7, #31]
 801078c:	3b80      	subs	r3, #128	; 0x80
 801078e:	4a1f      	ldr	r2, [pc, #124]	; (801080c <create_name+0x18c>)
 8010790:	5cd3      	ldrb	r3, [r2, r3]
 8010792:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010794:	7ffb      	ldrb	r3, [r7, #31]
 8010796:	4619      	mov	r1, r3
 8010798:	481d      	ldr	r0, [pc, #116]	; (8010810 <create_name+0x190>)
 801079a:	f7fe fee5 	bl	800f568 <chk_chr>
 801079e:	4603      	mov	r3, r0
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d001      	beq.n	80107a8 <create_name+0x128>
 80107a4:	2306      	movs	r3, #6
 80107a6:	e02c      	b.n	8010802 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80107a8:	7ffb      	ldrb	r3, [r7, #31]
 80107aa:	2b60      	cmp	r3, #96	; 0x60
 80107ac:	d905      	bls.n	80107ba <create_name+0x13a>
 80107ae:	7ffb      	ldrb	r3, [r7, #31]
 80107b0:	2b7a      	cmp	r3, #122	; 0x7a
 80107b2:	d802      	bhi.n	80107ba <create_name+0x13a>
 80107b4:	7ffb      	ldrb	r3, [r7, #31]
 80107b6:	3b20      	subs	r3, #32
 80107b8:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80107ba:	693b      	ldr	r3, [r7, #16]
 80107bc:	1c5a      	adds	r2, r3, #1
 80107be:	613a      	str	r2, [r7, #16]
 80107c0:	68ba      	ldr	r2, [r7, #8]
 80107c2:	4413      	add	r3, r2
 80107c4:	7ffa      	ldrb	r2, [r7, #31]
 80107c6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80107c8:	e7a6      	b.n	8010718 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80107ca:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80107cc:	68fa      	ldr	r2, [r7, #12]
 80107ce:	697b      	ldr	r3, [r7, #20]
 80107d0:	441a      	add	r2, r3
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80107d6:	693b      	ldr	r3, [r7, #16]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d101      	bne.n	80107e0 <create_name+0x160>
 80107dc:	2306      	movs	r3, #6
 80107de:	e010      	b.n	8010802 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80107e0:	68bb      	ldr	r3, [r7, #8]
 80107e2:	781b      	ldrb	r3, [r3, #0]
 80107e4:	2be5      	cmp	r3, #229	; 0xe5
 80107e6:	d102      	bne.n	80107ee <create_name+0x16e>
 80107e8:	68bb      	ldr	r3, [r7, #8]
 80107ea:	2205      	movs	r2, #5
 80107ec:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80107ee:	7ffb      	ldrb	r3, [r7, #31]
 80107f0:	2b20      	cmp	r3, #32
 80107f2:	d801      	bhi.n	80107f8 <create_name+0x178>
 80107f4:	2204      	movs	r2, #4
 80107f6:	e000      	b.n	80107fa <create_name+0x17a>
 80107f8:	2200      	movs	r2, #0
 80107fa:	68bb      	ldr	r3, [r7, #8]
 80107fc:	330b      	adds	r3, #11
 80107fe:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010800:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8010802:	4618      	mov	r0, r3
 8010804:	3720      	adds	r7, #32
 8010806:	46bd      	mov	sp, r7
 8010808:	bd80      	pop	{r7, pc}
 801080a:	bf00      	nop
 801080c:	08017f60 	.word	0x08017f60
 8010810:	08017f10 	.word	0x08017f10

08010814 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010814:	b580      	push	{r7, lr}
 8010816:	b086      	sub	sp, #24
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
 801081c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010822:	693b      	ldr	r3, [r7, #16]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8010828:	683b      	ldr	r3, [r7, #0]
 801082a:	781b      	ldrb	r3, [r3, #0]
 801082c:	2b2f      	cmp	r3, #47	; 0x2f
 801082e:	d00b      	beq.n	8010848 <follow_path+0x34>
 8010830:	683b      	ldr	r3, [r7, #0]
 8010832:	781b      	ldrb	r3, [r3, #0]
 8010834:	2b5c      	cmp	r3, #92	; 0x5c
 8010836:	d007      	beq.n	8010848 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	699a      	ldr	r2, [r3, #24]
 801083c:	693b      	ldr	r3, [r7, #16]
 801083e:	609a      	str	r2, [r3, #8]
 8010840:	e00d      	b.n	801085e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010842:	683b      	ldr	r3, [r7, #0]
 8010844:	3301      	adds	r3, #1
 8010846:	603b      	str	r3, [r7, #0]
 8010848:	683b      	ldr	r3, [r7, #0]
 801084a:	781b      	ldrb	r3, [r3, #0]
 801084c:	2b2f      	cmp	r3, #47	; 0x2f
 801084e:	d0f8      	beq.n	8010842 <follow_path+0x2e>
 8010850:	683b      	ldr	r3, [r7, #0]
 8010852:	781b      	ldrb	r3, [r3, #0]
 8010854:	2b5c      	cmp	r3, #92	; 0x5c
 8010856:	d0f4      	beq.n	8010842 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	2200      	movs	r2, #0
 801085c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801085e:	683b      	ldr	r3, [r7, #0]
 8010860:	781b      	ldrb	r3, [r3, #0]
 8010862:	2b1f      	cmp	r3, #31
 8010864:	d80a      	bhi.n	801087c <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	2280      	movs	r2, #128	; 0x80
 801086a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801086e:	2100      	movs	r1, #0
 8010870:	6878      	ldr	r0, [r7, #4]
 8010872:	f7ff fc1e 	bl	80100b2 <dir_sdi>
 8010876:	4603      	mov	r3, r0
 8010878:	75fb      	strb	r3, [r7, #23]
 801087a:	e05b      	b.n	8010934 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801087c:	463b      	mov	r3, r7
 801087e:	4619      	mov	r1, r3
 8010880:	6878      	ldr	r0, [r7, #4]
 8010882:	f7ff fefd 	bl	8010680 <create_name>
 8010886:	4603      	mov	r3, r0
 8010888:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801088a:	7dfb      	ldrb	r3, [r7, #23]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d14c      	bne.n	801092a <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010890:	6878      	ldr	r0, [r7, #4]
 8010892:	f7ff fe50 	bl	8010536 <dir_find>
 8010896:	4603      	mov	r3, r0
 8010898:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80108a0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80108a2:	7dfb      	ldrb	r3, [r7, #23]
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d01b      	beq.n	80108e0 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80108a8:	7dfb      	ldrb	r3, [r7, #23]
 80108aa:	2b04      	cmp	r3, #4
 80108ac:	d13f      	bne.n	801092e <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 80108ae:	7afb      	ldrb	r3, [r7, #11]
 80108b0:	f003 0320 	and.w	r3, r3, #32
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d00b      	beq.n	80108d0 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80108b8:	7afb      	ldrb	r3, [r7, #11]
 80108ba:	f003 0304 	and.w	r3, r3, #4
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d031      	beq.n	8010926 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	2280      	movs	r2, #128	; 0x80
 80108c6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 80108ca:	2300      	movs	r3, #0
 80108cc:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 80108ce:	e02e      	b.n	801092e <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80108d0:	7afb      	ldrb	r3, [r7, #11]
 80108d2:	f003 0304 	and.w	r3, r3, #4
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d129      	bne.n	801092e <follow_path+0x11a>
 80108da:	2305      	movs	r3, #5
 80108dc:	75fb      	strb	r3, [r7, #23]
				break;
 80108de:	e026      	b.n	801092e <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80108e0:	7afb      	ldrb	r3, [r7, #11]
 80108e2:	f003 0304 	and.w	r3, r3, #4
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d123      	bne.n	8010932 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80108ea:	693b      	ldr	r3, [r7, #16]
 80108ec:	799b      	ldrb	r3, [r3, #6]
 80108ee:	f003 0310 	and.w	r3, r3, #16
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d102      	bne.n	80108fc <follow_path+0xe8>
				res = FR_NO_PATH; break;
 80108f6:	2305      	movs	r3, #5
 80108f8:	75fb      	strb	r3, [r7, #23]
 80108fa:	e01b      	b.n	8010934 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	695b      	ldr	r3, [r3, #20]
 8010906:	68fa      	ldr	r2, [r7, #12]
 8010908:	8992      	ldrh	r2, [r2, #12]
 801090a:	fbb3 f0f2 	udiv	r0, r3, r2
 801090e:	fb02 f200 	mul.w	r2, r2, r0
 8010912:	1a9b      	subs	r3, r3, r2
 8010914:	440b      	add	r3, r1
 8010916:	4619      	mov	r1, r3
 8010918:	68f8      	ldr	r0, [r7, #12]
 801091a:	f7ff fd70 	bl	80103fe <ld_clust>
 801091e:	4602      	mov	r2, r0
 8010920:	693b      	ldr	r3, [r7, #16]
 8010922:	609a      	str	r2, [r3, #8]
 8010924:	e7aa      	b.n	801087c <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8010926:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010928:	e7a8      	b.n	801087c <follow_path+0x68>
			if (res != FR_OK) break;
 801092a:	bf00      	nop
 801092c:	e002      	b.n	8010934 <follow_path+0x120>
				break;
 801092e:	bf00      	nop
 8010930:	e000      	b.n	8010934 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010932:	bf00      	nop
			}
		}
	}

	return res;
 8010934:	7dfb      	ldrb	r3, [r7, #23]
}
 8010936:	4618      	mov	r0, r3
 8010938:	3718      	adds	r7, #24
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}

0801093e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801093e:	b480      	push	{r7}
 8010940:	b087      	sub	sp, #28
 8010942:	af00      	add	r7, sp, #0
 8010944:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010946:	f04f 33ff 	mov.w	r3, #4294967295
 801094a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d031      	beq.n	80109b8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	617b      	str	r3, [r7, #20]
 801095a:	e002      	b.n	8010962 <get_ldnumber+0x24>
 801095c:	697b      	ldr	r3, [r7, #20]
 801095e:	3301      	adds	r3, #1
 8010960:	617b      	str	r3, [r7, #20]
 8010962:	697b      	ldr	r3, [r7, #20]
 8010964:	781b      	ldrb	r3, [r3, #0]
 8010966:	2b20      	cmp	r3, #32
 8010968:	d903      	bls.n	8010972 <get_ldnumber+0x34>
 801096a:	697b      	ldr	r3, [r7, #20]
 801096c:	781b      	ldrb	r3, [r3, #0]
 801096e:	2b3a      	cmp	r3, #58	; 0x3a
 8010970:	d1f4      	bne.n	801095c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	781b      	ldrb	r3, [r3, #0]
 8010976:	2b3a      	cmp	r3, #58	; 0x3a
 8010978:	d11c      	bne.n	80109b4 <get_ldnumber+0x76>
			tp = *path;
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	1c5a      	adds	r2, r3, #1
 8010984:	60fa      	str	r2, [r7, #12]
 8010986:	781b      	ldrb	r3, [r3, #0]
 8010988:	3b30      	subs	r3, #48	; 0x30
 801098a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801098c:	68bb      	ldr	r3, [r7, #8]
 801098e:	2b09      	cmp	r3, #9
 8010990:	d80e      	bhi.n	80109b0 <get_ldnumber+0x72>
 8010992:	68fa      	ldr	r2, [r7, #12]
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	429a      	cmp	r2, r3
 8010998:	d10a      	bne.n	80109b0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801099a:	68bb      	ldr	r3, [r7, #8]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d107      	bne.n	80109b0 <get_ldnumber+0x72>
					vol = (int)i;
 80109a0:	68bb      	ldr	r3, [r7, #8]
 80109a2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80109a4:	697b      	ldr	r3, [r7, #20]
 80109a6:	3301      	adds	r3, #1
 80109a8:	617b      	str	r3, [r7, #20]
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	697a      	ldr	r2, [r7, #20]
 80109ae:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	e002      	b.n	80109ba <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80109b4:	2300      	movs	r3, #0
 80109b6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80109b8:	693b      	ldr	r3, [r7, #16]
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	371c      	adds	r7, #28
 80109be:	46bd      	mov	sp, r7
 80109c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c4:	4770      	bx	lr
	...

080109c8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b082      	sub	sp, #8
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
 80109d0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	2200      	movs	r2, #0
 80109d6:	70da      	strb	r2, [r3, #3]
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f04f 32ff 	mov.w	r2, #4294967295
 80109de:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80109e0:	6839      	ldr	r1, [r7, #0]
 80109e2:	6878      	ldr	r0, [r7, #4]
 80109e4:	f7fe ff8c 	bl	800f900 <move_window>
 80109e8:	4603      	mov	r3, r0
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d001      	beq.n	80109f2 <check_fs+0x2a>
 80109ee:	2304      	movs	r3, #4
 80109f0:	e038      	b.n	8010a64 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	3338      	adds	r3, #56	; 0x38
 80109f6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80109fa:	4618      	mov	r0, r3
 80109fc:	f7fe fcd0 	bl	800f3a0 <ld_word>
 8010a00:	4603      	mov	r3, r0
 8010a02:	461a      	mov	r2, r3
 8010a04:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010a08:	429a      	cmp	r2, r3
 8010a0a:	d001      	beq.n	8010a10 <check_fs+0x48>
 8010a0c:	2303      	movs	r3, #3
 8010a0e:	e029      	b.n	8010a64 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010a16:	2be9      	cmp	r3, #233	; 0xe9
 8010a18:	d009      	beq.n	8010a2e <check_fs+0x66>
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010a20:	2beb      	cmp	r3, #235	; 0xeb
 8010a22:	d11e      	bne.n	8010a62 <check_fs+0x9a>
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010a2a:	2b90      	cmp	r3, #144	; 0x90
 8010a2c:	d119      	bne.n	8010a62 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	3338      	adds	r3, #56	; 0x38
 8010a32:	3336      	adds	r3, #54	; 0x36
 8010a34:	4618      	mov	r0, r3
 8010a36:	f7fe fccb 	bl	800f3d0 <ld_dword>
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010a40:	4a0a      	ldr	r2, [pc, #40]	; (8010a6c <check_fs+0xa4>)
 8010a42:	4293      	cmp	r3, r2
 8010a44:	d101      	bne.n	8010a4a <check_fs+0x82>
 8010a46:	2300      	movs	r3, #0
 8010a48:	e00c      	b.n	8010a64 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	3338      	adds	r3, #56	; 0x38
 8010a4e:	3352      	adds	r3, #82	; 0x52
 8010a50:	4618      	mov	r0, r3
 8010a52:	f7fe fcbd 	bl	800f3d0 <ld_dword>
 8010a56:	4602      	mov	r2, r0
 8010a58:	4b05      	ldr	r3, [pc, #20]	; (8010a70 <check_fs+0xa8>)
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d101      	bne.n	8010a62 <check_fs+0x9a>
 8010a5e:	2300      	movs	r3, #0
 8010a60:	e000      	b.n	8010a64 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010a62:	2302      	movs	r3, #2
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	3708      	adds	r7, #8
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bd80      	pop	{r7, pc}
 8010a6c:	00544146 	.word	0x00544146
 8010a70:	33544146 	.word	0x33544146

08010a74 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b096      	sub	sp, #88	; 0x58
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	60f8      	str	r0, [r7, #12]
 8010a7c:	60b9      	str	r1, [r7, #8]
 8010a7e:	4613      	mov	r3, r2
 8010a80:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010a82:	68bb      	ldr	r3, [r7, #8]
 8010a84:	2200      	movs	r2, #0
 8010a86:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010a88:	68f8      	ldr	r0, [r7, #12]
 8010a8a:	f7ff ff58 	bl	801093e <get_ldnumber>
 8010a8e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010a90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	da01      	bge.n	8010a9a <find_volume+0x26>
 8010a96:	230b      	movs	r3, #11
 8010a98:	e268      	b.n	8010f6c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010a9a:	4ab0      	ldr	r2, [pc, #704]	; (8010d5c <find_volume+0x2e8>)
 8010a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010aa2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d101      	bne.n	8010aae <find_volume+0x3a>
 8010aaa:	230c      	movs	r3, #12
 8010aac:	e25e      	b.n	8010f6c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8010aae:	68bb      	ldr	r3, [r7, #8]
 8010ab0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ab2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010ab4:	79fb      	ldrb	r3, [r7, #7]
 8010ab6:	f023 0301 	bic.w	r3, r3, #1
 8010aba:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010abe:	781b      	ldrb	r3, [r3, #0]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d01a      	beq.n	8010afa <find_volume+0x86>
		stat = disk_status(fs->drv);
 8010ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ac6:	785b      	ldrb	r3, [r3, #1]
 8010ac8:	4618      	mov	r0, r3
 8010aca:	f7fe fbcb 	bl	800f264 <disk_status>
 8010ace:	4603      	mov	r3, r0
 8010ad0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010ad4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010ad8:	f003 0301 	and.w	r3, r3, #1
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d10c      	bne.n	8010afa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010ae0:	79fb      	ldrb	r3, [r7, #7]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d007      	beq.n	8010af6 <find_volume+0x82>
 8010ae6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010aea:	f003 0304 	and.w	r3, r3, #4
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d001      	beq.n	8010af6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010af2:	230a      	movs	r3, #10
 8010af4:	e23a      	b.n	8010f6c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8010af6:	2300      	movs	r3, #0
 8010af8:	e238      	b.n	8010f6c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010afc:	2200      	movs	r2, #0
 8010afe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010b02:	b2da      	uxtb	r2, r3
 8010b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b06:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b0a:	785b      	ldrb	r3, [r3, #1]
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	f7fe fbc3 	bl	800f298 <disk_initialize>
 8010b12:	4603      	mov	r3, r0
 8010b14:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010b18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010b1c:	f003 0301 	and.w	r3, r3, #1
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d001      	beq.n	8010b28 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010b24:	2303      	movs	r3, #3
 8010b26:	e221      	b.n	8010f6c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010b28:	79fb      	ldrb	r3, [r7, #7]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d007      	beq.n	8010b3e <find_volume+0xca>
 8010b2e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010b32:	f003 0304 	and.w	r3, r3, #4
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d001      	beq.n	8010b3e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8010b3a:	230a      	movs	r3, #10
 8010b3c:	e216      	b.n	8010f6c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8010b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b40:	7858      	ldrb	r0, [r3, #1]
 8010b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b44:	330c      	adds	r3, #12
 8010b46:	461a      	mov	r2, r3
 8010b48:	2102      	movs	r1, #2
 8010b4a:	f7fe fc0b 	bl	800f364 <disk_ioctl>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d001      	beq.n	8010b58 <find_volume+0xe4>
 8010b54:	2301      	movs	r3, #1
 8010b56:	e209      	b.n	8010f6c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8010b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5a:	899b      	ldrh	r3, [r3, #12]
 8010b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010b60:	d80d      	bhi.n	8010b7e <find_volume+0x10a>
 8010b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b64:	899b      	ldrh	r3, [r3, #12]
 8010b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010b6a:	d308      	bcc.n	8010b7e <find_volume+0x10a>
 8010b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b6e:	899b      	ldrh	r3, [r3, #12]
 8010b70:	461a      	mov	r2, r3
 8010b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b74:	899b      	ldrh	r3, [r3, #12]
 8010b76:	3b01      	subs	r3, #1
 8010b78:	4013      	ands	r3, r2
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d001      	beq.n	8010b82 <find_volume+0x10e>
 8010b7e:	2301      	movs	r3, #1
 8010b80:	e1f4      	b.n	8010f6c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010b82:	2300      	movs	r3, #0
 8010b84:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010b86:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010b88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010b8a:	f7ff ff1d 	bl	80109c8 <check_fs>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010b94:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b98:	2b02      	cmp	r3, #2
 8010b9a:	d14b      	bne.n	8010c34 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	643b      	str	r3, [r7, #64]	; 0x40
 8010ba0:	e01f      	b.n	8010be2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8010ba8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010baa:	011b      	lsls	r3, r3, #4
 8010bac:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010bb0:	4413      	add	r3, r2
 8010bb2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bb6:	3304      	adds	r3, #4
 8010bb8:	781b      	ldrb	r3, [r3, #0]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d006      	beq.n	8010bcc <find_volume+0x158>
 8010bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bc0:	3308      	adds	r3, #8
 8010bc2:	4618      	mov	r0, r3
 8010bc4:	f7fe fc04 	bl	800f3d0 <ld_dword>
 8010bc8:	4602      	mov	r2, r0
 8010bca:	e000      	b.n	8010bce <find_volume+0x15a>
 8010bcc:	2200      	movs	r2, #0
 8010bce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010bd0:	009b      	lsls	r3, r3, #2
 8010bd2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010bd6:	440b      	add	r3, r1
 8010bd8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010bdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010bde:	3301      	adds	r3, #1
 8010be0:	643b      	str	r3, [r7, #64]	; 0x40
 8010be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010be4:	2b03      	cmp	r3, #3
 8010be6:	d9dc      	bls.n	8010ba2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010be8:	2300      	movs	r3, #0
 8010bea:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010bec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d002      	beq.n	8010bf8 <find_volume+0x184>
 8010bf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010bf4:	3b01      	subs	r3, #1
 8010bf6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010bf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010bfa:	009b      	lsls	r3, r3, #2
 8010bfc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010c00:	4413      	add	r3, r2
 8010c02:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010c06:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010c08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d005      	beq.n	8010c1a <find_volume+0x1a6>
 8010c0e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010c10:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010c12:	f7ff fed9 	bl	80109c8 <check_fs>
 8010c16:	4603      	mov	r3, r0
 8010c18:	e000      	b.n	8010c1c <find_volume+0x1a8>
 8010c1a:	2303      	movs	r3, #3
 8010c1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010c20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c24:	2b01      	cmp	r3, #1
 8010c26:	d905      	bls.n	8010c34 <find_volume+0x1c0>
 8010c28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c2a:	3301      	adds	r3, #1
 8010c2c:	643b      	str	r3, [r7, #64]	; 0x40
 8010c2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c30:	2b03      	cmp	r3, #3
 8010c32:	d9e1      	bls.n	8010bf8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010c34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c38:	2b04      	cmp	r3, #4
 8010c3a:	d101      	bne.n	8010c40 <find_volume+0x1cc>
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	e195      	b.n	8010f6c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010c40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c44:	2b01      	cmp	r3, #1
 8010c46:	d901      	bls.n	8010c4c <find_volume+0x1d8>
 8010c48:	230d      	movs	r3, #13
 8010c4a:	e18f      	b.n	8010f6c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c4e:	3338      	adds	r3, #56	; 0x38
 8010c50:	330b      	adds	r3, #11
 8010c52:	4618      	mov	r0, r3
 8010c54:	f7fe fba4 	bl	800f3a0 <ld_word>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	461a      	mov	r2, r3
 8010c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c5e:	899b      	ldrh	r3, [r3, #12]
 8010c60:	429a      	cmp	r2, r3
 8010c62:	d001      	beq.n	8010c68 <find_volume+0x1f4>
 8010c64:	230d      	movs	r3, #13
 8010c66:	e181      	b.n	8010f6c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c6a:	3338      	adds	r3, #56	; 0x38
 8010c6c:	3316      	adds	r3, #22
 8010c6e:	4618      	mov	r0, r3
 8010c70:	f7fe fb96 	bl	800f3a0 <ld_word>
 8010c74:	4603      	mov	r3, r0
 8010c76:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010c78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d106      	bne.n	8010c8c <find_volume+0x218>
 8010c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c80:	3338      	adds	r3, #56	; 0x38
 8010c82:	3324      	adds	r3, #36	; 0x24
 8010c84:	4618      	mov	r0, r3
 8010c86:	f7fe fba3 	bl	800f3d0 <ld_dword>
 8010c8a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010c90:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c94:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c9a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c9e:	789b      	ldrb	r3, [r3, #2]
 8010ca0:	2b01      	cmp	r3, #1
 8010ca2:	d005      	beq.n	8010cb0 <find_volume+0x23c>
 8010ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ca6:	789b      	ldrb	r3, [r3, #2]
 8010ca8:	2b02      	cmp	r3, #2
 8010caa:	d001      	beq.n	8010cb0 <find_volume+0x23c>
 8010cac:	230d      	movs	r3, #13
 8010cae:	e15d      	b.n	8010f6c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cb2:	789b      	ldrb	r3, [r3, #2]
 8010cb4:	461a      	mov	r2, r3
 8010cb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010cb8:	fb02 f303 	mul.w	r3, r2, r3
 8010cbc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010cc4:	b29a      	uxth	r2, r3
 8010cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cc8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ccc:	895b      	ldrh	r3, [r3, #10]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d008      	beq.n	8010ce4 <find_volume+0x270>
 8010cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cd4:	895b      	ldrh	r3, [r3, #10]
 8010cd6:	461a      	mov	r2, r3
 8010cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cda:	895b      	ldrh	r3, [r3, #10]
 8010cdc:	3b01      	subs	r3, #1
 8010cde:	4013      	ands	r3, r2
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d001      	beq.n	8010ce8 <find_volume+0x274>
 8010ce4:	230d      	movs	r3, #13
 8010ce6:	e141      	b.n	8010f6c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cea:	3338      	adds	r3, #56	; 0x38
 8010cec:	3311      	adds	r3, #17
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f7fe fb56 	bl	800f3a0 <ld_word>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	461a      	mov	r2, r3
 8010cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cfa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cfe:	891b      	ldrh	r3, [r3, #8]
 8010d00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d02:	8992      	ldrh	r2, [r2, #12]
 8010d04:	0952      	lsrs	r2, r2, #5
 8010d06:	b292      	uxth	r2, r2
 8010d08:	fbb3 f1f2 	udiv	r1, r3, r2
 8010d0c:	fb02 f201 	mul.w	r2, r2, r1
 8010d10:	1a9b      	subs	r3, r3, r2
 8010d12:	b29b      	uxth	r3, r3
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d001      	beq.n	8010d1c <find_volume+0x2a8>
 8010d18:	230d      	movs	r3, #13
 8010d1a:	e127      	b.n	8010f6c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1e:	3338      	adds	r3, #56	; 0x38
 8010d20:	3313      	adds	r3, #19
 8010d22:	4618      	mov	r0, r3
 8010d24:	f7fe fb3c 	bl	800f3a0 <ld_word>
 8010d28:	4603      	mov	r3, r0
 8010d2a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d106      	bne.n	8010d40 <find_volume+0x2cc>
 8010d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d34:	3338      	adds	r3, #56	; 0x38
 8010d36:	3320      	adds	r3, #32
 8010d38:	4618      	mov	r0, r3
 8010d3a:	f7fe fb49 	bl	800f3d0 <ld_dword>
 8010d3e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d42:	3338      	adds	r3, #56	; 0x38
 8010d44:	330e      	adds	r3, #14
 8010d46:	4618      	mov	r0, r3
 8010d48:	f7fe fb2a 	bl	800f3a0 <ld_word>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010d50:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d104      	bne.n	8010d60 <find_volume+0x2ec>
 8010d56:	230d      	movs	r3, #13
 8010d58:	e108      	b.n	8010f6c <find_volume+0x4f8>
 8010d5a:	bf00      	nop
 8010d5c:	200393d8 	.word	0x200393d8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010d60:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010d62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010d64:	4413      	add	r3, r2
 8010d66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d68:	8911      	ldrh	r1, [r2, #8]
 8010d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d6c:	8992      	ldrh	r2, [r2, #12]
 8010d6e:	0952      	lsrs	r2, r2, #5
 8010d70:	b292      	uxth	r2, r2
 8010d72:	fbb1 f2f2 	udiv	r2, r1, r2
 8010d76:	b292      	uxth	r2, r2
 8010d78:	4413      	add	r3, r2
 8010d7a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010d7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d80:	429a      	cmp	r2, r3
 8010d82:	d201      	bcs.n	8010d88 <find_volume+0x314>
 8010d84:	230d      	movs	r3, #13
 8010d86:	e0f1      	b.n	8010f6c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010d88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d8c:	1ad3      	subs	r3, r2, r3
 8010d8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d90:	8952      	ldrh	r2, [r2, #10]
 8010d92:	fbb3 f3f2 	udiv	r3, r3, r2
 8010d96:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d101      	bne.n	8010da2 <find_volume+0x32e>
 8010d9e:	230d      	movs	r3, #13
 8010da0:	e0e4      	b.n	8010f6c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8010da2:	2303      	movs	r3, #3
 8010da4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010daa:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010dae:	4293      	cmp	r3, r2
 8010db0:	d802      	bhi.n	8010db8 <find_volume+0x344>
 8010db2:	2302      	movs	r3, #2
 8010db4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dba:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010dbe:	4293      	cmp	r3, r2
 8010dc0:	d802      	bhi.n	8010dc8 <find_volume+0x354>
 8010dc2:	2301      	movs	r3, #1
 8010dc4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dca:	1c9a      	adds	r2, r3, #2
 8010dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dce:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dd2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010dd4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010dd6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010dd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010dda:	441a      	add	r2, r3
 8010ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dde:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010de0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de4:	441a      	add	r2, r3
 8010de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010de8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8010dea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010dee:	2b03      	cmp	r3, #3
 8010df0:	d11e      	bne.n	8010e30 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010df4:	3338      	adds	r3, #56	; 0x38
 8010df6:	332a      	adds	r3, #42	; 0x2a
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f7fe fad1 	bl	800f3a0 <ld_word>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d001      	beq.n	8010e08 <find_volume+0x394>
 8010e04:	230d      	movs	r3, #13
 8010e06:	e0b1      	b.n	8010f6c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e0a:	891b      	ldrh	r3, [r3, #8]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d001      	beq.n	8010e14 <find_volume+0x3a0>
 8010e10:	230d      	movs	r3, #13
 8010e12:	e0ab      	b.n	8010f6c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e16:	3338      	adds	r3, #56	; 0x38
 8010e18:	332c      	adds	r3, #44	; 0x2c
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	f7fe fad8 	bl	800f3d0 <ld_dword>
 8010e20:	4602      	mov	r2, r0
 8010e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e24:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e28:	69db      	ldr	r3, [r3, #28]
 8010e2a:	009b      	lsls	r3, r3, #2
 8010e2c:	647b      	str	r3, [r7, #68]	; 0x44
 8010e2e:	e01f      	b.n	8010e70 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e32:	891b      	ldrh	r3, [r3, #8]
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d101      	bne.n	8010e3c <find_volume+0x3c8>
 8010e38:	230d      	movs	r3, #13
 8010e3a:	e097      	b.n	8010f6c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010e42:	441a      	add	r2, r3
 8010e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e46:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010e48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010e4c:	2b02      	cmp	r3, #2
 8010e4e:	d103      	bne.n	8010e58 <find_volume+0x3e4>
 8010e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e52:	69db      	ldr	r3, [r3, #28]
 8010e54:	005b      	lsls	r3, r3, #1
 8010e56:	e00a      	b.n	8010e6e <find_volume+0x3fa>
 8010e58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e5a:	69da      	ldr	r2, [r3, #28]
 8010e5c:	4613      	mov	r3, r2
 8010e5e:	005b      	lsls	r3, r3, #1
 8010e60:	4413      	add	r3, r2
 8010e62:	085a      	lsrs	r2, r3, #1
 8010e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e66:	69db      	ldr	r3, [r3, #28]
 8010e68:	f003 0301 	and.w	r3, r3, #1
 8010e6c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010e6e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e72:	6a1a      	ldr	r2, [r3, #32]
 8010e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e76:	899b      	ldrh	r3, [r3, #12]
 8010e78:	4619      	mov	r1, r3
 8010e7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010e7c:	440b      	add	r3, r1
 8010e7e:	3b01      	subs	r3, #1
 8010e80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010e82:	8989      	ldrh	r1, [r1, #12]
 8010e84:	fbb3 f3f1 	udiv	r3, r3, r1
 8010e88:	429a      	cmp	r2, r3
 8010e8a:	d201      	bcs.n	8010e90 <find_volume+0x41c>
 8010e8c:	230d      	movs	r3, #13
 8010e8e:	e06d      	b.n	8010f6c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e92:	f04f 32ff 	mov.w	r2, #4294967295
 8010e96:	615a      	str	r2, [r3, #20]
 8010e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e9a:	695a      	ldr	r2, [r3, #20]
 8010e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e9e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ea2:	2280      	movs	r2, #128	; 0x80
 8010ea4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010ea6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010eaa:	2b03      	cmp	r3, #3
 8010eac:	d149      	bne.n	8010f42 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010eb0:	3338      	adds	r3, #56	; 0x38
 8010eb2:	3330      	adds	r3, #48	; 0x30
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	f7fe fa73 	bl	800f3a0 <ld_word>
 8010eba:	4603      	mov	r3, r0
 8010ebc:	2b01      	cmp	r3, #1
 8010ebe:	d140      	bne.n	8010f42 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010ec0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ec2:	3301      	adds	r3, #1
 8010ec4:	4619      	mov	r1, r3
 8010ec6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ec8:	f7fe fd1a 	bl	800f900 <move_window>
 8010ecc:	4603      	mov	r3, r0
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d137      	bne.n	8010f42 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8010ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010eda:	3338      	adds	r3, #56	; 0x38
 8010edc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	f7fe fa5d 	bl	800f3a0 <ld_word>
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	461a      	mov	r2, r3
 8010eea:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010eee:	429a      	cmp	r2, r3
 8010ef0:	d127      	bne.n	8010f42 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ef4:	3338      	adds	r3, #56	; 0x38
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	f7fe fa6a 	bl	800f3d0 <ld_dword>
 8010efc:	4602      	mov	r2, r0
 8010efe:	4b1d      	ldr	r3, [pc, #116]	; (8010f74 <find_volume+0x500>)
 8010f00:	429a      	cmp	r2, r3
 8010f02:	d11e      	bne.n	8010f42 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f06:	3338      	adds	r3, #56	; 0x38
 8010f08:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010f0c:	4618      	mov	r0, r3
 8010f0e:	f7fe fa5f 	bl	800f3d0 <ld_dword>
 8010f12:	4602      	mov	r2, r0
 8010f14:	4b18      	ldr	r3, [pc, #96]	; (8010f78 <find_volume+0x504>)
 8010f16:	429a      	cmp	r2, r3
 8010f18:	d113      	bne.n	8010f42 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f1c:	3338      	adds	r3, #56	; 0x38
 8010f1e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010f22:	4618      	mov	r0, r3
 8010f24:	f7fe fa54 	bl	800f3d0 <ld_dword>
 8010f28:	4602      	mov	r2, r0
 8010f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f2c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f30:	3338      	adds	r3, #56	; 0x38
 8010f32:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010f36:	4618      	mov	r0, r3
 8010f38:	f7fe fa4a 	bl	800f3d0 <ld_dword>
 8010f3c:	4602      	mov	r2, r0
 8010f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f40:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f44:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010f48:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010f4a:	4b0c      	ldr	r3, [pc, #48]	; (8010f7c <find_volume+0x508>)
 8010f4c:	881b      	ldrh	r3, [r3, #0]
 8010f4e:	3301      	adds	r3, #1
 8010f50:	b29a      	uxth	r2, r3
 8010f52:	4b0a      	ldr	r3, [pc, #40]	; (8010f7c <find_volume+0x508>)
 8010f54:	801a      	strh	r2, [r3, #0]
 8010f56:	4b09      	ldr	r3, [pc, #36]	; (8010f7c <find_volume+0x508>)
 8010f58:	881a      	ldrh	r2, [r3, #0]
 8010f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f5c:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8010f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f60:	2200      	movs	r2, #0
 8010f62:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010f64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010f66:	f7fe fc63 	bl	800f830 <clear_lock>
#endif
	return FR_OK;
 8010f6a:	2300      	movs	r3, #0
}
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	3758      	adds	r7, #88	; 0x58
 8010f70:	46bd      	mov	sp, r7
 8010f72:	bd80      	pop	{r7, pc}
 8010f74:	41615252 	.word	0x41615252
 8010f78:	61417272 	.word	0x61417272
 8010f7c:	200393dc 	.word	0x200393dc

08010f80 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b084      	sub	sp, #16
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
 8010f88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010f8a:	2309      	movs	r3, #9
 8010f8c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d01c      	beq.n	8010fce <validate+0x4e>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d018      	beq.n	8010fce <validate+0x4e>
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	781b      	ldrb	r3, [r3, #0]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d013      	beq.n	8010fce <validate+0x4e>
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	889a      	ldrh	r2, [r3, #4]
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	88db      	ldrh	r3, [r3, #6]
 8010fb0:	429a      	cmp	r2, r3
 8010fb2:	d10c      	bne.n	8010fce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	785b      	ldrb	r3, [r3, #1]
 8010fba:	4618      	mov	r0, r3
 8010fbc:	f7fe f952 	bl	800f264 <disk_status>
 8010fc0:	4603      	mov	r3, r0
 8010fc2:	f003 0301 	and.w	r3, r3, #1
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d101      	bne.n	8010fce <validate+0x4e>
			res = FR_OK;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010fce:	7bfb      	ldrb	r3, [r7, #15]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d102      	bne.n	8010fda <validate+0x5a>
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	e000      	b.n	8010fdc <validate+0x5c>
 8010fda:	2300      	movs	r3, #0
 8010fdc:	683a      	ldr	r2, [r7, #0]
 8010fde:	6013      	str	r3, [r2, #0]
	return res;
 8010fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	3710      	adds	r7, #16
 8010fe6:	46bd      	mov	sp, r7
 8010fe8:	bd80      	pop	{r7, pc}
	...

08010fec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b088      	sub	sp, #32
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	60f8      	str	r0, [r7, #12]
 8010ff4:	60b9      	str	r1, [r7, #8]
 8010ff6:	4613      	mov	r3, r2
 8010ff8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010ffa:	68bb      	ldr	r3, [r7, #8]
 8010ffc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010ffe:	f107 0310 	add.w	r3, r7, #16
 8011002:	4618      	mov	r0, r3
 8011004:	f7ff fc9b 	bl	801093e <get_ldnumber>
 8011008:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801100a:	69fb      	ldr	r3, [r7, #28]
 801100c:	2b00      	cmp	r3, #0
 801100e:	da01      	bge.n	8011014 <f_mount+0x28>
 8011010:	230b      	movs	r3, #11
 8011012:	e02b      	b.n	801106c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011014:	4a17      	ldr	r2, [pc, #92]	; (8011074 <f_mount+0x88>)
 8011016:	69fb      	ldr	r3, [r7, #28]
 8011018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801101c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801101e:	69bb      	ldr	r3, [r7, #24]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d005      	beq.n	8011030 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011024:	69b8      	ldr	r0, [r7, #24]
 8011026:	f7fe fc03 	bl	800f830 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801102a:	69bb      	ldr	r3, [r7, #24]
 801102c:	2200      	movs	r2, #0
 801102e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d002      	beq.n	801103c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	2200      	movs	r2, #0
 801103a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801103c:	68fa      	ldr	r2, [r7, #12]
 801103e:	490d      	ldr	r1, [pc, #52]	; (8011074 <f_mount+0x88>)
 8011040:	69fb      	ldr	r3, [r7, #28]
 8011042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d002      	beq.n	8011052 <f_mount+0x66>
 801104c:	79fb      	ldrb	r3, [r7, #7]
 801104e:	2b01      	cmp	r3, #1
 8011050:	d001      	beq.n	8011056 <f_mount+0x6a>
 8011052:	2300      	movs	r3, #0
 8011054:	e00a      	b.n	801106c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011056:	f107 010c 	add.w	r1, r7, #12
 801105a:	f107 0308 	add.w	r3, r7, #8
 801105e:	2200      	movs	r2, #0
 8011060:	4618      	mov	r0, r3
 8011062:	f7ff fd07 	bl	8010a74 <find_volume>
 8011066:	4603      	mov	r3, r0
 8011068:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801106a:	7dfb      	ldrb	r3, [r7, #23]
}
 801106c:	4618      	mov	r0, r3
 801106e:	3720      	adds	r7, #32
 8011070:	46bd      	mov	sp, r7
 8011072:	bd80      	pop	{r7, pc}
 8011074:	200393d8 	.word	0x200393d8

08011078 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011078:	b580      	push	{r7, lr}
 801107a:	b098      	sub	sp, #96	; 0x60
 801107c:	af00      	add	r7, sp, #0
 801107e:	60f8      	str	r0, [r7, #12]
 8011080:	60b9      	str	r1, [r7, #8]
 8011082:	4613      	mov	r3, r2
 8011084:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d101      	bne.n	8011090 <f_open+0x18>
 801108c:	2309      	movs	r3, #9
 801108e:	e1ba      	b.n	8011406 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011090:	79fb      	ldrb	r3, [r7, #7]
 8011092:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011096:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8011098:	79fa      	ldrb	r2, [r7, #7]
 801109a:	f107 0110 	add.w	r1, r7, #16
 801109e:	f107 0308 	add.w	r3, r7, #8
 80110a2:	4618      	mov	r0, r3
 80110a4:	f7ff fce6 	bl	8010a74 <find_volume>
 80110a8:	4603      	mov	r3, r0
 80110aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80110ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	f040 819e 	bne.w	80113f4 <f_open+0x37c>
		dj.obj.fs = fs;
 80110b8:	693b      	ldr	r3, [r7, #16]
 80110ba:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80110bc:	68ba      	ldr	r2, [r7, #8]
 80110be:	f107 0314 	add.w	r3, r7, #20
 80110c2:	4611      	mov	r1, r2
 80110c4:	4618      	mov	r0, r3
 80110c6:	f7ff fba5 	bl	8010814 <follow_path>
 80110ca:	4603      	mov	r3, r0
 80110cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80110d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d11a      	bne.n	801110e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80110d8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80110dc:	b25b      	sxtb	r3, r3
 80110de:	2b00      	cmp	r3, #0
 80110e0:	da03      	bge.n	80110ea <f_open+0x72>
				res = FR_INVALID_NAME;
 80110e2:	2306      	movs	r3, #6
 80110e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80110e8:	e011      	b.n	801110e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80110ea:	79fb      	ldrb	r3, [r7, #7]
 80110ec:	f023 0301 	bic.w	r3, r3, #1
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	bf14      	ite	ne
 80110f4:	2301      	movne	r3, #1
 80110f6:	2300      	moveq	r3, #0
 80110f8:	b2db      	uxtb	r3, r3
 80110fa:	461a      	mov	r2, r3
 80110fc:	f107 0314 	add.w	r3, r7, #20
 8011100:	4611      	mov	r1, r2
 8011102:	4618      	mov	r0, r3
 8011104:	f7fe fa4c 	bl	800f5a0 <chk_lock>
 8011108:	4603      	mov	r3, r0
 801110a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801110e:	79fb      	ldrb	r3, [r7, #7]
 8011110:	f003 031c 	and.w	r3, r3, #28
 8011114:	2b00      	cmp	r3, #0
 8011116:	d07e      	beq.n	8011216 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8011118:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801111c:	2b00      	cmp	r3, #0
 801111e:	d017      	beq.n	8011150 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011120:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011124:	2b04      	cmp	r3, #4
 8011126:	d10e      	bne.n	8011146 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011128:	f7fe fa96 	bl	800f658 <enq_lock>
 801112c:	4603      	mov	r3, r0
 801112e:	2b00      	cmp	r3, #0
 8011130:	d006      	beq.n	8011140 <f_open+0xc8>
 8011132:	f107 0314 	add.w	r3, r7, #20
 8011136:	4618      	mov	r0, r3
 8011138:	f7ff fa52 	bl	80105e0 <dir_register>
 801113c:	4603      	mov	r3, r0
 801113e:	e000      	b.n	8011142 <f_open+0xca>
 8011140:	2312      	movs	r3, #18
 8011142:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011146:	79fb      	ldrb	r3, [r7, #7]
 8011148:	f043 0308 	orr.w	r3, r3, #8
 801114c:	71fb      	strb	r3, [r7, #7]
 801114e:	e010      	b.n	8011172 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011150:	7ebb      	ldrb	r3, [r7, #26]
 8011152:	f003 0311 	and.w	r3, r3, #17
 8011156:	2b00      	cmp	r3, #0
 8011158:	d003      	beq.n	8011162 <f_open+0xea>
					res = FR_DENIED;
 801115a:	2307      	movs	r3, #7
 801115c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011160:	e007      	b.n	8011172 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8011162:	79fb      	ldrb	r3, [r7, #7]
 8011164:	f003 0304 	and.w	r3, r3, #4
 8011168:	2b00      	cmp	r3, #0
 801116a:	d002      	beq.n	8011172 <f_open+0xfa>
 801116c:	2308      	movs	r3, #8
 801116e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8011172:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011176:	2b00      	cmp	r3, #0
 8011178:	d167      	bne.n	801124a <f_open+0x1d2>
 801117a:	79fb      	ldrb	r3, [r7, #7]
 801117c:	f003 0308 	and.w	r3, r3, #8
 8011180:	2b00      	cmp	r3, #0
 8011182:	d062      	beq.n	801124a <f_open+0x1d2>
				dw = GET_FATTIME();
 8011184:	4ba2      	ldr	r3, [pc, #648]	; (8011410 <f_open+0x398>)
 8011186:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801118a:	330e      	adds	r3, #14
 801118c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801118e:	4618      	mov	r0, r3
 8011190:	f7fe f95c 	bl	800f44c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8011194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011196:	3316      	adds	r3, #22
 8011198:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801119a:	4618      	mov	r0, r3
 801119c:	f7fe f956 	bl	800f44c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80111a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111a2:	330b      	adds	r3, #11
 80111a4:	2220      	movs	r2, #32
 80111a6:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80111a8:	693b      	ldr	r3, [r7, #16]
 80111aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80111ac:	4611      	mov	r1, r2
 80111ae:	4618      	mov	r0, r3
 80111b0:	f7ff f925 	bl	80103fe <ld_clust>
 80111b4:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80111b6:	693b      	ldr	r3, [r7, #16]
 80111b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80111ba:	2200      	movs	r2, #0
 80111bc:	4618      	mov	r0, r3
 80111be:	f7ff f93d 	bl	801043c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80111c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111c4:	331c      	adds	r3, #28
 80111c6:	2100      	movs	r1, #0
 80111c8:	4618      	mov	r0, r3
 80111ca:	f7fe f93f 	bl	800f44c <st_dword>
					fs->wflag = 1;
 80111ce:	693b      	ldr	r3, [r7, #16]
 80111d0:	2201      	movs	r2, #1
 80111d2:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80111d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d037      	beq.n	801124a <f_open+0x1d2>
						dw = fs->winsect;
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111de:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80111e0:	f107 0314 	add.w	r3, r7, #20
 80111e4:	2200      	movs	r2, #0
 80111e6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80111e8:	4618      	mov	r0, r3
 80111ea:	f7fe fe2d 	bl	800fe48 <remove_chain>
 80111ee:	4603      	mov	r3, r0
 80111f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80111f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d126      	bne.n	801124a <f_open+0x1d2>
							res = move_window(fs, dw);
 80111fc:	693b      	ldr	r3, [r7, #16]
 80111fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011200:	4618      	mov	r0, r3
 8011202:	f7fe fb7d 	bl	800f900 <move_window>
 8011206:	4603      	mov	r3, r0
 8011208:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801120c:	693b      	ldr	r3, [r7, #16]
 801120e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011210:	3a01      	subs	r2, #1
 8011212:	611a      	str	r2, [r3, #16]
 8011214:	e019      	b.n	801124a <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011216:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801121a:	2b00      	cmp	r3, #0
 801121c:	d115      	bne.n	801124a <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801121e:	7ebb      	ldrb	r3, [r7, #26]
 8011220:	f003 0310 	and.w	r3, r3, #16
 8011224:	2b00      	cmp	r3, #0
 8011226:	d003      	beq.n	8011230 <f_open+0x1b8>
					res = FR_NO_FILE;
 8011228:	2304      	movs	r3, #4
 801122a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801122e:	e00c      	b.n	801124a <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8011230:	79fb      	ldrb	r3, [r7, #7]
 8011232:	f003 0302 	and.w	r3, r3, #2
 8011236:	2b00      	cmp	r3, #0
 8011238:	d007      	beq.n	801124a <f_open+0x1d2>
 801123a:	7ebb      	ldrb	r3, [r7, #26]
 801123c:	f003 0301 	and.w	r3, r3, #1
 8011240:	2b00      	cmp	r3, #0
 8011242:	d002      	beq.n	801124a <f_open+0x1d2>
						res = FR_DENIED;
 8011244:	2307      	movs	r3, #7
 8011246:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801124a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801124e:	2b00      	cmp	r3, #0
 8011250:	d128      	bne.n	80112a4 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011252:	79fb      	ldrb	r3, [r7, #7]
 8011254:	f003 0308 	and.w	r3, r3, #8
 8011258:	2b00      	cmp	r3, #0
 801125a:	d003      	beq.n	8011264 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 801125c:	79fb      	ldrb	r3, [r7, #7]
 801125e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011262:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011264:	693b      	ldr	r3, [r7, #16]
 8011266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801126c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011272:	79fb      	ldrb	r3, [r7, #7]
 8011274:	f023 0301 	bic.w	r3, r3, #1
 8011278:	2b00      	cmp	r3, #0
 801127a:	bf14      	ite	ne
 801127c:	2301      	movne	r3, #1
 801127e:	2300      	moveq	r3, #0
 8011280:	b2db      	uxtb	r3, r3
 8011282:	461a      	mov	r2, r3
 8011284:	f107 0314 	add.w	r3, r7, #20
 8011288:	4611      	mov	r1, r2
 801128a:	4618      	mov	r0, r3
 801128c:	f7fe fa06 	bl	800f69c <inc_lock>
 8011290:	4602      	mov	r2, r0
 8011292:	68fb      	ldr	r3, [r7, #12]
 8011294:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	691b      	ldr	r3, [r3, #16]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d102      	bne.n	80112a4 <f_open+0x22c>
 801129e:	2302      	movs	r3, #2
 80112a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80112a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	f040 80a3 	bne.w	80113f4 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80112ae:	693b      	ldr	r3, [r7, #16]
 80112b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80112b2:	4611      	mov	r1, r2
 80112b4:	4618      	mov	r0, r3
 80112b6:	f7ff f8a2 	bl	80103fe <ld_clust>
 80112ba:	4602      	mov	r2, r0
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80112c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80112c2:	331c      	adds	r3, #28
 80112c4:	4618      	mov	r0, r3
 80112c6:	f7fe f883 	bl	800f3d0 <ld_dword>
 80112ca:	4602      	mov	r2, r0
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	2200      	movs	r2, #0
 80112d4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80112d6:	693a      	ldr	r2, [r7, #16]
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80112dc:	693b      	ldr	r3, [r7, #16]
 80112de:	88da      	ldrh	r2, [r3, #6]
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	79fa      	ldrb	r2, [r7, #7]
 80112e8:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	2200      	movs	r2, #0
 80112ee:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	2200      	movs	r2, #0
 80112f4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	2200      	movs	r2, #0
 80112fa:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	3330      	adds	r3, #48	; 0x30
 8011300:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011304:	2100      	movs	r1, #0
 8011306:	4618      	mov	r0, r3
 8011308:	f7fe f8ed 	bl	800f4e6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801130c:	79fb      	ldrb	r3, [r7, #7]
 801130e:	f003 0320 	and.w	r3, r3, #32
 8011312:	2b00      	cmp	r3, #0
 8011314:	d06e      	beq.n	80113f4 <f_open+0x37c>
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	68db      	ldr	r3, [r3, #12]
 801131a:	2b00      	cmp	r3, #0
 801131c:	d06a      	beq.n	80113f4 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	68da      	ldr	r2, [r3, #12]
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011326:	693b      	ldr	r3, [r7, #16]
 8011328:	895b      	ldrh	r3, [r3, #10]
 801132a:	461a      	mov	r2, r3
 801132c:	693b      	ldr	r3, [r7, #16]
 801132e:	899b      	ldrh	r3, [r3, #12]
 8011330:	fb03 f302 	mul.w	r3, r3, r2
 8011334:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	689b      	ldr	r3, [r3, #8]
 801133a:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	68db      	ldr	r3, [r3, #12]
 8011340:	657b      	str	r3, [r7, #84]	; 0x54
 8011342:	e016      	b.n	8011372 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011348:	4618      	mov	r0, r3
 801134a:	f7fe fb96 	bl	800fa7a <get_fat>
 801134e:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011350:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011352:	2b01      	cmp	r3, #1
 8011354:	d802      	bhi.n	801135c <f_open+0x2e4>
 8011356:	2302      	movs	r3, #2
 8011358:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801135c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801135e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011362:	d102      	bne.n	801136a <f_open+0x2f2>
 8011364:	2301      	movs	r3, #1
 8011366:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801136a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801136c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801136e:	1ad3      	subs	r3, r2, r3
 8011370:	657b      	str	r3, [r7, #84]	; 0x54
 8011372:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011376:	2b00      	cmp	r3, #0
 8011378:	d103      	bne.n	8011382 <f_open+0x30a>
 801137a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801137c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801137e:	429a      	cmp	r2, r3
 8011380:	d8e0      	bhi.n	8011344 <f_open+0x2cc>
				}
				fp->clust = clst;
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011386:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011388:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801138c:	2b00      	cmp	r3, #0
 801138e:	d131      	bne.n	80113f4 <f_open+0x37c>
 8011390:	693b      	ldr	r3, [r7, #16]
 8011392:	899b      	ldrh	r3, [r3, #12]
 8011394:	461a      	mov	r2, r3
 8011396:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011398:	fbb3 f1f2 	udiv	r1, r3, r2
 801139c:	fb02 f201 	mul.w	r2, r2, r1
 80113a0:	1a9b      	subs	r3, r3, r2
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d026      	beq.n	80113f4 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80113a6:	693b      	ldr	r3, [r7, #16]
 80113a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80113aa:	4618      	mov	r0, r3
 80113ac:	f7fe fb46 	bl	800fa3c <clust2sect>
 80113b0:	6478      	str	r0, [r7, #68]	; 0x44
 80113b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d103      	bne.n	80113c0 <f_open+0x348>
						res = FR_INT_ERR;
 80113b8:	2302      	movs	r3, #2
 80113ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80113be:	e019      	b.n	80113f4 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80113c0:	693b      	ldr	r3, [r7, #16]
 80113c2:	899b      	ldrh	r3, [r3, #12]
 80113c4:	461a      	mov	r2, r3
 80113c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80113c8:	fbb3 f2f2 	udiv	r2, r3, r2
 80113cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80113ce:	441a      	add	r2, r3
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80113d4:	693b      	ldr	r3, [r7, #16]
 80113d6:	7858      	ldrb	r0, [r3, #1]
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	6a1a      	ldr	r2, [r3, #32]
 80113e2:	2301      	movs	r3, #1
 80113e4:	f7fd ff7e 	bl	800f2e4 <disk_read>
 80113e8:	4603      	mov	r3, r0
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d002      	beq.n	80113f4 <f_open+0x37c>
 80113ee:	2301      	movs	r3, #1
 80113f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80113f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d002      	beq.n	8011402 <f_open+0x38a>
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	2200      	movs	r2, #0
 8011400:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011402:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8011406:	4618      	mov	r0, r3
 8011408:	3760      	adds	r7, #96	; 0x60
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}
 801140e:	bf00      	nop
 8011410:	274a0000 	.word	0x274a0000

08011414 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011414:	b580      	push	{r7, lr}
 8011416:	b08e      	sub	sp, #56	; 0x38
 8011418:	af00      	add	r7, sp, #0
 801141a:	60f8      	str	r0, [r7, #12]
 801141c:	60b9      	str	r1, [r7, #8]
 801141e:	607a      	str	r2, [r7, #4]
 8011420:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8011422:	68bb      	ldr	r3, [r7, #8]
 8011424:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8011426:	683b      	ldr	r3, [r7, #0]
 8011428:	2200      	movs	r2, #0
 801142a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	f107 0214 	add.w	r2, r7, #20
 8011432:	4611      	mov	r1, r2
 8011434:	4618      	mov	r0, r3
 8011436:	f7ff fda3 	bl	8010f80 <validate>
 801143a:	4603      	mov	r3, r0
 801143c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011440:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011444:	2b00      	cmp	r3, #0
 8011446:	d107      	bne.n	8011458 <f_read+0x44>
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	7d5b      	ldrb	r3, [r3, #21]
 801144c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011450:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011454:	2b00      	cmp	r3, #0
 8011456:	d002      	beq.n	801145e <f_read+0x4a>
 8011458:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801145c:	e135      	b.n	80116ca <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	7d1b      	ldrb	r3, [r3, #20]
 8011462:	f003 0301 	and.w	r3, r3, #1
 8011466:	2b00      	cmp	r3, #0
 8011468:	d101      	bne.n	801146e <f_read+0x5a>
 801146a:	2307      	movs	r3, #7
 801146c:	e12d      	b.n	80116ca <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	68da      	ldr	r2, [r3, #12]
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	699b      	ldr	r3, [r3, #24]
 8011476:	1ad3      	subs	r3, r2, r3
 8011478:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801147a:	687a      	ldr	r2, [r7, #4]
 801147c:	6a3b      	ldr	r3, [r7, #32]
 801147e:	429a      	cmp	r2, r3
 8011480:	f240 811e 	bls.w	80116c0 <f_read+0x2ac>
 8011484:	6a3b      	ldr	r3, [r7, #32]
 8011486:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8011488:	e11a      	b.n	80116c0 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	699b      	ldr	r3, [r3, #24]
 801148e:	697a      	ldr	r2, [r7, #20]
 8011490:	8992      	ldrh	r2, [r2, #12]
 8011492:	fbb3 f1f2 	udiv	r1, r3, r2
 8011496:	fb02 f201 	mul.w	r2, r2, r1
 801149a:	1a9b      	subs	r3, r3, r2
 801149c:	2b00      	cmp	r3, #0
 801149e:	f040 80d5 	bne.w	801164c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	699b      	ldr	r3, [r3, #24]
 80114a6:	697a      	ldr	r2, [r7, #20]
 80114a8:	8992      	ldrh	r2, [r2, #12]
 80114aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80114ae:	697a      	ldr	r2, [r7, #20]
 80114b0:	8952      	ldrh	r2, [r2, #10]
 80114b2:	3a01      	subs	r2, #1
 80114b4:	4013      	ands	r3, r2
 80114b6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80114b8:	69fb      	ldr	r3, [r7, #28]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d12f      	bne.n	801151e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	699b      	ldr	r3, [r3, #24]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d103      	bne.n	80114ce <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	689b      	ldr	r3, [r3, #8]
 80114ca:	633b      	str	r3, [r7, #48]	; 0x30
 80114cc:	e013      	b.n	80114f6 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d007      	beq.n	80114e6 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	699b      	ldr	r3, [r3, #24]
 80114da:	4619      	mov	r1, r3
 80114dc:	68f8      	ldr	r0, [r7, #12]
 80114de:	f7fe fdb0 	bl	8010042 <clmt_clust>
 80114e2:	6338      	str	r0, [r7, #48]	; 0x30
 80114e4:	e007      	b.n	80114f6 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80114e6:	68fa      	ldr	r2, [r7, #12]
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	69db      	ldr	r3, [r3, #28]
 80114ec:	4619      	mov	r1, r3
 80114ee:	4610      	mov	r0, r2
 80114f0:	f7fe fac3 	bl	800fa7a <get_fat>
 80114f4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80114f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114f8:	2b01      	cmp	r3, #1
 80114fa:	d804      	bhi.n	8011506 <f_read+0xf2>
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	2202      	movs	r2, #2
 8011500:	755a      	strb	r2, [r3, #21]
 8011502:	2302      	movs	r3, #2
 8011504:	e0e1      	b.n	80116ca <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011508:	f1b3 3fff 	cmp.w	r3, #4294967295
 801150c:	d104      	bne.n	8011518 <f_read+0x104>
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	2201      	movs	r2, #1
 8011512:	755a      	strb	r2, [r3, #21]
 8011514:	2301      	movs	r3, #1
 8011516:	e0d8      	b.n	80116ca <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801151c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801151e:	697a      	ldr	r2, [r7, #20]
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	69db      	ldr	r3, [r3, #28]
 8011524:	4619      	mov	r1, r3
 8011526:	4610      	mov	r0, r2
 8011528:	f7fe fa88 	bl	800fa3c <clust2sect>
 801152c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801152e:	69bb      	ldr	r3, [r7, #24]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d104      	bne.n	801153e <f_read+0x12a>
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	2202      	movs	r2, #2
 8011538:	755a      	strb	r2, [r3, #21]
 801153a:	2302      	movs	r3, #2
 801153c:	e0c5      	b.n	80116ca <f_read+0x2b6>
			sect += csect;
 801153e:	69ba      	ldr	r2, [r7, #24]
 8011540:	69fb      	ldr	r3, [r7, #28]
 8011542:	4413      	add	r3, r2
 8011544:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8011546:	697b      	ldr	r3, [r7, #20]
 8011548:	899b      	ldrh	r3, [r3, #12]
 801154a:	461a      	mov	r2, r3
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011552:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011556:	2b00      	cmp	r3, #0
 8011558:	d041      	beq.n	80115de <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801155a:	69fa      	ldr	r2, [r7, #28]
 801155c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801155e:	4413      	add	r3, r2
 8011560:	697a      	ldr	r2, [r7, #20]
 8011562:	8952      	ldrh	r2, [r2, #10]
 8011564:	4293      	cmp	r3, r2
 8011566:	d905      	bls.n	8011574 <f_read+0x160>
					cc = fs->csize - csect;
 8011568:	697b      	ldr	r3, [r7, #20]
 801156a:	895b      	ldrh	r3, [r3, #10]
 801156c:	461a      	mov	r2, r3
 801156e:	69fb      	ldr	r3, [r7, #28]
 8011570:	1ad3      	subs	r3, r2, r3
 8011572:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011574:	697b      	ldr	r3, [r7, #20]
 8011576:	7858      	ldrb	r0, [r3, #1]
 8011578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801157a:	69ba      	ldr	r2, [r7, #24]
 801157c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801157e:	f7fd feb1 	bl	800f2e4 <disk_read>
 8011582:	4603      	mov	r3, r0
 8011584:	2b00      	cmp	r3, #0
 8011586:	d004      	beq.n	8011592 <f_read+0x17e>
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	2201      	movs	r2, #1
 801158c:	755a      	strb	r2, [r3, #21]
 801158e:	2301      	movs	r3, #1
 8011590:	e09b      	b.n	80116ca <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	7d1b      	ldrb	r3, [r3, #20]
 8011596:	b25b      	sxtb	r3, r3
 8011598:	2b00      	cmp	r3, #0
 801159a:	da18      	bge.n	80115ce <f_read+0x1ba>
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	6a1a      	ldr	r2, [r3, #32]
 80115a0:	69bb      	ldr	r3, [r7, #24]
 80115a2:	1ad3      	subs	r3, r2, r3
 80115a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d911      	bls.n	80115ce <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	6a1a      	ldr	r2, [r3, #32]
 80115ae:	69bb      	ldr	r3, [r7, #24]
 80115b0:	1ad3      	subs	r3, r2, r3
 80115b2:	697a      	ldr	r2, [r7, #20]
 80115b4:	8992      	ldrh	r2, [r2, #12]
 80115b6:	fb02 f303 	mul.w	r3, r2, r3
 80115ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80115bc:	18d0      	adds	r0, r2, r3
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80115c4:	697b      	ldr	r3, [r7, #20]
 80115c6:	899b      	ldrh	r3, [r3, #12]
 80115c8:	461a      	mov	r2, r3
 80115ca:	f7fd ff6b 	bl	800f4a4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80115ce:	697b      	ldr	r3, [r7, #20]
 80115d0:	899b      	ldrh	r3, [r3, #12]
 80115d2:	461a      	mov	r2, r3
 80115d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115d6:	fb02 f303 	mul.w	r3, r2, r3
 80115da:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80115dc:	e05c      	b.n	8011698 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	6a1b      	ldr	r3, [r3, #32]
 80115e2:	69ba      	ldr	r2, [r7, #24]
 80115e4:	429a      	cmp	r2, r3
 80115e6:	d02e      	beq.n	8011646 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	7d1b      	ldrb	r3, [r3, #20]
 80115ec:	b25b      	sxtb	r3, r3
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	da18      	bge.n	8011624 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80115f2:	697b      	ldr	r3, [r7, #20]
 80115f4:	7858      	ldrb	r0, [r3, #1]
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	6a1a      	ldr	r2, [r3, #32]
 8011600:	2301      	movs	r3, #1
 8011602:	f7fd fe8f 	bl	800f324 <disk_write>
 8011606:	4603      	mov	r3, r0
 8011608:	2b00      	cmp	r3, #0
 801160a:	d004      	beq.n	8011616 <f_read+0x202>
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	2201      	movs	r2, #1
 8011610:	755a      	strb	r2, [r3, #21]
 8011612:	2301      	movs	r3, #1
 8011614:	e059      	b.n	80116ca <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	7d1b      	ldrb	r3, [r3, #20]
 801161a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801161e:	b2da      	uxtb	r2, r3
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011624:	697b      	ldr	r3, [r7, #20]
 8011626:	7858      	ldrb	r0, [r3, #1]
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801162e:	2301      	movs	r3, #1
 8011630:	69ba      	ldr	r2, [r7, #24]
 8011632:	f7fd fe57 	bl	800f2e4 <disk_read>
 8011636:	4603      	mov	r3, r0
 8011638:	2b00      	cmp	r3, #0
 801163a:	d004      	beq.n	8011646 <f_read+0x232>
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	2201      	movs	r2, #1
 8011640:	755a      	strb	r2, [r3, #21]
 8011642:	2301      	movs	r3, #1
 8011644:	e041      	b.n	80116ca <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	69ba      	ldr	r2, [r7, #24]
 801164a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801164c:	697b      	ldr	r3, [r7, #20]
 801164e:	899b      	ldrh	r3, [r3, #12]
 8011650:	4618      	mov	r0, r3
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	699b      	ldr	r3, [r3, #24]
 8011656:	697a      	ldr	r2, [r7, #20]
 8011658:	8992      	ldrh	r2, [r2, #12]
 801165a:	fbb3 f1f2 	udiv	r1, r3, r2
 801165e:	fb02 f201 	mul.w	r2, r2, r1
 8011662:	1a9b      	subs	r3, r3, r2
 8011664:	1ac3      	subs	r3, r0, r3
 8011666:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8011668:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	429a      	cmp	r2, r3
 801166e:	d901      	bls.n	8011674 <f_read+0x260>
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	699b      	ldr	r3, [r3, #24]
 801167e:	697a      	ldr	r2, [r7, #20]
 8011680:	8992      	ldrh	r2, [r2, #12]
 8011682:	fbb3 f0f2 	udiv	r0, r3, r2
 8011686:	fb02 f200 	mul.w	r2, r2, r0
 801168a:	1a9b      	subs	r3, r3, r2
 801168c:	440b      	add	r3, r1
 801168e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011690:	4619      	mov	r1, r3
 8011692:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011694:	f7fd ff06 	bl	800f4a4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8011698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801169a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801169c:	4413      	add	r3, r2
 801169e:	627b      	str	r3, [r7, #36]	; 0x24
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	699a      	ldr	r2, [r3, #24]
 80116a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116a6:	441a      	add	r2, r3
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	619a      	str	r2, [r3, #24]
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	681a      	ldr	r2, [r3, #0]
 80116b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116b2:	441a      	add	r2, r3
 80116b4:	683b      	ldr	r3, [r7, #0]
 80116b6:	601a      	str	r2, [r3, #0]
 80116b8:	687a      	ldr	r2, [r7, #4]
 80116ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116bc:	1ad3      	subs	r3, r2, r3
 80116be:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	f47f aee1 	bne.w	801148a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80116c8:	2300      	movs	r3, #0
}
 80116ca:	4618      	mov	r0, r3
 80116cc:	3738      	adds	r7, #56	; 0x38
 80116ce:	46bd      	mov	sp, r7
 80116d0:	bd80      	pop	{r7, pc}

080116d2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80116d2:	b580      	push	{r7, lr}
 80116d4:	b08c      	sub	sp, #48	; 0x30
 80116d6:	af00      	add	r7, sp, #0
 80116d8:	60f8      	str	r0, [r7, #12]
 80116da:	60b9      	str	r1, [r7, #8]
 80116dc:	607a      	str	r2, [r7, #4]
 80116de:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80116e4:	683b      	ldr	r3, [r7, #0]
 80116e6:	2200      	movs	r2, #0
 80116e8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	f107 0210 	add.w	r2, r7, #16
 80116f0:	4611      	mov	r1, r2
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7ff fc44 	bl	8010f80 <validate>
 80116f8:	4603      	mov	r3, r0
 80116fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80116fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011702:	2b00      	cmp	r3, #0
 8011704:	d107      	bne.n	8011716 <f_write+0x44>
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	7d5b      	ldrb	r3, [r3, #21]
 801170a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801170e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011712:	2b00      	cmp	r3, #0
 8011714:	d002      	beq.n	801171c <f_write+0x4a>
 8011716:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801171a:	e16a      	b.n	80119f2 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	7d1b      	ldrb	r3, [r3, #20]
 8011720:	f003 0302 	and.w	r3, r3, #2
 8011724:	2b00      	cmp	r3, #0
 8011726:	d101      	bne.n	801172c <f_write+0x5a>
 8011728:	2307      	movs	r3, #7
 801172a:	e162      	b.n	80119f2 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	699a      	ldr	r2, [r3, #24]
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	441a      	add	r2, r3
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	699b      	ldr	r3, [r3, #24]
 8011738:	429a      	cmp	r2, r3
 801173a:	f080 814c 	bcs.w	80119d6 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	699b      	ldr	r3, [r3, #24]
 8011742:	43db      	mvns	r3, r3
 8011744:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8011746:	e146      	b.n	80119d6 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	699b      	ldr	r3, [r3, #24]
 801174c:	693a      	ldr	r2, [r7, #16]
 801174e:	8992      	ldrh	r2, [r2, #12]
 8011750:	fbb3 f1f2 	udiv	r1, r3, r2
 8011754:	fb02 f201 	mul.w	r2, r2, r1
 8011758:	1a9b      	subs	r3, r3, r2
 801175a:	2b00      	cmp	r3, #0
 801175c:	f040 80f1 	bne.w	8011942 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	699b      	ldr	r3, [r3, #24]
 8011764:	693a      	ldr	r2, [r7, #16]
 8011766:	8992      	ldrh	r2, [r2, #12]
 8011768:	fbb3 f3f2 	udiv	r3, r3, r2
 801176c:	693a      	ldr	r2, [r7, #16]
 801176e:	8952      	ldrh	r2, [r2, #10]
 8011770:	3a01      	subs	r2, #1
 8011772:	4013      	ands	r3, r2
 8011774:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8011776:	69bb      	ldr	r3, [r7, #24]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d143      	bne.n	8011804 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	699b      	ldr	r3, [r3, #24]
 8011780:	2b00      	cmp	r3, #0
 8011782:	d10c      	bne.n	801179e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	689b      	ldr	r3, [r3, #8]
 8011788:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801178a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801178c:	2b00      	cmp	r3, #0
 801178e:	d11a      	bne.n	80117c6 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	2100      	movs	r1, #0
 8011794:	4618      	mov	r0, r3
 8011796:	f7fe fbbc 	bl	800ff12 <create_chain>
 801179a:	62b8      	str	r0, [r7, #40]	; 0x28
 801179c:	e013      	b.n	80117c6 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d007      	beq.n	80117b6 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	699b      	ldr	r3, [r3, #24]
 80117aa:	4619      	mov	r1, r3
 80117ac:	68f8      	ldr	r0, [r7, #12]
 80117ae:	f7fe fc48 	bl	8010042 <clmt_clust>
 80117b2:	62b8      	str	r0, [r7, #40]	; 0x28
 80117b4:	e007      	b.n	80117c6 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80117b6:	68fa      	ldr	r2, [r7, #12]
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	69db      	ldr	r3, [r3, #28]
 80117bc:	4619      	mov	r1, r3
 80117be:	4610      	mov	r0, r2
 80117c0:	f7fe fba7 	bl	800ff12 <create_chain>
 80117c4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80117c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	f000 8109 	beq.w	80119e0 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80117ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117d0:	2b01      	cmp	r3, #1
 80117d2:	d104      	bne.n	80117de <f_write+0x10c>
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	2202      	movs	r2, #2
 80117d8:	755a      	strb	r2, [r3, #21]
 80117da:	2302      	movs	r3, #2
 80117dc:	e109      	b.n	80119f2 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80117de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117e4:	d104      	bne.n	80117f0 <f_write+0x11e>
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	2201      	movs	r2, #1
 80117ea:	755a      	strb	r2, [r3, #21]
 80117ec:	2301      	movs	r3, #1
 80117ee:	e100      	b.n	80119f2 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80117f4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	689b      	ldr	r3, [r3, #8]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d102      	bne.n	8011804 <f_write+0x132>
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011802:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	7d1b      	ldrb	r3, [r3, #20]
 8011808:	b25b      	sxtb	r3, r3
 801180a:	2b00      	cmp	r3, #0
 801180c:	da18      	bge.n	8011840 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801180e:	693b      	ldr	r3, [r7, #16]
 8011810:	7858      	ldrb	r0, [r3, #1]
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	6a1a      	ldr	r2, [r3, #32]
 801181c:	2301      	movs	r3, #1
 801181e:	f7fd fd81 	bl	800f324 <disk_write>
 8011822:	4603      	mov	r3, r0
 8011824:	2b00      	cmp	r3, #0
 8011826:	d004      	beq.n	8011832 <f_write+0x160>
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	2201      	movs	r2, #1
 801182c:	755a      	strb	r2, [r3, #21]
 801182e:	2301      	movs	r3, #1
 8011830:	e0df      	b.n	80119f2 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	7d1b      	ldrb	r3, [r3, #20]
 8011836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801183a:	b2da      	uxtb	r2, r3
 801183c:	68fb      	ldr	r3, [r7, #12]
 801183e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011840:	693a      	ldr	r2, [r7, #16]
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	69db      	ldr	r3, [r3, #28]
 8011846:	4619      	mov	r1, r3
 8011848:	4610      	mov	r0, r2
 801184a:	f7fe f8f7 	bl	800fa3c <clust2sect>
 801184e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011850:	697b      	ldr	r3, [r7, #20]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d104      	bne.n	8011860 <f_write+0x18e>
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	2202      	movs	r2, #2
 801185a:	755a      	strb	r2, [r3, #21]
 801185c:	2302      	movs	r3, #2
 801185e:	e0c8      	b.n	80119f2 <f_write+0x320>
			sect += csect;
 8011860:	697a      	ldr	r2, [r7, #20]
 8011862:	69bb      	ldr	r3, [r7, #24]
 8011864:	4413      	add	r3, r2
 8011866:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8011868:	693b      	ldr	r3, [r7, #16]
 801186a:	899b      	ldrh	r3, [r3, #12]
 801186c:	461a      	mov	r2, r3
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	fbb3 f3f2 	udiv	r3, r3, r2
 8011874:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011876:	6a3b      	ldr	r3, [r7, #32]
 8011878:	2b00      	cmp	r3, #0
 801187a:	d043      	beq.n	8011904 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801187c:	69ba      	ldr	r2, [r7, #24]
 801187e:	6a3b      	ldr	r3, [r7, #32]
 8011880:	4413      	add	r3, r2
 8011882:	693a      	ldr	r2, [r7, #16]
 8011884:	8952      	ldrh	r2, [r2, #10]
 8011886:	4293      	cmp	r3, r2
 8011888:	d905      	bls.n	8011896 <f_write+0x1c4>
					cc = fs->csize - csect;
 801188a:	693b      	ldr	r3, [r7, #16]
 801188c:	895b      	ldrh	r3, [r3, #10]
 801188e:	461a      	mov	r2, r3
 8011890:	69bb      	ldr	r3, [r7, #24]
 8011892:	1ad3      	subs	r3, r2, r3
 8011894:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	7858      	ldrb	r0, [r3, #1]
 801189a:	6a3b      	ldr	r3, [r7, #32]
 801189c:	697a      	ldr	r2, [r7, #20]
 801189e:	69f9      	ldr	r1, [r7, #28]
 80118a0:	f7fd fd40 	bl	800f324 <disk_write>
 80118a4:	4603      	mov	r3, r0
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d004      	beq.n	80118b4 <f_write+0x1e2>
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	2201      	movs	r2, #1
 80118ae:	755a      	strb	r2, [r3, #21]
 80118b0:	2301      	movs	r3, #1
 80118b2:	e09e      	b.n	80119f2 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	6a1a      	ldr	r2, [r3, #32]
 80118b8:	697b      	ldr	r3, [r7, #20]
 80118ba:	1ad3      	subs	r3, r2, r3
 80118bc:	6a3a      	ldr	r2, [r7, #32]
 80118be:	429a      	cmp	r2, r3
 80118c0:	d918      	bls.n	80118f4 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	6a1a      	ldr	r2, [r3, #32]
 80118cc:	697b      	ldr	r3, [r7, #20]
 80118ce:	1ad3      	subs	r3, r2, r3
 80118d0:	693a      	ldr	r2, [r7, #16]
 80118d2:	8992      	ldrh	r2, [r2, #12]
 80118d4:	fb02 f303 	mul.w	r3, r2, r3
 80118d8:	69fa      	ldr	r2, [r7, #28]
 80118da:	18d1      	adds	r1, r2, r3
 80118dc:	693b      	ldr	r3, [r7, #16]
 80118de:	899b      	ldrh	r3, [r3, #12]
 80118e0:	461a      	mov	r2, r3
 80118e2:	f7fd fddf 	bl	800f4a4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	7d1b      	ldrb	r3, [r3, #20]
 80118ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80118ee:	b2da      	uxtb	r2, r3
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80118f4:	693b      	ldr	r3, [r7, #16]
 80118f6:	899b      	ldrh	r3, [r3, #12]
 80118f8:	461a      	mov	r2, r3
 80118fa:	6a3b      	ldr	r3, [r7, #32]
 80118fc:	fb02 f303 	mul.w	r3, r2, r3
 8011900:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8011902:	e04b      	b.n	801199c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	6a1b      	ldr	r3, [r3, #32]
 8011908:	697a      	ldr	r2, [r7, #20]
 801190a:	429a      	cmp	r2, r3
 801190c:	d016      	beq.n	801193c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	699a      	ldr	r2, [r3, #24]
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011916:	429a      	cmp	r2, r3
 8011918:	d210      	bcs.n	801193c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801191a:	693b      	ldr	r3, [r7, #16]
 801191c:	7858      	ldrb	r0, [r3, #1]
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011924:	2301      	movs	r3, #1
 8011926:	697a      	ldr	r2, [r7, #20]
 8011928:	f7fd fcdc 	bl	800f2e4 <disk_read>
 801192c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801192e:	2b00      	cmp	r3, #0
 8011930:	d004      	beq.n	801193c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	2201      	movs	r2, #1
 8011936:	755a      	strb	r2, [r3, #21]
 8011938:	2301      	movs	r3, #1
 801193a:	e05a      	b.n	80119f2 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	697a      	ldr	r2, [r7, #20]
 8011940:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	899b      	ldrh	r3, [r3, #12]
 8011946:	4618      	mov	r0, r3
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	699b      	ldr	r3, [r3, #24]
 801194c:	693a      	ldr	r2, [r7, #16]
 801194e:	8992      	ldrh	r2, [r2, #12]
 8011950:	fbb3 f1f2 	udiv	r1, r3, r2
 8011954:	fb02 f201 	mul.w	r2, r2, r1
 8011958:	1a9b      	subs	r3, r3, r2
 801195a:	1ac3      	subs	r3, r0, r3
 801195c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801195e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	429a      	cmp	r2, r3
 8011964:	d901      	bls.n	801196a <f_write+0x298>
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	699b      	ldr	r3, [r3, #24]
 8011974:	693a      	ldr	r2, [r7, #16]
 8011976:	8992      	ldrh	r2, [r2, #12]
 8011978:	fbb3 f0f2 	udiv	r0, r3, r2
 801197c:	fb02 f200 	mul.w	r2, r2, r0
 8011980:	1a9b      	subs	r3, r3, r2
 8011982:	440b      	add	r3, r1
 8011984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011986:	69f9      	ldr	r1, [r7, #28]
 8011988:	4618      	mov	r0, r3
 801198a:	f7fd fd8b 	bl	800f4a4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	7d1b      	ldrb	r3, [r3, #20]
 8011992:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011996:	b2da      	uxtb	r2, r3
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801199c:	69fa      	ldr	r2, [r7, #28]
 801199e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a0:	4413      	add	r3, r2
 80119a2:	61fb      	str	r3, [r7, #28]
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	699a      	ldr	r2, [r3, #24]
 80119a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119aa:	441a      	add	r2, r3
 80119ac:	68fb      	ldr	r3, [r7, #12]
 80119ae:	619a      	str	r2, [r3, #24]
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	68da      	ldr	r2, [r3, #12]
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	699b      	ldr	r3, [r3, #24]
 80119b8:	429a      	cmp	r2, r3
 80119ba:	bf38      	it	cc
 80119bc:	461a      	movcc	r2, r3
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	60da      	str	r2, [r3, #12]
 80119c2:	683b      	ldr	r3, [r7, #0]
 80119c4:	681a      	ldr	r2, [r3, #0]
 80119c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119c8:	441a      	add	r2, r3
 80119ca:	683b      	ldr	r3, [r7, #0]
 80119cc:	601a      	str	r2, [r3, #0]
 80119ce:	687a      	ldr	r2, [r7, #4]
 80119d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d2:	1ad3      	subs	r3, r2, r3
 80119d4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	f47f aeb5 	bne.w	8011748 <f_write+0x76>
 80119de:	e000      	b.n	80119e2 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80119e0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	7d1b      	ldrb	r3, [r3, #20]
 80119e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80119ea:	b2da      	uxtb	r2, r3
 80119ec:	68fb      	ldr	r3, [r7, #12]
 80119ee:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80119f0:	2300      	movs	r3, #0
}
 80119f2:	4618      	mov	r0, r3
 80119f4:	3730      	adds	r7, #48	; 0x30
 80119f6:	46bd      	mov	sp, r7
 80119f8:	bd80      	pop	{r7, pc}
	...

080119fc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b086      	sub	sp, #24
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	f107 0208 	add.w	r2, r7, #8
 8011a0a:	4611      	mov	r1, r2
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	f7ff fab7 	bl	8010f80 <validate>
 8011a12:	4603      	mov	r3, r0
 8011a14:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011a16:	7dfb      	ldrb	r3, [r7, #23]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d167      	bne.n	8011aec <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	7d1b      	ldrb	r3, [r3, #20]
 8011a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d061      	beq.n	8011aec <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	7d1b      	ldrb	r3, [r3, #20]
 8011a2c:	b25b      	sxtb	r3, r3
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	da15      	bge.n	8011a5e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011a32:	68bb      	ldr	r3, [r7, #8]
 8011a34:	7858      	ldrb	r0, [r3, #1]
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	6a1a      	ldr	r2, [r3, #32]
 8011a40:	2301      	movs	r3, #1
 8011a42:	f7fd fc6f 	bl	800f324 <disk_write>
 8011a46:	4603      	mov	r3, r0
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d001      	beq.n	8011a50 <f_sync+0x54>
 8011a4c:	2301      	movs	r3, #1
 8011a4e:	e04e      	b.n	8011aee <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	7d1b      	ldrb	r3, [r3, #20]
 8011a54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011a58:	b2da      	uxtb	r2, r3
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011a5e:	4b26      	ldr	r3, [pc, #152]	; (8011af8 <f_sync+0xfc>)
 8011a60:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011a62:	68ba      	ldr	r2, [r7, #8]
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a68:	4619      	mov	r1, r3
 8011a6a:	4610      	mov	r0, r2
 8011a6c:	f7fd ff48 	bl	800f900 <move_window>
 8011a70:	4603      	mov	r3, r0
 8011a72:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011a74:	7dfb      	ldrb	r3, [r7, #23]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d138      	bne.n	8011aec <f_sync+0xf0>
					dir = fp->dir_ptr;
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a7e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	330b      	adds	r3, #11
 8011a84:	781a      	ldrb	r2, [r3, #0]
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	330b      	adds	r3, #11
 8011a8a:	f042 0220 	orr.w	r2, r2, #32
 8011a8e:	b2d2      	uxtb	r2, r2
 8011a90:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	6818      	ldr	r0, [r3, #0]
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	689b      	ldr	r3, [r3, #8]
 8011a9a:	461a      	mov	r2, r3
 8011a9c:	68f9      	ldr	r1, [r7, #12]
 8011a9e:	f7fe fccd 	bl	801043c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	f103 021c 	add.w	r2, r3, #28
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	68db      	ldr	r3, [r3, #12]
 8011aac:	4619      	mov	r1, r3
 8011aae:	4610      	mov	r0, r2
 8011ab0:	f7fd fccc 	bl	800f44c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	3316      	adds	r3, #22
 8011ab8:	6939      	ldr	r1, [r7, #16]
 8011aba:	4618      	mov	r0, r3
 8011abc:	f7fd fcc6 	bl	800f44c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	3312      	adds	r3, #18
 8011ac4:	2100      	movs	r1, #0
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	f7fd fca5 	bl	800f416 <st_word>
					fs->wflag = 1;
 8011acc:	68bb      	ldr	r3, [r7, #8]
 8011ace:	2201      	movs	r2, #1
 8011ad0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011ad2:	68bb      	ldr	r3, [r7, #8]
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	f7fd ff41 	bl	800f95c <sync_fs>
 8011ada:	4603      	mov	r3, r0
 8011adc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	7d1b      	ldrb	r3, [r3, #20]
 8011ae2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011ae6:	b2da      	uxtb	r2, r3
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8011aee:	4618      	mov	r0, r3
 8011af0:	3718      	adds	r7, #24
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}
 8011af6:	bf00      	nop
 8011af8:	274a0000 	.word	0x274a0000

08011afc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b084      	sub	sp, #16
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011b04:	6878      	ldr	r0, [r7, #4]
 8011b06:	f7ff ff79 	bl	80119fc <f_sync>
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011b0e:	7bfb      	ldrb	r3, [r7, #15]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d118      	bne.n	8011b46 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	f107 0208 	add.w	r2, r7, #8
 8011b1a:	4611      	mov	r1, r2
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	f7ff fa2f 	bl	8010f80 <validate>
 8011b22:	4603      	mov	r3, r0
 8011b24:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011b26:	7bfb      	ldrb	r3, [r7, #15]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d10c      	bne.n	8011b46 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	691b      	ldr	r3, [r3, #16]
 8011b30:	4618      	mov	r0, r3
 8011b32:	f7fd fe41 	bl	800f7b8 <dec_lock>
 8011b36:	4603      	mov	r3, r0
 8011b38:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011b3a:	7bfb      	ldrb	r3, [r7, #15]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d102      	bne.n	8011b46 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	2200      	movs	r2, #0
 8011b44:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8011b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b48:	4618      	mov	r0, r3
 8011b4a:	3710      	adds	r7, #16
 8011b4c:	46bd      	mov	sp, r7
 8011b4e:	bd80      	pop	{r7, pc}

08011b50 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8011b50:	b590      	push	{r4, r7, lr}
 8011b52:	b091      	sub	sp, #68	; 0x44
 8011b54:	af00      	add	r7, sp, #0
 8011b56:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8011b58:	f107 0108 	add.w	r1, r7, #8
 8011b5c:	1d3b      	adds	r3, r7, #4
 8011b5e:	2200      	movs	r2, #0
 8011b60:	4618      	mov	r0, r3
 8011b62:	f7fe ff87 	bl	8010a74 <find_volume>
 8011b66:	4603      	mov	r3, r0
 8011b68:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8011b6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d131      	bne.n	8011bd8 <f_chdir+0x88>
		dj.obj.fs = fs;
 8011b74:	68bb      	ldr	r3, [r7, #8]
 8011b76:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8011b78:	687a      	ldr	r2, [r7, #4]
 8011b7a:	f107 030c 	add.w	r3, r7, #12
 8011b7e:	4611      	mov	r1, r2
 8011b80:	4618      	mov	r0, r3
 8011b82:	f7fe fe47 	bl	8010814 <follow_path>
 8011b86:	4603      	mov	r3, r0
 8011b88:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8011b8c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d11a      	bne.n	8011bca <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011b94:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011b98:	b25b      	sxtb	r3, r3
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	da03      	bge.n	8011ba6 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8011b9e:	68bb      	ldr	r3, [r7, #8]
 8011ba0:	697a      	ldr	r2, [r7, #20]
 8011ba2:	619a      	str	r2, [r3, #24]
 8011ba4:	e011      	b.n	8011bca <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8011ba6:	7cbb      	ldrb	r3, [r7, #18]
 8011ba8:	f003 0310 	and.w	r3, r3, #16
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d009      	beq.n	8011bc4 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8011bb0:	68bb      	ldr	r3, [r7, #8]
 8011bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bb4:	68bc      	ldr	r4, [r7, #8]
 8011bb6:	4611      	mov	r1, r2
 8011bb8:	4618      	mov	r0, r3
 8011bba:	f7fe fc20 	bl	80103fe <ld_clust>
 8011bbe:	4603      	mov	r3, r0
 8011bc0:	61a3      	str	r3, [r4, #24]
 8011bc2:	e002      	b.n	8011bca <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8011bc4:	2305      	movs	r3, #5
 8011bc6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8011bca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011bce:	2b04      	cmp	r3, #4
 8011bd0:	d102      	bne.n	8011bd8 <f_chdir+0x88>
 8011bd2:	2305      	movs	r3, #5
 8011bd4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8011bd8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011bdc:	4618      	mov	r0, r3
 8011bde:	3744      	adds	r7, #68	; 0x44
 8011be0:	46bd      	mov	sp, r7
 8011be2:	bd90      	pop	{r4, r7, pc}

08011be4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b090      	sub	sp, #64	; 0x40
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	f107 0208 	add.w	r2, r7, #8
 8011bf4:	4611      	mov	r1, r2
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	f7ff f9c2 	bl	8010f80 <validate>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011c02:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d103      	bne.n	8011c12 <f_lseek+0x2e>
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	7d5b      	ldrb	r3, [r3, #21]
 8011c0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011c12:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d002      	beq.n	8011c20 <f_lseek+0x3c>
 8011c1a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011c1e:	e201      	b.n	8012024 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	f000 80d9 	beq.w	8011ddc <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8011c2a:	683b      	ldr	r3, [r7, #0]
 8011c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c30:	d15a      	bne.n	8011ce8 <f_lseek+0x104>
			tbl = fp->cltbl;
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c36:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8011c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c3a:	1d1a      	adds	r2, r3, #4
 8011c3c:	627a      	str	r2, [r7, #36]	; 0x24
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	617b      	str	r3, [r7, #20]
 8011c42:	2302      	movs	r3, #2
 8011c44:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	689b      	ldr	r3, [r3, #8]
 8011c4a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d03a      	beq.n	8011cc8 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c54:	613b      	str	r3, [r7, #16]
 8011c56:	2300      	movs	r3, #0
 8011c58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c5c:	3302      	adds	r3, #2
 8011c5e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c62:	60fb      	str	r3, [r7, #12]
 8011c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c66:	3301      	adds	r3, #1
 8011c68:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f7fd ff03 	bl	800fa7a <get_fat>
 8011c74:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c78:	2b01      	cmp	r3, #1
 8011c7a:	d804      	bhi.n	8011c86 <f_lseek+0xa2>
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	2202      	movs	r2, #2
 8011c80:	755a      	strb	r2, [r3, #21]
 8011c82:	2302      	movs	r3, #2
 8011c84:	e1ce      	b.n	8012024 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c8c:	d104      	bne.n	8011c98 <f_lseek+0xb4>
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	2201      	movs	r2, #1
 8011c92:	755a      	strb	r2, [r3, #21]
 8011c94:	2301      	movs	r3, #1
 8011c96:	e1c5      	b.n	8012024 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c9e:	429a      	cmp	r2, r3
 8011ca0:	d0de      	beq.n	8011c60 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011ca2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011ca4:	697b      	ldr	r3, [r7, #20]
 8011ca6:	429a      	cmp	r2, r3
 8011ca8:	d809      	bhi.n	8011cbe <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8011caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cac:	1d1a      	adds	r2, r3, #4
 8011cae:	627a      	str	r2, [r7, #36]	; 0x24
 8011cb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011cb2:	601a      	str	r2, [r3, #0]
 8011cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cb6:	1d1a      	adds	r2, r3, #4
 8011cb8:	627a      	str	r2, [r7, #36]	; 0x24
 8011cba:	693a      	ldr	r2, [r7, #16]
 8011cbc:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011cbe:	68bb      	ldr	r3, [r7, #8]
 8011cc0:	69db      	ldr	r3, [r3, #28]
 8011cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011cc4:	429a      	cmp	r2, r3
 8011cc6:	d3c4      	bcc.n	8011c52 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011cce:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011cd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011cd2:	697b      	ldr	r3, [r7, #20]
 8011cd4:	429a      	cmp	r2, r3
 8011cd6:	d803      	bhi.n	8011ce0 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cda:	2200      	movs	r2, #0
 8011cdc:	601a      	str	r2, [r3, #0]
 8011cde:	e19f      	b.n	8012020 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011ce0:	2311      	movs	r3, #17
 8011ce2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011ce6:	e19b      	b.n	8012020 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	68db      	ldr	r3, [r3, #12]
 8011cec:	683a      	ldr	r2, [r7, #0]
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	d902      	bls.n	8011cf8 <f_lseek+0x114>
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	68db      	ldr	r3, [r3, #12]
 8011cf6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	683a      	ldr	r2, [r7, #0]
 8011cfc:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011cfe:	683b      	ldr	r3, [r7, #0]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	f000 818d 	beq.w	8012020 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	3b01      	subs	r3, #1
 8011d0a:	4619      	mov	r1, r3
 8011d0c:	6878      	ldr	r0, [r7, #4]
 8011d0e:	f7fe f998 	bl	8010042 <clmt_clust>
 8011d12:	4602      	mov	r2, r0
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011d18:	68ba      	ldr	r2, [r7, #8]
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	69db      	ldr	r3, [r3, #28]
 8011d1e:	4619      	mov	r1, r3
 8011d20:	4610      	mov	r0, r2
 8011d22:	f7fd fe8b 	bl	800fa3c <clust2sect>
 8011d26:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011d28:	69bb      	ldr	r3, [r7, #24]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d104      	bne.n	8011d38 <f_lseek+0x154>
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	2202      	movs	r2, #2
 8011d32:	755a      	strb	r2, [r3, #21]
 8011d34:	2302      	movs	r3, #2
 8011d36:	e175      	b.n	8012024 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011d38:	683b      	ldr	r3, [r7, #0]
 8011d3a:	3b01      	subs	r3, #1
 8011d3c:	68ba      	ldr	r2, [r7, #8]
 8011d3e:	8992      	ldrh	r2, [r2, #12]
 8011d40:	fbb3 f3f2 	udiv	r3, r3, r2
 8011d44:	68ba      	ldr	r2, [r7, #8]
 8011d46:	8952      	ldrh	r2, [r2, #10]
 8011d48:	3a01      	subs	r2, #1
 8011d4a:	4013      	ands	r3, r2
 8011d4c:	69ba      	ldr	r2, [r7, #24]
 8011d4e:	4413      	add	r3, r2
 8011d50:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	699b      	ldr	r3, [r3, #24]
 8011d56:	68ba      	ldr	r2, [r7, #8]
 8011d58:	8992      	ldrh	r2, [r2, #12]
 8011d5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8011d5e:	fb02 f201 	mul.w	r2, r2, r1
 8011d62:	1a9b      	subs	r3, r3, r2
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	f000 815b 	beq.w	8012020 <f_lseek+0x43c>
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	6a1b      	ldr	r3, [r3, #32]
 8011d6e:	69ba      	ldr	r2, [r7, #24]
 8011d70:	429a      	cmp	r2, r3
 8011d72:	f000 8155 	beq.w	8012020 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	7d1b      	ldrb	r3, [r3, #20]
 8011d7a:	b25b      	sxtb	r3, r3
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	da18      	bge.n	8011db2 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011d80:	68bb      	ldr	r3, [r7, #8]
 8011d82:	7858      	ldrb	r0, [r3, #1]
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	6a1a      	ldr	r2, [r3, #32]
 8011d8e:	2301      	movs	r3, #1
 8011d90:	f7fd fac8 	bl	800f324 <disk_write>
 8011d94:	4603      	mov	r3, r0
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d004      	beq.n	8011da4 <f_lseek+0x1c0>
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	2201      	movs	r2, #1
 8011d9e:	755a      	strb	r2, [r3, #21]
 8011da0:	2301      	movs	r3, #1
 8011da2:	e13f      	b.n	8012024 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	7d1b      	ldrb	r3, [r3, #20]
 8011da8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011dac:	b2da      	uxtb	r2, r3
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011db2:	68bb      	ldr	r3, [r7, #8]
 8011db4:	7858      	ldrb	r0, [r3, #1]
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011dbc:	2301      	movs	r3, #1
 8011dbe:	69ba      	ldr	r2, [r7, #24]
 8011dc0:	f7fd fa90 	bl	800f2e4 <disk_read>
 8011dc4:	4603      	mov	r3, r0
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d004      	beq.n	8011dd4 <f_lseek+0x1f0>
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	2201      	movs	r2, #1
 8011dce:	755a      	strb	r2, [r3, #21]
 8011dd0:	2301      	movs	r3, #1
 8011dd2:	e127      	b.n	8012024 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	69ba      	ldr	r2, [r7, #24]
 8011dd8:	621a      	str	r2, [r3, #32]
 8011dda:	e121      	b.n	8012020 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	68db      	ldr	r3, [r3, #12]
 8011de0:	683a      	ldr	r2, [r7, #0]
 8011de2:	429a      	cmp	r2, r3
 8011de4:	d908      	bls.n	8011df8 <f_lseek+0x214>
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	7d1b      	ldrb	r3, [r3, #20]
 8011dea:	f003 0302 	and.w	r3, r3, #2
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d102      	bne.n	8011df8 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	68db      	ldr	r3, [r3, #12]
 8011df6:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	699b      	ldr	r3, [r3, #24]
 8011dfc:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011dfe:	2300      	movs	r3, #0
 8011e00:	637b      	str	r3, [r7, #52]	; 0x34
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011e06:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	f000 80b5 	beq.w	8011f7a <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	895b      	ldrh	r3, [r3, #10]
 8011e14:	461a      	mov	r2, r3
 8011e16:	68bb      	ldr	r3, [r7, #8]
 8011e18:	899b      	ldrh	r3, [r3, #12]
 8011e1a:	fb03 f302 	mul.w	r3, r3, r2
 8011e1e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011e20:	6a3b      	ldr	r3, [r7, #32]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d01b      	beq.n	8011e5e <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011e26:	683b      	ldr	r3, [r7, #0]
 8011e28:	1e5a      	subs	r2, r3, #1
 8011e2a:	69fb      	ldr	r3, [r7, #28]
 8011e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8011e30:	6a3b      	ldr	r3, [r7, #32]
 8011e32:	1e59      	subs	r1, r3, #1
 8011e34:	69fb      	ldr	r3, [r7, #28]
 8011e36:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d30f      	bcc.n	8011e5e <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011e3e:	6a3b      	ldr	r3, [r7, #32]
 8011e40:	1e5a      	subs	r2, r3, #1
 8011e42:	69fb      	ldr	r3, [r7, #28]
 8011e44:	425b      	negs	r3, r3
 8011e46:	401a      	ands	r2, r3
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	699b      	ldr	r3, [r3, #24]
 8011e50:	683a      	ldr	r2, [r7, #0]
 8011e52:	1ad3      	subs	r3, r2, r3
 8011e54:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	69db      	ldr	r3, [r3, #28]
 8011e5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8011e5c:	e022      	b.n	8011ea4 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	689b      	ldr	r3, [r3, #8]
 8011e62:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d119      	bne.n	8011e9e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	2100      	movs	r1, #0
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f7fe f84f 	bl	800ff12 <create_chain>
 8011e74:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e78:	2b01      	cmp	r3, #1
 8011e7a:	d104      	bne.n	8011e86 <f_lseek+0x2a2>
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	2202      	movs	r2, #2
 8011e80:	755a      	strb	r2, [r3, #21]
 8011e82:	2302      	movs	r3, #2
 8011e84:	e0ce      	b.n	8012024 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e8c:	d104      	bne.n	8011e98 <f_lseek+0x2b4>
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	2201      	movs	r2, #1
 8011e92:	755a      	strb	r2, [r3, #21]
 8011e94:	2301      	movs	r3, #1
 8011e96:	e0c5      	b.n	8012024 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011e9c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011ea2:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d067      	beq.n	8011f7a <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8011eaa:	e03a      	b.n	8011f22 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011eac:	683a      	ldr	r2, [r7, #0]
 8011eae:	69fb      	ldr	r3, [r7, #28]
 8011eb0:	1ad3      	subs	r3, r2, r3
 8011eb2:	603b      	str	r3, [r7, #0]
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	699a      	ldr	r2, [r3, #24]
 8011eb8:	69fb      	ldr	r3, [r7, #28]
 8011eba:	441a      	add	r2, r3
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	7d1b      	ldrb	r3, [r3, #20]
 8011ec4:	f003 0302 	and.w	r3, r3, #2
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d00b      	beq.n	8011ee4 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011ed0:	4618      	mov	r0, r3
 8011ed2:	f7fe f81e 	bl	800ff12 <create_chain>
 8011ed6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d108      	bne.n	8011ef0 <f_lseek+0x30c>
							ofs = 0; break;
 8011ede:	2300      	movs	r3, #0
 8011ee0:	603b      	str	r3, [r7, #0]
 8011ee2:	e022      	b.n	8011f2a <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7fd fdc6 	bl	800fa7a <get_fat>
 8011eee:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ef6:	d104      	bne.n	8011f02 <f_lseek+0x31e>
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2201      	movs	r2, #1
 8011efc:	755a      	strb	r2, [r3, #21]
 8011efe:	2301      	movs	r3, #1
 8011f00:	e090      	b.n	8012024 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8011f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f04:	2b01      	cmp	r3, #1
 8011f06:	d904      	bls.n	8011f12 <f_lseek+0x32e>
 8011f08:	68bb      	ldr	r3, [r7, #8]
 8011f0a:	69db      	ldr	r3, [r3, #28]
 8011f0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d304      	bcc.n	8011f1c <f_lseek+0x338>
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	2202      	movs	r2, #2
 8011f16:	755a      	strb	r2, [r3, #21]
 8011f18:	2302      	movs	r3, #2
 8011f1a:	e083      	b.n	8012024 <f_lseek+0x440>
					fp->clust = clst;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011f20:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011f22:	683a      	ldr	r2, [r7, #0]
 8011f24:	69fb      	ldr	r3, [r7, #28]
 8011f26:	429a      	cmp	r2, r3
 8011f28:	d8c0      	bhi.n	8011eac <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	699a      	ldr	r2, [r3, #24]
 8011f2e:	683b      	ldr	r3, [r7, #0]
 8011f30:	441a      	add	r2, r3
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011f36:	68bb      	ldr	r3, [r7, #8]
 8011f38:	899b      	ldrh	r3, [r3, #12]
 8011f3a:	461a      	mov	r2, r3
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f42:	fb02 f201 	mul.w	r2, r2, r1
 8011f46:	1a9b      	subs	r3, r3, r2
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d016      	beq.n	8011f7a <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011f4c:	68bb      	ldr	r3, [r7, #8]
 8011f4e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011f50:	4618      	mov	r0, r3
 8011f52:	f7fd fd73 	bl	800fa3c <clust2sect>
 8011f56:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d104      	bne.n	8011f68 <f_lseek+0x384>
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	2202      	movs	r2, #2
 8011f62:	755a      	strb	r2, [r3, #21]
 8011f64:	2302      	movs	r3, #2
 8011f66:	e05d      	b.n	8012024 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8011f68:	68bb      	ldr	r3, [r7, #8]
 8011f6a:	899b      	ldrh	r3, [r3, #12]
 8011f6c:	461a      	mov	r2, r3
 8011f6e:	683b      	ldr	r3, [r7, #0]
 8011f70:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011f76:	4413      	add	r3, r2
 8011f78:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	699a      	ldr	r2, [r3, #24]
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	68db      	ldr	r3, [r3, #12]
 8011f82:	429a      	cmp	r2, r3
 8011f84:	d90a      	bls.n	8011f9c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	699a      	ldr	r2, [r3, #24]
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	7d1b      	ldrb	r3, [r3, #20]
 8011f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011f96:	b2da      	uxtb	r2, r3
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	699b      	ldr	r3, [r3, #24]
 8011fa0:	68ba      	ldr	r2, [r7, #8]
 8011fa2:	8992      	ldrh	r2, [r2, #12]
 8011fa4:	fbb3 f1f2 	udiv	r1, r3, r2
 8011fa8:	fb02 f201 	mul.w	r2, r2, r1
 8011fac:	1a9b      	subs	r3, r3, r2
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d036      	beq.n	8012020 <f_lseek+0x43c>
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	6a1b      	ldr	r3, [r3, #32]
 8011fb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011fb8:	429a      	cmp	r2, r3
 8011fba:	d031      	beq.n	8012020 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	7d1b      	ldrb	r3, [r3, #20]
 8011fc0:	b25b      	sxtb	r3, r3
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	da18      	bge.n	8011ff8 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011fc6:	68bb      	ldr	r3, [r7, #8]
 8011fc8:	7858      	ldrb	r0, [r3, #1]
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	6a1a      	ldr	r2, [r3, #32]
 8011fd4:	2301      	movs	r3, #1
 8011fd6:	f7fd f9a5 	bl	800f324 <disk_write>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d004      	beq.n	8011fea <f_lseek+0x406>
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	2201      	movs	r2, #1
 8011fe4:	755a      	strb	r2, [r3, #21]
 8011fe6:	2301      	movs	r3, #1
 8011fe8:	e01c      	b.n	8012024 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	7d1b      	ldrb	r3, [r3, #20]
 8011fee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ff2:	b2da      	uxtb	r2, r3
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011ff8:	68bb      	ldr	r3, [r7, #8]
 8011ffa:	7858      	ldrb	r0, [r3, #1]
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012002:	2301      	movs	r3, #1
 8012004:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012006:	f7fd f96d 	bl	800f2e4 <disk_read>
 801200a:	4603      	mov	r3, r0
 801200c:	2b00      	cmp	r3, #0
 801200e:	d004      	beq.n	801201a <f_lseek+0x436>
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	2201      	movs	r2, #1
 8012014:	755a      	strb	r2, [r3, #21]
 8012016:	2301      	movs	r3, #1
 8012018:	e004      	b.n	8012024 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801201e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8012020:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012024:	4618      	mov	r0, r3
 8012026:	3740      	adds	r7, #64	; 0x40
 8012028:	46bd      	mov	sp, r7
 801202a:	bd80      	pop	{r7, pc}

0801202c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b09e      	sub	sp, #120	; 0x78
 8012030:	af00      	add	r7, sp, #0
 8012032:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8012034:	2300      	movs	r3, #0
 8012036:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8012038:	f107 010c 	add.w	r1, r7, #12
 801203c:	1d3b      	adds	r3, r7, #4
 801203e:	2202      	movs	r2, #2
 8012040:	4618      	mov	r0, r3
 8012042:	f7fe fd17 	bl	8010a74 <find_volume>
 8012046:	4603      	mov	r3, r0
 8012048:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8012050:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012054:	2b00      	cmp	r3, #0
 8012056:	f040 80a4 	bne.w	80121a2 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801205a:	687a      	ldr	r2, [r7, #4]
 801205c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012060:	4611      	mov	r1, r2
 8012062:	4618      	mov	r0, r3
 8012064:	f7fe fbd6 	bl	8010814 <follow_path>
 8012068:	4603      	mov	r3, r0
 801206a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 801206e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012072:	2b00      	cmp	r3, #0
 8012074:	d108      	bne.n	8012088 <f_unlink+0x5c>
 8012076:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 801207a:	f003 0320 	and.w	r3, r3, #32
 801207e:	2b00      	cmp	r3, #0
 8012080:	d002      	beq.n	8012088 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8012082:	2306      	movs	r3, #6
 8012084:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8012088:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801208c:	2b00      	cmp	r3, #0
 801208e:	d108      	bne.n	80120a2 <f_unlink+0x76>
 8012090:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012094:	2102      	movs	r1, #2
 8012096:	4618      	mov	r0, r3
 8012098:	f7fd fa82 	bl	800f5a0 <chk_lock>
 801209c:	4603      	mov	r3, r0
 801209e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80120a2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d17b      	bne.n	80121a2 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80120aa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80120ae:	b25b      	sxtb	r3, r3
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	da03      	bge.n	80120bc <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80120b4:	2306      	movs	r3, #6
 80120b6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80120ba:	e008      	b.n	80120ce <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 80120bc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80120c0:	f003 0301 	and.w	r3, r3, #1
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d002      	beq.n	80120ce <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 80120c8:	2307      	movs	r3, #7
 80120ca:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80120ce:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d13d      	bne.n	8012152 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80120da:	4611      	mov	r1, r2
 80120dc:	4618      	mov	r0, r3
 80120de:	f7fe f98e 	bl	80103fe <ld_clust>
 80120e2:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 80120e4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80120e8:	f003 0310 	and.w	r3, r3, #16
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d030      	beq.n	8012152 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	699b      	ldr	r3, [r3, #24]
 80120f4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80120f6:	429a      	cmp	r2, r3
 80120f8:	d103      	bne.n	8012102 <f_unlink+0xd6>
						res = FR_DENIED;
 80120fa:	2307      	movs	r3, #7
 80120fc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8012100:	e027      	b.n	8012152 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8012106:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012108:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 801210a:	f107 0310 	add.w	r3, r7, #16
 801210e:	2100      	movs	r1, #0
 8012110:	4618      	mov	r0, r3
 8012112:	f7fd ffce 	bl	80100b2 <dir_sdi>
 8012116:	4603      	mov	r3, r0
 8012118:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 801211c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012120:	2b00      	cmp	r3, #0
 8012122:	d116      	bne.n	8012152 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8012124:	f107 0310 	add.w	r3, r7, #16
 8012128:	2100      	movs	r1, #0
 801212a:	4618      	mov	r0, r3
 801212c:	f7fe f9a6 	bl	801047c <dir_read>
 8012130:	4603      	mov	r3, r0
 8012132:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8012136:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801213a:	2b00      	cmp	r3, #0
 801213c:	d102      	bne.n	8012144 <f_unlink+0x118>
 801213e:	2307      	movs	r3, #7
 8012140:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8012144:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012148:	2b04      	cmp	r3, #4
 801214a:	d102      	bne.n	8012152 <f_unlink+0x126>
 801214c:	2300      	movs	r3, #0
 801214e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8012152:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012156:	2b00      	cmp	r3, #0
 8012158:	d123      	bne.n	80121a2 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801215a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801215e:	4618      	mov	r0, r3
 8012160:	f7fe fa70 	bl	8010644 <dir_remove>
 8012164:	4603      	mov	r3, r0
 8012166:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801216a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801216e:	2b00      	cmp	r3, #0
 8012170:	d10c      	bne.n	801218c <f_unlink+0x160>
 8012172:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012174:	2b00      	cmp	r3, #0
 8012176:	d009      	beq.n	801218c <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8012178:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801217c:	2200      	movs	r2, #0
 801217e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8012180:	4618      	mov	r0, r3
 8012182:	f7fd fe61 	bl	800fe48 <remove_chain>
 8012186:	4603      	mov	r3, r0
 8012188:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801218c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012190:	2b00      	cmp	r3, #0
 8012192:	d106      	bne.n	80121a2 <f_unlink+0x176>
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	4618      	mov	r0, r3
 8012198:	f7fd fbe0 	bl	800f95c <sync_fs>
 801219c:	4603      	mov	r3, r0
 801219e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80121a2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80121a6:	4618      	mov	r0, r3
 80121a8:	3778      	adds	r7, #120	; 0x78
 80121aa:	46bd      	mov	sp, r7
 80121ac:	bd80      	pop	{r7, pc}
	...

080121b0 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80121b0:	b580      	push	{r7, lr}
 80121b2:	b096      	sub	sp, #88	; 0x58
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80121b8:	f107 0108 	add.w	r1, r7, #8
 80121bc:	1d3b      	adds	r3, r7, #4
 80121be:	2202      	movs	r2, #2
 80121c0:	4618      	mov	r0, r3
 80121c2:	f7fe fc57 	bl	8010a74 <find_volume>
 80121c6:	4603      	mov	r3, r0
 80121c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 80121cc:	68bb      	ldr	r3, [r7, #8]
 80121ce:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80121d0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	f040 80fe 	bne.w	80123d6 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80121da:	687a      	ldr	r2, [r7, #4]
 80121dc:	f107 030c 	add.w	r3, r7, #12
 80121e0:	4611      	mov	r1, r2
 80121e2:	4618      	mov	r0, r3
 80121e4:	f7fe fb16 	bl	8010814 <follow_path>
 80121e8:	4603      	mov	r3, r0
 80121ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80121ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d102      	bne.n	80121fc <f_mkdir+0x4c>
 80121f6:	2308      	movs	r3, #8
 80121f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80121fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012200:	2b04      	cmp	r3, #4
 8012202:	d108      	bne.n	8012216 <f_mkdir+0x66>
 8012204:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8012208:	f003 0320 	and.w	r3, r3, #32
 801220c:	2b00      	cmp	r3, #0
 801220e:	d002      	beq.n	8012216 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8012210:	2306      	movs	r3, #6
 8012212:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8012216:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801221a:	2b04      	cmp	r3, #4
 801221c:	f040 80db 	bne.w	80123d6 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8012220:	f107 030c 	add.w	r3, r7, #12
 8012224:	2100      	movs	r1, #0
 8012226:	4618      	mov	r0, r3
 8012228:	f7fd fe73 	bl	800ff12 <create_chain>
 801222c:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 801222e:	68bb      	ldr	r3, [r7, #8]
 8012230:	895b      	ldrh	r3, [r3, #10]
 8012232:	461a      	mov	r2, r3
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	899b      	ldrh	r3, [r3, #12]
 8012238:	fb03 f302 	mul.w	r3, r3, r2
 801223c:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 801223e:	2300      	movs	r3, #0
 8012240:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8012244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012246:	2b00      	cmp	r3, #0
 8012248:	d102      	bne.n	8012250 <f_mkdir+0xa0>
 801224a:	2307      	movs	r3, #7
 801224c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8012250:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012252:	2b01      	cmp	r3, #1
 8012254:	d102      	bne.n	801225c <f_mkdir+0xac>
 8012256:	2302      	movs	r3, #2
 8012258:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801225c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801225e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012262:	d102      	bne.n	801226a <f_mkdir+0xba>
 8012264:	2301      	movs	r3, #1
 8012266:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801226a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801226e:	2b00      	cmp	r3, #0
 8012270:	d106      	bne.n	8012280 <f_mkdir+0xd0>
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	4618      	mov	r0, r3
 8012276:	f7fd faff 	bl	800f878 <sync_window>
 801227a:	4603      	mov	r3, r0
 801227c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8012280:	4b58      	ldr	r3, [pc, #352]	; (80123e4 <f_mkdir+0x234>)
 8012282:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8012284:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012288:	2b00      	cmp	r3, #0
 801228a:	d16c      	bne.n	8012366 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012290:	4618      	mov	r0, r3
 8012292:	f7fd fbd3 	bl	800fa3c <clust2sect>
 8012296:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8012298:	68bb      	ldr	r3, [r7, #8]
 801229a:	3338      	adds	r3, #56	; 0x38
 801229c:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 801229e:	68bb      	ldr	r3, [r7, #8]
 80122a0:	899b      	ldrh	r3, [r3, #12]
 80122a2:	461a      	mov	r2, r3
 80122a4:	2100      	movs	r1, #0
 80122a6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80122a8:	f7fd f91d 	bl	800f4e6 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80122ac:	220b      	movs	r2, #11
 80122ae:	2120      	movs	r1, #32
 80122b0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80122b2:	f7fd f918 	bl	800f4e6 <mem_set>
					dir[DIR_Name] = '.';
 80122b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80122b8:	222e      	movs	r2, #46	; 0x2e
 80122ba:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80122bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80122be:	330b      	adds	r3, #11
 80122c0:	2210      	movs	r2, #16
 80122c2:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 80122c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80122c6:	3316      	adds	r3, #22
 80122c8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80122ca:	4618      	mov	r0, r3
 80122cc:	f7fd f8be 	bl	800f44c <st_dword>
					st_clust(fs, dir, dcl);
 80122d0:	68bb      	ldr	r3, [r7, #8]
 80122d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80122d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80122d6:	4618      	mov	r0, r3
 80122d8:	f7fe f8b0 	bl	801043c <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80122dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80122de:	3320      	adds	r3, #32
 80122e0:	2220      	movs	r2, #32
 80122e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80122e4:	4618      	mov	r0, r3
 80122e6:	f7fd f8dd 	bl	800f4a4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80122ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80122ec:	3321      	adds	r3, #33	; 0x21
 80122ee:	222e      	movs	r2, #46	; 0x2e
 80122f0:	701a      	strb	r2, [r3, #0]
 80122f2:	697b      	ldr	r3, [r7, #20]
 80122f4:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	781b      	ldrb	r3, [r3, #0]
 80122fa:	2b03      	cmp	r3, #3
 80122fc:	d106      	bne.n	801230c <f_mkdir+0x15c>
 80122fe:	68bb      	ldr	r3, [r7, #8]
 8012300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012302:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012304:	429a      	cmp	r2, r3
 8012306:	d101      	bne.n	801230c <f_mkdir+0x15c>
 8012308:	2300      	movs	r3, #0
 801230a:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 801230c:	68b8      	ldr	r0, [r7, #8]
 801230e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012310:	3320      	adds	r3, #32
 8012312:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012314:	4619      	mov	r1, r3
 8012316:	f7fe f891 	bl	801043c <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801231a:	68bb      	ldr	r3, [r7, #8]
 801231c:	895b      	ldrh	r3, [r3, #10]
 801231e:	653b      	str	r3, [r7, #80]	; 0x50
 8012320:	e01c      	b.n	801235c <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8012322:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012324:	1c5a      	adds	r2, r3, #1
 8012326:	64fa      	str	r2, [r7, #76]	; 0x4c
 8012328:	68ba      	ldr	r2, [r7, #8]
 801232a:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 801232c:	68bb      	ldr	r3, [r7, #8]
 801232e:	2201      	movs	r2, #1
 8012330:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	4618      	mov	r0, r3
 8012336:	f7fd fa9f 	bl	800f878 <sync_window>
 801233a:	4603      	mov	r3, r0
 801233c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8012340:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012344:	2b00      	cmp	r3, #0
 8012346:	d10d      	bne.n	8012364 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8012348:	68bb      	ldr	r3, [r7, #8]
 801234a:	899b      	ldrh	r3, [r3, #12]
 801234c:	461a      	mov	r2, r3
 801234e:	2100      	movs	r1, #0
 8012350:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8012352:	f7fd f8c8 	bl	800f4e6 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8012356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012358:	3b01      	subs	r3, #1
 801235a:	653b      	str	r3, [r7, #80]	; 0x50
 801235c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801235e:	2b00      	cmp	r3, #0
 8012360:	d1df      	bne.n	8012322 <f_mkdir+0x172>
 8012362:	e000      	b.n	8012366 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8012364:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8012366:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801236a:	2b00      	cmp	r3, #0
 801236c:	d107      	bne.n	801237e <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801236e:	f107 030c 	add.w	r3, r7, #12
 8012372:	4618      	mov	r0, r3
 8012374:	f7fe f934 	bl	80105e0 <dir_register>
 8012378:	4603      	mov	r3, r0
 801237a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 801237e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012382:	2b00      	cmp	r3, #0
 8012384:	d120      	bne.n	80123c8 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8012386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012388:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801238a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801238c:	3316      	adds	r3, #22
 801238e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012390:	4618      	mov	r0, r3
 8012392:	f7fd f85b 	bl	800f44c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8012396:	68bb      	ldr	r3, [r7, #8]
 8012398:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801239a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801239c:	4618      	mov	r0, r3
 801239e:	f7fe f84d 	bl	801043c <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80123a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123a4:	330b      	adds	r3, #11
 80123a6:	2210      	movs	r2, #16
 80123a8:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80123aa:	68bb      	ldr	r3, [r7, #8]
 80123ac:	2201      	movs	r2, #1
 80123ae:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80123b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d10e      	bne.n	80123d6 <f_mkdir+0x226>
					res = sync_fs(fs);
 80123b8:	68bb      	ldr	r3, [r7, #8]
 80123ba:	4618      	mov	r0, r3
 80123bc:	f7fd face 	bl	800f95c <sync_fs>
 80123c0:	4603      	mov	r3, r0
 80123c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80123c6:	e006      	b.n	80123d6 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80123c8:	f107 030c 	add.w	r3, r7, #12
 80123cc:	2200      	movs	r2, #0
 80123ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80123d0:	4618      	mov	r0, r3
 80123d2:	f7fd fd39 	bl	800fe48 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80123d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80123da:	4618      	mov	r0, r3
 80123dc:	3758      	adds	r7, #88	; 0x58
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}
 80123e2:	bf00      	nop
 80123e4:	274a0000 	.word	0x274a0000

080123e8 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b088      	sub	sp, #32
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	60f8      	str	r0, [r7, #12]
 80123f0:	60b9      	str	r1, [r7, #8]
 80123f2:	607a      	str	r2, [r7, #4]
	int n = 0;
 80123f4:	2300      	movs	r3, #0
 80123f6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80123fc:	e017      	b.n	801242e <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80123fe:	f107 0310 	add.w	r3, r7, #16
 8012402:	f107 0114 	add.w	r1, r7, #20
 8012406:	2201      	movs	r2, #1
 8012408:	6878      	ldr	r0, [r7, #4]
 801240a:	f7ff f803 	bl	8011414 <f_read>
		if (rc != 1) break;
 801240e:	693b      	ldr	r3, [r7, #16]
 8012410:	2b01      	cmp	r3, #1
 8012412:	d112      	bne.n	801243a <f_gets+0x52>
		c = s[0];
 8012414:	7d3b      	ldrb	r3, [r7, #20]
 8012416:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8012418:	69bb      	ldr	r3, [r7, #24]
 801241a:	1c5a      	adds	r2, r3, #1
 801241c:	61ba      	str	r2, [r7, #24]
 801241e:	7dfa      	ldrb	r2, [r7, #23]
 8012420:	701a      	strb	r2, [r3, #0]
		n++;
 8012422:	69fb      	ldr	r3, [r7, #28]
 8012424:	3301      	adds	r3, #1
 8012426:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8012428:	7dfb      	ldrb	r3, [r7, #23]
 801242a:	2b0a      	cmp	r3, #10
 801242c:	d007      	beq.n	801243e <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801242e:	68bb      	ldr	r3, [r7, #8]
 8012430:	3b01      	subs	r3, #1
 8012432:	69fa      	ldr	r2, [r7, #28]
 8012434:	429a      	cmp	r2, r3
 8012436:	dbe2      	blt.n	80123fe <f_gets+0x16>
 8012438:	e002      	b.n	8012440 <f_gets+0x58>
		if (rc != 1) break;
 801243a:	bf00      	nop
 801243c:	e000      	b.n	8012440 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 801243e:	bf00      	nop
	}
	*p = 0;
 8012440:	69bb      	ldr	r3, [r7, #24]
 8012442:	2200      	movs	r2, #0
 8012444:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8012446:	69fb      	ldr	r3, [r7, #28]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d001      	beq.n	8012450 <f_gets+0x68>
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	e000      	b.n	8012452 <f_gets+0x6a>
 8012450:	2300      	movs	r3, #0
}
 8012452:	4618      	mov	r0, r3
 8012454:	3720      	adds	r7, #32
 8012456:	46bd      	mov	sp, r7
 8012458:	bd80      	pop	{r7, pc}
	...

0801245c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801245c:	b480      	push	{r7}
 801245e:	b087      	sub	sp, #28
 8012460:	af00      	add	r7, sp, #0
 8012462:	60f8      	str	r0, [r7, #12]
 8012464:	60b9      	str	r1, [r7, #8]
 8012466:	4613      	mov	r3, r2
 8012468:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801246a:	2301      	movs	r3, #1
 801246c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801246e:	2300      	movs	r3, #0
 8012470:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8012472:	4b1f      	ldr	r3, [pc, #124]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 8012474:	7a5b      	ldrb	r3, [r3, #9]
 8012476:	b2db      	uxtb	r3, r3
 8012478:	2b00      	cmp	r3, #0
 801247a:	d131      	bne.n	80124e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801247c:	4b1c      	ldr	r3, [pc, #112]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 801247e:	7a5b      	ldrb	r3, [r3, #9]
 8012480:	b2db      	uxtb	r3, r3
 8012482:	461a      	mov	r2, r3
 8012484:	4b1a      	ldr	r3, [pc, #104]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 8012486:	2100      	movs	r1, #0
 8012488:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801248a:	4b19      	ldr	r3, [pc, #100]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 801248c:	7a5b      	ldrb	r3, [r3, #9]
 801248e:	b2db      	uxtb	r3, r3
 8012490:	4a17      	ldr	r2, [pc, #92]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 8012492:	009b      	lsls	r3, r3, #2
 8012494:	4413      	add	r3, r2
 8012496:	68fa      	ldr	r2, [r7, #12]
 8012498:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801249a:	4b15      	ldr	r3, [pc, #84]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 801249c:	7a5b      	ldrb	r3, [r3, #9]
 801249e:	b2db      	uxtb	r3, r3
 80124a0:	461a      	mov	r2, r3
 80124a2:	4b13      	ldr	r3, [pc, #76]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 80124a4:	4413      	add	r3, r2
 80124a6:	79fa      	ldrb	r2, [r7, #7]
 80124a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80124aa:	4b11      	ldr	r3, [pc, #68]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 80124ac:	7a5b      	ldrb	r3, [r3, #9]
 80124ae:	b2db      	uxtb	r3, r3
 80124b0:	1c5a      	adds	r2, r3, #1
 80124b2:	b2d1      	uxtb	r1, r2
 80124b4:	4a0e      	ldr	r2, [pc, #56]	; (80124f0 <FATFS_LinkDriverEx+0x94>)
 80124b6:	7251      	strb	r1, [r2, #9]
 80124b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80124ba:	7dbb      	ldrb	r3, [r7, #22]
 80124bc:	3330      	adds	r3, #48	; 0x30
 80124be:	b2da      	uxtb	r2, r3
 80124c0:	68bb      	ldr	r3, [r7, #8]
 80124c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80124c4:	68bb      	ldr	r3, [r7, #8]
 80124c6:	3301      	adds	r3, #1
 80124c8:	223a      	movs	r2, #58	; 0x3a
 80124ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	3302      	adds	r3, #2
 80124d0:	222f      	movs	r2, #47	; 0x2f
 80124d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80124d4:	68bb      	ldr	r3, [r7, #8]
 80124d6:	3303      	adds	r3, #3
 80124d8:	2200      	movs	r2, #0
 80124da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80124dc:	2300      	movs	r3, #0
 80124de:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80124e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80124e2:	4618      	mov	r0, r3
 80124e4:	371c      	adds	r7, #28
 80124e6:	46bd      	mov	sp, r7
 80124e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ec:	4770      	bx	lr
 80124ee:	bf00      	nop
 80124f0:	20039400 	.word	0x20039400

080124f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80124f4:	b580      	push	{r7, lr}
 80124f6:	b082      	sub	sp, #8
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	6078      	str	r0, [r7, #4]
 80124fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80124fe:	2200      	movs	r2, #0
 8012500:	6839      	ldr	r1, [r7, #0]
 8012502:	6878      	ldr	r0, [r7, #4]
 8012504:	f7ff ffaa 	bl	801245c <FATFS_LinkDriverEx>
 8012508:	4603      	mov	r3, r0
}
 801250a:	4618      	mov	r0, r3
 801250c:	3708      	adds	r7, #8
 801250e:	46bd      	mov	sp, r7
 8012510:	bd80      	pop	{r7, pc}

08012512 <__cxa_guard_acquire>:
 8012512:	6803      	ldr	r3, [r0, #0]
 8012514:	07db      	lsls	r3, r3, #31
 8012516:	d406      	bmi.n	8012526 <__cxa_guard_acquire+0x14>
 8012518:	7843      	ldrb	r3, [r0, #1]
 801251a:	b103      	cbz	r3, 801251e <__cxa_guard_acquire+0xc>
 801251c:	deff      	udf	#255	; 0xff
 801251e:	2301      	movs	r3, #1
 8012520:	7043      	strb	r3, [r0, #1]
 8012522:	4618      	mov	r0, r3
 8012524:	4770      	bx	lr
 8012526:	2000      	movs	r0, #0
 8012528:	4770      	bx	lr

0801252a <__cxa_guard_release>:
 801252a:	2301      	movs	r3, #1
 801252c:	6003      	str	r3, [r0, #0]
 801252e:	4770      	bx	lr

08012530 <cos>:
 8012530:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012532:	ec51 0b10 	vmov	r0, r1, d0
 8012536:	4a1e      	ldr	r2, [pc, #120]	; (80125b0 <cos+0x80>)
 8012538:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801253c:	4293      	cmp	r3, r2
 801253e:	dc06      	bgt.n	801254e <cos+0x1e>
 8012540:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80125a8 <cos+0x78>
 8012544:	f000 fa74 	bl	8012a30 <__kernel_cos>
 8012548:	ec51 0b10 	vmov	r0, r1, d0
 801254c:	e007      	b.n	801255e <cos+0x2e>
 801254e:	4a19      	ldr	r2, [pc, #100]	; (80125b4 <cos+0x84>)
 8012550:	4293      	cmp	r3, r2
 8012552:	dd09      	ble.n	8012568 <cos+0x38>
 8012554:	ee10 2a10 	vmov	r2, s0
 8012558:	460b      	mov	r3, r1
 801255a:	f7ed fead 	bl	80002b8 <__aeabi_dsub>
 801255e:	ec41 0b10 	vmov	d0, r0, r1
 8012562:	b005      	add	sp, #20
 8012564:	f85d fb04 	ldr.w	pc, [sp], #4
 8012568:	4668      	mov	r0, sp
 801256a:	f000 f86d 	bl	8012648 <__ieee754_rem_pio2>
 801256e:	f000 0003 	and.w	r0, r0, #3
 8012572:	2801      	cmp	r0, #1
 8012574:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012578:	ed9d 0b00 	vldr	d0, [sp]
 801257c:	d007      	beq.n	801258e <cos+0x5e>
 801257e:	2802      	cmp	r0, #2
 8012580:	d00e      	beq.n	80125a0 <cos+0x70>
 8012582:	2800      	cmp	r0, #0
 8012584:	d0de      	beq.n	8012544 <cos+0x14>
 8012586:	2001      	movs	r0, #1
 8012588:	f000 fe5a 	bl	8013240 <__kernel_sin>
 801258c:	e7dc      	b.n	8012548 <cos+0x18>
 801258e:	f000 fe57 	bl	8013240 <__kernel_sin>
 8012592:	ec53 2b10 	vmov	r2, r3, d0
 8012596:	ee10 0a10 	vmov	r0, s0
 801259a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801259e:	e7de      	b.n	801255e <cos+0x2e>
 80125a0:	f000 fa46 	bl	8012a30 <__kernel_cos>
 80125a4:	e7f5      	b.n	8012592 <cos+0x62>
 80125a6:	bf00      	nop
	...
 80125b0:	3fe921fb 	.word	0x3fe921fb
 80125b4:	7fefffff 	.word	0x7fefffff

080125b8 <sin>:
 80125b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80125ba:	ec51 0b10 	vmov	r0, r1, d0
 80125be:	4a20      	ldr	r2, [pc, #128]	; (8012640 <sin+0x88>)
 80125c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80125c4:	4293      	cmp	r3, r2
 80125c6:	dc07      	bgt.n	80125d8 <sin+0x20>
 80125c8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012638 <sin+0x80>
 80125cc:	2000      	movs	r0, #0
 80125ce:	f000 fe37 	bl	8013240 <__kernel_sin>
 80125d2:	ec51 0b10 	vmov	r0, r1, d0
 80125d6:	e007      	b.n	80125e8 <sin+0x30>
 80125d8:	4a1a      	ldr	r2, [pc, #104]	; (8012644 <sin+0x8c>)
 80125da:	4293      	cmp	r3, r2
 80125dc:	dd09      	ble.n	80125f2 <sin+0x3a>
 80125de:	ee10 2a10 	vmov	r2, s0
 80125e2:	460b      	mov	r3, r1
 80125e4:	f7ed fe68 	bl	80002b8 <__aeabi_dsub>
 80125e8:	ec41 0b10 	vmov	d0, r0, r1
 80125ec:	b005      	add	sp, #20
 80125ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80125f2:	4668      	mov	r0, sp
 80125f4:	f000 f828 	bl	8012648 <__ieee754_rem_pio2>
 80125f8:	f000 0003 	and.w	r0, r0, #3
 80125fc:	2801      	cmp	r0, #1
 80125fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012602:	ed9d 0b00 	vldr	d0, [sp]
 8012606:	d004      	beq.n	8012612 <sin+0x5a>
 8012608:	2802      	cmp	r0, #2
 801260a:	d005      	beq.n	8012618 <sin+0x60>
 801260c:	b970      	cbnz	r0, 801262c <sin+0x74>
 801260e:	2001      	movs	r0, #1
 8012610:	e7dd      	b.n	80125ce <sin+0x16>
 8012612:	f000 fa0d 	bl	8012a30 <__kernel_cos>
 8012616:	e7dc      	b.n	80125d2 <sin+0x1a>
 8012618:	2001      	movs	r0, #1
 801261a:	f000 fe11 	bl	8013240 <__kernel_sin>
 801261e:	ec53 2b10 	vmov	r2, r3, d0
 8012622:	ee10 0a10 	vmov	r0, s0
 8012626:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801262a:	e7dd      	b.n	80125e8 <sin+0x30>
 801262c:	f000 fa00 	bl	8012a30 <__kernel_cos>
 8012630:	e7f5      	b.n	801261e <sin+0x66>
 8012632:	bf00      	nop
 8012634:	f3af 8000 	nop.w
	...
 8012640:	3fe921fb 	.word	0x3fe921fb
 8012644:	7fefffff 	.word	0x7fefffff

08012648 <__ieee754_rem_pio2>:
 8012648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801264c:	ec57 6b10 	vmov	r6, r7, d0
 8012650:	4bc3      	ldr	r3, [pc, #780]	; (8012960 <__ieee754_rem_pio2+0x318>)
 8012652:	b08d      	sub	sp, #52	; 0x34
 8012654:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012658:	4598      	cmp	r8, r3
 801265a:	4604      	mov	r4, r0
 801265c:	9704      	str	r7, [sp, #16]
 801265e:	dc07      	bgt.n	8012670 <__ieee754_rem_pio2+0x28>
 8012660:	2200      	movs	r2, #0
 8012662:	2300      	movs	r3, #0
 8012664:	ed84 0b00 	vstr	d0, [r4]
 8012668:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801266c:	2500      	movs	r5, #0
 801266e:	e027      	b.n	80126c0 <__ieee754_rem_pio2+0x78>
 8012670:	4bbc      	ldr	r3, [pc, #752]	; (8012964 <__ieee754_rem_pio2+0x31c>)
 8012672:	4598      	cmp	r8, r3
 8012674:	dc75      	bgt.n	8012762 <__ieee754_rem_pio2+0x11a>
 8012676:	9b04      	ldr	r3, [sp, #16]
 8012678:	4dbb      	ldr	r5, [pc, #748]	; (8012968 <__ieee754_rem_pio2+0x320>)
 801267a:	2b00      	cmp	r3, #0
 801267c:	ee10 0a10 	vmov	r0, s0
 8012680:	a3a9      	add	r3, pc, #676	; (adr r3, 8012928 <__ieee754_rem_pio2+0x2e0>)
 8012682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012686:	4639      	mov	r1, r7
 8012688:	dd36      	ble.n	80126f8 <__ieee754_rem_pio2+0xb0>
 801268a:	f7ed fe15 	bl	80002b8 <__aeabi_dsub>
 801268e:	45a8      	cmp	r8, r5
 8012690:	4606      	mov	r6, r0
 8012692:	460f      	mov	r7, r1
 8012694:	d018      	beq.n	80126c8 <__ieee754_rem_pio2+0x80>
 8012696:	a3a6      	add	r3, pc, #664	; (adr r3, 8012930 <__ieee754_rem_pio2+0x2e8>)
 8012698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801269c:	f7ed fe0c 	bl	80002b8 <__aeabi_dsub>
 80126a0:	4602      	mov	r2, r0
 80126a2:	460b      	mov	r3, r1
 80126a4:	e9c4 2300 	strd	r2, r3, [r4]
 80126a8:	4630      	mov	r0, r6
 80126aa:	4639      	mov	r1, r7
 80126ac:	f7ed fe04 	bl	80002b8 <__aeabi_dsub>
 80126b0:	a39f      	add	r3, pc, #636	; (adr r3, 8012930 <__ieee754_rem_pio2+0x2e8>)
 80126b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b6:	f7ed fdff 	bl	80002b8 <__aeabi_dsub>
 80126ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80126be:	2501      	movs	r5, #1
 80126c0:	4628      	mov	r0, r5
 80126c2:	b00d      	add	sp, #52	; 0x34
 80126c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126c8:	a39b      	add	r3, pc, #620	; (adr r3, 8012938 <__ieee754_rem_pio2+0x2f0>)
 80126ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126ce:	f7ed fdf3 	bl	80002b8 <__aeabi_dsub>
 80126d2:	a39b      	add	r3, pc, #620	; (adr r3, 8012940 <__ieee754_rem_pio2+0x2f8>)
 80126d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126d8:	4606      	mov	r6, r0
 80126da:	460f      	mov	r7, r1
 80126dc:	f7ed fdec 	bl	80002b8 <__aeabi_dsub>
 80126e0:	4602      	mov	r2, r0
 80126e2:	460b      	mov	r3, r1
 80126e4:	e9c4 2300 	strd	r2, r3, [r4]
 80126e8:	4630      	mov	r0, r6
 80126ea:	4639      	mov	r1, r7
 80126ec:	f7ed fde4 	bl	80002b8 <__aeabi_dsub>
 80126f0:	a393      	add	r3, pc, #588	; (adr r3, 8012940 <__ieee754_rem_pio2+0x2f8>)
 80126f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126f6:	e7de      	b.n	80126b6 <__ieee754_rem_pio2+0x6e>
 80126f8:	f7ed fde0 	bl	80002bc <__adddf3>
 80126fc:	45a8      	cmp	r8, r5
 80126fe:	4606      	mov	r6, r0
 8012700:	460f      	mov	r7, r1
 8012702:	d016      	beq.n	8012732 <__ieee754_rem_pio2+0xea>
 8012704:	a38a      	add	r3, pc, #552	; (adr r3, 8012930 <__ieee754_rem_pio2+0x2e8>)
 8012706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801270a:	f7ed fdd7 	bl	80002bc <__adddf3>
 801270e:	4602      	mov	r2, r0
 8012710:	460b      	mov	r3, r1
 8012712:	e9c4 2300 	strd	r2, r3, [r4]
 8012716:	4630      	mov	r0, r6
 8012718:	4639      	mov	r1, r7
 801271a:	f7ed fdcd 	bl	80002b8 <__aeabi_dsub>
 801271e:	a384      	add	r3, pc, #528	; (adr r3, 8012930 <__ieee754_rem_pio2+0x2e8>)
 8012720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012724:	f7ed fdca 	bl	80002bc <__adddf3>
 8012728:	f04f 35ff 	mov.w	r5, #4294967295
 801272c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012730:	e7c6      	b.n	80126c0 <__ieee754_rem_pio2+0x78>
 8012732:	a381      	add	r3, pc, #516	; (adr r3, 8012938 <__ieee754_rem_pio2+0x2f0>)
 8012734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012738:	f7ed fdc0 	bl	80002bc <__adddf3>
 801273c:	a380      	add	r3, pc, #512	; (adr r3, 8012940 <__ieee754_rem_pio2+0x2f8>)
 801273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012742:	4606      	mov	r6, r0
 8012744:	460f      	mov	r7, r1
 8012746:	f7ed fdb9 	bl	80002bc <__adddf3>
 801274a:	4602      	mov	r2, r0
 801274c:	460b      	mov	r3, r1
 801274e:	e9c4 2300 	strd	r2, r3, [r4]
 8012752:	4630      	mov	r0, r6
 8012754:	4639      	mov	r1, r7
 8012756:	f7ed fdaf 	bl	80002b8 <__aeabi_dsub>
 801275a:	a379      	add	r3, pc, #484	; (adr r3, 8012940 <__ieee754_rem_pio2+0x2f8>)
 801275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012760:	e7e0      	b.n	8012724 <__ieee754_rem_pio2+0xdc>
 8012762:	4b82      	ldr	r3, [pc, #520]	; (801296c <__ieee754_rem_pio2+0x324>)
 8012764:	4598      	cmp	r8, r3
 8012766:	f300 80d0 	bgt.w	801290a <__ieee754_rem_pio2+0x2c2>
 801276a:	f000 fe23 	bl	80133b4 <fabs>
 801276e:	ec57 6b10 	vmov	r6, r7, d0
 8012772:	ee10 0a10 	vmov	r0, s0
 8012776:	a374      	add	r3, pc, #464	; (adr r3, 8012948 <__ieee754_rem_pio2+0x300>)
 8012778:	e9d3 2300 	ldrd	r2, r3, [r3]
 801277c:	4639      	mov	r1, r7
 801277e:	f7ed ff53 	bl	8000628 <__aeabi_dmul>
 8012782:	2200      	movs	r2, #0
 8012784:	4b7a      	ldr	r3, [pc, #488]	; (8012970 <__ieee754_rem_pio2+0x328>)
 8012786:	f7ed fd99 	bl	80002bc <__adddf3>
 801278a:	f7ee f9fd 	bl	8000b88 <__aeabi_d2iz>
 801278e:	4605      	mov	r5, r0
 8012790:	f7ed fee0 	bl	8000554 <__aeabi_i2d>
 8012794:	a364      	add	r3, pc, #400	; (adr r3, 8012928 <__ieee754_rem_pio2+0x2e0>)
 8012796:	e9d3 2300 	ldrd	r2, r3, [r3]
 801279a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801279e:	f7ed ff43 	bl	8000628 <__aeabi_dmul>
 80127a2:	4602      	mov	r2, r0
 80127a4:	460b      	mov	r3, r1
 80127a6:	4630      	mov	r0, r6
 80127a8:	4639      	mov	r1, r7
 80127aa:	f7ed fd85 	bl	80002b8 <__aeabi_dsub>
 80127ae:	a360      	add	r3, pc, #384	; (adr r3, 8012930 <__ieee754_rem_pio2+0x2e8>)
 80127b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127b4:	4682      	mov	sl, r0
 80127b6:	468b      	mov	fp, r1
 80127b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127bc:	f7ed ff34 	bl	8000628 <__aeabi_dmul>
 80127c0:	2d1f      	cmp	r5, #31
 80127c2:	4606      	mov	r6, r0
 80127c4:	460f      	mov	r7, r1
 80127c6:	dc0c      	bgt.n	80127e2 <__ieee754_rem_pio2+0x19a>
 80127c8:	1e6a      	subs	r2, r5, #1
 80127ca:	4b6a      	ldr	r3, [pc, #424]	; (8012974 <__ieee754_rem_pio2+0x32c>)
 80127cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80127d0:	4543      	cmp	r3, r8
 80127d2:	d006      	beq.n	80127e2 <__ieee754_rem_pio2+0x19a>
 80127d4:	4632      	mov	r2, r6
 80127d6:	463b      	mov	r3, r7
 80127d8:	4650      	mov	r0, sl
 80127da:	4659      	mov	r1, fp
 80127dc:	f7ed fd6c 	bl	80002b8 <__aeabi_dsub>
 80127e0:	e00e      	b.n	8012800 <__ieee754_rem_pio2+0x1b8>
 80127e2:	4632      	mov	r2, r6
 80127e4:	463b      	mov	r3, r7
 80127e6:	4650      	mov	r0, sl
 80127e8:	4659      	mov	r1, fp
 80127ea:	f7ed fd65 	bl	80002b8 <__aeabi_dsub>
 80127ee:	ea4f 5328 	mov.w	r3, r8, asr #20
 80127f2:	9305      	str	r3, [sp, #20]
 80127f4:	9a05      	ldr	r2, [sp, #20]
 80127f6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80127fa:	1ad3      	subs	r3, r2, r3
 80127fc:	2b10      	cmp	r3, #16
 80127fe:	dc02      	bgt.n	8012806 <__ieee754_rem_pio2+0x1be>
 8012800:	e9c4 0100 	strd	r0, r1, [r4]
 8012804:	e039      	b.n	801287a <__ieee754_rem_pio2+0x232>
 8012806:	a34c      	add	r3, pc, #304	; (adr r3, 8012938 <__ieee754_rem_pio2+0x2f0>)
 8012808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012810:	f7ed ff0a 	bl	8000628 <__aeabi_dmul>
 8012814:	4606      	mov	r6, r0
 8012816:	460f      	mov	r7, r1
 8012818:	4602      	mov	r2, r0
 801281a:	460b      	mov	r3, r1
 801281c:	4650      	mov	r0, sl
 801281e:	4659      	mov	r1, fp
 8012820:	f7ed fd4a 	bl	80002b8 <__aeabi_dsub>
 8012824:	4602      	mov	r2, r0
 8012826:	460b      	mov	r3, r1
 8012828:	4680      	mov	r8, r0
 801282a:	4689      	mov	r9, r1
 801282c:	4650      	mov	r0, sl
 801282e:	4659      	mov	r1, fp
 8012830:	f7ed fd42 	bl	80002b8 <__aeabi_dsub>
 8012834:	4632      	mov	r2, r6
 8012836:	463b      	mov	r3, r7
 8012838:	f7ed fd3e 	bl	80002b8 <__aeabi_dsub>
 801283c:	a340      	add	r3, pc, #256	; (adr r3, 8012940 <__ieee754_rem_pio2+0x2f8>)
 801283e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012842:	4606      	mov	r6, r0
 8012844:	460f      	mov	r7, r1
 8012846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801284a:	f7ed feed 	bl	8000628 <__aeabi_dmul>
 801284e:	4632      	mov	r2, r6
 8012850:	463b      	mov	r3, r7
 8012852:	f7ed fd31 	bl	80002b8 <__aeabi_dsub>
 8012856:	4602      	mov	r2, r0
 8012858:	460b      	mov	r3, r1
 801285a:	4606      	mov	r6, r0
 801285c:	460f      	mov	r7, r1
 801285e:	4640      	mov	r0, r8
 8012860:	4649      	mov	r1, r9
 8012862:	f7ed fd29 	bl	80002b8 <__aeabi_dsub>
 8012866:	9a05      	ldr	r2, [sp, #20]
 8012868:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801286c:	1ad3      	subs	r3, r2, r3
 801286e:	2b31      	cmp	r3, #49	; 0x31
 8012870:	dc20      	bgt.n	80128b4 <__ieee754_rem_pio2+0x26c>
 8012872:	e9c4 0100 	strd	r0, r1, [r4]
 8012876:	46c2      	mov	sl, r8
 8012878:	46cb      	mov	fp, r9
 801287a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801287e:	4650      	mov	r0, sl
 8012880:	4642      	mov	r2, r8
 8012882:	464b      	mov	r3, r9
 8012884:	4659      	mov	r1, fp
 8012886:	f7ed fd17 	bl	80002b8 <__aeabi_dsub>
 801288a:	463b      	mov	r3, r7
 801288c:	4632      	mov	r2, r6
 801288e:	f7ed fd13 	bl	80002b8 <__aeabi_dsub>
 8012892:	9b04      	ldr	r3, [sp, #16]
 8012894:	2b00      	cmp	r3, #0
 8012896:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801289a:	f6bf af11 	bge.w	80126c0 <__ieee754_rem_pio2+0x78>
 801289e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80128a2:	6063      	str	r3, [r4, #4]
 80128a4:	f8c4 8000 	str.w	r8, [r4]
 80128a8:	60a0      	str	r0, [r4, #8]
 80128aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80128ae:	60e3      	str	r3, [r4, #12]
 80128b0:	426d      	negs	r5, r5
 80128b2:	e705      	b.n	80126c0 <__ieee754_rem_pio2+0x78>
 80128b4:	a326      	add	r3, pc, #152	; (adr r3, 8012950 <__ieee754_rem_pio2+0x308>)
 80128b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128be:	f7ed feb3 	bl	8000628 <__aeabi_dmul>
 80128c2:	4606      	mov	r6, r0
 80128c4:	460f      	mov	r7, r1
 80128c6:	4602      	mov	r2, r0
 80128c8:	460b      	mov	r3, r1
 80128ca:	4640      	mov	r0, r8
 80128cc:	4649      	mov	r1, r9
 80128ce:	f7ed fcf3 	bl	80002b8 <__aeabi_dsub>
 80128d2:	4602      	mov	r2, r0
 80128d4:	460b      	mov	r3, r1
 80128d6:	4682      	mov	sl, r0
 80128d8:	468b      	mov	fp, r1
 80128da:	4640      	mov	r0, r8
 80128dc:	4649      	mov	r1, r9
 80128de:	f7ed fceb 	bl	80002b8 <__aeabi_dsub>
 80128e2:	4632      	mov	r2, r6
 80128e4:	463b      	mov	r3, r7
 80128e6:	f7ed fce7 	bl	80002b8 <__aeabi_dsub>
 80128ea:	a31b      	add	r3, pc, #108	; (adr r3, 8012958 <__ieee754_rem_pio2+0x310>)
 80128ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128f0:	4606      	mov	r6, r0
 80128f2:	460f      	mov	r7, r1
 80128f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80128f8:	f7ed fe96 	bl	8000628 <__aeabi_dmul>
 80128fc:	4632      	mov	r2, r6
 80128fe:	463b      	mov	r3, r7
 8012900:	f7ed fcda 	bl	80002b8 <__aeabi_dsub>
 8012904:	4606      	mov	r6, r0
 8012906:	460f      	mov	r7, r1
 8012908:	e764      	b.n	80127d4 <__ieee754_rem_pio2+0x18c>
 801290a:	4b1b      	ldr	r3, [pc, #108]	; (8012978 <__ieee754_rem_pio2+0x330>)
 801290c:	4598      	cmp	r8, r3
 801290e:	dd35      	ble.n	801297c <__ieee754_rem_pio2+0x334>
 8012910:	ee10 2a10 	vmov	r2, s0
 8012914:	463b      	mov	r3, r7
 8012916:	4630      	mov	r0, r6
 8012918:	4639      	mov	r1, r7
 801291a:	f7ed fccd 	bl	80002b8 <__aeabi_dsub>
 801291e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012922:	e9c4 0100 	strd	r0, r1, [r4]
 8012926:	e6a1      	b.n	801266c <__ieee754_rem_pio2+0x24>
 8012928:	54400000 	.word	0x54400000
 801292c:	3ff921fb 	.word	0x3ff921fb
 8012930:	1a626331 	.word	0x1a626331
 8012934:	3dd0b461 	.word	0x3dd0b461
 8012938:	1a600000 	.word	0x1a600000
 801293c:	3dd0b461 	.word	0x3dd0b461
 8012940:	2e037073 	.word	0x2e037073
 8012944:	3ba3198a 	.word	0x3ba3198a
 8012948:	6dc9c883 	.word	0x6dc9c883
 801294c:	3fe45f30 	.word	0x3fe45f30
 8012950:	2e000000 	.word	0x2e000000
 8012954:	3ba3198a 	.word	0x3ba3198a
 8012958:	252049c1 	.word	0x252049c1
 801295c:	397b839a 	.word	0x397b839a
 8012960:	3fe921fb 	.word	0x3fe921fb
 8012964:	4002d97b 	.word	0x4002d97b
 8012968:	3ff921fb 	.word	0x3ff921fb
 801296c:	413921fb 	.word	0x413921fb
 8012970:	3fe00000 	.word	0x3fe00000
 8012974:	08017fe0 	.word	0x08017fe0
 8012978:	7fefffff 	.word	0x7fefffff
 801297c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012980:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8012984:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012988:	4630      	mov	r0, r6
 801298a:	460f      	mov	r7, r1
 801298c:	f7ee f8fc 	bl	8000b88 <__aeabi_d2iz>
 8012990:	f7ed fde0 	bl	8000554 <__aeabi_i2d>
 8012994:	4602      	mov	r2, r0
 8012996:	460b      	mov	r3, r1
 8012998:	4630      	mov	r0, r6
 801299a:	4639      	mov	r1, r7
 801299c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80129a0:	f7ed fc8a 	bl	80002b8 <__aeabi_dsub>
 80129a4:	2200      	movs	r2, #0
 80129a6:	4b1f      	ldr	r3, [pc, #124]	; (8012a24 <__ieee754_rem_pio2+0x3dc>)
 80129a8:	f7ed fe3e 	bl	8000628 <__aeabi_dmul>
 80129ac:	460f      	mov	r7, r1
 80129ae:	4606      	mov	r6, r0
 80129b0:	f7ee f8ea 	bl	8000b88 <__aeabi_d2iz>
 80129b4:	f7ed fdce 	bl	8000554 <__aeabi_i2d>
 80129b8:	4602      	mov	r2, r0
 80129ba:	460b      	mov	r3, r1
 80129bc:	4630      	mov	r0, r6
 80129be:	4639      	mov	r1, r7
 80129c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80129c4:	f7ed fc78 	bl	80002b8 <__aeabi_dsub>
 80129c8:	2200      	movs	r2, #0
 80129ca:	4b16      	ldr	r3, [pc, #88]	; (8012a24 <__ieee754_rem_pio2+0x3dc>)
 80129cc:	f7ed fe2c 	bl	8000628 <__aeabi_dmul>
 80129d0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80129d4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80129d8:	f04f 0803 	mov.w	r8, #3
 80129dc:	2600      	movs	r6, #0
 80129de:	2700      	movs	r7, #0
 80129e0:	4632      	mov	r2, r6
 80129e2:	463b      	mov	r3, r7
 80129e4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80129e8:	f108 3aff 	add.w	sl, r8, #4294967295
 80129ec:	f7ee f884 	bl	8000af8 <__aeabi_dcmpeq>
 80129f0:	b9b0      	cbnz	r0, 8012a20 <__ieee754_rem_pio2+0x3d8>
 80129f2:	4b0d      	ldr	r3, [pc, #52]	; (8012a28 <__ieee754_rem_pio2+0x3e0>)
 80129f4:	9301      	str	r3, [sp, #4]
 80129f6:	2302      	movs	r3, #2
 80129f8:	9300      	str	r3, [sp, #0]
 80129fa:	462a      	mov	r2, r5
 80129fc:	4643      	mov	r3, r8
 80129fe:	4621      	mov	r1, r4
 8012a00:	a806      	add	r0, sp, #24
 8012a02:	f000 f8dd 	bl	8012bc0 <__kernel_rem_pio2>
 8012a06:	9b04      	ldr	r3, [sp, #16]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	4605      	mov	r5, r0
 8012a0c:	f6bf ae58 	bge.w	80126c0 <__ieee754_rem_pio2+0x78>
 8012a10:	6863      	ldr	r3, [r4, #4]
 8012a12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012a16:	6063      	str	r3, [r4, #4]
 8012a18:	68e3      	ldr	r3, [r4, #12]
 8012a1a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012a1e:	e746      	b.n	80128ae <__ieee754_rem_pio2+0x266>
 8012a20:	46d0      	mov	r8, sl
 8012a22:	e7dd      	b.n	80129e0 <__ieee754_rem_pio2+0x398>
 8012a24:	41700000 	.word	0x41700000
 8012a28:	08018060 	.word	0x08018060
 8012a2c:	00000000 	.word	0x00000000

08012a30 <__kernel_cos>:
 8012a30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a34:	ec59 8b10 	vmov	r8, r9, d0
 8012a38:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012a3c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012a40:	ed2d 8b02 	vpush	{d8}
 8012a44:	eeb0 8a41 	vmov.f32	s16, s2
 8012a48:	eef0 8a61 	vmov.f32	s17, s3
 8012a4c:	da07      	bge.n	8012a5e <__kernel_cos+0x2e>
 8012a4e:	ee10 0a10 	vmov	r0, s0
 8012a52:	4649      	mov	r1, r9
 8012a54:	f7ee f898 	bl	8000b88 <__aeabi_d2iz>
 8012a58:	2800      	cmp	r0, #0
 8012a5a:	f000 8089 	beq.w	8012b70 <__kernel_cos+0x140>
 8012a5e:	4642      	mov	r2, r8
 8012a60:	464b      	mov	r3, r9
 8012a62:	4640      	mov	r0, r8
 8012a64:	4649      	mov	r1, r9
 8012a66:	f7ed fddf 	bl	8000628 <__aeabi_dmul>
 8012a6a:	2200      	movs	r2, #0
 8012a6c:	4b4e      	ldr	r3, [pc, #312]	; (8012ba8 <__kernel_cos+0x178>)
 8012a6e:	4604      	mov	r4, r0
 8012a70:	460d      	mov	r5, r1
 8012a72:	f7ed fdd9 	bl	8000628 <__aeabi_dmul>
 8012a76:	a340      	add	r3, pc, #256	; (adr r3, 8012b78 <__kernel_cos+0x148>)
 8012a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a7c:	4682      	mov	sl, r0
 8012a7e:	468b      	mov	fp, r1
 8012a80:	4620      	mov	r0, r4
 8012a82:	4629      	mov	r1, r5
 8012a84:	f7ed fdd0 	bl	8000628 <__aeabi_dmul>
 8012a88:	a33d      	add	r3, pc, #244	; (adr r3, 8012b80 <__kernel_cos+0x150>)
 8012a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a8e:	f7ed fc15 	bl	80002bc <__adddf3>
 8012a92:	4622      	mov	r2, r4
 8012a94:	462b      	mov	r3, r5
 8012a96:	f7ed fdc7 	bl	8000628 <__aeabi_dmul>
 8012a9a:	a33b      	add	r3, pc, #236	; (adr r3, 8012b88 <__kernel_cos+0x158>)
 8012a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aa0:	f7ed fc0a 	bl	80002b8 <__aeabi_dsub>
 8012aa4:	4622      	mov	r2, r4
 8012aa6:	462b      	mov	r3, r5
 8012aa8:	f7ed fdbe 	bl	8000628 <__aeabi_dmul>
 8012aac:	a338      	add	r3, pc, #224	; (adr r3, 8012b90 <__kernel_cos+0x160>)
 8012aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ab2:	f7ed fc03 	bl	80002bc <__adddf3>
 8012ab6:	4622      	mov	r2, r4
 8012ab8:	462b      	mov	r3, r5
 8012aba:	f7ed fdb5 	bl	8000628 <__aeabi_dmul>
 8012abe:	a336      	add	r3, pc, #216	; (adr r3, 8012b98 <__kernel_cos+0x168>)
 8012ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac4:	f7ed fbf8 	bl	80002b8 <__aeabi_dsub>
 8012ac8:	4622      	mov	r2, r4
 8012aca:	462b      	mov	r3, r5
 8012acc:	f7ed fdac 	bl	8000628 <__aeabi_dmul>
 8012ad0:	a333      	add	r3, pc, #204	; (adr r3, 8012ba0 <__kernel_cos+0x170>)
 8012ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad6:	f7ed fbf1 	bl	80002bc <__adddf3>
 8012ada:	4622      	mov	r2, r4
 8012adc:	462b      	mov	r3, r5
 8012ade:	f7ed fda3 	bl	8000628 <__aeabi_dmul>
 8012ae2:	4622      	mov	r2, r4
 8012ae4:	462b      	mov	r3, r5
 8012ae6:	f7ed fd9f 	bl	8000628 <__aeabi_dmul>
 8012aea:	ec53 2b18 	vmov	r2, r3, d8
 8012aee:	4604      	mov	r4, r0
 8012af0:	460d      	mov	r5, r1
 8012af2:	4640      	mov	r0, r8
 8012af4:	4649      	mov	r1, r9
 8012af6:	f7ed fd97 	bl	8000628 <__aeabi_dmul>
 8012afa:	460b      	mov	r3, r1
 8012afc:	4602      	mov	r2, r0
 8012afe:	4629      	mov	r1, r5
 8012b00:	4620      	mov	r0, r4
 8012b02:	f7ed fbd9 	bl	80002b8 <__aeabi_dsub>
 8012b06:	4b29      	ldr	r3, [pc, #164]	; (8012bac <__kernel_cos+0x17c>)
 8012b08:	429e      	cmp	r6, r3
 8012b0a:	4680      	mov	r8, r0
 8012b0c:	4689      	mov	r9, r1
 8012b0e:	dc11      	bgt.n	8012b34 <__kernel_cos+0x104>
 8012b10:	4602      	mov	r2, r0
 8012b12:	460b      	mov	r3, r1
 8012b14:	4650      	mov	r0, sl
 8012b16:	4659      	mov	r1, fp
 8012b18:	f7ed fbce 	bl	80002b8 <__aeabi_dsub>
 8012b1c:	460b      	mov	r3, r1
 8012b1e:	4924      	ldr	r1, [pc, #144]	; (8012bb0 <__kernel_cos+0x180>)
 8012b20:	4602      	mov	r2, r0
 8012b22:	2000      	movs	r0, #0
 8012b24:	f7ed fbc8 	bl	80002b8 <__aeabi_dsub>
 8012b28:	ecbd 8b02 	vpop	{d8}
 8012b2c:	ec41 0b10 	vmov	d0, r0, r1
 8012b30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b34:	4b1f      	ldr	r3, [pc, #124]	; (8012bb4 <__kernel_cos+0x184>)
 8012b36:	491e      	ldr	r1, [pc, #120]	; (8012bb0 <__kernel_cos+0x180>)
 8012b38:	429e      	cmp	r6, r3
 8012b3a:	bfcc      	ite	gt
 8012b3c:	4d1e      	ldrgt	r5, [pc, #120]	; (8012bb8 <__kernel_cos+0x188>)
 8012b3e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8012b42:	2400      	movs	r4, #0
 8012b44:	4622      	mov	r2, r4
 8012b46:	462b      	mov	r3, r5
 8012b48:	2000      	movs	r0, #0
 8012b4a:	f7ed fbb5 	bl	80002b8 <__aeabi_dsub>
 8012b4e:	4622      	mov	r2, r4
 8012b50:	4606      	mov	r6, r0
 8012b52:	460f      	mov	r7, r1
 8012b54:	462b      	mov	r3, r5
 8012b56:	4650      	mov	r0, sl
 8012b58:	4659      	mov	r1, fp
 8012b5a:	f7ed fbad 	bl	80002b8 <__aeabi_dsub>
 8012b5e:	4642      	mov	r2, r8
 8012b60:	464b      	mov	r3, r9
 8012b62:	f7ed fba9 	bl	80002b8 <__aeabi_dsub>
 8012b66:	4602      	mov	r2, r0
 8012b68:	460b      	mov	r3, r1
 8012b6a:	4630      	mov	r0, r6
 8012b6c:	4639      	mov	r1, r7
 8012b6e:	e7d9      	b.n	8012b24 <__kernel_cos+0xf4>
 8012b70:	2000      	movs	r0, #0
 8012b72:	490f      	ldr	r1, [pc, #60]	; (8012bb0 <__kernel_cos+0x180>)
 8012b74:	e7d8      	b.n	8012b28 <__kernel_cos+0xf8>
 8012b76:	bf00      	nop
 8012b78:	be8838d4 	.word	0xbe8838d4
 8012b7c:	bda8fae9 	.word	0xbda8fae9
 8012b80:	bdb4b1c4 	.word	0xbdb4b1c4
 8012b84:	3e21ee9e 	.word	0x3e21ee9e
 8012b88:	809c52ad 	.word	0x809c52ad
 8012b8c:	3e927e4f 	.word	0x3e927e4f
 8012b90:	19cb1590 	.word	0x19cb1590
 8012b94:	3efa01a0 	.word	0x3efa01a0
 8012b98:	16c15177 	.word	0x16c15177
 8012b9c:	3f56c16c 	.word	0x3f56c16c
 8012ba0:	5555554c 	.word	0x5555554c
 8012ba4:	3fa55555 	.word	0x3fa55555
 8012ba8:	3fe00000 	.word	0x3fe00000
 8012bac:	3fd33332 	.word	0x3fd33332
 8012bb0:	3ff00000 	.word	0x3ff00000
 8012bb4:	3fe90000 	.word	0x3fe90000
 8012bb8:	3fd20000 	.word	0x3fd20000
 8012bbc:	00000000 	.word	0x00000000

08012bc0 <__kernel_rem_pio2>:
 8012bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bc4:	ed2d 8b02 	vpush	{d8}
 8012bc8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012bcc:	1ed4      	subs	r4, r2, #3
 8012bce:	9308      	str	r3, [sp, #32]
 8012bd0:	9101      	str	r1, [sp, #4]
 8012bd2:	4bc5      	ldr	r3, [pc, #788]	; (8012ee8 <__kernel_rem_pio2+0x328>)
 8012bd4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012bd6:	9009      	str	r0, [sp, #36]	; 0x24
 8012bd8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012bdc:	9304      	str	r3, [sp, #16]
 8012bde:	9b08      	ldr	r3, [sp, #32]
 8012be0:	3b01      	subs	r3, #1
 8012be2:	9307      	str	r3, [sp, #28]
 8012be4:	2318      	movs	r3, #24
 8012be6:	fb94 f4f3 	sdiv	r4, r4, r3
 8012bea:	f06f 0317 	mvn.w	r3, #23
 8012bee:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8012bf2:	fb04 3303 	mla	r3, r4, r3, r3
 8012bf6:	eb03 0a02 	add.w	sl, r3, r2
 8012bfa:	9b04      	ldr	r3, [sp, #16]
 8012bfc:	9a07      	ldr	r2, [sp, #28]
 8012bfe:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012ed8 <__kernel_rem_pio2+0x318>
 8012c02:	eb03 0802 	add.w	r8, r3, r2
 8012c06:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012c08:	1aa7      	subs	r7, r4, r2
 8012c0a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012c0e:	ae22      	add	r6, sp, #136	; 0x88
 8012c10:	2500      	movs	r5, #0
 8012c12:	4545      	cmp	r5, r8
 8012c14:	dd13      	ble.n	8012c3e <__kernel_rem_pio2+0x7e>
 8012c16:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012ed8 <__kernel_rem_pio2+0x318>
 8012c1a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012c1e:	2600      	movs	r6, #0
 8012c20:	9b04      	ldr	r3, [sp, #16]
 8012c22:	429e      	cmp	r6, r3
 8012c24:	dc32      	bgt.n	8012c8c <__kernel_rem_pio2+0xcc>
 8012c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c28:	9302      	str	r3, [sp, #8]
 8012c2a:	9b08      	ldr	r3, [sp, #32]
 8012c2c:	199d      	adds	r5, r3, r6
 8012c2e:	ab22      	add	r3, sp, #136	; 0x88
 8012c30:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012c34:	9306      	str	r3, [sp, #24]
 8012c36:	ec59 8b18 	vmov	r8, r9, d8
 8012c3a:	2700      	movs	r7, #0
 8012c3c:	e01f      	b.n	8012c7e <__kernel_rem_pio2+0xbe>
 8012c3e:	42ef      	cmn	r7, r5
 8012c40:	d407      	bmi.n	8012c52 <__kernel_rem_pio2+0x92>
 8012c42:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012c46:	f7ed fc85 	bl	8000554 <__aeabi_i2d>
 8012c4a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012c4e:	3501      	adds	r5, #1
 8012c50:	e7df      	b.n	8012c12 <__kernel_rem_pio2+0x52>
 8012c52:	ec51 0b18 	vmov	r0, r1, d8
 8012c56:	e7f8      	b.n	8012c4a <__kernel_rem_pio2+0x8a>
 8012c58:	9906      	ldr	r1, [sp, #24]
 8012c5a:	9d02      	ldr	r5, [sp, #8]
 8012c5c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012c60:	9106      	str	r1, [sp, #24]
 8012c62:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8012c66:	9502      	str	r5, [sp, #8]
 8012c68:	f7ed fcde 	bl	8000628 <__aeabi_dmul>
 8012c6c:	4602      	mov	r2, r0
 8012c6e:	460b      	mov	r3, r1
 8012c70:	4640      	mov	r0, r8
 8012c72:	4649      	mov	r1, r9
 8012c74:	f7ed fb22 	bl	80002bc <__adddf3>
 8012c78:	3701      	adds	r7, #1
 8012c7a:	4680      	mov	r8, r0
 8012c7c:	4689      	mov	r9, r1
 8012c7e:	9b07      	ldr	r3, [sp, #28]
 8012c80:	429f      	cmp	r7, r3
 8012c82:	dde9      	ble.n	8012c58 <__kernel_rem_pio2+0x98>
 8012c84:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012c88:	3601      	adds	r6, #1
 8012c8a:	e7c9      	b.n	8012c20 <__kernel_rem_pio2+0x60>
 8012c8c:	9b04      	ldr	r3, [sp, #16]
 8012c8e:	aa0e      	add	r2, sp, #56	; 0x38
 8012c90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012c94:	930c      	str	r3, [sp, #48]	; 0x30
 8012c96:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012c98:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012c9c:	9c04      	ldr	r4, [sp, #16]
 8012c9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012ca0:	ab9a      	add	r3, sp, #616	; 0x268
 8012ca2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8012ca6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012caa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012cae:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8012cb2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8012cb6:	ab9a      	add	r3, sp, #616	; 0x268
 8012cb8:	445b      	add	r3, fp
 8012cba:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012cbe:	2500      	movs	r5, #0
 8012cc0:	1b63      	subs	r3, r4, r5
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	dc78      	bgt.n	8012db8 <__kernel_rem_pio2+0x1f8>
 8012cc6:	4650      	mov	r0, sl
 8012cc8:	ec49 8b10 	vmov	d0, r8, r9
 8012ccc:	f000 fc00 	bl	80134d0 <scalbn>
 8012cd0:	ec57 6b10 	vmov	r6, r7, d0
 8012cd4:	2200      	movs	r2, #0
 8012cd6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012cda:	ee10 0a10 	vmov	r0, s0
 8012cde:	4639      	mov	r1, r7
 8012ce0:	f7ed fca2 	bl	8000628 <__aeabi_dmul>
 8012ce4:	ec41 0b10 	vmov	d0, r0, r1
 8012ce8:	f000 fb6e 	bl	80133c8 <floor>
 8012cec:	2200      	movs	r2, #0
 8012cee:	ec51 0b10 	vmov	r0, r1, d0
 8012cf2:	4b7e      	ldr	r3, [pc, #504]	; (8012eec <__kernel_rem_pio2+0x32c>)
 8012cf4:	f7ed fc98 	bl	8000628 <__aeabi_dmul>
 8012cf8:	4602      	mov	r2, r0
 8012cfa:	460b      	mov	r3, r1
 8012cfc:	4630      	mov	r0, r6
 8012cfe:	4639      	mov	r1, r7
 8012d00:	f7ed fada 	bl	80002b8 <__aeabi_dsub>
 8012d04:	460f      	mov	r7, r1
 8012d06:	4606      	mov	r6, r0
 8012d08:	f7ed ff3e 	bl	8000b88 <__aeabi_d2iz>
 8012d0c:	9006      	str	r0, [sp, #24]
 8012d0e:	f7ed fc21 	bl	8000554 <__aeabi_i2d>
 8012d12:	4602      	mov	r2, r0
 8012d14:	460b      	mov	r3, r1
 8012d16:	4630      	mov	r0, r6
 8012d18:	4639      	mov	r1, r7
 8012d1a:	f7ed facd 	bl	80002b8 <__aeabi_dsub>
 8012d1e:	f1ba 0f00 	cmp.w	sl, #0
 8012d22:	4606      	mov	r6, r0
 8012d24:	460f      	mov	r7, r1
 8012d26:	dd6c      	ble.n	8012e02 <__kernel_rem_pio2+0x242>
 8012d28:	1e62      	subs	r2, r4, #1
 8012d2a:	ab0e      	add	r3, sp, #56	; 0x38
 8012d2c:	f1ca 0118 	rsb	r1, sl, #24
 8012d30:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012d34:	9d06      	ldr	r5, [sp, #24]
 8012d36:	fa40 f301 	asr.w	r3, r0, r1
 8012d3a:	441d      	add	r5, r3
 8012d3c:	408b      	lsls	r3, r1
 8012d3e:	1ac0      	subs	r0, r0, r3
 8012d40:	ab0e      	add	r3, sp, #56	; 0x38
 8012d42:	9506      	str	r5, [sp, #24]
 8012d44:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012d48:	f1ca 0317 	rsb	r3, sl, #23
 8012d4c:	fa40 f303 	asr.w	r3, r0, r3
 8012d50:	9302      	str	r3, [sp, #8]
 8012d52:	9b02      	ldr	r3, [sp, #8]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	dd62      	ble.n	8012e1e <__kernel_rem_pio2+0x25e>
 8012d58:	9b06      	ldr	r3, [sp, #24]
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	3301      	adds	r3, #1
 8012d5e:	9306      	str	r3, [sp, #24]
 8012d60:	4615      	mov	r5, r2
 8012d62:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012d66:	4294      	cmp	r4, r2
 8012d68:	f300 8095 	bgt.w	8012e96 <__kernel_rem_pio2+0x2d6>
 8012d6c:	f1ba 0f00 	cmp.w	sl, #0
 8012d70:	dd07      	ble.n	8012d82 <__kernel_rem_pio2+0x1c2>
 8012d72:	f1ba 0f01 	cmp.w	sl, #1
 8012d76:	f000 80a2 	beq.w	8012ebe <__kernel_rem_pio2+0x2fe>
 8012d7a:	f1ba 0f02 	cmp.w	sl, #2
 8012d7e:	f000 80c1 	beq.w	8012f04 <__kernel_rem_pio2+0x344>
 8012d82:	9b02      	ldr	r3, [sp, #8]
 8012d84:	2b02      	cmp	r3, #2
 8012d86:	d14a      	bne.n	8012e1e <__kernel_rem_pio2+0x25e>
 8012d88:	4632      	mov	r2, r6
 8012d8a:	463b      	mov	r3, r7
 8012d8c:	2000      	movs	r0, #0
 8012d8e:	4958      	ldr	r1, [pc, #352]	; (8012ef0 <__kernel_rem_pio2+0x330>)
 8012d90:	f7ed fa92 	bl	80002b8 <__aeabi_dsub>
 8012d94:	4606      	mov	r6, r0
 8012d96:	460f      	mov	r7, r1
 8012d98:	2d00      	cmp	r5, #0
 8012d9a:	d040      	beq.n	8012e1e <__kernel_rem_pio2+0x25e>
 8012d9c:	4650      	mov	r0, sl
 8012d9e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012ee0 <__kernel_rem_pio2+0x320>
 8012da2:	f000 fb95 	bl	80134d0 <scalbn>
 8012da6:	4630      	mov	r0, r6
 8012da8:	4639      	mov	r1, r7
 8012daa:	ec53 2b10 	vmov	r2, r3, d0
 8012dae:	f7ed fa83 	bl	80002b8 <__aeabi_dsub>
 8012db2:	4606      	mov	r6, r0
 8012db4:	460f      	mov	r7, r1
 8012db6:	e032      	b.n	8012e1e <__kernel_rem_pio2+0x25e>
 8012db8:	2200      	movs	r2, #0
 8012dba:	4b4e      	ldr	r3, [pc, #312]	; (8012ef4 <__kernel_rem_pio2+0x334>)
 8012dbc:	4640      	mov	r0, r8
 8012dbe:	4649      	mov	r1, r9
 8012dc0:	f7ed fc32 	bl	8000628 <__aeabi_dmul>
 8012dc4:	f7ed fee0 	bl	8000b88 <__aeabi_d2iz>
 8012dc8:	f7ed fbc4 	bl	8000554 <__aeabi_i2d>
 8012dcc:	2200      	movs	r2, #0
 8012dce:	4b4a      	ldr	r3, [pc, #296]	; (8012ef8 <__kernel_rem_pio2+0x338>)
 8012dd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012dd4:	f7ed fc28 	bl	8000628 <__aeabi_dmul>
 8012dd8:	4602      	mov	r2, r0
 8012dda:	460b      	mov	r3, r1
 8012ddc:	4640      	mov	r0, r8
 8012dde:	4649      	mov	r1, r9
 8012de0:	f7ed fa6a 	bl	80002b8 <__aeabi_dsub>
 8012de4:	f7ed fed0 	bl	8000b88 <__aeabi_d2iz>
 8012de8:	ab0e      	add	r3, sp, #56	; 0x38
 8012dea:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012dee:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012df2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012df6:	f7ed fa61 	bl	80002bc <__adddf3>
 8012dfa:	3501      	adds	r5, #1
 8012dfc:	4680      	mov	r8, r0
 8012dfe:	4689      	mov	r9, r1
 8012e00:	e75e      	b.n	8012cc0 <__kernel_rem_pio2+0x100>
 8012e02:	d105      	bne.n	8012e10 <__kernel_rem_pio2+0x250>
 8012e04:	1e63      	subs	r3, r4, #1
 8012e06:	aa0e      	add	r2, sp, #56	; 0x38
 8012e08:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012e0c:	15c3      	asrs	r3, r0, #23
 8012e0e:	e79f      	b.n	8012d50 <__kernel_rem_pio2+0x190>
 8012e10:	2200      	movs	r2, #0
 8012e12:	4b3a      	ldr	r3, [pc, #232]	; (8012efc <__kernel_rem_pio2+0x33c>)
 8012e14:	f7ed fe8e 	bl	8000b34 <__aeabi_dcmpge>
 8012e18:	2800      	cmp	r0, #0
 8012e1a:	d139      	bne.n	8012e90 <__kernel_rem_pio2+0x2d0>
 8012e1c:	9002      	str	r0, [sp, #8]
 8012e1e:	2200      	movs	r2, #0
 8012e20:	2300      	movs	r3, #0
 8012e22:	4630      	mov	r0, r6
 8012e24:	4639      	mov	r1, r7
 8012e26:	f7ed fe67 	bl	8000af8 <__aeabi_dcmpeq>
 8012e2a:	2800      	cmp	r0, #0
 8012e2c:	f000 80c7 	beq.w	8012fbe <__kernel_rem_pio2+0x3fe>
 8012e30:	1e65      	subs	r5, r4, #1
 8012e32:	462b      	mov	r3, r5
 8012e34:	2200      	movs	r2, #0
 8012e36:	9904      	ldr	r1, [sp, #16]
 8012e38:	428b      	cmp	r3, r1
 8012e3a:	da6a      	bge.n	8012f12 <__kernel_rem_pio2+0x352>
 8012e3c:	2a00      	cmp	r2, #0
 8012e3e:	f000 8088 	beq.w	8012f52 <__kernel_rem_pio2+0x392>
 8012e42:	ab0e      	add	r3, sp, #56	; 0x38
 8012e44:	f1aa 0a18 	sub.w	sl, sl, #24
 8012e48:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	f000 80b4 	beq.w	8012fba <__kernel_rem_pio2+0x3fa>
 8012e52:	4650      	mov	r0, sl
 8012e54:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012ee0 <__kernel_rem_pio2+0x320>
 8012e58:	f000 fb3a 	bl	80134d0 <scalbn>
 8012e5c:	00ec      	lsls	r4, r5, #3
 8012e5e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012e60:	191e      	adds	r6, r3, r4
 8012e62:	ec59 8b10 	vmov	r8, r9, d0
 8012e66:	f106 0a08 	add.w	sl, r6, #8
 8012e6a:	462f      	mov	r7, r5
 8012e6c:	2f00      	cmp	r7, #0
 8012e6e:	f280 80df 	bge.w	8013030 <__kernel_rem_pio2+0x470>
 8012e72:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012ed8 <__kernel_rem_pio2+0x318>
 8012e76:	f04f 0a00 	mov.w	sl, #0
 8012e7a:	eba5 030a 	sub.w	r3, r5, sl
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	f2c0 810a 	blt.w	8013098 <__kernel_rem_pio2+0x4d8>
 8012e84:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012f00 <__kernel_rem_pio2+0x340>
 8012e88:	ec59 8b18 	vmov	r8, r9, d8
 8012e8c:	2700      	movs	r7, #0
 8012e8e:	e0f5      	b.n	801307c <__kernel_rem_pio2+0x4bc>
 8012e90:	2302      	movs	r3, #2
 8012e92:	9302      	str	r3, [sp, #8]
 8012e94:	e760      	b.n	8012d58 <__kernel_rem_pio2+0x198>
 8012e96:	ab0e      	add	r3, sp, #56	; 0x38
 8012e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e9c:	b94d      	cbnz	r5, 8012eb2 <__kernel_rem_pio2+0x2f2>
 8012e9e:	b12b      	cbz	r3, 8012eac <__kernel_rem_pio2+0x2ec>
 8012ea0:	a80e      	add	r0, sp, #56	; 0x38
 8012ea2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012ea6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012eaa:	2301      	movs	r3, #1
 8012eac:	3201      	adds	r2, #1
 8012eae:	461d      	mov	r5, r3
 8012eb0:	e759      	b.n	8012d66 <__kernel_rem_pio2+0x1a6>
 8012eb2:	a80e      	add	r0, sp, #56	; 0x38
 8012eb4:	1acb      	subs	r3, r1, r3
 8012eb6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012eba:	462b      	mov	r3, r5
 8012ebc:	e7f6      	b.n	8012eac <__kernel_rem_pio2+0x2ec>
 8012ebe:	1e62      	subs	r2, r4, #1
 8012ec0:	ab0e      	add	r3, sp, #56	; 0x38
 8012ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ec6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012eca:	a90e      	add	r1, sp, #56	; 0x38
 8012ecc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012ed0:	e757      	b.n	8012d82 <__kernel_rem_pio2+0x1c2>
 8012ed2:	bf00      	nop
 8012ed4:	f3af 8000 	nop.w
	...
 8012ee4:	3ff00000 	.word	0x3ff00000
 8012ee8:	080181a8 	.word	0x080181a8
 8012eec:	40200000 	.word	0x40200000
 8012ef0:	3ff00000 	.word	0x3ff00000
 8012ef4:	3e700000 	.word	0x3e700000
 8012ef8:	41700000 	.word	0x41700000
 8012efc:	3fe00000 	.word	0x3fe00000
 8012f00:	08018168 	.word	0x08018168
 8012f04:	1e62      	subs	r2, r4, #1
 8012f06:	ab0e      	add	r3, sp, #56	; 0x38
 8012f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f0c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012f10:	e7db      	b.n	8012eca <__kernel_rem_pio2+0x30a>
 8012f12:	a90e      	add	r1, sp, #56	; 0x38
 8012f14:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012f18:	3b01      	subs	r3, #1
 8012f1a:	430a      	orrs	r2, r1
 8012f1c:	e78b      	b.n	8012e36 <__kernel_rem_pio2+0x276>
 8012f1e:	3301      	adds	r3, #1
 8012f20:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012f24:	2900      	cmp	r1, #0
 8012f26:	d0fa      	beq.n	8012f1e <__kernel_rem_pio2+0x35e>
 8012f28:	9a08      	ldr	r2, [sp, #32]
 8012f2a:	4422      	add	r2, r4
 8012f2c:	00d2      	lsls	r2, r2, #3
 8012f2e:	a922      	add	r1, sp, #136	; 0x88
 8012f30:	18e3      	adds	r3, r4, r3
 8012f32:	9206      	str	r2, [sp, #24]
 8012f34:	440a      	add	r2, r1
 8012f36:	9302      	str	r3, [sp, #8]
 8012f38:	f10b 0108 	add.w	r1, fp, #8
 8012f3c:	f102 0308 	add.w	r3, r2, #8
 8012f40:	1c66      	adds	r6, r4, #1
 8012f42:	910a      	str	r1, [sp, #40]	; 0x28
 8012f44:	2500      	movs	r5, #0
 8012f46:	930d      	str	r3, [sp, #52]	; 0x34
 8012f48:	9b02      	ldr	r3, [sp, #8]
 8012f4a:	42b3      	cmp	r3, r6
 8012f4c:	da04      	bge.n	8012f58 <__kernel_rem_pio2+0x398>
 8012f4e:	461c      	mov	r4, r3
 8012f50:	e6a6      	b.n	8012ca0 <__kernel_rem_pio2+0xe0>
 8012f52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012f54:	2301      	movs	r3, #1
 8012f56:	e7e3      	b.n	8012f20 <__kernel_rem_pio2+0x360>
 8012f58:	9b06      	ldr	r3, [sp, #24]
 8012f5a:	18ef      	adds	r7, r5, r3
 8012f5c:	ab22      	add	r3, sp, #136	; 0x88
 8012f5e:	441f      	add	r7, r3
 8012f60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f62:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012f66:	f7ed faf5 	bl	8000554 <__aeabi_i2d>
 8012f6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f6c:	461c      	mov	r4, r3
 8012f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012f70:	e9c7 0100 	strd	r0, r1, [r7]
 8012f74:	eb03 0b05 	add.w	fp, r3, r5
 8012f78:	2700      	movs	r7, #0
 8012f7a:	f04f 0800 	mov.w	r8, #0
 8012f7e:	f04f 0900 	mov.w	r9, #0
 8012f82:	9b07      	ldr	r3, [sp, #28]
 8012f84:	429f      	cmp	r7, r3
 8012f86:	dd08      	ble.n	8012f9a <__kernel_rem_pio2+0x3da>
 8012f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f8a:	aa72      	add	r2, sp, #456	; 0x1c8
 8012f8c:	18eb      	adds	r3, r5, r3
 8012f8e:	4413      	add	r3, r2
 8012f90:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012f94:	3601      	adds	r6, #1
 8012f96:	3508      	adds	r5, #8
 8012f98:	e7d6      	b.n	8012f48 <__kernel_rem_pio2+0x388>
 8012f9a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012f9e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012fa2:	f7ed fb41 	bl	8000628 <__aeabi_dmul>
 8012fa6:	4602      	mov	r2, r0
 8012fa8:	460b      	mov	r3, r1
 8012faa:	4640      	mov	r0, r8
 8012fac:	4649      	mov	r1, r9
 8012fae:	f7ed f985 	bl	80002bc <__adddf3>
 8012fb2:	3701      	adds	r7, #1
 8012fb4:	4680      	mov	r8, r0
 8012fb6:	4689      	mov	r9, r1
 8012fb8:	e7e3      	b.n	8012f82 <__kernel_rem_pio2+0x3c2>
 8012fba:	3d01      	subs	r5, #1
 8012fbc:	e741      	b.n	8012e42 <__kernel_rem_pio2+0x282>
 8012fbe:	f1ca 0000 	rsb	r0, sl, #0
 8012fc2:	ec47 6b10 	vmov	d0, r6, r7
 8012fc6:	f000 fa83 	bl	80134d0 <scalbn>
 8012fca:	ec57 6b10 	vmov	r6, r7, d0
 8012fce:	2200      	movs	r2, #0
 8012fd0:	4b99      	ldr	r3, [pc, #612]	; (8013238 <__kernel_rem_pio2+0x678>)
 8012fd2:	ee10 0a10 	vmov	r0, s0
 8012fd6:	4639      	mov	r1, r7
 8012fd8:	f7ed fdac 	bl	8000b34 <__aeabi_dcmpge>
 8012fdc:	b1f8      	cbz	r0, 801301e <__kernel_rem_pio2+0x45e>
 8012fde:	2200      	movs	r2, #0
 8012fe0:	4b96      	ldr	r3, [pc, #600]	; (801323c <__kernel_rem_pio2+0x67c>)
 8012fe2:	4630      	mov	r0, r6
 8012fe4:	4639      	mov	r1, r7
 8012fe6:	f7ed fb1f 	bl	8000628 <__aeabi_dmul>
 8012fea:	f7ed fdcd 	bl	8000b88 <__aeabi_d2iz>
 8012fee:	4680      	mov	r8, r0
 8012ff0:	f7ed fab0 	bl	8000554 <__aeabi_i2d>
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	4b90      	ldr	r3, [pc, #576]	; (8013238 <__kernel_rem_pio2+0x678>)
 8012ff8:	f7ed fb16 	bl	8000628 <__aeabi_dmul>
 8012ffc:	460b      	mov	r3, r1
 8012ffe:	4602      	mov	r2, r0
 8013000:	4639      	mov	r1, r7
 8013002:	4630      	mov	r0, r6
 8013004:	f7ed f958 	bl	80002b8 <__aeabi_dsub>
 8013008:	f7ed fdbe 	bl	8000b88 <__aeabi_d2iz>
 801300c:	1c65      	adds	r5, r4, #1
 801300e:	ab0e      	add	r3, sp, #56	; 0x38
 8013010:	f10a 0a18 	add.w	sl, sl, #24
 8013014:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013018:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801301c:	e719      	b.n	8012e52 <__kernel_rem_pio2+0x292>
 801301e:	4630      	mov	r0, r6
 8013020:	4639      	mov	r1, r7
 8013022:	f7ed fdb1 	bl	8000b88 <__aeabi_d2iz>
 8013026:	ab0e      	add	r3, sp, #56	; 0x38
 8013028:	4625      	mov	r5, r4
 801302a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801302e:	e710      	b.n	8012e52 <__kernel_rem_pio2+0x292>
 8013030:	ab0e      	add	r3, sp, #56	; 0x38
 8013032:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8013036:	f7ed fa8d 	bl	8000554 <__aeabi_i2d>
 801303a:	4642      	mov	r2, r8
 801303c:	464b      	mov	r3, r9
 801303e:	f7ed faf3 	bl	8000628 <__aeabi_dmul>
 8013042:	2200      	movs	r2, #0
 8013044:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8013048:	4b7c      	ldr	r3, [pc, #496]	; (801323c <__kernel_rem_pio2+0x67c>)
 801304a:	4640      	mov	r0, r8
 801304c:	4649      	mov	r1, r9
 801304e:	f7ed faeb 	bl	8000628 <__aeabi_dmul>
 8013052:	3f01      	subs	r7, #1
 8013054:	4680      	mov	r8, r0
 8013056:	4689      	mov	r9, r1
 8013058:	e708      	b.n	8012e6c <__kernel_rem_pio2+0x2ac>
 801305a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801305e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013062:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8013066:	f7ed fadf 	bl	8000628 <__aeabi_dmul>
 801306a:	4602      	mov	r2, r0
 801306c:	460b      	mov	r3, r1
 801306e:	4640      	mov	r0, r8
 8013070:	4649      	mov	r1, r9
 8013072:	f7ed f923 	bl	80002bc <__adddf3>
 8013076:	3701      	adds	r7, #1
 8013078:	4680      	mov	r8, r0
 801307a:	4689      	mov	r9, r1
 801307c:	9b04      	ldr	r3, [sp, #16]
 801307e:	429f      	cmp	r7, r3
 8013080:	dc01      	bgt.n	8013086 <__kernel_rem_pio2+0x4c6>
 8013082:	45ba      	cmp	sl, r7
 8013084:	dae9      	bge.n	801305a <__kernel_rem_pio2+0x49a>
 8013086:	ab4a      	add	r3, sp, #296	; 0x128
 8013088:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801308c:	e9c3 8900 	strd	r8, r9, [r3]
 8013090:	f10a 0a01 	add.w	sl, sl, #1
 8013094:	3e08      	subs	r6, #8
 8013096:	e6f0      	b.n	8012e7a <__kernel_rem_pio2+0x2ba>
 8013098:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801309a:	2b03      	cmp	r3, #3
 801309c:	d85b      	bhi.n	8013156 <__kernel_rem_pio2+0x596>
 801309e:	e8df f003 	tbb	[pc, r3]
 80130a2:	264a      	.short	0x264a
 80130a4:	0226      	.short	0x0226
 80130a6:	ab9a      	add	r3, sp, #616	; 0x268
 80130a8:	441c      	add	r4, r3
 80130aa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80130ae:	46a2      	mov	sl, r4
 80130b0:	46ab      	mov	fp, r5
 80130b2:	f1bb 0f00 	cmp.w	fp, #0
 80130b6:	dc6c      	bgt.n	8013192 <__kernel_rem_pio2+0x5d2>
 80130b8:	46a2      	mov	sl, r4
 80130ba:	46ab      	mov	fp, r5
 80130bc:	f1bb 0f01 	cmp.w	fp, #1
 80130c0:	f300 8086 	bgt.w	80131d0 <__kernel_rem_pio2+0x610>
 80130c4:	2000      	movs	r0, #0
 80130c6:	2100      	movs	r1, #0
 80130c8:	2d01      	cmp	r5, #1
 80130ca:	f300 80a0 	bgt.w	801320e <__kernel_rem_pio2+0x64e>
 80130ce:	9b02      	ldr	r3, [sp, #8]
 80130d0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80130d4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80130d8:	2b00      	cmp	r3, #0
 80130da:	f040 809e 	bne.w	801321a <__kernel_rem_pio2+0x65a>
 80130de:	9b01      	ldr	r3, [sp, #4]
 80130e0:	e9c3 7800 	strd	r7, r8, [r3]
 80130e4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80130e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80130ec:	e033      	b.n	8013156 <__kernel_rem_pio2+0x596>
 80130ee:	3408      	adds	r4, #8
 80130f0:	ab4a      	add	r3, sp, #296	; 0x128
 80130f2:	441c      	add	r4, r3
 80130f4:	462e      	mov	r6, r5
 80130f6:	2000      	movs	r0, #0
 80130f8:	2100      	movs	r1, #0
 80130fa:	2e00      	cmp	r6, #0
 80130fc:	da3a      	bge.n	8013174 <__kernel_rem_pio2+0x5b4>
 80130fe:	9b02      	ldr	r3, [sp, #8]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d03d      	beq.n	8013180 <__kernel_rem_pio2+0x5c0>
 8013104:	4602      	mov	r2, r0
 8013106:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801310a:	9c01      	ldr	r4, [sp, #4]
 801310c:	e9c4 2300 	strd	r2, r3, [r4]
 8013110:	4602      	mov	r2, r0
 8013112:	460b      	mov	r3, r1
 8013114:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8013118:	f7ed f8ce 	bl	80002b8 <__aeabi_dsub>
 801311c:	ae4c      	add	r6, sp, #304	; 0x130
 801311e:	2401      	movs	r4, #1
 8013120:	42a5      	cmp	r5, r4
 8013122:	da30      	bge.n	8013186 <__kernel_rem_pio2+0x5c6>
 8013124:	9b02      	ldr	r3, [sp, #8]
 8013126:	b113      	cbz	r3, 801312e <__kernel_rem_pio2+0x56e>
 8013128:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801312c:	4619      	mov	r1, r3
 801312e:	9b01      	ldr	r3, [sp, #4]
 8013130:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8013134:	e00f      	b.n	8013156 <__kernel_rem_pio2+0x596>
 8013136:	ab9a      	add	r3, sp, #616	; 0x268
 8013138:	441c      	add	r4, r3
 801313a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801313e:	2000      	movs	r0, #0
 8013140:	2100      	movs	r1, #0
 8013142:	2d00      	cmp	r5, #0
 8013144:	da10      	bge.n	8013168 <__kernel_rem_pio2+0x5a8>
 8013146:	9b02      	ldr	r3, [sp, #8]
 8013148:	b113      	cbz	r3, 8013150 <__kernel_rem_pio2+0x590>
 801314a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801314e:	4619      	mov	r1, r3
 8013150:	9b01      	ldr	r3, [sp, #4]
 8013152:	e9c3 0100 	strd	r0, r1, [r3]
 8013156:	9b06      	ldr	r3, [sp, #24]
 8013158:	f003 0007 	and.w	r0, r3, #7
 801315c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8013160:	ecbd 8b02 	vpop	{d8}
 8013164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013168:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801316c:	f7ed f8a6 	bl	80002bc <__adddf3>
 8013170:	3d01      	subs	r5, #1
 8013172:	e7e6      	b.n	8013142 <__kernel_rem_pio2+0x582>
 8013174:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013178:	f7ed f8a0 	bl	80002bc <__adddf3>
 801317c:	3e01      	subs	r6, #1
 801317e:	e7bc      	b.n	80130fa <__kernel_rem_pio2+0x53a>
 8013180:	4602      	mov	r2, r0
 8013182:	460b      	mov	r3, r1
 8013184:	e7c1      	b.n	801310a <__kernel_rem_pio2+0x54a>
 8013186:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801318a:	f7ed f897 	bl	80002bc <__adddf3>
 801318e:	3401      	adds	r4, #1
 8013190:	e7c6      	b.n	8013120 <__kernel_rem_pio2+0x560>
 8013192:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8013196:	ed3a 7b02 	vldmdb	sl!, {d7}
 801319a:	4640      	mov	r0, r8
 801319c:	ec53 2b17 	vmov	r2, r3, d7
 80131a0:	4649      	mov	r1, r9
 80131a2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80131a6:	f7ed f889 	bl	80002bc <__adddf3>
 80131aa:	4602      	mov	r2, r0
 80131ac:	460b      	mov	r3, r1
 80131ae:	4606      	mov	r6, r0
 80131b0:	460f      	mov	r7, r1
 80131b2:	4640      	mov	r0, r8
 80131b4:	4649      	mov	r1, r9
 80131b6:	f7ed f87f 	bl	80002b8 <__aeabi_dsub>
 80131ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80131be:	f7ed f87d 	bl	80002bc <__adddf3>
 80131c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80131c6:	e9ca 0100 	strd	r0, r1, [sl]
 80131ca:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80131ce:	e770      	b.n	80130b2 <__kernel_rem_pio2+0x4f2>
 80131d0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80131d4:	ed3a 7b02 	vldmdb	sl!, {d7}
 80131d8:	4630      	mov	r0, r6
 80131da:	ec53 2b17 	vmov	r2, r3, d7
 80131de:	4639      	mov	r1, r7
 80131e0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80131e4:	f7ed f86a 	bl	80002bc <__adddf3>
 80131e8:	4602      	mov	r2, r0
 80131ea:	460b      	mov	r3, r1
 80131ec:	4680      	mov	r8, r0
 80131ee:	4689      	mov	r9, r1
 80131f0:	4630      	mov	r0, r6
 80131f2:	4639      	mov	r1, r7
 80131f4:	f7ed f860 	bl	80002b8 <__aeabi_dsub>
 80131f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80131fc:	f7ed f85e 	bl	80002bc <__adddf3>
 8013200:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013204:	e9ca 0100 	strd	r0, r1, [sl]
 8013208:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801320c:	e756      	b.n	80130bc <__kernel_rem_pio2+0x4fc>
 801320e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013212:	f7ed f853 	bl	80002bc <__adddf3>
 8013216:	3d01      	subs	r5, #1
 8013218:	e756      	b.n	80130c8 <__kernel_rem_pio2+0x508>
 801321a:	9b01      	ldr	r3, [sp, #4]
 801321c:	9a01      	ldr	r2, [sp, #4]
 801321e:	601f      	str	r7, [r3, #0]
 8013220:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8013224:	605c      	str	r4, [r3, #4]
 8013226:	609d      	str	r5, [r3, #8]
 8013228:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801322c:	60d3      	str	r3, [r2, #12]
 801322e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013232:	6110      	str	r0, [r2, #16]
 8013234:	6153      	str	r3, [r2, #20]
 8013236:	e78e      	b.n	8013156 <__kernel_rem_pio2+0x596>
 8013238:	41700000 	.word	0x41700000
 801323c:	3e700000 	.word	0x3e700000

08013240 <__kernel_sin>:
 8013240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013244:	ec55 4b10 	vmov	r4, r5, d0
 8013248:	b085      	sub	sp, #20
 801324a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801324e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8013252:	ed8d 1b00 	vstr	d1, [sp]
 8013256:	9002      	str	r0, [sp, #8]
 8013258:	da06      	bge.n	8013268 <__kernel_sin+0x28>
 801325a:	ee10 0a10 	vmov	r0, s0
 801325e:	4629      	mov	r1, r5
 8013260:	f7ed fc92 	bl	8000b88 <__aeabi_d2iz>
 8013264:	2800      	cmp	r0, #0
 8013266:	d051      	beq.n	801330c <__kernel_sin+0xcc>
 8013268:	4622      	mov	r2, r4
 801326a:	462b      	mov	r3, r5
 801326c:	4620      	mov	r0, r4
 801326e:	4629      	mov	r1, r5
 8013270:	f7ed f9da 	bl	8000628 <__aeabi_dmul>
 8013274:	4682      	mov	sl, r0
 8013276:	468b      	mov	fp, r1
 8013278:	4602      	mov	r2, r0
 801327a:	460b      	mov	r3, r1
 801327c:	4620      	mov	r0, r4
 801327e:	4629      	mov	r1, r5
 8013280:	f7ed f9d2 	bl	8000628 <__aeabi_dmul>
 8013284:	a341      	add	r3, pc, #260	; (adr r3, 801338c <__kernel_sin+0x14c>)
 8013286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801328a:	4680      	mov	r8, r0
 801328c:	4689      	mov	r9, r1
 801328e:	4650      	mov	r0, sl
 8013290:	4659      	mov	r1, fp
 8013292:	f7ed f9c9 	bl	8000628 <__aeabi_dmul>
 8013296:	a33f      	add	r3, pc, #252	; (adr r3, 8013394 <__kernel_sin+0x154>)
 8013298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801329c:	f7ed f80c 	bl	80002b8 <__aeabi_dsub>
 80132a0:	4652      	mov	r2, sl
 80132a2:	465b      	mov	r3, fp
 80132a4:	f7ed f9c0 	bl	8000628 <__aeabi_dmul>
 80132a8:	a33c      	add	r3, pc, #240	; (adr r3, 801339c <__kernel_sin+0x15c>)
 80132aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132ae:	f7ed f805 	bl	80002bc <__adddf3>
 80132b2:	4652      	mov	r2, sl
 80132b4:	465b      	mov	r3, fp
 80132b6:	f7ed f9b7 	bl	8000628 <__aeabi_dmul>
 80132ba:	a33a      	add	r3, pc, #232	; (adr r3, 80133a4 <__kernel_sin+0x164>)
 80132bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132c0:	f7ec fffa 	bl	80002b8 <__aeabi_dsub>
 80132c4:	4652      	mov	r2, sl
 80132c6:	465b      	mov	r3, fp
 80132c8:	f7ed f9ae 	bl	8000628 <__aeabi_dmul>
 80132cc:	a337      	add	r3, pc, #220	; (adr r3, 80133ac <__kernel_sin+0x16c>)
 80132ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132d2:	f7ec fff3 	bl	80002bc <__adddf3>
 80132d6:	9b02      	ldr	r3, [sp, #8]
 80132d8:	4606      	mov	r6, r0
 80132da:	460f      	mov	r7, r1
 80132dc:	b9db      	cbnz	r3, 8013316 <__kernel_sin+0xd6>
 80132de:	4602      	mov	r2, r0
 80132e0:	460b      	mov	r3, r1
 80132e2:	4650      	mov	r0, sl
 80132e4:	4659      	mov	r1, fp
 80132e6:	f7ed f99f 	bl	8000628 <__aeabi_dmul>
 80132ea:	a325      	add	r3, pc, #148	; (adr r3, 8013380 <__kernel_sin+0x140>)
 80132ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132f0:	f7ec ffe2 	bl	80002b8 <__aeabi_dsub>
 80132f4:	4642      	mov	r2, r8
 80132f6:	464b      	mov	r3, r9
 80132f8:	f7ed f996 	bl	8000628 <__aeabi_dmul>
 80132fc:	4602      	mov	r2, r0
 80132fe:	460b      	mov	r3, r1
 8013300:	4620      	mov	r0, r4
 8013302:	4629      	mov	r1, r5
 8013304:	f7ec ffda 	bl	80002bc <__adddf3>
 8013308:	4604      	mov	r4, r0
 801330a:	460d      	mov	r5, r1
 801330c:	ec45 4b10 	vmov	d0, r4, r5
 8013310:	b005      	add	sp, #20
 8013312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013316:	2200      	movs	r2, #0
 8013318:	4b1b      	ldr	r3, [pc, #108]	; (8013388 <__kernel_sin+0x148>)
 801331a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801331e:	f7ed f983 	bl	8000628 <__aeabi_dmul>
 8013322:	4632      	mov	r2, r6
 8013324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013328:	463b      	mov	r3, r7
 801332a:	4640      	mov	r0, r8
 801332c:	4649      	mov	r1, r9
 801332e:	f7ed f97b 	bl	8000628 <__aeabi_dmul>
 8013332:	4602      	mov	r2, r0
 8013334:	460b      	mov	r3, r1
 8013336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801333a:	f7ec ffbd 	bl	80002b8 <__aeabi_dsub>
 801333e:	4652      	mov	r2, sl
 8013340:	465b      	mov	r3, fp
 8013342:	f7ed f971 	bl	8000628 <__aeabi_dmul>
 8013346:	e9dd 2300 	ldrd	r2, r3, [sp]
 801334a:	f7ec ffb5 	bl	80002b8 <__aeabi_dsub>
 801334e:	a30c      	add	r3, pc, #48	; (adr r3, 8013380 <__kernel_sin+0x140>)
 8013350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013354:	4606      	mov	r6, r0
 8013356:	460f      	mov	r7, r1
 8013358:	4640      	mov	r0, r8
 801335a:	4649      	mov	r1, r9
 801335c:	f7ed f964 	bl	8000628 <__aeabi_dmul>
 8013360:	4602      	mov	r2, r0
 8013362:	460b      	mov	r3, r1
 8013364:	4630      	mov	r0, r6
 8013366:	4639      	mov	r1, r7
 8013368:	f7ec ffa8 	bl	80002bc <__adddf3>
 801336c:	4602      	mov	r2, r0
 801336e:	460b      	mov	r3, r1
 8013370:	4620      	mov	r0, r4
 8013372:	4629      	mov	r1, r5
 8013374:	f7ec ffa0 	bl	80002b8 <__aeabi_dsub>
 8013378:	e7c6      	b.n	8013308 <__kernel_sin+0xc8>
 801337a:	bf00      	nop
 801337c:	f3af 8000 	nop.w
 8013380:	55555549 	.word	0x55555549
 8013384:	3fc55555 	.word	0x3fc55555
 8013388:	3fe00000 	.word	0x3fe00000
 801338c:	5acfd57c 	.word	0x5acfd57c
 8013390:	3de5d93a 	.word	0x3de5d93a
 8013394:	8a2b9ceb 	.word	0x8a2b9ceb
 8013398:	3e5ae5e6 	.word	0x3e5ae5e6
 801339c:	57b1fe7d 	.word	0x57b1fe7d
 80133a0:	3ec71de3 	.word	0x3ec71de3
 80133a4:	19c161d5 	.word	0x19c161d5
 80133a8:	3f2a01a0 	.word	0x3f2a01a0
 80133ac:	1110f8a6 	.word	0x1110f8a6
 80133b0:	3f811111 	.word	0x3f811111

080133b4 <fabs>:
 80133b4:	ec51 0b10 	vmov	r0, r1, d0
 80133b8:	ee10 2a10 	vmov	r2, s0
 80133bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80133c0:	ec43 2b10 	vmov	d0, r2, r3
 80133c4:	4770      	bx	lr
	...

080133c8 <floor>:
 80133c8:	ec51 0b10 	vmov	r0, r1, d0
 80133cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80133d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80133d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80133d8:	2e13      	cmp	r6, #19
 80133da:	460c      	mov	r4, r1
 80133dc:	ee10 5a10 	vmov	r5, s0
 80133e0:	4680      	mov	r8, r0
 80133e2:	dc34      	bgt.n	801344e <floor+0x86>
 80133e4:	2e00      	cmp	r6, #0
 80133e6:	da16      	bge.n	8013416 <floor+0x4e>
 80133e8:	a335      	add	r3, pc, #212	; (adr r3, 80134c0 <floor+0xf8>)
 80133ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133ee:	f7ec ff65 	bl	80002bc <__adddf3>
 80133f2:	2200      	movs	r2, #0
 80133f4:	2300      	movs	r3, #0
 80133f6:	f7ed fba7 	bl	8000b48 <__aeabi_dcmpgt>
 80133fa:	b148      	cbz	r0, 8013410 <floor+0x48>
 80133fc:	2c00      	cmp	r4, #0
 80133fe:	da59      	bge.n	80134b4 <floor+0xec>
 8013400:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013404:	4a30      	ldr	r2, [pc, #192]	; (80134c8 <floor+0x100>)
 8013406:	432b      	orrs	r3, r5
 8013408:	2500      	movs	r5, #0
 801340a:	42ab      	cmp	r3, r5
 801340c:	bf18      	it	ne
 801340e:	4614      	movne	r4, r2
 8013410:	4621      	mov	r1, r4
 8013412:	4628      	mov	r0, r5
 8013414:	e025      	b.n	8013462 <floor+0x9a>
 8013416:	4f2d      	ldr	r7, [pc, #180]	; (80134cc <floor+0x104>)
 8013418:	4137      	asrs	r7, r6
 801341a:	ea01 0307 	and.w	r3, r1, r7
 801341e:	4303      	orrs	r3, r0
 8013420:	d01f      	beq.n	8013462 <floor+0x9a>
 8013422:	a327      	add	r3, pc, #156	; (adr r3, 80134c0 <floor+0xf8>)
 8013424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013428:	f7ec ff48 	bl	80002bc <__adddf3>
 801342c:	2200      	movs	r2, #0
 801342e:	2300      	movs	r3, #0
 8013430:	f7ed fb8a 	bl	8000b48 <__aeabi_dcmpgt>
 8013434:	2800      	cmp	r0, #0
 8013436:	d0eb      	beq.n	8013410 <floor+0x48>
 8013438:	2c00      	cmp	r4, #0
 801343a:	bfbe      	ittt	lt
 801343c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013440:	fa43 f606 	asrlt.w	r6, r3, r6
 8013444:	19a4      	addlt	r4, r4, r6
 8013446:	ea24 0407 	bic.w	r4, r4, r7
 801344a:	2500      	movs	r5, #0
 801344c:	e7e0      	b.n	8013410 <floor+0x48>
 801344e:	2e33      	cmp	r6, #51	; 0x33
 8013450:	dd0b      	ble.n	801346a <floor+0xa2>
 8013452:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013456:	d104      	bne.n	8013462 <floor+0x9a>
 8013458:	ee10 2a10 	vmov	r2, s0
 801345c:	460b      	mov	r3, r1
 801345e:	f7ec ff2d 	bl	80002bc <__adddf3>
 8013462:	ec41 0b10 	vmov	d0, r0, r1
 8013466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801346a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801346e:	f04f 33ff 	mov.w	r3, #4294967295
 8013472:	fa23 f707 	lsr.w	r7, r3, r7
 8013476:	4207      	tst	r7, r0
 8013478:	d0f3      	beq.n	8013462 <floor+0x9a>
 801347a:	a311      	add	r3, pc, #68	; (adr r3, 80134c0 <floor+0xf8>)
 801347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013480:	f7ec ff1c 	bl	80002bc <__adddf3>
 8013484:	2200      	movs	r2, #0
 8013486:	2300      	movs	r3, #0
 8013488:	f7ed fb5e 	bl	8000b48 <__aeabi_dcmpgt>
 801348c:	2800      	cmp	r0, #0
 801348e:	d0bf      	beq.n	8013410 <floor+0x48>
 8013490:	2c00      	cmp	r4, #0
 8013492:	da02      	bge.n	801349a <floor+0xd2>
 8013494:	2e14      	cmp	r6, #20
 8013496:	d103      	bne.n	80134a0 <floor+0xd8>
 8013498:	3401      	adds	r4, #1
 801349a:	ea25 0507 	bic.w	r5, r5, r7
 801349e:	e7b7      	b.n	8013410 <floor+0x48>
 80134a0:	2301      	movs	r3, #1
 80134a2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80134a6:	fa03 f606 	lsl.w	r6, r3, r6
 80134aa:	4435      	add	r5, r6
 80134ac:	4545      	cmp	r5, r8
 80134ae:	bf38      	it	cc
 80134b0:	18e4      	addcc	r4, r4, r3
 80134b2:	e7f2      	b.n	801349a <floor+0xd2>
 80134b4:	2500      	movs	r5, #0
 80134b6:	462c      	mov	r4, r5
 80134b8:	e7aa      	b.n	8013410 <floor+0x48>
 80134ba:	bf00      	nop
 80134bc:	f3af 8000 	nop.w
 80134c0:	8800759c 	.word	0x8800759c
 80134c4:	7e37e43c 	.word	0x7e37e43c
 80134c8:	bff00000 	.word	0xbff00000
 80134cc:	000fffff 	.word	0x000fffff

080134d0 <scalbn>:
 80134d0:	b570      	push	{r4, r5, r6, lr}
 80134d2:	ec55 4b10 	vmov	r4, r5, d0
 80134d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80134da:	4606      	mov	r6, r0
 80134dc:	462b      	mov	r3, r5
 80134de:	b9aa      	cbnz	r2, 801350c <scalbn+0x3c>
 80134e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80134e4:	4323      	orrs	r3, r4
 80134e6:	d03b      	beq.n	8013560 <scalbn+0x90>
 80134e8:	4b31      	ldr	r3, [pc, #196]	; (80135b0 <scalbn+0xe0>)
 80134ea:	4629      	mov	r1, r5
 80134ec:	2200      	movs	r2, #0
 80134ee:	ee10 0a10 	vmov	r0, s0
 80134f2:	f7ed f899 	bl	8000628 <__aeabi_dmul>
 80134f6:	4b2f      	ldr	r3, [pc, #188]	; (80135b4 <scalbn+0xe4>)
 80134f8:	429e      	cmp	r6, r3
 80134fa:	4604      	mov	r4, r0
 80134fc:	460d      	mov	r5, r1
 80134fe:	da12      	bge.n	8013526 <scalbn+0x56>
 8013500:	a327      	add	r3, pc, #156	; (adr r3, 80135a0 <scalbn+0xd0>)
 8013502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013506:	f7ed f88f 	bl	8000628 <__aeabi_dmul>
 801350a:	e009      	b.n	8013520 <scalbn+0x50>
 801350c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013510:	428a      	cmp	r2, r1
 8013512:	d10c      	bne.n	801352e <scalbn+0x5e>
 8013514:	ee10 2a10 	vmov	r2, s0
 8013518:	4620      	mov	r0, r4
 801351a:	4629      	mov	r1, r5
 801351c:	f7ec fece 	bl	80002bc <__adddf3>
 8013520:	4604      	mov	r4, r0
 8013522:	460d      	mov	r5, r1
 8013524:	e01c      	b.n	8013560 <scalbn+0x90>
 8013526:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801352a:	460b      	mov	r3, r1
 801352c:	3a36      	subs	r2, #54	; 0x36
 801352e:	4432      	add	r2, r6
 8013530:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013534:	428a      	cmp	r2, r1
 8013536:	dd0b      	ble.n	8013550 <scalbn+0x80>
 8013538:	ec45 4b11 	vmov	d1, r4, r5
 801353c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80135a8 <scalbn+0xd8>
 8013540:	f000 f83c 	bl	80135bc <copysign>
 8013544:	a318      	add	r3, pc, #96	; (adr r3, 80135a8 <scalbn+0xd8>)
 8013546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801354a:	ec51 0b10 	vmov	r0, r1, d0
 801354e:	e7da      	b.n	8013506 <scalbn+0x36>
 8013550:	2a00      	cmp	r2, #0
 8013552:	dd08      	ble.n	8013566 <scalbn+0x96>
 8013554:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013558:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801355c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013560:	ec45 4b10 	vmov	d0, r4, r5
 8013564:	bd70      	pop	{r4, r5, r6, pc}
 8013566:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801356a:	da0d      	bge.n	8013588 <scalbn+0xb8>
 801356c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013570:	429e      	cmp	r6, r3
 8013572:	ec45 4b11 	vmov	d1, r4, r5
 8013576:	dce1      	bgt.n	801353c <scalbn+0x6c>
 8013578:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80135a0 <scalbn+0xd0>
 801357c:	f000 f81e 	bl	80135bc <copysign>
 8013580:	a307      	add	r3, pc, #28	; (adr r3, 80135a0 <scalbn+0xd0>)
 8013582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013586:	e7e0      	b.n	801354a <scalbn+0x7a>
 8013588:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801358c:	3236      	adds	r2, #54	; 0x36
 801358e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013592:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013596:	4620      	mov	r0, r4
 8013598:	4629      	mov	r1, r5
 801359a:	2200      	movs	r2, #0
 801359c:	4b06      	ldr	r3, [pc, #24]	; (80135b8 <scalbn+0xe8>)
 801359e:	e7b2      	b.n	8013506 <scalbn+0x36>
 80135a0:	c2f8f359 	.word	0xc2f8f359
 80135a4:	01a56e1f 	.word	0x01a56e1f
 80135a8:	8800759c 	.word	0x8800759c
 80135ac:	7e37e43c 	.word	0x7e37e43c
 80135b0:	43500000 	.word	0x43500000
 80135b4:	ffff3cb0 	.word	0xffff3cb0
 80135b8:	3c900000 	.word	0x3c900000

080135bc <copysign>:
 80135bc:	ec51 0b10 	vmov	r0, r1, d0
 80135c0:	ee11 0a90 	vmov	r0, s3
 80135c4:	ee10 2a10 	vmov	r2, s0
 80135c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80135cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80135d0:	ea41 0300 	orr.w	r3, r1, r0
 80135d4:	ec43 2b10 	vmov	d0, r2, r3
 80135d8:	4770      	bx	lr
	...

080135dc <__errno>:
 80135dc:	4b01      	ldr	r3, [pc, #4]	; (80135e4 <__errno+0x8>)
 80135de:	6818      	ldr	r0, [r3, #0]
 80135e0:	4770      	bx	lr
 80135e2:	bf00      	nop
 80135e4:	2000000c 	.word	0x2000000c

080135e8 <__libc_init_array>:
 80135e8:	b570      	push	{r4, r5, r6, lr}
 80135ea:	4e0d      	ldr	r6, [pc, #52]	; (8013620 <__libc_init_array+0x38>)
 80135ec:	4c0d      	ldr	r4, [pc, #52]	; (8013624 <__libc_init_array+0x3c>)
 80135ee:	1ba4      	subs	r4, r4, r6
 80135f0:	10a4      	asrs	r4, r4, #2
 80135f2:	2500      	movs	r5, #0
 80135f4:	42a5      	cmp	r5, r4
 80135f6:	d109      	bne.n	801360c <__libc_init_array+0x24>
 80135f8:	4e0b      	ldr	r6, [pc, #44]	; (8013628 <__libc_init_array+0x40>)
 80135fa:	4c0c      	ldr	r4, [pc, #48]	; (801362c <__libc_init_array+0x44>)
 80135fc:	f004 f9e8 	bl	80179d0 <_init>
 8013600:	1ba4      	subs	r4, r4, r6
 8013602:	10a4      	asrs	r4, r4, #2
 8013604:	2500      	movs	r5, #0
 8013606:	42a5      	cmp	r5, r4
 8013608:	d105      	bne.n	8013616 <__libc_init_array+0x2e>
 801360a:	bd70      	pop	{r4, r5, r6, pc}
 801360c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013610:	4798      	blx	r3
 8013612:	3501      	adds	r5, #1
 8013614:	e7ee      	b.n	80135f4 <__libc_init_array+0xc>
 8013616:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801361a:	4798      	blx	r3
 801361c:	3501      	adds	r5, #1
 801361e:	e7f2      	b.n	8013606 <__libc_init_array+0x1e>
 8013620:	080184f4 	.word	0x080184f4
 8013624:	080184f4 	.word	0x080184f4
 8013628:	080184f4 	.word	0x080184f4
 801362c:	080184fc 	.word	0x080184fc

08013630 <memcpy>:
 8013630:	b510      	push	{r4, lr}
 8013632:	1e43      	subs	r3, r0, #1
 8013634:	440a      	add	r2, r1
 8013636:	4291      	cmp	r1, r2
 8013638:	d100      	bne.n	801363c <memcpy+0xc>
 801363a:	bd10      	pop	{r4, pc}
 801363c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013640:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013644:	e7f7      	b.n	8013636 <memcpy+0x6>

08013646 <memset>:
 8013646:	4402      	add	r2, r0
 8013648:	4603      	mov	r3, r0
 801364a:	4293      	cmp	r3, r2
 801364c:	d100      	bne.n	8013650 <memset+0xa>
 801364e:	4770      	bx	lr
 8013650:	f803 1b01 	strb.w	r1, [r3], #1
 8013654:	e7f9      	b.n	801364a <memset+0x4>

08013656 <__cvt>:
 8013656:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801365a:	ec55 4b10 	vmov	r4, r5, d0
 801365e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013660:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013664:	2d00      	cmp	r5, #0
 8013666:	460e      	mov	r6, r1
 8013668:	4691      	mov	r9, r2
 801366a:	4619      	mov	r1, r3
 801366c:	bfb8      	it	lt
 801366e:	4622      	movlt	r2, r4
 8013670:	462b      	mov	r3, r5
 8013672:	f027 0720 	bic.w	r7, r7, #32
 8013676:	bfbb      	ittet	lt
 8013678:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801367c:	461d      	movlt	r5, r3
 801367e:	2300      	movge	r3, #0
 8013680:	232d      	movlt	r3, #45	; 0x2d
 8013682:	bfb8      	it	lt
 8013684:	4614      	movlt	r4, r2
 8013686:	2f46      	cmp	r7, #70	; 0x46
 8013688:	700b      	strb	r3, [r1, #0]
 801368a:	d004      	beq.n	8013696 <__cvt+0x40>
 801368c:	2f45      	cmp	r7, #69	; 0x45
 801368e:	d100      	bne.n	8013692 <__cvt+0x3c>
 8013690:	3601      	adds	r6, #1
 8013692:	2102      	movs	r1, #2
 8013694:	e000      	b.n	8013698 <__cvt+0x42>
 8013696:	2103      	movs	r1, #3
 8013698:	ab03      	add	r3, sp, #12
 801369a:	9301      	str	r3, [sp, #4]
 801369c:	ab02      	add	r3, sp, #8
 801369e:	9300      	str	r3, [sp, #0]
 80136a0:	4632      	mov	r2, r6
 80136a2:	4653      	mov	r3, sl
 80136a4:	ec45 4b10 	vmov	d0, r4, r5
 80136a8:	f001 fdfe 	bl	80152a8 <_dtoa_r>
 80136ac:	2f47      	cmp	r7, #71	; 0x47
 80136ae:	4680      	mov	r8, r0
 80136b0:	d102      	bne.n	80136b8 <__cvt+0x62>
 80136b2:	f019 0f01 	tst.w	r9, #1
 80136b6:	d026      	beq.n	8013706 <__cvt+0xb0>
 80136b8:	2f46      	cmp	r7, #70	; 0x46
 80136ba:	eb08 0906 	add.w	r9, r8, r6
 80136be:	d111      	bne.n	80136e4 <__cvt+0x8e>
 80136c0:	f898 3000 	ldrb.w	r3, [r8]
 80136c4:	2b30      	cmp	r3, #48	; 0x30
 80136c6:	d10a      	bne.n	80136de <__cvt+0x88>
 80136c8:	2200      	movs	r2, #0
 80136ca:	2300      	movs	r3, #0
 80136cc:	4620      	mov	r0, r4
 80136ce:	4629      	mov	r1, r5
 80136d0:	f7ed fa12 	bl	8000af8 <__aeabi_dcmpeq>
 80136d4:	b918      	cbnz	r0, 80136de <__cvt+0x88>
 80136d6:	f1c6 0601 	rsb	r6, r6, #1
 80136da:	f8ca 6000 	str.w	r6, [sl]
 80136de:	f8da 3000 	ldr.w	r3, [sl]
 80136e2:	4499      	add	r9, r3
 80136e4:	2200      	movs	r2, #0
 80136e6:	2300      	movs	r3, #0
 80136e8:	4620      	mov	r0, r4
 80136ea:	4629      	mov	r1, r5
 80136ec:	f7ed fa04 	bl	8000af8 <__aeabi_dcmpeq>
 80136f0:	b938      	cbnz	r0, 8013702 <__cvt+0xac>
 80136f2:	2230      	movs	r2, #48	; 0x30
 80136f4:	9b03      	ldr	r3, [sp, #12]
 80136f6:	454b      	cmp	r3, r9
 80136f8:	d205      	bcs.n	8013706 <__cvt+0xb0>
 80136fa:	1c59      	adds	r1, r3, #1
 80136fc:	9103      	str	r1, [sp, #12]
 80136fe:	701a      	strb	r2, [r3, #0]
 8013700:	e7f8      	b.n	80136f4 <__cvt+0x9e>
 8013702:	f8cd 900c 	str.w	r9, [sp, #12]
 8013706:	9b03      	ldr	r3, [sp, #12]
 8013708:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801370a:	eba3 0308 	sub.w	r3, r3, r8
 801370e:	4640      	mov	r0, r8
 8013710:	6013      	str	r3, [r2, #0]
 8013712:	b004      	add	sp, #16
 8013714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013718 <__exponent>:
 8013718:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801371a:	2900      	cmp	r1, #0
 801371c:	4604      	mov	r4, r0
 801371e:	bfba      	itte	lt
 8013720:	4249      	neglt	r1, r1
 8013722:	232d      	movlt	r3, #45	; 0x2d
 8013724:	232b      	movge	r3, #43	; 0x2b
 8013726:	2909      	cmp	r1, #9
 8013728:	f804 2b02 	strb.w	r2, [r4], #2
 801372c:	7043      	strb	r3, [r0, #1]
 801372e:	dd20      	ble.n	8013772 <__exponent+0x5a>
 8013730:	f10d 0307 	add.w	r3, sp, #7
 8013734:	461f      	mov	r7, r3
 8013736:	260a      	movs	r6, #10
 8013738:	fb91 f5f6 	sdiv	r5, r1, r6
 801373c:	fb06 1115 	mls	r1, r6, r5, r1
 8013740:	3130      	adds	r1, #48	; 0x30
 8013742:	2d09      	cmp	r5, #9
 8013744:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013748:	f103 32ff 	add.w	r2, r3, #4294967295
 801374c:	4629      	mov	r1, r5
 801374e:	dc09      	bgt.n	8013764 <__exponent+0x4c>
 8013750:	3130      	adds	r1, #48	; 0x30
 8013752:	3b02      	subs	r3, #2
 8013754:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013758:	42bb      	cmp	r3, r7
 801375a:	4622      	mov	r2, r4
 801375c:	d304      	bcc.n	8013768 <__exponent+0x50>
 801375e:	1a10      	subs	r0, r2, r0
 8013760:	b003      	add	sp, #12
 8013762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013764:	4613      	mov	r3, r2
 8013766:	e7e7      	b.n	8013738 <__exponent+0x20>
 8013768:	f813 2b01 	ldrb.w	r2, [r3], #1
 801376c:	f804 2b01 	strb.w	r2, [r4], #1
 8013770:	e7f2      	b.n	8013758 <__exponent+0x40>
 8013772:	2330      	movs	r3, #48	; 0x30
 8013774:	4419      	add	r1, r3
 8013776:	7083      	strb	r3, [r0, #2]
 8013778:	1d02      	adds	r2, r0, #4
 801377a:	70c1      	strb	r1, [r0, #3]
 801377c:	e7ef      	b.n	801375e <__exponent+0x46>
	...

08013780 <_printf_float>:
 8013780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013784:	b08d      	sub	sp, #52	; 0x34
 8013786:	460c      	mov	r4, r1
 8013788:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801378c:	4616      	mov	r6, r2
 801378e:	461f      	mov	r7, r3
 8013790:	4605      	mov	r5, r0
 8013792:	f002 fe7b 	bl	801648c <_localeconv_r>
 8013796:	6803      	ldr	r3, [r0, #0]
 8013798:	9304      	str	r3, [sp, #16]
 801379a:	4618      	mov	r0, r3
 801379c:	f7ec fd30 	bl	8000200 <strlen>
 80137a0:	2300      	movs	r3, #0
 80137a2:	930a      	str	r3, [sp, #40]	; 0x28
 80137a4:	f8d8 3000 	ldr.w	r3, [r8]
 80137a8:	9005      	str	r0, [sp, #20]
 80137aa:	3307      	adds	r3, #7
 80137ac:	f023 0307 	bic.w	r3, r3, #7
 80137b0:	f103 0208 	add.w	r2, r3, #8
 80137b4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80137b8:	f8d4 b000 	ldr.w	fp, [r4]
 80137bc:	f8c8 2000 	str.w	r2, [r8]
 80137c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80137c8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80137cc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80137d0:	9307      	str	r3, [sp, #28]
 80137d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80137d6:	f04f 32ff 	mov.w	r2, #4294967295
 80137da:	4ba7      	ldr	r3, [pc, #668]	; (8013a78 <_printf_float+0x2f8>)
 80137dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80137e0:	f7ed f9bc 	bl	8000b5c <__aeabi_dcmpun>
 80137e4:	bb70      	cbnz	r0, 8013844 <_printf_float+0xc4>
 80137e6:	f04f 32ff 	mov.w	r2, #4294967295
 80137ea:	4ba3      	ldr	r3, [pc, #652]	; (8013a78 <_printf_float+0x2f8>)
 80137ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80137f0:	f7ed f996 	bl	8000b20 <__aeabi_dcmple>
 80137f4:	bb30      	cbnz	r0, 8013844 <_printf_float+0xc4>
 80137f6:	2200      	movs	r2, #0
 80137f8:	2300      	movs	r3, #0
 80137fa:	4640      	mov	r0, r8
 80137fc:	4649      	mov	r1, r9
 80137fe:	f7ed f985 	bl	8000b0c <__aeabi_dcmplt>
 8013802:	b110      	cbz	r0, 801380a <_printf_float+0x8a>
 8013804:	232d      	movs	r3, #45	; 0x2d
 8013806:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801380a:	4a9c      	ldr	r2, [pc, #624]	; (8013a7c <_printf_float+0x2fc>)
 801380c:	4b9c      	ldr	r3, [pc, #624]	; (8013a80 <_printf_float+0x300>)
 801380e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013812:	bf8c      	ite	hi
 8013814:	4690      	movhi	r8, r2
 8013816:	4698      	movls	r8, r3
 8013818:	2303      	movs	r3, #3
 801381a:	f02b 0204 	bic.w	r2, fp, #4
 801381e:	6123      	str	r3, [r4, #16]
 8013820:	6022      	str	r2, [r4, #0]
 8013822:	f04f 0900 	mov.w	r9, #0
 8013826:	9700      	str	r7, [sp, #0]
 8013828:	4633      	mov	r3, r6
 801382a:	aa0b      	add	r2, sp, #44	; 0x2c
 801382c:	4621      	mov	r1, r4
 801382e:	4628      	mov	r0, r5
 8013830:	f000 f9e6 	bl	8013c00 <_printf_common>
 8013834:	3001      	adds	r0, #1
 8013836:	f040 808d 	bne.w	8013954 <_printf_float+0x1d4>
 801383a:	f04f 30ff 	mov.w	r0, #4294967295
 801383e:	b00d      	add	sp, #52	; 0x34
 8013840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013844:	4642      	mov	r2, r8
 8013846:	464b      	mov	r3, r9
 8013848:	4640      	mov	r0, r8
 801384a:	4649      	mov	r1, r9
 801384c:	f7ed f986 	bl	8000b5c <__aeabi_dcmpun>
 8013850:	b110      	cbz	r0, 8013858 <_printf_float+0xd8>
 8013852:	4a8c      	ldr	r2, [pc, #560]	; (8013a84 <_printf_float+0x304>)
 8013854:	4b8c      	ldr	r3, [pc, #560]	; (8013a88 <_printf_float+0x308>)
 8013856:	e7da      	b.n	801380e <_printf_float+0x8e>
 8013858:	6861      	ldr	r1, [r4, #4]
 801385a:	1c4b      	adds	r3, r1, #1
 801385c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013860:	a80a      	add	r0, sp, #40	; 0x28
 8013862:	d13e      	bne.n	80138e2 <_printf_float+0x162>
 8013864:	2306      	movs	r3, #6
 8013866:	6063      	str	r3, [r4, #4]
 8013868:	2300      	movs	r3, #0
 801386a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801386e:	ab09      	add	r3, sp, #36	; 0x24
 8013870:	9300      	str	r3, [sp, #0]
 8013872:	ec49 8b10 	vmov	d0, r8, r9
 8013876:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801387a:	6022      	str	r2, [r4, #0]
 801387c:	f8cd a004 	str.w	sl, [sp, #4]
 8013880:	6861      	ldr	r1, [r4, #4]
 8013882:	4628      	mov	r0, r5
 8013884:	f7ff fee7 	bl	8013656 <__cvt>
 8013888:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 801388c:	2b47      	cmp	r3, #71	; 0x47
 801388e:	4680      	mov	r8, r0
 8013890:	d109      	bne.n	80138a6 <_printf_float+0x126>
 8013892:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013894:	1cd8      	adds	r0, r3, #3
 8013896:	db02      	blt.n	801389e <_printf_float+0x11e>
 8013898:	6862      	ldr	r2, [r4, #4]
 801389a:	4293      	cmp	r3, r2
 801389c:	dd47      	ble.n	801392e <_printf_float+0x1ae>
 801389e:	f1aa 0a02 	sub.w	sl, sl, #2
 80138a2:	fa5f fa8a 	uxtb.w	sl, sl
 80138a6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80138aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80138ac:	d824      	bhi.n	80138f8 <_printf_float+0x178>
 80138ae:	3901      	subs	r1, #1
 80138b0:	4652      	mov	r2, sl
 80138b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80138b6:	9109      	str	r1, [sp, #36]	; 0x24
 80138b8:	f7ff ff2e 	bl	8013718 <__exponent>
 80138bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80138be:	1813      	adds	r3, r2, r0
 80138c0:	2a01      	cmp	r2, #1
 80138c2:	4681      	mov	r9, r0
 80138c4:	6123      	str	r3, [r4, #16]
 80138c6:	dc02      	bgt.n	80138ce <_printf_float+0x14e>
 80138c8:	6822      	ldr	r2, [r4, #0]
 80138ca:	07d1      	lsls	r1, r2, #31
 80138cc:	d501      	bpl.n	80138d2 <_printf_float+0x152>
 80138ce:	3301      	adds	r3, #1
 80138d0:	6123      	str	r3, [r4, #16]
 80138d2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d0a5      	beq.n	8013826 <_printf_float+0xa6>
 80138da:	232d      	movs	r3, #45	; 0x2d
 80138dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80138e0:	e7a1      	b.n	8013826 <_printf_float+0xa6>
 80138e2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80138e6:	f000 8177 	beq.w	8013bd8 <_printf_float+0x458>
 80138ea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80138ee:	d1bb      	bne.n	8013868 <_printf_float+0xe8>
 80138f0:	2900      	cmp	r1, #0
 80138f2:	d1b9      	bne.n	8013868 <_printf_float+0xe8>
 80138f4:	2301      	movs	r3, #1
 80138f6:	e7b6      	b.n	8013866 <_printf_float+0xe6>
 80138f8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80138fc:	d119      	bne.n	8013932 <_printf_float+0x1b2>
 80138fe:	2900      	cmp	r1, #0
 8013900:	6863      	ldr	r3, [r4, #4]
 8013902:	dd0c      	ble.n	801391e <_printf_float+0x19e>
 8013904:	6121      	str	r1, [r4, #16]
 8013906:	b913      	cbnz	r3, 801390e <_printf_float+0x18e>
 8013908:	6822      	ldr	r2, [r4, #0]
 801390a:	07d2      	lsls	r2, r2, #31
 801390c:	d502      	bpl.n	8013914 <_printf_float+0x194>
 801390e:	3301      	adds	r3, #1
 8013910:	440b      	add	r3, r1
 8013912:	6123      	str	r3, [r4, #16]
 8013914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013916:	65a3      	str	r3, [r4, #88]	; 0x58
 8013918:	f04f 0900 	mov.w	r9, #0
 801391c:	e7d9      	b.n	80138d2 <_printf_float+0x152>
 801391e:	b913      	cbnz	r3, 8013926 <_printf_float+0x1a6>
 8013920:	6822      	ldr	r2, [r4, #0]
 8013922:	07d0      	lsls	r0, r2, #31
 8013924:	d501      	bpl.n	801392a <_printf_float+0x1aa>
 8013926:	3302      	adds	r3, #2
 8013928:	e7f3      	b.n	8013912 <_printf_float+0x192>
 801392a:	2301      	movs	r3, #1
 801392c:	e7f1      	b.n	8013912 <_printf_float+0x192>
 801392e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8013932:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013936:	4293      	cmp	r3, r2
 8013938:	db05      	blt.n	8013946 <_printf_float+0x1c6>
 801393a:	6822      	ldr	r2, [r4, #0]
 801393c:	6123      	str	r3, [r4, #16]
 801393e:	07d1      	lsls	r1, r2, #31
 8013940:	d5e8      	bpl.n	8013914 <_printf_float+0x194>
 8013942:	3301      	adds	r3, #1
 8013944:	e7e5      	b.n	8013912 <_printf_float+0x192>
 8013946:	2b00      	cmp	r3, #0
 8013948:	bfd4      	ite	le
 801394a:	f1c3 0302 	rsble	r3, r3, #2
 801394e:	2301      	movgt	r3, #1
 8013950:	4413      	add	r3, r2
 8013952:	e7de      	b.n	8013912 <_printf_float+0x192>
 8013954:	6823      	ldr	r3, [r4, #0]
 8013956:	055a      	lsls	r2, r3, #21
 8013958:	d407      	bmi.n	801396a <_printf_float+0x1ea>
 801395a:	6923      	ldr	r3, [r4, #16]
 801395c:	4642      	mov	r2, r8
 801395e:	4631      	mov	r1, r6
 8013960:	4628      	mov	r0, r5
 8013962:	47b8      	blx	r7
 8013964:	3001      	adds	r0, #1
 8013966:	d12b      	bne.n	80139c0 <_printf_float+0x240>
 8013968:	e767      	b.n	801383a <_printf_float+0xba>
 801396a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801396e:	f240 80dc 	bls.w	8013b2a <_printf_float+0x3aa>
 8013972:	2200      	movs	r2, #0
 8013974:	2300      	movs	r3, #0
 8013976:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801397a:	f7ed f8bd 	bl	8000af8 <__aeabi_dcmpeq>
 801397e:	2800      	cmp	r0, #0
 8013980:	d033      	beq.n	80139ea <_printf_float+0x26a>
 8013982:	2301      	movs	r3, #1
 8013984:	4a41      	ldr	r2, [pc, #260]	; (8013a8c <_printf_float+0x30c>)
 8013986:	4631      	mov	r1, r6
 8013988:	4628      	mov	r0, r5
 801398a:	47b8      	blx	r7
 801398c:	3001      	adds	r0, #1
 801398e:	f43f af54 	beq.w	801383a <_printf_float+0xba>
 8013992:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013996:	429a      	cmp	r2, r3
 8013998:	db02      	blt.n	80139a0 <_printf_float+0x220>
 801399a:	6823      	ldr	r3, [r4, #0]
 801399c:	07d8      	lsls	r0, r3, #31
 801399e:	d50f      	bpl.n	80139c0 <_printf_float+0x240>
 80139a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80139a4:	4631      	mov	r1, r6
 80139a6:	4628      	mov	r0, r5
 80139a8:	47b8      	blx	r7
 80139aa:	3001      	adds	r0, #1
 80139ac:	f43f af45 	beq.w	801383a <_printf_float+0xba>
 80139b0:	f04f 0800 	mov.w	r8, #0
 80139b4:	f104 091a 	add.w	r9, r4, #26
 80139b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80139ba:	3b01      	subs	r3, #1
 80139bc:	4543      	cmp	r3, r8
 80139be:	dc09      	bgt.n	80139d4 <_printf_float+0x254>
 80139c0:	6823      	ldr	r3, [r4, #0]
 80139c2:	079b      	lsls	r3, r3, #30
 80139c4:	f100 8103 	bmi.w	8013bce <_printf_float+0x44e>
 80139c8:	68e0      	ldr	r0, [r4, #12]
 80139ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80139cc:	4298      	cmp	r0, r3
 80139ce:	bfb8      	it	lt
 80139d0:	4618      	movlt	r0, r3
 80139d2:	e734      	b.n	801383e <_printf_float+0xbe>
 80139d4:	2301      	movs	r3, #1
 80139d6:	464a      	mov	r2, r9
 80139d8:	4631      	mov	r1, r6
 80139da:	4628      	mov	r0, r5
 80139dc:	47b8      	blx	r7
 80139de:	3001      	adds	r0, #1
 80139e0:	f43f af2b 	beq.w	801383a <_printf_float+0xba>
 80139e4:	f108 0801 	add.w	r8, r8, #1
 80139e8:	e7e6      	b.n	80139b8 <_printf_float+0x238>
 80139ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	dc2b      	bgt.n	8013a48 <_printf_float+0x2c8>
 80139f0:	2301      	movs	r3, #1
 80139f2:	4a26      	ldr	r2, [pc, #152]	; (8013a8c <_printf_float+0x30c>)
 80139f4:	4631      	mov	r1, r6
 80139f6:	4628      	mov	r0, r5
 80139f8:	47b8      	blx	r7
 80139fa:	3001      	adds	r0, #1
 80139fc:	f43f af1d 	beq.w	801383a <_printf_float+0xba>
 8013a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a02:	b923      	cbnz	r3, 8013a0e <_printf_float+0x28e>
 8013a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013a06:	b913      	cbnz	r3, 8013a0e <_printf_float+0x28e>
 8013a08:	6823      	ldr	r3, [r4, #0]
 8013a0a:	07d9      	lsls	r1, r3, #31
 8013a0c:	d5d8      	bpl.n	80139c0 <_printf_float+0x240>
 8013a0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013a12:	4631      	mov	r1, r6
 8013a14:	4628      	mov	r0, r5
 8013a16:	47b8      	blx	r7
 8013a18:	3001      	adds	r0, #1
 8013a1a:	f43f af0e 	beq.w	801383a <_printf_float+0xba>
 8013a1e:	f04f 0900 	mov.w	r9, #0
 8013a22:	f104 0a1a 	add.w	sl, r4, #26
 8013a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a28:	425b      	negs	r3, r3
 8013a2a:	454b      	cmp	r3, r9
 8013a2c:	dc01      	bgt.n	8013a32 <_printf_float+0x2b2>
 8013a2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013a30:	e794      	b.n	801395c <_printf_float+0x1dc>
 8013a32:	2301      	movs	r3, #1
 8013a34:	4652      	mov	r2, sl
 8013a36:	4631      	mov	r1, r6
 8013a38:	4628      	mov	r0, r5
 8013a3a:	47b8      	blx	r7
 8013a3c:	3001      	adds	r0, #1
 8013a3e:	f43f aefc 	beq.w	801383a <_printf_float+0xba>
 8013a42:	f109 0901 	add.w	r9, r9, #1
 8013a46:	e7ee      	b.n	8013a26 <_printf_float+0x2a6>
 8013a48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013a4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	bfa8      	it	ge
 8013a50:	461a      	movge	r2, r3
 8013a52:	2a00      	cmp	r2, #0
 8013a54:	4691      	mov	r9, r2
 8013a56:	dd07      	ble.n	8013a68 <_printf_float+0x2e8>
 8013a58:	4613      	mov	r3, r2
 8013a5a:	4631      	mov	r1, r6
 8013a5c:	4642      	mov	r2, r8
 8013a5e:	4628      	mov	r0, r5
 8013a60:	47b8      	blx	r7
 8013a62:	3001      	adds	r0, #1
 8013a64:	f43f aee9 	beq.w	801383a <_printf_float+0xba>
 8013a68:	f104 031a 	add.w	r3, r4, #26
 8013a6c:	f04f 0b00 	mov.w	fp, #0
 8013a70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013a74:	9306      	str	r3, [sp, #24]
 8013a76:	e015      	b.n	8013aa4 <_printf_float+0x324>
 8013a78:	7fefffff 	.word	0x7fefffff
 8013a7c:	080181bc 	.word	0x080181bc
 8013a80:	080181b8 	.word	0x080181b8
 8013a84:	080181c4 	.word	0x080181c4
 8013a88:	080181c0 	.word	0x080181c0
 8013a8c:	080183e3 	.word	0x080183e3
 8013a90:	2301      	movs	r3, #1
 8013a92:	9a06      	ldr	r2, [sp, #24]
 8013a94:	4631      	mov	r1, r6
 8013a96:	4628      	mov	r0, r5
 8013a98:	47b8      	blx	r7
 8013a9a:	3001      	adds	r0, #1
 8013a9c:	f43f aecd 	beq.w	801383a <_printf_float+0xba>
 8013aa0:	f10b 0b01 	add.w	fp, fp, #1
 8013aa4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013aa8:	ebaa 0309 	sub.w	r3, sl, r9
 8013aac:	455b      	cmp	r3, fp
 8013aae:	dcef      	bgt.n	8013a90 <_printf_float+0x310>
 8013ab0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013ab4:	429a      	cmp	r2, r3
 8013ab6:	44d0      	add	r8, sl
 8013ab8:	db15      	blt.n	8013ae6 <_printf_float+0x366>
 8013aba:	6823      	ldr	r3, [r4, #0]
 8013abc:	07da      	lsls	r2, r3, #31
 8013abe:	d412      	bmi.n	8013ae6 <_printf_float+0x366>
 8013ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ac2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013ac4:	eba3 020a 	sub.w	r2, r3, sl
 8013ac8:	eba3 0a01 	sub.w	sl, r3, r1
 8013acc:	4592      	cmp	sl, r2
 8013ace:	bfa8      	it	ge
 8013ad0:	4692      	movge	sl, r2
 8013ad2:	f1ba 0f00 	cmp.w	sl, #0
 8013ad6:	dc0e      	bgt.n	8013af6 <_printf_float+0x376>
 8013ad8:	f04f 0800 	mov.w	r8, #0
 8013adc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013ae0:	f104 091a 	add.w	r9, r4, #26
 8013ae4:	e019      	b.n	8013b1a <_printf_float+0x39a>
 8013ae6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013aea:	4631      	mov	r1, r6
 8013aec:	4628      	mov	r0, r5
 8013aee:	47b8      	blx	r7
 8013af0:	3001      	adds	r0, #1
 8013af2:	d1e5      	bne.n	8013ac0 <_printf_float+0x340>
 8013af4:	e6a1      	b.n	801383a <_printf_float+0xba>
 8013af6:	4653      	mov	r3, sl
 8013af8:	4642      	mov	r2, r8
 8013afa:	4631      	mov	r1, r6
 8013afc:	4628      	mov	r0, r5
 8013afe:	47b8      	blx	r7
 8013b00:	3001      	adds	r0, #1
 8013b02:	d1e9      	bne.n	8013ad8 <_printf_float+0x358>
 8013b04:	e699      	b.n	801383a <_printf_float+0xba>
 8013b06:	2301      	movs	r3, #1
 8013b08:	464a      	mov	r2, r9
 8013b0a:	4631      	mov	r1, r6
 8013b0c:	4628      	mov	r0, r5
 8013b0e:	47b8      	blx	r7
 8013b10:	3001      	adds	r0, #1
 8013b12:	f43f ae92 	beq.w	801383a <_printf_float+0xba>
 8013b16:	f108 0801 	add.w	r8, r8, #1
 8013b1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013b1e:	1a9b      	subs	r3, r3, r2
 8013b20:	eba3 030a 	sub.w	r3, r3, sl
 8013b24:	4543      	cmp	r3, r8
 8013b26:	dcee      	bgt.n	8013b06 <_printf_float+0x386>
 8013b28:	e74a      	b.n	80139c0 <_printf_float+0x240>
 8013b2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013b2c:	2a01      	cmp	r2, #1
 8013b2e:	dc01      	bgt.n	8013b34 <_printf_float+0x3b4>
 8013b30:	07db      	lsls	r3, r3, #31
 8013b32:	d53a      	bpl.n	8013baa <_printf_float+0x42a>
 8013b34:	2301      	movs	r3, #1
 8013b36:	4642      	mov	r2, r8
 8013b38:	4631      	mov	r1, r6
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	47b8      	blx	r7
 8013b3e:	3001      	adds	r0, #1
 8013b40:	f43f ae7b 	beq.w	801383a <_printf_float+0xba>
 8013b44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013b48:	4631      	mov	r1, r6
 8013b4a:	4628      	mov	r0, r5
 8013b4c:	47b8      	blx	r7
 8013b4e:	3001      	adds	r0, #1
 8013b50:	f108 0801 	add.w	r8, r8, #1
 8013b54:	f43f ae71 	beq.w	801383a <_printf_float+0xba>
 8013b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013b5a:	2200      	movs	r2, #0
 8013b5c:	f103 3aff 	add.w	sl, r3, #4294967295
 8013b60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013b64:	2300      	movs	r3, #0
 8013b66:	f7ec ffc7 	bl	8000af8 <__aeabi_dcmpeq>
 8013b6a:	b9c8      	cbnz	r0, 8013ba0 <_printf_float+0x420>
 8013b6c:	4653      	mov	r3, sl
 8013b6e:	4642      	mov	r2, r8
 8013b70:	4631      	mov	r1, r6
 8013b72:	4628      	mov	r0, r5
 8013b74:	47b8      	blx	r7
 8013b76:	3001      	adds	r0, #1
 8013b78:	d10e      	bne.n	8013b98 <_printf_float+0x418>
 8013b7a:	e65e      	b.n	801383a <_printf_float+0xba>
 8013b7c:	2301      	movs	r3, #1
 8013b7e:	4652      	mov	r2, sl
 8013b80:	4631      	mov	r1, r6
 8013b82:	4628      	mov	r0, r5
 8013b84:	47b8      	blx	r7
 8013b86:	3001      	adds	r0, #1
 8013b88:	f43f ae57 	beq.w	801383a <_printf_float+0xba>
 8013b8c:	f108 0801 	add.w	r8, r8, #1
 8013b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013b92:	3b01      	subs	r3, #1
 8013b94:	4543      	cmp	r3, r8
 8013b96:	dcf1      	bgt.n	8013b7c <_printf_float+0x3fc>
 8013b98:	464b      	mov	r3, r9
 8013b9a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013b9e:	e6de      	b.n	801395e <_printf_float+0x1de>
 8013ba0:	f04f 0800 	mov.w	r8, #0
 8013ba4:	f104 0a1a 	add.w	sl, r4, #26
 8013ba8:	e7f2      	b.n	8013b90 <_printf_float+0x410>
 8013baa:	2301      	movs	r3, #1
 8013bac:	e7df      	b.n	8013b6e <_printf_float+0x3ee>
 8013bae:	2301      	movs	r3, #1
 8013bb0:	464a      	mov	r2, r9
 8013bb2:	4631      	mov	r1, r6
 8013bb4:	4628      	mov	r0, r5
 8013bb6:	47b8      	blx	r7
 8013bb8:	3001      	adds	r0, #1
 8013bba:	f43f ae3e 	beq.w	801383a <_printf_float+0xba>
 8013bbe:	f108 0801 	add.w	r8, r8, #1
 8013bc2:	68e3      	ldr	r3, [r4, #12]
 8013bc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013bc6:	1a9b      	subs	r3, r3, r2
 8013bc8:	4543      	cmp	r3, r8
 8013bca:	dcf0      	bgt.n	8013bae <_printf_float+0x42e>
 8013bcc:	e6fc      	b.n	80139c8 <_printf_float+0x248>
 8013bce:	f04f 0800 	mov.w	r8, #0
 8013bd2:	f104 0919 	add.w	r9, r4, #25
 8013bd6:	e7f4      	b.n	8013bc2 <_printf_float+0x442>
 8013bd8:	2900      	cmp	r1, #0
 8013bda:	f43f ae8b 	beq.w	80138f4 <_printf_float+0x174>
 8013bde:	2300      	movs	r3, #0
 8013be0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013be4:	ab09      	add	r3, sp, #36	; 0x24
 8013be6:	9300      	str	r3, [sp, #0]
 8013be8:	ec49 8b10 	vmov	d0, r8, r9
 8013bec:	6022      	str	r2, [r4, #0]
 8013bee:	f8cd a004 	str.w	sl, [sp, #4]
 8013bf2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013bf6:	4628      	mov	r0, r5
 8013bf8:	f7ff fd2d 	bl	8013656 <__cvt>
 8013bfc:	4680      	mov	r8, r0
 8013bfe:	e648      	b.n	8013892 <_printf_float+0x112>

08013c00 <_printf_common>:
 8013c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c04:	4691      	mov	r9, r2
 8013c06:	461f      	mov	r7, r3
 8013c08:	688a      	ldr	r2, [r1, #8]
 8013c0a:	690b      	ldr	r3, [r1, #16]
 8013c0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013c10:	4293      	cmp	r3, r2
 8013c12:	bfb8      	it	lt
 8013c14:	4613      	movlt	r3, r2
 8013c16:	f8c9 3000 	str.w	r3, [r9]
 8013c1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013c1e:	4606      	mov	r6, r0
 8013c20:	460c      	mov	r4, r1
 8013c22:	b112      	cbz	r2, 8013c2a <_printf_common+0x2a>
 8013c24:	3301      	adds	r3, #1
 8013c26:	f8c9 3000 	str.w	r3, [r9]
 8013c2a:	6823      	ldr	r3, [r4, #0]
 8013c2c:	0699      	lsls	r1, r3, #26
 8013c2e:	bf42      	ittt	mi
 8013c30:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013c34:	3302      	addmi	r3, #2
 8013c36:	f8c9 3000 	strmi.w	r3, [r9]
 8013c3a:	6825      	ldr	r5, [r4, #0]
 8013c3c:	f015 0506 	ands.w	r5, r5, #6
 8013c40:	d107      	bne.n	8013c52 <_printf_common+0x52>
 8013c42:	f104 0a19 	add.w	sl, r4, #25
 8013c46:	68e3      	ldr	r3, [r4, #12]
 8013c48:	f8d9 2000 	ldr.w	r2, [r9]
 8013c4c:	1a9b      	subs	r3, r3, r2
 8013c4e:	42ab      	cmp	r3, r5
 8013c50:	dc28      	bgt.n	8013ca4 <_printf_common+0xa4>
 8013c52:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013c56:	6822      	ldr	r2, [r4, #0]
 8013c58:	3300      	adds	r3, #0
 8013c5a:	bf18      	it	ne
 8013c5c:	2301      	movne	r3, #1
 8013c5e:	0692      	lsls	r2, r2, #26
 8013c60:	d42d      	bmi.n	8013cbe <_printf_common+0xbe>
 8013c62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013c66:	4639      	mov	r1, r7
 8013c68:	4630      	mov	r0, r6
 8013c6a:	47c0      	blx	r8
 8013c6c:	3001      	adds	r0, #1
 8013c6e:	d020      	beq.n	8013cb2 <_printf_common+0xb2>
 8013c70:	6823      	ldr	r3, [r4, #0]
 8013c72:	68e5      	ldr	r5, [r4, #12]
 8013c74:	f8d9 2000 	ldr.w	r2, [r9]
 8013c78:	f003 0306 	and.w	r3, r3, #6
 8013c7c:	2b04      	cmp	r3, #4
 8013c7e:	bf08      	it	eq
 8013c80:	1aad      	subeq	r5, r5, r2
 8013c82:	68a3      	ldr	r3, [r4, #8]
 8013c84:	6922      	ldr	r2, [r4, #16]
 8013c86:	bf0c      	ite	eq
 8013c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013c8c:	2500      	movne	r5, #0
 8013c8e:	4293      	cmp	r3, r2
 8013c90:	bfc4      	itt	gt
 8013c92:	1a9b      	subgt	r3, r3, r2
 8013c94:	18ed      	addgt	r5, r5, r3
 8013c96:	f04f 0900 	mov.w	r9, #0
 8013c9a:	341a      	adds	r4, #26
 8013c9c:	454d      	cmp	r5, r9
 8013c9e:	d11a      	bne.n	8013cd6 <_printf_common+0xd6>
 8013ca0:	2000      	movs	r0, #0
 8013ca2:	e008      	b.n	8013cb6 <_printf_common+0xb6>
 8013ca4:	2301      	movs	r3, #1
 8013ca6:	4652      	mov	r2, sl
 8013ca8:	4639      	mov	r1, r7
 8013caa:	4630      	mov	r0, r6
 8013cac:	47c0      	blx	r8
 8013cae:	3001      	adds	r0, #1
 8013cb0:	d103      	bne.n	8013cba <_printf_common+0xba>
 8013cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8013cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013cba:	3501      	adds	r5, #1
 8013cbc:	e7c3      	b.n	8013c46 <_printf_common+0x46>
 8013cbe:	18e1      	adds	r1, r4, r3
 8013cc0:	1c5a      	adds	r2, r3, #1
 8013cc2:	2030      	movs	r0, #48	; 0x30
 8013cc4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013cc8:	4422      	add	r2, r4
 8013cca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013cce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013cd2:	3302      	adds	r3, #2
 8013cd4:	e7c5      	b.n	8013c62 <_printf_common+0x62>
 8013cd6:	2301      	movs	r3, #1
 8013cd8:	4622      	mov	r2, r4
 8013cda:	4639      	mov	r1, r7
 8013cdc:	4630      	mov	r0, r6
 8013cde:	47c0      	blx	r8
 8013ce0:	3001      	adds	r0, #1
 8013ce2:	d0e6      	beq.n	8013cb2 <_printf_common+0xb2>
 8013ce4:	f109 0901 	add.w	r9, r9, #1
 8013ce8:	e7d8      	b.n	8013c9c <_printf_common+0x9c>
	...

08013cec <_printf_i>:
 8013cec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013cf0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013cf4:	460c      	mov	r4, r1
 8013cf6:	7e09      	ldrb	r1, [r1, #24]
 8013cf8:	b085      	sub	sp, #20
 8013cfa:	296e      	cmp	r1, #110	; 0x6e
 8013cfc:	4617      	mov	r7, r2
 8013cfe:	4606      	mov	r6, r0
 8013d00:	4698      	mov	r8, r3
 8013d02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013d04:	f000 80b3 	beq.w	8013e6e <_printf_i+0x182>
 8013d08:	d822      	bhi.n	8013d50 <_printf_i+0x64>
 8013d0a:	2963      	cmp	r1, #99	; 0x63
 8013d0c:	d036      	beq.n	8013d7c <_printf_i+0x90>
 8013d0e:	d80a      	bhi.n	8013d26 <_printf_i+0x3a>
 8013d10:	2900      	cmp	r1, #0
 8013d12:	f000 80b9 	beq.w	8013e88 <_printf_i+0x19c>
 8013d16:	2958      	cmp	r1, #88	; 0x58
 8013d18:	f000 8083 	beq.w	8013e22 <_printf_i+0x136>
 8013d1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013d20:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013d24:	e032      	b.n	8013d8c <_printf_i+0xa0>
 8013d26:	2964      	cmp	r1, #100	; 0x64
 8013d28:	d001      	beq.n	8013d2e <_printf_i+0x42>
 8013d2a:	2969      	cmp	r1, #105	; 0x69
 8013d2c:	d1f6      	bne.n	8013d1c <_printf_i+0x30>
 8013d2e:	6820      	ldr	r0, [r4, #0]
 8013d30:	6813      	ldr	r3, [r2, #0]
 8013d32:	0605      	lsls	r5, r0, #24
 8013d34:	f103 0104 	add.w	r1, r3, #4
 8013d38:	d52a      	bpl.n	8013d90 <_printf_i+0xa4>
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	6011      	str	r1, [r2, #0]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	da03      	bge.n	8013d4a <_printf_i+0x5e>
 8013d42:	222d      	movs	r2, #45	; 0x2d
 8013d44:	425b      	negs	r3, r3
 8013d46:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013d4a:	486f      	ldr	r0, [pc, #444]	; (8013f08 <_printf_i+0x21c>)
 8013d4c:	220a      	movs	r2, #10
 8013d4e:	e039      	b.n	8013dc4 <_printf_i+0xd8>
 8013d50:	2973      	cmp	r1, #115	; 0x73
 8013d52:	f000 809d 	beq.w	8013e90 <_printf_i+0x1a4>
 8013d56:	d808      	bhi.n	8013d6a <_printf_i+0x7e>
 8013d58:	296f      	cmp	r1, #111	; 0x6f
 8013d5a:	d020      	beq.n	8013d9e <_printf_i+0xb2>
 8013d5c:	2970      	cmp	r1, #112	; 0x70
 8013d5e:	d1dd      	bne.n	8013d1c <_printf_i+0x30>
 8013d60:	6823      	ldr	r3, [r4, #0]
 8013d62:	f043 0320 	orr.w	r3, r3, #32
 8013d66:	6023      	str	r3, [r4, #0]
 8013d68:	e003      	b.n	8013d72 <_printf_i+0x86>
 8013d6a:	2975      	cmp	r1, #117	; 0x75
 8013d6c:	d017      	beq.n	8013d9e <_printf_i+0xb2>
 8013d6e:	2978      	cmp	r1, #120	; 0x78
 8013d70:	d1d4      	bne.n	8013d1c <_printf_i+0x30>
 8013d72:	2378      	movs	r3, #120	; 0x78
 8013d74:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013d78:	4864      	ldr	r0, [pc, #400]	; (8013f0c <_printf_i+0x220>)
 8013d7a:	e055      	b.n	8013e28 <_printf_i+0x13c>
 8013d7c:	6813      	ldr	r3, [r2, #0]
 8013d7e:	1d19      	adds	r1, r3, #4
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	6011      	str	r1, [r2, #0]
 8013d84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013d88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013d8c:	2301      	movs	r3, #1
 8013d8e:	e08c      	b.n	8013eaa <_printf_i+0x1be>
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	6011      	str	r1, [r2, #0]
 8013d94:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013d98:	bf18      	it	ne
 8013d9a:	b21b      	sxthne	r3, r3
 8013d9c:	e7cf      	b.n	8013d3e <_printf_i+0x52>
 8013d9e:	6813      	ldr	r3, [r2, #0]
 8013da0:	6825      	ldr	r5, [r4, #0]
 8013da2:	1d18      	adds	r0, r3, #4
 8013da4:	6010      	str	r0, [r2, #0]
 8013da6:	0628      	lsls	r0, r5, #24
 8013da8:	d501      	bpl.n	8013dae <_printf_i+0xc2>
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	e002      	b.n	8013db4 <_printf_i+0xc8>
 8013dae:	0668      	lsls	r0, r5, #25
 8013db0:	d5fb      	bpl.n	8013daa <_printf_i+0xbe>
 8013db2:	881b      	ldrh	r3, [r3, #0]
 8013db4:	4854      	ldr	r0, [pc, #336]	; (8013f08 <_printf_i+0x21c>)
 8013db6:	296f      	cmp	r1, #111	; 0x6f
 8013db8:	bf14      	ite	ne
 8013dba:	220a      	movne	r2, #10
 8013dbc:	2208      	moveq	r2, #8
 8013dbe:	2100      	movs	r1, #0
 8013dc0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013dc4:	6865      	ldr	r5, [r4, #4]
 8013dc6:	60a5      	str	r5, [r4, #8]
 8013dc8:	2d00      	cmp	r5, #0
 8013dca:	f2c0 8095 	blt.w	8013ef8 <_printf_i+0x20c>
 8013dce:	6821      	ldr	r1, [r4, #0]
 8013dd0:	f021 0104 	bic.w	r1, r1, #4
 8013dd4:	6021      	str	r1, [r4, #0]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d13d      	bne.n	8013e56 <_printf_i+0x16a>
 8013dda:	2d00      	cmp	r5, #0
 8013ddc:	f040 808e 	bne.w	8013efc <_printf_i+0x210>
 8013de0:	4665      	mov	r5, ip
 8013de2:	2a08      	cmp	r2, #8
 8013de4:	d10b      	bne.n	8013dfe <_printf_i+0x112>
 8013de6:	6823      	ldr	r3, [r4, #0]
 8013de8:	07db      	lsls	r3, r3, #31
 8013dea:	d508      	bpl.n	8013dfe <_printf_i+0x112>
 8013dec:	6923      	ldr	r3, [r4, #16]
 8013dee:	6862      	ldr	r2, [r4, #4]
 8013df0:	429a      	cmp	r2, r3
 8013df2:	bfde      	ittt	le
 8013df4:	2330      	movle	r3, #48	; 0x30
 8013df6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013dfa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013dfe:	ebac 0305 	sub.w	r3, ip, r5
 8013e02:	6123      	str	r3, [r4, #16]
 8013e04:	f8cd 8000 	str.w	r8, [sp]
 8013e08:	463b      	mov	r3, r7
 8013e0a:	aa03      	add	r2, sp, #12
 8013e0c:	4621      	mov	r1, r4
 8013e0e:	4630      	mov	r0, r6
 8013e10:	f7ff fef6 	bl	8013c00 <_printf_common>
 8013e14:	3001      	adds	r0, #1
 8013e16:	d14d      	bne.n	8013eb4 <_printf_i+0x1c8>
 8013e18:	f04f 30ff 	mov.w	r0, #4294967295
 8013e1c:	b005      	add	sp, #20
 8013e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013e22:	4839      	ldr	r0, [pc, #228]	; (8013f08 <_printf_i+0x21c>)
 8013e24:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013e28:	6813      	ldr	r3, [r2, #0]
 8013e2a:	6821      	ldr	r1, [r4, #0]
 8013e2c:	1d1d      	adds	r5, r3, #4
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	6015      	str	r5, [r2, #0]
 8013e32:	060a      	lsls	r2, r1, #24
 8013e34:	d50b      	bpl.n	8013e4e <_printf_i+0x162>
 8013e36:	07ca      	lsls	r2, r1, #31
 8013e38:	bf44      	itt	mi
 8013e3a:	f041 0120 	orrmi.w	r1, r1, #32
 8013e3e:	6021      	strmi	r1, [r4, #0]
 8013e40:	b91b      	cbnz	r3, 8013e4a <_printf_i+0x15e>
 8013e42:	6822      	ldr	r2, [r4, #0]
 8013e44:	f022 0220 	bic.w	r2, r2, #32
 8013e48:	6022      	str	r2, [r4, #0]
 8013e4a:	2210      	movs	r2, #16
 8013e4c:	e7b7      	b.n	8013dbe <_printf_i+0xd2>
 8013e4e:	064d      	lsls	r5, r1, #25
 8013e50:	bf48      	it	mi
 8013e52:	b29b      	uxthmi	r3, r3
 8013e54:	e7ef      	b.n	8013e36 <_printf_i+0x14a>
 8013e56:	4665      	mov	r5, ip
 8013e58:	fbb3 f1f2 	udiv	r1, r3, r2
 8013e5c:	fb02 3311 	mls	r3, r2, r1, r3
 8013e60:	5cc3      	ldrb	r3, [r0, r3]
 8013e62:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013e66:	460b      	mov	r3, r1
 8013e68:	2900      	cmp	r1, #0
 8013e6a:	d1f5      	bne.n	8013e58 <_printf_i+0x16c>
 8013e6c:	e7b9      	b.n	8013de2 <_printf_i+0xf6>
 8013e6e:	6813      	ldr	r3, [r2, #0]
 8013e70:	6825      	ldr	r5, [r4, #0]
 8013e72:	6961      	ldr	r1, [r4, #20]
 8013e74:	1d18      	adds	r0, r3, #4
 8013e76:	6010      	str	r0, [r2, #0]
 8013e78:	0628      	lsls	r0, r5, #24
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	d501      	bpl.n	8013e82 <_printf_i+0x196>
 8013e7e:	6019      	str	r1, [r3, #0]
 8013e80:	e002      	b.n	8013e88 <_printf_i+0x19c>
 8013e82:	066a      	lsls	r2, r5, #25
 8013e84:	d5fb      	bpl.n	8013e7e <_printf_i+0x192>
 8013e86:	8019      	strh	r1, [r3, #0]
 8013e88:	2300      	movs	r3, #0
 8013e8a:	6123      	str	r3, [r4, #16]
 8013e8c:	4665      	mov	r5, ip
 8013e8e:	e7b9      	b.n	8013e04 <_printf_i+0x118>
 8013e90:	6813      	ldr	r3, [r2, #0]
 8013e92:	1d19      	adds	r1, r3, #4
 8013e94:	6011      	str	r1, [r2, #0]
 8013e96:	681d      	ldr	r5, [r3, #0]
 8013e98:	6862      	ldr	r2, [r4, #4]
 8013e9a:	2100      	movs	r1, #0
 8013e9c:	4628      	mov	r0, r5
 8013e9e:	f7ec f9b7 	bl	8000210 <memchr>
 8013ea2:	b108      	cbz	r0, 8013ea8 <_printf_i+0x1bc>
 8013ea4:	1b40      	subs	r0, r0, r5
 8013ea6:	6060      	str	r0, [r4, #4]
 8013ea8:	6863      	ldr	r3, [r4, #4]
 8013eaa:	6123      	str	r3, [r4, #16]
 8013eac:	2300      	movs	r3, #0
 8013eae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013eb2:	e7a7      	b.n	8013e04 <_printf_i+0x118>
 8013eb4:	6923      	ldr	r3, [r4, #16]
 8013eb6:	462a      	mov	r2, r5
 8013eb8:	4639      	mov	r1, r7
 8013eba:	4630      	mov	r0, r6
 8013ebc:	47c0      	blx	r8
 8013ebe:	3001      	adds	r0, #1
 8013ec0:	d0aa      	beq.n	8013e18 <_printf_i+0x12c>
 8013ec2:	6823      	ldr	r3, [r4, #0]
 8013ec4:	079b      	lsls	r3, r3, #30
 8013ec6:	d413      	bmi.n	8013ef0 <_printf_i+0x204>
 8013ec8:	68e0      	ldr	r0, [r4, #12]
 8013eca:	9b03      	ldr	r3, [sp, #12]
 8013ecc:	4298      	cmp	r0, r3
 8013ece:	bfb8      	it	lt
 8013ed0:	4618      	movlt	r0, r3
 8013ed2:	e7a3      	b.n	8013e1c <_printf_i+0x130>
 8013ed4:	2301      	movs	r3, #1
 8013ed6:	464a      	mov	r2, r9
 8013ed8:	4639      	mov	r1, r7
 8013eda:	4630      	mov	r0, r6
 8013edc:	47c0      	blx	r8
 8013ede:	3001      	adds	r0, #1
 8013ee0:	d09a      	beq.n	8013e18 <_printf_i+0x12c>
 8013ee2:	3501      	adds	r5, #1
 8013ee4:	68e3      	ldr	r3, [r4, #12]
 8013ee6:	9a03      	ldr	r2, [sp, #12]
 8013ee8:	1a9b      	subs	r3, r3, r2
 8013eea:	42ab      	cmp	r3, r5
 8013eec:	dcf2      	bgt.n	8013ed4 <_printf_i+0x1e8>
 8013eee:	e7eb      	b.n	8013ec8 <_printf_i+0x1dc>
 8013ef0:	2500      	movs	r5, #0
 8013ef2:	f104 0919 	add.w	r9, r4, #25
 8013ef6:	e7f5      	b.n	8013ee4 <_printf_i+0x1f8>
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d1ac      	bne.n	8013e56 <_printf_i+0x16a>
 8013efc:	7803      	ldrb	r3, [r0, #0]
 8013efe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013f02:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013f06:	e76c      	b.n	8013de2 <_printf_i+0xf6>
 8013f08:	080181c8 	.word	0x080181c8
 8013f0c:	080181d9 	.word	0x080181d9

08013f10 <_scanf_float>:
 8013f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f14:	469a      	mov	sl, r3
 8013f16:	688b      	ldr	r3, [r1, #8]
 8013f18:	4616      	mov	r6, r2
 8013f1a:	1e5a      	subs	r2, r3, #1
 8013f1c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013f20:	b087      	sub	sp, #28
 8013f22:	bf83      	ittte	hi
 8013f24:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013f28:	189b      	addhi	r3, r3, r2
 8013f2a:	9301      	strhi	r3, [sp, #4]
 8013f2c:	2300      	movls	r3, #0
 8013f2e:	bf86      	itte	hi
 8013f30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013f34:	608b      	strhi	r3, [r1, #8]
 8013f36:	9301      	strls	r3, [sp, #4]
 8013f38:	680b      	ldr	r3, [r1, #0]
 8013f3a:	4688      	mov	r8, r1
 8013f3c:	f04f 0b00 	mov.w	fp, #0
 8013f40:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013f44:	f848 3b1c 	str.w	r3, [r8], #28
 8013f48:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8013f4c:	4607      	mov	r7, r0
 8013f4e:	460c      	mov	r4, r1
 8013f50:	4645      	mov	r5, r8
 8013f52:	465a      	mov	r2, fp
 8013f54:	46d9      	mov	r9, fp
 8013f56:	f8cd b008 	str.w	fp, [sp, #8]
 8013f5a:	68a1      	ldr	r1, [r4, #8]
 8013f5c:	b181      	cbz	r1, 8013f80 <_scanf_float+0x70>
 8013f5e:	6833      	ldr	r3, [r6, #0]
 8013f60:	781b      	ldrb	r3, [r3, #0]
 8013f62:	2b49      	cmp	r3, #73	; 0x49
 8013f64:	d071      	beq.n	801404a <_scanf_float+0x13a>
 8013f66:	d84d      	bhi.n	8014004 <_scanf_float+0xf4>
 8013f68:	2b39      	cmp	r3, #57	; 0x39
 8013f6a:	d840      	bhi.n	8013fee <_scanf_float+0xde>
 8013f6c:	2b31      	cmp	r3, #49	; 0x31
 8013f6e:	f080 8088 	bcs.w	8014082 <_scanf_float+0x172>
 8013f72:	2b2d      	cmp	r3, #45	; 0x2d
 8013f74:	f000 8090 	beq.w	8014098 <_scanf_float+0x188>
 8013f78:	d815      	bhi.n	8013fa6 <_scanf_float+0x96>
 8013f7a:	2b2b      	cmp	r3, #43	; 0x2b
 8013f7c:	f000 808c 	beq.w	8014098 <_scanf_float+0x188>
 8013f80:	f1b9 0f00 	cmp.w	r9, #0
 8013f84:	d003      	beq.n	8013f8e <_scanf_float+0x7e>
 8013f86:	6823      	ldr	r3, [r4, #0]
 8013f88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013f8c:	6023      	str	r3, [r4, #0]
 8013f8e:	3a01      	subs	r2, #1
 8013f90:	2a01      	cmp	r2, #1
 8013f92:	f200 80ea 	bhi.w	801416a <_scanf_float+0x25a>
 8013f96:	4545      	cmp	r5, r8
 8013f98:	f200 80dc 	bhi.w	8014154 <_scanf_float+0x244>
 8013f9c:	2601      	movs	r6, #1
 8013f9e:	4630      	mov	r0, r6
 8013fa0:	b007      	add	sp, #28
 8013fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fa6:	2b2e      	cmp	r3, #46	; 0x2e
 8013fa8:	f000 809f 	beq.w	80140ea <_scanf_float+0x1da>
 8013fac:	2b30      	cmp	r3, #48	; 0x30
 8013fae:	d1e7      	bne.n	8013f80 <_scanf_float+0x70>
 8013fb0:	6820      	ldr	r0, [r4, #0]
 8013fb2:	f410 7f80 	tst.w	r0, #256	; 0x100
 8013fb6:	d064      	beq.n	8014082 <_scanf_float+0x172>
 8013fb8:	9b01      	ldr	r3, [sp, #4]
 8013fba:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013fbe:	6020      	str	r0, [r4, #0]
 8013fc0:	f109 0901 	add.w	r9, r9, #1
 8013fc4:	b11b      	cbz	r3, 8013fce <_scanf_float+0xbe>
 8013fc6:	3b01      	subs	r3, #1
 8013fc8:	3101      	adds	r1, #1
 8013fca:	9301      	str	r3, [sp, #4]
 8013fcc:	60a1      	str	r1, [r4, #8]
 8013fce:	68a3      	ldr	r3, [r4, #8]
 8013fd0:	3b01      	subs	r3, #1
 8013fd2:	60a3      	str	r3, [r4, #8]
 8013fd4:	6923      	ldr	r3, [r4, #16]
 8013fd6:	3301      	adds	r3, #1
 8013fd8:	6123      	str	r3, [r4, #16]
 8013fda:	6873      	ldr	r3, [r6, #4]
 8013fdc:	3b01      	subs	r3, #1
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	6073      	str	r3, [r6, #4]
 8013fe2:	f340 80ac 	ble.w	801413e <_scanf_float+0x22e>
 8013fe6:	6833      	ldr	r3, [r6, #0]
 8013fe8:	3301      	adds	r3, #1
 8013fea:	6033      	str	r3, [r6, #0]
 8013fec:	e7b5      	b.n	8013f5a <_scanf_float+0x4a>
 8013fee:	2b45      	cmp	r3, #69	; 0x45
 8013ff0:	f000 8085 	beq.w	80140fe <_scanf_float+0x1ee>
 8013ff4:	2b46      	cmp	r3, #70	; 0x46
 8013ff6:	d06a      	beq.n	80140ce <_scanf_float+0x1be>
 8013ff8:	2b41      	cmp	r3, #65	; 0x41
 8013ffa:	d1c1      	bne.n	8013f80 <_scanf_float+0x70>
 8013ffc:	2a01      	cmp	r2, #1
 8013ffe:	d1bf      	bne.n	8013f80 <_scanf_float+0x70>
 8014000:	2202      	movs	r2, #2
 8014002:	e046      	b.n	8014092 <_scanf_float+0x182>
 8014004:	2b65      	cmp	r3, #101	; 0x65
 8014006:	d07a      	beq.n	80140fe <_scanf_float+0x1ee>
 8014008:	d818      	bhi.n	801403c <_scanf_float+0x12c>
 801400a:	2b54      	cmp	r3, #84	; 0x54
 801400c:	d066      	beq.n	80140dc <_scanf_float+0x1cc>
 801400e:	d811      	bhi.n	8014034 <_scanf_float+0x124>
 8014010:	2b4e      	cmp	r3, #78	; 0x4e
 8014012:	d1b5      	bne.n	8013f80 <_scanf_float+0x70>
 8014014:	2a00      	cmp	r2, #0
 8014016:	d146      	bne.n	80140a6 <_scanf_float+0x196>
 8014018:	f1b9 0f00 	cmp.w	r9, #0
 801401c:	d145      	bne.n	80140aa <_scanf_float+0x19a>
 801401e:	6821      	ldr	r1, [r4, #0]
 8014020:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014024:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014028:	d13f      	bne.n	80140aa <_scanf_float+0x19a>
 801402a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801402e:	6021      	str	r1, [r4, #0]
 8014030:	2201      	movs	r2, #1
 8014032:	e02e      	b.n	8014092 <_scanf_float+0x182>
 8014034:	2b59      	cmp	r3, #89	; 0x59
 8014036:	d01e      	beq.n	8014076 <_scanf_float+0x166>
 8014038:	2b61      	cmp	r3, #97	; 0x61
 801403a:	e7de      	b.n	8013ffa <_scanf_float+0xea>
 801403c:	2b6e      	cmp	r3, #110	; 0x6e
 801403e:	d0e9      	beq.n	8014014 <_scanf_float+0x104>
 8014040:	d815      	bhi.n	801406e <_scanf_float+0x15e>
 8014042:	2b66      	cmp	r3, #102	; 0x66
 8014044:	d043      	beq.n	80140ce <_scanf_float+0x1be>
 8014046:	2b69      	cmp	r3, #105	; 0x69
 8014048:	d19a      	bne.n	8013f80 <_scanf_float+0x70>
 801404a:	f1bb 0f00 	cmp.w	fp, #0
 801404e:	d138      	bne.n	80140c2 <_scanf_float+0x1b2>
 8014050:	f1b9 0f00 	cmp.w	r9, #0
 8014054:	d197      	bne.n	8013f86 <_scanf_float+0x76>
 8014056:	6821      	ldr	r1, [r4, #0]
 8014058:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801405c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014060:	d195      	bne.n	8013f8e <_scanf_float+0x7e>
 8014062:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014066:	6021      	str	r1, [r4, #0]
 8014068:	f04f 0b01 	mov.w	fp, #1
 801406c:	e011      	b.n	8014092 <_scanf_float+0x182>
 801406e:	2b74      	cmp	r3, #116	; 0x74
 8014070:	d034      	beq.n	80140dc <_scanf_float+0x1cc>
 8014072:	2b79      	cmp	r3, #121	; 0x79
 8014074:	d184      	bne.n	8013f80 <_scanf_float+0x70>
 8014076:	f1bb 0f07 	cmp.w	fp, #7
 801407a:	d181      	bne.n	8013f80 <_scanf_float+0x70>
 801407c:	f04f 0b08 	mov.w	fp, #8
 8014080:	e007      	b.n	8014092 <_scanf_float+0x182>
 8014082:	eb12 0f0b 	cmn.w	r2, fp
 8014086:	f47f af7b 	bne.w	8013f80 <_scanf_float+0x70>
 801408a:	6821      	ldr	r1, [r4, #0]
 801408c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8014090:	6021      	str	r1, [r4, #0]
 8014092:	702b      	strb	r3, [r5, #0]
 8014094:	3501      	adds	r5, #1
 8014096:	e79a      	b.n	8013fce <_scanf_float+0xbe>
 8014098:	6821      	ldr	r1, [r4, #0]
 801409a:	0608      	lsls	r0, r1, #24
 801409c:	f57f af70 	bpl.w	8013f80 <_scanf_float+0x70>
 80140a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80140a4:	e7f4      	b.n	8014090 <_scanf_float+0x180>
 80140a6:	2a02      	cmp	r2, #2
 80140a8:	d047      	beq.n	801413a <_scanf_float+0x22a>
 80140aa:	f1bb 0f01 	cmp.w	fp, #1
 80140ae:	d003      	beq.n	80140b8 <_scanf_float+0x1a8>
 80140b0:	f1bb 0f04 	cmp.w	fp, #4
 80140b4:	f47f af64 	bne.w	8013f80 <_scanf_float+0x70>
 80140b8:	f10b 0b01 	add.w	fp, fp, #1
 80140bc:	fa5f fb8b 	uxtb.w	fp, fp
 80140c0:	e7e7      	b.n	8014092 <_scanf_float+0x182>
 80140c2:	f1bb 0f03 	cmp.w	fp, #3
 80140c6:	d0f7      	beq.n	80140b8 <_scanf_float+0x1a8>
 80140c8:	f1bb 0f05 	cmp.w	fp, #5
 80140cc:	e7f2      	b.n	80140b4 <_scanf_float+0x1a4>
 80140ce:	f1bb 0f02 	cmp.w	fp, #2
 80140d2:	f47f af55 	bne.w	8013f80 <_scanf_float+0x70>
 80140d6:	f04f 0b03 	mov.w	fp, #3
 80140da:	e7da      	b.n	8014092 <_scanf_float+0x182>
 80140dc:	f1bb 0f06 	cmp.w	fp, #6
 80140e0:	f47f af4e 	bne.w	8013f80 <_scanf_float+0x70>
 80140e4:	f04f 0b07 	mov.w	fp, #7
 80140e8:	e7d3      	b.n	8014092 <_scanf_float+0x182>
 80140ea:	6821      	ldr	r1, [r4, #0]
 80140ec:	0588      	lsls	r0, r1, #22
 80140ee:	f57f af47 	bpl.w	8013f80 <_scanf_float+0x70>
 80140f2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80140f6:	6021      	str	r1, [r4, #0]
 80140f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80140fc:	e7c9      	b.n	8014092 <_scanf_float+0x182>
 80140fe:	6821      	ldr	r1, [r4, #0]
 8014100:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8014104:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014108:	d006      	beq.n	8014118 <_scanf_float+0x208>
 801410a:	0548      	lsls	r0, r1, #21
 801410c:	f57f af38 	bpl.w	8013f80 <_scanf_float+0x70>
 8014110:	f1b9 0f00 	cmp.w	r9, #0
 8014114:	f43f af3b 	beq.w	8013f8e <_scanf_float+0x7e>
 8014118:	0588      	lsls	r0, r1, #22
 801411a:	bf58      	it	pl
 801411c:	9802      	ldrpl	r0, [sp, #8]
 801411e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014122:	bf58      	it	pl
 8014124:	eba9 0000 	subpl.w	r0, r9, r0
 8014128:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801412c:	bf58      	it	pl
 801412e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8014132:	6021      	str	r1, [r4, #0]
 8014134:	f04f 0900 	mov.w	r9, #0
 8014138:	e7ab      	b.n	8014092 <_scanf_float+0x182>
 801413a:	2203      	movs	r2, #3
 801413c:	e7a9      	b.n	8014092 <_scanf_float+0x182>
 801413e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014142:	9205      	str	r2, [sp, #20]
 8014144:	4631      	mov	r1, r6
 8014146:	4638      	mov	r0, r7
 8014148:	4798      	blx	r3
 801414a:	9a05      	ldr	r2, [sp, #20]
 801414c:	2800      	cmp	r0, #0
 801414e:	f43f af04 	beq.w	8013f5a <_scanf_float+0x4a>
 8014152:	e715      	b.n	8013f80 <_scanf_float+0x70>
 8014154:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014158:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801415c:	4632      	mov	r2, r6
 801415e:	4638      	mov	r0, r7
 8014160:	4798      	blx	r3
 8014162:	6923      	ldr	r3, [r4, #16]
 8014164:	3b01      	subs	r3, #1
 8014166:	6123      	str	r3, [r4, #16]
 8014168:	e715      	b.n	8013f96 <_scanf_float+0x86>
 801416a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801416e:	2b06      	cmp	r3, #6
 8014170:	d80a      	bhi.n	8014188 <_scanf_float+0x278>
 8014172:	f1bb 0f02 	cmp.w	fp, #2
 8014176:	d968      	bls.n	801424a <_scanf_float+0x33a>
 8014178:	f1ab 0b03 	sub.w	fp, fp, #3
 801417c:	fa5f fb8b 	uxtb.w	fp, fp
 8014180:	eba5 0b0b 	sub.w	fp, r5, fp
 8014184:	455d      	cmp	r5, fp
 8014186:	d14b      	bne.n	8014220 <_scanf_float+0x310>
 8014188:	6823      	ldr	r3, [r4, #0]
 801418a:	05da      	lsls	r2, r3, #23
 801418c:	d51f      	bpl.n	80141ce <_scanf_float+0x2be>
 801418e:	055b      	lsls	r3, r3, #21
 8014190:	d468      	bmi.n	8014264 <_scanf_float+0x354>
 8014192:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014196:	6923      	ldr	r3, [r4, #16]
 8014198:	2965      	cmp	r1, #101	; 0x65
 801419a:	f103 33ff 	add.w	r3, r3, #4294967295
 801419e:	f105 3bff 	add.w	fp, r5, #4294967295
 80141a2:	6123      	str	r3, [r4, #16]
 80141a4:	d00d      	beq.n	80141c2 <_scanf_float+0x2b2>
 80141a6:	2945      	cmp	r1, #69	; 0x45
 80141a8:	d00b      	beq.n	80141c2 <_scanf_float+0x2b2>
 80141aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80141ae:	4632      	mov	r2, r6
 80141b0:	4638      	mov	r0, r7
 80141b2:	4798      	blx	r3
 80141b4:	6923      	ldr	r3, [r4, #16]
 80141b6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80141ba:	3b01      	subs	r3, #1
 80141bc:	f1a5 0b02 	sub.w	fp, r5, #2
 80141c0:	6123      	str	r3, [r4, #16]
 80141c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80141c6:	4632      	mov	r2, r6
 80141c8:	4638      	mov	r0, r7
 80141ca:	4798      	blx	r3
 80141cc:	465d      	mov	r5, fp
 80141ce:	6826      	ldr	r6, [r4, #0]
 80141d0:	f016 0610 	ands.w	r6, r6, #16
 80141d4:	d17a      	bne.n	80142cc <_scanf_float+0x3bc>
 80141d6:	702e      	strb	r6, [r5, #0]
 80141d8:	6823      	ldr	r3, [r4, #0]
 80141da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80141de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80141e2:	d142      	bne.n	801426a <_scanf_float+0x35a>
 80141e4:	9b02      	ldr	r3, [sp, #8]
 80141e6:	eba9 0303 	sub.w	r3, r9, r3
 80141ea:	425a      	negs	r2, r3
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d149      	bne.n	8014284 <_scanf_float+0x374>
 80141f0:	2200      	movs	r2, #0
 80141f2:	4641      	mov	r1, r8
 80141f4:	4638      	mov	r0, r7
 80141f6:	f000 ff0b 	bl	8015010 <_strtod_r>
 80141fa:	6825      	ldr	r5, [r4, #0]
 80141fc:	f8da 3000 	ldr.w	r3, [sl]
 8014200:	f015 0f02 	tst.w	r5, #2
 8014204:	f103 0204 	add.w	r2, r3, #4
 8014208:	ec59 8b10 	vmov	r8, r9, d0
 801420c:	f8ca 2000 	str.w	r2, [sl]
 8014210:	d043      	beq.n	801429a <_scanf_float+0x38a>
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	e9c3 8900 	strd	r8, r9, [r3]
 8014218:	68e3      	ldr	r3, [r4, #12]
 801421a:	3301      	adds	r3, #1
 801421c:	60e3      	str	r3, [r4, #12]
 801421e:	e6be      	b.n	8013f9e <_scanf_float+0x8e>
 8014220:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014224:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014228:	4632      	mov	r2, r6
 801422a:	4638      	mov	r0, r7
 801422c:	4798      	blx	r3
 801422e:	6923      	ldr	r3, [r4, #16]
 8014230:	3b01      	subs	r3, #1
 8014232:	6123      	str	r3, [r4, #16]
 8014234:	e7a6      	b.n	8014184 <_scanf_float+0x274>
 8014236:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801423a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801423e:	4632      	mov	r2, r6
 8014240:	4638      	mov	r0, r7
 8014242:	4798      	blx	r3
 8014244:	6923      	ldr	r3, [r4, #16]
 8014246:	3b01      	subs	r3, #1
 8014248:	6123      	str	r3, [r4, #16]
 801424a:	4545      	cmp	r5, r8
 801424c:	d8f3      	bhi.n	8014236 <_scanf_float+0x326>
 801424e:	e6a5      	b.n	8013f9c <_scanf_float+0x8c>
 8014250:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014254:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014258:	4632      	mov	r2, r6
 801425a:	4638      	mov	r0, r7
 801425c:	4798      	blx	r3
 801425e:	6923      	ldr	r3, [r4, #16]
 8014260:	3b01      	subs	r3, #1
 8014262:	6123      	str	r3, [r4, #16]
 8014264:	4545      	cmp	r5, r8
 8014266:	d8f3      	bhi.n	8014250 <_scanf_float+0x340>
 8014268:	e698      	b.n	8013f9c <_scanf_float+0x8c>
 801426a:	9b03      	ldr	r3, [sp, #12]
 801426c:	2b00      	cmp	r3, #0
 801426e:	d0bf      	beq.n	80141f0 <_scanf_float+0x2e0>
 8014270:	9904      	ldr	r1, [sp, #16]
 8014272:	230a      	movs	r3, #10
 8014274:	4632      	mov	r2, r6
 8014276:	3101      	adds	r1, #1
 8014278:	4638      	mov	r0, r7
 801427a:	f000 ff55 	bl	8015128 <_strtol_r>
 801427e:	9b03      	ldr	r3, [sp, #12]
 8014280:	9d04      	ldr	r5, [sp, #16]
 8014282:	1ac2      	subs	r2, r0, r3
 8014284:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8014288:	429d      	cmp	r5, r3
 801428a:	bf28      	it	cs
 801428c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8014290:	490f      	ldr	r1, [pc, #60]	; (80142d0 <_scanf_float+0x3c0>)
 8014292:	4628      	mov	r0, r5
 8014294:	f000 f858 	bl	8014348 <siprintf>
 8014298:	e7aa      	b.n	80141f0 <_scanf_float+0x2e0>
 801429a:	f015 0504 	ands.w	r5, r5, #4
 801429e:	d1b8      	bne.n	8014212 <_scanf_float+0x302>
 80142a0:	681f      	ldr	r7, [r3, #0]
 80142a2:	ee10 2a10 	vmov	r2, s0
 80142a6:	464b      	mov	r3, r9
 80142a8:	ee10 0a10 	vmov	r0, s0
 80142ac:	4649      	mov	r1, r9
 80142ae:	f7ec fc55 	bl	8000b5c <__aeabi_dcmpun>
 80142b2:	b128      	cbz	r0, 80142c0 <_scanf_float+0x3b0>
 80142b4:	4628      	mov	r0, r5
 80142b6:	f000 f80d 	bl	80142d4 <nanf>
 80142ba:	ed87 0a00 	vstr	s0, [r7]
 80142be:	e7ab      	b.n	8014218 <_scanf_float+0x308>
 80142c0:	4640      	mov	r0, r8
 80142c2:	4649      	mov	r1, r9
 80142c4:	f7ec fca8 	bl	8000c18 <__aeabi_d2f>
 80142c8:	6038      	str	r0, [r7, #0]
 80142ca:	e7a5      	b.n	8014218 <_scanf_float+0x308>
 80142cc:	2600      	movs	r6, #0
 80142ce:	e666      	b.n	8013f9e <_scanf_float+0x8e>
 80142d0:	080181ea 	.word	0x080181ea

080142d4 <nanf>:
 80142d4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80142dc <nanf+0x8>
 80142d8:	4770      	bx	lr
 80142da:	bf00      	nop
 80142dc:	7fc00000 	.word	0x7fc00000

080142e0 <sniprintf>:
 80142e0:	b40c      	push	{r2, r3}
 80142e2:	b530      	push	{r4, r5, lr}
 80142e4:	4b17      	ldr	r3, [pc, #92]	; (8014344 <sniprintf+0x64>)
 80142e6:	1e0c      	subs	r4, r1, #0
 80142e8:	b09d      	sub	sp, #116	; 0x74
 80142ea:	681d      	ldr	r5, [r3, #0]
 80142ec:	da08      	bge.n	8014300 <sniprintf+0x20>
 80142ee:	238b      	movs	r3, #139	; 0x8b
 80142f0:	602b      	str	r3, [r5, #0]
 80142f2:	f04f 30ff 	mov.w	r0, #4294967295
 80142f6:	b01d      	add	sp, #116	; 0x74
 80142f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80142fc:	b002      	add	sp, #8
 80142fe:	4770      	bx	lr
 8014300:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014304:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014308:	bf14      	ite	ne
 801430a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801430e:	4623      	moveq	r3, r4
 8014310:	9304      	str	r3, [sp, #16]
 8014312:	9307      	str	r3, [sp, #28]
 8014314:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014318:	9002      	str	r0, [sp, #8]
 801431a:	9006      	str	r0, [sp, #24]
 801431c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014320:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014322:	ab21      	add	r3, sp, #132	; 0x84
 8014324:	a902      	add	r1, sp, #8
 8014326:	4628      	mov	r0, r5
 8014328:	9301      	str	r3, [sp, #4]
 801432a:	f002 fde7 	bl	8016efc <_svfiprintf_r>
 801432e:	1c43      	adds	r3, r0, #1
 8014330:	bfbc      	itt	lt
 8014332:	238b      	movlt	r3, #139	; 0x8b
 8014334:	602b      	strlt	r3, [r5, #0]
 8014336:	2c00      	cmp	r4, #0
 8014338:	d0dd      	beq.n	80142f6 <sniprintf+0x16>
 801433a:	9b02      	ldr	r3, [sp, #8]
 801433c:	2200      	movs	r2, #0
 801433e:	701a      	strb	r2, [r3, #0]
 8014340:	e7d9      	b.n	80142f6 <sniprintf+0x16>
 8014342:	bf00      	nop
 8014344:	2000000c 	.word	0x2000000c

08014348 <siprintf>:
 8014348:	b40e      	push	{r1, r2, r3}
 801434a:	b500      	push	{lr}
 801434c:	b09c      	sub	sp, #112	; 0x70
 801434e:	ab1d      	add	r3, sp, #116	; 0x74
 8014350:	9002      	str	r0, [sp, #8]
 8014352:	9006      	str	r0, [sp, #24]
 8014354:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014358:	4809      	ldr	r0, [pc, #36]	; (8014380 <siprintf+0x38>)
 801435a:	9107      	str	r1, [sp, #28]
 801435c:	9104      	str	r1, [sp, #16]
 801435e:	4909      	ldr	r1, [pc, #36]	; (8014384 <siprintf+0x3c>)
 8014360:	f853 2b04 	ldr.w	r2, [r3], #4
 8014364:	9105      	str	r1, [sp, #20]
 8014366:	6800      	ldr	r0, [r0, #0]
 8014368:	9301      	str	r3, [sp, #4]
 801436a:	a902      	add	r1, sp, #8
 801436c:	f002 fdc6 	bl	8016efc <_svfiprintf_r>
 8014370:	9b02      	ldr	r3, [sp, #8]
 8014372:	2200      	movs	r2, #0
 8014374:	701a      	strb	r2, [r3, #0]
 8014376:	b01c      	add	sp, #112	; 0x70
 8014378:	f85d eb04 	ldr.w	lr, [sp], #4
 801437c:	b003      	add	sp, #12
 801437e:	4770      	bx	lr
 8014380:	2000000c 	.word	0x2000000c
 8014384:	ffff0208 	.word	0xffff0208

08014388 <siscanf>:
 8014388:	b40e      	push	{r1, r2, r3}
 801438a:	b530      	push	{r4, r5, lr}
 801438c:	b09c      	sub	sp, #112	; 0x70
 801438e:	ac1f      	add	r4, sp, #124	; 0x7c
 8014390:	f44f 7201 	mov.w	r2, #516	; 0x204
 8014394:	f854 5b04 	ldr.w	r5, [r4], #4
 8014398:	f8ad 2014 	strh.w	r2, [sp, #20]
 801439c:	9002      	str	r0, [sp, #8]
 801439e:	9006      	str	r0, [sp, #24]
 80143a0:	f7eb ff2e 	bl	8000200 <strlen>
 80143a4:	4b0b      	ldr	r3, [pc, #44]	; (80143d4 <siscanf+0x4c>)
 80143a6:	9003      	str	r0, [sp, #12]
 80143a8:	9007      	str	r0, [sp, #28]
 80143aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80143ac:	480a      	ldr	r0, [pc, #40]	; (80143d8 <siscanf+0x50>)
 80143ae:	9401      	str	r4, [sp, #4]
 80143b0:	2300      	movs	r3, #0
 80143b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80143b4:	9314      	str	r3, [sp, #80]	; 0x50
 80143b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80143ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80143be:	462a      	mov	r2, r5
 80143c0:	4623      	mov	r3, r4
 80143c2:	a902      	add	r1, sp, #8
 80143c4:	6800      	ldr	r0, [r0, #0]
 80143c6:	f002 feeb 	bl	80171a0 <__ssvfiscanf_r>
 80143ca:	b01c      	add	sp, #112	; 0x70
 80143cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80143d0:	b003      	add	sp, #12
 80143d2:	4770      	bx	lr
 80143d4:	080143dd 	.word	0x080143dd
 80143d8:	2000000c 	.word	0x2000000c

080143dc <__seofread>:
 80143dc:	2000      	movs	r0, #0
 80143de:	4770      	bx	lr

080143e0 <strcpy>:
 80143e0:	4603      	mov	r3, r0
 80143e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80143e6:	f803 2b01 	strb.w	r2, [r3], #1
 80143ea:	2a00      	cmp	r2, #0
 80143ec:	d1f9      	bne.n	80143e2 <strcpy+0x2>
 80143ee:	4770      	bx	lr

080143f0 <sulp>:
 80143f0:	b570      	push	{r4, r5, r6, lr}
 80143f2:	4604      	mov	r4, r0
 80143f4:	460d      	mov	r5, r1
 80143f6:	ec45 4b10 	vmov	d0, r4, r5
 80143fa:	4616      	mov	r6, r2
 80143fc:	f002 fb3a 	bl	8016a74 <__ulp>
 8014400:	ec51 0b10 	vmov	r0, r1, d0
 8014404:	b17e      	cbz	r6, 8014426 <sulp+0x36>
 8014406:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801440a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801440e:	2b00      	cmp	r3, #0
 8014410:	dd09      	ble.n	8014426 <sulp+0x36>
 8014412:	051b      	lsls	r3, r3, #20
 8014414:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014418:	2400      	movs	r4, #0
 801441a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801441e:	4622      	mov	r2, r4
 8014420:	462b      	mov	r3, r5
 8014422:	f7ec f901 	bl	8000628 <__aeabi_dmul>
 8014426:	bd70      	pop	{r4, r5, r6, pc}

08014428 <_strtod_l>:
 8014428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801442c:	461f      	mov	r7, r3
 801442e:	b0a1      	sub	sp, #132	; 0x84
 8014430:	2300      	movs	r3, #0
 8014432:	4681      	mov	r9, r0
 8014434:	4638      	mov	r0, r7
 8014436:	460e      	mov	r6, r1
 8014438:	9217      	str	r2, [sp, #92]	; 0x5c
 801443a:	931c      	str	r3, [sp, #112]	; 0x70
 801443c:	f002 f824 	bl	8016488 <__localeconv_l>
 8014440:	4680      	mov	r8, r0
 8014442:	6800      	ldr	r0, [r0, #0]
 8014444:	f7eb fedc 	bl	8000200 <strlen>
 8014448:	f04f 0a00 	mov.w	sl, #0
 801444c:	4604      	mov	r4, r0
 801444e:	f04f 0b00 	mov.w	fp, #0
 8014452:	961b      	str	r6, [sp, #108]	; 0x6c
 8014454:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014456:	781a      	ldrb	r2, [r3, #0]
 8014458:	2a0d      	cmp	r2, #13
 801445a:	d832      	bhi.n	80144c2 <_strtod_l+0x9a>
 801445c:	2a09      	cmp	r2, #9
 801445e:	d236      	bcs.n	80144ce <_strtod_l+0xa6>
 8014460:	2a00      	cmp	r2, #0
 8014462:	d03e      	beq.n	80144e2 <_strtod_l+0xba>
 8014464:	2300      	movs	r3, #0
 8014466:	930d      	str	r3, [sp, #52]	; 0x34
 8014468:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801446a:	782b      	ldrb	r3, [r5, #0]
 801446c:	2b30      	cmp	r3, #48	; 0x30
 801446e:	f040 80ac 	bne.w	80145ca <_strtod_l+0x1a2>
 8014472:	786b      	ldrb	r3, [r5, #1]
 8014474:	2b58      	cmp	r3, #88	; 0x58
 8014476:	d001      	beq.n	801447c <_strtod_l+0x54>
 8014478:	2b78      	cmp	r3, #120	; 0x78
 801447a:	d167      	bne.n	801454c <_strtod_l+0x124>
 801447c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801447e:	9301      	str	r3, [sp, #4]
 8014480:	ab1c      	add	r3, sp, #112	; 0x70
 8014482:	9300      	str	r3, [sp, #0]
 8014484:	9702      	str	r7, [sp, #8]
 8014486:	ab1d      	add	r3, sp, #116	; 0x74
 8014488:	4a88      	ldr	r2, [pc, #544]	; (80146ac <_strtod_l+0x284>)
 801448a:	a91b      	add	r1, sp, #108	; 0x6c
 801448c:	4648      	mov	r0, r9
 801448e:	f001 fd12 	bl	8015eb6 <__gethex>
 8014492:	f010 0407 	ands.w	r4, r0, #7
 8014496:	4606      	mov	r6, r0
 8014498:	d005      	beq.n	80144a6 <_strtod_l+0x7e>
 801449a:	2c06      	cmp	r4, #6
 801449c:	d12b      	bne.n	80144f6 <_strtod_l+0xce>
 801449e:	3501      	adds	r5, #1
 80144a0:	2300      	movs	r3, #0
 80144a2:	951b      	str	r5, [sp, #108]	; 0x6c
 80144a4:	930d      	str	r3, [sp, #52]	; 0x34
 80144a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	f040 859a 	bne.w	8014fe2 <_strtod_l+0xbba>
 80144ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80144b0:	b1e3      	cbz	r3, 80144ec <_strtod_l+0xc4>
 80144b2:	4652      	mov	r2, sl
 80144b4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80144b8:	ec43 2b10 	vmov	d0, r2, r3
 80144bc:	b021      	add	sp, #132	; 0x84
 80144be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144c2:	2a2b      	cmp	r2, #43	; 0x2b
 80144c4:	d015      	beq.n	80144f2 <_strtod_l+0xca>
 80144c6:	2a2d      	cmp	r2, #45	; 0x2d
 80144c8:	d004      	beq.n	80144d4 <_strtod_l+0xac>
 80144ca:	2a20      	cmp	r2, #32
 80144cc:	d1ca      	bne.n	8014464 <_strtod_l+0x3c>
 80144ce:	3301      	adds	r3, #1
 80144d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80144d2:	e7bf      	b.n	8014454 <_strtod_l+0x2c>
 80144d4:	2201      	movs	r2, #1
 80144d6:	920d      	str	r2, [sp, #52]	; 0x34
 80144d8:	1c5a      	adds	r2, r3, #1
 80144da:	921b      	str	r2, [sp, #108]	; 0x6c
 80144dc:	785b      	ldrb	r3, [r3, #1]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	d1c2      	bne.n	8014468 <_strtod_l+0x40>
 80144e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80144e4:	961b      	str	r6, [sp, #108]	; 0x6c
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	f040 8579 	bne.w	8014fde <_strtod_l+0xbb6>
 80144ec:	4652      	mov	r2, sl
 80144ee:	465b      	mov	r3, fp
 80144f0:	e7e2      	b.n	80144b8 <_strtod_l+0x90>
 80144f2:	2200      	movs	r2, #0
 80144f4:	e7ef      	b.n	80144d6 <_strtod_l+0xae>
 80144f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80144f8:	b13a      	cbz	r2, 801450a <_strtod_l+0xe2>
 80144fa:	2135      	movs	r1, #53	; 0x35
 80144fc:	a81e      	add	r0, sp, #120	; 0x78
 80144fe:	f002 fbb1 	bl	8016c64 <__copybits>
 8014502:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014504:	4648      	mov	r0, r9
 8014506:	f002 f81d 	bl	8016544 <_Bfree>
 801450a:	3c01      	subs	r4, #1
 801450c:	2c04      	cmp	r4, #4
 801450e:	d806      	bhi.n	801451e <_strtod_l+0xf6>
 8014510:	e8df f004 	tbb	[pc, r4]
 8014514:	1714030a 	.word	0x1714030a
 8014518:	0a          	.byte	0x0a
 8014519:	00          	.byte	0x00
 801451a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801451e:	0730      	lsls	r0, r6, #28
 8014520:	d5c1      	bpl.n	80144a6 <_strtod_l+0x7e>
 8014522:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8014526:	e7be      	b.n	80144a6 <_strtod_l+0x7e>
 8014528:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801452c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801452e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014532:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014536:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801453a:	e7f0      	b.n	801451e <_strtod_l+0xf6>
 801453c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80146b0 <_strtod_l+0x288>
 8014540:	e7ed      	b.n	801451e <_strtod_l+0xf6>
 8014542:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8014546:	f04f 3aff 	mov.w	sl, #4294967295
 801454a:	e7e8      	b.n	801451e <_strtod_l+0xf6>
 801454c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801454e:	1c5a      	adds	r2, r3, #1
 8014550:	921b      	str	r2, [sp, #108]	; 0x6c
 8014552:	785b      	ldrb	r3, [r3, #1]
 8014554:	2b30      	cmp	r3, #48	; 0x30
 8014556:	d0f9      	beq.n	801454c <_strtod_l+0x124>
 8014558:	2b00      	cmp	r3, #0
 801455a:	d0a4      	beq.n	80144a6 <_strtod_l+0x7e>
 801455c:	2301      	movs	r3, #1
 801455e:	2500      	movs	r5, #0
 8014560:	9306      	str	r3, [sp, #24]
 8014562:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014564:	9308      	str	r3, [sp, #32]
 8014566:	9507      	str	r5, [sp, #28]
 8014568:	9505      	str	r5, [sp, #20]
 801456a:	220a      	movs	r2, #10
 801456c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801456e:	7807      	ldrb	r7, [r0, #0]
 8014570:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014574:	b2d9      	uxtb	r1, r3
 8014576:	2909      	cmp	r1, #9
 8014578:	d929      	bls.n	80145ce <_strtod_l+0x1a6>
 801457a:	4622      	mov	r2, r4
 801457c:	f8d8 1000 	ldr.w	r1, [r8]
 8014580:	f003 f8f8 	bl	8017774 <strncmp>
 8014584:	2800      	cmp	r0, #0
 8014586:	d031      	beq.n	80145ec <_strtod_l+0x1c4>
 8014588:	2000      	movs	r0, #0
 801458a:	9c05      	ldr	r4, [sp, #20]
 801458c:	9004      	str	r0, [sp, #16]
 801458e:	463b      	mov	r3, r7
 8014590:	4602      	mov	r2, r0
 8014592:	2b65      	cmp	r3, #101	; 0x65
 8014594:	d001      	beq.n	801459a <_strtod_l+0x172>
 8014596:	2b45      	cmp	r3, #69	; 0x45
 8014598:	d114      	bne.n	80145c4 <_strtod_l+0x19c>
 801459a:	b924      	cbnz	r4, 80145a6 <_strtod_l+0x17e>
 801459c:	b910      	cbnz	r0, 80145a4 <_strtod_l+0x17c>
 801459e:	9b06      	ldr	r3, [sp, #24]
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d09e      	beq.n	80144e2 <_strtod_l+0xba>
 80145a4:	2400      	movs	r4, #0
 80145a6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80145a8:	1c73      	adds	r3, r6, #1
 80145aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80145ac:	7873      	ldrb	r3, [r6, #1]
 80145ae:	2b2b      	cmp	r3, #43	; 0x2b
 80145b0:	d078      	beq.n	80146a4 <_strtod_l+0x27c>
 80145b2:	2b2d      	cmp	r3, #45	; 0x2d
 80145b4:	d070      	beq.n	8014698 <_strtod_l+0x270>
 80145b6:	f04f 0c00 	mov.w	ip, #0
 80145ba:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80145be:	2f09      	cmp	r7, #9
 80145c0:	d97c      	bls.n	80146bc <_strtod_l+0x294>
 80145c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80145c4:	f04f 0e00 	mov.w	lr, #0
 80145c8:	e09a      	b.n	8014700 <_strtod_l+0x2d8>
 80145ca:	2300      	movs	r3, #0
 80145cc:	e7c7      	b.n	801455e <_strtod_l+0x136>
 80145ce:	9905      	ldr	r1, [sp, #20]
 80145d0:	2908      	cmp	r1, #8
 80145d2:	bfdd      	ittte	le
 80145d4:	9907      	ldrle	r1, [sp, #28]
 80145d6:	fb02 3301 	mlale	r3, r2, r1, r3
 80145da:	9307      	strle	r3, [sp, #28]
 80145dc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80145e0:	9b05      	ldr	r3, [sp, #20]
 80145e2:	3001      	adds	r0, #1
 80145e4:	3301      	adds	r3, #1
 80145e6:	9305      	str	r3, [sp, #20]
 80145e8:	901b      	str	r0, [sp, #108]	; 0x6c
 80145ea:	e7bf      	b.n	801456c <_strtod_l+0x144>
 80145ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80145ee:	191a      	adds	r2, r3, r4
 80145f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80145f2:	9a05      	ldr	r2, [sp, #20]
 80145f4:	5d1b      	ldrb	r3, [r3, r4]
 80145f6:	2a00      	cmp	r2, #0
 80145f8:	d037      	beq.n	801466a <_strtod_l+0x242>
 80145fa:	9c05      	ldr	r4, [sp, #20]
 80145fc:	4602      	mov	r2, r0
 80145fe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8014602:	2909      	cmp	r1, #9
 8014604:	d913      	bls.n	801462e <_strtod_l+0x206>
 8014606:	2101      	movs	r1, #1
 8014608:	9104      	str	r1, [sp, #16]
 801460a:	e7c2      	b.n	8014592 <_strtod_l+0x16a>
 801460c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801460e:	1c5a      	adds	r2, r3, #1
 8014610:	921b      	str	r2, [sp, #108]	; 0x6c
 8014612:	785b      	ldrb	r3, [r3, #1]
 8014614:	3001      	adds	r0, #1
 8014616:	2b30      	cmp	r3, #48	; 0x30
 8014618:	d0f8      	beq.n	801460c <_strtod_l+0x1e4>
 801461a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801461e:	2a08      	cmp	r2, #8
 8014620:	f200 84e4 	bhi.w	8014fec <_strtod_l+0xbc4>
 8014624:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8014626:	9208      	str	r2, [sp, #32]
 8014628:	4602      	mov	r2, r0
 801462a:	2000      	movs	r0, #0
 801462c:	4604      	mov	r4, r0
 801462e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8014632:	f100 0101 	add.w	r1, r0, #1
 8014636:	d012      	beq.n	801465e <_strtod_l+0x236>
 8014638:	440a      	add	r2, r1
 801463a:	eb00 0c04 	add.w	ip, r0, r4
 801463e:	4621      	mov	r1, r4
 8014640:	270a      	movs	r7, #10
 8014642:	458c      	cmp	ip, r1
 8014644:	d113      	bne.n	801466e <_strtod_l+0x246>
 8014646:	1821      	adds	r1, r4, r0
 8014648:	2908      	cmp	r1, #8
 801464a:	f104 0401 	add.w	r4, r4, #1
 801464e:	4404      	add	r4, r0
 8014650:	dc19      	bgt.n	8014686 <_strtod_l+0x25e>
 8014652:	9b07      	ldr	r3, [sp, #28]
 8014654:	210a      	movs	r1, #10
 8014656:	fb01 e303 	mla	r3, r1, r3, lr
 801465a:	9307      	str	r3, [sp, #28]
 801465c:	2100      	movs	r1, #0
 801465e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014660:	1c58      	adds	r0, r3, #1
 8014662:	901b      	str	r0, [sp, #108]	; 0x6c
 8014664:	785b      	ldrb	r3, [r3, #1]
 8014666:	4608      	mov	r0, r1
 8014668:	e7c9      	b.n	80145fe <_strtod_l+0x1d6>
 801466a:	9805      	ldr	r0, [sp, #20]
 801466c:	e7d3      	b.n	8014616 <_strtod_l+0x1ee>
 801466e:	2908      	cmp	r1, #8
 8014670:	f101 0101 	add.w	r1, r1, #1
 8014674:	dc03      	bgt.n	801467e <_strtod_l+0x256>
 8014676:	9b07      	ldr	r3, [sp, #28]
 8014678:	437b      	muls	r3, r7
 801467a:	9307      	str	r3, [sp, #28]
 801467c:	e7e1      	b.n	8014642 <_strtod_l+0x21a>
 801467e:	2910      	cmp	r1, #16
 8014680:	bfd8      	it	le
 8014682:	437d      	mulle	r5, r7
 8014684:	e7dd      	b.n	8014642 <_strtod_l+0x21a>
 8014686:	2c10      	cmp	r4, #16
 8014688:	bfdc      	itt	le
 801468a:	210a      	movle	r1, #10
 801468c:	fb01 e505 	mlale	r5, r1, r5, lr
 8014690:	e7e4      	b.n	801465c <_strtod_l+0x234>
 8014692:	2301      	movs	r3, #1
 8014694:	9304      	str	r3, [sp, #16]
 8014696:	e781      	b.n	801459c <_strtod_l+0x174>
 8014698:	f04f 0c01 	mov.w	ip, #1
 801469c:	1cb3      	adds	r3, r6, #2
 801469e:	931b      	str	r3, [sp, #108]	; 0x6c
 80146a0:	78b3      	ldrb	r3, [r6, #2]
 80146a2:	e78a      	b.n	80145ba <_strtod_l+0x192>
 80146a4:	f04f 0c00 	mov.w	ip, #0
 80146a8:	e7f8      	b.n	801469c <_strtod_l+0x274>
 80146aa:	bf00      	nop
 80146ac:	080181f0 	.word	0x080181f0
 80146b0:	7ff00000 	.word	0x7ff00000
 80146b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80146b6:	1c5f      	adds	r7, r3, #1
 80146b8:	971b      	str	r7, [sp, #108]	; 0x6c
 80146ba:	785b      	ldrb	r3, [r3, #1]
 80146bc:	2b30      	cmp	r3, #48	; 0x30
 80146be:	d0f9      	beq.n	80146b4 <_strtod_l+0x28c>
 80146c0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80146c4:	2f08      	cmp	r7, #8
 80146c6:	f63f af7d 	bhi.w	80145c4 <_strtod_l+0x19c>
 80146ca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80146ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80146d0:	930a      	str	r3, [sp, #40]	; 0x28
 80146d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80146d4:	1c5f      	adds	r7, r3, #1
 80146d6:	971b      	str	r7, [sp, #108]	; 0x6c
 80146d8:	785b      	ldrb	r3, [r3, #1]
 80146da:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80146de:	f1b8 0f09 	cmp.w	r8, #9
 80146e2:	d937      	bls.n	8014754 <_strtod_l+0x32c>
 80146e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80146e6:	1a7f      	subs	r7, r7, r1
 80146e8:	2f08      	cmp	r7, #8
 80146ea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80146ee:	dc37      	bgt.n	8014760 <_strtod_l+0x338>
 80146f0:	45be      	cmp	lr, r7
 80146f2:	bfa8      	it	ge
 80146f4:	46be      	movge	lr, r7
 80146f6:	f1bc 0f00 	cmp.w	ip, #0
 80146fa:	d001      	beq.n	8014700 <_strtod_l+0x2d8>
 80146fc:	f1ce 0e00 	rsb	lr, lr, #0
 8014700:	2c00      	cmp	r4, #0
 8014702:	d151      	bne.n	80147a8 <_strtod_l+0x380>
 8014704:	2800      	cmp	r0, #0
 8014706:	f47f aece 	bne.w	80144a6 <_strtod_l+0x7e>
 801470a:	9a06      	ldr	r2, [sp, #24]
 801470c:	2a00      	cmp	r2, #0
 801470e:	f47f aeca 	bne.w	80144a6 <_strtod_l+0x7e>
 8014712:	9a04      	ldr	r2, [sp, #16]
 8014714:	2a00      	cmp	r2, #0
 8014716:	f47f aee4 	bne.w	80144e2 <_strtod_l+0xba>
 801471a:	2b4e      	cmp	r3, #78	; 0x4e
 801471c:	d027      	beq.n	801476e <_strtod_l+0x346>
 801471e:	dc21      	bgt.n	8014764 <_strtod_l+0x33c>
 8014720:	2b49      	cmp	r3, #73	; 0x49
 8014722:	f47f aede 	bne.w	80144e2 <_strtod_l+0xba>
 8014726:	49a0      	ldr	r1, [pc, #640]	; (80149a8 <_strtod_l+0x580>)
 8014728:	a81b      	add	r0, sp, #108	; 0x6c
 801472a:	f001 fdf7 	bl	801631c <__match>
 801472e:	2800      	cmp	r0, #0
 8014730:	f43f aed7 	beq.w	80144e2 <_strtod_l+0xba>
 8014734:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014736:	499d      	ldr	r1, [pc, #628]	; (80149ac <_strtod_l+0x584>)
 8014738:	3b01      	subs	r3, #1
 801473a:	a81b      	add	r0, sp, #108	; 0x6c
 801473c:	931b      	str	r3, [sp, #108]	; 0x6c
 801473e:	f001 fded 	bl	801631c <__match>
 8014742:	b910      	cbnz	r0, 801474a <_strtod_l+0x322>
 8014744:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014746:	3301      	adds	r3, #1
 8014748:	931b      	str	r3, [sp, #108]	; 0x6c
 801474a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80149c0 <_strtod_l+0x598>
 801474e:	f04f 0a00 	mov.w	sl, #0
 8014752:	e6a8      	b.n	80144a6 <_strtod_l+0x7e>
 8014754:	210a      	movs	r1, #10
 8014756:	fb01 3e0e 	mla	lr, r1, lr, r3
 801475a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801475e:	e7b8      	b.n	80146d2 <_strtod_l+0x2aa>
 8014760:	46be      	mov	lr, r7
 8014762:	e7c8      	b.n	80146f6 <_strtod_l+0x2ce>
 8014764:	2b69      	cmp	r3, #105	; 0x69
 8014766:	d0de      	beq.n	8014726 <_strtod_l+0x2fe>
 8014768:	2b6e      	cmp	r3, #110	; 0x6e
 801476a:	f47f aeba 	bne.w	80144e2 <_strtod_l+0xba>
 801476e:	4990      	ldr	r1, [pc, #576]	; (80149b0 <_strtod_l+0x588>)
 8014770:	a81b      	add	r0, sp, #108	; 0x6c
 8014772:	f001 fdd3 	bl	801631c <__match>
 8014776:	2800      	cmp	r0, #0
 8014778:	f43f aeb3 	beq.w	80144e2 <_strtod_l+0xba>
 801477c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801477e:	781b      	ldrb	r3, [r3, #0]
 8014780:	2b28      	cmp	r3, #40	; 0x28
 8014782:	d10e      	bne.n	80147a2 <_strtod_l+0x37a>
 8014784:	aa1e      	add	r2, sp, #120	; 0x78
 8014786:	498b      	ldr	r1, [pc, #556]	; (80149b4 <_strtod_l+0x58c>)
 8014788:	a81b      	add	r0, sp, #108	; 0x6c
 801478a:	f001 fddb 	bl	8016344 <__hexnan>
 801478e:	2805      	cmp	r0, #5
 8014790:	d107      	bne.n	80147a2 <_strtod_l+0x37a>
 8014792:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014794:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8014798:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801479c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80147a0:	e681      	b.n	80144a6 <_strtod_l+0x7e>
 80147a2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80149c8 <_strtod_l+0x5a0>
 80147a6:	e7d2      	b.n	801474e <_strtod_l+0x326>
 80147a8:	ebae 0302 	sub.w	r3, lr, r2
 80147ac:	9306      	str	r3, [sp, #24]
 80147ae:	9b05      	ldr	r3, [sp, #20]
 80147b0:	9807      	ldr	r0, [sp, #28]
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	bf08      	it	eq
 80147b6:	4623      	moveq	r3, r4
 80147b8:	2c10      	cmp	r4, #16
 80147ba:	9305      	str	r3, [sp, #20]
 80147bc:	46a0      	mov	r8, r4
 80147be:	bfa8      	it	ge
 80147c0:	f04f 0810 	movge.w	r8, #16
 80147c4:	f7eb feb6 	bl	8000534 <__aeabi_ui2d>
 80147c8:	2c09      	cmp	r4, #9
 80147ca:	4682      	mov	sl, r0
 80147cc:	468b      	mov	fp, r1
 80147ce:	dc13      	bgt.n	80147f8 <_strtod_l+0x3d0>
 80147d0:	9b06      	ldr	r3, [sp, #24]
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	f43f ae67 	beq.w	80144a6 <_strtod_l+0x7e>
 80147d8:	9b06      	ldr	r3, [sp, #24]
 80147da:	dd7a      	ble.n	80148d2 <_strtod_l+0x4aa>
 80147dc:	2b16      	cmp	r3, #22
 80147de:	dc61      	bgt.n	80148a4 <_strtod_l+0x47c>
 80147e0:	4a75      	ldr	r2, [pc, #468]	; (80149b8 <_strtod_l+0x590>)
 80147e2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80147e6:	e9de 0100 	ldrd	r0, r1, [lr]
 80147ea:	4652      	mov	r2, sl
 80147ec:	465b      	mov	r3, fp
 80147ee:	f7eb ff1b 	bl	8000628 <__aeabi_dmul>
 80147f2:	4682      	mov	sl, r0
 80147f4:	468b      	mov	fp, r1
 80147f6:	e656      	b.n	80144a6 <_strtod_l+0x7e>
 80147f8:	4b6f      	ldr	r3, [pc, #444]	; (80149b8 <_strtod_l+0x590>)
 80147fa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80147fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014802:	f7eb ff11 	bl	8000628 <__aeabi_dmul>
 8014806:	4606      	mov	r6, r0
 8014808:	4628      	mov	r0, r5
 801480a:	460f      	mov	r7, r1
 801480c:	f7eb fe92 	bl	8000534 <__aeabi_ui2d>
 8014810:	4602      	mov	r2, r0
 8014812:	460b      	mov	r3, r1
 8014814:	4630      	mov	r0, r6
 8014816:	4639      	mov	r1, r7
 8014818:	f7eb fd50 	bl	80002bc <__adddf3>
 801481c:	2c0f      	cmp	r4, #15
 801481e:	4682      	mov	sl, r0
 8014820:	468b      	mov	fp, r1
 8014822:	ddd5      	ble.n	80147d0 <_strtod_l+0x3a8>
 8014824:	9b06      	ldr	r3, [sp, #24]
 8014826:	eba4 0808 	sub.w	r8, r4, r8
 801482a:	4498      	add	r8, r3
 801482c:	f1b8 0f00 	cmp.w	r8, #0
 8014830:	f340 8096 	ble.w	8014960 <_strtod_l+0x538>
 8014834:	f018 030f 	ands.w	r3, r8, #15
 8014838:	d00a      	beq.n	8014850 <_strtod_l+0x428>
 801483a:	495f      	ldr	r1, [pc, #380]	; (80149b8 <_strtod_l+0x590>)
 801483c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014840:	4652      	mov	r2, sl
 8014842:	465b      	mov	r3, fp
 8014844:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014848:	f7eb feee 	bl	8000628 <__aeabi_dmul>
 801484c:	4682      	mov	sl, r0
 801484e:	468b      	mov	fp, r1
 8014850:	f038 080f 	bics.w	r8, r8, #15
 8014854:	d073      	beq.n	801493e <_strtod_l+0x516>
 8014856:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801485a:	dd47      	ble.n	80148ec <_strtod_l+0x4c4>
 801485c:	2400      	movs	r4, #0
 801485e:	46a0      	mov	r8, r4
 8014860:	9407      	str	r4, [sp, #28]
 8014862:	9405      	str	r4, [sp, #20]
 8014864:	2322      	movs	r3, #34	; 0x22
 8014866:	f8df b158 	ldr.w	fp, [pc, #344]	; 80149c0 <_strtod_l+0x598>
 801486a:	f8c9 3000 	str.w	r3, [r9]
 801486e:	f04f 0a00 	mov.w	sl, #0
 8014872:	9b07      	ldr	r3, [sp, #28]
 8014874:	2b00      	cmp	r3, #0
 8014876:	f43f ae16 	beq.w	80144a6 <_strtod_l+0x7e>
 801487a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801487c:	4648      	mov	r0, r9
 801487e:	f001 fe61 	bl	8016544 <_Bfree>
 8014882:	9905      	ldr	r1, [sp, #20]
 8014884:	4648      	mov	r0, r9
 8014886:	f001 fe5d 	bl	8016544 <_Bfree>
 801488a:	4641      	mov	r1, r8
 801488c:	4648      	mov	r0, r9
 801488e:	f001 fe59 	bl	8016544 <_Bfree>
 8014892:	9907      	ldr	r1, [sp, #28]
 8014894:	4648      	mov	r0, r9
 8014896:	f001 fe55 	bl	8016544 <_Bfree>
 801489a:	4621      	mov	r1, r4
 801489c:	4648      	mov	r0, r9
 801489e:	f001 fe51 	bl	8016544 <_Bfree>
 80148a2:	e600      	b.n	80144a6 <_strtod_l+0x7e>
 80148a4:	9a06      	ldr	r2, [sp, #24]
 80148a6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80148aa:	4293      	cmp	r3, r2
 80148ac:	dbba      	blt.n	8014824 <_strtod_l+0x3fc>
 80148ae:	4d42      	ldr	r5, [pc, #264]	; (80149b8 <_strtod_l+0x590>)
 80148b0:	f1c4 040f 	rsb	r4, r4, #15
 80148b4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80148b8:	4652      	mov	r2, sl
 80148ba:	465b      	mov	r3, fp
 80148bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80148c0:	f7eb feb2 	bl	8000628 <__aeabi_dmul>
 80148c4:	9b06      	ldr	r3, [sp, #24]
 80148c6:	1b1c      	subs	r4, r3, r4
 80148c8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80148cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80148d0:	e78d      	b.n	80147ee <_strtod_l+0x3c6>
 80148d2:	f113 0f16 	cmn.w	r3, #22
 80148d6:	dba5      	blt.n	8014824 <_strtod_l+0x3fc>
 80148d8:	4a37      	ldr	r2, [pc, #220]	; (80149b8 <_strtod_l+0x590>)
 80148da:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80148de:	e9d2 2300 	ldrd	r2, r3, [r2]
 80148e2:	4650      	mov	r0, sl
 80148e4:	4659      	mov	r1, fp
 80148e6:	f7eb ffc9 	bl	800087c <__aeabi_ddiv>
 80148ea:	e782      	b.n	80147f2 <_strtod_l+0x3ca>
 80148ec:	2300      	movs	r3, #0
 80148ee:	4e33      	ldr	r6, [pc, #204]	; (80149bc <_strtod_l+0x594>)
 80148f0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80148f4:	4650      	mov	r0, sl
 80148f6:	4659      	mov	r1, fp
 80148f8:	461d      	mov	r5, r3
 80148fa:	f1b8 0f01 	cmp.w	r8, #1
 80148fe:	dc21      	bgt.n	8014944 <_strtod_l+0x51c>
 8014900:	b10b      	cbz	r3, 8014906 <_strtod_l+0x4de>
 8014902:	4682      	mov	sl, r0
 8014904:	468b      	mov	fp, r1
 8014906:	4b2d      	ldr	r3, [pc, #180]	; (80149bc <_strtod_l+0x594>)
 8014908:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801490c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014910:	4652      	mov	r2, sl
 8014912:	465b      	mov	r3, fp
 8014914:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014918:	f7eb fe86 	bl	8000628 <__aeabi_dmul>
 801491c:	4b28      	ldr	r3, [pc, #160]	; (80149c0 <_strtod_l+0x598>)
 801491e:	460a      	mov	r2, r1
 8014920:	400b      	ands	r3, r1
 8014922:	4928      	ldr	r1, [pc, #160]	; (80149c4 <_strtod_l+0x59c>)
 8014924:	428b      	cmp	r3, r1
 8014926:	4682      	mov	sl, r0
 8014928:	d898      	bhi.n	801485c <_strtod_l+0x434>
 801492a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801492e:	428b      	cmp	r3, r1
 8014930:	bf86      	itte	hi
 8014932:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80149cc <_strtod_l+0x5a4>
 8014936:	f04f 3aff 	movhi.w	sl, #4294967295
 801493a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801493e:	2300      	movs	r3, #0
 8014940:	9304      	str	r3, [sp, #16]
 8014942:	e077      	b.n	8014a34 <_strtod_l+0x60c>
 8014944:	f018 0f01 	tst.w	r8, #1
 8014948:	d006      	beq.n	8014958 <_strtod_l+0x530>
 801494a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801494e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014952:	f7eb fe69 	bl	8000628 <__aeabi_dmul>
 8014956:	2301      	movs	r3, #1
 8014958:	3501      	adds	r5, #1
 801495a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801495e:	e7cc      	b.n	80148fa <_strtod_l+0x4d2>
 8014960:	d0ed      	beq.n	801493e <_strtod_l+0x516>
 8014962:	f1c8 0800 	rsb	r8, r8, #0
 8014966:	f018 020f 	ands.w	r2, r8, #15
 801496a:	d00a      	beq.n	8014982 <_strtod_l+0x55a>
 801496c:	4b12      	ldr	r3, [pc, #72]	; (80149b8 <_strtod_l+0x590>)
 801496e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014972:	4650      	mov	r0, sl
 8014974:	4659      	mov	r1, fp
 8014976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801497a:	f7eb ff7f 	bl	800087c <__aeabi_ddiv>
 801497e:	4682      	mov	sl, r0
 8014980:	468b      	mov	fp, r1
 8014982:	ea5f 1828 	movs.w	r8, r8, asr #4
 8014986:	d0da      	beq.n	801493e <_strtod_l+0x516>
 8014988:	f1b8 0f1f 	cmp.w	r8, #31
 801498c:	dd20      	ble.n	80149d0 <_strtod_l+0x5a8>
 801498e:	2400      	movs	r4, #0
 8014990:	46a0      	mov	r8, r4
 8014992:	9407      	str	r4, [sp, #28]
 8014994:	9405      	str	r4, [sp, #20]
 8014996:	2322      	movs	r3, #34	; 0x22
 8014998:	f04f 0a00 	mov.w	sl, #0
 801499c:	f04f 0b00 	mov.w	fp, #0
 80149a0:	f8c9 3000 	str.w	r3, [r9]
 80149a4:	e765      	b.n	8014872 <_strtod_l+0x44a>
 80149a6:	bf00      	nop
 80149a8:	080181bd 	.word	0x080181bd
 80149ac:	08018243 	.word	0x08018243
 80149b0:	080181c5 	.word	0x080181c5
 80149b4:	08018204 	.word	0x08018204
 80149b8:	080182e8 	.word	0x080182e8
 80149bc:	080182c0 	.word	0x080182c0
 80149c0:	7ff00000 	.word	0x7ff00000
 80149c4:	7ca00000 	.word	0x7ca00000
 80149c8:	fff80000 	.word	0xfff80000
 80149cc:	7fefffff 	.word	0x7fefffff
 80149d0:	f018 0310 	ands.w	r3, r8, #16
 80149d4:	bf18      	it	ne
 80149d6:	236a      	movne	r3, #106	; 0x6a
 80149d8:	4da0      	ldr	r5, [pc, #640]	; (8014c5c <_strtod_l+0x834>)
 80149da:	9304      	str	r3, [sp, #16]
 80149dc:	4650      	mov	r0, sl
 80149de:	4659      	mov	r1, fp
 80149e0:	2300      	movs	r3, #0
 80149e2:	f1b8 0f00 	cmp.w	r8, #0
 80149e6:	f300 810a 	bgt.w	8014bfe <_strtod_l+0x7d6>
 80149ea:	b10b      	cbz	r3, 80149f0 <_strtod_l+0x5c8>
 80149ec:	4682      	mov	sl, r0
 80149ee:	468b      	mov	fp, r1
 80149f0:	9b04      	ldr	r3, [sp, #16]
 80149f2:	b1bb      	cbz	r3, 8014a24 <_strtod_l+0x5fc>
 80149f4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80149f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80149fc:	2b00      	cmp	r3, #0
 80149fe:	4659      	mov	r1, fp
 8014a00:	dd10      	ble.n	8014a24 <_strtod_l+0x5fc>
 8014a02:	2b1f      	cmp	r3, #31
 8014a04:	f340 8107 	ble.w	8014c16 <_strtod_l+0x7ee>
 8014a08:	2b34      	cmp	r3, #52	; 0x34
 8014a0a:	bfde      	ittt	le
 8014a0c:	3b20      	suble	r3, #32
 8014a0e:	f04f 32ff 	movle.w	r2, #4294967295
 8014a12:	fa02 f303 	lslle.w	r3, r2, r3
 8014a16:	f04f 0a00 	mov.w	sl, #0
 8014a1a:	bfcc      	ite	gt
 8014a1c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014a20:	ea03 0b01 	andle.w	fp, r3, r1
 8014a24:	2200      	movs	r2, #0
 8014a26:	2300      	movs	r3, #0
 8014a28:	4650      	mov	r0, sl
 8014a2a:	4659      	mov	r1, fp
 8014a2c:	f7ec f864 	bl	8000af8 <__aeabi_dcmpeq>
 8014a30:	2800      	cmp	r0, #0
 8014a32:	d1ac      	bne.n	801498e <_strtod_l+0x566>
 8014a34:	9b07      	ldr	r3, [sp, #28]
 8014a36:	9300      	str	r3, [sp, #0]
 8014a38:	9a05      	ldr	r2, [sp, #20]
 8014a3a:	9908      	ldr	r1, [sp, #32]
 8014a3c:	4623      	mov	r3, r4
 8014a3e:	4648      	mov	r0, r9
 8014a40:	f001 fdd2 	bl	80165e8 <__s2b>
 8014a44:	9007      	str	r0, [sp, #28]
 8014a46:	2800      	cmp	r0, #0
 8014a48:	f43f af08 	beq.w	801485c <_strtod_l+0x434>
 8014a4c:	9a06      	ldr	r2, [sp, #24]
 8014a4e:	9b06      	ldr	r3, [sp, #24]
 8014a50:	2a00      	cmp	r2, #0
 8014a52:	f1c3 0300 	rsb	r3, r3, #0
 8014a56:	bfa8      	it	ge
 8014a58:	2300      	movge	r3, #0
 8014a5a:	930e      	str	r3, [sp, #56]	; 0x38
 8014a5c:	2400      	movs	r4, #0
 8014a5e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014a62:	9316      	str	r3, [sp, #88]	; 0x58
 8014a64:	46a0      	mov	r8, r4
 8014a66:	9b07      	ldr	r3, [sp, #28]
 8014a68:	4648      	mov	r0, r9
 8014a6a:	6859      	ldr	r1, [r3, #4]
 8014a6c:	f001 fd36 	bl	80164dc <_Balloc>
 8014a70:	9005      	str	r0, [sp, #20]
 8014a72:	2800      	cmp	r0, #0
 8014a74:	f43f aef6 	beq.w	8014864 <_strtod_l+0x43c>
 8014a78:	9b07      	ldr	r3, [sp, #28]
 8014a7a:	691a      	ldr	r2, [r3, #16]
 8014a7c:	3202      	adds	r2, #2
 8014a7e:	f103 010c 	add.w	r1, r3, #12
 8014a82:	0092      	lsls	r2, r2, #2
 8014a84:	300c      	adds	r0, #12
 8014a86:	f7fe fdd3 	bl	8013630 <memcpy>
 8014a8a:	aa1e      	add	r2, sp, #120	; 0x78
 8014a8c:	a91d      	add	r1, sp, #116	; 0x74
 8014a8e:	ec4b ab10 	vmov	d0, sl, fp
 8014a92:	4648      	mov	r0, r9
 8014a94:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014a98:	f002 f862 	bl	8016b60 <__d2b>
 8014a9c:	901c      	str	r0, [sp, #112]	; 0x70
 8014a9e:	2800      	cmp	r0, #0
 8014aa0:	f43f aee0 	beq.w	8014864 <_strtod_l+0x43c>
 8014aa4:	2101      	movs	r1, #1
 8014aa6:	4648      	mov	r0, r9
 8014aa8:	f001 fe2a 	bl	8016700 <__i2b>
 8014aac:	4680      	mov	r8, r0
 8014aae:	2800      	cmp	r0, #0
 8014ab0:	f43f aed8 	beq.w	8014864 <_strtod_l+0x43c>
 8014ab4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8014ab6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014ab8:	2e00      	cmp	r6, #0
 8014aba:	bfab      	itete	ge
 8014abc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8014abe:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8014ac0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8014ac2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8014ac4:	bfac      	ite	ge
 8014ac6:	18f7      	addge	r7, r6, r3
 8014ac8:	1b9d      	sublt	r5, r3, r6
 8014aca:	9b04      	ldr	r3, [sp, #16]
 8014acc:	1af6      	subs	r6, r6, r3
 8014ace:	4416      	add	r6, r2
 8014ad0:	4b63      	ldr	r3, [pc, #396]	; (8014c60 <_strtod_l+0x838>)
 8014ad2:	3e01      	subs	r6, #1
 8014ad4:	429e      	cmp	r6, r3
 8014ad6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014ada:	f280 80af 	bge.w	8014c3c <_strtod_l+0x814>
 8014ade:	1b9b      	subs	r3, r3, r6
 8014ae0:	2b1f      	cmp	r3, #31
 8014ae2:	eba2 0203 	sub.w	r2, r2, r3
 8014ae6:	f04f 0101 	mov.w	r1, #1
 8014aea:	f300 809b 	bgt.w	8014c24 <_strtod_l+0x7fc>
 8014aee:	fa01 f303 	lsl.w	r3, r1, r3
 8014af2:	930f      	str	r3, [sp, #60]	; 0x3c
 8014af4:	2300      	movs	r3, #0
 8014af6:	930a      	str	r3, [sp, #40]	; 0x28
 8014af8:	18be      	adds	r6, r7, r2
 8014afa:	9b04      	ldr	r3, [sp, #16]
 8014afc:	42b7      	cmp	r7, r6
 8014afe:	4415      	add	r5, r2
 8014b00:	441d      	add	r5, r3
 8014b02:	463b      	mov	r3, r7
 8014b04:	bfa8      	it	ge
 8014b06:	4633      	movge	r3, r6
 8014b08:	42ab      	cmp	r3, r5
 8014b0a:	bfa8      	it	ge
 8014b0c:	462b      	movge	r3, r5
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	bfc2      	ittt	gt
 8014b12:	1af6      	subgt	r6, r6, r3
 8014b14:	1aed      	subgt	r5, r5, r3
 8014b16:	1aff      	subgt	r7, r7, r3
 8014b18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014b1a:	b1bb      	cbz	r3, 8014b4c <_strtod_l+0x724>
 8014b1c:	4641      	mov	r1, r8
 8014b1e:	461a      	mov	r2, r3
 8014b20:	4648      	mov	r0, r9
 8014b22:	f001 fe8d 	bl	8016840 <__pow5mult>
 8014b26:	4680      	mov	r8, r0
 8014b28:	2800      	cmp	r0, #0
 8014b2a:	f43f ae9b 	beq.w	8014864 <_strtod_l+0x43c>
 8014b2e:	4601      	mov	r1, r0
 8014b30:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014b32:	4648      	mov	r0, r9
 8014b34:	f001 fded 	bl	8016712 <__multiply>
 8014b38:	900c      	str	r0, [sp, #48]	; 0x30
 8014b3a:	2800      	cmp	r0, #0
 8014b3c:	f43f ae92 	beq.w	8014864 <_strtod_l+0x43c>
 8014b40:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014b42:	4648      	mov	r0, r9
 8014b44:	f001 fcfe 	bl	8016544 <_Bfree>
 8014b48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014b4a:	931c      	str	r3, [sp, #112]	; 0x70
 8014b4c:	2e00      	cmp	r6, #0
 8014b4e:	dc7a      	bgt.n	8014c46 <_strtod_l+0x81e>
 8014b50:	9b06      	ldr	r3, [sp, #24]
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	dd08      	ble.n	8014b68 <_strtod_l+0x740>
 8014b56:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014b58:	9905      	ldr	r1, [sp, #20]
 8014b5a:	4648      	mov	r0, r9
 8014b5c:	f001 fe70 	bl	8016840 <__pow5mult>
 8014b60:	9005      	str	r0, [sp, #20]
 8014b62:	2800      	cmp	r0, #0
 8014b64:	f43f ae7e 	beq.w	8014864 <_strtod_l+0x43c>
 8014b68:	2d00      	cmp	r5, #0
 8014b6a:	dd08      	ble.n	8014b7e <_strtod_l+0x756>
 8014b6c:	462a      	mov	r2, r5
 8014b6e:	9905      	ldr	r1, [sp, #20]
 8014b70:	4648      	mov	r0, r9
 8014b72:	f001 feb3 	bl	80168dc <__lshift>
 8014b76:	9005      	str	r0, [sp, #20]
 8014b78:	2800      	cmp	r0, #0
 8014b7a:	f43f ae73 	beq.w	8014864 <_strtod_l+0x43c>
 8014b7e:	2f00      	cmp	r7, #0
 8014b80:	dd08      	ble.n	8014b94 <_strtod_l+0x76c>
 8014b82:	4641      	mov	r1, r8
 8014b84:	463a      	mov	r2, r7
 8014b86:	4648      	mov	r0, r9
 8014b88:	f001 fea8 	bl	80168dc <__lshift>
 8014b8c:	4680      	mov	r8, r0
 8014b8e:	2800      	cmp	r0, #0
 8014b90:	f43f ae68 	beq.w	8014864 <_strtod_l+0x43c>
 8014b94:	9a05      	ldr	r2, [sp, #20]
 8014b96:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014b98:	4648      	mov	r0, r9
 8014b9a:	f001 ff0d 	bl	80169b8 <__mdiff>
 8014b9e:	4604      	mov	r4, r0
 8014ba0:	2800      	cmp	r0, #0
 8014ba2:	f43f ae5f 	beq.w	8014864 <_strtod_l+0x43c>
 8014ba6:	68c3      	ldr	r3, [r0, #12]
 8014ba8:	930c      	str	r3, [sp, #48]	; 0x30
 8014baa:	2300      	movs	r3, #0
 8014bac:	60c3      	str	r3, [r0, #12]
 8014bae:	4641      	mov	r1, r8
 8014bb0:	f001 fee8 	bl	8016984 <__mcmp>
 8014bb4:	2800      	cmp	r0, #0
 8014bb6:	da55      	bge.n	8014c64 <_strtod_l+0x83c>
 8014bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014bba:	b9e3      	cbnz	r3, 8014bf6 <_strtod_l+0x7ce>
 8014bbc:	f1ba 0f00 	cmp.w	sl, #0
 8014bc0:	d119      	bne.n	8014bf6 <_strtod_l+0x7ce>
 8014bc2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014bc6:	b9b3      	cbnz	r3, 8014bf6 <_strtod_l+0x7ce>
 8014bc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014bcc:	0d1b      	lsrs	r3, r3, #20
 8014bce:	051b      	lsls	r3, r3, #20
 8014bd0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014bd4:	d90f      	bls.n	8014bf6 <_strtod_l+0x7ce>
 8014bd6:	6963      	ldr	r3, [r4, #20]
 8014bd8:	b913      	cbnz	r3, 8014be0 <_strtod_l+0x7b8>
 8014bda:	6923      	ldr	r3, [r4, #16]
 8014bdc:	2b01      	cmp	r3, #1
 8014bde:	dd0a      	ble.n	8014bf6 <_strtod_l+0x7ce>
 8014be0:	4621      	mov	r1, r4
 8014be2:	2201      	movs	r2, #1
 8014be4:	4648      	mov	r0, r9
 8014be6:	f001 fe79 	bl	80168dc <__lshift>
 8014bea:	4641      	mov	r1, r8
 8014bec:	4604      	mov	r4, r0
 8014bee:	f001 fec9 	bl	8016984 <__mcmp>
 8014bf2:	2800      	cmp	r0, #0
 8014bf4:	dc67      	bgt.n	8014cc6 <_strtod_l+0x89e>
 8014bf6:	9b04      	ldr	r3, [sp, #16]
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d171      	bne.n	8014ce0 <_strtod_l+0x8b8>
 8014bfc:	e63d      	b.n	801487a <_strtod_l+0x452>
 8014bfe:	f018 0f01 	tst.w	r8, #1
 8014c02:	d004      	beq.n	8014c0e <_strtod_l+0x7e6>
 8014c04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014c08:	f7eb fd0e 	bl	8000628 <__aeabi_dmul>
 8014c0c:	2301      	movs	r3, #1
 8014c0e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014c12:	3508      	adds	r5, #8
 8014c14:	e6e5      	b.n	80149e2 <_strtod_l+0x5ba>
 8014c16:	f04f 32ff 	mov.w	r2, #4294967295
 8014c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8014c1e:	ea03 0a0a 	and.w	sl, r3, sl
 8014c22:	e6ff      	b.n	8014a24 <_strtod_l+0x5fc>
 8014c24:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014c28:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014c2c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014c30:	36e2      	adds	r6, #226	; 0xe2
 8014c32:	fa01 f306 	lsl.w	r3, r1, r6
 8014c36:	930a      	str	r3, [sp, #40]	; 0x28
 8014c38:	910f      	str	r1, [sp, #60]	; 0x3c
 8014c3a:	e75d      	b.n	8014af8 <_strtod_l+0x6d0>
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	930a      	str	r3, [sp, #40]	; 0x28
 8014c40:	2301      	movs	r3, #1
 8014c42:	930f      	str	r3, [sp, #60]	; 0x3c
 8014c44:	e758      	b.n	8014af8 <_strtod_l+0x6d0>
 8014c46:	4632      	mov	r2, r6
 8014c48:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014c4a:	4648      	mov	r0, r9
 8014c4c:	f001 fe46 	bl	80168dc <__lshift>
 8014c50:	901c      	str	r0, [sp, #112]	; 0x70
 8014c52:	2800      	cmp	r0, #0
 8014c54:	f47f af7c 	bne.w	8014b50 <_strtod_l+0x728>
 8014c58:	e604      	b.n	8014864 <_strtod_l+0x43c>
 8014c5a:	bf00      	nop
 8014c5c:	08018218 	.word	0x08018218
 8014c60:	fffffc02 	.word	0xfffffc02
 8014c64:	465d      	mov	r5, fp
 8014c66:	f040 8086 	bne.w	8014d76 <_strtod_l+0x94e>
 8014c6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014c6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014c70:	b32a      	cbz	r2, 8014cbe <_strtod_l+0x896>
 8014c72:	4aaf      	ldr	r2, [pc, #700]	; (8014f30 <_strtod_l+0xb08>)
 8014c74:	4293      	cmp	r3, r2
 8014c76:	d153      	bne.n	8014d20 <_strtod_l+0x8f8>
 8014c78:	9b04      	ldr	r3, [sp, #16]
 8014c7a:	4650      	mov	r0, sl
 8014c7c:	b1d3      	cbz	r3, 8014cb4 <_strtod_l+0x88c>
 8014c7e:	4aad      	ldr	r2, [pc, #692]	; (8014f34 <_strtod_l+0xb0c>)
 8014c80:	402a      	ands	r2, r5
 8014c82:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014c86:	f04f 31ff 	mov.w	r1, #4294967295
 8014c8a:	d816      	bhi.n	8014cba <_strtod_l+0x892>
 8014c8c:	0d12      	lsrs	r2, r2, #20
 8014c8e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014c92:	fa01 f303 	lsl.w	r3, r1, r3
 8014c96:	4298      	cmp	r0, r3
 8014c98:	d142      	bne.n	8014d20 <_strtod_l+0x8f8>
 8014c9a:	4ba7      	ldr	r3, [pc, #668]	; (8014f38 <_strtod_l+0xb10>)
 8014c9c:	429d      	cmp	r5, r3
 8014c9e:	d102      	bne.n	8014ca6 <_strtod_l+0x87e>
 8014ca0:	3001      	adds	r0, #1
 8014ca2:	f43f addf 	beq.w	8014864 <_strtod_l+0x43c>
 8014ca6:	4ba3      	ldr	r3, [pc, #652]	; (8014f34 <_strtod_l+0xb0c>)
 8014ca8:	402b      	ands	r3, r5
 8014caa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014cae:	f04f 0a00 	mov.w	sl, #0
 8014cb2:	e7a0      	b.n	8014bf6 <_strtod_l+0x7ce>
 8014cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8014cb8:	e7ed      	b.n	8014c96 <_strtod_l+0x86e>
 8014cba:	460b      	mov	r3, r1
 8014cbc:	e7eb      	b.n	8014c96 <_strtod_l+0x86e>
 8014cbe:	bb7b      	cbnz	r3, 8014d20 <_strtod_l+0x8f8>
 8014cc0:	f1ba 0f00 	cmp.w	sl, #0
 8014cc4:	d12c      	bne.n	8014d20 <_strtod_l+0x8f8>
 8014cc6:	9904      	ldr	r1, [sp, #16]
 8014cc8:	4a9a      	ldr	r2, [pc, #616]	; (8014f34 <_strtod_l+0xb0c>)
 8014cca:	465b      	mov	r3, fp
 8014ccc:	b1f1      	cbz	r1, 8014d0c <_strtod_l+0x8e4>
 8014cce:	ea02 010b 	and.w	r1, r2, fp
 8014cd2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014cd6:	dc19      	bgt.n	8014d0c <_strtod_l+0x8e4>
 8014cd8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014cdc:	f77f ae5b 	ble.w	8014996 <_strtod_l+0x56e>
 8014ce0:	4a96      	ldr	r2, [pc, #600]	; (8014f3c <_strtod_l+0xb14>)
 8014ce2:	2300      	movs	r3, #0
 8014ce4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014ce8:	4650      	mov	r0, sl
 8014cea:	4659      	mov	r1, fp
 8014cec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014cf0:	f7eb fc9a 	bl	8000628 <__aeabi_dmul>
 8014cf4:	4682      	mov	sl, r0
 8014cf6:	468b      	mov	fp, r1
 8014cf8:	2900      	cmp	r1, #0
 8014cfa:	f47f adbe 	bne.w	801487a <_strtod_l+0x452>
 8014cfe:	2800      	cmp	r0, #0
 8014d00:	f47f adbb 	bne.w	801487a <_strtod_l+0x452>
 8014d04:	2322      	movs	r3, #34	; 0x22
 8014d06:	f8c9 3000 	str.w	r3, [r9]
 8014d0a:	e5b6      	b.n	801487a <_strtod_l+0x452>
 8014d0c:	4013      	ands	r3, r2
 8014d0e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014d12:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014d16:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014d1a:	f04f 3aff 	mov.w	sl, #4294967295
 8014d1e:	e76a      	b.n	8014bf6 <_strtod_l+0x7ce>
 8014d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d22:	b193      	cbz	r3, 8014d4a <_strtod_l+0x922>
 8014d24:	422b      	tst	r3, r5
 8014d26:	f43f af66 	beq.w	8014bf6 <_strtod_l+0x7ce>
 8014d2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d2c:	9a04      	ldr	r2, [sp, #16]
 8014d2e:	4650      	mov	r0, sl
 8014d30:	4659      	mov	r1, fp
 8014d32:	b173      	cbz	r3, 8014d52 <_strtod_l+0x92a>
 8014d34:	f7ff fb5c 	bl	80143f0 <sulp>
 8014d38:	4602      	mov	r2, r0
 8014d3a:	460b      	mov	r3, r1
 8014d3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014d40:	f7eb fabc 	bl	80002bc <__adddf3>
 8014d44:	4682      	mov	sl, r0
 8014d46:	468b      	mov	fp, r1
 8014d48:	e755      	b.n	8014bf6 <_strtod_l+0x7ce>
 8014d4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014d4c:	ea13 0f0a 	tst.w	r3, sl
 8014d50:	e7e9      	b.n	8014d26 <_strtod_l+0x8fe>
 8014d52:	f7ff fb4d 	bl	80143f0 <sulp>
 8014d56:	4602      	mov	r2, r0
 8014d58:	460b      	mov	r3, r1
 8014d5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014d5e:	f7eb faab 	bl	80002b8 <__aeabi_dsub>
 8014d62:	2200      	movs	r2, #0
 8014d64:	2300      	movs	r3, #0
 8014d66:	4682      	mov	sl, r0
 8014d68:	468b      	mov	fp, r1
 8014d6a:	f7eb fec5 	bl	8000af8 <__aeabi_dcmpeq>
 8014d6e:	2800      	cmp	r0, #0
 8014d70:	f47f ae11 	bne.w	8014996 <_strtod_l+0x56e>
 8014d74:	e73f      	b.n	8014bf6 <_strtod_l+0x7ce>
 8014d76:	4641      	mov	r1, r8
 8014d78:	4620      	mov	r0, r4
 8014d7a:	f001 ff40 	bl	8016bfe <__ratio>
 8014d7e:	ec57 6b10 	vmov	r6, r7, d0
 8014d82:	2200      	movs	r2, #0
 8014d84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014d88:	ee10 0a10 	vmov	r0, s0
 8014d8c:	4639      	mov	r1, r7
 8014d8e:	f7eb fec7 	bl	8000b20 <__aeabi_dcmple>
 8014d92:	2800      	cmp	r0, #0
 8014d94:	d077      	beq.n	8014e86 <_strtod_l+0xa5e>
 8014d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d04a      	beq.n	8014e32 <_strtod_l+0xa0a>
 8014d9c:	4b68      	ldr	r3, [pc, #416]	; (8014f40 <_strtod_l+0xb18>)
 8014d9e:	2200      	movs	r2, #0
 8014da0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014da4:	4f66      	ldr	r7, [pc, #408]	; (8014f40 <_strtod_l+0xb18>)
 8014da6:	2600      	movs	r6, #0
 8014da8:	4b62      	ldr	r3, [pc, #392]	; (8014f34 <_strtod_l+0xb0c>)
 8014daa:	402b      	ands	r3, r5
 8014dac:	930f      	str	r3, [sp, #60]	; 0x3c
 8014dae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014db0:	4b64      	ldr	r3, [pc, #400]	; (8014f44 <_strtod_l+0xb1c>)
 8014db2:	429a      	cmp	r2, r3
 8014db4:	f040 80ce 	bne.w	8014f54 <_strtod_l+0xb2c>
 8014db8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014dbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014dc0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014dc4:	ec4b ab10 	vmov	d0, sl, fp
 8014dc8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8014dcc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014dd0:	f001 fe50 	bl	8016a74 <__ulp>
 8014dd4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014dd8:	ec53 2b10 	vmov	r2, r3, d0
 8014ddc:	f7eb fc24 	bl	8000628 <__aeabi_dmul>
 8014de0:	4652      	mov	r2, sl
 8014de2:	465b      	mov	r3, fp
 8014de4:	f7eb fa6a 	bl	80002bc <__adddf3>
 8014de8:	460b      	mov	r3, r1
 8014dea:	4952      	ldr	r1, [pc, #328]	; (8014f34 <_strtod_l+0xb0c>)
 8014dec:	4a56      	ldr	r2, [pc, #344]	; (8014f48 <_strtod_l+0xb20>)
 8014dee:	4019      	ands	r1, r3
 8014df0:	4291      	cmp	r1, r2
 8014df2:	4682      	mov	sl, r0
 8014df4:	d95b      	bls.n	8014eae <_strtod_l+0xa86>
 8014df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014df8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014dfc:	4293      	cmp	r3, r2
 8014dfe:	d103      	bne.n	8014e08 <_strtod_l+0x9e0>
 8014e00:	9b08      	ldr	r3, [sp, #32]
 8014e02:	3301      	adds	r3, #1
 8014e04:	f43f ad2e 	beq.w	8014864 <_strtod_l+0x43c>
 8014e08:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014f38 <_strtod_l+0xb10>
 8014e0c:	f04f 3aff 	mov.w	sl, #4294967295
 8014e10:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014e12:	4648      	mov	r0, r9
 8014e14:	f001 fb96 	bl	8016544 <_Bfree>
 8014e18:	9905      	ldr	r1, [sp, #20]
 8014e1a:	4648      	mov	r0, r9
 8014e1c:	f001 fb92 	bl	8016544 <_Bfree>
 8014e20:	4641      	mov	r1, r8
 8014e22:	4648      	mov	r0, r9
 8014e24:	f001 fb8e 	bl	8016544 <_Bfree>
 8014e28:	4621      	mov	r1, r4
 8014e2a:	4648      	mov	r0, r9
 8014e2c:	f001 fb8a 	bl	8016544 <_Bfree>
 8014e30:	e619      	b.n	8014a66 <_strtod_l+0x63e>
 8014e32:	f1ba 0f00 	cmp.w	sl, #0
 8014e36:	d11a      	bne.n	8014e6e <_strtod_l+0xa46>
 8014e38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014e3c:	b9eb      	cbnz	r3, 8014e7a <_strtod_l+0xa52>
 8014e3e:	2200      	movs	r2, #0
 8014e40:	4b3f      	ldr	r3, [pc, #252]	; (8014f40 <_strtod_l+0xb18>)
 8014e42:	4630      	mov	r0, r6
 8014e44:	4639      	mov	r1, r7
 8014e46:	f7eb fe61 	bl	8000b0c <__aeabi_dcmplt>
 8014e4a:	b9c8      	cbnz	r0, 8014e80 <_strtod_l+0xa58>
 8014e4c:	4630      	mov	r0, r6
 8014e4e:	4639      	mov	r1, r7
 8014e50:	2200      	movs	r2, #0
 8014e52:	4b3e      	ldr	r3, [pc, #248]	; (8014f4c <_strtod_l+0xb24>)
 8014e54:	f7eb fbe8 	bl	8000628 <__aeabi_dmul>
 8014e58:	4606      	mov	r6, r0
 8014e5a:	460f      	mov	r7, r1
 8014e5c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014e60:	9618      	str	r6, [sp, #96]	; 0x60
 8014e62:	9319      	str	r3, [sp, #100]	; 0x64
 8014e64:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014e68:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014e6c:	e79c      	b.n	8014da8 <_strtod_l+0x980>
 8014e6e:	f1ba 0f01 	cmp.w	sl, #1
 8014e72:	d102      	bne.n	8014e7a <_strtod_l+0xa52>
 8014e74:	2d00      	cmp	r5, #0
 8014e76:	f43f ad8e 	beq.w	8014996 <_strtod_l+0x56e>
 8014e7a:	2200      	movs	r2, #0
 8014e7c:	4b34      	ldr	r3, [pc, #208]	; (8014f50 <_strtod_l+0xb28>)
 8014e7e:	e78f      	b.n	8014da0 <_strtod_l+0x978>
 8014e80:	2600      	movs	r6, #0
 8014e82:	4f32      	ldr	r7, [pc, #200]	; (8014f4c <_strtod_l+0xb24>)
 8014e84:	e7ea      	b.n	8014e5c <_strtod_l+0xa34>
 8014e86:	4b31      	ldr	r3, [pc, #196]	; (8014f4c <_strtod_l+0xb24>)
 8014e88:	4630      	mov	r0, r6
 8014e8a:	4639      	mov	r1, r7
 8014e8c:	2200      	movs	r2, #0
 8014e8e:	f7eb fbcb 	bl	8000628 <__aeabi_dmul>
 8014e92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e94:	4606      	mov	r6, r0
 8014e96:	460f      	mov	r7, r1
 8014e98:	b933      	cbnz	r3, 8014ea8 <_strtod_l+0xa80>
 8014e9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014e9e:	9010      	str	r0, [sp, #64]	; 0x40
 8014ea0:	9311      	str	r3, [sp, #68]	; 0x44
 8014ea2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014ea6:	e7df      	b.n	8014e68 <_strtod_l+0xa40>
 8014ea8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8014eac:	e7f9      	b.n	8014ea2 <_strtod_l+0xa7a>
 8014eae:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014eb2:	9b04      	ldr	r3, [sp, #16]
 8014eb4:	2b00      	cmp	r3, #0
 8014eb6:	d1ab      	bne.n	8014e10 <_strtod_l+0x9e8>
 8014eb8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014ebc:	0d1b      	lsrs	r3, r3, #20
 8014ebe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014ec0:	051b      	lsls	r3, r3, #20
 8014ec2:	429a      	cmp	r2, r3
 8014ec4:	465d      	mov	r5, fp
 8014ec6:	d1a3      	bne.n	8014e10 <_strtod_l+0x9e8>
 8014ec8:	4639      	mov	r1, r7
 8014eca:	4630      	mov	r0, r6
 8014ecc:	f7eb fe5c 	bl	8000b88 <__aeabi_d2iz>
 8014ed0:	f7eb fb40 	bl	8000554 <__aeabi_i2d>
 8014ed4:	460b      	mov	r3, r1
 8014ed6:	4602      	mov	r2, r0
 8014ed8:	4639      	mov	r1, r7
 8014eda:	4630      	mov	r0, r6
 8014edc:	f7eb f9ec 	bl	80002b8 <__aeabi_dsub>
 8014ee0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ee2:	4606      	mov	r6, r0
 8014ee4:	460f      	mov	r7, r1
 8014ee6:	b933      	cbnz	r3, 8014ef6 <_strtod_l+0xace>
 8014ee8:	f1ba 0f00 	cmp.w	sl, #0
 8014eec:	d103      	bne.n	8014ef6 <_strtod_l+0xace>
 8014eee:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014ef2:	2d00      	cmp	r5, #0
 8014ef4:	d06d      	beq.n	8014fd2 <_strtod_l+0xbaa>
 8014ef6:	a30a      	add	r3, pc, #40	; (adr r3, 8014f20 <_strtod_l+0xaf8>)
 8014ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014efc:	4630      	mov	r0, r6
 8014efe:	4639      	mov	r1, r7
 8014f00:	f7eb fe04 	bl	8000b0c <__aeabi_dcmplt>
 8014f04:	2800      	cmp	r0, #0
 8014f06:	f47f acb8 	bne.w	801487a <_strtod_l+0x452>
 8014f0a:	a307      	add	r3, pc, #28	; (adr r3, 8014f28 <_strtod_l+0xb00>)
 8014f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f10:	4630      	mov	r0, r6
 8014f12:	4639      	mov	r1, r7
 8014f14:	f7eb fe18 	bl	8000b48 <__aeabi_dcmpgt>
 8014f18:	2800      	cmp	r0, #0
 8014f1a:	f43f af79 	beq.w	8014e10 <_strtod_l+0x9e8>
 8014f1e:	e4ac      	b.n	801487a <_strtod_l+0x452>
 8014f20:	94a03595 	.word	0x94a03595
 8014f24:	3fdfffff 	.word	0x3fdfffff
 8014f28:	35afe535 	.word	0x35afe535
 8014f2c:	3fe00000 	.word	0x3fe00000
 8014f30:	000fffff 	.word	0x000fffff
 8014f34:	7ff00000 	.word	0x7ff00000
 8014f38:	7fefffff 	.word	0x7fefffff
 8014f3c:	39500000 	.word	0x39500000
 8014f40:	3ff00000 	.word	0x3ff00000
 8014f44:	7fe00000 	.word	0x7fe00000
 8014f48:	7c9fffff 	.word	0x7c9fffff
 8014f4c:	3fe00000 	.word	0x3fe00000
 8014f50:	bff00000 	.word	0xbff00000
 8014f54:	9b04      	ldr	r3, [sp, #16]
 8014f56:	b333      	cbz	r3, 8014fa6 <_strtod_l+0xb7e>
 8014f58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014f5a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014f5e:	d822      	bhi.n	8014fa6 <_strtod_l+0xb7e>
 8014f60:	a327      	add	r3, pc, #156	; (adr r3, 8015000 <_strtod_l+0xbd8>)
 8014f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f66:	4630      	mov	r0, r6
 8014f68:	4639      	mov	r1, r7
 8014f6a:	f7eb fdd9 	bl	8000b20 <__aeabi_dcmple>
 8014f6e:	b1a0      	cbz	r0, 8014f9a <_strtod_l+0xb72>
 8014f70:	4639      	mov	r1, r7
 8014f72:	4630      	mov	r0, r6
 8014f74:	f7eb fe30 	bl	8000bd8 <__aeabi_d2uiz>
 8014f78:	2800      	cmp	r0, #0
 8014f7a:	bf08      	it	eq
 8014f7c:	2001      	moveq	r0, #1
 8014f7e:	f7eb fad9 	bl	8000534 <__aeabi_ui2d>
 8014f82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014f84:	4606      	mov	r6, r0
 8014f86:	460f      	mov	r7, r1
 8014f88:	bb03      	cbnz	r3, 8014fcc <_strtod_l+0xba4>
 8014f8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014f8e:	9012      	str	r0, [sp, #72]	; 0x48
 8014f90:	9313      	str	r3, [sp, #76]	; 0x4c
 8014f92:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014f96:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014f9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014f9e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014fa2:	1a9b      	subs	r3, r3, r2
 8014fa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8014fa6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8014faa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8014fae:	f001 fd61 	bl	8016a74 <__ulp>
 8014fb2:	4650      	mov	r0, sl
 8014fb4:	ec53 2b10 	vmov	r2, r3, d0
 8014fb8:	4659      	mov	r1, fp
 8014fba:	f7eb fb35 	bl	8000628 <__aeabi_dmul>
 8014fbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014fc2:	f7eb f97b 	bl	80002bc <__adddf3>
 8014fc6:	4682      	mov	sl, r0
 8014fc8:	468b      	mov	fp, r1
 8014fca:	e772      	b.n	8014eb2 <_strtod_l+0xa8a>
 8014fcc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014fd0:	e7df      	b.n	8014f92 <_strtod_l+0xb6a>
 8014fd2:	a30d      	add	r3, pc, #52	; (adr r3, 8015008 <_strtod_l+0xbe0>)
 8014fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fd8:	f7eb fd98 	bl	8000b0c <__aeabi_dcmplt>
 8014fdc:	e79c      	b.n	8014f18 <_strtod_l+0xaf0>
 8014fde:	2300      	movs	r3, #0
 8014fe0:	930d      	str	r3, [sp, #52]	; 0x34
 8014fe2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014fe4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014fe6:	6013      	str	r3, [r2, #0]
 8014fe8:	f7ff ba61 	b.w	80144ae <_strtod_l+0x86>
 8014fec:	2b65      	cmp	r3, #101	; 0x65
 8014fee:	f04f 0200 	mov.w	r2, #0
 8014ff2:	f43f ab4e 	beq.w	8014692 <_strtod_l+0x26a>
 8014ff6:	2101      	movs	r1, #1
 8014ff8:	4614      	mov	r4, r2
 8014ffa:	9104      	str	r1, [sp, #16]
 8014ffc:	f7ff bacb 	b.w	8014596 <_strtod_l+0x16e>
 8015000:	ffc00000 	.word	0xffc00000
 8015004:	41dfffff 	.word	0x41dfffff
 8015008:	94a03595 	.word	0x94a03595
 801500c:	3fcfffff 	.word	0x3fcfffff

08015010 <_strtod_r>:
 8015010:	4b05      	ldr	r3, [pc, #20]	; (8015028 <_strtod_r+0x18>)
 8015012:	681b      	ldr	r3, [r3, #0]
 8015014:	b410      	push	{r4}
 8015016:	6a1b      	ldr	r3, [r3, #32]
 8015018:	4c04      	ldr	r4, [pc, #16]	; (801502c <_strtod_r+0x1c>)
 801501a:	2b00      	cmp	r3, #0
 801501c:	bf08      	it	eq
 801501e:	4623      	moveq	r3, r4
 8015020:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015024:	f7ff ba00 	b.w	8014428 <_strtod_l>
 8015028:	2000000c 	.word	0x2000000c
 801502c:	20000070 	.word	0x20000070

08015030 <_strtol_l.isra.0>:
 8015030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015034:	4680      	mov	r8, r0
 8015036:	4689      	mov	r9, r1
 8015038:	4692      	mov	sl, r2
 801503a:	461e      	mov	r6, r3
 801503c:	460f      	mov	r7, r1
 801503e:	463d      	mov	r5, r7
 8015040:	9808      	ldr	r0, [sp, #32]
 8015042:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015046:	f001 fa0d 	bl	8016464 <__locale_ctype_ptr_l>
 801504a:	4420      	add	r0, r4
 801504c:	7843      	ldrb	r3, [r0, #1]
 801504e:	f013 0308 	ands.w	r3, r3, #8
 8015052:	d132      	bne.n	80150ba <_strtol_l.isra.0+0x8a>
 8015054:	2c2d      	cmp	r4, #45	; 0x2d
 8015056:	d132      	bne.n	80150be <_strtol_l.isra.0+0x8e>
 8015058:	787c      	ldrb	r4, [r7, #1]
 801505a:	1cbd      	adds	r5, r7, #2
 801505c:	2201      	movs	r2, #1
 801505e:	2e00      	cmp	r6, #0
 8015060:	d05d      	beq.n	801511e <_strtol_l.isra.0+0xee>
 8015062:	2e10      	cmp	r6, #16
 8015064:	d109      	bne.n	801507a <_strtol_l.isra.0+0x4a>
 8015066:	2c30      	cmp	r4, #48	; 0x30
 8015068:	d107      	bne.n	801507a <_strtol_l.isra.0+0x4a>
 801506a:	782b      	ldrb	r3, [r5, #0]
 801506c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015070:	2b58      	cmp	r3, #88	; 0x58
 8015072:	d14f      	bne.n	8015114 <_strtol_l.isra.0+0xe4>
 8015074:	786c      	ldrb	r4, [r5, #1]
 8015076:	2610      	movs	r6, #16
 8015078:	3502      	adds	r5, #2
 801507a:	2a00      	cmp	r2, #0
 801507c:	bf14      	ite	ne
 801507e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8015082:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8015086:	2700      	movs	r7, #0
 8015088:	fbb1 fcf6 	udiv	ip, r1, r6
 801508c:	4638      	mov	r0, r7
 801508e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8015092:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8015096:	2b09      	cmp	r3, #9
 8015098:	d817      	bhi.n	80150ca <_strtol_l.isra.0+0x9a>
 801509a:	461c      	mov	r4, r3
 801509c:	42a6      	cmp	r6, r4
 801509e:	dd23      	ble.n	80150e8 <_strtol_l.isra.0+0xb8>
 80150a0:	1c7b      	adds	r3, r7, #1
 80150a2:	d007      	beq.n	80150b4 <_strtol_l.isra.0+0x84>
 80150a4:	4584      	cmp	ip, r0
 80150a6:	d31c      	bcc.n	80150e2 <_strtol_l.isra.0+0xb2>
 80150a8:	d101      	bne.n	80150ae <_strtol_l.isra.0+0x7e>
 80150aa:	45a6      	cmp	lr, r4
 80150ac:	db19      	blt.n	80150e2 <_strtol_l.isra.0+0xb2>
 80150ae:	fb00 4006 	mla	r0, r0, r6, r4
 80150b2:	2701      	movs	r7, #1
 80150b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80150b8:	e7eb      	b.n	8015092 <_strtol_l.isra.0+0x62>
 80150ba:	462f      	mov	r7, r5
 80150bc:	e7bf      	b.n	801503e <_strtol_l.isra.0+0xe>
 80150be:	2c2b      	cmp	r4, #43	; 0x2b
 80150c0:	bf04      	itt	eq
 80150c2:	1cbd      	addeq	r5, r7, #2
 80150c4:	787c      	ldrbeq	r4, [r7, #1]
 80150c6:	461a      	mov	r2, r3
 80150c8:	e7c9      	b.n	801505e <_strtol_l.isra.0+0x2e>
 80150ca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80150ce:	2b19      	cmp	r3, #25
 80150d0:	d801      	bhi.n	80150d6 <_strtol_l.isra.0+0xa6>
 80150d2:	3c37      	subs	r4, #55	; 0x37
 80150d4:	e7e2      	b.n	801509c <_strtol_l.isra.0+0x6c>
 80150d6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80150da:	2b19      	cmp	r3, #25
 80150dc:	d804      	bhi.n	80150e8 <_strtol_l.isra.0+0xb8>
 80150de:	3c57      	subs	r4, #87	; 0x57
 80150e0:	e7dc      	b.n	801509c <_strtol_l.isra.0+0x6c>
 80150e2:	f04f 37ff 	mov.w	r7, #4294967295
 80150e6:	e7e5      	b.n	80150b4 <_strtol_l.isra.0+0x84>
 80150e8:	1c7b      	adds	r3, r7, #1
 80150ea:	d108      	bne.n	80150fe <_strtol_l.isra.0+0xce>
 80150ec:	2322      	movs	r3, #34	; 0x22
 80150ee:	f8c8 3000 	str.w	r3, [r8]
 80150f2:	4608      	mov	r0, r1
 80150f4:	f1ba 0f00 	cmp.w	sl, #0
 80150f8:	d107      	bne.n	801510a <_strtol_l.isra.0+0xda>
 80150fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150fe:	b102      	cbz	r2, 8015102 <_strtol_l.isra.0+0xd2>
 8015100:	4240      	negs	r0, r0
 8015102:	f1ba 0f00 	cmp.w	sl, #0
 8015106:	d0f8      	beq.n	80150fa <_strtol_l.isra.0+0xca>
 8015108:	b10f      	cbz	r7, 801510e <_strtol_l.isra.0+0xde>
 801510a:	f105 39ff 	add.w	r9, r5, #4294967295
 801510e:	f8ca 9000 	str.w	r9, [sl]
 8015112:	e7f2      	b.n	80150fa <_strtol_l.isra.0+0xca>
 8015114:	2430      	movs	r4, #48	; 0x30
 8015116:	2e00      	cmp	r6, #0
 8015118:	d1af      	bne.n	801507a <_strtol_l.isra.0+0x4a>
 801511a:	2608      	movs	r6, #8
 801511c:	e7ad      	b.n	801507a <_strtol_l.isra.0+0x4a>
 801511e:	2c30      	cmp	r4, #48	; 0x30
 8015120:	d0a3      	beq.n	801506a <_strtol_l.isra.0+0x3a>
 8015122:	260a      	movs	r6, #10
 8015124:	e7a9      	b.n	801507a <_strtol_l.isra.0+0x4a>
	...

08015128 <_strtol_r>:
 8015128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801512a:	4c06      	ldr	r4, [pc, #24]	; (8015144 <_strtol_r+0x1c>)
 801512c:	4d06      	ldr	r5, [pc, #24]	; (8015148 <_strtol_r+0x20>)
 801512e:	6824      	ldr	r4, [r4, #0]
 8015130:	6a24      	ldr	r4, [r4, #32]
 8015132:	2c00      	cmp	r4, #0
 8015134:	bf08      	it	eq
 8015136:	462c      	moveq	r4, r5
 8015138:	9400      	str	r4, [sp, #0]
 801513a:	f7ff ff79 	bl	8015030 <_strtol_l.isra.0>
 801513e:	b003      	add	sp, #12
 8015140:	bd30      	pop	{r4, r5, pc}
 8015142:	bf00      	nop
 8015144:	2000000c 	.word	0x2000000c
 8015148:	20000070 	.word	0x20000070

0801514c <_vsiprintf_r>:
 801514c:	b500      	push	{lr}
 801514e:	b09b      	sub	sp, #108	; 0x6c
 8015150:	9100      	str	r1, [sp, #0]
 8015152:	9104      	str	r1, [sp, #16]
 8015154:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015158:	9105      	str	r1, [sp, #20]
 801515a:	9102      	str	r1, [sp, #8]
 801515c:	4905      	ldr	r1, [pc, #20]	; (8015174 <_vsiprintf_r+0x28>)
 801515e:	9103      	str	r1, [sp, #12]
 8015160:	4669      	mov	r1, sp
 8015162:	f001 fecb 	bl	8016efc <_svfiprintf_r>
 8015166:	9b00      	ldr	r3, [sp, #0]
 8015168:	2200      	movs	r2, #0
 801516a:	701a      	strb	r2, [r3, #0]
 801516c:	b01b      	add	sp, #108	; 0x6c
 801516e:	f85d fb04 	ldr.w	pc, [sp], #4
 8015172:	bf00      	nop
 8015174:	ffff0208 	.word	0xffff0208

08015178 <vsiprintf>:
 8015178:	4613      	mov	r3, r2
 801517a:	460a      	mov	r2, r1
 801517c:	4601      	mov	r1, r0
 801517e:	4802      	ldr	r0, [pc, #8]	; (8015188 <vsiprintf+0x10>)
 8015180:	6800      	ldr	r0, [r0, #0]
 8015182:	f7ff bfe3 	b.w	801514c <_vsiprintf_r>
 8015186:	bf00      	nop
 8015188:	2000000c 	.word	0x2000000c

0801518c <quorem>:
 801518c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015190:	6903      	ldr	r3, [r0, #16]
 8015192:	690c      	ldr	r4, [r1, #16]
 8015194:	42a3      	cmp	r3, r4
 8015196:	4680      	mov	r8, r0
 8015198:	f2c0 8082 	blt.w	80152a0 <quorem+0x114>
 801519c:	3c01      	subs	r4, #1
 801519e:	f101 0714 	add.w	r7, r1, #20
 80151a2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80151a6:	f100 0614 	add.w	r6, r0, #20
 80151aa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80151ae:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80151b2:	eb06 030c 	add.w	r3, r6, ip
 80151b6:	3501      	adds	r5, #1
 80151b8:	eb07 090c 	add.w	r9, r7, ip
 80151bc:	9301      	str	r3, [sp, #4]
 80151be:	fbb0 f5f5 	udiv	r5, r0, r5
 80151c2:	b395      	cbz	r5, 801522a <quorem+0x9e>
 80151c4:	f04f 0a00 	mov.w	sl, #0
 80151c8:	4638      	mov	r0, r7
 80151ca:	46b6      	mov	lr, r6
 80151cc:	46d3      	mov	fp, sl
 80151ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80151d2:	b293      	uxth	r3, r2
 80151d4:	fb05 a303 	mla	r3, r5, r3, sl
 80151d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80151dc:	b29b      	uxth	r3, r3
 80151de:	ebab 0303 	sub.w	r3, fp, r3
 80151e2:	0c12      	lsrs	r2, r2, #16
 80151e4:	f8de b000 	ldr.w	fp, [lr]
 80151e8:	fb05 a202 	mla	r2, r5, r2, sl
 80151ec:	fa13 f38b 	uxtah	r3, r3, fp
 80151f0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80151f4:	fa1f fb82 	uxth.w	fp, r2
 80151f8:	f8de 2000 	ldr.w	r2, [lr]
 80151fc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8015200:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015204:	b29b      	uxth	r3, r3
 8015206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801520a:	4581      	cmp	r9, r0
 801520c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8015210:	f84e 3b04 	str.w	r3, [lr], #4
 8015214:	d2db      	bcs.n	80151ce <quorem+0x42>
 8015216:	f856 300c 	ldr.w	r3, [r6, ip]
 801521a:	b933      	cbnz	r3, 801522a <quorem+0x9e>
 801521c:	9b01      	ldr	r3, [sp, #4]
 801521e:	3b04      	subs	r3, #4
 8015220:	429e      	cmp	r6, r3
 8015222:	461a      	mov	r2, r3
 8015224:	d330      	bcc.n	8015288 <quorem+0xfc>
 8015226:	f8c8 4010 	str.w	r4, [r8, #16]
 801522a:	4640      	mov	r0, r8
 801522c:	f001 fbaa 	bl	8016984 <__mcmp>
 8015230:	2800      	cmp	r0, #0
 8015232:	db25      	blt.n	8015280 <quorem+0xf4>
 8015234:	3501      	adds	r5, #1
 8015236:	4630      	mov	r0, r6
 8015238:	f04f 0c00 	mov.w	ip, #0
 801523c:	f857 2b04 	ldr.w	r2, [r7], #4
 8015240:	f8d0 e000 	ldr.w	lr, [r0]
 8015244:	b293      	uxth	r3, r2
 8015246:	ebac 0303 	sub.w	r3, ip, r3
 801524a:	0c12      	lsrs	r2, r2, #16
 801524c:	fa13 f38e 	uxtah	r3, r3, lr
 8015250:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015254:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015258:	b29b      	uxth	r3, r3
 801525a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801525e:	45b9      	cmp	r9, r7
 8015260:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015264:	f840 3b04 	str.w	r3, [r0], #4
 8015268:	d2e8      	bcs.n	801523c <quorem+0xb0>
 801526a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801526e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015272:	b92a      	cbnz	r2, 8015280 <quorem+0xf4>
 8015274:	3b04      	subs	r3, #4
 8015276:	429e      	cmp	r6, r3
 8015278:	461a      	mov	r2, r3
 801527a:	d30b      	bcc.n	8015294 <quorem+0x108>
 801527c:	f8c8 4010 	str.w	r4, [r8, #16]
 8015280:	4628      	mov	r0, r5
 8015282:	b003      	add	sp, #12
 8015284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015288:	6812      	ldr	r2, [r2, #0]
 801528a:	3b04      	subs	r3, #4
 801528c:	2a00      	cmp	r2, #0
 801528e:	d1ca      	bne.n	8015226 <quorem+0x9a>
 8015290:	3c01      	subs	r4, #1
 8015292:	e7c5      	b.n	8015220 <quorem+0x94>
 8015294:	6812      	ldr	r2, [r2, #0]
 8015296:	3b04      	subs	r3, #4
 8015298:	2a00      	cmp	r2, #0
 801529a:	d1ef      	bne.n	801527c <quorem+0xf0>
 801529c:	3c01      	subs	r4, #1
 801529e:	e7ea      	b.n	8015276 <quorem+0xea>
 80152a0:	2000      	movs	r0, #0
 80152a2:	e7ee      	b.n	8015282 <quorem+0xf6>
 80152a4:	0000      	movs	r0, r0
	...

080152a8 <_dtoa_r>:
 80152a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152ac:	ec57 6b10 	vmov	r6, r7, d0
 80152b0:	b097      	sub	sp, #92	; 0x5c
 80152b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80152b4:	9106      	str	r1, [sp, #24]
 80152b6:	4604      	mov	r4, r0
 80152b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80152ba:	9312      	str	r3, [sp, #72]	; 0x48
 80152bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80152c0:	e9cd 6700 	strd	r6, r7, [sp]
 80152c4:	b93d      	cbnz	r5, 80152d6 <_dtoa_r+0x2e>
 80152c6:	2010      	movs	r0, #16
 80152c8:	f001 f8ee 	bl	80164a8 <malloc>
 80152cc:	6260      	str	r0, [r4, #36]	; 0x24
 80152ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80152d2:	6005      	str	r5, [r0, #0]
 80152d4:	60c5      	str	r5, [r0, #12]
 80152d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80152d8:	6819      	ldr	r1, [r3, #0]
 80152da:	b151      	cbz	r1, 80152f2 <_dtoa_r+0x4a>
 80152dc:	685a      	ldr	r2, [r3, #4]
 80152de:	604a      	str	r2, [r1, #4]
 80152e0:	2301      	movs	r3, #1
 80152e2:	4093      	lsls	r3, r2
 80152e4:	608b      	str	r3, [r1, #8]
 80152e6:	4620      	mov	r0, r4
 80152e8:	f001 f92c 	bl	8016544 <_Bfree>
 80152ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80152ee:	2200      	movs	r2, #0
 80152f0:	601a      	str	r2, [r3, #0]
 80152f2:	1e3b      	subs	r3, r7, #0
 80152f4:	bfbb      	ittet	lt
 80152f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80152fa:	9301      	strlt	r3, [sp, #4]
 80152fc:	2300      	movge	r3, #0
 80152fe:	2201      	movlt	r2, #1
 8015300:	bfac      	ite	ge
 8015302:	f8c8 3000 	strge.w	r3, [r8]
 8015306:	f8c8 2000 	strlt.w	r2, [r8]
 801530a:	4baf      	ldr	r3, [pc, #700]	; (80155c8 <_dtoa_r+0x320>)
 801530c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015310:	ea33 0308 	bics.w	r3, r3, r8
 8015314:	d114      	bne.n	8015340 <_dtoa_r+0x98>
 8015316:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015318:	f242 730f 	movw	r3, #9999	; 0x270f
 801531c:	6013      	str	r3, [r2, #0]
 801531e:	9b00      	ldr	r3, [sp, #0]
 8015320:	b923      	cbnz	r3, 801532c <_dtoa_r+0x84>
 8015322:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8015326:	2800      	cmp	r0, #0
 8015328:	f000 8542 	beq.w	8015db0 <_dtoa_r+0xb08>
 801532c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801532e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80155dc <_dtoa_r+0x334>
 8015332:	2b00      	cmp	r3, #0
 8015334:	f000 8544 	beq.w	8015dc0 <_dtoa_r+0xb18>
 8015338:	f10b 0303 	add.w	r3, fp, #3
 801533c:	f000 bd3e 	b.w	8015dbc <_dtoa_r+0xb14>
 8015340:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015344:	2200      	movs	r2, #0
 8015346:	2300      	movs	r3, #0
 8015348:	4630      	mov	r0, r6
 801534a:	4639      	mov	r1, r7
 801534c:	f7eb fbd4 	bl	8000af8 <__aeabi_dcmpeq>
 8015350:	4681      	mov	r9, r0
 8015352:	b168      	cbz	r0, 8015370 <_dtoa_r+0xc8>
 8015354:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015356:	2301      	movs	r3, #1
 8015358:	6013      	str	r3, [r2, #0]
 801535a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801535c:	2b00      	cmp	r3, #0
 801535e:	f000 8524 	beq.w	8015daa <_dtoa_r+0xb02>
 8015362:	4b9a      	ldr	r3, [pc, #616]	; (80155cc <_dtoa_r+0x324>)
 8015364:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015366:	f103 3bff 	add.w	fp, r3, #4294967295
 801536a:	6013      	str	r3, [r2, #0]
 801536c:	f000 bd28 	b.w	8015dc0 <_dtoa_r+0xb18>
 8015370:	aa14      	add	r2, sp, #80	; 0x50
 8015372:	a915      	add	r1, sp, #84	; 0x54
 8015374:	ec47 6b10 	vmov	d0, r6, r7
 8015378:	4620      	mov	r0, r4
 801537a:	f001 fbf1 	bl	8016b60 <__d2b>
 801537e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8015382:	9004      	str	r0, [sp, #16]
 8015384:	2d00      	cmp	r5, #0
 8015386:	d07c      	beq.n	8015482 <_dtoa_r+0x1da>
 8015388:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801538c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8015390:	46b2      	mov	sl, r6
 8015392:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8015396:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801539a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801539e:	2200      	movs	r2, #0
 80153a0:	4b8b      	ldr	r3, [pc, #556]	; (80155d0 <_dtoa_r+0x328>)
 80153a2:	4650      	mov	r0, sl
 80153a4:	4659      	mov	r1, fp
 80153a6:	f7ea ff87 	bl	80002b8 <__aeabi_dsub>
 80153aa:	a381      	add	r3, pc, #516	; (adr r3, 80155b0 <_dtoa_r+0x308>)
 80153ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153b0:	f7eb f93a 	bl	8000628 <__aeabi_dmul>
 80153b4:	a380      	add	r3, pc, #512	; (adr r3, 80155b8 <_dtoa_r+0x310>)
 80153b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ba:	f7ea ff7f 	bl	80002bc <__adddf3>
 80153be:	4606      	mov	r6, r0
 80153c0:	4628      	mov	r0, r5
 80153c2:	460f      	mov	r7, r1
 80153c4:	f7eb f8c6 	bl	8000554 <__aeabi_i2d>
 80153c8:	a37d      	add	r3, pc, #500	; (adr r3, 80155c0 <_dtoa_r+0x318>)
 80153ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153ce:	f7eb f92b 	bl	8000628 <__aeabi_dmul>
 80153d2:	4602      	mov	r2, r0
 80153d4:	460b      	mov	r3, r1
 80153d6:	4630      	mov	r0, r6
 80153d8:	4639      	mov	r1, r7
 80153da:	f7ea ff6f 	bl	80002bc <__adddf3>
 80153de:	4606      	mov	r6, r0
 80153e0:	460f      	mov	r7, r1
 80153e2:	f7eb fbd1 	bl	8000b88 <__aeabi_d2iz>
 80153e6:	2200      	movs	r2, #0
 80153e8:	4682      	mov	sl, r0
 80153ea:	2300      	movs	r3, #0
 80153ec:	4630      	mov	r0, r6
 80153ee:	4639      	mov	r1, r7
 80153f0:	f7eb fb8c 	bl	8000b0c <__aeabi_dcmplt>
 80153f4:	b148      	cbz	r0, 801540a <_dtoa_r+0x162>
 80153f6:	4650      	mov	r0, sl
 80153f8:	f7eb f8ac 	bl	8000554 <__aeabi_i2d>
 80153fc:	4632      	mov	r2, r6
 80153fe:	463b      	mov	r3, r7
 8015400:	f7eb fb7a 	bl	8000af8 <__aeabi_dcmpeq>
 8015404:	b908      	cbnz	r0, 801540a <_dtoa_r+0x162>
 8015406:	f10a 3aff 	add.w	sl, sl, #4294967295
 801540a:	f1ba 0f16 	cmp.w	sl, #22
 801540e:	d859      	bhi.n	80154c4 <_dtoa_r+0x21c>
 8015410:	4970      	ldr	r1, [pc, #448]	; (80155d4 <_dtoa_r+0x32c>)
 8015412:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015416:	e9dd 2300 	ldrd	r2, r3, [sp]
 801541a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801541e:	f7eb fb93 	bl	8000b48 <__aeabi_dcmpgt>
 8015422:	2800      	cmp	r0, #0
 8015424:	d050      	beq.n	80154c8 <_dtoa_r+0x220>
 8015426:	f10a 3aff 	add.w	sl, sl, #4294967295
 801542a:	2300      	movs	r3, #0
 801542c:	930f      	str	r3, [sp, #60]	; 0x3c
 801542e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015430:	1b5d      	subs	r5, r3, r5
 8015432:	f1b5 0801 	subs.w	r8, r5, #1
 8015436:	bf49      	itett	mi
 8015438:	f1c5 0301 	rsbmi	r3, r5, #1
 801543c:	2300      	movpl	r3, #0
 801543e:	9305      	strmi	r3, [sp, #20]
 8015440:	f04f 0800 	movmi.w	r8, #0
 8015444:	bf58      	it	pl
 8015446:	9305      	strpl	r3, [sp, #20]
 8015448:	f1ba 0f00 	cmp.w	sl, #0
 801544c:	db3e      	blt.n	80154cc <_dtoa_r+0x224>
 801544e:	2300      	movs	r3, #0
 8015450:	44d0      	add	r8, sl
 8015452:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8015456:	9307      	str	r3, [sp, #28]
 8015458:	9b06      	ldr	r3, [sp, #24]
 801545a:	2b09      	cmp	r3, #9
 801545c:	f200 8090 	bhi.w	8015580 <_dtoa_r+0x2d8>
 8015460:	2b05      	cmp	r3, #5
 8015462:	bfc4      	itt	gt
 8015464:	3b04      	subgt	r3, #4
 8015466:	9306      	strgt	r3, [sp, #24]
 8015468:	9b06      	ldr	r3, [sp, #24]
 801546a:	f1a3 0302 	sub.w	r3, r3, #2
 801546e:	bfcc      	ite	gt
 8015470:	2500      	movgt	r5, #0
 8015472:	2501      	movle	r5, #1
 8015474:	2b03      	cmp	r3, #3
 8015476:	f200 808f 	bhi.w	8015598 <_dtoa_r+0x2f0>
 801547a:	e8df f003 	tbb	[pc, r3]
 801547e:	7f7d      	.short	0x7f7d
 8015480:	7131      	.short	0x7131
 8015482:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8015486:	441d      	add	r5, r3
 8015488:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801548c:	2820      	cmp	r0, #32
 801548e:	dd13      	ble.n	80154b8 <_dtoa_r+0x210>
 8015490:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015494:	9b00      	ldr	r3, [sp, #0]
 8015496:	fa08 f800 	lsl.w	r8, r8, r0
 801549a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801549e:	fa23 f000 	lsr.w	r0, r3, r0
 80154a2:	ea48 0000 	orr.w	r0, r8, r0
 80154a6:	f7eb f845 	bl	8000534 <__aeabi_ui2d>
 80154aa:	2301      	movs	r3, #1
 80154ac:	4682      	mov	sl, r0
 80154ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80154b2:	3d01      	subs	r5, #1
 80154b4:	9313      	str	r3, [sp, #76]	; 0x4c
 80154b6:	e772      	b.n	801539e <_dtoa_r+0xf6>
 80154b8:	9b00      	ldr	r3, [sp, #0]
 80154ba:	f1c0 0020 	rsb	r0, r0, #32
 80154be:	fa03 f000 	lsl.w	r0, r3, r0
 80154c2:	e7f0      	b.n	80154a6 <_dtoa_r+0x1fe>
 80154c4:	2301      	movs	r3, #1
 80154c6:	e7b1      	b.n	801542c <_dtoa_r+0x184>
 80154c8:	900f      	str	r0, [sp, #60]	; 0x3c
 80154ca:	e7b0      	b.n	801542e <_dtoa_r+0x186>
 80154cc:	9b05      	ldr	r3, [sp, #20]
 80154ce:	eba3 030a 	sub.w	r3, r3, sl
 80154d2:	9305      	str	r3, [sp, #20]
 80154d4:	f1ca 0300 	rsb	r3, sl, #0
 80154d8:	9307      	str	r3, [sp, #28]
 80154da:	2300      	movs	r3, #0
 80154dc:	930e      	str	r3, [sp, #56]	; 0x38
 80154de:	e7bb      	b.n	8015458 <_dtoa_r+0x1b0>
 80154e0:	2301      	movs	r3, #1
 80154e2:	930a      	str	r3, [sp, #40]	; 0x28
 80154e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	dd59      	ble.n	801559e <_dtoa_r+0x2f6>
 80154ea:	9302      	str	r3, [sp, #8]
 80154ec:	4699      	mov	r9, r3
 80154ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80154f0:	2200      	movs	r2, #0
 80154f2:	6072      	str	r2, [r6, #4]
 80154f4:	2204      	movs	r2, #4
 80154f6:	f102 0014 	add.w	r0, r2, #20
 80154fa:	4298      	cmp	r0, r3
 80154fc:	6871      	ldr	r1, [r6, #4]
 80154fe:	d953      	bls.n	80155a8 <_dtoa_r+0x300>
 8015500:	4620      	mov	r0, r4
 8015502:	f000 ffeb 	bl	80164dc <_Balloc>
 8015506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015508:	6030      	str	r0, [r6, #0]
 801550a:	f1b9 0f0e 	cmp.w	r9, #14
 801550e:	f8d3 b000 	ldr.w	fp, [r3]
 8015512:	f200 80e6 	bhi.w	80156e2 <_dtoa_r+0x43a>
 8015516:	2d00      	cmp	r5, #0
 8015518:	f000 80e3 	beq.w	80156e2 <_dtoa_r+0x43a>
 801551c:	ed9d 7b00 	vldr	d7, [sp]
 8015520:	f1ba 0f00 	cmp.w	sl, #0
 8015524:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015528:	dd74      	ble.n	8015614 <_dtoa_r+0x36c>
 801552a:	4a2a      	ldr	r2, [pc, #168]	; (80155d4 <_dtoa_r+0x32c>)
 801552c:	f00a 030f 	and.w	r3, sl, #15
 8015530:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015534:	ed93 7b00 	vldr	d7, [r3]
 8015538:	ea4f 162a 	mov.w	r6, sl, asr #4
 801553c:	06f0      	lsls	r0, r6, #27
 801553e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015542:	d565      	bpl.n	8015610 <_dtoa_r+0x368>
 8015544:	4b24      	ldr	r3, [pc, #144]	; (80155d8 <_dtoa_r+0x330>)
 8015546:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801554a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801554e:	f7eb f995 	bl	800087c <__aeabi_ddiv>
 8015552:	e9cd 0100 	strd	r0, r1, [sp]
 8015556:	f006 060f 	and.w	r6, r6, #15
 801555a:	2503      	movs	r5, #3
 801555c:	4f1e      	ldr	r7, [pc, #120]	; (80155d8 <_dtoa_r+0x330>)
 801555e:	e04c      	b.n	80155fa <_dtoa_r+0x352>
 8015560:	2301      	movs	r3, #1
 8015562:	930a      	str	r3, [sp, #40]	; 0x28
 8015564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015566:	4453      	add	r3, sl
 8015568:	f103 0901 	add.w	r9, r3, #1
 801556c:	9302      	str	r3, [sp, #8]
 801556e:	464b      	mov	r3, r9
 8015570:	2b01      	cmp	r3, #1
 8015572:	bfb8      	it	lt
 8015574:	2301      	movlt	r3, #1
 8015576:	e7ba      	b.n	80154ee <_dtoa_r+0x246>
 8015578:	2300      	movs	r3, #0
 801557a:	e7b2      	b.n	80154e2 <_dtoa_r+0x23a>
 801557c:	2300      	movs	r3, #0
 801557e:	e7f0      	b.n	8015562 <_dtoa_r+0x2ba>
 8015580:	2501      	movs	r5, #1
 8015582:	2300      	movs	r3, #0
 8015584:	9306      	str	r3, [sp, #24]
 8015586:	950a      	str	r5, [sp, #40]	; 0x28
 8015588:	f04f 33ff 	mov.w	r3, #4294967295
 801558c:	9302      	str	r3, [sp, #8]
 801558e:	4699      	mov	r9, r3
 8015590:	2200      	movs	r2, #0
 8015592:	2312      	movs	r3, #18
 8015594:	920b      	str	r2, [sp, #44]	; 0x2c
 8015596:	e7aa      	b.n	80154ee <_dtoa_r+0x246>
 8015598:	2301      	movs	r3, #1
 801559a:	930a      	str	r3, [sp, #40]	; 0x28
 801559c:	e7f4      	b.n	8015588 <_dtoa_r+0x2e0>
 801559e:	2301      	movs	r3, #1
 80155a0:	9302      	str	r3, [sp, #8]
 80155a2:	4699      	mov	r9, r3
 80155a4:	461a      	mov	r2, r3
 80155a6:	e7f5      	b.n	8015594 <_dtoa_r+0x2ec>
 80155a8:	3101      	adds	r1, #1
 80155aa:	6071      	str	r1, [r6, #4]
 80155ac:	0052      	lsls	r2, r2, #1
 80155ae:	e7a2      	b.n	80154f6 <_dtoa_r+0x24e>
 80155b0:	636f4361 	.word	0x636f4361
 80155b4:	3fd287a7 	.word	0x3fd287a7
 80155b8:	8b60c8b3 	.word	0x8b60c8b3
 80155bc:	3fc68a28 	.word	0x3fc68a28
 80155c0:	509f79fb 	.word	0x509f79fb
 80155c4:	3fd34413 	.word	0x3fd34413
 80155c8:	7ff00000 	.word	0x7ff00000
 80155cc:	080183e4 	.word	0x080183e4
 80155d0:	3ff80000 	.word	0x3ff80000
 80155d4:	080182e8 	.word	0x080182e8
 80155d8:	080182c0 	.word	0x080182c0
 80155dc:	08018249 	.word	0x08018249
 80155e0:	07f1      	lsls	r1, r6, #31
 80155e2:	d508      	bpl.n	80155f6 <_dtoa_r+0x34e>
 80155e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80155e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80155ec:	f7eb f81c 	bl	8000628 <__aeabi_dmul>
 80155f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80155f4:	3501      	adds	r5, #1
 80155f6:	1076      	asrs	r6, r6, #1
 80155f8:	3708      	adds	r7, #8
 80155fa:	2e00      	cmp	r6, #0
 80155fc:	d1f0      	bne.n	80155e0 <_dtoa_r+0x338>
 80155fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015602:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015606:	f7eb f939 	bl	800087c <__aeabi_ddiv>
 801560a:	e9cd 0100 	strd	r0, r1, [sp]
 801560e:	e01a      	b.n	8015646 <_dtoa_r+0x39e>
 8015610:	2502      	movs	r5, #2
 8015612:	e7a3      	b.n	801555c <_dtoa_r+0x2b4>
 8015614:	f000 80a0 	beq.w	8015758 <_dtoa_r+0x4b0>
 8015618:	f1ca 0600 	rsb	r6, sl, #0
 801561c:	4b9f      	ldr	r3, [pc, #636]	; (801589c <_dtoa_r+0x5f4>)
 801561e:	4fa0      	ldr	r7, [pc, #640]	; (80158a0 <_dtoa_r+0x5f8>)
 8015620:	f006 020f 	and.w	r2, r6, #15
 8015624:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801562c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015630:	f7ea fffa 	bl	8000628 <__aeabi_dmul>
 8015634:	e9cd 0100 	strd	r0, r1, [sp]
 8015638:	1136      	asrs	r6, r6, #4
 801563a:	2300      	movs	r3, #0
 801563c:	2502      	movs	r5, #2
 801563e:	2e00      	cmp	r6, #0
 8015640:	d17f      	bne.n	8015742 <_dtoa_r+0x49a>
 8015642:	2b00      	cmp	r3, #0
 8015644:	d1e1      	bne.n	801560a <_dtoa_r+0x362>
 8015646:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015648:	2b00      	cmp	r3, #0
 801564a:	f000 8087 	beq.w	801575c <_dtoa_r+0x4b4>
 801564e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015652:	2200      	movs	r2, #0
 8015654:	4b93      	ldr	r3, [pc, #588]	; (80158a4 <_dtoa_r+0x5fc>)
 8015656:	4630      	mov	r0, r6
 8015658:	4639      	mov	r1, r7
 801565a:	f7eb fa57 	bl	8000b0c <__aeabi_dcmplt>
 801565e:	2800      	cmp	r0, #0
 8015660:	d07c      	beq.n	801575c <_dtoa_r+0x4b4>
 8015662:	f1b9 0f00 	cmp.w	r9, #0
 8015666:	d079      	beq.n	801575c <_dtoa_r+0x4b4>
 8015668:	9b02      	ldr	r3, [sp, #8]
 801566a:	2b00      	cmp	r3, #0
 801566c:	dd35      	ble.n	80156da <_dtoa_r+0x432>
 801566e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015672:	9308      	str	r3, [sp, #32]
 8015674:	4639      	mov	r1, r7
 8015676:	2200      	movs	r2, #0
 8015678:	4b8b      	ldr	r3, [pc, #556]	; (80158a8 <_dtoa_r+0x600>)
 801567a:	4630      	mov	r0, r6
 801567c:	f7ea ffd4 	bl	8000628 <__aeabi_dmul>
 8015680:	e9cd 0100 	strd	r0, r1, [sp]
 8015684:	9f02      	ldr	r7, [sp, #8]
 8015686:	3501      	adds	r5, #1
 8015688:	4628      	mov	r0, r5
 801568a:	f7ea ff63 	bl	8000554 <__aeabi_i2d>
 801568e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015692:	f7ea ffc9 	bl	8000628 <__aeabi_dmul>
 8015696:	2200      	movs	r2, #0
 8015698:	4b84      	ldr	r3, [pc, #528]	; (80158ac <_dtoa_r+0x604>)
 801569a:	f7ea fe0f 	bl	80002bc <__adddf3>
 801569e:	4605      	mov	r5, r0
 80156a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80156a4:	2f00      	cmp	r7, #0
 80156a6:	d15d      	bne.n	8015764 <_dtoa_r+0x4bc>
 80156a8:	2200      	movs	r2, #0
 80156aa:	4b81      	ldr	r3, [pc, #516]	; (80158b0 <_dtoa_r+0x608>)
 80156ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80156b0:	f7ea fe02 	bl	80002b8 <__aeabi_dsub>
 80156b4:	462a      	mov	r2, r5
 80156b6:	4633      	mov	r3, r6
 80156b8:	e9cd 0100 	strd	r0, r1, [sp]
 80156bc:	f7eb fa44 	bl	8000b48 <__aeabi_dcmpgt>
 80156c0:	2800      	cmp	r0, #0
 80156c2:	f040 8288 	bne.w	8015bd6 <_dtoa_r+0x92e>
 80156c6:	462a      	mov	r2, r5
 80156c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80156cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80156d0:	f7eb fa1c 	bl	8000b0c <__aeabi_dcmplt>
 80156d4:	2800      	cmp	r0, #0
 80156d6:	f040 827c 	bne.w	8015bd2 <_dtoa_r+0x92a>
 80156da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80156de:	e9cd 2300 	strd	r2, r3, [sp]
 80156e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	f2c0 8150 	blt.w	801598a <_dtoa_r+0x6e2>
 80156ea:	f1ba 0f0e 	cmp.w	sl, #14
 80156ee:	f300 814c 	bgt.w	801598a <_dtoa_r+0x6e2>
 80156f2:	4b6a      	ldr	r3, [pc, #424]	; (801589c <_dtoa_r+0x5f4>)
 80156f4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80156f8:	ed93 7b00 	vldr	d7, [r3]
 80156fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80156fe:	2b00      	cmp	r3, #0
 8015700:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015704:	f280 80d8 	bge.w	80158b8 <_dtoa_r+0x610>
 8015708:	f1b9 0f00 	cmp.w	r9, #0
 801570c:	f300 80d4 	bgt.w	80158b8 <_dtoa_r+0x610>
 8015710:	f040 825e 	bne.w	8015bd0 <_dtoa_r+0x928>
 8015714:	2200      	movs	r2, #0
 8015716:	4b66      	ldr	r3, [pc, #408]	; (80158b0 <_dtoa_r+0x608>)
 8015718:	ec51 0b17 	vmov	r0, r1, d7
 801571c:	f7ea ff84 	bl	8000628 <__aeabi_dmul>
 8015720:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015724:	f7eb fa06 	bl	8000b34 <__aeabi_dcmpge>
 8015728:	464f      	mov	r7, r9
 801572a:	464e      	mov	r6, r9
 801572c:	2800      	cmp	r0, #0
 801572e:	f040 8234 	bne.w	8015b9a <_dtoa_r+0x8f2>
 8015732:	2331      	movs	r3, #49	; 0x31
 8015734:	f10b 0501 	add.w	r5, fp, #1
 8015738:	f88b 3000 	strb.w	r3, [fp]
 801573c:	f10a 0a01 	add.w	sl, sl, #1
 8015740:	e22f      	b.n	8015ba2 <_dtoa_r+0x8fa>
 8015742:	07f2      	lsls	r2, r6, #31
 8015744:	d505      	bpl.n	8015752 <_dtoa_r+0x4aa>
 8015746:	e9d7 2300 	ldrd	r2, r3, [r7]
 801574a:	f7ea ff6d 	bl	8000628 <__aeabi_dmul>
 801574e:	3501      	adds	r5, #1
 8015750:	2301      	movs	r3, #1
 8015752:	1076      	asrs	r6, r6, #1
 8015754:	3708      	adds	r7, #8
 8015756:	e772      	b.n	801563e <_dtoa_r+0x396>
 8015758:	2502      	movs	r5, #2
 801575a:	e774      	b.n	8015646 <_dtoa_r+0x39e>
 801575c:	f8cd a020 	str.w	sl, [sp, #32]
 8015760:	464f      	mov	r7, r9
 8015762:	e791      	b.n	8015688 <_dtoa_r+0x3e0>
 8015764:	4b4d      	ldr	r3, [pc, #308]	; (801589c <_dtoa_r+0x5f4>)
 8015766:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801576a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801576e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015770:	2b00      	cmp	r3, #0
 8015772:	d047      	beq.n	8015804 <_dtoa_r+0x55c>
 8015774:	4602      	mov	r2, r0
 8015776:	460b      	mov	r3, r1
 8015778:	2000      	movs	r0, #0
 801577a:	494e      	ldr	r1, [pc, #312]	; (80158b4 <_dtoa_r+0x60c>)
 801577c:	f7eb f87e 	bl	800087c <__aeabi_ddiv>
 8015780:	462a      	mov	r2, r5
 8015782:	4633      	mov	r3, r6
 8015784:	f7ea fd98 	bl	80002b8 <__aeabi_dsub>
 8015788:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801578c:	465d      	mov	r5, fp
 801578e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015792:	f7eb f9f9 	bl	8000b88 <__aeabi_d2iz>
 8015796:	4606      	mov	r6, r0
 8015798:	f7ea fedc 	bl	8000554 <__aeabi_i2d>
 801579c:	4602      	mov	r2, r0
 801579e:	460b      	mov	r3, r1
 80157a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80157a4:	f7ea fd88 	bl	80002b8 <__aeabi_dsub>
 80157a8:	3630      	adds	r6, #48	; 0x30
 80157aa:	f805 6b01 	strb.w	r6, [r5], #1
 80157ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80157b2:	e9cd 0100 	strd	r0, r1, [sp]
 80157b6:	f7eb f9a9 	bl	8000b0c <__aeabi_dcmplt>
 80157ba:	2800      	cmp	r0, #0
 80157bc:	d163      	bne.n	8015886 <_dtoa_r+0x5de>
 80157be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80157c2:	2000      	movs	r0, #0
 80157c4:	4937      	ldr	r1, [pc, #220]	; (80158a4 <_dtoa_r+0x5fc>)
 80157c6:	f7ea fd77 	bl	80002b8 <__aeabi_dsub>
 80157ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80157ce:	f7eb f99d 	bl	8000b0c <__aeabi_dcmplt>
 80157d2:	2800      	cmp	r0, #0
 80157d4:	f040 80b7 	bne.w	8015946 <_dtoa_r+0x69e>
 80157d8:	eba5 030b 	sub.w	r3, r5, fp
 80157dc:	429f      	cmp	r7, r3
 80157de:	f77f af7c 	ble.w	80156da <_dtoa_r+0x432>
 80157e2:	2200      	movs	r2, #0
 80157e4:	4b30      	ldr	r3, [pc, #192]	; (80158a8 <_dtoa_r+0x600>)
 80157e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80157ea:	f7ea ff1d 	bl	8000628 <__aeabi_dmul>
 80157ee:	2200      	movs	r2, #0
 80157f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80157f4:	4b2c      	ldr	r3, [pc, #176]	; (80158a8 <_dtoa_r+0x600>)
 80157f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80157fa:	f7ea ff15 	bl	8000628 <__aeabi_dmul>
 80157fe:	e9cd 0100 	strd	r0, r1, [sp]
 8015802:	e7c4      	b.n	801578e <_dtoa_r+0x4e6>
 8015804:	462a      	mov	r2, r5
 8015806:	4633      	mov	r3, r6
 8015808:	f7ea ff0e 	bl	8000628 <__aeabi_dmul>
 801580c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015810:	eb0b 0507 	add.w	r5, fp, r7
 8015814:	465e      	mov	r6, fp
 8015816:	e9dd 0100 	ldrd	r0, r1, [sp]
 801581a:	f7eb f9b5 	bl	8000b88 <__aeabi_d2iz>
 801581e:	4607      	mov	r7, r0
 8015820:	f7ea fe98 	bl	8000554 <__aeabi_i2d>
 8015824:	3730      	adds	r7, #48	; 0x30
 8015826:	4602      	mov	r2, r0
 8015828:	460b      	mov	r3, r1
 801582a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801582e:	f7ea fd43 	bl	80002b8 <__aeabi_dsub>
 8015832:	f806 7b01 	strb.w	r7, [r6], #1
 8015836:	42ae      	cmp	r6, r5
 8015838:	e9cd 0100 	strd	r0, r1, [sp]
 801583c:	f04f 0200 	mov.w	r2, #0
 8015840:	d126      	bne.n	8015890 <_dtoa_r+0x5e8>
 8015842:	4b1c      	ldr	r3, [pc, #112]	; (80158b4 <_dtoa_r+0x60c>)
 8015844:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015848:	f7ea fd38 	bl	80002bc <__adddf3>
 801584c:	4602      	mov	r2, r0
 801584e:	460b      	mov	r3, r1
 8015850:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015854:	f7eb f978 	bl	8000b48 <__aeabi_dcmpgt>
 8015858:	2800      	cmp	r0, #0
 801585a:	d174      	bne.n	8015946 <_dtoa_r+0x69e>
 801585c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015860:	2000      	movs	r0, #0
 8015862:	4914      	ldr	r1, [pc, #80]	; (80158b4 <_dtoa_r+0x60c>)
 8015864:	f7ea fd28 	bl	80002b8 <__aeabi_dsub>
 8015868:	4602      	mov	r2, r0
 801586a:	460b      	mov	r3, r1
 801586c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015870:	f7eb f94c 	bl	8000b0c <__aeabi_dcmplt>
 8015874:	2800      	cmp	r0, #0
 8015876:	f43f af30 	beq.w	80156da <_dtoa_r+0x432>
 801587a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801587e:	2b30      	cmp	r3, #48	; 0x30
 8015880:	f105 32ff 	add.w	r2, r5, #4294967295
 8015884:	d002      	beq.n	801588c <_dtoa_r+0x5e4>
 8015886:	f8dd a020 	ldr.w	sl, [sp, #32]
 801588a:	e04a      	b.n	8015922 <_dtoa_r+0x67a>
 801588c:	4615      	mov	r5, r2
 801588e:	e7f4      	b.n	801587a <_dtoa_r+0x5d2>
 8015890:	4b05      	ldr	r3, [pc, #20]	; (80158a8 <_dtoa_r+0x600>)
 8015892:	f7ea fec9 	bl	8000628 <__aeabi_dmul>
 8015896:	e9cd 0100 	strd	r0, r1, [sp]
 801589a:	e7bc      	b.n	8015816 <_dtoa_r+0x56e>
 801589c:	080182e8 	.word	0x080182e8
 80158a0:	080182c0 	.word	0x080182c0
 80158a4:	3ff00000 	.word	0x3ff00000
 80158a8:	40240000 	.word	0x40240000
 80158ac:	401c0000 	.word	0x401c0000
 80158b0:	40140000 	.word	0x40140000
 80158b4:	3fe00000 	.word	0x3fe00000
 80158b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80158bc:	465d      	mov	r5, fp
 80158be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80158c2:	4630      	mov	r0, r6
 80158c4:	4639      	mov	r1, r7
 80158c6:	f7ea ffd9 	bl	800087c <__aeabi_ddiv>
 80158ca:	f7eb f95d 	bl	8000b88 <__aeabi_d2iz>
 80158ce:	4680      	mov	r8, r0
 80158d0:	f7ea fe40 	bl	8000554 <__aeabi_i2d>
 80158d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80158d8:	f7ea fea6 	bl	8000628 <__aeabi_dmul>
 80158dc:	4602      	mov	r2, r0
 80158de:	460b      	mov	r3, r1
 80158e0:	4630      	mov	r0, r6
 80158e2:	4639      	mov	r1, r7
 80158e4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80158e8:	f7ea fce6 	bl	80002b8 <__aeabi_dsub>
 80158ec:	f805 6b01 	strb.w	r6, [r5], #1
 80158f0:	eba5 060b 	sub.w	r6, r5, fp
 80158f4:	45b1      	cmp	r9, r6
 80158f6:	4602      	mov	r2, r0
 80158f8:	460b      	mov	r3, r1
 80158fa:	d139      	bne.n	8015970 <_dtoa_r+0x6c8>
 80158fc:	f7ea fcde 	bl	80002bc <__adddf3>
 8015900:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015904:	4606      	mov	r6, r0
 8015906:	460f      	mov	r7, r1
 8015908:	f7eb f91e 	bl	8000b48 <__aeabi_dcmpgt>
 801590c:	b9c8      	cbnz	r0, 8015942 <_dtoa_r+0x69a>
 801590e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015912:	4630      	mov	r0, r6
 8015914:	4639      	mov	r1, r7
 8015916:	f7eb f8ef 	bl	8000af8 <__aeabi_dcmpeq>
 801591a:	b110      	cbz	r0, 8015922 <_dtoa_r+0x67a>
 801591c:	f018 0f01 	tst.w	r8, #1
 8015920:	d10f      	bne.n	8015942 <_dtoa_r+0x69a>
 8015922:	9904      	ldr	r1, [sp, #16]
 8015924:	4620      	mov	r0, r4
 8015926:	f000 fe0d 	bl	8016544 <_Bfree>
 801592a:	2300      	movs	r3, #0
 801592c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801592e:	702b      	strb	r3, [r5, #0]
 8015930:	f10a 0301 	add.w	r3, sl, #1
 8015934:	6013      	str	r3, [r2, #0]
 8015936:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015938:	2b00      	cmp	r3, #0
 801593a:	f000 8241 	beq.w	8015dc0 <_dtoa_r+0xb18>
 801593e:	601d      	str	r5, [r3, #0]
 8015940:	e23e      	b.n	8015dc0 <_dtoa_r+0xb18>
 8015942:	f8cd a020 	str.w	sl, [sp, #32]
 8015946:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801594a:	2a39      	cmp	r2, #57	; 0x39
 801594c:	f105 33ff 	add.w	r3, r5, #4294967295
 8015950:	d108      	bne.n	8015964 <_dtoa_r+0x6bc>
 8015952:	459b      	cmp	fp, r3
 8015954:	d10a      	bne.n	801596c <_dtoa_r+0x6c4>
 8015956:	9b08      	ldr	r3, [sp, #32]
 8015958:	3301      	adds	r3, #1
 801595a:	9308      	str	r3, [sp, #32]
 801595c:	2330      	movs	r3, #48	; 0x30
 801595e:	f88b 3000 	strb.w	r3, [fp]
 8015962:	465b      	mov	r3, fp
 8015964:	781a      	ldrb	r2, [r3, #0]
 8015966:	3201      	adds	r2, #1
 8015968:	701a      	strb	r2, [r3, #0]
 801596a:	e78c      	b.n	8015886 <_dtoa_r+0x5de>
 801596c:	461d      	mov	r5, r3
 801596e:	e7ea      	b.n	8015946 <_dtoa_r+0x69e>
 8015970:	2200      	movs	r2, #0
 8015972:	4b9b      	ldr	r3, [pc, #620]	; (8015be0 <_dtoa_r+0x938>)
 8015974:	f7ea fe58 	bl	8000628 <__aeabi_dmul>
 8015978:	2200      	movs	r2, #0
 801597a:	2300      	movs	r3, #0
 801597c:	4606      	mov	r6, r0
 801597e:	460f      	mov	r7, r1
 8015980:	f7eb f8ba 	bl	8000af8 <__aeabi_dcmpeq>
 8015984:	2800      	cmp	r0, #0
 8015986:	d09a      	beq.n	80158be <_dtoa_r+0x616>
 8015988:	e7cb      	b.n	8015922 <_dtoa_r+0x67a>
 801598a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801598c:	2a00      	cmp	r2, #0
 801598e:	f000 808b 	beq.w	8015aa8 <_dtoa_r+0x800>
 8015992:	9a06      	ldr	r2, [sp, #24]
 8015994:	2a01      	cmp	r2, #1
 8015996:	dc6e      	bgt.n	8015a76 <_dtoa_r+0x7ce>
 8015998:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801599a:	2a00      	cmp	r2, #0
 801599c:	d067      	beq.n	8015a6e <_dtoa_r+0x7c6>
 801599e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80159a2:	9f07      	ldr	r7, [sp, #28]
 80159a4:	9d05      	ldr	r5, [sp, #20]
 80159a6:	9a05      	ldr	r2, [sp, #20]
 80159a8:	2101      	movs	r1, #1
 80159aa:	441a      	add	r2, r3
 80159ac:	4620      	mov	r0, r4
 80159ae:	9205      	str	r2, [sp, #20]
 80159b0:	4498      	add	r8, r3
 80159b2:	f000 fea5 	bl	8016700 <__i2b>
 80159b6:	4606      	mov	r6, r0
 80159b8:	2d00      	cmp	r5, #0
 80159ba:	dd0c      	ble.n	80159d6 <_dtoa_r+0x72e>
 80159bc:	f1b8 0f00 	cmp.w	r8, #0
 80159c0:	dd09      	ble.n	80159d6 <_dtoa_r+0x72e>
 80159c2:	4545      	cmp	r5, r8
 80159c4:	9a05      	ldr	r2, [sp, #20]
 80159c6:	462b      	mov	r3, r5
 80159c8:	bfa8      	it	ge
 80159ca:	4643      	movge	r3, r8
 80159cc:	1ad2      	subs	r2, r2, r3
 80159ce:	9205      	str	r2, [sp, #20]
 80159d0:	1aed      	subs	r5, r5, r3
 80159d2:	eba8 0803 	sub.w	r8, r8, r3
 80159d6:	9b07      	ldr	r3, [sp, #28]
 80159d8:	b1eb      	cbz	r3, 8015a16 <_dtoa_r+0x76e>
 80159da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d067      	beq.n	8015ab0 <_dtoa_r+0x808>
 80159e0:	b18f      	cbz	r7, 8015a06 <_dtoa_r+0x75e>
 80159e2:	4631      	mov	r1, r6
 80159e4:	463a      	mov	r2, r7
 80159e6:	4620      	mov	r0, r4
 80159e8:	f000 ff2a 	bl	8016840 <__pow5mult>
 80159ec:	9a04      	ldr	r2, [sp, #16]
 80159ee:	4601      	mov	r1, r0
 80159f0:	4606      	mov	r6, r0
 80159f2:	4620      	mov	r0, r4
 80159f4:	f000 fe8d 	bl	8016712 <__multiply>
 80159f8:	9904      	ldr	r1, [sp, #16]
 80159fa:	9008      	str	r0, [sp, #32]
 80159fc:	4620      	mov	r0, r4
 80159fe:	f000 fda1 	bl	8016544 <_Bfree>
 8015a02:	9b08      	ldr	r3, [sp, #32]
 8015a04:	9304      	str	r3, [sp, #16]
 8015a06:	9b07      	ldr	r3, [sp, #28]
 8015a08:	1bda      	subs	r2, r3, r7
 8015a0a:	d004      	beq.n	8015a16 <_dtoa_r+0x76e>
 8015a0c:	9904      	ldr	r1, [sp, #16]
 8015a0e:	4620      	mov	r0, r4
 8015a10:	f000 ff16 	bl	8016840 <__pow5mult>
 8015a14:	9004      	str	r0, [sp, #16]
 8015a16:	2101      	movs	r1, #1
 8015a18:	4620      	mov	r0, r4
 8015a1a:	f000 fe71 	bl	8016700 <__i2b>
 8015a1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015a20:	4607      	mov	r7, r0
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	f000 81d0 	beq.w	8015dc8 <_dtoa_r+0xb20>
 8015a28:	461a      	mov	r2, r3
 8015a2a:	4601      	mov	r1, r0
 8015a2c:	4620      	mov	r0, r4
 8015a2e:	f000 ff07 	bl	8016840 <__pow5mult>
 8015a32:	9b06      	ldr	r3, [sp, #24]
 8015a34:	2b01      	cmp	r3, #1
 8015a36:	4607      	mov	r7, r0
 8015a38:	dc40      	bgt.n	8015abc <_dtoa_r+0x814>
 8015a3a:	9b00      	ldr	r3, [sp, #0]
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	d139      	bne.n	8015ab4 <_dtoa_r+0x80c>
 8015a40:	9b01      	ldr	r3, [sp, #4]
 8015a42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d136      	bne.n	8015ab8 <_dtoa_r+0x810>
 8015a4a:	9b01      	ldr	r3, [sp, #4]
 8015a4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015a50:	0d1b      	lsrs	r3, r3, #20
 8015a52:	051b      	lsls	r3, r3, #20
 8015a54:	b12b      	cbz	r3, 8015a62 <_dtoa_r+0x7ba>
 8015a56:	9b05      	ldr	r3, [sp, #20]
 8015a58:	3301      	adds	r3, #1
 8015a5a:	9305      	str	r3, [sp, #20]
 8015a5c:	f108 0801 	add.w	r8, r8, #1
 8015a60:	2301      	movs	r3, #1
 8015a62:	9307      	str	r3, [sp, #28]
 8015a64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d12a      	bne.n	8015ac0 <_dtoa_r+0x818>
 8015a6a:	2001      	movs	r0, #1
 8015a6c:	e030      	b.n	8015ad0 <_dtoa_r+0x828>
 8015a6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015a70:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015a74:	e795      	b.n	80159a2 <_dtoa_r+0x6fa>
 8015a76:	9b07      	ldr	r3, [sp, #28]
 8015a78:	f109 37ff 	add.w	r7, r9, #4294967295
 8015a7c:	42bb      	cmp	r3, r7
 8015a7e:	bfbf      	itttt	lt
 8015a80:	9b07      	ldrlt	r3, [sp, #28]
 8015a82:	9707      	strlt	r7, [sp, #28]
 8015a84:	1afa      	sublt	r2, r7, r3
 8015a86:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015a88:	bfbb      	ittet	lt
 8015a8a:	189b      	addlt	r3, r3, r2
 8015a8c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015a8e:	1bdf      	subge	r7, r3, r7
 8015a90:	2700      	movlt	r7, #0
 8015a92:	f1b9 0f00 	cmp.w	r9, #0
 8015a96:	bfb5      	itete	lt
 8015a98:	9b05      	ldrlt	r3, [sp, #20]
 8015a9a:	9d05      	ldrge	r5, [sp, #20]
 8015a9c:	eba3 0509 	sublt.w	r5, r3, r9
 8015aa0:	464b      	movge	r3, r9
 8015aa2:	bfb8      	it	lt
 8015aa4:	2300      	movlt	r3, #0
 8015aa6:	e77e      	b.n	80159a6 <_dtoa_r+0x6fe>
 8015aa8:	9f07      	ldr	r7, [sp, #28]
 8015aaa:	9d05      	ldr	r5, [sp, #20]
 8015aac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8015aae:	e783      	b.n	80159b8 <_dtoa_r+0x710>
 8015ab0:	9a07      	ldr	r2, [sp, #28]
 8015ab2:	e7ab      	b.n	8015a0c <_dtoa_r+0x764>
 8015ab4:	2300      	movs	r3, #0
 8015ab6:	e7d4      	b.n	8015a62 <_dtoa_r+0x7ba>
 8015ab8:	9b00      	ldr	r3, [sp, #0]
 8015aba:	e7d2      	b.n	8015a62 <_dtoa_r+0x7ba>
 8015abc:	2300      	movs	r3, #0
 8015abe:	9307      	str	r3, [sp, #28]
 8015ac0:	693b      	ldr	r3, [r7, #16]
 8015ac2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8015ac6:	6918      	ldr	r0, [r3, #16]
 8015ac8:	f000 fdcc 	bl	8016664 <__hi0bits>
 8015acc:	f1c0 0020 	rsb	r0, r0, #32
 8015ad0:	4440      	add	r0, r8
 8015ad2:	f010 001f 	ands.w	r0, r0, #31
 8015ad6:	d047      	beq.n	8015b68 <_dtoa_r+0x8c0>
 8015ad8:	f1c0 0320 	rsb	r3, r0, #32
 8015adc:	2b04      	cmp	r3, #4
 8015ade:	dd3b      	ble.n	8015b58 <_dtoa_r+0x8b0>
 8015ae0:	9b05      	ldr	r3, [sp, #20]
 8015ae2:	f1c0 001c 	rsb	r0, r0, #28
 8015ae6:	4403      	add	r3, r0
 8015ae8:	9305      	str	r3, [sp, #20]
 8015aea:	4405      	add	r5, r0
 8015aec:	4480      	add	r8, r0
 8015aee:	9b05      	ldr	r3, [sp, #20]
 8015af0:	2b00      	cmp	r3, #0
 8015af2:	dd05      	ble.n	8015b00 <_dtoa_r+0x858>
 8015af4:	461a      	mov	r2, r3
 8015af6:	9904      	ldr	r1, [sp, #16]
 8015af8:	4620      	mov	r0, r4
 8015afa:	f000 feef 	bl	80168dc <__lshift>
 8015afe:	9004      	str	r0, [sp, #16]
 8015b00:	f1b8 0f00 	cmp.w	r8, #0
 8015b04:	dd05      	ble.n	8015b12 <_dtoa_r+0x86a>
 8015b06:	4639      	mov	r1, r7
 8015b08:	4642      	mov	r2, r8
 8015b0a:	4620      	mov	r0, r4
 8015b0c:	f000 fee6 	bl	80168dc <__lshift>
 8015b10:	4607      	mov	r7, r0
 8015b12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015b14:	b353      	cbz	r3, 8015b6c <_dtoa_r+0x8c4>
 8015b16:	4639      	mov	r1, r7
 8015b18:	9804      	ldr	r0, [sp, #16]
 8015b1a:	f000 ff33 	bl	8016984 <__mcmp>
 8015b1e:	2800      	cmp	r0, #0
 8015b20:	da24      	bge.n	8015b6c <_dtoa_r+0x8c4>
 8015b22:	2300      	movs	r3, #0
 8015b24:	220a      	movs	r2, #10
 8015b26:	9904      	ldr	r1, [sp, #16]
 8015b28:	4620      	mov	r0, r4
 8015b2a:	f000 fd22 	bl	8016572 <__multadd>
 8015b2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b30:	9004      	str	r0, [sp, #16]
 8015b32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	f000 814d 	beq.w	8015dd6 <_dtoa_r+0xb2e>
 8015b3c:	2300      	movs	r3, #0
 8015b3e:	4631      	mov	r1, r6
 8015b40:	220a      	movs	r2, #10
 8015b42:	4620      	mov	r0, r4
 8015b44:	f000 fd15 	bl	8016572 <__multadd>
 8015b48:	9b02      	ldr	r3, [sp, #8]
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	4606      	mov	r6, r0
 8015b4e:	dc4f      	bgt.n	8015bf0 <_dtoa_r+0x948>
 8015b50:	9b06      	ldr	r3, [sp, #24]
 8015b52:	2b02      	cmp	r3, #2
 8015b54:	dd4c      	ble.n	8015bf0 <_dtoa_r+0x948>
 8015b56:	e011      	b.n	8015b7c <_dtoa_r+0x8d4>
 8015b58:	d0c9      	beq.n	8015aee <_dtoa_r+0x846>
 8015b5a:	9a05      	ldr	r2, [sp, #20]
 8015b5c:	331c      	adds	r3, #28
 8015b5e:	441a      	add	r2, r3
 8015b60:	9205      	str	r2, [sp, #20]
 8015b62:	441d      	add	r5, r3
 8015b64:	4498      	add	r8, r3
 8015b66:	e7c2      	b.n	8015aee <_dtoa_r+0x846>
 8015b68:	4603      	mov	r3, r0
 8015b6a:	e7f6      	b.n	8015b5a <_dtoa_r+0x8b2>
 8015b6c:	f1b9 0f00 	cmp.w	r9, #0
 8015b70:	dc38      	bgt.n	8015be4 <_dtoa_r+0x93c>
 8015b72:	9b06      	ldr	r3, [sp, #24]
 8015b74:	2b02      	cmp	r3, #2
 8015b76:	dd35      	ble.n	8015be4 <_dtoa_r+0x93c>
 8015b78:	f8cd 9008 	str.w	r9, [sp, #8]
 8015b7c:	9b02      	ldr	r3, [sp, #8]
 8015b7e:	b963      	cbnz	r3, 8015b9a <_dtoa_r+0x8f2>
 8015b80:	4639      	mov	r1, r7
 8015b82:	2205      	movs	r2, #5
 8015b84:	4620      	mov	r0, r4
 8015b86:	f000 fcf4 	bl	8016572 <__multadd>
 8015b8a:	4601      	mov	r1, r0
 8015b8c:	4607      	mov	r7, r0
 8015b8e:	9804      	ldr	r0, [sp, #16]
 8015b90:	f000 fef8 	bl	8016984 <__mcmp>
 8015b94:	2800      	cmp	r0, #0
 8015b96:	f73f adcc 	bgt.w	8015732 <_dtoa_r+0x48a>
 8015b9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015b9c:	465d      	mov	r5, fp
 8015b9e:	ea6f 0a03 	mvn.w	sl, r3
 8015ba2:	f04f 0900 	mov.w	r9, #0
 8015ba6:	4639      	mov	r1, r7
 8015ba8:	4620      	mov	r0, r4
 8015baa:	f000 fccb 	bl	8016544 <_Bfree>
 8015bae:	2e00      	cmp	r6, #0
 8015bb0:	f43f aeb7 	beq.w	8015922 <_dtoa_r+0x67a>
 8015bb4:	f1b9 0f00 	cmp.w	r9, #0
 8015bb8:	d005      	beq.n	8015bc6 <_dtoa_r+0x91e>
 8015bba:	45b1      	cmp	r9, r6
 8015bbc:	d003      	beq.n	8015bc6 <_dtoa_r+0x91e>
 8015bbe:	4649      	mov	r1, r9
 8015bc0:	4620      	mov	r0, r4
 8015bc2:	f000 fcbf 	bl	8016544 <_Bfree>
 8015bc6:	4631      	mov	r1, r6
 8015bc8:	4620      	mov	r0, r4
 8015bca:	f000 fcbb 	bl	8016544 <_Bfree>
 8015bce:	e6a8      	b.n	8015922 <_dtoa_r+0x67a>
 8015bd0:	2700      	movs	r7, #0
 8015bd2:	463e      	mov	r6, r7
 8015bd4:	e7e1      	b.n	8015b9a <_dtoa_r+0x8f2>
 8015bd6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015bda:	463e      	mov	r6, r7
 8015bdc:	e5a9      	b.n	8015732 <_dtoa_r+0x48a>
 8015bde:	bf00      	nop
 8015be0:	40240000 	.word	0x40240000
 8015be4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015be6:	f8cd 9008 	str.w	r9, [sp, #8]
 8015bea:	2b00      	cmp	r3, #0
 8015bec:	f000 80fa 	beq.w	8015de4 <_dtoa_r+0xb3c>
 8015bf0:	2d00      	cmp	r5, #0
 8015bf2:	dd05      	ble.n	8015c00 <_dtoa_r+0x958>
 8015bf4:	4631      	mov	r1, r6
 8015bf6:	462a      	mov	r2, r5
 8015bf8:	4620      	mov	r0, r4
 8015bfa:	f000 fe6f 	bl	80168dc <__lshift>
 8015bfe:	4606      	mov	r6, r0
 8015c00:	9b07      	ldr	r3, [sp, #28]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d04c      	beq.n	8015ca0 <_dtoa_r+0x9f8>
 8015c06:	6871      	ldr	r1, [r6, #4]
 8015c08:	4620      	mov	r0, r4
 8015c0a:	f000 fc67 	bl	80164dc <_Balloc>
 8015c0e:	6932      	ldr	r2, [r6, #16]
 8015c10:	3202      	adds	r2, #2
 8015c12:	4605      	mov	r5, r0
 8015c14:	0092      	lsls	r2, r2, #2
 8015c16:	f106 010c 	add.w	r1, r6, #12
 8015c1a:	300c      	adds	r0, #12
 8015c1c:	f7fd fd08 	bl	8013630 <memcpy>
 8015c20:	2201      	movs	r2, #1
 8015c22:	4629      	mov	r1, r5
 8015c24:	4620      	mov	r0, r4
 8015c26:	f000 fe59 	bl	80168dc <__lshift>
 8015c2a:	9b00      	ldr	r3, [sp, #0]
 8015c2c:	f8cd b014 	str.w	fp, [sp, #20]
 8015c30:	f003 0301 	and.w	r3, r3, #1
 8015c34:	46b1      	mov	r9, r6
 8015c36:	9307      	str	r3, [sp, #28]
 8015c38:	4606      	mov	r6, r0
 8015c3a:	4639      	mov	r1, r7
 8015c3c:	9804      	ldr	r0, [sp, #16]
 8015c3e:	f7ff faa5 	bl	801518c <quorem>
 8015c42:	4649      	mov	r1, r9
 8015c44:	4605      	mov	r5, r0
 8015c46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015c4a:	9804      	ldr	r0, [sp, #16]
 8015c4c:	f000 fe9a 	bl	8016984 <__mcmp>
 8015c50:	4632      	mov	r2, r6
 8015c52:	9000      	str	r0, [sp, #0]
 8015c54:	4639      	mov	r1, r7
 8015c56:	4620      	mov	r0, r4
 8015c58:	f000 feae 	bl	80169b8 <__mdiff>
 8015c5c:	68c3      	ldr	r3, [r0, #12]
 8015c5e:	4602      	mov	r2, r0
 8015c60:	bb03      	cbnz	r3, 8015ca4 <_dtoa_r+0x9fc>
 8015c62:	4601      	mov	r1, r0
 8015c64:	9008      	str	r0, [sp, #32]
 8015c66:	9804      	ldr	r0, [sp, #16]
 8015c68:	f000 fe8c 	bl	8016984 <__mcmp>
 8015c6c:	9a08      	ldr	r2, [sp, #32]
 8015c6e:	4603      	mov	r3, r0
 8015c70:	4611      	mov	r1, r2
 8015c72:	4620      	mov	r0, r4
 8015c74:	9308      	str	r3, [sp, #32]
 8015c76:	f000 fc65 	bl	8016544 <_Bfree>
 8015c7a:	9b08      	ldr	r3, [sp, #32]
 8015c7c:	b9a3      	cbnz	r3, 8015ca8 <_dtoa_r+0xa00>
 8015c7e:	9a06      	ldr	r2, [sp, #24]
 8015c80:	b992      	cbnz	r2, 8015ca8 <_dtoa_r+0xa00>
 8015c82:	9a07      	ldr	r2, [sp, #28]
 8015c84:	b982      	cbnz	r2, 8015ca8 <_dtoa_r+0xa00>
 8015c86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015c8a:	d029      	beq.n	8015ce0 <_dtoa_r+0xa38>
 8015c8c:	9b00      	ldr	r3, [sp, #0]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	dd01      	ble.n	8015c96 <_dtoa_r+0x9ee>
 8015c92:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8015c96:	9b05      	ldr	r3, [sp, #20]
 8015c98:	1c5d      	adds	r5, r3, #1
 8015c9a:	f883 8000 	strb.w	r8, [r3]
 8015c9e:	e782      	b.n	8015ba6 <_dtoa_r+0x8fe>
 8015ca0:	4630      	mov	r0, r6
 8015ca2:	e7c2      	b.n	8015c2a <_dtoa_r+0x982>
 8015ca4:	2301      	movs	r3, #1
 8015ca6:	e7e3      	b.n	8015c70 <_dtoa_r+0x9c8>
 8015ca8:	9a00      	ldr	r2, [sp, #0]
 8015caa:	2a00      	cmp	r2, #0
 8015cac:	db04      	blt.n	8015cb8 <_dtoa_r+0xa10>
 8015cae:	d125      	bne.n	8015cfc <_dtoa_r+0xa54>
 8015cb0:	9a06      	ldr	r2, [sp, #24]
 8015cb2:	bb1a      	cbnz	r2, 8015cfc <_dtoa_r+0xa54>
 8015cb4:	9a07      	ldr	r2, [sp, #28]
 8015cb6:	bb0a      	cbnz	r2, 8015cfc <_dtoa_r+0xa54>
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	ddec      	ble.n	8015c96 <_dtoa_r+0x9ee>
 8015cbc:	2201      	movs	r2, #1
 8015cbe:	9904      	ldr	r1, [sp, #16]
 8015cc0:	4620      	mov	r0, r4
 8015cc2:	f000 fe0b 	bl	80168dc <__lshift>
 8015cc6:	4639      	mov	r1, r7
 8015cc8:	9004      	str	r0, [sp, #16]
 8015cca:	f000 fe5b 	bl	8016984 <__mcmp>
 8015cce:	2800      	cmp	r0, #0
 8015cd0:	dc03      	bgt.n	8015cda <_dtoa_r+0xa32>
 8015cd2:	d1e0      	bne.n	8015c96 <_dtoa_r+0x9ee>
 8015cd4:	f018 0f01 	tst.w	r8, #1
 8015cd8:	d0dd      	beq.n	8015c96 <_dtoa_r+0x9ee>
 8015cda:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015cde:	d1d8      	bne.n	8015c92 <_dtoa_r+0x9ea>
 8015ce0:	9b05      	ldr	r3, [sp, #20]
 8015ce2:	9a05      	ldr	r2, [sp, #20]
 8015ce4:	1c5d      	adds	r5, r3, #1
 8015ce6:	2339      	movs	r3, #57	; 0x39
 8015ce8:	7013      	strb	r3, [r2, #0]
 8015cea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015cee:	2b39      	cmp	r3, #57	; 0x39
 8015cf0:	f105 32ff 	add.w	r2, r5, #4294967295
 8015cf4:	d04f      	beq.n	8015d96 <_dtoa_r+0xaee>
 8015cf6:	3301      	adds	r3, #1
 8015cf8:	7013      	strb	r3, [r2, #0]
 8015cfa:	e754      	b.n	8015ba6 <_dtoa_r+0x8fe>
 8015cfc:	9a05      	ldr	r2, [sp, #20]
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	f102 0501 	add.w	r5, r2, #1
 8015d04:	dd06      	ble.n	8015d14 <_dtoa_r+0xa6c>
 8015d06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015d0a:	d0e9      	beq.n	8015ce0 <_dtoa_r+0xa38>
 8015d0c:	f108 0801 	add.w	r8, r8, #1
 8015d10:	9b05      	ldr	r3, [sp, #20]
 8015d12:	e7c2      	b.n	8015c9a <_dtoa_r+0x9f2>
 8015d14:	9a02      	ldr	r2, [sp, #8]
 8015d16:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015d1a:	eba5 030b 	sub.w	r3, r5, fp
 8015d1e:	4293      	cmp	r3, r2
 8015d20:	d021      	beq.n	8015d66 <_dtoa_r+0xabe>
 8015d22:	2300      	movs	r3, #0
 8015d24:	220a      	movs	r2, #10
 8015d26:	9904      	ldr	r1, [sp, #16]
 8015d28:	4620      	mov	r0, r4
 8015d2a:	f000 fc22 	bl	8016572 <__multadd>
 8015d2e:	45b1      	cmp	r9, r6
 8015d30:	9004      	str	r0, [sp, #16]
 8015d32:	f04f 0300 	mov.w	r3, #0
 8015d36:	f04f 020a 	mov.w	r2, #10
 8015d3a:	4649      	mov	r1, r9
 8015d3c:	4620      	mov	r0, r4
 8015d3e:	d105      	bne.n	8015d4c <_dtoa_r+0xaa4>
 8015d40:	f000 fc17 	bl	8016572 <__multadd>
 8015d44:	4681      	mov	r9, r0
 8015d46:	4606      	mov	r6, r0
 8015d48:	9505      	str	r5, [sp, #20]
 8015d4a:	e776      	b.n	8015c3a <_dtoa_r+0x992>
 8015d4c:	f000 fc11 	bl	8016572 <__multadd>
 8015d50:	4631      	mov	r1, r6
 8015d52:	4681      	mov	r9, r0
 8015d54:	2300      	movs	r3, #0
 8015d56:	220a      	movs	r2, #10
 8015d58:	4620      	mov	r0, r4
 8015d5a:	f000 fc0a 	bl	8016572 <__multadd>
 8015d5e:	4606      	mov	r6, r0
 8015d60:	e7f2      	b.n	8015d48 <_dtoa_r+0xaa0>
 8015d62:	f04f 0900 	mov.w	r9, #0
 8015d66:	2201      	movs	r2, #1
 8015d68:	9904      	ldr	r1, [sp, #16]
 8015d6a:	4620      	mov	r0, r4
 8015d6c:	f000 fdb6 	bl	80168dc <__lshift>
 8015d70:	4639      	mov	r1, r7
 8015d72:	9004      	str	r0, [sp, #16]
 8015d74:	f000 fe06 	bl	8016984 <__mcmp>
 8015d78:	2800      	cmp	r0, #0
 8015d7a:	dcb6      	bgt.n	8015cea <_dtoa_r+0xa42>
 8015d7c:	d102      	bne.n	8015d84 <_dtoa_r+0xadc>
 8015d7e:	f018 0f01 	tst.w	r8, #1
 8015d82:	d1b2      	bne.n	8015cea <_dtoa_r+0xa42>
 8015d84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015d88:	2b30      	cmp	r3, #48	; 0x30
 8015d8a:	f105 32ff 	add.w	r2, r5, #4294967295
 8015d8e:	f47f af0a 	bne.w	8015ba6 <_dtoa_r+0x8fe>
 8015d92:	4615      	mov	r5, r2
 8015d94:	e7f6      	b.n	8015d84 <_dtoa_r+0xadc>
 8015d96:	4593      	cmp	fp, r2
 8015d98:	d105      	bne.n	8015da6 <_dtoa_r+0xafe>
 8015d9a:	2331      	movs	r3, #49	; 0x31
 8015d9c:	f10a 0a01 	add.w	sl, sl, #1
 8015da0:	f88b 3000 	strb.w	r3, [fp]
 8015da4:	e6ff      	b.n	8015ba6 <_dtoa_r+0x8fe>
 8015da6:	4615      	mov	r5, r2
 8015da8:	e79f      	b.n	8015cea <_dtoa_r+0xa42>
 8015daa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015e10 <_dtoa_r+0xb68>
 8015dae:	e007      	b.n	8015dc0 <_dtoa_r+0xb18>
 8015db0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015db2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015e14 <_dtoa_r+0xb6c>
 8015db6:	b11b      	cbz	r3, 8015dc0 <_dtoa_r+0xb18>
 8015db8:	f10b 0308 	add.w	r3, fp, #8
 8015dbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015dbe:	6013      	str	r3, [r2, #0]
 8015dc0:	4658      	mov	r0, fp
 8015dc2:	b017      	add	sp, #92	; 0x5c
 8015dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dc8:	9b06      	ldr	r3, [sp, #24]
 8015dca:	2b01      	cmp	r3, #1
 8015dcc:	f77f ae35 	ble.w	8015a3a <_dtoa_r+0x792>
 8015dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015dd2:	9307      	str	r3, [sp, #28]
 8015dd4:	e649      	b.n	8015a6a <_dtoa_r+0x7c2>
 8015dd6:	9b02      	ldr	r3, [sp, #8]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	dc03      	bgt.n	8015de4 <_dtoa_r+0xb3c>
 8015ddc:	9b06      	ldr	r3, [sp, #24]
 8015dde:	2b02      	cmp	r3, #2
 8015de0:	f73f aecc 	bgt.w	8015b7c <_dtoa_r+0x8d4>
 8015de4:	465d      	mov	r5, fp
 8015de6:	4639      	mov	r1, r7
 8015de8:	9804      	ldr	r0, [sp, #16]
 8015dea:	f7ff f9cf 	bl	801518c <quorem>
 8015dee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015df2:	f805 8b01 	strb.w	r8, [r5], #1
 8015df6:	9a02      	ldr	r2, [sp, #8]
 8015df8:	eba5 030b 	sub.w	r3, r5, fp
 8015dfc:	429a      	cmp	r2, r3
 8015dfe:	ddb0      	ble.n	8015d62 <_dtoa_r+0xaba>
 8015e00:	2300      	movs	r3, #0
 8015e02:	220a      	movs	r2, #10
 8015e04:	9904      	ldr	r1, [sp, #16]
 8015e06:	4620      	mov	r0, r4
 8015e08:	f000 fbb3 	bl	8016572 <__multadd>
 8015e0c:	9004      	str	r0, [sp, #16]
 8015e0e:	e7ea      	b.n	8015de6 <_dtoa_r+0xb3e>
 8015e10:	080183e3 	.word	0x080183e3
 8015e14:	08018240 	.word	0x08018240

08015e18 <rshift>:
 8015e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e1a:	6906      	ldr	r6, [r0, #16]
 8015e1c:	114b      	asrs	r3, r1, #5
 8015e1e:	429e      	cmp	r6, r3
 8015e20:	f100 0414 	add.w	r4, r0, #20
 8015e24:	dd30      	ble.n	8015e88 <rshift+0x70>
 8015e26:	f011 011f 	ands.w	r1, r1, #31
 8015e2a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8015e2e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015e32:	d108      	bne.n	8015e46 <rshift+0x2e>
 8015e34:	4621      	mov	r1, r4
 8015e36:	42b2      	cmp	r2, r6
 8015e38:	460b      	mov	r3, r1
 8015e3a:	d211      	bcs.n	8015e60 <rshift+0x48>
 8015e3c:	f852 3b04 	ldr.w	r3, [r2], #4
 8015e40:	f841 3b04 	str.w	r3, [r1], #4
 8015e44:	e7f7      	b.n	8015e36 <rshift+0x1e>
 8015e46:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015e4a:	f1c1 0c20 	rsb	ip, r1, #32
 8015e4e:	40cd      	lsrs	r5, r1
 8015e50:	3204      	adds	r2, #4
 8015e52:	4623      	mov	r3, r4
 8015e54:	42b2      	cmp	r2, r6
 8015e56:	4617      	mov	r7, r2
 8015e58:	d30c      	bcc.n	8015e74 <rshift+0x5c>
 8015e5a:	601d      	str	r5, [r3, #0]
 8015e5c:	b105      	cbz	r5, 8015e60 <rshift+0x48>
 8015e5e:	3304      	adds	r3, #4
 8015e60:	1b1a      	subs	r2, r3, r4
 8015e62:	42a3      	cmp	r3, r4
 8015e64:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015e68:	bf08      	it	eq
 8015e6a:	2300      	moveq	r3, #0
 8015e6c:	6102      	str	r2, [r0, #16]
 8015e6e:	bf08      	it	eq
 8015e70:	6143      	streq	r3, [r0, #20]
 8015e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e74:	683f      	ldr	r7, [r7, #0]
 8015e76:	fa07 f70c 	lsl.w	r7, r7, ip
 8015e7a:	433d      	orrs	r5, r7
 8015e7c:	f843 5b04 	str.w	r5, [r3], #4
 8015e80:	f852 5b04 	ldr.w	r5, [r2], #4
 8015e84:	40cd      	lsrs	r5, r1
 8015e86:	e7e5      	b.n	8015e54 <rshift+0x3c>
 8015e88:	4623      	mov	r3, r4
 8015e8a:	e7e9      	b.n	8015e60 <rshift+0x48>

08015e8c <__hexdig_fun>:
 8015e8c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015e90:	2b09      	cmp	r3, #9
 8015e92:	d802      	bhi.n	8015e9a <__hexdig_fun+0xe>
 8015e94:	3820      	subs	r0, #32
 8015e96:	b2c0      	uxtb	r0, r0
 8015e98:	4770      	bx	lr
 8015e9a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015e9e:	2b05      	cmp	r3, #5
 8015ea0:	d801      	bhi.n	8015ea6 <__hexdig_fun+0x1a>
 8015ea2:	3847      	subs	r0, #71	; 0x47
 8015ea4:	e7f7      	b.n	8015e96 <__hexdig_fun+0xa>
 8015ea6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015eaa:	2b05      	cmp	r3, #5
 8015eac:	d801      	bhi.n	8015eb2 <__hexdig_fun+0x26>
 8015eae:	3827      	subs	r0, #39	; 0x27
 8015eb0:	e7f1      	b.n	8015e96 <__hexdig_fun+0xa>
 8015eb2:	2000      	movs	r0, #0
 8015eb4:	4770      	bx	lr

08015eb6 <__gethex>:
 8015eb6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015eba:	b08b      	sub	sp, #44	; 0x2c
 8015ebc:	468a      	mov	sl, r1
 8015ebe:	9002      	str	r0, [sp, #8]
 8015ec0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015ec2:	9306      	str	r3, [sp, #24]
 8015ec4:	4690      	mov	r8, r2
 8015ec6:	f000 fadf 	bl	8016488 <__localeconv_l>
 8015eca:	6803      	ldr	r3, [r0, #0]
 8015ecc:	9303      	str	r3, [sp, #12]
 8015ece:	4618      	mov	r0, r3
 8015ed0:	f7ea f996 	bl	8000200 <strlen>
 8015ed4:	9b03      	ldr	r3, [sp, #12]
 8015ed6:	9001      	str	r0, [sp, #4]
 8015ed8:	4403      	add	r3, r0
 8015eda:	f04f 0b00 	mov.w	fp, #0
 8015ede:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015ee2:	9307      	str	r3, [sp, #28]
 8015ee4:	f8da 3000 	ldr.w	r3, [sl]
 8015ee8:	3302      	adds	r3, #2
 8015eea:	461f      	mov	r7, r3
 8015eec:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015ef0:	2830      	cmp	r0, #48	; 0x30
 8015ef2:	d06c      	beq.n	8015fce <__gethex+0x118>
 8015ef4:	f7ff ffca 	bl	8015e8c <__hexdig_fun>
 8015ef8:	4604      	mov	r4, r0
 8015efa:	2800      	cmp	r0, #0
 8015efc:	d16a      	bne.n	8015fd4 <__gethex+0x11e>
 8015efe:	9a01      	ldr	r2, [sp, #4]
 8015f00:	9903      	ldr	r1, [sp, #12]
 8015f02:	4638      	mov	r0, r7
 8015f04:	f001 fc36 	bl	8017774 <strncmp>
 8015f08:	2800      	cmp	r0, #0
 8015f0a:	d166      	bne.n	8015fda <__gethex+0x124>
 8015f0c:	9b01      	ldr	r3, [sp, #4]
 8015f0e:	5cf8      	ldrb	r0, [r7, r3]
 8015f10:	18fe      	adds	r6, r7, r3
 8015f12:	f7ff ffbb 	bl	8015e8c <__hexdig_fun>
 8015f16:	2800      	cmp	r0, #0
 8015f18:	d062      	beq.n	8015fe0 <__gethex+0x12a>
 8015f1a:	4633      	mov	r3, r6
 8015f1c:	7818      	ldrb	r0, [r3, #0]
 8015f1e:	2830      	cmp	r0, #48	; 0x30
 8015f20:	461f      	mov	r7, r3
 8015f22:	f103 0301 	add.w	r3, r3, #1
 8015f26:	d0f9      	beq.n	8015f1c <__gethex+0x66>
 8015f28:	f7ff ffb0 	bl	8015e8c <__hexdig_fun>
 8015f2c:	fab0 f580 	clz	r5, r0
 8015f30:	096d      	lsrs	r5, r5, #5
 8015f32:	4634      	mov	r4, r6
 8015f34:	f04f 0b01 	mov.w	fp, #1
 8015f38:	463a      	mov	r2, r7
 8015f3a:	4616      	mov	r6, r2
 8015f3c:	3201      	adds	r2, #1
 8015f3e:	7830      	ldrb	r0, [r6, #0]
 8015f40:	f7ff ffa4 	bl	8015e8c <__hexdig_fun>
 8015f44:	2800      	cmp	r0, #0
 8015f46:	d1f8      	bne.n	8015f3a <__gethex+0x84>
 8015f48:	9a01      	ldr	r2, [sp, #4]
 8015f4a:	9903      	ldr	r1, [sp, #12]
 8015f4c:	4630      	mov	r0, r6
 8015f4e:	f001 fc11 	bl	8017774 <strncmp>
 8015f52:	b950      	cbnz	r0, 8015f6a <__gethex+0xb4>
 8015f54:	b954      	cbnz	r4, 8015f6c <__gethex+0xb6>
 8015f56:	9b01      	ldr	r3, [sp, #4]
 8015f58:	18f4      	adds	r4, r6, r3
 8015f5a:	4622      	mov	r2, r4
 8015f5c:	4616      	mov	r6, r2
 8015f5e:	3201      	adds	r2, #1
 8015f60:	7830      	ldrb	r0, [r6, #0]
 8015f62:	f7ff ff93 	bl	8015e8c <__hexdig_fun>
 8015f66:	2800      	cmp	r0, #0
 8015f68:	d1f8      	bne.n	8015f5c <__gethex+0xa6>
 8015f6a:	b10c      	cbz	r4, 8015f70 <__gethex+0xba>
 8015f6c:	1ba4      	subs	r4, r4, r6
 8015f6e:	00a4      	lsls	r4, r4, #2
 8015f70:	7833      	ldrb	r3, [r6, #0]
 8015f72:	2b50      	cmp	r3, #80	; 0x50
 8015f74:	d001      	beq.n	8015f7a <__gethex+0xc4>
 8015f76:	2b70      	cmp	r3, #112	; 0x70
 8015f78:	d140      	bne.n	8015ffc <__gethex+0x146>
 8015f7a:	7873      	ldrb	r3, [r6, #1]
 8015f7c:	2b2b      	cmp	r3, #43	; 0x2b
 8015f7e:	d031      	beq.n	8015fe4 <__gethex+0x12e>
 8015f80:	2b2d      	cmp	r3, #45	; 0x2d
 8015f82:	d033      	beq.n	8015fec <__gethex+0x136>
 8015f84:	1c71      	adds	r1, r6, #1
 8015f86:	f04f 0900 	mov.w	r9, #0
 8015f8a:	7808      	ldrb	r0, [r1, #0]
 8015f8c:	f7ff ff7e 	bl	8015e8c <__hexdig_fun>
 8015f90:	1e43      	subs	r3, r0, #1
 8015f92:	b2db      	uxtb	r3, r3
 8015f94:	2b18      	cmp	r3, #24
 8015f96:	d831      	bhi.n	8015ffc <__gethex+0x146>
 8015f98:	f1a0 0210 	sub.w	r2, r0, #16
 8015f9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015fa0:	f7ff ff74 	bl	8015e8c <__hexdig_fun>
 8015fa4:	1e43      	subs	r3, r0, #1
 8015fa6:	b2db      	uxtb	r3, r3
 8015fa8:	2b18      	cmp	r3, #24
 8015faa:	d922      	bls.n	8015ff2 <__gethex+0x13c>
 8015fac:	f1b9 0f00 	cmp.w	r9, #0
 8015fb0:	d000      	beq.n	8015fb4 <__gethex+0xfe>
 8015fb2:	4252      	negs	r2, r2
 8015fb4:	4414      	add	r4, r2
 8015fb6:	f8ca 1000 	str.w	r1, [sl]
 8015fba:	b30d      	cbz	r5, 8016000 <__gethex+0x14a>
 8015fbc:	f1bb 0f00 	cmp.w	fp, #0
 8015fc0:	bf0c      	ite	eq
 8015fc2:	2706      	moveq	r7, #6
 8015fc4:	2700      	movne	r7, #0
 8015fc6:	4638      	mov	r0, r7
 8015fc8:	b00b      	add	sp, #44	; 0x2c
 8015fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fce:	f10b 0b01 	add.w	fp, fp, #1
 8015fd2:	e78a      	b.n	8015eea <__gethex+0x34>
 8015fd4:	2500      	movs	r5, #0
 8015fd6:	462c      	mov	r4, r5
 8015fd8:	e7ae      	b.n	8015f38 <__gethex+0x82>
 8015fda:	463e      	mov	r6, r7
 8015fdc:	2501      	movs	r5, #1
 8015fde:	e7c7      	b.n	8015f70 <__gethex+0xba>
 8015fe0:	4604      	mov	r4, r0
 8015fe2:	e7fb      	b.n	8015fdc <__gethex+0x126>
 8015fe4:	f04f 0900 	mov.w	r9, #0
 8015fe8:	1cb1      	adds	r1, r6, #2
 8015fea:	e7ce      	b.n	8015f8a <__gethex+0xd4>
 8015fec:	f04f 0901 	mov.w	r9, #1
 8015ff0:	e7fa      	b.n	8015fe8 <__gethex+0x132>
 8015ff2:	230a      	movs	r3, #10
 8015ff4:	fb03 0202 	mla	r2, r3, r2, r0
 8015ff8:	3a10      	subs	r2, #16
 8015ffa:	e7cf      	b.n	8015f9c <__gethex+0xe6>
 8015ffc:	4631      	mov	r1, r6
 8015ffe:	e7da      	b.n	8015fb6 <__gethex+0x100>
 8016000:	1bf3      	subs	r3, r6, r7
 8016002:	3b01      	subs	r3, #1
 8016004:	4629      	mov	r1, r5
 8016006:	2b07      	cmp	r3, #7
 8016008:	dc49      	bgt.n	801609e <__gethex+0x1e8>
 801600a:	9802      	ldr	r0, [sp, #8]
 801600c:	f000 fa66 	bl	80164dc <_Balloc>
 8016010:	9b01      	ldr	r3, [sp, #4]
 8016012:	f100 0914 	add.w	r9, r0, #20
 8016016:	f04f 0b00 	mov.w	fp, #0
 801601a:	f1c3 0301 	rsb	r3, r3, #1
 801601e:	4605      	mov	r5, r0
 8016020:	f8cd 9010 	str.w	r9, [sp, #16]
 8016024:	46da      	mov	sl, fp
 8016026:	9308      	str	r3, [sp, #32]
 8016028:	42b7      	cmp	r7, r6
 801602a:	d33b      	bcc.n	80160a4 <__gethex+0x1ee>
 801602c:	9804      	ldr	r0, [sp, #16]
 801602e:	f840 ab04 	str.w	sl, [r0], #4
 8016032:	eba0 0009 	sub.w	r0, r0, r9
 8016036:	1080      	asrs	r0, r0, #2
 8016038:	6128      	str	r0, [r5, #16]
 801603a:	0147      	lsls	r7, r0, #5
 801603c:	4650      	mov	r0, sl
 801603e:	f000 fb11 	bl	8016664 <__hi0bits>
 8016042:	f8d8 6000 	ldr.w	r6, [r8]
 8016046:	1a3f      	subs	r7, r7, r0
 8016048:	42b7      	cmp	r7, r6
 801604a:	dd64      	ble.n	8016116 <__gethex+0x260>
 801604c:	1bbf      	subs	r7, r7, r6
 801604e:	4639      	mov	r1, r7
 8016050:	4628      	mov	r0, r5
 8016052:	f000 fe21 	bl	8016c98 <__any_on>
 8016056:	4682      	mov	sl, r0
 8016058:	b178      	cbz	r0, 801607a <__gethex+0x1c4>
 801605a:	1e7b      	subs	r3, r7, #1
 801605c:	1159      	asrs	r1, r3, #5
 801605e:	f003 021f 	and.w	r2, r3, #31
 8016062:	f04f 0a01 	mov.w	sl, #1
 8016066:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801606a:	fa0a f202 	lsl.w	r2, sl, r2
 801606e:	420a      	tst	r2, r1
 8016070:	d003      	beq.n	801607a <__gethex+0x1c4>
 8016072:	4553      	cmp	r3, sl
 8016074:	dc46      	bgt.n	8016104 <__gethex+0x24e>
 8016076:	f04f 0a02 	mov.w	sl, #2
 801607a:	4639      	mov	r1, r7
 801607c:	4628      	mov	r0, r5
 801607e:	f7ff fecb 	bl	8015e18 <rshift>
 8016082:	443c      	add	r4, r7
 8016084:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016088:	42a3      	cmp	r3, r4
 801608a:	da52      	bge.n	8016132 <__gethex+0x27c>
 801608c:	4629      	mov	r1, r5
 801608e:	9802      	ldr	r0, [sp, #8]
 8016090:	f000 fa58 	bl	8016544 <_Bfree>
 8016094:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016096:	2300      	movs	r3, #0
 8016098:	6013      	str	r3, [r2, #0]
 801609a:	27a3      	movs	r7, #163	; 0xa3
 801609c:	e793      	b.n	8015fc6 <__gethex+0x110>
 801609e:	3101      	adds	r1, #1
 80160a0:	105b      	asrs	r3, r3, #1
 80160a2:	e7b0      	b.n	8016006 <__gethex+0x150>
 80160a4:	1e73      	subs	r3, r6, #1
 80160a6:	9305      	str	r3, [sp, #20]
 80160a8:	9a07      	ldr	r2, [sp, #28]
 80160aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80160ae:	4293      	cmp	r3, r2
 80160b0:	d018      	beq.n	80160e4 <__gethex+0x22e>
 80160b2:	f1bb 0f20 	cmp.w	fp, #32
 80160b6:	d107      	bne.n	80160c8 <__gethex+0x212>
 80160b8:	9b04      	ldr	r3, [sp, #16]
 80160ba:	f8c3 a000 	str.w	sl, [r3]
 80160be:	3304      	adds	r3, #4
 80160c0:	f04f 0a00 	mov.w	sl, #0
 80160c4:	9304      	str	r3, [sp, #16]
 80160c6:	46d3      	mov	fp, sl
 80160c8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80160cc:	f7ff fede 	bl	8015e8c <__hexdig_fun>
 80160d0:	f000 000f 	and.w	r0, r0, #15
 80160d4:	fa00 f00b 	lsl.w	r0, r0, fp
 80160d8:	ea4a 0a00 	orr.w	sl, sl, r0
 80160dc:	f10b 0b04 	add.w	fp, fp, #4
 80160e0:	9b05      	ldr	r3, [sp, #20]
 80160e2:	e00d      	b.n	8016100 <__gethex+0x24a>
 80160e4:	9b05      	ldr	r3, [sp, #20]
 80160e6:	9a08      	ldr	r2, [sp, #32]
 80160e8:	4413      	add	r3, r2
 80160ea:	42bb      	cmp	r3, r7
 80160ec:	d3e1      	bcc.n	80160b2 <__gethex+0x1fc>
 80160ee:	4618      	mov	r0, r3
 80160f0:	9a01      	ldr	r2, [sp, #4]
 80160f2:	9903      	ldr	r1, [sp, #12]
 80160f4:	9309      	str	r3, [sp, #36]	; 0x24
 80160f6:	f001 fb3d 	bl	8017774 <strncmp>
 80160fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80160fc:	2800      	cmp	r0, #0
 80160fe:	d1d8      	bne.n	80160b2 <__gethex+0x1fc>
 8016100:	461e      	mov	r6, r3
 8016102:	e791      	b.n	8016028 <__gethex+0x172>
 8016104:	1eb9      	subs	r1, r7, #2
 8016106:	4628      	mov	r0, r5
 8016108:	f000 fdc6 	bl	8016c98 <__any_on>
 801610c:	2800      	cmp	r0, #0
 801610e:	d0b2      	beq.n	8016076 <__gethex+0x1c0>
 8016110:	f04f 0a03 	mov.w	sl, #3
 8016114:	e7b1      	b.n	801607a <__gethex+0x1c4>
 8016116:	da09      	bge.n	801612c <__gethex+0x276>
 8016118:	1bf7      	subs	r7, r6, r7
 801611a:	4629      	mov	r1, r5
 801611c:	463a      	mov	r2, r7
 801611e:	9802      	ldr	r0, [sp, #8]
 8016120:	f000 fbdc 	bl	80168dc <__lshift>
 8016124:	1be4      	subs	r4, r4, r7
 8016126:	4605      	mov	r5, r0
 8016128:	f100 0914 	add.w	r9, r0, #20
 801612c:	f04f 0a00 	mov.w	sl, #0
 8016130:	e7a8      	b.n	8016084 <__gethex+0x1ce>
 8016132:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8016136:	42a0      	cmp	r0, r4
 8016138:	dd6a      	ble.n	8016210 <__gethex+0x35a>
 801613a:	1b04      	subs	r4, r0, r4
 801613c:	42a6      	cmp	r6, r4
 801613e:	dc2e      	bgt.n	801619e <__gethex+0x2e8>
 8016140:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016144:	2b02      	cmp	r3, #2
 8016146:	d022      	beq.n	801618e <__gethex+0x2d8>
 8016148:	2b03      	cmp	r3, #3
 801614a:	d024      	beq.n	8016196 <__gethex+0x2e0>
 801614c:	2b01      	cmp	r3, #1
 801614e:	d115      	bne.n	801617c <__gethex+0x2c6>
 8016150:	42a6      	cmp	r6, r4
 8016152:	d113      	bne.n	801617c <__gethex+0x2c6>
 8016154:	2e01      	cmp	r6, #1
 8016156:	dc0b      	bgt.n	8016170 <__gethex+0x2ba>
 8016158:	9a06      	ldr	r2, [sp, #24]
 801615a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801615e:	6013      	str	r3, [r2, #0]
 8016160:	2301      	movs	r3, #1
 8016162:	612b      	str	r3, [r5, #16]
 8016164:	f8c9 3000 	str.w	r3, [r9]
 8016168:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801616a:	2762      	movs	r7, #98	; 0x62
 801616c:	601d      	str	r5, [r3, #0]
 801616e:	e72a      	b.n	8015fc6 <__gethex+0x110>
 8016170:	1e71      	subs	r1, r6, #1
 8016172:	4628      	mov	r0, r5
 8016174:	f000 fd90 	bl	8016c98 <__any_on>
 8016178:	2800      	cmp	r0, #0
 801617a:	d1ed      	bne.n	8016158 <__gethex+0x2a2>
 801617c:	4629      	mov	r1, r5
 801617e:	9802      	ldr	r0, [sp, #8]
 8016180:	f000 f9e0 	bl	8016544 <_Bfree>
 8016184:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016186:	2300      	movs	r3, #0
 8016188:	6013      	str	r3, [r2, #0]
 801618a:	2750      	movs	r7, #80	; 0x50
 801618c:	e71b      	b.n	8015fc6 <__gethex+0x110>
 801618e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016190:	2b00      	cmp	r3, #0
 8016192:	d0e1      	beq.n	8016158 <__gethex+0x2a2>
 8016194:	e7f2      	b.n	801617c <__gethex+0x2c6>
 8016196:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016198:	2b00      	cmp	r3, #0
 801619a:	d1dd      	bne.n	8016158 <__gethex+0x2a2>
 801619c:	e7ee      	b.n	801617c <__gethex+0x2c6>
 801619e:	1e67      	subs	r7, r4, #1
 80161a0:	f1ba 0f00 	cmp.w	sl, #0
 80161a4:	d131      	bne.n	801620a <__gethex+0x354>
 80161a6:	b127      	cbz	r7, 80161b2 <__gethex+0x2fc>
 80161a8:	4639      	mov	r1, r7
 80161aa:	4628      	mov	r0, r5
 80161ac:	f000 fd74 	bl	8016c98 <__any_on>
 80161b0:	4682      	mov	sl, r0
 80161b2:	117a      	asrs	r2, r7, #5
 80161b4:	2301      	movs	r3, #1
 80161b6:	f007 071f 	and.w	r7, r7, #31
 80161ba:	fa03 f707 	lsl.w	r7, r3, r7
 80161be:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80161c2:	4621      	mov	r1, r4
 80161c4:	421f      	tst	r7, r3
 80161c6:	4628      	mov	r0, r5
 80161c8:	bf18      	it	ne
 80161ca:	f04a 0a02 	orrne.w	sl, sl, #2
 80161ce:	1b36      	subs	r6, r6, r4
 80161d0:	f7ff fe22 	bl	8015e18 <rshift>
 80161d4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80161d8:	2702      	movs	r7, #2
 80161da:	f1ba 0f00 	cmp.w	sl, #0
 80161de:	d048      	beq.n	8016272 <__gethex+0x3bc>
 80161e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80161e4:	2b02      	cmp	r3, #2
 80161e6:	d015      	beq.n	8016214 <__gethex+0x35e>
 80161e8:	2b03      	cmp	r3, #3
 80161ea:	d017      	beq.n	801621c <__gethex+0x366>
 80161ec:	2b01      	cmp	r3, #1
 80161ee:	d109      	bne.n	8016204 <__gethex+0x34e>
 80161f0:	f01a 0f02 	tst.w	sl, #2
 80161f4:	d006      	beq.n	8016204 <__gethex+0x34e>
 80161f6:	f8d9 3000 	ldr.w	r3, [r9]
 80161fa:	ea4a 0a03 	orr.w	sl, sl, r3
 80161fe:	f01a 0f01 	tst.w	sl, #1
 8016202:	d10e      	bne.n	8016222 <__gethex+0x36c>
 8016204:	f047 0710 	orr.w	r7, r7, #16
 8016208:	e033      	b.n	8016272 <__gethex+0x3bc>
 801620a:	f04f 0a01 	mov.w	sl, #1
 801620e:	e7d0      	b.n	80161b2 <__gethex+0x2fc>
 8016210:	2701      	movs	r7, #1
 8016212:	e7e2      	b.n	80161da <__gethex+0x324>
 8016214:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016216:	f1c3 0301 	rsb	r3, r3, #1
 801621a:	9315      	str	r3, [sp, #84]	; 0x54
 801621c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801621e:	2b00      	cmp	r3, #0
 8016220:	d0f0      	beq.n	8016204 <__gethex+0x34e>
 8016222:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8016226:	f105 0314 	add.w	r3, r5, #20
 801622a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801622e:	eb03 010a 	add.w	r1, r3, sl
 8016232:	f04f 0c00 	mov.w	ip, #0
 8016236:	4618      	mov	r0, r3
 8016238:	f853 2b04 	ldr.w	r2, [r3], #4
 801623c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016240:	d01c      	beq.n	801627c <__gethex+0x3c6>
 8016242:	3201      	adds	r2, #1
 8016244:	6002      	str	r2, [r0, #0]
 8016246:	2f02      	cmp	r7, #2
 8016248:	f105 0314 	add.w	r3, r5, #20
 801624c:	d138      	bne.n	80162c0 <__gethex+0x40a>
 801624e:	f8d8 2000 	ldr.w	r2, [r8]
 8016252:	3a01      	subs	r2, #1
 8016254:	42b2      	cmp	r2, r6
 8016256:	d10a      	bne.n	801626e <__gethex+0x3b8>
 8016258:	1171      	asrs	r1, r6, #5
 801625a:	2201      	movs	r2, #1
 801625c:	f006 061f 	and.w	r6, r6, #31
 8016260:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016264:	fa02 f606 	lsl.w	r6, r2, r6
 8016268:	421e      	tst	r6, r3
 801626a:	bf18      	it	ne
 801626c:	4617      	movne	r7, r2
 801626e:	f047 0720 	orr.w	r7, r7, #32
 8016272:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016274:	601d      	str	r5, [r3, #0]
 8016276:	9b06      	ldr	r3, [sp, #24]
 8016278:	601c      	str	r4, [r3, #0]
 801627a:	e6a4      	b.n	8015fc6 <__gethex+0x110>
 801627c:	4299      	cmp	r1, r3
 801627e:	f843 cc04 	str.w	ip, [r3, #-4]
 8016282:	d8d8      	bhi.n	8016236 <__gethex+0x380>
 8016284:	68ab      	ldr	r3, [r5, #8]
 8016286:	4599      	cmp	r9, r3
 8016288:	db12      	blt.n	80162b0 <__gethex+0x3fa>
 801628a:	6869      	ldr	r1, [r5, #4]
 801628c:	9802      	ldr	r0, [sp, #8]
 801628e:	3101      	adds	r1, #1
 8016290:	f000 f924 	bl	80164dc <_Balloc>
 8016294:	692a      	ldr	r2, [r5, #16]
 8016296:	3202      	adds	r2, #2
 8016298:	f105 010c 	add.w	r1, r5, #12
 801629c:	4683      	mov	fp, r0
 801629e:	0092      	lsls	r2, r2, #2
 80162a0:	300c      	adds	r0, #12
 80162a2:	f7fd f9c5 	bl	8013630 <memcpy>
 80162a6:	4629      	mov	r1, r5
 80162a8:	9802      	ldr	r0, [sp, #8]
 80162aa:	f000 f94b 	bl	8016544 <_Bfree>
 80162ae:	465d      	mov	r5, fp
 80162b0:	692b      	ldr	r3, [r5, #16]
 80162b2:	1c5a      	adds	r2, r3, #1
 80162b4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80162b8:	612a      	str	r2, [r5, #16]
 80162ba:	2201      	movs	r2, #1
 80162bc:	615a      	str	r2, [r3, #20]
 80162be:	e7c2      	b.n	8016246 <__gethex+0x390>
 80162c0:	692a      	ldr	r2, [r5, #16]
 80162c2:	454a      	cmp	r2, r9
 80162c4:	dd0b      	ble.n	80162de <__gethex+0x428>
 80162c6:	2101      	movs	r1, #1
 80162c8:	4628      	mov	r0, r5
 80162ca:	f7ff fda5 	bl	8015e18 <rshift>
 80162ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80162d2:	3401      	adds	r4, #1
 80162d4:	42a3      	cmp	r3, r4
 80162d6:	f6ff aed9 	blt.w	801608c <__gethex+0x1d6>
 80162da:	2701      	movs	r7, #1
 80162dc:	e7c7      	b.n	801626e <__gethex+0x3b8>
 80162de:	f016 061f 	ands.w	r6, r6, #31
 80162e2:	d0fa      	beq.n	80162da <__gethex+0x424>
 80162e4:	449a      	add	sl, r3
 80162e6:	f1c6 0620 	rsb	r6, r6, #32
 80162ea:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80162ee:	f000 f9b9 	bl	8016664 <__hi0bits>
 80162f2:	42b0      	cmp	r0, r6
 80162f4:	dbe7      	blt.n	80162c6 <__gethex+0x410>
 80162f6:	e7f0      	b.n	80162da <__gethex+0x424>

080162f8 <L_shift>:
 80162f8:	f1c2 0208 	rsb	r2, r2, #8
 80162fc:	0092      	lsls	r2, r2, #2
 80162fe:	b570      	push	{r4, r5, r6, lr}
 8016300:	f1c2 0620 	rsb	r6, r2, #32
 8016304:	6843      	ldr	r3, [r0, #4]
 8016306:	6804      	ldr	r4, [r0, #0]
 8016308:	fa03 f506 	lsl.w	r5, r3, r6
 801630c:	432c      	orrs	r4, r5
 801630e:	40d3      	lsrs	r3, r2
 8016310:	6004      	str	r4, [r0, #0]
 8016312:	f840 3f04 	str.w	r3, [r0, #4]!
 8016316:	4288      	cmp	r0, r1
 8016318:	d3f4      	bcc.n	8016304 <L_shift+0xc>
 801631a:	bd70      	pop	{r4, r5, r6, pc}

0801631c <__match>:
 801631c:	b530      	push	{r4, r5, lr}
 801631e:	6803      	ldr	r3, [r0, #0]
 8016320:	3301      	adds	r3, #1
 8016322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016326:	b914      	cbnz	r4, 801632e <__match+0x12>
 8016328:	6003      	str	r3, [r0, #0]
 801632a:	2001      	movs	r0, #1
 801632c:	bd30      	pop	{r4, r5, pc}
 801632e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016332:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8016336:	2d19      	cmp	r5, #25
 8016338:	bf98      	it	ls
 801633a:	3220      	addls	r2, #32
 801633c:	42a2      	cmp	r2, r4
 801633e:	d0f0      	beq.n	8016322 <__match+0x6>
 8016340:	2000      	movs	r0, #0
 8016342:	e7f3      	b.n	801632c <__match+0x10>

08016344 <__hexnan>:
 8016344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016348:	680b      	ldr	r3, [r1, #0]
 801634a:	6801      	ldr	r1, [r0, #0]
 801634c:	115f      	asrs	r7, r3, #5
 801634e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8016352:	f013 031f 	ands.w	r3, r3, #31
 8016356:	b087      	sub	sp, #28
 8016358:	bf18      	it	ne
 801635a:	3704      	addne	r7, #4
 801635c:	2500      	movs	r5, #0
 801635e:	1f3e      	subs	r6, r7, #4
 8016360:	4682      	mov	sl, r0
 8016362:	4690      	mov	r8, r2
 8016364:	9301      	str	r3, [sp, #4]
 8016366:	f847 5c04 	str.w	r5, [r7, #-4]
 801636a:	46b1      	mov	r9, r6
 801636c:	4634      	mov	r4, r6
 801636e:	9502      	str	r5, [sp, #8]
 8016370:	46ab      	mov	fp, r5
 8016372:	784a      	ldrb	r2, [r1, #1]
 8016374:	1c4b      	adds	r3, r1, #1
 8016376:	9303      	str	r3, [sp, #12]
 8016378:	b342      	cbz	r2, 80163cc <__hexnan+0x88>
 801637a:	4610      	mov	r0, r2
 801637c:	9105      	str	r1, [sp, #20]
 801637e:	9204      	str	r2, [sp, #16]
 8016380:	f7ff fd84 	bl	8015e8c <__hexdig_fun>
 8016384:	2800      	cmp	r0, #0
 8016386:	d143      	bne.n	8016410 <__hexnan+0xcc>
 8016388:	9a04      	ldr	r2, [sp, #16]
 801638a:	9905      	ldr	r1, [sp, #20]
 801638c:	2a20      	cmp	r2, #32
 801638e:	d818      	bhi.n	80163c2 <__hexnan+0x7e>
 8016390:	9b02      	ldr	r3, [sp, #8]
 8016392:	459b      	cmp	fp, r3
 8016394:	dd13      	ble.n	80163be <__hexnan+0x7a>
 8016396:	454c      	cmp	r4, r9
 8016398:	d206      	bcs.n	80163a8 <__hexnan+0x64>
 801639a:	2d07      	cmp	r5, #7
 801639c:	dc04      	bgt.n	80163a8 <__hexnan+0x64>
 801639e:	462a      	mov	r2, r5
 80163a0:	4649      	mov	r1, r9
 80163a2:	4620      	mov	r0, r4
 80163a4:	f7ff ffa8 	bl	80162f8 <L_shift>
 80163a8:	4544      	cmp	r4, r8
 80163aa:	d944      	bls.n	8016436 <__hexnan+0xf2>
 80163ac:	2300      	movs	r3, #0
 80163ae:	f1a4 0904 	sub.w	r9, r4, #4
 80163b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80163b6:	f8cd b008 	str.w	fp, [sp, #8]
 80163ba:	464c      	mov	r4, r9
 80163bc:	461d      	mov	r5, r3
 80163be:	9903      	ldr	r1, [sp, #12]
 80163c0:	e7d7      	b.n	8016372 <__hexnan+0x2e>
 80163c2:	2a29      	cmp	r2, #41	; 0x29
 80163c4:	d14a      	bne.n	801645c <__hexnan+0x118>
 80163c6:	3102      	adds	r1, #2
 80163c8:	f8ca 1000 	str.w	r1, [sl]
 80163cc:	f1bb 0f00 	cmp.w	fp, #0
 80163d0:	d044      	beq.n	801645c <__hexnan+0x118>
 80163d2:	454c      	cmp	r4, r9
 80163d4:	d206      	bcs.n	80163e4 <__hexnan+0xa0>
 80163d6:	2d07      	cmp	r5, #7
 80163d8:	dc04      	bgt.n	80163e4 <__hexnan+0xa0>
 80163da:	462a      	mov	r2, r5
 80163dc:	4649      	mov	r1, r9
 80163de:	4620      	mov	r0, r4
 80163e0:	f7ff ff8a 	bl	80162f8 <L_shift>
 80163e4:	4544      	cmp	r4, r8
 80163e6:	d928      	bls.n	801643a <__hexnan+0xf6>
 80163e8:	4643      	mov	r3, r8
 80163ea:	f854 2b04 	ldr.w	r2, [r4], #4
 80163ee:	f843 2b04 	str.w	r2, [r3], #4
 80163f2:	42a6      	cmp	r6, r4
 80163f4:	d2f9      	bcs.n	80163ea <__hexnan+0xa6>
 80163f6:	2200      	movs	r2, #0
 80163f8:	f843 2b04 	str.w	r2, [r3], #4
 80163fc:	429e      	cmp	r6, r3
 80163fe:	d2fb      	bcs.n	80163f8 <__hexnan+0xb4>
 8016400:	6833      	ldr	r3, [r6, #0]
 8016402:	b91b      	cbnz	r3, 801640c <__hexnan+0xc8>
 8016404:	4546      	cmp	r6, r8
 8016406:	d127      	bne.n	8016458 <__hexnan+0x114>
 8016408:	2301      	movs	r3, #1
 801640a:	6033      	str	r3, [r6, #0]
 801640c:	2005      	movs	r0, #5
 801640e:	e026      	b.n	801645e <__hexnan+0x11a>
 8016410:	3501      	adds	r5, #1
 8016412:	2d08      	cmp	r5, #8
 8016414:	f10b 0b01 	add.w	fp, fp, #1
 8016418:	dd06      	ble.n	8016428 <__hexnan+0xe4>
 801641a:	4544      	cmp	r4, r8
 801641c:	d9cf      	bls.n	80163be <__hexnan+0x7a>
 801641e:	2300      	movs	r3, #0
 8016420:	f844 3c04 	str.w	r3, [r4, #-4]
 8016424:	2501      	movs	r5, #1
 8016426:	3c04      	subs	r4, #4
 8016428:	6822      	ldr	r2, [r4, #0]
 801642a:	f000 000f 	and.w	r0, r0, #15
 801642e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016432:	6020      	str	r0, [r4, #0]
 8016434:	e7c3      	b.n	80163be <__hexnan+0x7a>
 8016436:	2508      	movs	r5, #8
 8016438:	e7c1      	b.n	80163be <__hexnan+0x7a>
 801643a:	9b01      	ldr	r3, [sp, #4]
 801643c:	2b00      	cmp	r3, #0
 801643e:	d0df      	beq.n	8016400 <__hexnan+0xbc>
 8016440:	f04f 32ff 	mov.w	r2, #4294967295
 8016444:	f1c3 0320 	rsb	r3, r3, #32
 8016448:	fa22 f303 	lsr.w	r3, r2, r3
 801644c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016450:	401a      	ands	r2, r3
 8016452:	f847 2c04 	str.w	r2, [r7, #-4]
 8016456:	e7d3      	b.n	8016400 <__hexnan+0xbc>
 8016458:	3e04      	subs	r6, #4
 801645a:	e7d1      	b.n	8016400 <__hexnan+0xbc>
 801645c:	2004      	movs	r0, #4
 801645e:	b007      	add	sp, #28
 8016460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016464 <__locale_ctype_ptr_l>:
 8016464:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016468:	4770      	bx	lr
	...

0801646c <__locale_ctype_ptr>:
 801646c:	4b04      	ldr	r3, [pc, #16]	; (8016480 <__locale_ctype_ptr+0x14>)
 801646e:	4a05      	ldr	r2, [pc, #20]	; (8016484 <__locale_ctype_ptr+0x18>)
 8016470:	681b      	ldr	r3, [r3, #0]
 8016472:	6a1b      	ldr	r3, [r3, #32]
 8016474:	2b00      	cmp	r3, #0
 8016476:	bf08      	it	eq
 8016478:	4613      	moveq	r3, r2
 801647a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801647e:	4770      	bx	lr
 8016480:	2000000c 	.word	0x2000000c
 8016484:	20000070 	.word	0x20000070

08016488 <__localeconv_l>:
 8016488:	30f0      	adds	r0, #240	; 0xf0
 801648a:	4770      	bx	lr

0801648c <_localeconv_r>:
 801648c:	4b04      	ldr	r3, [pc, #16]	; (80164a0 <_localeconv_r+0x14>)
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	6a18      	ldr	r0, [r3, #32]
 8016492:	4b04      	ldr	r3, [pc, #16]	; (80164a4 <_localeconv_r+0x18>)
 8016494:	2800      	cmp	r0, #0
 8016496:	bf08      	it	eq
 8016498:	4618      	moveq	r0, r3
 801649a:	30f0      	adds	r0, #240	; 0xf0
 801649c:	4770      	bx	lr
 801649e:	bf00      	nop
 80164a0:	2000000c 	.word	0x2000000c
 80164a4:	20000070 	.word	0x20000070

080164a8 <malloc>:
 80164a8:	4b02      	ldr	r3, [pc, #8]	; (80164b4 <malloc+0xc>)
 80164aa:	4601      	mov	r1, r0
 80164ac:	6818      	ldr	r0, [r3, #0]
 80164ae:	f000 bc71 	b.w	8016d94 <_malloc_r>
 80164b2:	bf00      	nop
 80164b4:	2000000c 	.word	0x2000000c

080164b8 <__ascii_mbtowc>:
 80164b8:	b082      	sub	sp, #8
 80164ba:	b901      	cbnz	r1, 80164be <__ascii_mbtowc+0x6>
 80164bc:	a901      	add	r1, sp, #4
 80164be:	b142      	cbz	r2, 80164d2 <__ascii_mbtowc+0x1a>
 80164c0:	b14b      	cbz	r3, 80164d6 <__ascii_mbtowc+0x1e>
 80164c2:	7813      	ldrb	r3, [r2, #0]
 80164c4:	600b      	str	r3, [r1, #0]
 80164c6:	7812      	ldrb	r2, [r2, #0]
 80164c8:	1c10      	adds	r0, r2, #0
 80164ca:	bf18      	it	ne
 80164cc:	2001      	movne	r0, #1
 80164ce:	b002      	add	sp, #8
 80164d0:	4770      	bx	lr
 80164d2:	4610      	mov	r0, r2
 80164d4:	e7fb      	b.n	80164ce <__ascii_mbtowc+0x16>
 80164d6:	f06f 0001 	mvn.w	r0, #1
 80164da:	e7f8      	b.n	80164ce <__ascii_mbtowc+0x16>

080164dc <_Balloc>:
 80164dc:	b570      	push	{r4, r5, r6, lr}
 80164de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80164e0:	4604      	mov	r4, r0
 80164e2:	460e      	mov	r6, r1
 80164e4:	b93d      	cbnz	r5, 80164f6 <_Balloc+0x1a>
 80164e6:	2010      	movs	r0, #16
 80164e8:	f7ff ffde 	bl	80164a8 <malloc>
 80164ec:	6260      	str	r0, [r4, #36]	; 0x24
 80164ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80164f2:	6005      	str	r5, [r0, #0]
 80164f4:	60c5      	str	r5, [r0, #12]
 80164f6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80164f8:	68eb      	ldr	r3, [r5, #12]
 80164fa:	b183      	cbz	r3, 801651e <_Balloc+0x42>
 80164fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80164fe:	68db      	ldr	r3, [r3, #12]
 8016500:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016504:	b9b8      	cbnz	r0, 8016536 <_Balloc+0x5a>
 8016506:	2101      	movs	r1, #1
 8016508:	fa01 f506 	lsl.w	r5, r1, r6
 801650c:	1d6a      	adds	r2, r5, #5
 801650e:	0092      	lsls	r2, r2, #2
 8016510:	4620      	mov	r0, r4
 8016512:	f000 fbe2 	bl	8016cda <_calloc_r>
 8016516:	b160      	cbz	r0, 8016532 <_Balloc+0x56>
 8016518:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801651c:	e00e      	b.n	801653c <_Balloc+0x60>
 801651e:	2221      	movs	r2, #33	; 0x21
 8016520:	2104      	movs	r1, #4
 8016522:	4620      	mov	r0, r4
 8016524:	f000 fbd9 	bl	8016cda <_calloc_r>
 8016528:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801652a:	60e8      	str	r0, [r5, #12]
 801652c:	68db      	ldr	r3, [r3, #12]
 801652e:	2b00      	cmp	r3, #0
 8016530:	d1e4      	bne.n	80164fc <_Balloc+0x20>
 8016532:	2000      	movs	r0, #0
 8016534:	bd70      	pop	{r4, r5, r6, pc}
 8016536:	6802      	ldr	r2, [r0, #0]
 8016538:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801653c:	2300      	movs	r3, #0
 801653e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016542:	e7f7      	b.n	8016534 <_Balloc+0x58>

08016544 <_Bfree>:
 8016544:	b570      	push	{r4, r5, r6, lr}
 8016546:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016548:	4606      	mov	r6, r0
 801654a:	460d      	mov	r5, r1
 801654c:	b93c      	cbnz	r4, 801655e <_Bfree+0x1a>
 801654e:	2010      	movs	r0, #16
 8016550:	f7ff ffaa 	bl	80164a8 <malloc>
 8016554:	6270      	str	r0, [r6, #36]	; 0x24
 8016556:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801655a:	6004      	str	r4, [r0, #0]
 801655c:	60c4      	str	r4, [r0, #12]
 801655e:	b13d      	cbz	r5, 8016570 <_Bfree+0x2c>
 8016560:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016562:	686a      	ldr	r2, [r5, #4]
 8016564:	68db      	ldr	r3, [r3, #12]
 8016566:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801656a:	6029      	str	r1, [r5, #0]
 801656c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016570:	bd70      	pop	{r4, r5, r6, pc}

08016572 <__multadd>:
 8016572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016576:	690d      	ldr	r5, [r1, #16]
 8016578:	461f      	mov	r7, r3
 801657a:	4606      	mov	r6, r0
 801657c:	460c      	mov	r4, r1
 801657e:	f101 0c14 	add.w	ip, r1, #20
 8016582:	2300      	movs	r3, #0
 8016584:	f8dc 0000 	ldr.w	r0, [ip]
 8016588:	b281      	uxth	r1, r0
 801658a:	fb02 7101 	mla	r1, r2, r1, r7
 801658e:	0c0f      	lsrs	r7, r1, #16
 8016590:	0c00      	lsrs	r0, r0, #16
 8016592:	fb02 7000 	mla	r0, r2, r0, r7
 8016596:	b289      	uxth	r1, r1
 8016598:	3301      	adds	r3, #1
 801659a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801659e:	429d      	cmp	r5, r3
 80165a0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80165a4:	f84c 1b04 	str.w	r1, [ip], #4
 80165a8:	dcec      	bgt.n	8016584 <__multadd+0x12>
 80165aa:	b1d7      	cbz	r7, 80165e2 <__multadd+0x70>
 80165ac:	68a3      	ldr	r3, [r4, #8]
 80165ae:	42ab      	cmp	r3, r5
 80165b0:	dc12      	bgt.n	80165d8 <__multadd+0x66>
 80165b2:	6861      	ldr	r1, [r4, #4]
 80165b4:	4630      	mov	r0, r6
 80165b6:	3101      	adds	r1, #1
 80165b8:	f7ff ff90 	bl	80164dc <_Balloc>
 80165bc:	6922      	ldr	r2, [r4, #16]
 80165be:	3202      	adds	r2, #2
 80165c0:	f104 010c 	add.w	r1, r4, #12
 80165c4:	4680      	mov	r8, r0
 80165c6:	0092      	lsls	r2, r2, #2
 80165c8:	300c      	adds	r0, #12
 80165ca:	f7fd f831 	bl	8013630 <memcpy>
 80165ce:	4621      	mov	r1, r4
 80165d0:	4630      	mov	r0, r6
 80165d2:	f7ff ffb7 	bl	8016544 <_Bfree>
 80165d6:	4644      	mov	r4, r8
 80165d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80165dc:	3501      	adds	r5, #1
 80165de:	615f      	str	r7, [r3, #20]
 80165e0:	6125      	str	r5, [r4, #16]
 80165e2:	4620      	mov	r0, r4
 80165e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080165e8 <__s2b>:
 80165e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165ec:	460c      	mov	r4, r1
 80165ee:	4615      	mov	r5, r2
 80165f0:	461f      	mov	r7, r3
 80165f2:	2209      	movs	r2, #9
 80165f4:	3308      	adds	r3, #8
 80165f6:	4606      	mov	r6, r0
 80165f8:	fb93 f3f2 	sdiv	r3, r3, r2
 80165fc:	2100      	movs	r1, #0
 80165fe:	2201      	movs	r2, #1
 8016600:	429a      	cmp	r2, r3
 8016602:	db20      	blt.n	8016646 <__s2b+0x5e>
 8016604:	4630      	mov	r0, r6
 8016606:	f7ff ff69 	bl	80164dc <_Balloc>
 801660a:	9b08      	ldr	r3, [sp, #32]
 801660c:	6143      	str	r3, [r0, #20]
 801660e:	2d09      	cmp	r5, #9
 8016610:	f04f 0301 	mov.w	r3, #1
 8016614:	6103      	str	r3, [r0, #16]
 8016616:	dd19      	ble.n	801664c <__s2b+0x64>
 8016618:	f104 0809 	add.w	r8, r4, #9
 801661c:	46c1      	mov	r9, r8
 801661e:	442c      	add	r4, r5
 8016620:	f819 3b01 	ldrb.w	r3, [r9], #1
 8016624:	4601      	mov	r1, r0
 8016626:	3b30      	subs	r3, #48	; 0x30
 8016628:	220a      	movs	r2, #10
 801662a:	4630      	mov	r0, r6
 801662c:	f7ff ffa1 	bl	8016572 <__multadd>
 8016630:	45a1      	cmp	r9, r4
 8016632:	d1f5      	bne.n	8016620 <__s2b+0x38>
 8016634:	eb08 0405 	add.w	r4, r8, r5
 8016638:	3c08      	subs	r4, #8
 801663a:	1b2d      	subs	r5, r5, r4
 801663c:	1963      	adds	r3, r4, r5
 801663e:	42bb      	cmp	r3, r7
 8016640:	db07      	blt.n	8016652 <__s2b+0x6a>
 8016642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016646:	0052      	lsls	r2, r2, #1
 8016648:	3101      	adds	r1, #1
 801664a:	e7d9      	b.n	8016600 <__s2b+0x18>
 801664c:	340a      	adds	r4, #10
 801664e:	2509      	movs	r5, #9
 8016650:	e7f3      	b.n	801663a <__s2b+0x52>
 8016652:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016656:	4601      	mov	r1, r0
 8016658:	3b30      	subs	r3, #48	; 0x30
 801665a:	220a      	movs	r2, #10
 801665c:	4630      	mov	r0, r6
 801665e:	f7ff ff88 	bl	8016572 <__multadd>
 8016662:	e7eb      	b.n	801663c <__s2b+0x54>

08016664 <__hi0bits>:
 8016664:	0c02      	lsrs	r2, r0, #16
 8016666:	0412      	lsls	r2, r2, #16
 8016668:	4603      	mov	r3, r0
 801666a:	b9b2      	cbnz	r2, 801669a <__hi0bits+0x36>
 801666c:	0403      	lsls	r3, r0, #16
 801666e:	2010      	movs	r0, #16
 8016670:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016674:	bf04      	itt	eq
 8016676:	021b      	lsleq	r3, r3, #8
 8016678:	3008      	addeq	r0, #8
 801667a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801667e:	bf04      	itt	eq
 8016680:	011b      	lsleq	r3, r3, #4
 8016682:	3004      	addeq	r0, #4
 8016684:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016688:	bf04      	itt	eq
 801668a:	009b      	lsleq	r3, r3, #2
 801668c:	3002      	addeq	r0, #2
 801668e:	2b00      	cmp	r3, #0
 8016690:	db06      	blt.n	80166a0 <__hi0bits+0x3c>
 8016692:	005b      	lsls	r3, r3, #1
 8016694:	d503      	bpl.n	801669e <__hi0bits+0x3a>
 8016696:	3001      	adds	r0, #1
 8016698:	4770      	bx	lr
 801669a:	2000      	movs	r0, #0
 801669c:	e7e8      	b.n	8016670 <__hi0bits+0xc>
 801669e:	2020      	movs	r0, #32
 80166a0:	4770      	bx	lr

080166a2 <__lo0bits>:
 80166a2:	6803      	ldr	r3, [r0, #0]
 80166a4:	f013 0207 	ands.w	r2, r3, #7
 80166a8:	4601      	mov	r1, r0
 80166aa:	d00b      	beq.n	80166c4 <__lo0bits+0x22>
 80166ac:	07da      	lsls	r2, r3, #31
 80166ae:	d423      	bmi.n	80166f8 <__lo0bits+0x56>
 80166b0:	0798      	lsls	r0, r3, #30
 80166b2:	bf49      	itett	mi
 80166b4:	085b      	lsrmi	r3, r3, #1
 80166b6:	089b      	lsrpl	r3, r3, #2
 80166b8:	2001      	movmi	r0, #1
 80166ba:	600b      	strmi	r3, [r1, #0]
 80166bc:	bf5c      	itt	pl
 80166be:	600b      	strpl	r3, [r1, #0]
 80166c0:	2002      	movpl	r0, #2
 80166c2:	4770      	bx	lr
 80166c4:	b298      	uxth	r0, r3
 80166c6:	b9a8      	cbnz	r0, 80166f4 <__lo0bits+0x52>
 80166c8:	0c1b      	lsrs	r3, r3, #16
 80166ca:	2010      	movs	r0, #16
 80166cc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80166d0:	bf04      	itt	eq
 80166d2:	0a1b      	lsreq	r3, r3, #8
 80166d4:	3008      	addeq	r0, #8
 80166d6:	071a      	lsls	r2, r3, #28
 80166d8:	bf04      	itt	eq
 80166da:	091b      	lsreq	r3, r3, #4
 80166dc:	3004      	addeq	r0, #4
 80166de:	079a      	lsls	r2, r3, #30
 80166e0:	bf04      	itt	eq
 80166e2:	089b      	lsreq	r3, r3, #2
 80166e4:	3002      	addeq	r0, #2
 80166e6:	07da      	lsls	r2, r3, #31
 80166e8:	d402      	bmi.n	80166f0 <__lo0bits+0x4e>
 80166ea:	085b      	lsrs	r3, r3, #1
 80166ec:	d006      	beq.n	80166fc <__lo0bits+0x5a>
 80166ee:	3001      	adds	r0, #1
 80166f0:	600b      	str	r3, [r1, #0]
 80166f2:	4770      	bx	lr
 80166f4:	4610      	mov	r0, r2
 80166f6:	e7e9      	b.n	80166cc <__lo0bits+0x2a>
 80166f8:	2000      	movs	r0, #0
 80166fa:	4770      	bx	lr
 80166fc:	2020      	movs	r0, #32
 80166fe:	4770      	bx	lr

08016700 <__i2b>:
 8016700:	b510      	push	{r4, lr}
 8016702:	460c      	mov	r4, r1
 8016704:	2101      	movs	r1, #1
 8016706:	f7ff fee9 	bl	80164dc <_Balloc>
 801670a:	2201      	movs	r2, #1
 801670c:	6144      	str	r4, [r0, #20]
 801670e:	6102      	str	r2, [r0, #16]
 8016710:	bd10      	pop	{r4, pc}

08016712 <__multiply>:
 8016712:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016716:	4614      	mov	r4, r2
 8016718:	690a      	ldr	r2, [r1, #16]
 801671a:	6923      	ldr	r3, [r4, #16]
 801671c:	429a      	cmp	r2, r3
 801671e:	bfb8      	it	lt
 8016720:	460b      	movlt	r3, r1
 8016722:	4688      	mov	r8, r1
 8016724:	bfbc      	itt	lt
 8016726:	46a0      	movlt	r8, r4
 8016728:	461c      	movlt	r4, r3
 801672a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801672e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016732:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016736:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801673a:	eb07 0609 	add.w	r6, r7, r9
 801673e:	42b3      	cmp	r3, r6
 8016740:	bfb8      	it	lt
 8016742:	3101      	addlt	r1, #1
 8016744:	f7ff feca 	bl	80164dc <_Balloc>
 8016748:	f100 0514 	add.w	r5, r0, #20
 801674c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016750:	462b      	mov	r3, r5
 8016752:	2200      	movs	r2, #0
 8016754:	4573      	cmp	r3, lr
 8016756:	d316      	bcc.n	8016786 <__multiply+0x74>
 8016758:	f104 0214 	add.w	r2, r4, #20
 801675c:	f108 0114 	add.w	r1, r8, #20
 8016760:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016764:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016768:	9300      	str	r3, [sp, #0]
 801676a:	9b00      	ldr	r3, [sp, #0]
 801676c:	9201      	str	r2, [sp, #4]
 801676e:	4293      	cmp	r3, r2
 8016770:	d80c      	bhi.n	801678c <__multiply+0x7a>
 8016772:	2e00      	cmp	r6, #0
 8016774:	dd03      	ble.n	801677e <__multiply+0x6c>
 8016776:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801677a:	2b00      	cmp	r3, #0
 801677c:	d05d      	beq.n	801683a <__multiply+0x128>
 801677e:	6106      	str	r6, [r0, #16]
 8016780:	b003      	add	sp, #12
 8016782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016786:	f843 2b04 	str.w	r2, [r3], #4
 801678a:	e7e3      	b.n	8016754 <__multiply+0x42>
 801678c:	f8b2 b000 	ldrh.w	fp, [r2]
 8016790:	f1bb 0f00 	cmp.w	fp, #0
 8016794:	d023      	beq.n	80167de <__multiply+0xcc>
 8016796:	4689      	mov	r9, r1
 8016798:	46ac      	mov	ip, r5
 801679a:	f04f 0800 	mov.w	r8, #0
 801679e:	f859 4b04 	ldr.w	r4, [r9], #4
 80167a2:	f8dc a000 	ldr.w	sl, [ip]
 80167a6:	b2a3      	uxth	r3, r4
 80167a8:	fa1f fa8a 	uxth.w	sl, sl
 80167ac:	fb0b a303 	mla	r3, fp, r3, sl
 80167b0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80167b4:	f8dc 4000 	ldr.w	r4, [ip]
 80167b8:	4443      	add	r3, r8
 80167ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80167be:	fb0b 840a 	mla	r4, fp, sl, r8
 80167c2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80167c6:	46e2      	mov	sl, ip
 80167c8:	b29b      	uxth	r3, r3
 80167ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80167ce:	454f      	cmp	r7, r9
 80167d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80167d4:	f84a 3b04 	str.w	r3, [sl], #4
 80167d8:	d82b      	bhi.n	8016832 <__multiply+0x120>
 80167da:	f8cc 8004 	str.w	r8, [ip, #4]
 80167de:	9b01      	ldr	r3, [sp, #4]
 80167e0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80167e4:	3204      	adds	r2, #4
 80167e6:	f1ba 0f00 	cmp.w	sl, #0
 80167ea:	d020      	beq.n	801682e <__multiply+0x11c>
 80167ec:	682b      	ldr	r3, [r5, #0]
 80167ee:	4689      	mov	r9, r1
 80167f0:	46a8      	mov	r8, r5
 80167f2:	f04f 0b00 	mov.w	fp, #0
 80167f6:	f8b9 c000 	ldrh.w	ip, [r9]
 80167fa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80167fe:	fb0a 440c 	mla	r4, sl, ip, r4
 8016802:	445c      	add	r4, fp
 8016804:	46c4      	mov	ip, r8
 8016806:	b29b      	uxth	r3, r3
 8016808:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801680c:	f84c 3b04 	str.w	r3, [ip], #4
 8016810:	f859 3b04 	ldr.w	r3, [r9], #4
 8016814:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016818:	0c1b      	lsrs	r3, r3, #16
 801681a:	fb0a b303 	mla	r3, sl, r3, fp
 801681e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016822:	454f      	cmp	r7, r9
 8016824:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016828:	d805      	bhi.n	8016836 <__multiply+0x124>
 801682a:	f8c8 3004 	str.w	r3, [r8, #4]
 801682e:	3504      	adds	r5, #4
 8016830:	e79b      	b.n	801676a <__multiply+0x58>
 8016832:	46d4      	mov	ip, sl
 8016834:	e7b3      	b.n	801679e <__multiply+0x8c>
 8016836:	46e0      	mov	r8, ip
 8016838:	e7dd      	b.n	80167f6 <__multiply+0xe4>
 801683a:	3e01      	subs	r6, #1
 801683c:	e799      	b.n	8016772 <__multiply+0x60>
	...

08016840 <__pow5mult>:
 8016840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016844:	4615      	mov	r5, r2
 8016846:	f012 0203 	ands.w	r2, r2, #3
 801684a:	4606      	mov	r6, r0
 801684c:	460f      	mov	r7, r1
 801684e:	d007      	beq.n	8016860 <__pow5mult+0x20>
 8016850:	3a01      	subs	r2, #1
 8016852:	4c21      	ldr	r4, [pc, #132]	; (80168d8 <__pow5mult+0x98>)
 8016854:	2300      	movs	r3, #0
 8016856:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801685a:	f7ff fe8a 	bl	8016572 <__multadd>
 801685e:	4607      	mov	r7, r0
 8016860:	10ad      	asrs	r5, r5, #2
 8016862:	d035      	beq.n	80168d0 <__pow5mult+0x90>
 8016864:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016866:	b93c      	cbnz	r4, 8016878 <__pow5mult+0x38>
 8016868:	2010      	movs	r0, #16
 801686a:	f7ff fe1d 	bl	80164a8 <malloc>
 801686e:	6270      	str	r0, [r6, #36]	; 0x24
 8016870:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016874:	6004      	str	r4, [r0, #0]
 8016876:	60c4      	str	r4, [r0, #12]
 8016878:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801687c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016880:	b94c      	cbnz	r4, 8016896 <__pow5mult+0x56>
 8016882:	f240 2171 	movw	r1, #625	; 0x271
 8016886:	4630      	mov	r0, r6
 8016888:	f7ff ff3a 	bl	8016700 <__i2b>
 801688c:	2300      	movs	r3, #0
 801688e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016892:	4604      	mov	r4, r0
 8016894:	6003      	str	r3, [r0, #0]
 8016896:	f04f 0800 	mov.w	r8, #0
 801689a:	07eb      	lsls	r3, r5, #31
 801689c:	d50a      	bpl.n	80168b4 <__pow5mult+0x74>
 801689e:	4639      	mov	r1, r7
 80168a0:	4622      	mov	r2, r4
 80168a2:	4630      	mov	r0, r6
 80168a4:	f7ff ff35 	bl	8016712 <__multiply>
 80168a8:	4639      	mov	r1, r7
 80168aa:	4681      	mov	r9, r0
 80168ac:	4630      	mov	r0, r6
 80168ae:	f7ff fe49 	bl	8016544 <_Bfree>
 80168b2:	464f      	mov	r7, r9
 80168b4:	106d      	asrs	r5, r5, #1
 80168b6:	d00b      	beq.n	80168d0 <__pow5mult+0x90>
 80168b8:	6820      	ldr	r0, [r4, #0]
 80168ba:	b938      	cbnz	r0, 80168cc <__pow5mult+0x8c>
 80168bc:	4622      	mov	r2, r4
 80168be:	4621      	mov	r1, r4
 80168c0:	4630      	mov	r0, r6
 80168c2:	f7ff ff26 	bl	8016712 <__multiply>
 80168c6:	6020      	str	r0, [r4, #0]
 80168c8:	f8c0 8000 	str.w	r8, [r0]
 80168cc:	4604      	mov	r4, r0
 80168ce:	e7e4      	b.n	801689a <__pow5mult+0x5a>
 80168d0:	4638      	mov	r0, r7
 80168d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80168d6:	bf00      	nop
 80168d8:	080183b0 	.word	0x080183b0

080168dc <__lshift>:
 80168dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168e0:	460c      	mov	r4, r1
 80168e2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80168e6:	6923      	ldr	r3, [r4, #16]
 80168e8:	6849      	ldr	r1, [r1, #4]
 80168ea:	eb0a 0903 	add.w	r9, sl, r3
 80168ee:	68a3      	ldr	r3, [r4, #8]
 80168f0:	4607      	mov	r7, r0
 80168f2:	4616      	mov	r6, r2
 80168f4:	f109 0501 	add.w	r5, r9, #1
 80168f8:	42ab      	cmp	r3, r5
 80168fa:	db32      	blt.n	8016962 <__lshift+0x86>
 80168fc:	4638      	mov	r0, r7
 80168fe:	f7ff fded 	bl	80164dc <_Balloc>
 8016902:	2300      	movs	r3, #0
 8016904:	4680      	mov	r8, r0
 8016906:	f100 0114 	add.w	r1, r0, #20
 801690a:	461a      	mov	r2, r3
 801690c:	4553      	cmp	r3, sl
 801690e:	db2b      	blt.n	8016968 <__lshift+0x8c>
 8016910:	6920      	ldr	r0, [r4, #16]
 8016912:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016916:	f104 0314 	add.w	r3, r4, #20
 801691a:	f016 021f 	ands.w	r2, r6, #31
 801691e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016922:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016926:	d025      	beq.n	8016974 <__lshift+0x98>
 8016928:	f1c2 0e20 	rsb	lr, r2, #32
 801692c:	2000      	movs	r0, #0
 801692e:	681e      	ldr	r6, [r3, #0]
 8016930:	468a      	mov	sl, r1
 8016932:	4096      	lsls	r6, r2
 8016934:	4330      	orrs	r0, r6
 8016936:	f84a 0b04 	str.w	r0, [sl], #4
 801693a:	f853 0b04 	ldr.w	r0, [r3], #4
 801693e:	459c      	cmp	ip, r3
 8016940:	fa20 f00e 	lsr.w	r0, r0, lr
 8016944:	d814      	bhi.n	8016970 <__lshift+0x94>
 8016946:	6048      	str	r0, [r1, #4]
 8016948:	b108      	cbz	r0, 801694e <__lshift+0x72>
 801694a:	f109 0502 	add.w	r5, r9, #2
 801694e:	3d01      	subs	r5, #1
 8016950:	4638      	mov	r0, r7
 8016952:	f8c8 5010 	str.w	r5, [r8, #16]
 8016956:	4621      	mov	r1, r4
 8016958:	f7ff fdf4 	bl	8016544 <_Bfree>
 801695c:	4640      	mov	r0, r8
 801695e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016962:	3101      	adds	r1, #1
 8016964:	005b      	lsls	r3, r3, #1
 8016966:	e7c7      	b.n	80168f8 <__lshift+0x1c>
 8016968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801696c:	3301      	adds	r3, #1
 801696e:	e7cd      	b.n	801690c <__lshift+0x30>
 8016970:	4651      	mov	r1, sl
 8016972:	e7dc      	b.n	801692e <__lshift+0x52>
 8016974:	3904      	subs	r1, #4
 8016976:	f853 2b04 	ldr.w	r2, [r3], #4
 801697a:	f841 2f04 	str.w	r2, [r1, #4]!
 801697e:	459c      	cmp	ip, r3
 8016980:	d8f9      	bhi.n	8016976 <__lshift+0x9a>
 8016982:	e7e4      	b.n	801694e <__lshift+0x72>

08016984 <__mcmp>:
 8016984:	6903      	ldr	r3, [r0, #16]
 8016986:	690a      	ldr	r2, [r1, #16]
 8016988:	1a9b      	subs	r3, r3, r2
 801698a:	b530      	push	{r4, r5, lr}
 801698c:	d10c      	bne.n	80169a8 <__mcmp+0x24>
 801698e:	0092      	lsls	r2, r2, #2
 8016990:	3014      	adds	r0, #20
 8016992:	3114      	adds	r1, #20
 8016994:	1884      	adds	r4, r0, r2
 8016996:	4411      	add	r1, r2
 8016998:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801699c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80169a0:	4295      	cmp	r5, r2
 80169a2:	d003      	beq.n	80169ac <__mcmp+0x28>
 80169a4:	d305      	bcc.n	80169b2 <__mcmp+0x2e>
 80169a6:	2301      	movs	r3, #1
 80169a8:	4618      	mov	r0, r3
 80169aa:	bd30      	pop	{r4, r5, pc}
 80169ac:	42a0      	cmp	r0, r4
 80169ae:	d3f3      	bcc.n	8016998 <__mcmp+0x14>
 80169b0:	e7fa      	b.n	80169a8 <__mcmp+0x24>
 80169b2:	f04f 33ff 	mov.w	r3, #4294967295
 80169b6:	e7f7      	b.n	80169a8 <__mcmp+0x24>

080169b8 <__mdiff>:
 80169b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80169bc:	460d      	mov	r5, r1
 80169be:	4607      	mov	r7, r0
 80169c0:	4611      	mov	r1, r2
 80169c2:	4628      	mov	r0, r5
 80169c4:	4614      	mov	r4, r2
 80169c6:	f7ff ffdd 	bl	8016984 <__mcmp>
 80169ca:	1e06      	subs	r6, r0, #0
 80169cc:	d108      	bne.n	80169e0 <__mdiff+0x28>
 80169ce:	4631      	mov	r1, r6
 80169d0:	4638      	mov	r0, r7
 80169d2:	f7ff fd83 	bl	80164dc <_Balloc>
 80169d6:	2301      	movs	r3, #1
 80169d8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80169dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169e0:	bfa4      	itt	ge
 80169e2:	4623      	movge	r3, r4
 80169e4:	462c      	movge	r4, r5
 80169e6:	4638      	mov	r0, r7
 80169e8:	6861      	ldr	r1, [r4, #4]
 80169ea:	bfa6      	itte	ge
 80169ec:	461d      	movge	r5, r3
 80169ee:	2600      	movge	r6, #0
 80169f0:	2601      	movlt	r6, #1
 80169f2:	f7ff fd73 	bl	80164dc <_Balloc>
 80169f6:	692b      	ldr	r3, [r5, #16]
 80169f8:	60c6      	str	r6, [r0, #12]
 80169fa:	6926      	ldr	r6, [r4, #16]
 80169fc:	f105 0914 	add.w	r9, r5, #20
 8016a00:	f104 0214 	add.w	r2, r4, #20
 8016a04:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016a08:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016a0c:	f100 0514 	add.w	r5, r0, #20
 8016a10:	f04f 0e00 	mov.w	lr, #0
 8016a14:	f852 ab04 	ldr.w	sl, [r2], #4
 8016a18:	f859 4b04 	ldr.w	r4, [r9], #4
 8016a1c:	fa1e f18a 	uxtah	r1, lr, sl
 8016a20:	b2a3      	uxth	r3, r4
 8016a22:	1ac9      	subs	r1, r1, r3
 8016a24:	0c23      	lsrs	r3, r4, #16
 8016a26:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016a2a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016a2e:	b289      	uxth	r1, r1
 8016a30:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016a34:	45c8      	cmp	r8, r9
 8016a36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016a3a:	4694      	mov	ip, r2
 8016a3c:	f845 3b04 	str.w	r3, [r5], #4
 8016a40:	d8e8      	bhi.n	8016a14 <__mdiff+0x5c>
 8016a42:	45bc      	cmp	ip, r7
 8016a44:	d304      	bcc.n	8016a50 <__mdiff+0x98>
 8016a46:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016a4a:	b183      	cbz	r3, 8016a6e <__mdiff+0xb6>
 8016a4c:	6106      	str	r6, [r0, #16]
 8016a4e:	e7c5      	b.n	80169dc <__mdiff+0x24>
 8016a50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016a54:	fa1e f381 	uxtah	r3, lr, r1
 8016a58:	141a      	asrs	r2, r3, #16
 8016a5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016a5e:	b29b      	uxth	r3, r3
 8016a60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016a64:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016a68:	f845 3b04 	str.w	r3, [r5], #4
 8016a6c:	e7e9      	b.n	8016a42 <__mdiff+0x8a>
 8016a6e:	3e01      	subs	r6, #1
 8016a70:	e7e9      	b.n	8016a46 <__mdiff+0x8e>
	...

08016a74 <__ulp>:
 8016a74:	4b12      	ldr	r3, [pc, #72]	; (8016ac0 <__ulp+0x4c>)
 8016a76:	ee10 2a90 	vmov	r2, s1
 8016a7a:	401a      	ands	r2, r3
 8016a7c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	dd04      	ble.n	8016a8e <__ulp+0x1a>
 8016a84:	2000      	movs	r0, #0
 8016a86:	4619      	mov	r1, r3
 8016a88:	ec41 0b10 	vmov	d0, r0, r1
 8016a8c:	4770      	bx	lr
 8016a8e:	425b      	negs	r3, r3
 8016a90:	151b      	asrs	r3, r3, #20
 8016a92:	2b13      	cmp	r3, #19
 8016a94:	f04f 0000 	mov.w	r0, #0
 8016a98:	f04f 0100 	mov.w	r1, #0
 8016a9c:	dc04      	bgt.n	8016aa8 <__ulp+0x34>
 8016a9e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016aa2:	fa42 f103 	asr.w	r1, r2, r3
 8016aa6:	e7ef      	b.n	8016a88 <__ulp+0x14>
 8016aa8:	3b14      	subs	r3, #20
 8016aaa:	2b1e      	cmp	r3, #30
 8016aac:	f04f 0201 	mov.w	r2, #1
 8016ab0:	bfda      	itte	le
 8016ab2:	f1c3 031f 	rsble	r3, r3, #31
 8016ab6:	fa02 f303 	lslle.w	r3, r2, r3
 8016aba:	4613      	movgt	r3, r2
 8016abc:	4618      	mov	r0, r3
 8016abe:	e7e3      	b.n	8016a88 <__ulp+0x14>
 8016ac0:	7ff00000 	.word	0x7ff00000

08016ac4 <__b2d>:
 8016ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016ac6:	6905      	ldr	r5, [r0, #16]
 8016ac8:	f100 0714 	add.w	r7, r0, #20
 8016acc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016ad0:	1f2e      	subs	r6, r5, #4
 8016ad2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8016ad6:	4620      	mov	r0, r4
 8016ad8:	f7ff fdc4 	bl	8016664 <__hi0bits>
 8016adc:	f1c0 0320 	rsb	r3, r0, #32
 8016ae0:	280a      	cmp	r0, #10
 8016ae2:	600b      	str	r3, [r1, #0]
 8016ae4:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016b5c <__b2d+0x98>
 8016ae8:	dc14      	bgt.n	8016b14 <__b2d+0x50>
 8016aea:	f1c0 0e0b 	rsb	lr, r0, #11
 8016aee:	fa24 f10e 	lsr.w	r1, r4, lr
 8016af2:	42b7      	cmp	r7, r6
 8016af4:	ea41 030c 	orr.w	r3, r1, ip
 8016af8:	bf34      	ite	cc
 8016afa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016afe:	2100      	movcs	r1, #0
 8016b00:	3015      	adds	r0, #21
 8016b02:	fa04 f000 	lsl.w	r0, r4, r0
 8016b06:	fa21 f10e 	lsr.w	r1, r1, lr
 8016b0a:	ea40 0201 	orr.w	r2, r0, r1
 8016b0e:	ec43 2b10 	vmov	d0, r2, r3
 8016b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b14:	42b7      	cmp	r7, r6
 8016b16:	bf3a      	itte	cc
 8016b18:	f1a5 0608 	subcc.w	r6, r5, #8
 8016b1c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016b20:	2100      	movcs	r1, #0
 8016b22:	380b      	subs	r0, #11
 8016b24:	d015      	beq.n	8016b52 <__b2d+0x8e>
 8016b26:	4084      	lsls	r4, r0
 8016b28:	f1c0 0520 	rsb	r5, r0, #32
 8016b2c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016b30:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016b34:	42be      	cmp	r6, r7
 8016b36:	fa21 fc05 	lsr.w	ip, r1, r5
 8016b3a:	ea44 030c 	orr.w	r3, r4, ip
 8016b3e:	bf8c      	ite	hi
 8016b40:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016b44:	2400      	movls	r4, #0
 8016b46:	fa01 f000 	lsl.w	r0, r1, r0
 8016b4a:	40ec      	lsrs	r4, r5
 8016b4c:	ea40 0204 	orr.w	r2, r0, r4
 8016b50:	e7dd      	b.n	8016b0e <__b2d+0x4a>
 8016b52:	ea44 030c 	orr.w	r3, r4, ip
 8016b56:	460a      	mov	r2, r1
 8016b58:	e7d9      	b.n	8016b0e <__b2d+0x4a>
 8016b5a:	bf00      	nop
 8016b5c:	3ff00000 	.word	0x3ff00000

08016b60 <__d2b>:
 8016b60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016b64:	460e      	mov	r6, r1
 8016b66:	2101      	movs	r1, #1
 8016b68:	ec59 8b10 	vmov	r8, r9, d0
 8016b6c:	4615      	mov	r5, r2
 8016b6e:	f7ff fcb5 	bl	80164dc <_Balloc>
 8016b72:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016b76:	4607      	mov	r7, r0
 8016b78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016b7c:	bb34      	cbnz	r4, 8016bcc <__d2b+0x6c>
 8016b7e:	9301      	str	r3, [sp, #4]
 8016b80:	f1b8 0300 	subs.w	r3, r8, #0
 8016b84:	d027      	beq.n	8016bd6 <__d2b+0x76>
 8016b86:	a802      	add	r0, sp, #8
 8016b88:	f840 3d08 	str.w	r3, [r0, #-8]!
 8016b8c:	f7ff fd89 	bl	80166a2 <__lo0bits>
 8016b90:	9900      	ldr	r1, [sp, #0]
 8016b92:	b1f0      	cbz	r0, 8016bd2 <__d2b+0x72>
 8016b94:	9a01      	ldr	r2, [sp, #4]
 8016b96:	f1c0 0320 	rsb	r3, r0, #32
 8016b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8016b9e:	430b      	orrs	r3, r1
 8016ba0:	40c2      	lsrs	r2, r0
 8016ba2:	617b      	str	r3, [r7, #20]
 8016ba4:	9201      	str	r2, [sp, #4]
 8016ba6:	9b01      	ldr	r3, [sp, #4]
 8016ba8:	61bb      	str	r3, [r7, #24]
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	bf14      	ite	ne
 8016bae:	2102      	movne	r1, #2
 8016bb0:	2101      	moveq	r1, #1
 8016bb2:	6139      	str	r1, [r7, #16]
 8016bb4:	b1c4      	cbz	r4, 8016be8 <__d2b+0x88>
 8016bb6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016bba:	4404      	add	r4, r0
 8016bbc:	6034      	str	r4, [r6, #0]
 8016bbe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016bc2:	6028      	str	r0, [r5, #0]
 8016bc4:	4638      	mov	r0, r7
 8016bc6:	b003      	add	sp, #12
 8016bc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016bcc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016bd0:	e7d5      	b.n	8016b7e <__d2b+0x1e>
 8016bd2:	6179      	str	r1, [r7, #20]
 8016bd4:	e7e7      	b.n	8016ba6 <__d2b+0x46>
 8016bd6:	a801      	add	r0, sp, #4
 8016bd8:	f7ff fd63 	bl	80166a2 <__lo0bits>
 8016bdc:	9b01      	ldr	r3, [sp, #4]
 8016bde:	617b      	str	r3, [r7, #20]
 8016be0:	2101      	movs	r1, #1
 8016be2:	6139      	str	r1, [r7, #16]
 8016be4:	3020      	adds	r0, #32
 8016be6:	e7e5      	b.n	8016bb4 <__d2b+0x54>
 8016be8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016bec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016bf0:	6030      	str	r0, [r6, #0]
 8016bf2:	6918      	ldr	r0, [r3, #16]
 8016bf4:	f7ff fd36 	bl	8016664 <__hi0bits>
 8016bf8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016bfc:	e7e1      	b.n	8016bc2 <__d2b+0x62>

08016bfe <__ratio>:
 8016bfe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c02:	4688      	mov	r8, r1
 8016c04:	4669      	mov	r1, sp
 8016c06:	4681      	mov	r9, r0
 8016c08:	f7ff ff5c 	bl	8016ac4 <__b2d>
 8016c0c:	a901      	add	r1, sp, #4
 8016c0e:	4640      	mov	r0, r8
 8016c10:	ec57 6b10 	vmov	r6, r7, d0
 8016c14:	f7ff ff56 	bl	8016ac4 <__b2d>
 8016c18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016c1c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016c20:	eba3 0c02 	sub.w	ip, r3, r2
 8016c24:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016c28:	1a9b      	subs	r3, r3, r2
 8016c2a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016c2e:	ec5b ab10 	vmov	sl, fp, d0
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	bfce      	itee	gt
 8016c36:	463a      	movgt	r2, r7
 8016c38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016c3c:	465a      	movle	r2, fp
 8016c3e:	4659      	mov	r1, fp
 8016c40:	463d      	mov	r5, r7
 8016c42:	bfd4      	ite	le
 8016c44:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016c48:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016c4c:	4630      	mov	r0, r6
 8016c4e:	ee10 2a10 	vmov	r2, s0
 8016c52:	460b      	mov	r3, r1
 8016c54:	4629      	mov	r1, r5
 8016c56:	f7e9 fe11 	bl	800087c <__aeabi_ddiv>
 8016c5a:	ec41 0b10 	vmov	d0, r0, r1
 8016c5e:	b003      	add	sp, #12
 8016c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016c64 <__copybits>:
 8016c64:	3901      	subs	r1, #1
 8016c66:	b510      	push	{r4, lr}
 8016c68:	1149      	asrs	r1, r1, #5
 8016c6a:	6914      	ldr	r4, [r2, #16]
 8016c6c:	3101      	adds	r1, #1
 8016c6e:	f102 0314 	add.w	r3, r2, #20
 8016c72:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016c76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016c7a:	42a3      	cmp	r3, r4
 8016c7c:	4602      	mov	r2, r0
 8016c7e:	d303      	bcc.n	8016c88 <__copybits+0x24>
 8016c80:	2300      	movs	r3, #0
 8016c82:	428a      	cmp	r2, r1
 8016c84:	d305      	bcc.n	8016c92 <__copybits+0x2e>
 8016c86:	bd10      	pop	{r4, pc}
 8016c88:	f853 2b04 	ldr.w	r2, [r3], #4
 8016c8c:	f840 2b04 	str.w	r2, [r0], #4
 8016c90:	e7f3      	b.n	8016c7a <__copybits+0x16>
 8016c92:	f842 3b04 	str.w	r3, [r2], #4
 8016c96:	e7f4      	b.n	8016c82 <__copybits+0x1e>

08016c98 <__any_on>:
 8016c98:	f100 0214 	add.w	r2, r0, #20
 8016c9c:	6900      	ldr	r0, [r0, #16]
 8016c9e:	114b      	asrs	r3, r1, #5
 8016ca0:	4298      	cmp	r0, r3
 8016ca2:	b510      	push	{r4, lr}
 8016ca4:	db11      	blt.n	8016cca <__any_on+0x32>
 8016ca6:	dd0a      	ble.n	8016cbe <__any_on+0x26>
 8016ca8:	f011 011f 	ands.w	r1, r1, #31
 8016cac:	d007      	beq.n	8016cbe <__any_on+0x26>
 8016cae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016cb2:	fa24 f001 	lsr.w	r0, r4, r1
 8016cb6:	fa00 f101 	lsl.w	r1, r0, r1
 8016cba:	428c      	cmp	r4, r1
 8016cbc:	d10b      	bne.n	8016cd6 <__any_on+0x3e>
 8016cbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016cc2:	4293      	cmp	r3, r2
 8016cc4:	d803      	bhi.n	8016cce <__any_on+0x36>
 8016cc6:	2000      	movs	r0, #0
 8016cc8:	bd10      	pop	{r4, pc}
 8016cca:	4603      	mov	r3, r0
 8016ccc:	e7f7      	b.n	8016cbe <__any_on+0x26>
 8016cce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016cd2:	2900      	cmp	r1, #0
 8016cd4:	d0f5      	beq.n	8016cc2 <__any_on+0x2a>
 8016cd6:	2001      	movs	r0, #1
 8016cd8:	e7f6      	b.n	8016cc8 <__any_on+0x30>

08016cda <_calloc_r>:
 8016cda:	b538      	push	{r3, r4, r5, lr}
 8016cdc:	fb02 f401 	mul.w	r4, r2, r1
 8016ce0:	4621      	mov	r1, r4
 8016ce2:	f000 f857 	bl	8016d94 <_malloc_r>
 8016ce6:	4605      	mov	r5, r0
 8016ce8:	b118      	cbz	r0, 8016cf2 <_calloc_r+0x18>
 8016cea:	4622      	mov	r2, r4
 8016cec:	2100      	movs	r1, #0
 8016cee:	f7fc fcaa 	bl	8013646 <memset>
 8016cf2:	4628      	mov	r0, r5
 8016cf4:	bd38      	pop	{r3, r4, r5, pc}
	...

08016cf8 <_free_r>:
 8016cf8:	b538      	push	{r3, r4, r5, lr}
 8016cfa:	4605      	mov	r5, r0
 8016cfc:	2900      	cmp	r1, #0
 8016cfe:	d045      	beq.n	8016d8c <_free_r+0x94>
 8016d00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016d04:	1f0c      	subs	r4, r1, #4
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	bfb8      	it	lt
 8016d0a:	18e4      	addlt	r4, r4, r3
 8016d0c:	f000 fe30 	bl	8017970 <__malloc_lock>
 8016d10:	4a1f      	ldr	r2, [pc, #124]	; (8016d90 <_free_r+0x98>)
 8016d12:	6813      	ldr	r3, [r2, #0]
 8016d14:	4610      	mov	r0, r2
 8016d16:	b933      	cbnz	r3, 8016d26 <_free_r+0x2e>
 8016d18:	6063      	str	r3, [r4, #4]
 8016d1a:	6014      	str	r4, [r2, #0]
 8016d1c:	4628      	mov	r0, r5
 8016d1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016d22:	f000 be26 	b.w	8017972 <__malloc_unlock>
 8016d26:	42a3      	cmp	r3, r4
 8016d28:	d90c      	bls.n	8016d44 <_free_r+0x4c>
 8016d2a:	6821      	ldr	r1, [r4, #0]
 8016d2c:	1862      	adds	r2, r4, r1
 8016d2e:	4293      	cmp	r3, r2
 8016d30:	bf04      	itt	eq
 8016d32:	681a      	ldreq	r2, [r3, #0]
 8016d34:	685b      	ldreq	r3, [r3, #4]
 8016d36:	6063      	str	r3, [r4, #4]
 8016d38:	bf04      	itt	eq
 8016d3a:	1852      	addeq	r2, r2, r1
 8016d3c:	6022      	streq	r2, [r4, #0]
 8016d3e:	6004      	str	r4, [r0, #0]
 8016d40:	e7ec      	b.n	8016d1c <_free_r+0x24>
 8016d42:	4613      	mov	r3, r2
 8016d44:	685a      	ldr	r2, [r3, #4]
 8016d46:	b10a      	cbz	r2, 8016d4c <_free_r+0x54>
 8016d48:	42a2      	cmp	r2, r4
 8016d4a:	d9fa      	bls.n	8016d42 <_free_r+0x4a>
 8016d4c:	6819      	ldr	r1, [r3, #0]
 8016d4e:	1858      	adds	r0, r3, r1
 8016d50:	42a0      	cmp	r0, r4
 8016d52:	d10b      	bne.n	8016d6c <_free_r+0x74>
 8016d54:	6820      	ldr	r0, [r4, #0]
 8016d56:	4401      	add	r1, r0
 8016d58:	1858      	adds	r0, r3, r1
 8016d5a:	4282      	cmp	r2, r0
 8016d5c:	6019      	str	r1, [r3, #0]
 8016d5e:	d1dd      	bne.n	8016d1c <_free_r+0x24>
 8016d60:	6810      	ldr	r0, [r2, #0]
 8016d62:	6852      	ldr	r2, [r2, #4]
 8016d64:	605a      	str	r2, [r3, #4]
 8016d66:	4401      	add	r1, r0
 8016d68:	6019      	str	r1, [r3, #0]
 8016d6a:	e7d7      	b.n	8016d1c <_free_r+0x24>
 8016d6c:	d902      	bls.n	8016d74 <_free_r+0x7c>
 8016d6e:	230c      	movs	r3, #12
 8016d70:	602b      	str	r3, [r5, #0]
 8016d72:	e7d3      	b.n	8016d1c <_free_r+0x24>
 8016d74:	6820      	ldr	r0, [r4, #0]
 8016d76:	1821      	adds	r1, r4, r0
 8016d78:	428a      	cmp	r2, r1
 8016d7a:	bf04      	itt	eq
 8016d7c:	6811      	ldreq	r1, [r2, #0]
 8016d7e:	6852      	ldreq	r2, [r2, #4]
 8016d80:	6062      	str	r2, [r4, #4]
 8016d82:	bf04      	itt	eq
 8016d84:	1809      	addeq	r1, r1, r0
 8016d86:	6021      	streq	r1, [r4, #0]
 8016d88:	605c      	str	r4, [r3, #4]
 8016d8a:	e7c7      	b.n	8016d1c <_free_r+0x24>
 8016d8c:	bd38      	pop	{r3, r4, r5, pc}
 8016d8e:	bf00      	nop
 8016d90:	2003940c 	.word	0x2003940c

08016d94 <_malloc_r>:
 8016d94:	b570      	push	{r4, r5, r6, lr}
 8016d96:	1ccd      	adds	r5, r1, #3
 8016d98:	f025 0503 	bic.w	r5, r5, #3
 8016d9c:	3508      	adds	r5, #8
 8016d9e:	2d0c      	cmp	r5, #12
 8016da0:	bf38      	it	cc
 8016da2:	250c      	movcc	r5, #12
 8016da4:	2d00      	cmp	r5, #0
 8016da6:	4606      	mov	r6, r0
 8016da8:	db01      	blt.n	8016dae <_malloc_r+0x1a>
 8016daa:	42a9      	cmp	r1, r5
 8016dac:	d903      	bls.n	8016db6 <_malloc_r+0x22>
 8016dae:	230c      	movs	r3, #12
 8016db0:	6033      	str	r3, [r6, #0]
 8016db2:	2000      	movs	r0, #0
 8016db4:	bd70      	pop	{r4, r5, r6, pc}
 8016db6:	f000 fddb 	bl	8017970 <__malloc_lock>
 8016dba:	4a21      	ldr	r2, [pc, #132]	; (8016e40 <_malloc_r+0xac>)
 8016dbc:	6814      	ldr	r4, [r2, #0]
 8016dbe:	4621      	mov	r1, r4
 8016dc0:	b991      	cbnz	r1, 8016de8 <_malloc_r+0x54>
 8016dc2:	4c20      	ldr	r4, [pc, #128]	; (8016e44 <_malloc_r+0xb0>)
 8016dc4:	6823      	ldr	r3, [r4, #0]
 8016dc6:	b91b      	cbnz	r3, 8016dd0 <_malloc_r+0x3c>
 8016dc8:	4630      	mov	r0, r6
 8016dca:	f000 fc91 	bl	80176f0 <_sbrk_r>
 8016dce:	6020      	str	r0, [r4, #0]
 8016dd0:	4629      	mov	r1, r5
 8016dd2:	4630      	mov	r0, r6
 8016dd4:	f000 fc8c 	bl	80176f0 <_sbrk_r>
 8016dd8:	1c43      	adds	r3, r0, #1
 8016dda:	d124      	bne.n	8016e26 <_malloc_r+0x92>
 8016ddc:	230c      	movs	r3, #12
 8016dde:	6033      	str	r3, [r6, #0]
 8016de0:	4630      	mov	r0, r6
 8016de2:	f000 fdc6 	bl	8017972 <__malloc_unlock>
 8016de6:	e7e4      	b.n	8016db2 <_malloc_r+0x1e>
 8016de8:	680b      	ldr	r3, [r1, #0]
 8016dea:	1b5b      	subs	r3, r3, r5
 8016dec:	d418      	bmi.n	8016e20 <_malloc_r+0x8c>
 8016dee:	2b0b      	cmp	r3, #11
 8016df0:	d90f      	bls.n	8016e12 <_malloc_r+0x7e>
 8016df2:	600b      	str	r3, [r1, #0]
 8016df4:	50cd      	str	r5, [r1, r3]
 8016df6:	18cc      	adds	r4, r1, r3
 8016df8:	4630      	mov	r0, r6
 8016dfa:	f000 fdba 	bl	8017972 <__malloc_unlock>
 8016dfe:	f104 000b 	add.w	r0, r4, #11
 8016e02:	1d23      	adds	r3, r4, #4
 8016e04:	f020 0007 	bic.w	r0, r0, #7
 8016e08:	1ac3      	subs	r3, r0, r3
 8016e0a:	d0d3      	beq.n	8016db4 <_malloc_r+0x20>
 8016e0c:	425a      	negs	r2, r3
 8016e0e:	50e2      	str	r2, [r4, r3]
 8016e10:	e7d0      	b.n	8016db4 <_malloc_r+0x20>
 8016e12:	428c      	cmp	r4, r1
 8016e14:	684b      	ldr	r3, [r1, #4]
 8016e16:	bf16      	itet	ne
 8016e18:	6063      	strne	r3, [r4, #4]
 8016e1a:	6013      	streq	r3, [r2, #0]
 8016e1c:	460c      	movne	r4, r1
 8016e1e:	e7eb      	b.n	8016df8 <_malloc_r+0x64>
 8016e20:	460c      	mov	r4, r1
 8016e22:	6849      	ldr	r1, [r1, #4]
 8016e24:	e7cc      	b.n	8016dc0 <_malloc_r+0x2c>
 8016e26:	1cc4      	adds	r4, r0, #3
 8016e28:	f024 0403 	bic.w	r4, r4, #3
 8016e2c:	42a0      	cmp	r0, r4
 8016e2e:	d005      	beq.n	8016e3c <_malloc_r+0xa8>
 8016e30:	1a21      	subs	r1, r4, r0
 8016e32:	4630      	mov	r0, r6
 8016e34:	f000 fc5c 	bl	80176f0 <_sbrk_r>
 8016e38:	3001      	adds	r0, #1
 8016e3a:	d0cf      	beq.n	8016ddc <_malloc_r+0x48>
 8016e3c:	6025      	str	r5, [r4, #0]
 8016e3e:	e7db      	b.n	8016df8 <_malloc_r+0x64>
 8016e40:	2003940c 	.word	0x2003940c
 8016e44:	20039410 	.word	0x20039410

08016e48 <__ssputs_r>:
 8016e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e4c:	688e      	ldr	r6, [r1, #8]
 8016e4e:	429e      	cmp	r6, r3
 8016e50:	4682      	mov	sl, r0
 8016e52:	460c      	mov	r4, r1
 8016e54:	4690      	mov	r8, r2
 8016e56:	4699      	mov	r9, r3
 8016e58:	d837      	bhi.n	8016eca <__ssputs_r+0x82>
 8016e5a:	898a      	ldrh	r2, [r1, #12]
 8016e5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016e60:	d031      	beq.n	8016ec6 <__ssputs_r+0x7e>
 8016e62:	6825      	ldr	r5, [r4, #0]
 8016e64:	6909      	ldr	r1, [r1, #16]
 8016e66:	1a6f      	subs	r7, r5, r1
 8016e68:	6965      	ldr	r5, [r4, #20]
 8016e6a:	2302      	movs	r3, #2
 8016e6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016e70:	fb95 f5f3 	sdiv	r5, r5, r3
 8016e74:	f109 0301 	add.w	r3, r9, #1
 8016e78:	443b      	add	r3, r7
 8016e7a:	429d      	cmp	r5, r3
 8016e7c:	bf38      	it	cc
 8016e7e:	461d      	movcc	r5, r3
 8016e80:	0553      	lsls	r3, r2, #21
 8016e82:	d530      	bpl.n	8016ee6 <__ssputs_r+0x9e>
 8016e84:	4629      	mov	r1, r5
 8016e86:	f7ff ff85 	bl	8016d94 <_malloc_r>
 8016e8a:	4606      	mov	r6, r0
 8016e8c:	b950      	cbnz	r0, 8016ea4 <__ssputs_r+0x5c>
 8016e8e:	230c      	movs	r3, #12
 8016e90:	f8ca 3000 	str.w	r3, [sl]
 8016e94:	89a3      	ldrh	r3, [r4, #12]
 8016e96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016e9a:	81a3      	strh	r3, [r4, #12]
 8016e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8016ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ea4:	463a      	mov	r2, r7
 8016ea6:	6921      	ldr	r1, [r4, #16]
 8016ea8:	f7fc fbc2 	bl	8013630 <memcpy>
 8016eac:	89a3      	ldrh	r3, [r4, #12]
 8016eae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016eb6:	81a3      	strh	r3, [r4, #12]
 8016eb8:	6126      	str	r6, [r4, #16]
 8016eba:	6165      	str	r5, [r4, #20]
 8016ebc:	443e      	add	r6, r7
 8016ebe:	1bed      	subs	r5, r5, r7
 8016ec0:	6026      	str	r6, [r4, #0]
 8016ec2:	60a5      	str	r5, [r4, #8]
 8016ec4:	464e      	mov	r6, r9
 8016ec6:	454e      	cmp	r6, r9
 8016ec8:	d900      	bls.n	8016ecc <__ssputs_r+0x84>
 8016eca:	464e      	mov	r6, r9
 8016ecc:	4632      	mov	r2, r6
 8016ece:	4641      	mov	r1, r8
 8016ed0:	6820      	ldr	r0, [r4, #0]
 8016ed2:	f000 fd34 	bl	801793e <memmove>
 8016ed6:	68a3      	ldr	r3, [r4, #8]
 8016ed8:	1b9b      	subs	r3, r3, r6
 8016eda:	60a3      	str	r3, [r4, #8]
 8016edc:	6823      	ldr	r3, [r4, #0]
 8016ede:	441e      	add	r6, r3
 8016ee0:	6026      	str	r6, [r4, #0]
 8016ee2:	2000      	movs	r0, #0
 8016ee4:	e7dc      	b.n	8016ea0 <__ssputs_r+0x58>
 8016ee6:	462a      	mov	r2, r5
 8016ee8:	f000 fd44 	bl	8017974 <_realloc_r>
 8016eec:	4606      	mov	r6, r0
 8016eee:	2800      	cmp	r0, #0
 8016ef0:	d1e2      	bne.n	8016eb8 <__ssputs_r+0x70>
 8016ef2:	6921      	ldr	r1, [r4, #16]
 8016ef4:	4650      	mov	r0, sl
 8016ef6:	f7ff feff 	bl	8016cf8 <_free_r>
 8016efa:	e7c8      	b.n	8016e8e <__ssputs_r+0x46>

08016efc <_svfiprintf_r>:
 8016efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f00:	461d      	mov	r5, r3
 8016f02:	898b      	ldrh	r3, [r1, #12]
 8016f04:	061f      	lsls	r7, r3, #24
 8016f06:	b09d      	sub	sp, #116	; 0x74
 8016f08:	4680      	mov	r8, r0
 8016f0a:	460c      	mov	r4, r1
 8016f0c:	4616      	mov	r6, r2
 8016f0e:	d50f      	bpl.n	8016f30 <_svfiprintf_r+0x34>
 8016f10:	690b      	ldr	r3, [r1, #16]
 8016f12:	b96b      	cbnz	r3, 8016f30 <_svfiprintf_r+0x34>
 8016f14:	2140      	movs	r1, #64	; 0x40
 8016f16:	f7ff ff3d 	bl	8016d94 <_malloc_r>
 8016f1a:	6020      	str	r0, [r4, #0]
 8016f1c:	6120      	str	r0, [r4, #16]
 8016f1e:	b928      	cbnz	r0, 8016f2c <_svfiprintf_r+0x30>
 8016f20:	230c      	movs	r3, #12
 8016f22:	f8c8 3000 	str.w	r3, [r8]
 8016f26:	f04f 30ff 	mov.w	r0, #4294967295
 8016f2a:	e0c8      	b.n	80170be <_svfiprintf_r+0x1c2>
 8016f2c:	2340      	movs	r3, #64	; 0x40
 8016f2e:	6163      	str	r3, [r4, #20]
 8016f30:	2300      	movs	r3, #0
 8016f32:	9309      	str	r3, [sp, #36]	; 0x24
 8016f34:	2320      	movs	r3, #32
 8016f36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016f3a:	2330      	movs	r3, #48	; 0x30
 8016f3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016f40:	9503      	str	r5, [sp, #12]
 8016f42:	f04f 0b01 	mov.w	fp, #1
 8016f46:	4637      	mov	r7, r6
 8016f48:	463d      	mov	r5, r7
 8016f4a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016f4e:	b10b      	cbz	r3, 8016f54 <_svfiprintf_r+0x58>
 8016f50:	2b25      	cmp	r3, #37	; 0x25
 8016f52:	d13e      	bne.n	8016fd2 <_svfiprintf_r+0xd6>
 8016f54:	ebb7 0a06 	subs.w	sl, r7, r6
 8016f58:	d00b      	beq.n	8016f72 <_svfiprintf_r+0x76>
 8016f5a:	4653      	mov	r3, sl
 8016f5c:	4632      	mov	r2, r6
 8016f5e:	4621      	mov	r1, r4
 8016f60:	4640      	mov	r0, r8
 8016f62:	f7ff ff71 	bl	8016e48 <__ssputs_r>
 8016f66:	3001      	adds	r0, #1
 8016f68:	f000 80a4 	beq.w	80170b4 <_svfiprintf_r+0x1b8>
 8016f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f6e:	4453      	add	r3, sl
 8016f70:	9309      	str	r3, [sp, #36]	; 0x24
 8016f72:	783b      	ldrb	r3, [r7, #0]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	f000 809d 	beq.w	80170b4 <_svfiprintf_r+0x1b8>
 8016f7a:	2300      	movs	r3, #0
 8016f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8016f80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016f84:	9304      	str	r3, [sp, #16]
 8016f86:	9307      	str	r3, [sp, #28]
 8016f88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016f8c:	931a      	str	r3, [sp, #104]	; 0x68
 8016f8e:	462f      	mov	r7, r5
 8016f90:	2205      	movs	r2, #5
 8016f92:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016f96:	4850      	ldr	r0, [pc, #320]	; (80170d8 <_svfiprintf_r+0x1dc>)
 8016f98:	f7e9 f93a 	bl	8000210 <memchr>
 8016f9c:	9b04      	ldr	r3, [sp, #16]
 8016f9e:	b9d0      	cbnz	r0, 8016fd6 <_svfiprintf_r+0xda>
 8016fa0:	06d9      	lsls	r1, r3, #27
 8016fa2:	bf44      	itt	mi
 8016fa4:	2220      	movmi	r2, #32
 8016fa6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016faa:	071a      	lsls	r2, r3, #28
 8016fac:	bf44      	itt	mi
 8016fae:	222b      	movmi	r2, #43	; 0x2b
 8016fb0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016fb4:	782a      	ldrb	r2, [r5, #0]
 8016fb6:	2a2a      	cmp	r2, #42	; 0x2a
 8016fb8:	d015      	beq.n	8016fe6 <_svfiprintf_r+0xea>
 8016fba:	9a07      	ldr	r2, [sp, #28]
 8016fbc:	462f      	mov	r7, r5
 8016fbe:	2000      	movs	r0, #0
 8016fc0:	250a      	movs	r5, #10
 8016fc2:	4639      	mov	r1, r7
 8016fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016fc8:	3b30      	subs	r3, #48	; 0x30
 8016fca:	2b09      	cmp	r3, #9
 8016fcc:	d94d      	bls.n	801706a <_svfiprintf_r+0x16e>
 8016fce:	b1b8      	cbz	r0, 8017000 <_svfiprintf_r+0x104>
 8016fd0:	e00f      	b.n	8016ff2 <_svfiprintf_r+0xf6>
 8016fd2:	462f      	mov	r7, r5
 8016fd4:	e7b8      	b.n	8016f48 <_svfiprintf_r+0x4c>
 8016fd6:	4a40      	ldr	r2, [pc, #256]	; (80170d8 <_svfiprintf_r+0x1dc>)
 8016fd8:	1a80      	subs	r0, r0, r2
 8016fda:	fa0b f000 	lsl.w	r0, fp, r0
 8016fde:	4318      	orrs	r0, r3
 8016fe0:	9004      	str	r0, [sp, #16]
 8016fe2:	463d      	mov	r5, r7
 8016fe4:	e7d3      	b.n	8016f8e <_svfiprintf_r+0x92>
 8016fe6:	9a03      	ldr	r2, [sp, #12]
 8016fe8:	1d11      	adds	r1, r2, #4
 8016fea:	6812      	ldr	r2, [r2, #0]
 8016fec:	9103      	str	r1, [sp, #12]
 8016fee:	2a00      	cmp	r2, #0
 8016ff0:	db01      	blt.n	8016ff6 <_svfiprintf_r+0xfa>
 8016ff2:	9207      	str	r2, [sp, #28]
 8016ff4:	e004      	b.n	8017000 <_svfiprintf_r+0x104>
 8016ff6:	4252      	negs	r2, r2
 8016ff8:	f043 0302 	orr.w	r3, r3, #2
 8016ffc:	9207      	str	r2, [sp, #28]
 8016ffe:	9304      	str	r3, [sp, #16]
 8017000:	783b      	ldrb	r3, [r7, #0]
 8017002:	2b2e      	cmp	r3, #46	; 0x2e
 8017004:	d10c      	bne.n	8017020 <_svfiprintf_r+0x124>
 8017006:	787b      	ldrb	r3, [r7, #1]
 8017008:	2b2a      	cmp	r3, #42	; 0x2a
 801700a:	d133      	bne.n	8017074 <_svfiprintf_r+0x178>
 801700c:	9b03      	ldr	r3, [sp, #12]
 801700e:	1d1a      	adds	r2, r3, #4
 8017010:	681b      	ldr	r3, [r3, #0]
 8017012:	9203      	str	r2, [sp, #12]
 8017014:	2b00      	cmp	r3, #0
 8017016:	bfb8      	it	lt
 8017018:	f04f 33ff 	movlt.w	r3, #4294967295
 801701c:	3702      	adds	r7, #2
 801701e:	9305      	str	r3, [sp, #20]
 8017020:	4d2e      	ldr	r5, [pc, #184]	; (80170dc <_svfiprintf_r+0x1e0>)
 8017022:	7839      	ldrb	r1, [r7, #0]
 8017024:	2203      	movs	r2, #3
 8017026:	4628      	mov	r0, r5
 8017028:	f7e9 f8f2 	bl	8000210 <memchr>
 801702c:	b138      	cbz	r0, 801703e <_svfiprintf_r+0x142>
 801702e:	2340      	movs	r3, #64	; 0x40
 8017030:	1b40      	subs	r0, r0, r5
 8017032:	fa03 f000 	lsl.w	r0, r3, r0
 8017036:	9b04      	ldr	r3, [sp, #16]
 8017038:	4303      	orrs	r3, r0
 801703a:	3701      	adds	r7, #1
 801703c:	9304      	str	r3, [sp, #16]
 801703e:	7839      	ldrb	r1, [r7, #0]
 8017040:	4827      	ldr	r0, [pc, #156]	; (80170e0 <_svfiprintf_r+0x1e4>)
 8017042:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017046:	2206      	movs	r2, #6
 8017048:	1c7e      	adds	r6, r7, #1
 801704a:	f7e9 f8e1 	bl	8000210 <memchr>
 801704e:	2800      	cmp	r0, #0
 8017050:	d038      	beq.n	80170c4 <_svfiprintf_r+0x1c8>
 8017052:	4b24      	ldr	r3, [pc, #144]	; (80170e4 <_svfiprintf_r+0x1e8>)
 8017054:	bb13      	cbnz	r3, 801709c <_svfiprintf_r+0x1a0>
 8017056:	9b03      	ldr	r3, [sp, #12]
 8017058:	3307      	adds	r3, #7
 801705a:	f023 0307 	bic.w	r3, r3, #7
 801705e:	3308      	adds	r3, #8
 8017060:	9303      	str	r3, [sp, #12]
 8017062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017064:	444b      	add	r3, r9
 8017066:	9309      	str	r3, [sp, #36]	; 0x24
 8017068:	e76d      	b.n	8016f46 <_svfiprintf_r+0x4a>
 801706a:	fb05 3202 	mla	r2, r5, r2, r3
 801706e:	2001      	movs	r0, #1
 8017070:	460f      	mov	r7, r1
 8017072:	e7a6      	b.n	8016fc2 <_svfiprintf_r+0xc6>
 8017074:	2300      	movs	r3, #0
 8017076:	3701      	adds	r7, #1
 8017078:	9305      	str	r3, [sp, #20]
 801707a:	4619      	mov	r1, r3
 801707c:	250a      	movs	r5, #10
 801707e:	4638      	mov	r0, r7
 8017080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017084:	3a30      	subs	r2, #48	; 0x30
 8017086:	2a09      	cmp	r2, #9
 8017088:	d903      	bls.n	8017092 <_svfiprintf_r+0x196>
 801708a:	2b00      	cmp	r3, #0
 801708c:	d0c8      	beq.n	8017020 <_svfiprintf_r+0x124>
 801708e:	9105      	str	r1, [sp, #20]
 8017090:	e7c6      	b.n	8017020 <_svfiprintf_r+0x124>
 8017092:	fb05 2101 	mla	r1, r5, r1, r2
 8017096:	2301      	movs	r3, #1
 8017098:	4607      	mov	r7, r0
 801709a:	e7f0      	b.n	801707e <_svfiprintf_r+0x182>
 801709c:	ab03      	add	r3, sp, #12
 801709e:	9300      	str	r3, [sp, #0]
 80170a0:	4622      	mov	r2, r4
 80170a2:	4b11      	ldr	r3, [pc, #68]	; (80170e8 <_svfiprintf_r+0x1ec>)
 80170a4:	a904      	add	r1, sp, #16
 80170a6:	4640      	mov	r0, r8
 80170a8:	f7fc fb6a 	bl	8013780 <_printf_float>
 80170ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80170b0:	4681      	mov	r9, r0
 80170b2:	d1d6      	bne.n	8017062 <_svfiprintf_r+0x166>
 80170b4:	89a3      	ldrh	r3, [r4, #12]
 80170b6:	065b      	lsls	r3, r3, #25
 80170b8:	f53f af35 	bmi.w	8016f26 <_svfiprintf_r+0x2a>
 80170bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80170be:	b01d      	add	sp, #116	; 0x74
 80170c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170c4:	ab03      	add	r3, sp, #12
 80170c6:	9300      	str	r3, [sp, #0]
 80170c8:	4622      	mov	r2, r4
 80170ca:	4b07      	ldr	r3, [pc, #28]	; (80170e8 <_svfiprintf_r+0x1ec>)
 80170cc:	a904      	add	r1, sp, #16
 80170ce:	4640      	mov	r0, r8
 80170d0:	f7fc fe0c 	bl	8013cec <_printf_i>
 80170d4:	e7ea      	b.n	80170ac <_svfiprintf_r+0x1b0>
 80170d6:	bf00      	nop
 80170d8:	080183bc 	.word	0x080183bc
 80170dc:	080183c2 	.word	0x080183c2
 80170e0:	080183c6 	.word	0x080183c6
 80170e4:	08013781 	.word	0x08013781
 80170e8:	08016e49 	.word	0x08016e49

080170ec <_sungetc_r>:
 80170ec:	b538      	push	{r3, r4, r5, lr}
 80170ee:	1c4b      	adds	r3, r1, #1
 80170f0:	4614      	mov	r4, r2
 80170f2:	d103      	bne.n	80170fc <_sungetc_r+0x10>
 80170f4:	f04f 35ff 	mov.w	r5, #4294967295
 80170f8:	4628      	mov	r0, r5
 80170fa:	bd38      	pop	{r3, r4, r5, pc}
 80170fc:	8993      	ldrh	r3, [r2, #12]
 80170fe:	f023 0320 	bic.w	r3, r3, #32
 8017102:	8193      	strh	r3, [r2, #12]
 8017104:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017106:	6852      	ldr	r2, [r2, #4]
 8017108:	b2cd      	uxtb	r5, r1
 801710a:	b18b      	cbz	r3, 8017130 <_sungetc_r+0x44>
 801710c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801710e:	4293      	cmp	r3, r2
 8017110:	dd08      	ble.n	8017124 <_sungetc_r+0x38>
 8017112:	6823      	ldr	r3, [r4, #0]
 8017114:	1e5a      	subs	r2, r3, #1
 8017116:	6022      	str	r2, [r4, #0]
 8017118:	f803 5c01 	strb.w	r5, [r3, #-1]
 801711c:	6863      	ldr	r3, [r4, #4]
 801711e:	3301      	adds	r3, #1
 8017120:	6063      	str	r3, [r4, #4]
 8017122:	e7e9      	b.n	80170f8 <_sungetc_r+0xc>
 8017124:	4621      	mov	r1, r4
 8017126:	f000 fbc3 	bl	80178b0 <__submore>
 801712a:	2800      	cmp	r0, #0
 801712c:	d0f1      	beq.n	8017112 <_sungetc_r+0x26>
 801712e:	e7e1      	b.n	80170f4 <_sungetc_r+0x8>
 8017130:	6921      	ldr	r1, [r4, #16]
 8017132:	6823      	ldr	r3, [r4, #0]
 8017134:	b151      	cbz	r1, 801714c <_sungetc_r+0x60>
 8017136:	4299      	cmp	r1, r3
 8017138:	d208      	bcs.n	801714c <_sungetc_r+0x60>
 801713a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801713e:	42a9      	cmp	r1, r5
 8017140:	d104      	bne.n	801714c <_sungetc_r+0x60>
 8017142:	3b01      	subs	r3, #1
 8017144:	3201      	adds	r2, #1
 8017146:	6023      	str	r3, [r4, #0]
 8017148:	6062      	str	r2, [r4, #4]
 801714a:	e7d5      	b.n	80170f8 <_sungetc_r+0xc>
 801714c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017150:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017154:	6363      	str	r3, [r4, #52]	; 0x34
 8017156:	2303      	movs	r3, #3
 8017158:	63a3      	str	r3, [r4, #56]	; 0x38
 801715a:	4623      	mov	r3, r4
 801715c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017160:	6023      	str	r3, [r4, #0]
 8017162:	2301      	movs	r3, #1
 8017164:	e7dc      	b.n	8017120 <_sungetc_r+0x34>

08017166 <__ssrefill_r>:
 8017166:	b510      	push	{r4, lr}
 8017168:	460c      	mov	r4, r1
 801716a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801716c:	b169      	cbz	r1, 801718a <__ssrefill_r+0x24>
 801716e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017172:	4299      	cmp	r1, r3
 8017174:	d001      	beq.n	801717a <__ssrefill_r+0x14>
 8017176:	f7ff fdbf 	bl	8016cf8 <_free_r>
 801717a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801717c:	6063      	str	r3, [r4, #4]
 801717e:	2000      	movs	r0, #0
 8017180:	6360      	str	r0, [r4, #52]	; 0x34
 8017182:	b113      	cbz	r3, 801718a <__ssrefill_r+0x24>
 8017184:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017186:	6023      	str	r3, [r4, #0]
 8017188:	bd10      	pop	{r4, pc}
 801718a:	6923      	ldr	r3, [r4, #16]
 801718c:	6023      	str	r3, [r4, #0]
 801718e:	2300      	movs	r3, #0
 8017190:	6063      	str	r3, [r4, #4]
 8017192:	89a3      	ldrh	r3, [r4, #12]
 8017194:	f043 0320 	orr.w	r3, r3, #32
 8017198:	81a3      	strh	r3, [r4, #12]
 801719a:	f04f 30ff 	mov.w	r0, #4294967295
 801719e:	e7f3      	b.n	8017188 <__ssrefill_r+0x22>

080171a0 <__ssvfiscanf_r>:
 80171a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171a4:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80171a8:	460c      	mov	r4, r1
 80171aa:	2100      	movs	r1, #0
 80171ac:	9144      	str	r1, [sp, #272]	; 0x110
 80171ae:	9145      	str	r1, [sp, #276]	; 0x114
 80171b0:	499f      	ldr	r1, [pc, #636]	; (8017430 <__ssvfiscanf_r+0x290>)
 80171b2:	91a0      	str	r1, [sp, #640]	; 0x280
 80171b4:	f10d 0804 	add.w	r8, sp, #4
 80171b8:	499e      	ldr	r1, [pc, #632]	; (8017434 <__ssvfiscanf_r+0x294>)
 80171ba:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017438 <__ssvfiscanf_r+0x298>
 80171be:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80171c2:	4606      	mov	r6, r0
 80171c4:	4692      	mov	sl, r2
 80171c6:	91a1      	str	r1, [sp, #644]	; 0x284
 80171c8:	9300      	str	r3, [sp, #0]
 80171ca:	270a      	movs	r7, #10
 80171cc:	f89a 3000 	ldrb.w	r3, [sl]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	f000 812a 	beq.w	801742a <__ssvfiscanf_r+0x28a>
 80171d6:	4655      	mov	r5, sl
 80171d8:	f7ff f948 	bl	801646c <__locale_ctype_ptr>
 80171dc:	f815 bb01 	ldrb.w	fp, [r5], #1
 80171e0:	4458      	add	r0, fp
 80171e2:	7843      	ldrb	r3, [r0, #1]
 80171e4:	f013 0308 	ands.w	r3, r3, #8
 80171e8:	d01c      	beq.n	8017224 <__ssvfiscanf_r+0x84>
 80171ea:	6863      	ldr	r3, [r4, #4]
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	dd12      	ble.n	8017216 <__ssvfiscanf_r+0x76>
 80171f0:	f7ff f93c 	bl	801646c <__locale_ctype_ptr>
 80171f4:	6823      	ldr	r3, [r4, #0]
 80171f6:	781a      	ldrb	r2, [r3, #0]
 80171f8:	4410      	add	r0, r2
 80171fa:	7842      	ldrb	r2, [r0, #1]
 80171fc:	0712      	lsls	r2, r2, #28
 80171fe:	d401      	bmi.n	8017204 <__ssvfiscanf_r+0x64>
 8017200:	46aa      	mov	sl, r5
 8017202:	e7e3      	b.n	80171cc <__ssvfiscanf_r+0x2c>
 8017204:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017206:	3201      	adds	r2, #1
 8017208:	9245      	str	r2, [sp, #276]	; 0x114
 801720a:	6862      	ldr	r2, [r4, #4]
 801720c:	3301      	adds	r3, #1
 801720e:	3a01      	subs	r2, #1
 8017210:	6062      	str	r2, [r4, #4]
 8017212:	6023      	str	r3, [r4, #0]
 8017214:	e7e9      	b.n	80171ea <__ssvfiscanf_r+0x4a>
 8017216:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017218:	4621      	mov	r1, r4
 801721a:	4630      	mov	r0, r6
 801721c:	4798      	blx	r3
 801721e:	2800      	cmp	r0, #0
 8017220:	d0e6      	beq.n	80171f0 <__ssvfiscanf_r+0x50>
 8017222:	e7ed      	b.n	8017200 <__ssvfiscanf_r+0x60>
 8017224:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8017228:	f040 8082 	bne.w	8017330 <__ssvfiscanf_r+0x190>
 801722c:	9343      	str	r3, [sp, #268]	; 0x10c
 801722e:	9341      	str	r3, [sp, #260]	; 0x104
 8017230:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8017234:	2b2a      	cmp	r3, #42	; 0x2a
 8017236:	d103      	bne.n	8017240 <__ssvfiscanf_r+0xa0>
 8017238:	2310      	movs	r3, #16
 801723a:	9341      	str	r3, [sp, #260]	; 0x104
 801723c:	f10a 0502 	add.w	r5, sl, #2
 8017240:	46aa      	mov	sl, r5
 8017242:	f815 1b01 	ldrb.w	r1, [r5], #1
 8017246:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801724a:	2a09      	cmp	r2, #9
 801724c:	d922      	bls.n	8017294 <__ssvfiscanf_r+0xf4>
 801724e:	2203      	movs	r2, #3
 8017250:	4879      	ldr	r0, [pc, #484]	; (8017438 <__ssvfiscanf_r+0x298>)
 8017252:	f7e8 ffdd 	bl	8000210 <memchr>
 8017256:	b138      	cbz	r0, 8017268 <__ssvfiscanf_r+0xc8>
 8017258:	eba0 0309 	sub.w	r3, r0, r9
 801725c:	2001      	movs	r0, #1
 801725e:	4098      	lsls	r0, r3
 8017260:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017262:	4318      	orrs	r0, r3
 8017264:	9041      	str	r0, [sp, #260]	; 0x104
 8017266:	46aa      	mov	sl, r5
 8017268:	f89a 3000 	ldrb.w	r3, [sl]
 801726c:	2b67      	cmp	r3, #103	; 0x67
 801726e:	f10a 0501 	add.w	r5, sl, #1
 8017272:	d82b      	bhi.n	80172cc <__ssvfiscanf_r+0x12c>
 8017274:	2b65      	cmp	r3, #101	; 0x65
 8017276:	f080 809f 	bcs.w	80173b8 <__ssvfiscanf_r+0x218>
 801727a:	2b47      	cmp	r3, #71	; 0x47
 801727c:	d810      	bhi.n	80172a0 <__ssvfiscanf_r+0x100>
 801727e:	2b45      	cmp	r3, #69	; 0x45
 8017280:	f080 809a 	bcs.w	80173b8 <__ssvfiscanf_r+0x218>
 8017284:	2b00      	cmp	r3, #0
 8017286:	d06c      	beq.n	8017362 <__ssvfiscanf_r+0x1c2>
 8017288:	2b25      	cmp	r3, #37	; 0x25
 801728a:	d051      	beq.n	8017330 <__ssvfiscanf_r+0x190>
 801728c:	2303      	movs	r3, #3
 801728e:	9347      	str	r3, [sp, #284]	; 0x11c
 8017290:	9742      	str	r7, [sp, #264]	; 0x108
 8017292:	e027      	b.n	80172e4 <__ssvfiscanf_r+0x144>
 8017294:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8017296:	fb07 1303 	mla	r3, r7, r3, r1
 801729a:	3b30      	subs	r3, #48	; 0x30
 801729c:	9343      	str	r3, [sp, #268]	; 0x10c
 801729e:	e7cf      	b.n	8017240 <__ssvfiscanf_r+0xa0>
 80172a0:	2b5b      	cmp	r3, #91	; 0x5b
 80172a2:	d06a      	beq.n	801737a <__ssvfiscanf_r+0x1da>
 80172a4:	d80c      	bhi.n	80172c0 <__ssvfiscanf_r+0x120>
 80172a6:	2b58      	cmp	r3, #88	; 0x58
 80172a8:	d1f0      	bne.n	801728c <__ssvfiscanf_r+0xec>
 80172aa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80172ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80172b0:	9241      	str	r2, [sp, #260]	; 0x104
 80172b2:	2210      	movs	r2, #16
 80172b4:	9242      	str	r2, [sp, #264]	; 0x108
 80172b6:	2b6e      	cmp	r3, #110	; 0x6e
 80172b8:	bf8c      	ite	hi
 80172ba:	2304      	movhi	r3, #4
 80172bc:	2303      	movls	r3, #3
 80172be:	e010      	b.n	80172e2 <__ssvfiscanf_r+0x142>
 80172c0:	2b63      	cmp	r3, #99	; 0x63
 80172c2:	d065      	beq.n	8017390 <__ssvfiscanf_r+0x1f0>
 80172c4:	2b64      	cmp	r3, #100	; 0x64
 80172c6:	d1e1      	bne.n	801728c <__ssvfiscanf_r+0xec>
 80172c8:	9742      	str	r7, [sp, #264]	; 0x108
 80172ca:	e7f4      	b.n	80172b6 <__ssvfiscanf_r+0x116>
 80172cc:	2b70      	cmp	r3, #112	; 0x70
 80172ce:	d04b      	beq.n	8017368 <__ssvfiscanf_r+0x1c8>
 80172d0:	d826      	bhi.n	8017320 <__ssvfiscanf_r+0x180>
 80172d2:	2b6e      	cmp	r3, #110	; 0x6e
 80172d4:	d062      	beq.n	801739c <__ssvfiscanf_r+0x1fc>
 80172d6:	d84c      	bhi.n	8017372 <__ssvfiscanf_r+0x1d2>
 80172d8:	2b69      	cmp	r3, #105	; 0x69
 80172da:	d1d7      	bne.n	801728c <__ssvfiscanf_r+0xec>
 80172dc:	2300      	movs	r3, #0
 80172de:	9342      	str	r3, [sp, #264]	; 0x108
 80172e0:	2303      	movs	r3, #3
 80172e2:	9347      	str	r3, [sp, #284]	; 0x11c
 80172e4:	6863      	ldr	r3, [r4, #4]
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	dd68      	ble.n	80173bc <__ssvfiscanf_r+0x21c>
 80172ea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80172ec:	0659      	lsls	r1, r3, #25
 80172ee:	d407      	bmi.n	8017300 <__ssvfiscanf_r+0x160>
 80172f0:	f7ff f8bc 	bl	801646c <__locale_ctype_ptr>
 80172f4:	6823      	ldr	r3, [r4, #0]
 80172f6:	781a      	ldrb	r2, [r3, #0]
 80172f8:	4410      	add	r0, r2
 80172fa:	7842      	ldrb	r2, [r0, #1]
 80172fc:	0712      	lsls	r2, r2, #28
 80172fe:	d464      	bmi.n	80173ca <__ssvfiscanf_r+0x22a>
 8017300:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8017302:	2b02      	cmp	r3, #2
 8017304:	dc73      	bgt.n	80173ee <__ssvfiscanf_r+0x24e>
 8017306:	466b      	mov	r3, sp
 8017308:	4622      	mov	r2, r4
 801730a:	a941      	add	r1, sp, #260	; 0x104
 801730c:	4630      	mov	r0, r6
 801730e:	f000 f897 	bl	8017440 <_scanf_chars>
 8017312:	2801      	cmp	r0, #1
 8017314:	f000 8089 	beq.w	801742a <__ssvfiscanf_r+0x28a>
 8017318:	2802      	cmp	r0, #2
 801731a:	f47f af71 	bne.w	8017200 <__ssvfiscanf_r+0x60>
 801731e:	e01d      	b.n	801735c <__ssvfiscanf_r+0x1bc>
 8017320:	2b75      	cmp	r3, #117	; 0x75
 8017322:	d0d1      	beq.n	80172c8 <__ssvfiscanf_r+0x128>
 8017324:	2b78      	cmp	r3, #120	; 0x78
 8017326:	d0c0      	beq.n	80172aa <__ssvfiscanf_r+0x10a>
 8017328:	2b73      	cmp	r3, #115	; 0x73
 801732a:	d1af      	bne.n	801728c <__ssvfiscanf_r+0xec>
 801732c:	2302      	movs	r3, #2
 801732e:	e7d8      	b.n	80172e2 <__ssvfiscanf_r+0x142>
 8017330:	6863      	ldr	r3, [r4, #4]
 8017332:	2b00      	cmp	r3, #0
 8017334:	dd0c      	ble.n	8017350 <__ssvfiscanf_r+0x1b0>
 8017336:	6823      	ldr	r3, [r4, #0]
 8017338:	781a      	ldrb	r2, [r3, #0]
 801733a:	455a      	cmp	r2, fp
 801733c:	d175      	bne.n	801742a <__ssvfiscanf_r+0x28a>
 801733e:	3301      	adds	r3, #1
 8017340:	6862      	ldr	r2, [r4, #4]
 8017342:	6023      	str	r3, [r4, #0]
 8017344:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8017346:	3a01      	subs	r2, #1
 8017348:	3301      	adds	r3, #1
 801734a:	6062      	str	r2, [r4, #4]
 801734c:	9345      	str	r3, [sp, #276]	; 0x114
 801734e:	e757      	b.n	8017200 <__ssvfiscanf_r+0x60>
 8017350:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017352:	4621      	mov	r1, r4
 8017354:	4630      	mov	r0, r6
 8017356:	4798      	blx	r3
 8017358:	2800      	cmp	r0, #0
 801735a:	d0ec      	beq.n	8017336 <__ssvfiscanf_r+0x196>
 801735c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801735e:	2800      	cmp	r0, #0
 8017360:	d159      	bne.n	8017416 <__ssvfiscanf_r+0x276>
 8017362:	f04f 30ff 	mov.w	r0, #4294967295
 8017366:	e05c      	b.n	8017422 <__ssvfiscanf_r+0x282>
 8017368:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801736a:	f042 0220 	orr.w	r2, r2, #32
 801736e:	9241      	str	r2, [sp, #260]	; 0x104
 8017370:	e79b      	b.n	80172aa <__ssvfiscanf_r+0x10a>
 8017372:	2308      	movs	r3, #8
 8017374:	9342      	str	r3, [sp, #264]	; 0x108
 8017376:	2304      	movs	r3, #4
 8017378:	e7b3      	b.n	80172e2 <__ssvfiscanf_r+0x142>
 801737a:	4629      	mov	r1, r5
 801737c:	4640      	mov	r0, r8
 801737e:	f000 f9c7 	bl	8017710 <__sccl>
 8017382:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017388:	9341      	str	r3, [sp, #260]	; 0x104
 801738a:	4605      	mov	r5, r0
 801738c:	2301      	movs	r3, #1
 801738e:	e7a8      	b.n	80172e2 <__ssvfiscanf_r+0x142>
 8017390:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017396:	9341      	str	r3, [sp, #260]	; 0x104
 8017398:	2300      	movs	r3, #0
 801739a:	e7a2      	b.n	80172e2 <__ssvfiscanf_r+0x142>
 801739c:	9841      	ldr	r0, [sp, #260]	; 0x104
 801739e:	06c3      	lsls	r3, r0, #27
 80173a0:	f53f af2e 	bmi.w	8017200 <__ssvfiscanf_r+0x60>
 80173a4:	9b00      	ldr	r3, [sp, #0]
 80173a6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80173a8:	1d19      	adds	r1, r3, #4
 80173aa:	9100      	str	r1, [sp, #0]
 80173ac:	681b      	ldr	r3, [r3, #0]
 80173ae:	07c0      	lsls	r0, r0, #31
 80173b0:	bf4c      	ite	mi
 80173b2:	801a      	strhmi	r2, [r3, #0]
 80173b4:	601a      	strpl	r2, [r3, #0]
 80173b6:	e723      	b.n	8017200 <__ssvfiscanf_r+0x60>
 80173b8:	2305      	movs	r3, #5
 80173ba:	e792      	b.n	80172e2 <__ssvfiscanf_r+0x142>
 80173bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80173be:	4621      	mov	r1, r4
 80173c0:	4630      	mov	r0, r6
 80173c2:	4798      	blx	r3
 80173c4:	2800      	cmp	r0, #0
 80173c6:	d090      	beq.n	80172ea <__ssvfiscanf_r+0x14a>
 80173c8:	e7c8      	b.n	801735c <__ssvfiscanf_r+0x1bc>
 80173ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80173cc:	3201      	adds	r2, #1
 80173ce:	9245      	str	r2, [sp, #276]	; 0x114
 80173d0:	6862      	ldr	r2, [r4, #4]
 80173d2:	3a01      	subs	r2, #1
 80173d4:	2a00      	cmp	r2, #0
 80173d6:	6062      	str	r2, [r4, #4]
 80173d8:	dd02      	ble.n	80173e0 <__ssvfiscanf_r+0x240>
 80173da:	3301      	adds	r3, #1
 80173dc:	6023      	str	r3, [r4, #0]
 80173de:	e787      	b.n	80172f0 <__ssvfiscanf_r+0x150>
 80173e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80173e2:	4621      	mov	r1, r4
 80173e4:	4630      	mov	r0, r6
 80173e6:	4798      	blx	r3
 80173e8:	2800      	cmp	r0, #0
 80173ea:	d081      	beq.n	80172f0 <__ssvfiscanf_r+0x150>
 80173ec:	e7b6      	b.n	801735c <__ssvfiscanf_r+0x1bc>
 80173ee:	2b04      	cmp	r3, #4
 80173f0:	dc06      	bgt.n	8017400 <__ssvfiscanf_r+0x260>
 80173f2:	466b      	mov	r3, sp
 80173f4:	4622      	mov	r2, r4
 80173f6:	a941      	add	r1, sp, #260	; 0x104
 80173f8:	4630      	mov	r0, r6
 80173fa:	f000 f885 	bl	8017508 <_scanf_i>
 80173fe:	e788      	b.n	8017312 <__ssvfiscanf_r+0x172>
 8017400:	4b0e      	ldr	r3, [pc, #56]	; (801743c <__ssvfiscanf_r+0x29c>)
 8017402:	2b00      	cmp	r3, #0
 8017404:	f43f aefc 	beq.w	8017200 <__ssvfiscanf_r+0x60>
 8017408:	466b      	mov	r3, sp
 801740a:	4622      	mov	r2, r4
 801740c:	a941      	add	r1, sp, #260	; 0x104
 801740e:	4630      	mov	r0, r6
 8017410:	f7fc fd7e 	bl	8013f10 <_scanf_float>
 8017414:	e77d      	b.n	8017312 <__ssvfiscanf_r+0x172>
 8017416:	89a3      	ldrh	r3, [r4, #12]
 8017418:	f013 0f40 	tst.w	r3, #64	; 0x40
 801741c:	bf18      	it	ne
 801741e:	f04f 30ff 	movne.w	r0, #4294967295
 8017422:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8017426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801742a:	9844      	ldr	r0, [sp, #272]	; 0x110
 801742c:	e7f9      	b.n	8017422 <__ssvfiscanf_r+0x282>
 801742e:	bf00      	nop
 8017430:	080170ed 	.word	0x080170ed
 8017434:	08017167 	.word	0x08017167
 8017438:	080183c2 	.word	0x080183c2
 801743c:	08013f11 	.word	0x08013f11

08017440 <_scanf_chars>:
 8017440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017444:	4615      	mov	r5, r2
 8017446:	688a      	ldr	r2, [r1, #8]
 8017448:	4680      	mov	r8, r0
 801744a:	460c      	mov	r4, r1
 801744c:	b932      	cbnz	r2, 801745c <_scanf_chars+0x1c>
 801744e:	698a      	ldr	r2, [r1, #24]
 8017450:	2a00      	cmp	r2, #0
 8017452:	bf14      	ite	ne
 8017454:	f04f 32ff 	movne.w	r2, #4294967295
 8017458:	2201      	moveq	r2, #1
 801745a:	608a      	str	r2, [r1, #8]
 801745c:	6822      	ldr	r2, [r4, #0]
 801745e:	06d1      	lsls	r1, r2, #27
 8017460:	bf5f      	itttt	pl
 8017462:	681a      	ldrpl	r2, [r3, #0]
 8017464:	1d11      	addpl	r1, r2, #4
 8017466:	6019      	strpl	r1, [r3, #0]
 8017468:	6817      	ldrpl	r7, [r2, #0]
 801746a:	2600      	movs	r6, #0
 801746c:	69a3      	ldr	r3, [r4, #24]
 801746e:	b1db      	cbz	r3, 80174a8 <_scanf_chars+0x68>
 8017470:	2b01      	cmp	r3, #1
 8017472:	d107      	bne.n	8017484 <_scanf_chars+0x44>
 8017474:	682b      	ldr	r3, [r5, #0]
 8017476:	6962      	ldr	r2, [r4, #20]
 8017478:	781b      	ldrb	r3, [r3, #0]
 801747a:	5cd3      	ldrb	r3, [r2, r3]
 801747c:	b9a3      	cbnz	r3, 80174a8 <_scanf_chars+0x68>
 801747e:	2e00      	cmp	r6, #0
 8017480:	d132      	bne.n	80174e8 <_scanf_chars+0xa8>
 8017482:	e006      	b.n	8017492 <_scanf_chars+0x52>
 8017484:	2b02      	cmp	r3, #2
 8017486:	d007      	beq.n	8017498 <_scanf_chars+0x58>
 8017488:	2e00      	cmp	r6, #0
 801748a:	d12d      	bne.n	80174e8 <_scanf_chars+0xa8>
 801748c:	69a3      	ldr	r3, [r4, #24]
 801748e:	2b01      	cmp	r3, #1
 8017490:	d12a      	bne.n	80174e8 <_scanf_chars+0xa8>
 8017492:	2001      	movs	r0, #1
 8017494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017498:	f7fe ffe8 	bl	801646c <__locale_ctype_ptr>
 801749c:	682b      	ldr	r3, [r5, #0]
 801749e:	781b      	ldrb	r3, [r3, #0]
 80174a0:	4418      	add	r0, r3
 80174a2:	7843      	ldrb	r3, [r0, #1]
 80174a4:	071b      	lsls	r3, r3, #28
 80174a6:	d4ef      	bmi.n	8017488 <_scanf_chars+0x48>
 80174a8:	6823      	ldr	r3, [r4, #0]
 80174aa:	06da      	lsls	r2, r3, #27
 80174ac:	bf5e      	ittt	pl
 80174ae:	682b      	ldrpl	r3, [r5, #0]
 80174b0:	781b      	ldrbpl	r3, [r3, #0]
 80174b2:	703b      	strbpl	r3, [r7, #0]
 80174b4:	682a      	ldr	r2, [r5, #0]
 80174b6:	686b      	ldr	r3, [r5, #4]
 80174b8:	f102 0201 	add.w	r2, r2, #1
 80174bc:	602a      	str	r2, [r5, #0]
 80174be:	68a2      	ldr	r2, [r4, #8]
 80174c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80174c4:	f102 32ff 	add.w	r2, r2, #4294967295
 80174c8:	606b      	str	r3, [r5, #4]
 80174ca:	f106 0601 	add.w	r6, r6, #1
 80174ce:	bf58      	it	pl
 80174d0:	3701      	addpl	r7, #1
 80174d2:	60a2      	str	r2, [r4, #8]
 80174d4:	b142      	cbz	r2, 80174e8 <_scanf_chars+0xa8>
 80174d6:	2b00      	cmp	r3, #0
 80174d8:	dcc8      	bgt.n	801746c <_scanf_chars+0x2c>
 80174da:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80174de:	4629      	mov	r1, r5
 80174e0:	4640      	mov	r0, r8
 80174e2:	4798      	blx	r3
 80174e4:	2800      	cmp	r0, #0
 80174e6:	d0c1      	beq.n	801746c <_scanf_chars+0x2c>
 80174e8:	6823      	ldr	r3, [r4, #0]
 80174ea:	f013 0310 	ands.w	r3, r3, #16
 80174ee:	d105      	bne.n	80174fc <_scanf_chars+0xbc>
 80174f0:	68e2      	ldr	r2, [r4, #12]
 80174f2:	3201      	adds	r2, #1
 80174f4:	60e2      	str	r2, [r4, #12]
 80174f6:	69a2      	ldr	r2, [r4, #24]
 80174f8:	b102      	cbz	r2, 80174fc <_scanf_chars+0xbc>
 80174fa:	703b      	strb	r3, [r7, #0]
 80174fc:	6923      	ldr	r3, [r4, #16]
 80174fe:	441e      	add	r6, r3
 8017500:	6126      	str	r6, [r4, #16]
 8017502:	2000      	movs	r0, #0
 8017504:	e7c6      	b.n	8017494 <_scanf_chars+0x54>
	...

08017508 <_scanf_i>:
 8017508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801750c:	469a      	mov	sl, r3
 801750e:	4b74      	ldr	r3, [pc, #464]	; (80176e0 <_scanf_i+0x1d8>)
 8017510:	460c      	mov	r4, r1
 8017512:	4683      	mov	fp, r0
 8017514:	4616      	mov	r6, r2
 8017516:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801751a:	b087      	sub	sp, #28
 801751c:	ab03      	add	r3, sp, #12
 801751e:	68a7      	ldr	r7, [r4, #8]
 8017520:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017524:	4b6f      	ldr	r3, [pc, #444]	; (80176e4 <_scanf_i+0x1dc>)
 8017526:	69a1      	ldr	r1, [r4, #24]
 8017528:	4a6f      	ldr	r2, [pc, #444]	; (80176e8 <_scanf_i+0x1e0>)
 801752a:	2903      	cmp	r1, #3
 801752c:	bf08      	it	eq
 801752e:	461a      	moveq	r2, r3
 8017530:	1e7b      	subs	r3, r7, #1
 8017532:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8017536:	bf84      	itt	hi
 8017538:	f240 135d 	movwhi	r3, #349	; 0x15d
 801753c:	60a3      	strhi	r3, [r4, #8]
 801753e:	6823      	ldr	r3, [r4, #0]
 8017540:	9200      	str	r2, [sp, #0]
 8017542:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017546:	bf88      	it	hi
 8017548:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801754c:	f104 091c 	add.w	r9, r4, #28
 8017550:	6023      	str	r3, [r4, #0]
 8017552:	bf8c      	ite	hi
 8017554:	197f      	addhi	r7, r7, r5
 8017556:	2700      	movls	r7, #0
 8017558:	464b      	mov	r3, r9
 801755a:	f04f 0800 	mov.w	r8, #0
 801755e:	9301      	str	r3, [sp, #4]
 8017560:	6831      	ldr	r1, [r6, #0]
 8017562:	ab03      	add	r3, sp, #12
 8017564:	2202      	movs	r2, #2
 8017566:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801756a:	7809      	ldrb	r1, [r1, #0]
 801756c:	f7e8 fe50 	bl	8000210 <memchr>
 8017570:	9b01      	ldr	r3, [sp, #4]
 8017572:	b330      	cbz	r0, 80175c2 <_scanf_i+0xba>
 8017574:	f1b8 0f01 	cmp.w	r8, #1
 8017578:	d15a      	bne.n	8017630 <_scanf_i+0x128>
 801757a:	6862      	ldr	r2, [r4, #4]
 801757c:	b92a      	cbnz	r2, 801758a <_scanf_i+0x82>
 801757e:	6822      	ldr	r2, [r4, #0]
 8017580:	2108      	movs	r1, #8
 8017582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017586:	6061      	str	r1, [r4, #4]
 8017588:	6022      	str	r2, [r4, #0]
 801758a:	6822      	ldr	r2, [r4, #0]
 801758c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017590:	6022      	str	r2, [r4, #0]
 8017592:	68a2      	ldr	r2, [r4, #8]
 8017594:	1e51      	subs	r1, r2, #1
 8017596:	60a1      	str	r1, [r4, #8]
 8017598:	b19a      	cbz	r2, 80175c2 <_scanf_i+0xba>
 801759a:	6832      	ldr	r2, [r6, #0]
 801759c:	1c51      	adds	r1, r2, #1
 801759e:	6031      	str	r1, [r6, #0]
 80175a0:	7812      	ldrb	r2, [r2, #0]
 80175a2:	701a      	strb	r2, [r3, #0]
 80175a4:	1c5d      	adds	r5, r3, #1
 80175a6:	6873      	ldr	r3, [r6, #4]
 80175a8:	3b01      	subs	r3, #1
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	6073      	str	r3, [r6, #4]
 80175ae:	dc07      	bgt.n	80175c0 <_scanf_i+0xb8>
 80175b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80175b4:	4631      	mov	r1, r6
 80175b6:	4658      	mov	r0, fp
 80175b8:	4798      	blx	r3
 80175ba:	2800      	cmp	r0, #0
 80175bc:	f040 8086 	bne.w	80176cc <_scanf_i+0x1c4>
 80175c0:	462b      	mov	r3, r5
 80175c2:	f108 0801 	add.w	r8, r8, #1
 80175c6:	f1b8 0f03 	cmp.w	r8, #3
 80175ca:	d1c8      	bne.n	801755e <_scanf_i+0x56>
 80175cc:	6862      	ldr	r2, [r4, #4]
 80175ce:	b90a      	cbnz	r2, 80175d4 <_scanf_i+0xcc>
 80175d0:	220a      	movs	r2, #10
 80175d2:	6062      	str	r2, [r4, #4]
 80175d4:	6862      	ldr	r2, [r4, #4]
 80175d6:	4945      	ldr	r1, [pc, #276]	; (80176ec <_scanf_i+0x1e4>)
 80175d8:	6960      	ldr	r0, [r4, #20]
 80175da:	9301      	str	r3, [sp, #4]
 80175dc:	1a89      	subs	r1, r1, r2
 80175de:	f000 f897 	bl	8017710 <__sccl>
 80175e2:	9b01      	ldr	r3, [sp, #4]
 80175e4:	f04f 0800 	mov.w	r8, #0
 80175e8:	461d      	mov	r5, r3
 80175ea:	68a3      	ldr	r3, [r4, #8]
 80175ec:	6822      	ldr	r2, [r4, #0]
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	d03a      	beq.n	8017668 <_scanf_i+0x160>
 80175f2:	6831      	ldr	r1, [r6, #0]
 80175f4:	6960      	ldr	r0, [r4, #20]
 80175f6:	f891 c000 	ldrb.w	ip, [r1]
 80175fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80175fe:	2800      	cmp	r0, #0
 8017600:	d032      	beq.n	8017668 <_scanf_i+0x160>
 8017602:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017606:	d121      	bne.n	801764c <_scanf_i+0x144>
 8017608:	0510      	lsls	r0, r2, #20
 801760a:	d51f      	bpl.n	801764c <_scanf_i+0x144>
 801760c:	f108 0801 	add.w	r8, r8, #1
 8017610:	b117      	cbz	r7, 8017618 <_scanf_i+0x110>
 8017612:	3301      	adds	r3, #1
 8017614:	3f01      	subs	r7, #1
 8017616:	60a3      	str	r3, [r4, #8]
 8017618:	6873      	ldr	r3, [r6, #4]
 801761a:	3b01      	subs	r3, #1
 801761c:	2b00      	cmp	r3, #0
 801761e:	6073      	str	r3, [r6, #4]
 8017620:	dd1b      	ble.n	801765a <_scanf_i+0x152>
 8017622:	6833      	ldr	r3, [r6, #0]
 8017624:	3301      	adds	r3, #1
 8017626:	6033      	str	r3, [r6, #0]
 8017628:	68a3      	ldr	r3, [r4, #8]
 801762a:	3b01      	subs	r3, #1
 801762c:	60a3      	str	r3, [r4, #8]
 801762e:	e7dc      	b.n	80175ea <_scanf_i+0xe2>
 8017630:	f1b8 0f02 	cmp.w	r8, #2
 8017634:	d1ad      	bne.n	8017592 <_scanf_i+0x8a>
 8017636:	6822      	ldr	r2, [r4, #0]
 8017638:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801763c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017640:	d1bf      	bne.n	80175c2 <_scanf_i+0xba>
 8017642:	2110      	movs	r1, #16
 8017644:	6061      	str	r1, [r4, #4]
 8017646:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801764a:	e7a1      	b.n	8017590 <_scanf_i+0x88>
 801764c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017650:	6022      	str	r2, [r4, #0]
 8017652:	780b      	ldrb	r3, [r1, #0]
 8017654:	702b      	strb	r3, [r5, #0]
 8017656:	3501      	adds	r5, #1
 8017658:	e7de      	b.n	8017618 <_scanf_i+0x110>
 801765a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801765e:	4631      	mov	r1, r6
 8017660:	4658      	mov	r0, fp
 8017662:	4798      	blx	r3
 8017664:	2800      	cmp	r0, #0
 8017666:	d0df      	beq.n	8017628 <_scanf_i+0x120>
 8017668:	6823      	ldr	r3, [r4, #0]
 801766a:	05d9      	lsls	r1, r3, #23
 801766c:	d50c      	bpl.n	8017688 <_scanf_i+0x180>
 801766e:	454d      	cmp	r5, r9
 8017670:	d908      	bls.n	8017684 <_scanf_i+0x17c>
 8017672:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017676:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801767a:	4632      	mov	r2, r6
 801767c:	4658      	mov	r0, fp
 801767e:	4798      	blx	r3
 8017680:	1e6f      	subs	r7, r5, #1
 8017682:	463d      	mov	r5, r7
 8017684:	454d      	cmp	r5, r9
 8017686:	d029      	beq.n	80176dc <_scanf_i+0x1d4>
 8017688:	6822      	ldr	r2, [r4, #0]
 801768a:	f012 0210 	ands.w	r2, r2, #16
 801768e:	d113      	bne.n	80176b8 <_scanf_i+0x1b0>
 8017690:	702a      	strb	r2, [r5, #0]
 8017692:	6863      	ldr	r3, [r4, #4]
 8017694:	9e00      	ldr	r6, [sp, #0]
 8017696:	4649      	mov	r1, r9
 8017698:	4658      	mov	r0, fp
 801769a:	47b0      	blx	r6
 801769c:	f8da 3000 	ldr.w	r3, [sl]
 80176a0:	6821      	ldr	r1, [r4, #0]
 80176a2:	1d1a      	adds	r2, r3, #4
 80176a4:	f8ca 2000 	str.w	r2, [sl]
 80176a8:	f011 0f20 	tst.w	r1, #32
 80176ac:	681b      	ldr	r3, [r3, #0]
 80176ae:	d010      	beq.n	80176d2 <_scanf_i+0x1ca>
 80176b0:	6018      	str	r0, [r3, #0]
 80176b2:	68e3      	ldr	r3, [r4, #12]
 80176b4:	3301      	adds	r3, #1
 80176b6:	60e3      	str	r3, [r4, #12]
 80176b8:	eba5 0509 	sub.w	r5, r5, r9
 80176bc:	44a8      	add	r8, r5
 80176be:	6925      	ldr	r5, [r4, #16]
 80176c0:	4445      	add	r5, r8
 80176c2:	6125      	str	r5, [r4, #16]
 80176c4:	2000      	movs	r0, #0
 80176c6:	b007      	add	sp, #28
 80176c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176cc:	f04f 0800 	mov.w	r8, #0
 80176d0:	e7ca      	b.n	8017668 <_scanf_i+0x160>
 80176d2:	07ca      	lsls	r2, r1, #31
 80176d4:	bf4c      	ite	mi
 80176d6:	8018      	strhmi	r0, [r3, #0]
 80176d8:	6018      	strpl	r0, [r3, #0]
 80176da:	e7ea      	b.n	80176b2 <_scanf_i+0x1aa>
 80176dc:	2001      	movs	r0, #1
 80176de:	e7f2      	b.n	80176c6 <_scanf_i+0x1be>
 80176e0:	08017f20 	.word	0x08017f20
 80176e4:	08015129 	.word	0x08015129
 80176e8:	0801788d 	.word	0x0801788d
 80176ec:	080183dd 	.word	0x080183dd

080176f0 <_sbrk_r>:
 80176f0:	b538      	push	{r3, r4, r5, lr}
 80176f2:	4c06      	ldr	r4, [pc, #24]	; (801770c <_sbrk_r+0x1c>)
 80176f4:	2300      	movs	r3, #0
 80176f6:	4605      	mov	r5, r0
 80176f8:	4608      	mov	r0, r1
 80176fa:	6023      	str	r3, [r4, #0]
 80176fc:	f7ee feb0 	bl	8006460 <_sbrk>
 8017700:	1c43      	adds	r3, r0, #1
 8017702:	d102      	bne.n	801770a <_sbrk_r+0x1a>
 8017704:	6823      	ldr	r3, [r4, #0]
 8017706:	b103      	cbz	r3, 801770a <_sbrk_r+0x1a>
 8017708:	602b      	str	r3, [r5, #0]
 801770a:	bd38      	pop	{r3, r4, r5, pc}
 801770c:	2003ddac 	.word	0x2003ddac

08017710 <__sccl>:
 8017710:	b570      	push	{r4, r5, r6, lr}
 8017712:	780b      	ldrb	r3, [r1, #0]
 8017714:	2b5e      	cmp	r3, #94	; 0x5e
 8017716:	bf13      	iteet	ne
 8017718:	1c4a      	addne	r2, r1, #1
 801771a:	1c8a      	addeq	r2, r1, #2
 801771c:	784b      	ldrbeq	r3, [r1, #1]
 801771e:	2100      	movne	r1, #0
 8017720:	bf08      	it	eq
 8017722:	2101      	moveq	r1, #1
 8017724:	1e44      	subs	r4, r0, #1
 8017726:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801772a:	f804 1f01 	strb.w	r1, [r4, #1]!
 801772e:	42ac      	cmp	r4, r5
 8017730:	d1fb      	bne.n	801772a <__sccl+0x1a>
 8017732:	b913      	cbnz	r3, 801773a <__sccl+0x2a>
 8017734:	3a01      	subs	r2, #1
 8017736:	4610      	mov	r0, r2
 8017738:	bd70      	pop	{r4, r5, r6, pc}
 801773a:	f081 0401 	eor.w	r4, r1, #1
 801773e:	54c4      	strb	r4, [r0, r3]
 8017740:	1c51      	adds	r1, r2, #1
 8017742:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017746:	2d2d      	cmp	r5, #45	; 0x2d
 8017748:	f101 36ff 	add.w	r6, r1, #4294967295
 801774c:	460a      	mov	r2, r1
 801774e:	d006      	beq.n	801775e <__sccl+0x4e>
 8017750:	2d5d      	cmp	r5, #93	; 0x5d
 8017752:	d0f0      	beq.n	8017736 <__sccl+0x26>
 8017754:	b90d      	cbnz	r5, 801775a <__sccl+0x4a>
 8017756:	4632      	mov	r2, r6
 8017758:	e7ed      	b.n	8017736 <__sccl+0x26>
 801775a:	462b      	mov	r3, r5
 801775c:	e7ef      	b.n	801773e <__sccl+0x2e>
 801775e:	780e      	ldrb	r6, [r1, #0]
 8017760:	2e5d      	cmp	r6, #93	; 0x5d
 8017762:	d0fa      	beq.n	801775a <__sccl+0x4a>
 8017764:	42b3      	cmp	r3, r6
 8017766:	dcf8      	bgt.n	801775a <__sccl+0x4a>
 8017768:	3301      	adds	r3, #1
 801776a:	429e      	cmp	r6, r3
 801776c:	54c4      	strb	r4, [r0, r3]
 801776e:	dcfb      	bgt.n	8017768 <__sccl+0x58>
 8017770:	3102      	adds	r1, #2
 8017772:	e7e6      	b.n	8017742 <__sccl+0x32>

08017774 <strncmp>:
 8017774:	b510      	push	{r4, lr}
 8017776:	b16a      	cbz	r2, 8017794 <strncmp+0x20>
 8017778:	3901      	subs	r1, #1
 801777a:	1884      	adds	r4, r0, r2
 801777c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017780:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017784:	4293      	cmp	r3, r2
 8017786:	d103      	bne.n	8017790 <strncmp+0x1c>
 8017788:	42a0      	cmp	r0, r4
 801778a:	d001      	beq.n	8017790 <strncmp+0x1c>
 801778c:	2b00      	cmp	r3, #0
 801778e:	d1f5      	bne.n	801777c <strncmp+0x8>
 8017790:	1a98      	subs	r0, r3, r2
 8017792:	bd10      	pop	{r4, pc}
 8017794:	4610      	mov	r0, r2
 8017796:	e7fc      	b.n	8017792 <strncmp+0x1e>

08017798 <_strtoul_l.isra.0>:
 8017798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801779c:	4680      	mov	r8, r0
 801779e:	4689      	mov	r9, r1
 80177a0:	4692      	mov	sl, r2
 80177a2:	461e      	mov	r6, r3
 80177a4:	460f      	mov	r7, r1
 80177a6:	463d      	mov	r5, r7
 80177a8:	9808      	ldr	r0, [sp, #32]
 80177aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80177ae:	f7fe fe59 	bl	8016464 <__locale_ctype_ptr_l>
 80177b2:	4420      	add	r0, r4
 80177b4:	7843      	ldrb	r3, [r0, #1]
 80177b6:	f013 0308 	ands.w	r3, r3, #8
 80177ba:	d130      	bne.n	801781e <_strtoul_l.isra.0+0x86>
 80177bc:	2c2d      	cmp	r4, #45	; 0x2d
 80177be:	d130      	bne.n	8017822 <_strtoul_l.isra.0+0x8a>
 80177c0:	787c      	ldrb	r4, [r7, #1]
 80177c2:	1cbd      	adds	r5, r7, #2
 80177c4:	2101      	movs	r1, #1
 80177c6:	2e00      	cmp	r6, #0
 80177c8:	d05c      	beq.n	8017884 <_strtoul_l.isra.0+0xec>
 80177ca:	2e10      	cmp	r6, #16
 80177cc:	d109      	bne.n	80177e2 <_strtoul_l.isra.0+0x4a>
 80177ce:	2c30      	cmp	r4, #48	; 0x30
 80177d0:	d107      	bne.n	80177e2 <_strtoul_l.isra.0+0x4a>
 80177d2:	782b      	ldrb	r3, [r5, #0]
 80177d4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80177d8:	2b58      	cmp	r3, #88	; 0x58
 80177da:	d14e      	bne.n	801787a <_strtoul_l.isra.0+0xe2>
 80177dc:	786c      	ldrb	r4, [r5, #1]
 80177de:	2610      	movs	r6, #16
 80177e0:	3502      	adds	r5, #2
 80177e2:	f04f 32ff 	mov.w	r2, #4294967295
 80177e6:	2300      	movs	r3, #0
 80177e8:	fbb2 f2f6 	udiv	r2, r2, r6
 80177ec:	fb06 fc02 	mul.w	ip, r6, r2
 80177f0:	ea6f 0c0c 	mvn.w	ip, ip
 80177f4:	4618      	mov	r0, r3
 80177f6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80177fa:	2f09      	cmp	r7, #9
 80177fc:	d817      	bhi.n	801782e <_strtoul_l.isra.0+0x96>
 80177fe:	463c      	mov	r4, r7
 8017800:	42a6      	cmp	r6, r4
 8017802:	dd23      	ble.n	801784c <_strtoul_l.isra.0+0xb4>
 8017804:	2b00      	cmp	r3, #0
 8017806:	db1e      	blt.n	8017846 <_strtoul_l.isra.0+0xae>
 8017808:	4282      	cmp	r2, r0
 801780a:	d31c      	bcc.n	8017846 <_strtoul_l.isra.0+0xae>
 801780c:	d101      	bne.n	8017812 <_strtoul_l.isra.0+0x7a>
 801780e:	45a4      	cmp	ip, r4
 8017810:	db19      	blt.n	8017846 <_strtoul_l.isra.0+0xae>
 8017812:	fb00 4006 	mla	r0, r0, r6, r4
 8017816:	2301      	movs	r3, #1
 8017818:	f815 4b01 	ldrb.w	r4, [r5], #1
 801781c:	e7eb      	b.n	80177f6 <_strtoul_l.isra.0+0x5e>
 801781e:	462f      	mov	r7, r5
 8017820:	e7c1      	b.n	80177a6 <_strtoul_l.isra.0+0xe>
 8017822:	2c2b      	cmp	r4, #43	; 0x2b
 8017824:	bf04      	itt	eq
 8017826:	1cbd      	addeq	r5, r7, #2
 8017828:	787c      	ldrbeq	r4, [r7, #1]
 801782a:	4619      	mov	r1, r3
 801782c:	e7cb      	b.n	80177c6 <_strtoul_l.isra.0+0x2e>
 801782e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017832:	2f19      	cmp	r7, #25
 8017834:	d801      	bhi.n	801783a <_strtoul_l.isra.0+0xa2>
 8017836:	3c37      	subs	r4, #55	; 0x37
 8017838:	e7e2      	b.n	8017800 <_strtoul_l.isra.0+0x68>
 801783a:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801783e:	2f19      	cmp	r7, #25
 8017840:	d804      	bhi.n	801784c <_strtoul_l.isra.0+0xb4>
 8017842:	3c57      	subs	r4, #87	; 0x57
 8017844:	e7dc      	b.n	8017800 <_strtoul_l.isra.0+0x68>
 8017846:	f04f 33ff 	mov.w	r3, #4294967295
 801784a:	e7e5      	b.n	8017818 <_strtoul_l.isra.0+0x80>
 801784c:	2b00      	cmp	r3, #0
 801784e:	da09      	bge.n	8017864 <_strtoul_l.isra.0+0xcc>
 8017850:	2322      	movs	r3, #34	; 0x22
 8017852:	f8c8 3000 	str.w	r3, [r8]
 8017856:	f04f 30ff 	mov.w	r0, #4294967295
 801785a:	f1ba 0f00 	cmp.w	sl, #0
 801785e:	d107      	bne.n	8017870 <_strtoul_l.isra.0+0xd8>
 8017860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017864:	b101      	cbz	r1, 8017868 <_strtoul_l.isra.0+0xd0>
 8017866:	4240      	negs	r0, r0
 8017868:	f1ba 0f00 	cmp.w	sl, #0
 801786c:	d0f8      	beq.n	8017860 <_strtoul_l.isra.0+0xc8>
 801786e:	b10b      	cbz	r3, 8017874 <_strtoul_l.isra.0+0xdc>
 8017870:	f105 39ff 	add.w	r9, r5, #4294967295
 8017874:	f8ca 9000 	str.w	r9, [sl]
 8017878:	e7f2      	b.n	8017860 <_strtoul_l.isra.0+0xc8>
 801787a:	2430      	movs	r4, #48	; 0x30
 801787c:	2e00      	cmp	r6, #0
 801787e:	d1b0      	bne.n	80177e2 <_strtoul_l.isra.0+0x4a>
 8017880:	2608      	movs	r6, #8
 8017882:	e7ae      	b.n	80177e2 <_strtoul_l.isra.0+0x4a>
 8017884:	2c30      	cmp	r4, #48	; 0x30
 8017886:	d0a4      	beq.n	80177d2 <_strtoul_l.isra.0+0x3a>
 8017888:	260a      	movs	r6, #10
 801788a:	e7aa      	b.n	80177e2 <_strtoul_l.isra.0+0x4a>

0801788c <_strtoul_r>:
 801788c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801788e:	4c06      	ldr	r4, [pc, #24]	; (80178a8 <_strtoul_r+0x1c>)
 8017890:	4d06      	ldr	r5, [pc, #24]	; (80178ac <_strtoul_r+0x20>)
 8017892:	6824      	ldr	r4, [r4, #0]
 8017894:	6a24      	ldr	r4, [r4, #32]
 8017896:	2c00      	cmp	r4, #0
 8017898:	bf08      	it	eq
 801789a:	462c      	moveq	r4, r5
 801789c:	9400      	str	r4, [sp, #0]
 801789e:	f7ff ff7b 	bl	8017798 <_strtoul_l.isra.0>
 80178a2:	b003      	add	sp, #12
 80178a4:	bd30      	pop	{r4, r5, pc}
 80178a6:	bf00      	nop
 80178a8:	2000000c 	.word	0x2000000c
 80178ac:	20000070 	.word	0x20000070

080178b0 <__submore>:
 80178b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178b4:	460c      	mov	r4, r1
 80178b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80178b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80178bc:	4299      	cmp	r1, r3
 80178be:	d11d      	bne.n	80178fc <__submore+0x4c>
 80178c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80178c4:	f7ff fa66 	bl	8016d94 <_malloc_r>
 80178c8:	b918      	cbnz	r0, 80178d2 <__submore+0x22>
 80178ca:	f04f 30ff 	mov.w	r0, #4294967295
 80178ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80178d6:	63a3      	str	r3, [r4, #56]	; 0x38
 80178d8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80178dc:	6360      	str	r0, [r4, #52]	; 0x34
 80178de:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80178e2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80178e6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80178ea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80178ee:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80178f2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80178f6:	6020      	str	r0, [r4, #0]
 80178f8:	2000      	movs	r0, #0
 80178fa:	e7e8      	b.n	80178ce <__submore+0x1e>
 80178fc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80178fe:	0077      	lsls	r7, r6, #1
 8017900:	463a      	mov	r2, r7
 8017902:	f000 f837 	bl	8017974 <_realloc_r>
 8017906:	4605      	mov	r5, r0
 8017908:	2800      	cmp	r0, #0
 801790a:	d0de      	beq.n	80178ca <__submore+0x1a>
 801790c:	eb00 0806 	add.w	r8, r0, r6
 8017910:	4601      	mov	r1, r0
 8017912:	4632      	mov	r2, r6
 8017914:	4640      	mov	r0, r8
 8017916:	f7fb fe8b 	bl	8013630 <memcpy>
 801791a:	f8c4 8000 	str.w	r8, [r4]
 801791e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8017922:	e7e9      	b.n	80178f8 <__submore+0x48>

08017924 <__ascii_wctomb>:
 8017924:	b149      	cbz	r1, 801793a <__ascii_wctomb+0x16>
 8017926:	2aff      	cmp	r2, #255	; 0xff
 8017928:	bf85      	ittet	hi
 801792a:	238a      	movhi	r3, #138	; 0x8a
 801792c:	6003      	strhi	r3, [r0, #0]
 801792e:	700a      	strbls	r2, [r1, #0]
 8017930:	f04f 30ff 	movhi.w	r0, #4294967295
 8017934:	bf98      	it	ls
 8017936:	2001      	movls	r0, #1
 8017938:	4770      	bx	lr
 801793a:	4608      	mov	r0, r1
 801793c:	4770      	bx	lr

0801793e <memmove>:
 801793e:	4288      	cmp	r0, r1
 8017940:	b510      	push	{r4, lr}
 8017942:	eb01 0302 	add.w	r3, r1, r2
 8017946:	d807      	bhi.n	8017958 <memmove+0x1a>
 8017948:	1e42      	subs	r2, r0, #1
 801794a:	4299      	cmp	r1, r3
 801794c:	d00a      	beq.n	8017964 <memmove+0x26>
 801794e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017952:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017956:	e7f8      	b.n	801794a <memmove+0xc>
 8017958:	4283      	cmp	r3, r0
 801795a:	d9f5      	bls.n	8017948 <memmove+0xa>
 801795c:	1881      	adds	r1, r0, r2
 801795e:	1ad2      	subs	r2, r2, r3
 8017960:	42d3      	cmn	r3, r2
 8017962:	d100      	bne.n	8017966 <memmove+0x28>
 8017964:	bd10      	pop	{r4, pc}
 8017966:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801796a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801796e:	e7f7      	b.n	8017960 <memmove+0x22>

08017970 <__malloc_lock>:
 8017970:	4770      	bx	lr

08017972 <__malloc_unlock>:
 8017972:	4770      	bx	lr

08017974 <_realloc_r>:
 8017974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017976:	4607      	mov	r7, r0
 8017978:	4614      	mov	r4, r2
 801797a:	460e      	mov	r6, r1
 801797c:	b921      	cbnz	r1, 8017988 <_realloc_r+0x14>
 801797e:	4611      	mov	r1, r2
 8017980:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017984:	f7ff ba06 	b.w	8016d94 <_malloc_r>
 8017988:	b922      	cbnz	r2, 8017994 <_realloc_r+0x20>
 801798a:	f7ff f9b5 	bl	8016cf8 <_free_r>
 801798e:	4625      	mov	r5, r4
 8017990:	4628      	mov	r0, r5
 8017992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017994:	f000 f814 	bl	80179c0 <_malloc_usable_size_r>
 8017998:	42a0      	cmp	r0, r4
 801799a:	d20f      	bcs.n	80179bc <_realloc_r+0x48>
 801799c:	4621      	mov	r1, r4
 801799e:	4638      	mov	r0, r7
 80179a0:	f7ff f9f8 	bl	8016d94 <_malloc_r>
 80179a4:	4605      	mov	r5, r0
 80179a6:	2800      	cmp	r0, #0
 80179a8:	d0f2      	beq.n	8017990 <_realloc_r+0x1c>
 80179aa:	4631      	mov	r1, r6
 80179ac:	4622      	mov	r2, r4
 80179ae:	f7fb fe3f 	bl	8013630 <memcpy>
 80179b2:	4631      	mov	r1, r6
 80179b4:	4638      	mov	r0, r7
 80179b6:	f7ff f99f 	bl	8016cf8 <_free_r>
 80179ba:	e7e9      	b.n	8017990 <_realloc_r+0x1c>
 80179bc:	4635      	mov	r5, r6
 80179be:	e7e7      	b.n	8017990 <_realloc_r+0x1c>

080179c0 <_malloc_usable_size_r>:
 80179c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80179c4:	1f18      	subs	r0, r3, #4
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	bfbc      	itt	lt
 80179ca:	580b      	ldrlt	r3, [r1, r0]
 80179cc:	18c0      	addlt	r0, r0, r3
 80179ce:	4770      	bx	lr

080179d0 <_init>:
 80179d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179d2:	bf00      	nop
 80179d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179d6:	bc08      	pop	{r3}
 80179d8:	469e      	mov	lr, r3
 80179da:	4770      	bx	lr

080179dc <_fini>:
 80179dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179de:	bf00      	nop
 80179e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80179e2:	bc08      	pop	{r3}
 80179e4:	469e      	mov	lr, r3
 80179e6:	4770      	bx	lr
