vendor_name = ModelSim
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform1.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform2.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/switchXY.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/rf_edge_det.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform3.vwf
source_file = 1, simulation/Waveform.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/sumInc.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncDecMux.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/oneDigCount.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform4.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform5.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform6.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform7.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform8.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform9.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform10.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/twoDigCount.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform11.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform12.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/twotwoDigCountDec.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncvar.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/sumDecvar.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/sumIncDecMuxVar.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/oneDigCountVar.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform13.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform14.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/lab_02.bdf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform15.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/Waveform16.vwf
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ehg2004/intelFPGA_lite/projects/lab_02/db/lab_02.cbx.xml
design_name = hard_block
design_name = lab_02
instance = comp, \pin_name2~output\, pin_name2~output, lab_02, 1
instance = comp, \pin_name3~output\, pin_name3~output, lab_02, 1
instance = comp, \pin_name4~output\, pin_name4~output, lab_02, 1
instance = comp, \pin_name5~output\, pin_name5~output, lab_02, 1
instance = comp, \pin_name1~input\, pin_name1~input, lab_02, 1
instance = comp, \inst~0\, inst~0, lab_02, 1
instance = comp, \inst3~0\, inst3~0, lab_02, 1
instance = comp, \inst3~feeder\, inst3~feeder, lab_02, 1
instance = comp, \inst4~0\, inst4~0, lab_02, 1
instance = comp, \inst4~feeder\, inst4~feeder, lab_02, 1
instance = comp, \inst5~0\, inst5~0, lab_02, 1
instance = comp, \inst2~feeder\, inst2~feeder, lab_02, 1
instance = comp, \inst8~0\, inst8~0, lab_02, 1
