{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537304526246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537304526253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 15:02:05 2018 " "Processing started: Tue Sep 18 15:02:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537304526253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304526253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304526253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537304528688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537304528688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_logical_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_logical_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Logical_tb " "Found entity 1: FSM_Logical_tb" {  } { { "FSM_Logical_tb.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/FSM_Logical_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_logical.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Logical " "Found entity 1: FSM_Logical" {  } { { "FSM_Logical.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/FSM_Logical.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexTo7Seg " "Found entity 1: hexTo7Seg" {  } { { "hexTo7Seg.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/hexTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fibfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibfsm " "Found entity 1: fibfsm" {  } { { "fibfsm.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/fibfsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3710alu.v 1 1 " "Found 1 design units, including 1 entities, in source file _3710alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3710alu " "Found entity 1: _3710alu" {  } { { "_3710alu.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/_3710alu.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_tb " "Found entity 1: Wrapper_tb" {  } { { "Wrapper_tb.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/Wrapper_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu_datapath " "Found entity 1: cpu_alu_datapath" {  } { { "Wrapper.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "regfile.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/regfile.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553810 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "regfile.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/regfile.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553810 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegBank " "Found entity 3: RegBank" {  } { { "regfile.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/regfile.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553810 ""} { "Info" "ISGN_ENTITY_NAME" "4 flagsUpdate " "Found entity 4: flagsUpdate" {  } { { "regfile.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/regfile.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibfsm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fibfsm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibfsm_tb " "Found entity 1: fibfsm_tb" {  } { { "fibfsm_tb.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/fibfsm_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537304553817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304553817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibfsm " "Elaborating entity \"fibfsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537304554591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_alu_datapath cpu_alu_datapath:datapath " "Elaborating entity \"cpu_alu_datapath\" for hierarchy \"cpu_alu_datapath:datapath\"" {  } { { "fibfsm.v" "datapath" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/fibfsm.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304557937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank cpu_alu_datapath:datapath\|RegBank:reg_bank " "Elaborating entity \"RegBank\" for hierarchy \"cpu_alu_datapath:datapath\|RegBank:reg_bank\"" {  } { { "Wrapper.v" "reg_bank" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/Wrapper.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304558026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu_alu_datapath:datapath\|RegBank:reg_bank\|regfile:Inst0 " "Elaborating entity \"regfile\" for hierarchy \"cpu_alu_datapath:datapath\|RegBank:reg_bank\|regfile:Inst0\"" {  } { { "regfile.v" "Inst0" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/regfile.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304558035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16to1 cpu_alu_datapath:datapath\|Mux16to1:muxA " "Elaborating entity \"Mux16to1\" for hierarchy \"cpu_alu_datapath:datapath\|Mux16to1:muxA\"" {  } { { "Wrapper.v" "muxA" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/Wrapper.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304558247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3710alu cpu_alu_datapath:datapath\|_3710alu:alu " "Elaborating entity \"_3710alu\" for hierarchy \"cpu_alu_datapath:datapath\|_3710alu:alu\"" {  } { { "Wrapper.v" "alu" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/Wrapper.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304558254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagsUpdate cpu_alu_datapath:datapath\|flagsUpdate:flags " "Elaborating entity \"flagsUpdate\" for hierarchy \"cpu_alu_datapath:datapath\|flagsUpdate:flags\"" {  } { { "Wrapper.v" "flags" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/Wrapper.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304558262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexTo7Seg hexTo7Seg:firstO " "Elaborating entity \"hexTo7Seg\" for hierarchy \"hexTo7Seg:firstO\"" {  } { { "fibfsm.v" "firstO" { Text "C:/Users/steen/Desktop/ECE-3710/regfile/fibfsm.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304558266 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1537304565798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537304566959 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537304570364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537304575207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537304575207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537304577632 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537304577632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "492 " "Implemented 492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537304577632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537304577632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537304577813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 18 15:02:57 2018 " "Processing ended: Tue Sep 18 15:02:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537304577813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537304577813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537304577813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537304577813 ""}
