// Seed: 383400553
module module_0 (
    input uwire id_0,
    input wand  id_1
);
endmodule
module module_1 (
    input  wire id_0
    , id_5,
    output wire id_1,
    input  wire id_2,
    input  wor  id_3
);
  assign id_5 = id_5;
  wire id_6;
  wire id_7;
  genvar id_8;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire id_9;
  wire id_10;
endmodule
module module_2;
  always $display(id_1);
  wire id_2;
  tri1 id_3, id_4 = 1, id_5, id_6;
  assign id_3 = id_1;
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_4 <= #1 1;
  reg id_5;
  always
    if (1 ^ id_1)
      if (id_2) begin : LABEL_0
        id_5 <= id_1;
        {1 - 1} = (id_5);
        #1 id_2 <= id_2;
        id_3 += "" !== id_2;
        id_4 <= 1;
        begin : LABEL_0
          if (id_2) id_5 <= 1;
          id_3 = id_1;
        end
        id_1 = id_1;
        id_3 <= id_1;
        @(*) id_1 <= id_5;
      end else begin : LABEL_0
        id_3 = id_2;
      end
  module_2 modCall_1 ();
  assign modCall_1.type_8 = 0;
  wor id_6 = 1;
  assign id_3 = !id_5;
  wire id_7;
endmodule
