var group___s_t_m32_f411xx___drivers =
[
    [ "Cortex-M4 Processor Specifics", "group___cortex___m4___specifics.html", null ],
    [ "Memory Base Addresses", "group___memory___base___addresses.html", "group___memory___base___addresses" ],
    [ "Bus Base Addresses", "group___bus___base___addresses.html", "group___bus___base___addresses" ],
    [ "AHB1 Peripherals", "group___a_h_b1___peripherals.html", "group___a_h_b1___peripherals" ],
    [ "APB1 Peripherals", "group___a_p_b1___peripherals.html", "group___a_p_b1___peripherals" ],
    [ "APB2 Peripherals", "group___a_p_b2___peripherals.html", "group___a_p_b2___peripherals" ],
    [ "Peripheral Register Structures", "group___peripheral___registers.html", "group___peripheral___registers" ],
    [ "Peripheral Definitions", "group___peripheral___defs.html", null ],
    [ "Peripheral Clock Enable Macros", "group___clock___enable___macros.html", null ],
    [ "Peripheral Clock Disable Macros", "group___clock___disable___macros.html", null ],
    [ "Peripheral Reset Macros", "group___reset___macros.html", null ],
    [ "Interrupt Request (IRQ) Numbers", "group___i_r_q___numbers.html", "group___i_r_q___numbers" ],
    [ "Generic Helper Macros", "group___generic___macros.html", null ],
    [ "SPI Bit Definitions", "group___s_p_i___bit___definitions.html", "group___s_p_i___bit___definitions" ],
    [ "GPIO Driver", "group___g_p_i_o___driver.html", "group___g_p_i_o___driver" ],
    [ "SPI Driver", "group___s_p_i___driver.html", "group___s_p_i___driver" ],
    [ "USART Driver", "group___u_s_a_r_t___driver.html", "group___u_s_a_r_t___driver" ]
];