Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 30 17:51:17 2022
| Host         : LAPTOP-TTBI6Q3I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LogisimToplevelShell_control_sets_placed.rpt
| Design       : LogisimToplevelShell
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   277 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      6 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |          268 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           10 |
| No           | No                    | Yes                    |              20 |            9 |
| No           | Yes                   | No                     |             298 |           52 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             436 |          146 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                          Enable Signal                          |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+
|  Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_3_1/s_LOGISIM_NET_20 |                                                                 | Single_Cycle_CPU_1_int_0/Comparator_4/s_LOGISIM_NET_44                             |                1 |              2 |
|  Single_Cycle_CPU_1_int_0/REGISTER_FILE_6/s_LOGISIM_NET_16                               |                                                                 | Single_Cycle_CPU_1_int_0/Comparator_4/s_LOGISIM_NET_110                            |                1 |              2 |
|  IR4_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_4_1/Reset0      |                1 |              2 |
|  IR1_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_1_1/Reset02_out |                1 |              2 |
|  IR2_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_2_1/Reset01_out |                1 |              2 |
|  IR3_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/Interrupt_Request_Register_1_int_1/D_Flip_3_1/Reset00_out |                1 |              2 |
|  FPGADigit_0/u_divider/CLK                                                               |                                                                 |                                                                                    |                1 |              6 |
|  clk_for_display/inst/clk_out1                                                           |                                                                 |                                                                                    |                5 |             10 |
|  s_LOGISIM_NET_147                                                                       |                                                                 | Rst_IBUF                                                                           |                5 |             12 |
|  Clk_IBUF_BUFG                                                                           |                                                                 |                                                                                    |                4 |             16 |
|  clk_for_display/inst/clk_out1                                                           | vga_display/vga_sync_generator/y_counter_0                      | vga_display/vga_sync_generator/y_counter[10]_i_1_n_0                               |                3 |             20 |
|  clk_for_display/inst/clk_out1                                                           |                                                                 | vga_display/vga_sync_generator/y_counter_0                                         |                6 |             22 |
|  clk_for_display/inst/clk_out1                                                           |                                                                 | vga_display/vga[11]_i_1_n_0                                                        |               12 |             24 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]             |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_0           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_124         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_142         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_147         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_14          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_15          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_111         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_104         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_150         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_109         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_121         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_136         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_151         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_153         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_154         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_156         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_102         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_13          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_146         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_155         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_125         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_148         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_113         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_139         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_119         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_133         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_145         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_117         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_123         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_12          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_144         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_110         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_114         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_129         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_1           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_120         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_130         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_105         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_107         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_128         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_143         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_10          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_131         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_122         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_134         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_137         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_149         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_152         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_100         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_108         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_11          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_127         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_112         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_101         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_118         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_115         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_135         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_132         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_138         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_116         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_103         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_140         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_106         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_126         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_141         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_181         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_32          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_34          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_35          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_169         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_184         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_19          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_166         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_159         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_163         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_179         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_16          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_30          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_164         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_191         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_36          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_188         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_182         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_2           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_170         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_33          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_176         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_183         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_187         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_174         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_180         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_177         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_160         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_168         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_171         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_23          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_178         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_28          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_37          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_190         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_22          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_38          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_29          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_26          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_18          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_31          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_172         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_157         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_165         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_185         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_167         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_186         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_17          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_175         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_21          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_158         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_189         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_161         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_162         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_173         |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_24          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_25          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_20          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_27          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_3           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_55          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_89          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_91          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_71          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_7           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_68          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_39          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_76          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_83          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_52          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_85          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_87          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_93          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_42          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_84          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_44          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_94          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_96          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_79          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_56          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_97          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_70          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_40          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_5           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_81          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_82          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_48          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_54          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_45          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_43          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_50          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_60          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_65          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_78          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_51          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_9           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_90          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_59          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_69          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_75          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_92          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_63          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_53          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_95          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_8           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_4           |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_77          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_58          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_61          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_74          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_88          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_66          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_49          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_67          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_46          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_62          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_72          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_73          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_47          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_64          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_41          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_57          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_80          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_86          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_98          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           | Single_Cycle_CPU_1_int_0/REGISTER_FILE_8/vga_reg[6]_99          |                                                                                    |                4 |             32 |
|  Clk_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/divider_cpu2/clk_N_0                                      |                8 |             62 |
|  Clk_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/divider_cpu4/clk_N                                        |                8 |             62 |
|  Clk_IBUF_BUFG                                                                           |                                                                 | Single_Cycle_CPU_1_int_0/divider_cpu3/clk_N_0                                      |                8 |             62 |
|  Clk_IBUF_BUFG                                                                           |                                                                 | FPGADigit_0/u_divider/clk_N                                                        |                8 |             62 |
|  Single_Cycle_CPU_1_int_0/divider_cpu3/CLK                                               | Single_Cycle_CPU_1_int_0/REGISTER_FILE_3/E[0]                   | Rst_IBUF                                                                           |               27 |             62 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_LOGISIM_NET_86       | Rst_IBUF                                                                           |               50 |            178 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/p_0_in                 |                                                                                    |               12 |            192 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_LOGISIM_NET_37       | Rst_IBUF                                                                           |               69 |            196 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_15  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_16  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_30  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_43  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_22  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_42  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_10 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_11 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_13 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_13  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_0   |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_0  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_1  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_2  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_3  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_27  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_4  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_17  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_12  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_19  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_9   |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_26  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_37  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_24  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_12 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_25  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_5  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_29  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_35  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_31  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_23  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_39  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_21  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_41  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_38  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_20  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_18  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_32  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_44  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_45  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_28  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_11  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_33  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_40  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_14  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_34  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_36  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[1]_10  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_11 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_2  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_0  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_9  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_5  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_6  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_4  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_7  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_12 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_1  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_6  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_3  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_9  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_8  |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[28]_10 |                                                                                    |               32 |            256 |
|  s_LOGISIM_NET_147                                                                       | Single_Cycle_CPU_1_int_0/REGISTER_FILE_1/s_state_reg_reg[24]_7  |                                                                                    |               32 |            256 |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+


