#--------------------------------------------------------------------------
#
#  Unpublished work. Copyright 2022 Siemens
#
#  This material contains trade secrets or otherwise confidential 
#  information owned by Siemens Industry Software Inc. or its affiliates 
#  (collectively, SISW), or its licensors. Access to and use of this 
#  information is strictly limited as set forth in the Customer's 
#  applicable agreements with SISW.
#
#--------------------------------------------------------------------------
#  File created by: Tessent Shell
#          Version: 2022.4
#       Created on: Sun Nov  5 08:58:04 PST 2023
#--------------------------------------------------------------------------

set synthesis_dictionary {
  design_source_dictionary {
    read1 {
      format verilog_2001
      work_library work
      files ./firebird7_in_gate2_tessent_posedge_clock_dff_reset.v
    }
  }
  designs_dictionary {
    firebird7_in_gate2_tessent_posedge_clock_dff_reset {
      output_files {
        firebird7_in_gate2_tessent_posedge_clock_dff_reset.vg {
          module_name_list firebird7_in_gate2_tessent_posedge_clock_dff_reset
        }
      }
    }
  }
}
