<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>set_csr_clock</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part136.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part138.htm">Next &gt;</a></p><p class="s4" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark226">&zwnj;</a>set_csr_clock<a name="bookmark264">&zwnj;</a></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s23" style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark265">&zwnj;</a>Description</p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="20" alt="image" src="Image_817.png"/></span></p><p class="s29" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">set_csr_clock</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Tcl command sets the clock used for CSR registers. For the ACX_DEVICE_MANAGER to operate</p><p style="text-indent: 0pt;text-align: left;"><span><img width="159" height="20" alt="image" src="Image_818.png"/></span></p><p class="s29" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">use_acx_device_manager</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">correctly, the CSR clock should be set to the system clock. When the              command is</p><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">specified, the clock selection should be automatic. If the CSR clock remains set to the JTAG clock even after</p><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="20" alt="image" src="Image_819.png"/></span></p><p class="s29" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">FCU_CFG_CLKSEL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">specifying the system clock, the board is misconfigured (the</p><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">This condition must be corrected for the design to operate correctly.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="665" height="45" alt="image" src="Image_820.png"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s28" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">set_csr_clock [-system] [-jtag]</p><p style="text-indent: 0pt;text-align: left;"/><p class="s23" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark266">&zwnj;</a>Example</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">pin of the FPGA must be tied to 0).</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s23" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark267">&zwnj;</a>Arguments</p><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s15" style="padding-bottom: 1pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Table 44 â€¢ set_csr_clock Arguments</p><table style="border-collapse:collapse;margin-left:6.065pt" cellspacing="0"><tr style="height:30pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 4pt;text-indent: 0pt;text-align: center;">Argument</p></td><td style="width:328pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 4pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:34pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="54" height="20" alt="image" src="Image_821.png"/></span></p><p class="s22" style="padding-top: 8pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">-system</p></td><td style="width:328pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Sets the system clock to the CSR clock (default).</p></td></tr><tr style="height:34pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="33" height="20" alt="image" src="Image_822.png"/></span></p><p class="s22" style="padding-top: 8pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">-jtag</p></td><td style="width:328pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Sets the JTAG clock to the CSR clock.</p></td></tr></table><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Image_823.png"/></span></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part136.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part138.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
