Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Tue Feb 16 00:34:18 2021
| Host             : LAPTOP-D2IMMG8J running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.853        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.367        |
| Device Static (W)        | 0.486        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.037 |        4 |       --- |             --- |
| CLB Logic               |     0.015 |    11628 |       --- |             --- |
|   LUT as Logic          |     0.015 |     6060 |    242400 |            2.50 |
|   Register              |    <0.001 |     3679 |    484800 |            0.76 |
|   LUT as Shift Register |    <0.001 |       16 |    112800 |            0.01 |
|   CARRY8                |    <0.001 |      197 |     30300 |            0.65 |
|   F7/F8 Muxes           |    <0.001 |      845 |    242400 |            0.35 |
|   Others                |     0.000 |       72 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        80 |            1.25 |
| Signals                 |     0.032 |    13384 |       --- |             --- |
| Block RAM               |     0.155 |    271.5 |       600 |           45.25 |
| MMCM                    |     0.123 |        1 |        10 |           10.00 |
| DSPs                    |     0.001 |       25 |      1920 |            1.30 |
| I/O                     |     0.003 |        5 |       520 |            0.96 |
| Static Power            |     0.486 |          |           |                 |
| Total                   |     0.853 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint     |       0.950 |     0.398 |       0.249 |      0.149 | Unspecified | NA         |
| Vccaux     |       1.800 |     0.164 |       0.068 |      0.096 | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.016 |       0.001 |      0.016 | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram    |       0.950 |     0.020 |       0.004 |      0.016 | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------+-----------------+
| Clock                       | Domain                                              | Constraint (ns) |
+-----------------------------+-----------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0 | design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0 |             7.7 |
| sysclk_125_clk_p            | sysclk_125_clk_p                                    |             8.0 |
+-----------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| design_1_wrapper |     0.367 |
|   design_1_i     |     0.367 |
|     clk_wiz      |     0.126 |
|       inst       |     0.126 |
|     core_0       |     0.240 |
|       inst       |     0.240 |
+------------------+-----------+


