Classic Timing Analyzer report for LVDS_Coder
Mon Mar 19 15:21:43 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.749 ns    ; B[4]        ; tx2[2]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.578 ns    ; tx2[6]~reg0 ; tx2[6]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.773 ns   ; B[6]        ; tx3[4]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 3.749 ns   ; B[4]  ; tx2[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.712 ns   ; hsync ; tx2[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.641 ns   ; G[7]  ; tx3[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.609 ns   ; G[0]  ; tx0[6]~reg0 ; clk      ;
; N/A   ; None         ; 3.607 ns   ; B[0]  ; tx1[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.597 ns   ; B[5]  ; tx2[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.580 ns   ; B[3]  ; tx2[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.504 ns   ; G[1]  ; tx1[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.490 ns   ; G[3]  ; tx1[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.488 ns   ; R[1]  ; tx0[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.465 ns   ; R[7]  ; tx3[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.463 ns   ; de    ; tx2[6]~reg0 ; clk      ;
; N/A   ; None         ; 3.456 ns   ; G[2]  ; tx1[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.451 ns   ; B[2]  ; tx2[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.447 ns   ; B[1]  ; tx1[6]~reg0 ; clk      ;
; N/A   ; None         ; 3.446 ns   ; R[5]  ; tx0[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.350 ns   ; G[4]  ; tx1[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.108 ns   ; R[0]  ; tx0[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.104 ns   ; vsync ; tx2[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.077 ns   ; R[6]  ; tx3[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.074 ns   ; R[2]  ; tx0[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.065 ns   ; G[5]  ; tx1[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.063 ns   ; G[6]  ; tx3[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.062 ns   ; B[7]  ; tx3[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.041 ns   ; R[4]  ; tx0[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.032 ns   ; R[3]  ; tx0[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.021 ns   ; B[6]  ; tx3[4]~reg0 ; clk      ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 7.578 ns   ; tx2[6]~reg0 ; tx2[6] ; clk        ;
; N/A   ; None         ; 7.160 ns   ; tx1[0]~reg0 ; tx1[0] ; clk        ;
; N/A   ; None         ; 6.929 ns   ; tx0[1]~reg0 ; tx0[1] ; clk        ;
; N/A   ; None         ; 6.925 ns   ; tx1[2]~reg0 ; tx1[2] ; clk        ;
; N/A   ; None         ; 6.909 ns   ; tx3[5]~reg0 ; tx3[5] ; clk        ;
; N/A   ; None         ; 6.904 ns   ; tx2[2]~reg0 ; tx2[2] ; clk        ;
; N/A   ; None         ; 6.901 ns   ; tx1[6]~reg0 ; tx1[6] ; clk        ;
; N/A   ; None         ; 6.900 ns   ; tx3[3]~reg0 ; tx3[3] ; clk        ;
; N/A   ; None         ; 6.899 ns   ; tx1[1]~reg0 ; tx1[1] ; clk        ;
; N/A   ; None         ; 6.891 ns   ; tx2[1]~reg0 ; tx2[1] ; clk        ;
; N/A   ; None         ; 6.889 ns   ; tx0[5]~reg0 ; tx0[5] ; clk        ;
; N/A   ; None         ; 6.883 ns   ; tx2[3]~reg0 ; tx2[3] ; clk        ;
; N/A   ; None         ; 6.827 ns   ; tx2[0]~reg0 ; tx2[0] ; clk        ;
; N/A   ; None         ; 6.818 ns   ; tx3[1]~reg0 ; tx3[1] ; clk        ;
; N/A   ; None         ; 6.815 ns   ; tx1[5]~reg0 ; tx1[5] ; clk        ;
; N/A   ; None         ; 6.805 ns   ; tx1[3]~reg0 ; tx1[3] ; clk        ;
; N/A   ; None         ; 6.783 ns   ; tx0[6]~reg0 ; tx0[6] ; clk        ;
; N/A   ; None         ; 6.720 ns   ; tx2[4]~reg0 ; tx2[4] ; clk        ;
; N/A   ; None         ; 6.715 ns   ; tx3[2]~reg0 ; tx3[2] ; clk        ;
; N/A   ; None         ; 6.569 ns   ; tx3[0]~reg0 ; tx3[0] ; clk        ;
; N/A   ; None         ; 6.558 ns   ; tx3[4]~reg0 ; tx3[4] ; clk        ;
; N/A   ; None         ; 6.556 ns   ; tx1[4]~reg0 ; tx1[4] ; clk        ;
; N/A   ; None         ; 6.554 ns   ; tx0[0]~reg0 ; tx0[0] ; clk        ;
; N/A   ; None         ; 6.547 ns   ; tx0[2]~reg0 ; tx0[2] ; clk        ;
; N/A   ; None         ; 6.540 ns   ; tx0[4]~reg0 ; tx0[4] ; clk        ;
; N/A   ; None         ; 6.538 ns   ; tx0[3]~reg0 ; tx0[3] ; clk        ;
; N/A   ; None         ; 6.524 ns   ; tx2[5]~reg0 ; tx2[5] ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -2.773 ns ; B[6]  ; tx3[4]~reg0 ; clk      ;
; N/A           ; None        ; -2.784 ns ; R[3]  ; tx0[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.793 ns ; R[4]  ; tx0[4]~reg0 ; clk      ;
; N/A           ; None        ; -2.814 ns ; B[7]  ; tx3[5]~reg0 ; clk      ;
; N/A           ; None        ; -2.815 ns ; G[6]  ; tx3[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.817 ns ; G[5]  ; tx1[4]~reg0 ; clk      ;
; N/A           ; None        ; -2.826 ns ; R[2]  ; tx0[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.829 ns ; R[6]  ; tx3[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.856 ns ; vsync ; tx2[5]~reg0 ; clk      ;
; N/A           ; None        ; -2.860 ns ; R[0]  ; tx0[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.102 ns ; G[4]  ; tx1[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.198 ns ; R[5]  ; tx0[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.199 ns ; B[1]  ; tx1[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.203 ns ; B[2]  ; tx2[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.208 ns ; G[2]  ; tx1[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.215 ns ; de    ; tx2[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.217 ns ; R[7]  ; tx3[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.240 ns ; R[1]  ; tx0[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.242 ns ; G[3]  ; tx1[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.256 ns ; G[1]  ; tx1[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.332 ns ; B[3]  ; tx2[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.349 ns ; B[5]  ; tx2[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.359 ns ; B[0]  ; tx1[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.361 ns ; G[0]  ; tx0[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.393 ns ; G[7]  ; tx3[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.464 ns ; hsync ; tx2[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.501 ns ; B[4]  ; tx2[2]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 19 15:21:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LVDS_Coder -c LVDS_Coder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "tx2[2]~reg0" (data pin = "B[4]", clock pin = "clk") is 3.749 ns
    Info: + Longest pin to register delay is 6.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_E18; Fanout = 1; PIN Node = 'B[4]'
        Info: 2: + IC(5.401 ns) + CELL(0.413 ns) = 6.658 ns; Loc. = LCFF_X46_Y26_N1; Fanout = 1; REG Node = 'tx2[2]~reg0'
        Info: Total cell delay = 1.257 ns ( 18.88 % )
        Info: Total interconnect delay = 5.401 ns ( 81.12 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.871 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X46_Y26_N1; Fanout = 1; REG Node = 'tx2[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.70 % )
        Info: Total interconnect delay = 1.243 ns ( 43.30 % )
Info: tco from clock "clk" to destination pin "tx2[6]" through register "tx2[6]~reg0" is 7.578 ns
    Info: + Longest clock path from clock "clk" to source register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 1; REG Node = 'tx2[6]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.12 % )
        Info: Total interconnect delay = 1.222 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 1; REG Node = 'tx2[6]~reg0'
        Info: 2: + IC(1.611 ns) + CELL(2.840 ns) = 4.451 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'tx2[6]'
        Info: Total cell delay = 2.840 ns ( 63.81 % )
        Info: Total interconnect delay = 1.611 ns ( 36.19 % )
Info: th for register "tx3[4]~reg0" (data pin = "B[6]", clock pin = "clk") is -2.773 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 1; REG Node = 'tx3[4]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.94 % )
        Info: Total interconnect delay = 1.231 ns ( 43.06 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W4; Fanout = 1; PIN Node = 'B[6]'
        Info: 2: + IC(4.780 ns) + CELL(0.178 ns) = 5.822 ns; Loc. = LCCOMB_X1_Y3_N24; Fanout = 1; COMB Node = 'tx3[4]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.918 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 1; REG Node = 'tx3[4]~reg0'
        Info: Total cell delay = 1.138 ns ( 19.23 % )
        Info: Total interconnect delay = 4.780 ns ( 80.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Mon Mar 19 15:21:43 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


