**本文为之前设计的FIR仿真成功的基础上进一步上板测试**

**由于之前的滤波系数太多了，导致上板的时候，加法器不好设计，我把滤波系数减为8个**

## matlab

```matlab
Fs = 10000; 
N = 4096; 
N1 = 0 : 1/Fs :N/Fs-1/Fs;

in =sin(1000*2*pi*N1) + sin(3000*2*pi*N1) + sin(4000*2*pi*N1);
coeff =[-0.0406,-0.0017,0.1785,0.3767,0.3767,0.1785,-0.0017,-0.0406];
out =conv(in,coeff);%卷积滤波
subplot(2,1,1);
plot(in);
xlabel('滤波前');
axis([0 200 -3 3]);
subplot(2,1,2);
plot(out);
xlabel('滤波后');
axis([100 200 -2 2]);
```

## FPGA

取整：4 27 135 254 254 135 27 4

