module wideexpr_00086(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s7);
  assign y1 = 3'sb011;
  assign y2 = ($signed(5'sb11001))>>>({-(6'sb111110),s6,({2{+(u7)}})&({-(($signed($signed(s3)))>>(((ctrl[5]?-(u7):(ctrl[3]?5'sb10111:1'sb0)))&(s1)))})});
  assign y3 = (s3)^($signed(!((-((6'b001110)!=(6'sb000110)))-(+((ctrl[4]?1'b0:u5))))));
  assign y4 = +((($unsigned(2'b11))|(2'b10))&({1{(ctrl[5]?-(+(s0)):{3{(s6)<<(s4)}})}}));
  assign y5 = 3'sb100;
  assign y6 = $signed((5'b00110)<({1{((ctrl[4]?+(+(($signed(s0))<<((1'sb1)+(5'sb01010)))):(ctrl[0]?1'sb1:(ctrl[2]?s4:$signed($signed(s5))))))>>>(^((3'sb000)&((ctrl[2]?($signed(s3))^(6'sb101000):((ctrl[1]?3'sb111:6'sb011111))|(s6)))))}}));
  assign y7 = 3'sb111;
endmodule
