{
    "BENCHMARKS": {
        "cortex_m0p_mtb": {
            "status": "active",
            "top": "CORTEXM0PLUSINTEGRATIONCS",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/cortex_m0p_mtb/rtl/CORTEXM0PLUSINTEGRATIONCS.v",
           "CLOCK_DATA": {
                "Clock1": "FCLK",
                "Clock2": "SCLK",
                "Clock3": "HCLK",
                "Clock4": "DCLK"
            }
        },
        "oc54x": {
            "status": "active",
            "top": "oc54_cpu",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/oc54x/rtl/oc54x.v",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rs_decoder": {
            "status": "active",
            "top": "oc54_cpu",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/oc54x/rtl/oc54x.v",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rs_decoder": {
            "design":"RTL_Benchmark/Verilog/Cores/rs_decoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "serv_core": {
            "design":"RTL_Benchmark/Verilog/Cores/serv/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "TinyRISCV": {
            "design":"RTL_Benchmark/Verilog/Cores/TinyRISCV/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv_full": {
            "design":"RTL_Benchmark/Verilog/Cores/Vexrisc_full/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv_small": {
            "design":"RTL_Benchmark/Verilog/Cores/Vexrisc_small/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}