#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x556321d966c0 .scope module, "iiitb_lfsr_tb" "iiitb_lfsr_tb" 2 1;
 .timescale 0 0;
v0x556321dbbc80_0 .var "clk", 0 0;
v0x556321dbbd40_0 .var "load", 0 0;
v0x556321dbbe00_0 .net "q", 0 0, L_0x556321dbd9a0;  1 drivers
v0x556321dbbed0_0 .var "rst", 0 0;
v0x556321dbbf70_0 .var "seed", 3 0;
S_0x556321d96850 .scope module, "L" "iiitb_lfsr" 2 7, 3 1 0, S_0x556321d966c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "seed";
    .port_info 4 /INPUT 1 "load";
L_0x556321dbcf20 .functor XOR 1, L_0x556321dbd710, L_0x556321dbd800, C4<0>, C4<0>;
L_0x556321dbd9a0 .functor BUFZ 1, L_0x556321dbcf20, C4<0>, C4<0>, C4<0>;
v0x556321dbaf30_0 .net *"_ivl_11", 0 0, L_0x556321dbcdb0;  1 drivers
v0x556321dbb030_0 .net *"_ivl_13", 0 0, L_0x556321dbce80;  1 drivers
v0x556321dbb110_0 .net *"_ivl_15", 0 0, L_0x556321dbcf90;  1 drivers
v0x556321dbb1d0_0 .net *"_ivl_16", 3 0, L_0x556321dbd0f0;  1 drivers
v0x556321dbb2b0_0 .net *"_ivl_23", 0 0, L_0x556321dbd710;  1 drivers
v0x556321dbb3e0_0 .net *"_ivl_25", 0 0, L_0x556321dbd800;  1 drivers
v0x556321dbb4c0_0 .net "clk", 0 0, v0x556321dbbc80_0;  1 drivers
v0x556321dbb560_0 .net "load", 0 0, v0x556321dbbd40_0;  1 drivers
v0x556321dbb600_0 .net "nextbit", 0 0, L_0x556321dbcf20;  1 drivers
v0x556321dbb750_0 .net "q", 0 0, L_0x556321dbd9a0;  alias, 1 drivers
v0x556321dbb810_0 .net "rst", 0 0, v0x556321dbbed0_0;  1 drivers
v0x556321dbb940_0 .net "seed", 3 0, v0x556321dbbf70_0;  1 drivers
v0x556321dbba20_0 .net "state_in", 3 0, L_0x556321dbc850;  1 drivers
v0x556321dbbb00_0 .net "state_out", 3 0, L_0x556321dbc010;  1 drivers
L_0x556321dbc010 .concat [ 1 1 1 1], v0x556321d880f0_0, v0x556321db8310_0, v0x556321db8920_0, v0x556321db8f20_0;
L_0x556321dbc1d0 .part L_0x556321dbc850, 0, 1;
L_0x556321dbc2d0 .part L_0x556321dbc850, 1, 1;
L_0x556321dbc3a0 .part L_0x556321dbc850, 2, 1;
L_0x556321dbc470 .part L_0x556321dbc850, 3, 1;
L_0x556321dbc850 .concat [ 1 1 1 1], v0x556321db9750_0, v0x556321db9ee0_0, v0x556321dba670_0, v0x556321dbada0_0;
L_0x556321dbca20 .part v0x556321dbbf70_0, 0, 1;
L_0x556321dbcac0 .part v0x556321dbbf70_0, 1, 1;
L_0x556321dbcbb0 .part v0x556321dbbf70_0, 2, 1;
L_0x556321dbcc80 .part v0x556321dbbf70_0, 3, 1;
L_0x556321dbcdb0 .part L_0x556321dbc010, 2, 1;
L_0x556321dbce80 .part L_0x556321dbc010, 1, 1;
L_0x556321dbcf90 .part L_0x556321dbc010, 0, 1;
L_0x556321dbd0f0 .concat [ 1 1 1 1], L_0x556321dbcf20, L_0x556321dbcf90, L_0x556321dbce80, L_0x556321dbcdb0;
L_0x556321dbd2a0 .part L_0x556321dbd0f0, 0, 1;
L_0x556321dbd340 .part L_0x556321dbd0f0, 1, 1;
L_0x556321dbd470 .part L_0x556321dbd0f0, 2, 1;
L_0x556321dbd5a0 .part L_0x556321dbd0f0, 3, 1;
L_0x556321dbd710 .part L_0x556321dbc010, 2, 1;
L_0x556321dbd800 .part L_0x556321dbc010, 3, 1;
S_0x556321d5b0f0 .scope module, "F[0]" "flipflop" 3 9, 4 13 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x556321d887b0_0 .net "clk", 0 0, v0x556321dbbc80_0;  alias, 1 drivers
v0x556321d888b0_0 .net "d", 0 0, L_0x556321dbc1d0;  1 drivers
v0x556321d880f0_0 .var "q", 0 0;
v0x556321d881f0_0 .net "rst", 0 0, v0x556321dbbed0_0;  alias, 1 drivers
E_0x556321d9bec0 .event posedge, v0x556321d881f0_0, v0x556321d887b0_0;
S_0x556321db80f0 .scope module, "F[1]" "flipflop" 3 9, 4 13 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x556321d87a30_0 .net "clk", 0 0, v0x556321dbbc80_0;  alias, 1 drivers
v0x556321d87b30_0 .net "d", 0 0, L_0x556321dbc2d0;  1 drivers
v0x556321db8310_0 .var "q", 0 0;
v0x556321db83e0_0 .net "rst", 0 0, v0x556321dbbed0_0;  alias, 1 drivers
S_0x556321db8540 .scope module, "F[2]" "flipflop" 3 9, 4 13 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x556321db8770_0 .net "clk", 0 0, v0x556321dbbc80_0;  alias, 1 drivers
v0x556321db8860_0 .net "d", 0 0, L_0x556321dbc3a0;  1 drivers
v0x556321db8920_0 .var "q", 0 0;
v0x556321db89c0_0 .net "rst", 0 0, v0x556321dbbed0_0;  alias, 1 drivers
S_0x556321db8b30 .scope module, "F[3]" "flipflop" 3 9, 4 13 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0x556321db8da0_0 .net "clk", 0 0, v0x556321dbbc80_0;  alias, 1 drivers
v0x556321db8e60_0 .net "d", 0 0, L_0x556321dbc470;  1 drivers
v0x556321db8f20_0 .var "q", 0 0;
v0x556321db8ff0_0 .net "rst", 0 0, v0x556321dbbed0_0;  alias, 1 drivers
S_0x556321db9140 .scope module, "M1[0]" "mux" 3 10, 4 1 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x556321dbc5d0 .functor NOT 1, v0x556321dbbd40_0, C4<0>, C4<0>, C4<0>;
v0x556321db9450_0 .net "a", 0 0, L_0x556321dbca20;  1 drivers
v0x556321db9530_0 .net "b", 0 0, L_0x556321dbd2a0;  1 drivers
v0x556321db95f0_0 .net "control", 0 0, v0x556321dbbd40_0;  alias, 1 drivers
v0x556321db9690_0 .net "notcontrol", 0 0, L_0x556321dbc5d0;  1 drivers
v0x556321db9750_0 .var "q", 0 0;
E_0x556321d9bc00 .event edge, v0x556321db9530_0, v0x556321db9450_0, v0x556321db9690_0, v0x556321db95f0_0;
S_0x556321db98e0 .scope module, "M1[1]" "mux" 3 10, 4 1 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x556321dbc670 .functor NOT 1, v0x556321dbbd40_0, C4<0>, C4<0>, C4<0>;
v0x556321db9ba0_0 .net "a", 0 0, L_0x556321dbcac0;  1 drivers
v0x556321db9c80_0 .net "b", 0 0, L_0x556321dbd340;  1 drivers
v0x556321db9d40_0 .net "control", 0 0, v0x556321dbbd40_0;  alias, 1 drivers
v0x556321db9e40_0 .net "notcontrol", 0 0, L_0x556321dbc670;  1 drivers
v0x556321db9ee0_0 .var "q", 0 0;
E_0x556321d7edb0 .event edge, v0x556321db9c80_0, v0x556321db9ba0_0, v0x556321db9e40_0, v0x556321db95f0_0;
S_0x556321dba050 .scope module, "M1[2]" "mux" 3 10, 4 1 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x556321dbc710 .functor NOT 1, v0x556321dbbd40_0, C4<0>, C4<0>, C4<0>;
v0x556321dba310_0 .net "a", 0 0, L_0x556321dbcbb0;  1 drivers
v0x556321dba3f0_0 .net "b", 0 0, L_0x556321dbd470;  1 drivers
v0x556321dba4b0_0 .net "control", 0 0, v0x556321dbbd40_0;  alias, 1 drivers
v0x556321dba5d0_0 .net "notcontrol", 0 0, L_0x556321dbc710;  1 drivers
v0x556321dba670_0 .var "q", 0 0;
E_0x556321d8e380 .event edge, v0x556321dba3f0_0, v0x556321dba310_0, v0x556321dba5d0_0, v0x556321db95f0_0;
S_0x556321dba800 .scope module, "M1[3]" "mux" 3 10, 4 1 0, S_0x556321d96850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x556321dbc7b0 .functor NOT 1, v0x556321dbbd40_0, C4<0>, C4<0>, C4<0>;
v0x556321dbaac0_0 .net "a", 0 0, L_0x556321dbcc80;  1 drivers
v0x556321dbaba0_0 .net "b", 0 0, L_0x556321dbd5a0;  1 drivers
v0x556321dbac60_0 .net "control", 0 0, v0x556321dbbd40_0;  alias, 1 drivers
v0x556321dbad00_0 .net "notcontrol", 0 0, L_0x556321dbc7b0;  1 drivers
v0x556321dbada0_0 .var "q", 0 0;
E_0x556321d8efb0 .event edge, v0x556321dbaba0_0, v0x556321dbaac0_0, v0x556321dbad00_0, v0x556321db95f0_0;
    .scope S_0x556321d5b0f0;
T_0 ;
    %wait E_0x556321d9bec0;
    %load/vec4 v0x556321d881f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321d880f0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556321d888b0_0;
    %store/vec4 v0x556321d880f0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556321db80f0;
T_1 ;
    %wait E_0x556321d9bec0;
    %load/vec4 v0x556321db83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321db8310_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556321d87b30_0;
    %store/vec4 v0x556321db8310_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556321db8540;
T_2 ;
    %wait E_0x556321d9bec0;
    %load/vec4 v0x556321db89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321db8920_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556321db8860_0;
    %store/vec4 v0x556321db8920_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556321db8b30;
T_3 ;
    %wait E_0x556321d9bec0;
    %load/vec4 v0x556321db8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321db8f20_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556321db8e60_0;
    %store/vec4 v0x556321db8f20_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556321db9140;
T_4 ;
    %wait E_0x556321d9bc00;
    %load/vec4 v0x556321db95f0_0;
    %load/vec4 v0x556321db9450_0;
    %and;
    %load/vec4 v0x556321db9690_0;
    %load/vec4 v0x556321db9530_0;
    %and;
    %or;
    %store/vec4 v0x556321db9750_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556321db98e0;
T_5 ;
    %wait E_0x556321d7edb0;
    %load/vec4 v0x556321db9d40_0;
    %load/vec4 v0x556321db9ba0_0;
    %and;
    %load/vec4 v0x556321db9e40_0;
    %load/vec4 v0x556321db9c80_0;
    %and;
    %or;
    %store/vec4 v0x556321db9ee0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556321dba050;
T_6 ;
    %wait E_0x556321d8e380;
    %load/vec4 v0x556321dba4b0_0;
    %load/vec4 v0x556321dba310_0;
    %and;
    %load/vec4 v0x556321dba5d0_0;
    %load/vec4 v0x556321dba3f0_0;
    %and;
    %or;
    %store/vec4 v0x556321dba670_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556321dba800;
T_7 ;
    %wait E_0x556321d8efb0;
    %load/vec4 v0x556321dbac60_0;
    %load/vec4 v0x556321dbaac0_0;
    %and;
    %load/vec4 v0x556321dbad00_0;
    %load/vec4 v0x556321dbaba0_0;
    %and;
    %or;
    %store/vec4 v0x556321dbada0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556321d966c0;
T_8 ;
    %vpi_call 2 12 "$dumpfile", "iiitb_lfsr.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556321d966c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321dbbc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321dbbd40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556321dbbf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321dbbed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556321dbbed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321dbbed0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x556321d966c0;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0x556321dbbc80_0;
    %nor/r;
    %store/vec4 v0x556321dbbc80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556321d966c0;
T_10 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556321dbbf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556321dbbd40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556321dbbd40_0, 0, 1;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "iiitb_lfsr_tb.v";
    "iiitb_lfsr.v";
    "mux.v";
