/*
 * ADC.h
 *
 *  Created on: Mar 11, 2024
 *      Author: danh21
 */

#ifndef ADC_H_
#define ADC_H_



/*
 * Initialize ADC
 * */
void ADC_Init(ADC_TypeDef *pADC)
{
	if (pADC == ADC1)
	{
		RCC->APB2ENR |= (1<<8);	// enable ADC1 clock
	}

	ADC->CCR &= ~(31<<0);  		// independent mode
	ADC->CCR &= ~(3<<16);  		// PCLK2 divided by 2
	ADC->CCR &= ~(3<<14);  		// disable DMA
	ADC->CCR &= ~(15<<8);  		// delay between 2 sampling phases
//	ADC->CCR |= (1<<23);		//Temperature sensor enable

//	pADC->CR1 |= (1<<24);		// resolution 10-bit, default is 12-bit
	pADC->CR2 |= (1<<0);		// enable ADC
	pADC->CR2 |= (1<<1);		// continuous conversion mode
	pADC->CR2 |= (15<<24);		// external event to trigger start of conversion is EXTI line11
	pADC->CR2 &= ~(1<<11);		// data alignment right
//	pADC->CR2 |= (1<<10);		// EOC is set at the end of each regular conversion

	pADC->SQR1 &= ~(15<<20);	// 1 conversion in the regular channel conversion sequence
	pADC->SMPR2 |= (6<<3);		// channel 1, sampling time is 144 cycle
	pADC->SQR3 |= (1<<0);		// channel 1 is assigned to 1st conversion in regular sequence

	pADC->CR2 |= (1<<30);		// start regular conversion
	pADC->SR &= ~(1<<1);		// reset EOC bit
	pADC->CR1 |= (1<<5);		// enable interrupt when bit EOC is set

	SCB->AIRCR &= (7<<8);		// choose priority group
	NVIC->IP[18] |= (1<<4);
	NVIC->ISER[0] |= (1<<18);

	while(1) {

	}
}



/*
 * Start ADC by polling
 * */
void ADC_Start_Polling(ADC_TypeDef *pADC, int channel)
{
	pADC->SQR3 |= (channel<<0);			// polling for 1 channel, keep 1 channel in the sequence at a time
	pADC->CR2 &= ~(1<<10);				// The EOC bit is set at the end of each sequence of regular conversions. Overrun detection is enabled only if DMA=1
	pADC->CR2 |= (1<<30);				// start regular conversion
	while ((pADC->SR & (1<<4)) == 0);	// wait until conversion starts
}



/*
 * Read ADC value
 * */
uint32_t ADC_Read(ADC_TypeDef *pADC)
{
	return pADC->DR;
}



/*
 * End ADC operation
 * */
void ADC_End(ADC_TypeDef *pADC)
{
	pADC->CR2 |= (1<<10); 		// bit is set at the end of each regular conversion.
	pADC->CR2 &= ~(1<<0);		// disable adc
}



void ADC_Start_IT(ADC_TypeDef *pADC)
{
	pADC->CR2 |= (1<<30);				// start regular conversion
	pADC->CR1 |= (1<<5);				// enable interrupt mode for EOC
//	pADC->CR2 &= ~(1<<10);

	while (!(pADC->SR & (1<<4)));	// wait until conversion starts
	while (!(pADC->SR & (1<<1)));	//wait for EOC to be set or end of conversion flag or conversion complete.

	//EOCIT ENABLE
	//where ever EOC flag is set==conversioncmplt
	if(pADC->SR & (1<<1))
		ADC_IT_Callback(pADC);
}



void ADC_IT_Callback(ADC_TypeDef *pADC);



void ADC_IRQHandler(void)
{
	uint32_t ADC_data = ADC_Read(ADC1);
	printf("The value of ADC is %ld\n", ADC_data);
	for (int i=0; i<10000; i++);
	ADC1->SR &= ~(1<<1);		// reset EOC bit
}



#endif /* ADC_H_ */
