<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2023-10-29T19:08:41" hostname="Shreeshiano" package="clockedlogic_formal" id="0" name="bmc" tests="1" errors="0" failures="2" time="0" skipped="0">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="FAIL"/>
</properties>
<testcase classname="bmc" name="build execution" time="0">
<failure type="FAIL" message="Task returned status FAIL." />
</testcase>
<testcase classname="bmc" name="Property ASSERT in clockedlogic_formal at clockedlogic_formal.v:23.19-24.28" time="0" type="ASSERT" location="clockedlogic_formal.v:23.19-24.28" id="$assert$clockedlogic_formal.v:23$9" tracefile="engine_0/trace.vcd">
<failure type="ASSERT" message="Property ASSERT in clockedlogic_formal at clockedlogic_formal.v:23.19-24.28 failed. Trace file: engine_0/trace.vcd" />
</testcase>
<system-out>SBY 19:08:41 [clockedlogic_formal_bmc] Removing directory '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_bmc'.
SBY 19:08:41 [clockedlogic_formal_bmc] Copy '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal.v' to '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_bmc/src/clockedlogic_formal.v'.
SBY 19:08:41 [clockedlogic_formal_bmc] Copy '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic.v' to '/home/shreeshiano/formalverif/riscv-formal-verif/clockedlogic/clockedlogic_formal_bmc/src/clockedlogic.v'.
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: smtbmc
SBY 19:08:41 [clockedlogic_formal_bmc] base: starting process &quot;cd clockedlogic_formal_bmc/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 19:08:41 [clockedlogic_formal_bmc] base: finished (returncode=0)
SBY 19:08:41 [clockedlogic_formal_bmc] prep: starting process &quot;cd clockedlogic_formal_bmc/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 19:08:41 [clockedlogic_formal_bmc] prep: finished (returncode=0)
SBY 19:08:41 [clockedlogic_formal_bmc] smt2: starting process &quot;cd clockedlogic_formal_bmc/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 19:08:41 [clockedlogic_formal_bmc] smt2: finished (returncode=0)
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: starting process &quot;cd clockedlogic_formal_bmc; yosys-smtbmc --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Solver: yices
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  BMC failed!
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Assert failed in clockedlogic_formal: clockedlogic_formal.v:23.19-24.28 ($assert$clockedlogic_formal.v:23$9)
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace.smtc
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: ##   0:00:00  Status: failed
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: finished (returncode=1)
SBY 19:08:41 [clockedlogic_formal_bmc] engine_0: Status returned by engine: FAIL
SBY 19:08:41 [clockedlogic_formal_bmc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:08:41 [clockedlogic_formal_bmc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 19:08:41 [clockedlogic_formal_bmc] summary: engine_0 (smtbmc) returned FAIL
SBY 19:08:41 [clockedlogic_formal_bmc] summary: counterexample trace: clockedlogic_formal_bmc/engine_0/trace.vcd
SBY 19:08:41 [clockedlogic_formal_bmc] summary:   failed assertion clockedlogic_formal.$assert$clockedlogic_formal.v:23$9 at clockedlogic_formal.v:23.19-24.28 in step 1
SBY 19:08:41 [clockedlogic_formal_bmc] DONE (FAIL, rc=2)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
