/*Icron Technologies ***** Copyright 2015 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : Mohsen Nahvi*/
/* generated by      : Mohsen.Nahvi*/
/* generated from    : C:\cygwin64\home\Mohsen.Nahvi\blackbird_current\m_link_layer\regs\ids\link_layer_rx\link_layer_rx_regs.docx*/
/* IDesignSpec rev   : 6.8.10.0*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 32*/
/* Address Unit               : 8*/
/* C++ Types int              : uint%d_t*/
/* Bus Type                   : APB*/
/* BigEndian                  : true*/
/* LittleEndian               : true*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */

/* parameter macros  */
#define P_CLIENT_SIZE 2

/*block : link_layer_rx */

#ifndef _LINK_LAYER_RX_REGS_H_
#define _LINK_LAYER_RX_REGS_H_

#ifndef __ASSEMBLER__
#ifndef __ASSEMBLER__
typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=ro 0x6 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=ro 0x3 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=ro 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=ro 0x3 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=ro 0x6 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_version;

/*section : mac_client_interface */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x1 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x0 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x0 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x1 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_version;

/*section : client_array */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t client_flow_ctrl_en : 1;           /* 1 SW=rw HW=ro 0x1 */
            uint32_t client_en : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t client_en : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t client_flow_ctrl_en : 1;           /* 1 SW=rw HW=ro 0x1 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_client_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t da_filter_w1 : 16;           /* 15:0 SW=rw HW=ro 0xDADA */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t da_filter_w1 : 16;           /* 0:15 SW=rw HW=ro 0xDADA */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_da_filter_word1;

typedef union {
    struct {
        uint32_t da_filter_w0 : 32;           /* 31:0 SW=rw HW=ro 0xDADADADA */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_da_filter_word0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t da_filter_mask_w1 : 16;           /* 15:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t da_filter_mask_w1 : 16;           /* 0:15 SW=rw HW=ro 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1;

typedef union {
    struct {
        uint32_t da_filter_mask_w0 : 32;           /* 31:0 SW=rw HW=ro 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t sa_filter_w1 : 16;           /* 15:0 SW=rw HW=ro 0x5A5A */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t sa_filter_w1 : 16;           /* 0:15 SW=rw HW=ro 0x5A5A */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_sa_filter_word1;

typedef union {
    struct {
        uint32_t sa_filter_w0 : 32;           /* 31:0 SW=rw HW=ro 0x5A5A5A5A */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_sa_filter_word0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t sa_filter_mask_w1 : 16;           /* 15:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t sa_filter_mask_w1 : 16;           /* 0:15 SW=rw HW=ro 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1;

typedef union {
    struct {
        uint32_t sa_filter_mask_w0 : 32;           /* 31:0 SW=rw HW=ro 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t lt_filter : 16;           /* 15:0 SW=rw HW=ro 0x1717 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t lt_filter : 16;           /* 0:15 SW=rw HW=ro 0x1717 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_lt_filter;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t lt_filter_mask : 16;           /* 15:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t lt_filter_mask : 16;           /* 0:15 SW=rw HW=ro 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_lt_filter_mask;

/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv9 : 23;
            uint32_t in_fsm_rollover : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t one_cycle_pkt : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_da : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_sa : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_lt : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_md : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t filter_fifo_overflow : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t filter_fifo_overflow : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_md : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_lt : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_sa : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t drop_pkt_da : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t one_cycle_pkt : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t in_fsm_rollover : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t resv9 : 23;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config;

typedef union {
    struct {
        uint32_t out_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_out_eop;

typedef union {
    struct {
        uint32_t out_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_out_sop;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t filter_fifo_overflow : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t filter_fifo_overflow : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t drop_pkt_md : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drop_pkt_md : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t drop_pkt_lt : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drop_pkt_lt : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t drop_pkt_sa : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drop_pkt_sa : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t drop_pkt_da : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drop_pkt_da : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t one_cycle_pkt : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t one_cycle_pkt : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t in_fsm_rollover : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t in_fsm_rollover : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover;

typedef struct {
    link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_mac_client_interface_client_array_stats0_out_eop  out_eop;
    link_layer_rx_mac_client_interface_client_array_stats0_out_sop  out_sop;
    link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow  filter_fifo_overflow;
    link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md  drop_pkt_md;
    link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt  drop_pkt_lt;
    link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa  drop_pkt_sa;
    link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da  drop_pkt_da;
    link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt  one_cycle_pkt;
    link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover  in_fsm_rollover;
    
} link_layer_rx_mac_client_interface_client_array_stats0;


typedef struct {
    link_layer_rx_mac_client_interface_client_array_client_config  client_config;
    link_layer_rx_mac_client_interface_client_array_da_filter_word1  da_filter_word1;
    link_layer_rx_mac_client_interface_client_array_da_filter_word0  da_filter_word0;
    link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1  da_filter_mask_word1;
    link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0  da_filter_mask_word0;
    link_layer_rx_mac_client_interface_client_array_sa_filter_word1  sa_filter_word1;
    link_layer_rx_mac_client_interface_client_array_sa_filter_word0  sa_filter_word0;
    link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1  sa_filter_mask_word1;
    link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0  sa_filter_mask_word0;
    link_layer_rx_mac_client_interface_client_array_lt_filter  lt_filter;
    link_layer_rx_mac_client_interface_client_array_lt_filter_mask  lt_filter_mask;
    
    union {
        link_layer_rx_mac_client_interface_client_array_stats0 s;
        uint8_t filler[0x28];
    } stats0;
    
} link_layer_rx_mac_client_interface_client_array;


typedef struct {
    link_layer_rx_mac_client_interface_version  version;
    
    union {
        link_layer_rx_mac_client_interface_client_array s;
        uint8_t filler[0x54];
    } client_array;
    
} link_layer_rx_mac_client_interface;


/*section : mac */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x2 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x1 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x1 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x2 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_version;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv5 : 27;
            uint32_t inject_crc32_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t disable_crc32 : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t crc32_implmntd : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t dbg_seq_num_en : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t en : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t en : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t dbg_seq_num_en : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t crc32_implmntd : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t disable_crc32 : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t inject_crc32_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t resv5 : 27;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_mac_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t da_w1 : 16;           /* 15:0 SW=rw HW=ro 0xDADA */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t da_w1 : 16;           /* 0:15 SW=rw HW=ro 0xDADA */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_da_word1;

typedef union {
    struct {
        uint32_t da_w0 : 32;           /* 31:0 SW=rw HW=ro 0xDADADADA */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_da_word0;

/*section : pfifo */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x1 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x1 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x1 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x1 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_version;

/*section : write_engine */

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t wclr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t wclr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_config0_clear;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t drp_on_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t drp_on_pkt_err : 1;           /* 2 SW=rw HW=ro 0x1 */
            uint32_t pkt_strm : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t flw_ctrl_en : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flw_ctrl_en : 1;           /* 0 SW=rw HW=ro 0x1 */
            uint32_t pkt_strm : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t drp_on_pkt_err : 1;           /* 2 SW=rw HW=ro 0x1 */
            uint32_t drp_on_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_config0_mode;

typedef union {
    struct {
        uint32_t ntfy_lmt : 32;           /* 31:0 SW=rw HW=ro 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_config0_notify_limit;

typedef struct {
    link_layer_rx_mac_pfifo_write_engine_config0_clear  clear;
    link_layer_rx_mac_pfifo_write_engine_config0_mode  mode;
    link_layer_rx_mac_pfifo_write_engine_config0_notify_limit  notify_limit;
    
} link_layer_rx_mac_pfifo_write_engine_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv10 : 22;
            uint32_t flow_ctrl : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_wr : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_rd : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t wflush_act : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t pkt_sop_err : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t pkt_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t fifo_full_err : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t pkt_max_byte_cnt_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t pfifo_dcount : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t nfifo_dcount : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t nfifo_dcount : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t pfifo_dcount : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t pkt_max_byte_cnt_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t fifo_full_err : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t pkt_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t pkt_sop_err : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t wflush_act : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_rd : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_wr : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t flow_ctrl : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t resv10 : 22;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t nfifo_dcount : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t nfifo_dcount : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t pfifo_dcount : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pfifo_dcount : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_max_byte_cnt_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_max_byte_cnt_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t fifo_full_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t fifo_full_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_sop_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_sop_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t wflush_act : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t wflush_act : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt_rd : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt_rd : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt_wr : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt_wr : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t flow_ctrl : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flow_ctrl : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl;

typedef struct {
    link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount  nfifo_dcount;
    link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount  pfifo_dcount;
    link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err  pkt_max_byte_cnt_err;
    link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err  fifo_full_err;
    link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err  pkt_err;
    link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err  pkt_sop_err;
    link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act  wflush_act;
    link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd  drp_pkt_rd;
    link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr  drp_pkt_wr;
    link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl  flow_ctrl;
    
} link_layer_rx_mac_pfifo_write_engine_stats0;


typedef struct {
    
    union {
        link_layer_rx_mac_pfifo_write_engine_config0 s;
        uint8_t filler[0xC];
    } config0;
    
    union {
        link_layer_rx_mac_pfifo_write_engine_stats0 s;
        uint8_t filler[0x2C];
    } stats0;
    
} link_layer_rx_mac_pfifo_write_engine;


/*section : read_engine */

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t rclr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rclr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_read_engine_config0_clear;

typedef struct {
    link_layer_rx_mac_pfifo_read_engine_config0_clear  clear;
    
} link_layer_rx_mac_pfifo_read_engine_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t flow_ctrl : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t rflush_act : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rflush_act : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t flow_ctrl : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t rflush_act : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rflush_act : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t flow_ctrl : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flow_ctrl : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl;

typedef struct {
    link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act  rflush_act;
    link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt  drp_pkt;
    link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl  flow_ctrl;
    
} link_layer_rx_mac_pfifo_read_engine_stats0;


typedef struct {
    
    union {
        link_layer_rx_mac_pfifo_read_engine_config0 s;
        uint8_t filler[0x4];
    } config0;
    
    union {
        link_layer_rx_mac_pfifo_read_engine_stats0 s;
        uint8_t filler[0x10];
    } stats0;
    
} link_layer_rx_mac_pfifo_read_engine;


typedef struct {
    link_layer_rx_mac_pfifo_version  version;
    
    union {
        link_layer_rx_mac_pfifo_write_engine s;
        uint8_t filler[0x38];
    } write_engine;
    
    union {
        link_layer_rx_mac_pfifo_read_engine s;
        uint8_t filler[0x14];
    } read_engine;
    
} link_layer_rx_mac_pfifo;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv11 : 21;
            uint32_t dbg_seq_num_in_err : 1;           /* 10 SW=rw HW=ro 0x0 */
            uint32_t in_fsm_rollover : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t out_fsm_rollover : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t crc_err : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t in_sop : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t in_eop : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t inbuff_sop : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t inbuf_eop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t out_sop : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t out_eop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t pause_frame : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pause_frame : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t out_eop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t out_sop : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t inbuf_eop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t inbuff_sop : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t in_eop : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t in_sop : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t crc_err : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t out_fsm_rollover : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t in_fsm_rollover : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t dbg_seq_num_in_err : 1;           /* 10 SW=rw HW=ro 0x0 */
            uint32_t resv11 : 21;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_stats0_rd2clr_config;

typedef union {
    struct {
        uint32_t pause_frame : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_pause_frame;

typedef union {
    struct {
        uint32_t out_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_out_eop;

typedef union {
    struct {
        uint32_t out_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_out_sop;

typedef union {
    struct {
        uint32_t inbuf_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_inbuf_eop;

typedef union {
    struct {
        uint32_t inbuf_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_inbuf_sop;

typedef union {
    struct {
        uint32_t in_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_in_eop;

typedef union {
    struct {
        uint32_t in_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_in_sop;

typedef union {
    struct {
        uint32_t crc_err : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_mac_stats0_crc_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t out_fsm_rollover : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t out_fsm_rollover : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_stats0_out_fsm_rollover;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t in_fsm_rollover : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t in_fsm_rollover : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_stats0_in_fsm_rollover;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t dbg_seq_num_in_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t dbg_seq_num_in_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_mac_stats0_dbg_seq_num_in_err;

typedef struct {
    link_layer_rx_mac_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_mac_stats0_pause_frame  pause_frame;
    link_layer_rx_mac_stats0_out_eop  out_eop;
    link_layer_rx_mac_stats0_out_sop  out_sop;
    link_layer_rx_mac_stats0_inbuf_eop  inbuf_eop;
    link_layer_rx_mac_stats0_inbuf_sop  inbuf_sop;
    link_layer_rx_mac_stats0_in_eop  in_eop;
    link_layer_rx_mac_stats0_in_sop  in_sop;
    link_layer_rx_mac_stats0_crc_err  crc_err;
    link_layer_rx_mac_stats0_out_fsm_rollover  out_fsm_rollover;
    link_layer_rx_mac_stats0_in_fsm_rollover  in_fsm_rollover;
    link_layer_rx_mac_stats0_dbg_seq_num_in_err  dbg_seq_num_in_err;
    
} link_layer_rx_mac_stats0;


typedef struct {
    link_layer_rx_mac_version  version;
    link_layer_rx_mac_mac_config  mac_config;
    link_layer_rx_mac_da_word1  da_word1;
    link_layer_rx_mac_da_word0  da_word0;
    
    union {
        link_layer_rx_mac_pfifo s;
        uint8_t filler[0x50];
    } pfifo;
    
    union {
        link_layer_rx_mac_stats0 s;
        uint8_t filler[0x30];
    } stats0;
    
} link_layer_rx_mac;


/*section : media_rs */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x2 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x0 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x0 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x2 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_version;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv5 : 27;
            uint32_t rx_xgmii_en : 1;           /* 4 SW=rw HW=ro 0x0 */
            
            uint32_t resv1 : 3;
            uint32_t rx_gmii_en : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rx_gmii_en : 1;           /* 0 SW=rw HW=ro 0x1 */
            
            uint32_t resv1 : 3;
            uint32_t rx_xgmii_en : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t resv5 : 27;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t pa_word1 : 24;           /* 23:0 SW=rw HW=ro 0x555555 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pa_word1 : 24;           /* 0:23 SW=rw HW=ro 0x555555 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_pa_word1;

typedef union {
    struct {
        uint32_t pa_word0 : 32;           /* 31:0 SW=rw HW=ro 0x55555555 */
    } bf;
    uint32_t  dw;
} link_layer_rx_media_rs_pa_word0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t sfd : 8;           /* 7:0 SW=rw HW=ro 0xD5 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t sfd : 8;           /* 0:7 SW=rw HW=ro 0xD5 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_sfd;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t idle : 8;           /* 7:0 SW=rw HW=ro 0x1E */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t idle : 8;           /* 0:7 SW=rw HW=ro 0x1E */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_idle;

/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t gmii_missing_sfd : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t gmii_data_error : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t gmii_out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t gmii_out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t gmii_out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t gmii_out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t gmii_data_error : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t gmii_missing_sfd : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats0_rd2clr_config;

typedef union {
    struct {
        uint32_t gmii_out_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_media_rs_stats0_gmii_out_eop;

typedef union {
    struct {
        uint32_t gmii_out_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_media_rs_stats0_gmii_out_sop;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t gmii_data_error : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t gmii_data_error : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats0_gmii_data_error;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t gmii_missing_sfd : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t gmii_missing_sfd : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats0_gmii_missing_sfd;

typedef struct {
    link_layer_rx_media_rs_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_media_rs_stats0_gmii_out_eop  gmii_out_eop;
    link_layer_rx_media_rs_stats0_gmii_out_sop  gmii_out_sop;
    link_layer_rx_media_rs_stats0_gmii_data_error  gmii_data_error;
    link_layer_rx_media_rs_stats0_gmii_missing_sfd  gmii_missing_sfd;
    
} link_layer_rx_media_rs_stats0;


/*section : stats1 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv10 : 22;
            uint32_t xgmii_runt_frm_detected : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t xgmii_link_int : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t xgmii_remote_fault : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t xgmii_local_fault : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t xgmii_link_ok : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t xgmii_wrong_lane_start : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t xgmii_missing_sfd : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t xgmii_data_error : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t xgmii_out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t xgmii_out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_out_eop : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t xgmii_out_sop : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t xgmii_data_error : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t xgmii_missing_sfd : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t xgmii_wrong_lane_start : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t xgmii_link_ok : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t xgmii_local_fault : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t xgmii_remote_fault : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t xgmii_link_int : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t xgmii_runt_frm_detected : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t resv10 : 22;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_rd2clr_config;

typedef union {
    struct {
        uint32_t xgmii_out_eop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_out_eop;

typedef union {
    struct {
        uint32_t xgmii_out_sop : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_out_sop;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_data_error : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_data_error : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_data_error;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_missing_sfd : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_missing_sfd : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_missing_sfd;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_wrong_lane_start : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_wrong_lane_start : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_link_ok : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_link_ok : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_link_ok;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_local_fault : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_local_fault : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_local_fault;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_remote_fault : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_remote_fault : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_remote_fault;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_link_int : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_link_int : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_link_int;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t xgmii_runt_frm_detected : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t xgmii_runt_frm_detected : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected;

typedef struct {
    link_layer_rx_media_rs_stats1_rd2clr_config  rd2clr_config;
    link_layer_rx_media_rs_stats1_xgmii_out_eop  xgmii_out_eop;
    link_layer_rx_media_rs_stats1_xgmii_out_sop  xgmii_out_sop;
    link_layer_rx_media_rs_stats1_xgmii_data_error  xgmii_data_error;
    link_layer_rx_media_rs_stats1_xgmii_missing_sfd  xgmii_missing_sfd;
    link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start  xgmii_wrong_lane_start;
    link_layer_rx_media_rs_stats1_xgmii_link_ok  xgmii_link_ok;
    link_layer_rx_media_rs_stats1_xgmii_local_fault  xgmii_local_fault;
    link_layer_rx_media_rs_stats1_xgmii_remote_fault  xgmii_remote_fault;
    link_layer_rx_media_rs_stats1_xgmii_link_int  xgmii_link_int;
    link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected  xgmii_runt_frm_detected;
    
} link_layer_rx_media_rs_stats1;


typedef struct {
    link_layer_rx_media_rs_version  version;
    link_layer_rx_media_rs_enable  enable;
    link_layer_rx_media_rs_pa_word1  pa_word1;
    link_layer_rx_media_rs_pa_word0  pa_word0;
    link_layer_rx_media_rs_sfd  sfd;
    link_layer_rx_media_rs_idle  idle;
    
    union {
        link_layer_rx_media_rs_stats0 s;
        uint8_t filler[0x14];
    } stats0;
    
    union {
        link_layer_rx_media_rs_stats1 s;
        uint8_t filler[0x2C];
    } stats1;
    
} link_layer_rx_media_rs;


/*section : ptp_guard */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x3 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x3 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x3 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x3 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_version;

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t implemented : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t activate : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t activate : 1;           /* 0 SW=rw HW=ro 0x1 */
            uint32_t implemented : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_config0_fix_ptp_violations;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv20 : 12;
            uint32_t max_cycle_mode : 4;           /* 19:16 SW=rw HW=ro 0x3 */
            uint32_t max_cycles : 16;           /* 15:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t max_cycles : 16;           /* 0:15 SW=rw HW=ro 0x0 */
            uint32_t max_cycle_mode : 4;           /* 16:19 SW=rw HW=ro 0x3 */
            uint32_t resv20 : 12;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_config0_max_cycles;

typedef struct {
    link_layer_rx_ptp_guard_config0_fix_ptp_violations  fix_ptp_violations;
    link_layer_rx_ptp_guard_config0_max_cycles  max_cycles;
    
} link_layer_rx_ptp_guard_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t missing_sop_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_stats0_missing_sop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t missing_eop_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_eop_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_stats0_missing_eop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t max_cycle_err : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t max_cycle_err : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_stats0_max_cycle_err;

typedef struct {
    link_layer_rx_ptp_guard_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_ptp_guard_stats0_missing_sop_err  missing_sop_err;
    link_layer_rx_ptp_guard_stats0_missing_eop_err  missing_eop_err;
    link_layer_rx_ptp_guard_stats0_max_cycle_err  max_cycle_err;
    
} link_layer_rx_ptp_guard_stats0;


/*section : irq0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=rw HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_irq0_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_irq0_pending;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=na 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_irq0_pending_irq;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_sop_err : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t missing_eop_err : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t max_cycle_err : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_ptp_guard_irq0_raw;

typedef struct {
    link_layer_rx_ptp_guard_irq0_enable  enable;
    link_layer_rx_ptp_guard_irq0_pending  pending;
    link_layer_rx_ptp_guard_irq0_pending_irq  pending_irq;
    link_layer_rx_ptp_guard_irq0_raw  raw;
    
} link_layer_rx_ptp_guard_irq0;


typedef struct {
    link_layer_rx_ptp_guard_version  version;
    
    union {
        link_layer_rx_ptp_guard_config0 s;
        uint8_t filler[0x8];
    } config0;
    
    union {
        link_layer_rx_ptp_guard_stats0 s;
        uint8_t filler[0x10];
    } stats0;
    
    union {
        link_layer_rx_ptp_guard_irq0 s;
        uint8_t filler[0x10];
    } irq0;
    
} link_layer_rx_ptp_guard;


/*section : self_test_support */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t enable : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t enable : 1;           /* 0 SW=rw HW=ro 0x1 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_self_test_support_set_up;

/*section : media_analyzer */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x1 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x0 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x0 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x1 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_self_test_support_media_analyzer_version;

/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t pkt_count : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t error_count : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t lane_err : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t lane_err : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t error_count : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t pkt_count : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t lane_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t lane_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_self_test_support_media_analyzer_stats0_lane_err;

typedef union {
    struct {
        uint32_t error_count : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_self_test_support_media_analyzer_stats0_error_count;

typedef union {
    struct {
        uint32_t count : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count;

typedef struct {
    link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config  rd2clr_config;
    link_layer_rx_self_test_support_media_analyzer_stats0_lane_err  lane_err;
    link_layer_rx_self_test_support_media_analyzer_stats0_error_count  error_count;
    link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count  pkt_count;
    
} link_layer_rx_self_test_support_media_analyzer_stats0;


typedef struct {
    link_layer_rx_self_test_support_media_analyzer_version  version;
    
    union {
        link_layer_rx_self_test_support_media_analyzer_stats0 s;
        uint8_t filler[0x10];
    } stats0;
    
} link_layer_rx_self_test_support_media_analyzer;


/*section : de_framer */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t jumbo_lt_code : 16;           /* 15:0 SW=rw HW=ro 0x1717 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t jumbo_lt_code : 16;           /* 0:15 SW=rw HW=ro 0x1717 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_self_test_support_de_framer_jumbo_lt_code;

typedef struct {
    link_layer_rx_self_test_support_de_framer_jumbo_lt_code  jumbo_lt_code;
    
} link_layer_rx_self_test_support_de_framer;


typedef struct {
    link_layer_rx_self_test_support_set_up  set_up;
    
    union {
        link_layer_rx_self_test_support_media_analyzer s;
        uint8_t filler[0x14];
    } media_analyzer;
    
    union {
        link_layer_rx_self_test_support_de_framer s;
        uint8_t filler[0x4];
    } de_framer;
    
    
    
} link_layer_rx_self_test_support;


/*section : irq0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t link_int : 1;           /* 3 SW=rw HW=na 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t link_ok : 1;           /* 0 SW=rw HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t link_ok : 1;           /* 0 SW=rw HW=na 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=rw HW=na 0x0 */
            uint32_t link_int : 1;           /* 3 SW=rw HW=na 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_irq0_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t link_int : 1;           /* 3 SW=r/w1c HW=wo 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t link_ok : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t link_ok : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=r/w1c HW=wo 0x0 */
            uint32_t link_int : 1;           /* 3 SW=r/w1c HW=wo 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_irq0_pending;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t link_int : 1;           /* 3 SW=ro HW=na 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t link_ok : 1;           /* 0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t link_ok : 1;           /* 0 SW=ro HW=na 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=ro HW=na 0x0 */
            uint32_t link_int : 1;           /* 3 SW=ro HW=na 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_irq0_pending_irq;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t link_int : 1;           /* 3 SW=ro HW=wo 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t link_ok : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t link_ok : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t local_fault : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t remote_fault : 1;           /* 2 SW=ro HW=wo 0x0 */
            uint32_t link_int : 1;           /* 3 SW=ro HW=wo 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} link_layer_rx_irq0_raw;

typedef struct {
    link_layer_rx_irq0_enable  enable;
    link_layer_rx_irq0_pending  pending;
    link_layer_rx_irq0_pending_irq  pending_irq;
    link_layer_rx_irq0_raw  raw;
    
    
    
} link_layer_rx_irq0;


typedef struct {
    link_layer_rx_version  version;
    
    union {
        link_layer_rx_mac_client_interface s;
        uint8_t filler[0x58];
    } mac_client_interface;
    
    union {
        link_layer_rx_mac s;
        uint8_t filler[0x90];
    } mac;
    
    union {
        link_layer_rx_media_rs s;
        uint8_t filler[0x58];
    } media_rs;
    
    union {
        link_layer_rx_ptp_guard s;
        uint8_t filler[0x2C];
    } ptp_guard;
    
    union {
        link_layer_rx_self_test_support s;
        uint8_t filler[0x1C];
    } self_test_support;
    
    union {
        link_layer_rx_irq0 s;
        uint8_t filler[0x10];
    } irq0;
    
    
    uint8_t filler11[0x64];
    
    
} link_layer_rx_s;


#endif   //__ASSEMBLER__


#endif // __ASSEMBLER__
#define link_layer_rx_version_READMASK 0xFFFFFF
#define link_layer_rx_version_WRITEMASK 0x0
#define link_layer_rx_version_VOLATILEMASK 0x0
#define link_layer_rx_version_RESETMASK 0xFFFFFF
#define link_layer_rx_version_DEFAULT 0x00060300

#define link_layer_rx_mac_client_interface_version_READMASK 0xFFFFFF
#define link_layer_rx_mac_client_interface_version_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_version_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_version_RESETMASK 0xFFFFFF
#define link_layer_rx_mac_client_interface_version_DEFAULT 0x00010000

#define link_layer_rx_mac_client_interface_client_array_client_config_READMASK 0x3
#define link_layer_rx_mac_client_interface_client_array_client_config_WRITEMASK 0x3
#define link_layer_rx_mac_client_interface_client_array_client_config_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_client_config_RESETMASK 0x3
#define link_layer_rx_mac_client_interface_client_array_client_config_DEFAULT 0x00000002

#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_WRITEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_DEFAULT 0x0000DADA

#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_DEFAULT 0xDADADADA

#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_WRITEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_WRITEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_DEFAULT 0x00005A5A

#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_DEFAULT 0x5A5A5A5A

#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_WRITEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_lt_filter_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_lt_filter_WRITEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_lt_filter_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_lt_filter_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_lt_filter_DEFAULT 0x00001717

#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_WRITEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_READMASK 0x1FF
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_WRITEMASK 0x1FF
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_RESETMASK 0x1FF
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_READMASK 0xFF
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_VOLATILEMASK 0xFF
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_RESETMASK 0xFF
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_READMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_RESETMASK 0xFFFF
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_DEFAULT 0x00000000

#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_READMASK 0xFF
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_WRITEMASK 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_VOLATILEMASK 0xFF
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_RESETMASK 0xFF
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_DEFAULT 0x00000000

#define link_layer_rx_mac_version_READMASK 0xFFFFFF
#define link_layer_rx_mac_version_WRITEMASK 0x0
#define link_layer_rx_mac_version_VOLATILEMASK 0x0
#define link_layer_rx_mac_version_RESETMASK 0xFFFFFF
#define link_layer_rx_mac_version_DEFAULT 0x00020100

#define link_layer_rx_mac_mac_config_READMASK 0x1F
#define link_layer_rx_mac_mac_config_WRITEMASK 0x1B
#define link_layer_rx_mac_mac_config_VOLATILEMASK 0x4
#define link_layer_rx_mac_mac_config_RESETMASK 0x1F
#define link_layer_rx_mac_mac_config_DEFAULT 0x00000000

#define link_layer_rx_mac_da_word1_READMASK 0xFFFF
#define link_layer_rx_mac_da_word1_WRITEMASK 0xFFFF
#define link_layer_rx_mac_da_word1_VOLATILEMASK 0x0
#define link_layer_rx_mac_da_word1_RESETMASK 0xFFFF
#define link_layer_rx_mac_da_word1_DEFAULT 0x0000DADA

#define link_layer_rx_mac_da_word0_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_da_word0_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_mac_da_word0_VOLATILEMASK 0x0
#define link_layer_rx_mac_da_word0_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_da_word0_DEFAULT 0xDADADADA

#define link_layer_rx_mac_pfifo_version_READMASK 0xFFFFFF
#define link_layer_rx_mac_pfifo_version_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_version_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_version_RESETMASK 0xFFFFFF
#define link_layer_rx_mac_pfifo_version_DEFAULT 0x00010100

#define link_layer_rx_mac_pfifo_write_engine_config0_clear_READMASK 0x1
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_WRITEMASK 0x1
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_RESETMASK 0x1
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_config0_mode_READMASK 0xF
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_WRITEMASK 0xF
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_RESETMASK 0xF
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_DEFAULT 0x00000005

#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_read_engine_config0_clear_READMASK 0x1
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_WRITEMASK 0x1
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_RESETMASK 0x1
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_READMASK 0x7
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_READMASK 0xFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_READMASK 0xFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_rd2clr_config_READMASK 0x7FF
#define link_layer_rx_mac_stats0_rd2clr_config_WRITEMASK 0x7FF
#define link_layer_rx_mac_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_mac_stats0_rd2clr_config_RESETMASK 0x7FF
#define link_layer_rx_mac_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_pause_frame_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_pause_frame_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_pause_frame_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_pause_frame_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_pause_frame_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_out_eop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_out_eop_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_out_eop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_out_eop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_out_eop_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_out_sop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_out_sop_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_out_sop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_out_sop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_out_sop_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_inbuf_eop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_inbuf_eop_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_inbuf_eop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_inbuf_eop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_inbuf_eop_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_inbuf_sop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_inbuf_sop_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_inbuf_sop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_inbuf_sop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_inbuf_sop_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_in_eop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_in_eop_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_in_eop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_in_eop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_in_eop_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_in_sop_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_in_sop_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_in_sop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_in_sop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_in_sop_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_crc_err_READMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_crc_err_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_crc_err_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_crc_err_RESETMASK 0xFFFFFFFF
#define link_layer_rx_mac_stats0_crc_err_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_out_fsm_rollover_READMASK 0xFF
#define link_layer_rx_mac_stats0_out_fsm_rollover_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_out_fsm_rollover_VOLATILEMASK 0xFF
#define link_layer_rx_mac_stats0_out_fsm_rollover_RESETMASK 0xFF
#define link_layer_rx_mac_stats0_out_fsm_rollover_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_in_fsm_rollover_READMASK 0xFF
#define link_layer_rx_mac_stats0_in_fsm_rollover_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_in_fsm_rollover_VOLATILEMASK 0xFF
#define link_layer_rx_mac_stats0_in_fsm_rollover_RESETMASK 0xFF
#define link_layer_rx_mac_stats0_in_fsm_rollover_DEFAULT 0x00000000

#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_READMASK 0xFFFF
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_WRITEMASK 0x0
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_VOLATILEMASK 0xFFFF
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_RESETMASK 0xFFFF
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_DEFAULT 0x00000000

#define link_layer_rx_media_rs_version_READMASK 0xFFFFFF
#define link_layer_rx_media_rs_version_WRITEMASK 0x0
#define link_layer_rx_media_rs_version_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_version_RESETMASK 0xFFFFFF
#define link_layer_rx_media_rs_version_DEFAULT 0x00020000

#define link_layer_rx_media_rs_enable_READMASK 0x11
#define link_layer_rx_media_rs_enable_WRITEMASK 0x11
#define link_layer_rx_media_rs_enable_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_enable_RESETMASK 0x11
#define link_layer_rx_media_rs_enable_DEFAULT 0x00000001

#define link_layer_rx_media_rs_pa_word1_READMASK 0xFFFFFF
#define link_layer_rx_media_rs_pa_word1_WRITEMASK 0xFFFFFF
#define link_layer_rx_media_rs_pa_word1_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_pa_word1_RESETMASK 0xFFFFFF
#define link_layer_rx_media_rs_pa_word1_DEFAULT 0x00555555

#define link_layer_rx_media_rs_pa_word0_READMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_pa_word0_WRITEMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_pa_word0_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_pa_word0_RESETMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_pa_word0_DEFAULT 0x55555555

#define link_layer_rx_media_rs_sfd_READMASK 0xFF
#define link_layer_rx_media_rs_sfd_WRITEMASK 0xFF
#define link_layer_rx_media_rs_sfd_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_sfd_RESETMASK 0xFF
#define link_layer_rx_media_rs_sfd_DEFAULT 0x000000D5

#define link_layer_rx_media_rs_idle_READMASK 0xFF
#define link_layer_rx_media_rs_idle_WRITEMASK 0xFF
#define link_layer_rx_media_rs_idle_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_idle_RESETMASK 0xFF
#define link_layer_rx_media_rs_idle_DEFAULT 0x0000001E

#define link_layer_rx_media_rs_stats0_rd2clr_config_READMASK 0xF
#define link_layer_rx_media_rs_stats0_rd2clr_config_WRITEMASK 0xF
#define link_layer_rx_media_rs_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_stats0_rd2clr_config_RESETMASK 0xF
#define link_layer_rx_media_rs_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats0_gmii_out_eop_READMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats0_gmii_out_eop_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats0_gmii_out_eop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats0_gmii_out_eop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats0_gmii_out_eop_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats0_gmii_out_sop_READMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats0_gmii_out_sop_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats0_gmii_out_sop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats0_gmii_out_sop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats0_gmii_out_sop_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats0_gmii_data_error_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats0_gmii_data_error_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats0_gmii_data_error_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats0_gmii_data_error_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats0_gmii_data_error_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_rd2clr_config_READMASK 0x3FF
#define link_layer_rx_media_rs_stats1_rd2clr_config_WRITEMASK 0x3FF
#define link_layer_rx_media_rs_stats1_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_media_rs_stats1_rd2clr_config_RESETMASK 0x3FF
#define link_layer_rx_media_rs_stats1_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_out_eop_READMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_out_sop_READMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_RESETMASK 0xFFFFFFFF
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_data_error_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_data_error_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_data_error_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_data_error_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_data_error_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_link_ok_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_local_fault_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_link_int_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_link_int_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_link_int_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_link_int_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_link_int_DEFAULT 0x00000000

#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_READMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_WRITEMASK 0x0
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_VOLATILEMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_RESETMASK 0xFFFF
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_version_READMASK 0xFFFFFF
#define link_layer_rx_ptp_guard_version_WRITEMASK 0x0
#define link_layer_rx_ptp_guard_version_VOLATILEMASK 0x0
#define link_layer_rx_ptp_guard_version_RESETMASK 0xFFFFFF
#define link_layer_rx_ptp_guard_version_DEFAULT 0x00030300

#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_READMASK 0x3
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_WRITEMASK 0x1
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_VOLATILEMASK 0x2
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_RESETMASK 0x3
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_DEFAULT 0x00000001

#define link_layer_rx_ptp_guard_config0_max_cycles_READMASK 0xFFFFF
#define link_layer_rx_ptp_guard_config0_max_cycles_WRITEMASK 0xFFFFF
#define link_layer_rx_ptp_guard_config0_max_cycles_VOLATILEMASK 0x0
#define link_layer_rx_ptp_guard_config0_max_cycles_RESETMASK 0xFFFFF
#define link_layer_rx_ptp_guard_config0_max_cycles_DEFAULT 0x00030000

#define link_layer_rx_ptp_guard_stats0_rd2clr_config_READMASK 0x7
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_WRITEMASK 0x7
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_RESETMASK 0x7
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_stats0_missing_sop_err_READMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_WRITEMASK 0x0
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_VOLATILEMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_RESETMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_stats0_missing_eop_err_READMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_WRITEMASK 0x0
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_VOLATILEMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_RESETMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_stats0_max_cycle_err_READMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_WRITEMASK 0x0
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_VOLATILEMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_RESETMASK 0xFFFF
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_irq0_enable_READMASK 0x7
#define link_layer_rx_ptp_guard_irq0_enable_WRITEMASK 0x7
#define link_layer_rx_ptp_guard_irq0_enable_VOLATILEMASK 0x0
#define link_layer_rx_ptp_guard_irq0_enable_RESETMASK 0x7
#define link_layer_rx_ptp_guard_irq0_enable_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_irq0_pending_READMASK 0x7
#define link_layer_rx_ptp_guard_irq0_pending_WRITEMASK 0x7
#define link_layer_rx_ptp_guard_irq0_pending_VOLATILEMASK 0x7
#define link_layer_rx_ptp_guard_irq0_pending_RESETMASK 0x7
#define link_layer_rx_ptp_guard_irq0_pending_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_irq0_pending_irq_READMASK 0x7
#define link_layer_rx_ptp_guard_irq0_pending_irq_WRITEMASK 0x0
#define link_layer_rx_ptp_guard_irq0_pending_irq_VOLATILEMASK 0x0
#define link_layer_rx_ptp_guard_irq0_pending_irq_RESETMASK 0x7
#define link_layer_rx_ptp_guard_irq0_pending_irq_DEFAULT 0x00000000

#define link_layer_rx_ptp_guard_irq0_raw_READMASK 0x7
#define link_layer_rx_ptp_guard_irq0_raw_WRITEMASK 0x0
#define link_layer_rx_ptp_guard_irq0_raw_VOLATILEMASK 0x7
#define link_layer_rx_ptp_guard_irq0_raw_RESETMASK 0x7
#define link_layer_rx_ptp_guard_irq0_raw_DEFAULT 0x00000000

#define link_layer_rx_self_test_support_set_up_READMASK 0x1
#define link_layer_rx_self_test_support_set_up_WRITEMASK 0x1
#define link_layer_rx_self_test_support_set_up_VOLATILEMASK 0x0
#define link_layer_rx_self_test_support_set_up_RESETMASK 0x1
#define link_layer_rx_self_test_support_set_up_DEFAULT 0x00000001

#define link_layer_rx_self_test_support_media_analyzer_version_READMASK 0xFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_version_WRITEMASK 0x0
#define link_layer_rx_self_test_support_media_analyzer_version_VOLATILEMASK 0x0
#define link_layer_rx_self_test_support_media_analyzer_version_RESETMASK 0xFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_version_DEFAULT 0x00010000

#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_READMASK 0x7
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_WRITEMASK 0x7
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_VOLATILEMASK 0x0
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_RESETMASK 0x7
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_DEFAULT 0x00000000

#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_READMASK 0xFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_WRITEMASK 0x0
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_VOLATILEMASK 0xFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_RESETMASK 0xFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_DEFAULT 0x00000000

#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_READMASK 0xFFFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_WRITEMASK 0x0
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_RESETMASK 0xFFFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_DEFAULT 0x00000000

#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_READMASK 0xFFFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_WRITEMASK 0x0
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_VOLATILEMASK 0xFFFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_RESETMASK 0xFFFFFFFF
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_DEFAULT 0x00000000

#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_READMASK 0xFFFF
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_WRITEMASK 0xFFFF
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_VOLATILEMASK 0x0
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_RESETMASK 0xFFFF
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_DEFAULT 0x00001717

#define link_layer_rx_irq0_enable_READMASK 0xF
#define link_layer_rx_irq0_enable_WRITEMASK 0xF
#define link_layer_rx_irq0_enable_VOLATILEMASK 0x0
#define link_layer_rx_irq0_enable_RESETMASK 0xF
#define link_layer_rx_irq0_enable_DEFAULT 0x00000000

#define link_layer_rx_irq0_pending_READMASK 0xF
#define link_layer_rx_irq0_pending_WRITEMASK 0xF
#define link_layer_rx_irq0_pending_VOLATILEMASK 0xF
#define link_layer_rx_irq0_pending_RESETMASK 0xF
#define link_layer_rx_irq0_pending_DEFAULT 0x00000000

#define link_layer_rx_irq0_pending_irq_READMASK 0xF
#define link_layer_rx_irq0_pending_irq_WRITEMASK 0x0
#define link_layer_rx_irq0_pending_irq_VOLATILEMASK 0x0
#define link_layer_rx_irq0_pending_irq_RESETMASK 0xF
#define link_layer_rx_irq0_pending_irq_DEFAULT 0x00000000

#define link_layer_rx_irq0_raw_READMASK 0xF
#define link_layer_rx_irq0_raw_WRITEMASK 0x0
#define link_layer_rx_irq0_raw_VOLATILEMASK 0xF
#define link_layer_rx_irq0_raw_RESETMASK 0xF
#define link_layer_rx_irq0_raw_DEFAULT 0x00000000

#define link_layer_rx_s_SIZE 0x200
#define link_layer_rx_version_SIZE 0x4
#define link_layer_rx_mac_client_interface_SIZE 0x58
#define link_layer_rx_mac_client_interface_version_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_SIZE 0x54
#define link_layer_rx_mac_client_interface_client_array_client_config_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_lt_filter_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_SIZE 0x28
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_SIZE 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_SIZE 0x4
#define link_layer_rx_mac_SIZE 0x90
#define link_layer_rx_mac_version_SIZE 0x4
#define link_layer_rx_mac_mac_config_SIZE 0x4
#define link_layer_rx_mac_da_word1_SIZE 0x4
#define link_layer_rx_mac_da_word0_SIZE 0x4
#define link_layer_rx_mac_pfifo_SIZE 0x50
#define link_layer_rx_mac_pfifo_version_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_SIZE 0x38
#define link_layer_rx_mac_pfifo_write_engine_config0_SIZE 0xC
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_SIZE 0x2C
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_SIZE 0x4
#define link_layer_rx_mac_pfifo_read_engine_SIZE 0x14
#define link_layer_rx_mac_pfifo_read_engine_config0_SIZE 0x4
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_SIZE 0x4
#define link_layer_rx_mac_pfifo_read_engine_stats0_SIZE 0x10
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_SIZE 0x4
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_SIZE 0x4
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_SIZE 0x4
#define link_layer_rx_mac_stats0_SIZE 0x30
#define link_layer_rx_mac_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_mac_stats0_pause_frame_SIZE 0x4
#define link_layer_rx_mac_stats0_out_eop_SIZE 0x4
#define link_layer_rx_mac_stats0_out_sop_SIZE 0x4
#define link_layer_rx_mac_stats0_inbuf_eop_SIZE 0x4
#define link_layer_rx_mac_stats0_inbuf_sop_SIZE 0x4
#define link_layer_rx_mac_stats0_in_eop_SIZE 0x4
#define link_layer_rx_mac_stats0_in_sop_SIZE 0x4
#define link_layer_rx_mac_stats0_crc_err_SIZE 0x4
#define link_layer_rx_mac_stats0_out_fsm_rollover_SIZE 0x4
#define link_layer_rx_mac_stats0_in_fsm_rollover_SIZE 0x4
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_SIZE 0x4
#define link_layer_rx_media_rs_SIZE 0x58
#define link_layer_rx_media_rs_version_SIZE 0x4
#define link_layer_rx_media_rs_enable_SIZE 0x4
#define link_layer_rx_media_rs_pa_word1_SIZE 0x4
#define link_layer_rx_media_rs_pa_word0_SIZE 0x4
#define link_layer_rx_media_rs_sfd_SIZE 0x4
#define link_layer_rx_media_rs_idle_SIZE 0x4
#define link_layer_rx_media_rs_stats0_SIZE 0x14
#define link_layer_rx_media_rs_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_media_rs_stats0_gmii_out_eop_SIZE 0x4
#define link_layer_rx_media_rs_stats0_gmii_out_sop_SIZE 0x4
#define link_layer_rx_media_rs_stats0_gmii_data_error_SIZE 0x4
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_SIZE 0x4
#define link_layer_rx_media_rs_stats1_SIZE 0x2C
#define link_layer_rx_media_rs_stats1_rd2clr_config_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_data_error_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_link_int_SIZE 0x4
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_SIZE 0x4
#define link_layer_rx_ptp_guard_SIZE 0x2C
#define link_layer_rx_ptp_guard_version_SIZE 0x4
#define link_layer_rx_ptp_guard_config0_SIZE 0x8
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_SIZE 0x4
#define link_layer_rx_ptp_guard_config0_max_cycles_SIZE 0x4
#define link_layer_rx_ptp_guard_stats0_SIZE 0x10
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_SIZE 0x4
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_SIZE 0x4
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_SIZE 0x4
#define link_layer_rx_ptp_guard_irq0_SIZE 0x10
#define link_layer_rx_ptp_guard_irq0_enable_SIZE 0x4
#define link_layer_rx_ptp_guard_irq0_pending_SIZE 0x4
#define link_layer_rx_ptp_guard_irq0_pending_irq_SIZE 0x4
#define link_layer_rx_ptp_guard_irq0_raw_SIZE 0x4
#define link_layer_rx_self_test_support_SIZE 0x1C
#define link_layer_rx_self_test_support_set_up_SIZE 0x4
#define link_layer_rx_self_test_support_media_analyzer_SIZE 0x14
#define link_layer_rx_self_test_support_media_analyzer_version_SIZE 0x4
#define link_layer_rx_self_test_support_media_analyzer_stats0_SIZE 0x10
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_SIZE 0x4
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_SIZE 0x4
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_SIZE 0x4
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_SIZE 0x4
#define link_layer_rx_self_test_support_de_framer_SIZE 0x4
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_SIZE 0x4
#define link_layer_rx_irq0_SIZE 0x10
#define link_layer_rx_irq0_enable_SIZE 0x4
#define link_layer_rx_irq0_pending_SIZE 0x4
#define link_layer_rx_irq0_pending_irq_SIZE 0x4
#define link_layer_rx_irq0_raw_SIZE 0x4

#define link_layer_rx_s_OFFSET 0x0
#define link_layer_rx_version_OFFSET 0x0
#define link_layer_rx_mac_client_interface_OFFSET 0x4
#define link_layer_rx_mac_client_interface_version_OFFSET 0x0
#define link_layer_rx_mac_client_interface_client_array_OFFSET 0x4
#define link_layer_rx_mac_client_interface_client_array_client_config_OFFSET 0x0
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_OFFSET 0x4
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_OFFSET 0x8
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_OFFSET 0xC
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_OFFSET 0x10
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_OFFSET 0x14
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_OFFSET 0x18
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_OFFSET 0x1C
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_OFFSET 0x20
#define link_layer_rx_mac_client_interface_client_array_lt_filter_OFFSET 0x24
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_OFFSET 0x28
#define link_layer_rx_mac_client_interface_client_array_stats0_OFFSET 0x2C
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_OFFSET 0x4
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_OFFSET 0x8
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_OFFSET 0xC
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_OFFSET 0x10
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_OFFSET 0x14
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_OFFSET 0x18
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_OFFSET 0x1C
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_OFFSET 0x20
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_OFFSET 0x24
#define link_layer_rx_mac_OFFSET 0x5C
#define link_layer_rx_mac_version_OFFSET 0x0
#define link_layer_rx_mac_mac_config_OFFSET 0x4
#define link_layer_rx_mac_da_word1_OFFSET 0x8
#define link_layer_rx_mac_da_word0_OFFSET 0xC
#define link_layer_rx_mac_pfifo_OFFSET 0x10
#define link_layer_rx_mac_pfifo_version_OFFSET 0x0
#define link_layer_rx_mac_pfifo_write_engine_OFFSET 0x4
#define link_layer_rx_mac_pfifo_write_engine_config0_OFFSET 0x0
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_OFFSET 0x0
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_OFFSET 0x4
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_OFFSET 0x8
#define link_layer_rx_mac_pfifo_write_engine_stats0_OFFSET 0xC
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_OFFSET 0x14
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_OFFSET 0x1C
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define link_layer_rx_mac_pfifo_read_engine_OFFSET 0x3C
#define link_layer_rx_mac_pfifo_read_engine_config0_OFFSET 0x0
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_OFFSET 0x0
#define link_layer_rx_mac_pfifo_read_engine_stats0_OFFSET 0x4
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_OFFSET 0x4
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_OFFSET 0x8
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define link_layer_rx_mac_stats0_OFFSET 0x60
#define link_layer_rx_mac_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_mac_stats0_pause_frame_OFFSET 0x4
#define link_layer_rx_mac_stats0_out_eop_OFFSET 0x8
#define link_layer_rx_mac_stats0_out_sop_OFFSET 0xC
#define link_layer_rx_mac_stats0_inbuf_eop_OFFSET 0x10
#define link_layer_rx_mac_stats0_inbuf_sop_OFFSET 0x14
#define link_layer_rx_mac_stats0_in_eop_OFFSET 0x18
#define link_layer_rx_mac_stats0_in_sop_OFFSET 0x1C
#define link_layer_rx_mac_stats0_crc_err_OFFSET 0x20
#define link_layer_rx_mac_stats0_out_fsm_rollover_OFFSET 0x24
#define link_layer_rx_mac_stats0_in_fsm_rollover_OFFSET 0x28
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_OFFSET 0x2C
#define link_layer_rx_media_rs_OFFSET 0xEC
#define link_layer_rx_media_rs_version_OFFSET 0x0
#define link_layer_rx_media_rs_enable_OFFSET 0x4
#define link_layer_rx_media_rs_pa_word1_OFFSET 0x8
#define link_layer_rx_media_rs_pa_word0_OFFSET 0xC
#define link_layer_rx_media_rs_sfd_OFFSET 0x10
#define link_layer_rx_media_rs_idle_OFFSET 0x14
#define link_layer_rx_media_rs_stats0_OFFSET 0x18
#define link_layer_rx_media_rs_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_media_rs_stats0_gmii_out_eop_OFFSET 0x4
#define link_layer_rx_media_rs_stats0_gmii_out_sop_OFFSET 0x8
#define link_layer_rx_media_rs_stats0_gmii_data_error_OFFSET 0xC
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_OFFSET 0x10
#define link_layer_rx_media_rs_stats1_OFFSET 0x2C
#define link_layer_rx_media_rs_stats1_rd2clr_config_OFFSET 0x0
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_OFFSET 0x4
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_OFFSET 0x8
#define link_layer_rx_media_rs_stats1_xgmii_data_error_OFFSET 0xC
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_OFFSET 0x10
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_OFFSET 0x14
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_OFFSET 0x18
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_OFFSET 0x1C
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_OFFSET 0x20
#define link_layer_rx_media_rs_stats1_xgmii_link_int_OFFSET 0x24
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_OFFSET 0x28
#define link_layer_rx_ptp_guard_OFFSET 0x144
#define link_layer_rx_ptp_guard_version_OFFSET 0x0
#define link_layer_rx_ptp_guard_config0_OFFSET 0x4
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_OFFSET 0x0
#define link_layer_rx_ptp_guard_config0_max_cycles_OFFSET 0x4
#define link_layer_rx_ptp_guard_stats0_OFFSET 0xC
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_OFFSET 0x4
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_OFFSET 0x8
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_OFFSET 0xC
#define link_layer_rx_ptp_guard_irq0_OFFSET 0x1C
#define link_layer_rx_ptp_guard_irq0_enable_OFFSET 0x0
#define link_layer_rx_ptp_guard_irq0_pending_OFFSET 0x4
#define link_layer_rx_ptp_guard_irq0_pending_irq_OFFSET 0x8
#define link_layer_rx_ptp_guard_irq0_raw_OFFSET 0xC
#define link_layer_rx_self_test_support_OFFSET 0x170
#define link_layer_rx_self_test_support_set_up_OFFSET 0x0
#define link_layer_rx_self_test_support_media_analyzer_OFFSET 0x4
#define link_layer_rx_self_test_support_media_analyzer_version_OFFSET 0x0
#define link_layer_rx_self_test_support_media_analyzer_stats0_OFFSET 0x4
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_OFFSET 0x0
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_OFFSET 0x4
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_OFFSET 0x8
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_OFFSET 0xC
#define link_layer_rx_self_test_support_de_framer_OFFSET 0x18
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_OFFSET 0x0
#define link_layer_rx_irq0_OFFSET 0x18C
#define link_layer_rx_irq0_enable_OFFSET 0x0
#define link_layer_rx_irq0_pending_OFFSET 0x4
#define link_layer_rx_irq0_pending_irq_OFFSET 0x8
#define link_layer_rx_irq0_raw_OFFSET 0xC

#define link_layer_rx_s_ADDRESS 0x000
#define link_layer_rx_version_ADDRESS 0x000
#define link_layer_rx_mac_client_interface_ADDRESS 0x004
#define link_layer_rx_mac_client_interface_version_ADDRESS 0x004
#define link_layer_rx_mac_client_interface_client_array_ADDRESS 0x008
#define link_layer_rx_mac_client_interface_client_array_client_config_ADDRESS 0x008
#define link_layer_rx_mac_client_interface_client_array_da_filter_word1_ADDRESS 0x00C
#define link_layer_rx_mac_client_interface_client_array_da_filter_word0_ADDRESS 0x010
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word1_ADDRESS 0x014
#define link_layer_rx_mac_client_interface_client_array_da_filter_mask_word0_ADDRESS 0x018
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word1_ADDRESS 0x01C
#define link_layer_rx_mac_client_interface_client_array_sa_filter_word0_ADDRESS 0x020
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word1_ADDRESS 0x024
#define link_layer_rx_mac_client_interface_client_array_sa_filter_mask_word0_ADDRESS 0x028
#define link_layer_rx_mac_client_interface_client_array_lt_filter_ADDRESS 0x02C
#define link_layer_rx_mac_client_interface_client_array_lt_filter_mask_ADDRESS 0x030
#define link_layer_rx_mac_client_interface_client_array_stats0_ADDRESS 0x034
#define link_layer_rx_mac_client_interface_client_array_stats0_rd2clr_config_ADDRESS 0x034
#define link_layer_rx_mac_client_interface_client_array_stats0_out_eop_ADDRESS 0x038
#define link_layer_rx_mac_client_interface_client_array_stats0_out_sop_ADDRESS 0x03C
#define link_layer_rx_mac_client_interface_client_array_stats0_filter_fifo_overflow_ADDRESS 0x040
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_md_ADDRESS 0x044
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_lt_ADDRESS 0x048
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_sa_ADDRESS 0x04C
#define link_layer_rx_mac_client_interface_client_array_stats0_drop_pkt_da_ADDRESS 0x050
#define link_layer_rx_mac_client_interface_client_array_stats0_one_cycle_pkt_ADDRESS 0x054
#define link_layer_rx_mac_client_interface_client_array_stats0_in_fsm_rollover_ADDRESS 0x058
#define link_layer_rx_mac_ADDRESS 0x05C
#define link_layer_rx_mac_version_ADDRESS 0x05C
#define link_layer_rx_mac_mac_config_ADDRESS 0x060
#define link_layer_rx_mac_da_word1_ADDRESS 0x064
#define link_layer_rx_mac_da_word0_ADDRESS 0x068
#define link_layer_rx_mac_pfifo_ADDRESS 0x06C
#define link_layer_rx_mac_pfifo_version_ADDRESS 0x06C
#define link_layer_rx_mac_pfifo_write_engine_ADDRESS 0x070
#define link_layer_rx_mac_pfifo_write_engine_config0_ADDRESS 0x070
#define link_layer_rx_mac_pfifo_write_engine_config0_clear_ADDRESS 0x070
#define link_layer_rx_mac_pfifo_write_engine_config0_mode_ADDRESS 0x074
#define link_layer_rx_mac_pfifo_write_engine_config0_notify_limit_ADDRESS 0x078
#define link_layer_rx_mac_pfifo_write_engine_stats0_ADDRESS 0x07C
#define link_layer_rx_mac_pfifo_write_engine_stats0_rd2clr_config_ADDRESS 0x07C
#define link_layer_rx_mac_pfifo_write_engine_stats0_nfifo_dcount_ADDRESS 0x080
#define link_layer_rx_mac_pfifo_write_engine_stats0_pfifo_dcount_ADDRESS 0x084
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x088
#define link_layer_rx_mac_pfifo_write_engine_stats0_fifo_full_err_ADDRESS 0x08C
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_err_ADDRESS 0x090
#define link_layer_rx_mac_pfifo_write_engine_stats0_pkt_sop_err_ADDRESS 0x094
#define link_layer_rx_mac_pfifo_write_engine_stats0_wflush_act_ADDRESS 0x098
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_rd_ADDRESS 0x09C
#define link_layer_rx_mac_pfifo_write_engine_stats0_drp_pkt_wr_ADDRESS 0x0A0
#define link_layer_rx_mac_pfifo_write_engine_stats0_flow_ctrl_ADDRESS 0x0A4
#define link_layer_rx_mac_pfifo_read_engine_ADDRESS 0x0A8
#define link_layer_rx_mac_pfifo_read_engine_config0_ADDRESS 0x0A8
#define link_layer_rx_mac_pfifo_read_engine_config0_clear_ADDRESS 0x0A8
#define link_layer_rx_mac_pfifo_read_engine_stats0_ADDRESS 0x0AC
#define link_layer_rx_mac_pfifo_read_engine_stats0_rd2clr_config_ADDRESS 0x0AC
#define link_layer_rx_mac_pfifo_read_engine_stats0_rflush_act_ADDRESS 0x0B0
#define link_layer_rx_mac_pfifo_read_engine_stats0_drp_pkt_ADDRESS 0x0B4
#define link_layer_rx_mac_pfifo_read_engine_stats0_flow_ctrl_ADDRESS 0x0B8
#define link_layer_rx_mac_stats0_ADDRESS 0x0BC
#define link_layer_rx_mac_stats0_rd2clr_config_ADDRESS 0x0BC
#define link_layer_rx_mac_stats0_pause_frame_ADDRESS 0x0C0
#define link_layer_rx_mac_stats0_out_eop_ADDRESS 0x0C4
#define link_layer_rx_mac_stats0_out_sop_ADDRESS 0x0C8
#define link_layer_rx_mac_stats0_inbuf_eop_ADDRESS 0x0CC
#define link_layer_rx_mac_stats0_inbuf_sop_ADDRESS 0x0D0
#define link_layer_rx_mac_stats0_in_eop_ADDRESS 0x0D4
#define link_layer_rx_mac_stats0_in_sop_ADDRESS 0x0D8
#define link_layer_rx_mac_stats0_crc_err_ADDRESS 0x0DC
#define link_layer_rx_mac_stats0_out_fsm_rollover_ADDRESS 0x0E0
#define link_layer_rx_mac_stats0_in_fsm_rollover_ADDRESS 0x0E4
#define link_layer_rx_mac_stats0_dbg_seq_num_in_err_ADDRESS 0x0E8
#define link_layer_rx_media_rs_ADDRESS 0x0EC
#define link_layer_rx_media_rs_version_ADDRESS 0x0EC
#define link_layer_rx_media_rs_enable_ADDRESS 0x0F0
#define link_layer_rx_media_rs_pa_word1_ADDRESS 0x0F4
#define link_layer_rx_media_rs_pa_word0_ADDRESS 0x0F8
#define link_layer_rx_media_rs_sfd_ADDRESS 0x0FC
#define link_layer_rx_media_rs_idle_ADDRESS 0x100
#define link_layer_rx_media_rs_stats0_ADDRESS 0x104
#define link_layer_rx_media_rs_stats0_rd2clr_config_ADDRESS 0x104
#define link_layer_rx_media_rs_stats0_gmii_out_eop_ADDRESS 0x108
#define link_layer_rx_media_rs_stats0_gmii_out_sop_ADDRESS 0x10C
#define link_layer_rx_media_rs_stats0_gmii_data_error_ADDRESS 0x110
#define link_layer_rx_media_rs_stats0_gmii_missing_sfd_ADDRESS 0x114
#define link_layer_rx_media_rs_stats1_ADDRESS 0x118
#define link_layer_rx_media_rs_stats1_rd2clr_config_ADDRESS 0x118
#define link_layer_rx_media_rs_stats1_xgmii_out_eop_ADDRESS 0x11C
#define link_layer_rx_media_rs_stats1_xgmii_out_sop_ADDRESS 0x120
#define link_layer_rx_media_rs_stats1_xgmii_data_error_ADDRESS 0x124
#define link_layer_rx_media_rs_stats1_xgmii_missing_sfd_ADDRESS 0x128
#define link_layer_rx_media_rs_stats1_xgmii_wrong_lane_start_ADDRESS 0x12C
#define link_layer_rx_media_rs_stats1_xgmii_link_ok_ADDRESS 0x130
#define link_layer_rx_media_rs_stats1_xgmii_local_fault_ADDRESS 0x134
#define link_layer_rx_media_rs_stats1_xgmii_remote_fault_ADDRESS 0x138
#define link_layer_rx_media_rs_stats1_xgmii_link_int_ADDRESS 0x13C
#define link_layer_rx_media_rs_stats1_xgmii_runt_frm_detected_ADDRESS 0x140
#define link_layer_rx_ptp_guard_ADDRESS 0x144
#define link_layer_rx_ptp_guard_version_ADDRESS 0x144
#define link_layer_rx_ptp_guard_config0_ADDRESS 0x148
#define link_layer_rx_ptp_guard_config0_fix_ptp_violations_ADDRESS 0x148
#define link_layer_rx_ptp_guard_config0_max_cycles_ADDRESS 0x14C
#define link_layer_rx_ptp_guard_stats0_ADDRESS 0x150
#define link_layer_rx_ptp_guard_stats0_rd2clr_config_ADDRESS 0x150
#define link_layer_rx_ptp_guard_stats0_missing_sop_err_ADDRESS 0x154
#define link_layer_rx_ptp_guard_stats0_missing_eop_err_ADDRESS 0x158
#define link_layer_rx_ptp_guard_stats0_max_cycle_err_ADDRESS 0x15C
#define link_layer_rx_ptp_guard_irq0_ADDRESS 0x160
#define link_layer_rx_ptp_guard_irq0_enable_ADDRESS 0x160
#define link_layer_rx_ptp_guard_irq0_pending_ADDRESS 0x164
#define link_layer_rx_ptp_guard_irq0_pending_irq_ADDRESS 0x168
#define link_layer_rx_ptp_guard_irq0_raw_ADDRESS 0x16C
#define link_layer_rx_self_test_support_ADDRESS 0x170
#define link_layer_rx_self_test_support_set_up_ADDRESS 0x170
#define link_layer_rx_self_test_support_media_analyzer_ADDRESS 0x174
#define link_layer_rx_self_test_support_media_analyzer_version_ADDRESS 0x174
#define link_layer_rx_self_test_support_media_analyzer_stats0_ADDRESS 0x178
#define link_layer_rx_self_test_support_media_analyzer_stats0_rd2clr_config_ADDRESS 0x178
#define link_layer_rx_self_test_support_media_analyzer_stats0_lane_err_ADDRESS 0x17C
#define link_layer_rx_self_test_support_media_analyzer_stats0_error_count_ADDRESS 0x180
#define link_layer_rx_self_test_support_media_analyzer_stats0_pkt_count_ADDRESS 0x184
#define link_layer_rx_self_test_support_de_framer_ADDRESS 0x188
#define link_layer_rx_self_test_support_de_framer_jumbo_lt_code_ADDRESS 0x188
#define link_layer_rx_irq0_ADDRESS 0x18C
#define link_layer_rx_irq0_enable_ADDRESS 0x18C
#define link_layer_rx_irq0_pending_ADDRESS 0x190
#define link_layer_rx_irq0_pending_irq_ADDRESS 0x194
#define link_layer_rx_irq0_raw_ADDRESS 0x198
#define LINK_LAYER_RX_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_CLIENT_CONFIG_CLIENT_FLOW_CTRL_EN_OFFSET 1
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_CLIENT_CONFIG_CLIENT_FLOW_CTRL_EN_MASK 0x2
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_CLIENT_CONFIG_CLIENT_FLOW_CTRL_EN 0x2
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_CLIENT_CONFIG_CLIENT_EN_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_CLIENT_CONFIG_CLIENT_EN_MASK 0x1
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_CLIENT_CONFIG_CLIENT_EN 0x1
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_WORD1_DA_FILTER_W1_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_WORD1_DA_FILTER_W1_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_WORD0_DA_FILTER_W0_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_WORD0_DA_FILTER_W0_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_MASK_WORD1_DA_FILTER_MASK_W1_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_MASK_WORD1_DA_FILTER_MASK_W1_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_MASK_WORD0_DA_FILTER_MASK_W0_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_DA_FILTER_MASK_WORD0_DA_FILTER_MASK_W0_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_WORD1_SA_FILTER_W1_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_WORD1_SA_FILTER_W1_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_WORD0_SA_FILTER_W0_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_WORD0_SA_FILTER_W0_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_MASK_WORD1_SA_FILTER_MASK_W1_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_MASK_WORD1_SA_FILTER_MASK_W1_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_MASK_WORD0_SA_FILTER_MASK_W0_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_SA_FILTER_MASK_WORD0_SA_FILTER_MASK_W0_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_LT_FILTER_LT_FILTER_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_LT_FILTER_LT_FILTER_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_LT_FILTER_MASK_LT_FILTER_MASK_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_LT_FILTER_MASK_LT_FILTER_MASK_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_IN_FSM_ROLLOVER_OFFSET 8
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_IN_FSM_ROLLOVER_MASK 0x100
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_IN_FSM_ROLLOVER 0x100
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_ONE_CYCLE_PKT_OFFSET 7
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_ONE_CYCLE_PKT_MASK 0x80
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_ONE_CYCLE_PKT 0x80
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_DA_OFFSET 6
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_DA_MASK 0x40
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_DA 0x40
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_SA_OFFSET 5
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_SA_MASK 0x20
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_SA 0x20
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_LT_OFFSET 4
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_LT_MASK 0x10
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_LT 0x10
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_MD_OFFSET 3
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_MD_MASK 0x8
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_DROP_PKT_MD 0x8
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_FILTER_FIFO_OVERFLOW_OFFSET 2
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_FILTER_FIFO_OVERFLOW_MASK 0x4
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_FILTER_FIFO_OVERFLOW 0x4
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_OUT_SOP_OFFSET 1
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_OUT_SOP_MASK 0x2
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_OUT_SOP 0x2
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_OUT_EOP_MASK 0x1
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_RD2CLR_CONFIG_OUT_EOP 0x1
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_OUT_EOP_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_OUT_EOP_OUT_EOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_OUT_SOP_OUT_SOP_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_OUT_SOP_OUT_SOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_FILTER_FIFO_OVERFLOW_FILTER_FIFO_OVERFLOW_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_FILTER_FIFO_OVERFLOW_FILTER_FIFO_OVERFLOW_MASK 0xFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_MD_DROP_PKT_MD_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_MD_DROP_PKT_MD_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_LT_DROP_PKT_LT_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_LT_DROP_PKT_LT_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_SA_DROP_PKT_SA_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_SA_DROP_PKT_SA_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_DA_DROP_PKT_DA_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_DROP_PKT_DA_DROP_PKT_DA_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_ONE_CYCLE_PKT_ONE_CYCLE_PKT_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_ONE_CYCLE_PKT_ONE_CYCLE_PKT_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_IN_FSM_ROLLOVER_IN_FSM_ROLLOVER_OFFSET 0
#define LINK_LAYER_RX_MAC_CLIENT_INTERFACE_CLIENT_ARRAY_STATS0_IN_FSM_ROLLOVER_IN_FSM_ROLLOVER_MASK 0xFF
#define LINK_LAYER_RX_MAC_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_MAC_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_MAC_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_MAC_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_MAC_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_MAC_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_MAC_MAC_CONFIG_INJECT_CRC32_ERR_OFFSET 4
#define LINK_LAYER_RX_MAC_MAC_CONFIG_INJECT_CRC32_ERR_MASK 0x10
#define LINK_LAYER_RX_MAC_MAC_CONFIG_INJECT_CRC32_ERR 0x10
#define LINK_LAYER_RX_MAC_MAC_CONFIG_DISABLE_CRC32_OFFSET 3
#define LINK_LAYER_RX_MAC_MAC_CONFIG_DISABLE_CRC32_MASK 0x8
#define LINK_LAYER_RX_MAC_MAC_CONFIG_DISABLE_CRC32 0x8
#define LINK_LAYER_RX_MAC_MAC_CONFIG_CRC32_IMPLMNTD_OFFSET 2
#define LINK_LAYER_RX_MAC_MAC_CONFIG_CRC32_IMPLMNTD_MASK 0x4
#define LINK_LAYER_RX_MAC_MAC_CONFIG_CRC32_IMPLMNTD 0x4
#define LINK_LAYER_RX_MAC_MAC_CONFIG_DBG_SEQ_NUM_EN_OFFSET 1
#define LINK_LAYER_RX_MAC_MAC_CONFIG_DBG_SEQ_NUM_EN_MASK 0x2
#define LINK_LAYER_RX_MAC_MAC_CONFIG_DBG_SEQ_NUM_EN 0x2
#define LINK_LAYER_RX_MAC_MAC_CONFIG_EN_OFFSET 0
#define LINK_LAYER_RX_MAC_MAC_CONFIG_EN_MASK 0x1
#define LINK_LAYER_RX_MAC_MAC_CONFIG_EN 0x1
#define LINK_LAYER_RX_MAC_DA_WORD1_DA_W1_OFFSET 0
#define LINK_LAYER_RX_MAC_DA_WORD1_DA_W1_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_DA_WORD0_DA_W0_OFFSET 0
#define LINK_LAYER_RX_MAC_DA_WORD0_DA_W0_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_PFIFO_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_MAC_PFIFO_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_MAC_PFIFO_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_MAC_PFIFO_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_MAC_PFIFO_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define LINK_LAYER_RX_MAC_PFIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_DBG_SEQ_NUM_IN_ERR_OFFSET 10
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_DBG_SEQ_NUM_IN_ERR_MASK 0x400
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_DBG_SEQ_NUM_IN_ERR 0x400
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_FSM_ROLLOVER_OFFSET 9
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_FSM_ROLLOVER_MASK 0x200
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_FSM_ROLLOVER 0x200
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_FSM_ROLLOVER_OFFSET 8
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_FSM_ROLLOVER_MASK 0x100
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_FSM_ROLLOVER 0x100
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_CRC_ERR_OFFSET 7
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_CRC_ERR_MASK 0x80
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_CRC_ERR 0x80
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_SOP_OFFSET 6
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_SOP_MASK 0x40
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_SOP 0x40
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_EOP_OFFSET 5
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_EOP_MASK 0x20
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_IN_EOP 0x20
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_INBUFF_SOP_OFFSET 4
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_INBUFF_SOP_MASK 0x10
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_INBUFF_SOP 0x10
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_INBUF_EOP_OFFSET 3
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_INBUF_EOP_MASK 0x8
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_INBUF_EOP 0x8
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_SOP_OFFSET 2
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_SOP_MASK 0x4
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_SOP 0x4
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_EOP_OFFSET 1
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_EOP_MASK 0x2
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_OUT_EOP 0x2
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_PAUSE_FRAME_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_PAUSE_FRAME_MASK 0x1
#define LINK_LAYER_RX_MAC_STATS0_RD2CLR_CONFIG_PAUSE_FRAME 0x1
#define LINK_LAYER_RX_MAC_STATS0_PAUSE_FRAME_PAUSE_FRAME_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_PAUSE_FRAME_PAUSE_FRAME_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_OUT_EOP_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_OUT_EOP_OUT_EOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_OUT_SOP_OUT_SOP_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_OUT_SOP_OUT_SOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_INBUF_EOP_INBUF_EOP_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_INBUF_EOP_INBUF_EOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_INBUF_SOP_INBUF_SOP_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_INBUF_SOP_INBUF_SOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_IN_EOP_IN_EOP_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_IN_EOP_IN_EOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_IN_SOP_IN_SOP_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_IN_SOP_IN_SOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_CRC_ERR_CRC_ERR_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_CRC_ERR_CRC_ERR_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MAC_STATS0_OUT_FSM_ROLLOVER_OUT_FSM_ROLLOVER_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_OUT_FSM_ROLLOVER_OUT_FSM_ROLLOVER_MASK 0xFF
#define LINK_LAYER_RX_MAC_STATS0_IN_FSM_ROLLOVER_IN_FSM_ROLLOVER_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_IN_FSM_ROLLOVER_IN_FSM_ROLLOVER_MASK 0xFF
#define LINK_LAYER_RX_MAC_STATS0_DBG_SEQ_NUM_IN_ERR_DBG_SEQ_NUM_IN_ERR_OFFSET 0
#define LINK_LAYER_RX_MAC_STATS0_DBG_SEQ_NUM_IN_ERR_DBG_SEQ_NUM_IN_ERR_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_MEDIA_RS_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_MEDIA_RS_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_MEDIA_RS_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_MEDIA_RS_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_MEDIA_RS_ENABLE_RX_XGMII_EN_OFFSET 4
#define LINK_LAYER_RX_MEDIA_RS_ENABLE_RX_XGMII_EN_MASK 0x10
#define LINK_LAYER_RX_MEDIA_RS_ENABLE_RX_XGMII_EN 0x10
#define LINK_LAYER_RX_MEDIA_RS_ENABLE_RX_GMII_EN_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_ENABLE_RX_GMII_EN_MASK 0x1
#define LINK_LAYER_RX_MEDIA_RS_ENABLE_RX_GMII_EN 0x1
#define LINK_LAYER_RX_MEDIA_RS_PA_WORD1_PA_WORD1_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_PA_WORD1_PA_WORD1_MASK 0xFFFFFF
#define LINK_LAYER_RX_MEDIA_RS_PA_WORD0_PA_WORD0_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_PA_WORD0_PA_WORD0_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MEDIA_RS_SFD_SFD_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_SFD_SFD_MASK 0xFF
#define LINK_LAYER_RX_MEDIA_RS_IDLE_IDLE_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_IDLE_IDLE_MASK 0xFF
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_MISSING_SFD_OFFSET 3
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_MISSING_SFD_MASK 0x8
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_MISSING_SFD 0x8
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_DATA_ERROR_OFFSET 2
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_DATA_ERROR_MASK 0x4
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_DATA_ERROR 0x4
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_OUT_SOP_OFFSET 1
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_OUT_SOP_MASK 0x2
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_OUT_SOP 0x2
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_OUT_EOP_MASK 0x1
#define LINK_LAYER_RX_MEDIA_RS_STATS0_RD2CLR_CONFIG_GMII_OUT_EOP 0x1
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_OUT_EOP_GMII_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_OUT_EOP_GMII_OUT_EOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_OUT_SOP_GMII_OUT_SOP_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_OUT_SOP_GMII_OUT_SOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_DATA_ERROR_GMII_DATA_ERROR_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_DATA_ERROR_GMII_DATA_ERROR_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_MISSING_SFD_GMII_MISSING_SFD_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS0_GMII_MISSING_SFD_GMII_MISSING_SFD_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_RUNT_FRM_DETECTED_OFFSET 9
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_RUNT_FRM_DETECTED_MASK 0x200
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_RUNT_FRM_DETECTED 0x200
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LINK_INT_OFFSET 8
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LINK_INT_MASK 0x100
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LINK_INT 0x100
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_REMOTE_FAULT_OFFSET 7
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_REMOTE_FAULT_MASK 0x80
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_REMOTE_FAULT 0x80
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LOCAL_FAULT_OFFSET 6
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LOCAL_FAULT_MASK 0x40
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LOCAL_FAULT 0x40
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LINK_OK_OFFSET 5
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LINK_OK_MASK 0x20
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_LINK_OK 0x20
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_WRONG_LANE_START_OFFSET 4
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_WRONG_LANE_START_MASK 0x10
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_WRONG_LANE_START 0x10
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_MISSING_SFD_OFFSET 3
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_MISSING_SFD_MASK 0x8
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_MISSING_SFD 0x8
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_DATA_ERROR_OFFSET 2
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_DATA_ERROR_MASK 0x4
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_DATA_ERROR 0x4
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_OUT_SOP_OFFSET 1
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_OUT_SOP_MASK 0x2
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_OUT_SOP 0x2
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_OUT_EOP_MASK 0x1
#define LINK_LAYER_RX_MEDIA_RS_STATS1_RD2CLR_CONFIG_XGMII_OUT_EOP 0x1
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_OUT_EOP_XGMII_OUT_EOP_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_OUT_EOP_XGMII_OUT_EOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_OUT_SOP_XGMII_OUT_SOP_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_OUT_SOP_XGMII_OUT_SOP_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_DATA_ERROR_XGMII_DATA_ERROR_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_DATA_ERROR_XGMII_DATA_ERROR_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_MISSING_SFD_XGMII_MISSING_SFD_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_MISSING_SFD_XGMII_MISSING_SFD_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_WRONG_LANE_START_XGMII_WRONG_LANE_START_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_WRONG_LANE_START_XGMII_WRONG_LANE_START_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_LINK_OK_XGMII_LINK_OK_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_LINK_OK_XGMII_LINK_OK_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_LOCAL_FAULT_XGMII_LOCAL_FAULT_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_LOCAL_FAULT_XGMII_LOCAL_FAULT_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_REMOTE_FAULT_XGMII_REMOTE_FAULT_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_REMOTE_FAULT_XGMII_REMOTE_FAULT_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_LINK_INT_XGMII_LINK_INT_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_LINK_INT_XGMII_LINK_INT_MASK 0xFFFF
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_RUNT_FRM_DETECTED_XGMII_RUNT_FRM_DETECTED_OFFSET 0
#define LINK_LAYER_RX_MEDIA_RS_STATS1_XGMII_RUNT_FRM_DETECTED_XGMII_RUNT_FRM_DETECTED_MASK 0xFFFF
#define LINK_LAYER_RX_PTP_GUARD_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_PTP_GUARD_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_PTP_GUARD_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_PTP_GUARD_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_PTP_GUARD_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_IMPLEMENTED_OFFSET 1
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_IMPLEMENTED_MASK 0x2
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_IMPLEMENTED 0x2
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_ACTIVATE_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_ACTIVATE_MASK 0x1
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_FIX_PTP_VIOLATIONS_ACTIVATE 0x1
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLE_MODE_OFFSET 16
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLE_MODE_MASK 0xF0000
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLES_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_CONFIG0_MAX_CYCLES_MAX_CYCLES_MASK 0xFFFF
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MAX_CYCLE_ERR_OFFSET 2
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MAX_CYCLE_ERR_MASK 0x4
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MAX_CYCLE_ERR 0x4
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_EOP_ERR_OFFSET 1
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_EOP_ERR_MASK 0x2
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_EOP_ERR 0x2
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_SOP_ERR_MASK 0x1
#define LINK_LAYER_RX_PTP_GUARD_STATS0_RD2CLR_CONFIG_MISSING_SOP_ERR 0x1
#define LINK_LAYER_RX_PTP_GUARD_STATS0_MISSING_SOP_ERR_MISSING_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_STATS0_MISSING_SOP_ERR_MISSING_SOP_ERR_MASK 0xFFFF
#define LINK_LAYER_RX_PTP_GUARD_STATS0_MISSING_EOP_ERR_MISSING_EOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_STATS0_MISSING_EOP_ERR_MISSING_EOP_ERR_MASK 0xFFFF
#define LINK_LAYER_RX_PTP_GUARD_STATS0_MAX_CYCLE_ERR_MAX_CYCLE_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_STATS0_MAX_CYCLE_ERR_MAX_CYCLE_ERR_MASK 0xFFFF
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MAX_CYCLE_ERR_OFFSET 2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MAX_CYCLE_ERR_MASK 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MAX_CYCLE_ERR 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MISSING_EOP_ERR_OFFSET 1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MISSING_EOP_ERR_MASK 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MISSING_EOP_ERR 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MISSING_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MISSING_SOP_ERR_MASK 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_ENABLE_MISSING_SOP_ERR 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MAX_CYCLE_ERR_OFFSET 2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MAX_CYCLE_ERR_MASK 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MAX_CYCLE_ERR 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MISSING_EOP_ERR_OFFSET 1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MISSING_EOP_ERR_MASK 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MISSING_EOP_ERR 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MISSING_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MISSING_SOP_ERR_MASK 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_MISSING_SOP_ERR 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MAX_CYCLE_ERR_OFFSET 2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MAX_CYCLE_ERR_MASK 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MAX_CYCLE_ERR 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_EOP_ERR_OFFSET 1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_EOP_ERR_MASK 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_EOP_ERR 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_SOP_ERR_MASK 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_PENDING_IRQ_MISSING_SOP_ERR 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MAX_CYCLE_ERR_OFFSET 2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MAX_CYCLE_ERR_MASK 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MAX_CYCLE_ERR 0x4
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MISSING_EOP_ERR_OFFSET 1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MISSING_EOP_ERR_MASK 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MISSING_EOP_ERR 0x2
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MISSING_SOP_ERR_OFFSET 0
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MISSING_SOP_ERR_MASK 0x1
#define LINK_LAYER_RX_PTP_GUARD_IRQ0_RAW_MISSING_SOP_ERR 0x1
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_SET_UP_ENABLE_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_SET_UP_ENABLE_MASK 0x1
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_SET_UP_ENABLE 0x1
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_VERSION_MAJOR_OFFSET 16
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_VERSION_MAJOR_MASK 0xFF0000
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_VERSION_MINOR_OFFSET 8
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_VERSION_MINOR_MASK 0xFF00
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_VERSION_PATCH_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_VERSION_PATCH_MASK 0xFF
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_PKT_COUNT_OFFSET 2
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_PKT_COUNT_MASK 0x4
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_PKT_COUNT 0x4
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_ERROR_COUNT_OFFSET 1
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_ERROR_COUNT_MASK 0x2
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_ERROR_COUNT 0x2
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_LANE_ERR_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_LANE_ERR_MASK 0x1
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_RD2CLR_CONFIG_LANE_ERR 0x1
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_LANE_ERR_LANE_ERR_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_LANE_ERR_LANE_ERR_MASK 0xFF
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_ERROR_COUNT_ERROR_COUNT_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_ERROR_COUNT_ERROR_COUNT_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_PKT_COUNT_COUNT_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_MEDIA_ANALYZER_STATS0_PKT_COUNT_COUNT_MASK 0xFFFFFFFF
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_DE_FRAMER_JUMBO_LT_CODE_JUMBO_LT_CODE_OFFSET 0
#define LINK_LAYER_RX_SELF_TEST_SUPPORT_DE_FRAMER_JUMBO_LT_CODE_JUMBO_LT_CODE_MASK 0xFFFF
#define LINK_LAYER_RX_IRQ0_ENABLE_LINK_INT_OFFSET 3
#define LINK_LAYER_RX_IRQ0_ENABLE_LINK_INT_MASK 0x8
#define LINK_LAYER_RX_IRQ0_ENABLE_LINK_INT 0x8
#define LINK_LAYER_RX_IRQ0_ENABLE_REMOTE_FAULT_OFFSET 2
#define LINK_LAYER_RX_IRQ0_ENABLE_REMOTE_FAULT_MASK 0x4
#define LINK_LAYER_RX_IRQ0_ENABLE_REMOTE_FAULT 0x4
#define LINK_LAYER_RX_IRQ0_ENABLE_LOCAL_FAULT_OFFSET 1
#define LINK_LAYER_RX_IRQ0_ENABLE_LOCAL_FAULT_MASK 0x2
#define LINK_LAYER_RX_IRQ0_ENABLE_LOCAL_FAULT 0x2
#define LINK_LAYER_RX_IRQ0_ENABLE_LINK_OK_OFFSET 0
#define LINK_LAYER_RX_IRQ0_ENABLE_LINK_OK_MASK 0x1
#define LINK_LAYER_RX_IRQ0_ENABLE_LINK_OK 0x1
#define LINK_LAYER_RX_IRQ0_PENDING_LINK_INT_OFFSET 3
#define LINK_LAYER_RX_IRQ0_PENDING_LINK_INT_MASK 0x8
#define LINK_LAYER_RX_IRQ0_PENDING_LINK_INT 0x8
#define LINK_LAYER_RX_IRQ0_PENDING_REMOTE_FAULT_OFFSET 2
#define LINK_LAYER_RX_IRQ0_PENDING_REMOTE_FAULT_MASK 0x4
#define LINK_LAYER_RX_IRQ0_PENDING_REMOTE_FAULT 0x4
#define LINK_LAYER_RX_IRQ0_PENDING_LOCAL_FAULT_OFFSET 1
#define LINK_LAYER_RX_IRQ0_PENDING_LOCAL_FAULT_MASK 0x2
#define LINK_LAYER_RX_IRQ0_PENDING_LOCAL_FAULT 0x2
#define LINK_LAYER_RX_IRQ0_PENDING_LINK_OK_OFFSET 0
#define LINK_LAYER_RX_IRQ0_PENDING_LINK_OK_MASK 0x1
#define LINK_LAYER_RX_IRQ0_PENDING_LINK_OK 0x1
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LINK_INT_OFFSET 3
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LINK_INT_MASK 0x8
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LINK_INT 0x8
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_REMOTE_FAULT_OFFSET 2
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_REMOTE_FAULT_MASK 0x4
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_REMOTE_FAULT 0x4
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LOCAL_FAULT_OFFSET 1
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LOCAL_FAULT_MASK 0x2
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LOCAL_FAULT 0x2
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LINK_OK_OFFSET 0
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LINK_OK_MASK 0x1
#define LINK_LAYER_RX_IRQ0_PENDING_IRQ_LINK_OK 0x1
#define LINK_LAYER_RX_IRQ0_RAW_LINK_INT_OFFSET 3
#define LINK_LAYER_RX_IRQ0_RAW_LINK_INT_MASK 0x8
#define LINK_LAYER_RX_IRQ0_RAW_LINK_INT 0x8
#define LINK_LAYER_RX_IRQ0_RAW_REMOTE_FAULT_OFFSET 2
#define LINK_LAYER_RX_IRQ0_RAW_REMOTE_FAULT_MASK 0x4
#define LINK_LAYER_RX_IRQ0_RAW_REMOTE_FAULT 0x4
#define LINK_LAYER_RX_IRQ0_RAW_LOCAL_FAULT_OFFSET 1
#define LINK_LAYER_RX_IRQ0_RAW_LOCAL_FAULT_MASK 0x2
#define LINK_LAYER_RX_IRQ0_RAW_LOCAL_FAULT 0x2
#define LINK_LAYER_RX_IRQ0_RAW_LINK_OK_OFFSET 0
#define LINK_LAYER_RX_IRQ0_RAW_LINK_OK_MASK 0x1
#define LINK_LAYER_RX_IRQ0_RAW_LINK_OK 0x1
#endif /* _LINK_LAYER_RX_REGS_H_ */

/* end */
