|FaceDetection
CLOCK_24[0] => ~NO_FANOUT~
CLOCK_24[1] => ~NO_FANOUT~
CLOCK_27[0] => ~NO_FANOUT~
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50~0.IN4
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0]~1.IN1
KEY[1] => KEY[1]~0.IN1
KEY[2] => ~NO_FANOUT~
SW[0] => SW[0]~1.IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => SW[8]~0.IN1
SW[9] => ~NO_FANOUT~
DRAM_DQ[0] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[1] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[2] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[3] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[4] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[5] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[6] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[7] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[8] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[9] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[10] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[11] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[12] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[13] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[14] <= Sdram_Control_4Port:u7.DQ
DRAM_DQ[15] <= Sdram_Control_4Port:u7.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u7.SA
DRAM_LDQM <= Sdram_Control_4Port:u7.DQM
DRAM_UDQM <= Sdram_Control_4Port:u7.DQM
DRAM_WE_N <= Sdram_Control_4Port:u7.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:u7.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:u7.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:u7.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:u7.BA
DRAM_BA_1 <= Sdram_Control_4Port:u7.BA
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CKE <= Sdram_Control_4Port:u7.CKE
I2C_SDAT <= <UNC>
I2C_SCLK <= <GND>
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
GPIO_1[2] <= <UNC>
GPIO_1[14] <= <UNC>
GPIO_1[15] <= <UNC>
GPIO_1[16] <= GPIO_1~20
GPIO_1[17] <= GPIO_1~21
GPIO_1[18] <= <UNC>
GPIO_1[19] <= <VCC>
GPIO_1[20] <= <UNC>
GPIO_1[23] <= I2C_CCD_Config:u8.I2C_SDAT
GPIO_1[24] <= I2C_CCD_Config:u8.I2C_SCLK
GPIO_1[25] <= <UNC>
GPIO_1[26] <= <UNC>
GPIO_1[27] <= <UNC>
GPIO_1[28] <= <UNC>
GPIO_1[29] <= <UNC>
GPIO_1[30] <= <UNC>
GPIO_1[31] <= <UNC>
GPIO_1[32] <= <UNC>
GPIO_1[33] <= <UNC>
GPIO_1[34] <= <UNC>
GPIO_1[35] <= <UNC>


|FaceDetection|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA~11.DATAB
iDATA[1] => mCCD_DATA~10.DATAB
iDATA[2] => mCCD_DATA~9.DATAB
iDATA[3] => mCCD_DATA~8.DATAB
iDATA[4] => mCCD_DATA~7.DATAB
iDATA[5] => mCCD_DATA~6.DATAB
iDATA[6] => mCCD_DATA~5.DATAB
iDATA[7] => mCCD_DATA~4.DATAB
iDATA[8] => mCCD_DATA~3.DATAB
iDATA[9] => mCCD_DATA~2.DATAB
iDATA[10] => mCCD_DATA~1.DATAB
iDATA[11] => mCCD_DATA~0.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN0
iFVAL => Equal1.IN1
iLVAL => mCCD_LVAL.DATAIN
iLVAL => mCCD_DATA~11.OUTPUTSELECT
iLVAL => mCCD_DATA~10.OUTPUTSELECT
iLVAL => mCCD_DATA~9.OUTPUTSELECT
iLVAL => mCCD_DATA~8.OUTPUTSELECT
iLVAL => mCCD_DATA~7.OUTPUTSELECT
iLVAL => mCCD_DATA~6.OUTPUTSELECT
iLVAL => mCCD_DATA~5.OUTPUTSELECT
iLVAL => mCCD_DATA~4.OUTPUTSELECT
iLVAL => mCCD_DATA~3.OUTPUTSELECT
iLVAL => mCCD_DATA~2.OUTPUTSELECT
iLVAL => mCCD_DATA~1.OUTPUTSELECT
iLVAL => mCCD_DATA~0.OUTPUTSELECT
iSTART => mSTART.ENA
iCLK => Pre_FVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => mCCD_LVAL.CLK
iCLK => X_Cont[15].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[0].CLK
iCLK => Y_Cont[15].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[0].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[0].CLK
iCLK => mSTART.CLK
iCLK => mCCD_DATA[11].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[0].CLK
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => mCCD_LVAL.ACLR
iRST => X_Cont[15].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[0].ACLR
iRST => Y_Cont[15].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[0].ACLR
iRST => Frame_Cont[31].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[0].ACLR
iRST => mSTART.ACLR


|FaceDetection|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= mCCD_R[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= mCCD_R[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= mCCD_G[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= mCCD_G[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= mCCD_B[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= mCCD_B[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => mDVAL~0.IN0
iX_Cont[0] => Equal0.IN0
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => mDVAL~0.IN1
iY_Cont[0] => Equal0.IN1
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
iDATA[0] => iDATA[0]~11.IN1
iDATA[1] => iDATA[1]~10.IN1
iDATA[2] => iDATA[2]~9.IN1
iDATA[3] => iDATA[3]~8.IN1
iDATA[4] => iDATA[4]~7.IN1
iDATA[5] => iDATA[5]~6.IN1
iDATA[6] => iDATA[6]~5.IN1
iDATA[7] => iDATA[7]~4.IN1
iDATA[8] => iDATA[8]~3.IN1
iDATA[9] => iDATA[9]~2.IN1
iDATA[10] => iDATA[10]~1.IN1
iDATA[11] => iDATA[11]~0.IN1
iDVAL => iDVAL~0.IN1
iCLK => iCLK~0.IN1
iRST => mCCD_R[11].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_B[11].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[0].ACLR
iRST => mDVAL.ACLR


|FaceDetection|RAW2RGB:u4|Line_Buffer:u0
clken => clken~0.IN1
clock => clock~0.IN1
shiftin[0] => shiftin[0]~11.IN1
shiftin[1] => shiftin[1]~10.IN1
shiftin[2] => shiftin[2]~9.IN1
shiftin[3] => shiftin[3]~8.IN1
shiftin[4] => shiftin[4]~7.IN1
shiftin[5] => shiftin[5]~6.IN1
shiftin[6] => shiftin[6]~5.IN1
shiftin[7] => shiftin[7]~4.IN1
shiftin[8] => shiftin[8]~3.IN1
shiftin[9] => shiftin[9]~2.IN1
shiftin[10] => shiftin[10]~1.IN1
shiftin[11] => shiftin[11]~0.IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps


|FaceDetection|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_ikn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ikn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ikn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ikn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ikn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ikn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ikn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ikn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_ikn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_ikn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_ikn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_ikn:auto_generated.shiftin[11]
clock => shift_taps_ikn:auto_generated.clock
clken => shift_taps_ikn:auto_generated.clken
shiftout[0] <= shift_taps_ikn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ikn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ikn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ikn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ikn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ikn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ikn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ikn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_ikn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_ikn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_ikn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_ikn:auto_generated.shiftout[11]
taps[0] <= shift_taps_ikn:auto_generated.taps[0]
taps[1] <= shift_taps_ikn:auto_generated.taps[1]
taps[2] <= shift_taps_ikn:auto_generated.taps[2]
taps[3] <= shift_taps_ikn:auto_generated.taps[3]
taps[4] <= shift_taps_ikn:auto_generated.taps[4]
taps[5] <= shift_taps_ikn:auto_generated.taps[5]
taps[6] <= shift_taps_ikn:auto_generated.taps[6]
taps[7] <= shift_taps_ikn:auto_generated.taps[7]
taps[8] <= shift_taps_ikn:auto_generated.taps[8]
taps[9] <= shift_taps_ikn:auto_generated.taps[9]
taps[10] <= shift_taps_ikn:auto_generated.taps[10]
taps[11] <= shift_taps_ikn:auto_generated.taps[11]
taps[12] <= shift_taps_ikn:auto_generated.taps[12]
taps[13] <= shift_taps_ikn:auto_generated.taps[13]
taps[14] <= shift_taps_ikn:auto_generated.taps[14]
taps[15] <= shift_taps_ikn:auto_generated.taps[15]
taps[16] <= shift_taps_ikn:auto_generated.taps[16]
taps[17] <= shift_taps_ikn:auto_generated.taps[17]
taps[18] <= shift_taps_ikn:auto_generated.taps[18]
taps[19] <= shift_taps_ikn:auto_generated.taps[19]
taps[20] <= shift_taps_ikn:auto_generated.taps[20]
taps[21] <= shift_taps_ikn:auto_generated.taps[21]
taps[22] <= shift_taps_ikn:auto_generated.taps[22]
taps[23] <= shift_taps_ikn:auto_generated.taps[23]


|FaceDetection|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated
clken => altsyncram_cm81:altsyncram2.clocken0
clken => cntr_3rf:cntr1.clk_en
clock => altsyncram_cm81:altsyncram2.clock0
clock => cntr_3rf:cntr1.clock
shiftin[0] => altsyncram_cm81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_cm81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_cm81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_cm81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_cm81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_cm81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_cm81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_cm81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_cm81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_cm81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_cm81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_cm81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_cm81:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_cm81:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_cm81:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_cm81:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_cm81:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_cm81:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_cm81:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_cm81:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_cm81:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_cm81:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_cm81:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_cm81:altsyncram2.q_b[23]
taps[0] <= altsyncram_cm81:altsyncram2.q_b[0]
taps[1] <= altsyncram_cm81:altsyncram2.q_b[1]
taps[2] <= altsyncram_cm81:altsyncram2.q_b[2]
taps[3] <= altsyncram_cm81:altsyncram2.q_b[3]
taps[4] <= altsyncram_cm81:altsyncram2.q_b[4]
taps[5] <= altsyncram_cm81:altsyncram2.q_b[5]
taps[6] <= altsyncram_cm81:altsyncram2.q_b[6]
taps[7] <= altsyncram_cm81:altsyncram2.q_b[7]
taps[8] <= altsyncram_cm81:altsyncram2.q_b[8]
taps[9] <= altsyncram_cm81:altsyncram2.q_b[9]
taps[10] <= altsyncram_cm81:altsyncram2.q_b[10]
taps[11] <= altsyncram_cm81:altsyncram2.q_b[11]
taps[12] <= altsyncram_cm81:altsyncram2.q_b[12]
taps[13] <= altsyncram_cm81:altsyncram2.q_b[13]
taps[14] <= altsyncram_cm81:altsyncram2.q_b[14]
taps[15] <= altsyncram_cm81:altsyncram2.q_b[15]
taps[16] <= altsyncram_cm81:altsyncram2.q_b[16]
taps[17] <= altsyncram_cm81:altsyncram2.q_b[17]
taps[18] <= altsyncram_cm81:altsyncram2.q_b[18]
taps[19] <= altsyncram_cm81:altsyncram2.q_b[19]
taps[20] <= altsyncram_cm81:altsyncram2.q_b[20]
taps[21] <= altsyncram_cm81:altsyncram2.q_b[21]
taps[22] <= altsyncram_cm81:altsyncram2.q_b[22]
taps[23] <= altsyncram_cm81:altsyncram2.q_b[23]


|FaceDetection|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|FaceDetection|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT


|FaceDetection|Sdram_Control_4Port:u7
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N~0.IN3
CLK => CLK~0.IN7
WR1_DATA[0] => WR1_DATA[0]~15.IN1
WR1_DATA[1] => WR1_DATA[1]~14.IN1
WR1_DATA[2] => WR1_DATA[2]~13.IN1
WR1_DATA[3] => WR1_DATA[3]~12.IN1
WR1_DATA[4] => WR1_DATA[4]~11.IN1
WR1_DATA[5] => WR1_DATA[5]~10.IN1
WR1_DATA[6] => WR1_DATA[6]~9.IN1
WR1_DATA[7] => WR1_DATA[7]~8.IN1
WR1_DATA[8] => WR1_DATA[8]~7.IN1
WR1_DATA[9] => WR1_DATA[9]~6.IN1
WR1_DATA[10] => WR1_DATA[10]~5.IN1
WR1_DATA[11] => WR1_DATA[11]~4.IN1
WR1_DATA[12] => WR1_DATA[12]~3.IN1
WR1_DATA[13] => WR1_DATA[13]~2.IN1
WR1_DATA[14] => WR1_DATA[14]~1.IN1
WR1_DATA[15] => WR1_DATA[15]~0.IN1
WR1 => WR1~0.IN1
WR1_ADDR[0] => rWR1_ADDR~68.DATAB
WR1_ADDR[0] => rWR1_ADDR~22.DATAA
WR1_ADDR[1] => rWR1_ADDR~67.DATAB
WR1_ADDR[1] => rWR1_ADDR~21.DATAA
WR1_ADDR[2] => rWR1_ADDR~66.DATAB
WR1_ADDR[2] => rWR1_ADDR~20.DATAA
WR1_ADDR[3] => rWR1_ADDR~65.DATAB
WR1_ADDR[3] => rWR1_ADDR~19.DATAA
WR1_ADDR[4] => rWR1_ADDR~64.DATAB
WR1_ADDR[4] => rWR1_ADDR~18.DATAA
WR1_ADDR[5] => rWR1_ADDR~63.DATAB
WR1_ADDR[5] => rWR1_ADDR~17.DATAA
WR1_ADDR[6] => rWR1_ADDR~62.DATAB
WR1_ADDR[6] => rWR1_ADDR~16.DATAA
WR1_ADDR[7] => rWR1_ADDR~61.DATAB
WR1_ADDR[7] => rWR1_ADDR~15.DATAA
WR1_ADDR[8] => rWR1_ADDR~60.DATAB
WR1_ADDR[8] => rWR1_ADDR~14.DATAA
WR1_ADDR[9] => rWR1_ADDR~59.DATAB
WR1_ADDR[9] => rWR1_ADDR~13.DATAA
WR1_ADDR[10] => rWR1_ADDR~58.DATAB
WR1_ADDR[10] => rWR1_ADDR~12.DATAA
WR1_ADDR[11] => rWR1_ADDR~57.DATAB
WR1_ADDR[11] => rWR1_ADDR~11.DATAA
WR1_ADDR[12] => rWR1_ADDR~56.DATAB
WR1_ADDR[12] => rWR1_ADDR~10.DATAA
WR1_ADDR[13] => rWR1_ADDR~55.DATAB
WR1_ADDR[13] => rWR1_ADDR~9.DATAA
WR1_ADDR[14] => rWR1_ADDR~54.DATAB
WR1_ADDR[14] => rWR1_ADDR~8.DATAA
WR1_ADDR[15] => rWR1_ADDR~53.DATAB
WR1_ADDR[15] => rWR1_ADDR~7.DATAA
WR1_ADDR[16] => rWR1_ADDR~52.DATAB
WR1_ADDR[16] => rWR1_ADDR~6.DATAA
WR1_ADDR[17] => rWR1_ADDR~51.DATAB
WR1_ADDR[17] => rWR1_ADDR~5.DATAA
WR1_ADDR[18] => rWR1_ADDR~50.DATAB
WR1_ADDR[18] => rWR1_ADDR~4.DATAA
WR1_ADDR[19] => rWR1_ADDR~49.DATAB
WR1_ADDR[19] => rWR1_ADDR~3.DATAA
WR1_ADDR[20] => rWR1_ADDR~48.DATAB
WR1_ADDR[20] => rWR1_ADDR~2.DATAA
WR1_ADDR[21] => rWR1_ADDR~47.DATAB
WR1_ADDR[21] => rWR1_ADDR~1.DATAA
WR1_ADDR[22] => rWR1_ADDR~46.DATAB
WR1_ADDR[22] => rWR1_ADDR~0.DATAA
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD~0.IN1
WR1_CLK => WR1_CLK~0.IN1
WR2_DATA[0] => WR2_DATA[0]~15.IN1
WR2_DATA[1] => WR2_DATA[1]~14.IN1
WR2_DATA[2] => WR2_DATA[2]~13.IN1
WR2_DATA[3] => WR2_DATA[3]~12.IN1
WR2_DATA[4] => WR2_DATA[4]~11.IN1
WR2_DATA[5] => WR2_DATA[5]~10.IN1
WR2_DATA[6] => WR2_DATA[6]~9.IN1
WR2_DATA[7] => WR2_DATA[7]~8.IN1
WR2_DATA[8] => WR2_DATA[8]~7.IN1
WR2_DATA[9] => WR2_DATA[9]~6.IN1
WR2_DATA[10] => WR2_DATA[10]~5.IN1
WR2_DATA[11] => WR2_DATA[11]~4.IN1
WR2_DATA[12] => WR2_DATA[12]~3.IN1
WR2_DATA[13] => WR2_DATA[13]~2.IN1
WR2_DATA[14] => WR2_DATA[14]~1.IN1
WR2_DATA[15] => WR2_DATA[15]~0.IN1
WR2 => WR2~0.IN1
WR2_ADDR[0] => rWR2_ADDR~68.DATAB
WR2_ADDR[0] => rWR2_ADDR~22.DATAA
WR2_ADDR[1] => rWR2_ADDR~67.DATAB
WR2_ADDR[1] => rWR2_ADDR~21.DATAA
WR2_ADDR[2] => rWR2_ADDR~66.DATAB
WR2_ADDR[2] => rWR2_ADDR~20.DATAA
WR2_ADDR[3] => rWR2_ADDR~65.DATAB
WR2_ADDR[3] => rWR2_ADDR~19.DATAA
WR2_ADDR[4] => rWR2_ADDR~64.DATAB
WR2_ADDR[4] => rWR2_ADDR~18.DATAA
WR2_ADDR[5] => rWR2_ADDR~63.DATAB
WR2_ADDR[5] => rWR2_ADDR~17.DATAA
WR2_ADDR[6] => rWR2_ADDR~62.DATAB
WR2_ADDR[6] => rWR2_ADDR~16.DATAA
WR2_ADDR[7] => rWR2_ADDR~61.DATAB
WR2_ADDR[7] => rWR2_ADDR~15.DATAA
WR2_ADDR[8] => rWR2_ADDR~60.DATAB
WR2_ADDR[8] => rWR2_ADDR~14.DATAA
WR2_ADDR[9] => rWR2_ADDR~59.DATAB
WR2_ADDR[9] => rWR2_ADDR~13.DATAA
WR2_ADDR[10] => rWR2_ADDR~58.DATAB
WR2_ADDR[10] => rWR2_ADDR~12.DATAA
WR2_ADDR[11] => rWR2_ADDR~57.DATAB
WR2_ADDR[11] => rWR2_ADDR~11.DATAA
WR2_ADDR[12] => rWR2_ADDR~56.DATAB
WR2_ADDR[12] => rWR2_ADDR~10.DATAA
WR2_ADDR[13] => rWR2_ADDR~55.DATAB
WR2_ADDR[13] => rWR2_ADDR~9.DATAA
WR2_ADDR[14] => rWR2_ADDR~54.DATAB
WR2_ADDR[14] => rWR2_ADDR~8.DATAA
WR2_ADDR[15] => rWR2_ADDR~53.DATAB
WR2_ADDR[15] => rWR2_ADDR~7.DATAA
WR2_ADDR[16] => rWR2_ADDR~52.DATAB
WR2_ADDR[16] => rWR2_ADDR~6.DATAA
WR2_ADDR[17] => rWR2_ADDR~51.DATAB
WR2_ADDR[17] => rWR2_ADDR~5.DATAA
WR2_ADDR[18] => rWR2_ADDR~50.DATAB
WR2_ADDR[18] => rWR2_ADDR~4.DATAA
WR2_ADDR[19] => rWR2_ADDR~49.DATAB
WR2_ADDR[19] => rWR2_ADDR~3.DATAA
WR2_ADDR[20] => rWR2_ADDR~48.DATAB
WR2_ADDR[20] => rWR2_ADDR~2.DATAA
WR2_ADDR[21] => rWR2_ADDR~47.DATAB
WR2_ADDR[21] => rWR2_ADDR~1.DATAA
WR2_ADDR[22] => rWR2_ADDR~46.DATAB
WR2_ADDR[22] => rWR2_ADDR~0.DATAA
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD~0.IN1
WR2_CLK => WR2_CLK~0.IN1
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1~0.IN1
RD1_ADDR[0] => rRD1_ADDR~68.DATAB
RD1_ADDR[0] => rRD1_ADDR~22.DATAA
RD1_ADDR[1] => rRD1_ADDR~67.DATAB
RD1_ADDR[1] => rRD1_ADDR~21.DATAA
RD1_ADDR[2] => rRD1_ADDR~66.DATAB
RD1_ADDR[2] => rRD1_ADDR~20.DATAA
RD1_ADDR[3] => rRD1_ADDR~65.DATAB
RD1_ADDR[3] => rRD1_ADDR~19.DATAA
RD1_ADDR[4] => rRD1_ADDR~64.DATAB
RD1_ADDR[4] => rRD1_ADDR~18.DATAA
RD1_ADDR[5] => rRD1_ADDR~63.DATAB
RD1_ADDR[5] => rRD1_ADDR~17.DATAA
RD1_ADDR[6] => rRD1_ADDR~62.DATAB
RD1_ADDR[6] => rRD1_ADDR~16.DATAA
RD1_ADDR[7] => rRD1_ADDR~61.DATAB
RD1_ADDR[7] => rRD1_ADDR~15.DATAA
RD1_ADDR[8] => rRD1_ADDR~60.DATAB
RD1_ADDR[8] => rRD1_ADDR~14.DATAA
RD1_ADDR[9] => rRD1_ADDR~59.DATAB
RD1_ADDR[9] => rRD1_ADDR~13.DATAA
RD1_ADDR[10] => rRD1_ADDR~58.DATAB
RD1_ADDR[10] => rRD1_ADDR~12.DATAA
RD1_ADDR[11] => rRD1_ADDR~57.DATAB
RD1_ADDR[11] => rRD1_ADDR~11.DATAA
RD1_ADDR[12] => rRD1_ADDR~56.DATAB
RD1_ADDR[12] => rRD1_ADDR~10.DATAA
RD1_ADDR[13] => rRD1_ADDR~55.DATAB
RD1_ADDR[13] => rRD1_ADDR~9.DATAA
RD1_ADDR[14] => rRD1_ADDR~54.DATAB
RD1_ADDR[14] => rRD1_ADDR~8.DATAA
RD1_ADDR[15] => rRD1_ADDR~53.DATAB
RD1_ADDR[15] => rRD1_ADDR~7.DATAA
RD1_ADDR[16] => rRD1_ADDR~52.DATAB
RD1_ADDR[16] => rRD1_ADDR~6.DATAA
RD1_ADDR[17] => rRD1_ADDR~51.DATAB
RD1_ADDR[17] => rRD1_ADDR~5.DATAA
RD1_ADDR[18] => rRD1_ADDR~50.DATAB
RD1_ADDR[18] => rRD1_ADDR~4.DATAA
RD1_ADDR[19] => rRD1_ADDR~49.DATAB
RD1_ADDR[19] => rRD1_ADDR~3.DATAA
RD1_ADDR[20] => rRD1_ADDR~48.DATAB
RD1_ADDR[20] => rRD1_ADDR~2.DATAA
RD1_ADDR[21] => rRD1_ADDR~47.DATAB
RD1_ADDR[21] => rRD1_ADDR~1.DATAA
RD1_ADDR[22] => rRD1_ADDR~46.DATAB
RD1_ADDR[22] => rRD1_ADDR~0.DATAA
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD~0.IN1
RD1_CLK => RD1_CLK~0.IN1
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2~0.IN1
RD2_ADDR[0] => rRD2_ADDR~68.DATAB
RD2_ADDR[0] => rRD2_ADDR~22.DATAA
RD2_ADDR[1] => rRD2_ADDR~67.DATAB
RD2_ADDR[1] => rRD2_ADDR~21.DATAA
RD2_ADDR[2] => rRD2_ADDR~66.DATAB
RD2_ADDR[2] => rRD2_ADDR~20.DATAA
RD2_ADDR[3] => rRD2_ADDR~65.DATAB
RD2_ADDR[3] => rRD2_ADDR~19.DATAA
RD2_ADDR[4] => rRD2_ADDR~64.DATAB
RD2_ADDR[4] => rRD2_ADDR~18.DATAA
RD2_ADDR[5] => rRD2_ADDR~63.DATAB
RD2_ADDR[5] => rRD2_ADDR~17.DATAA
RD2_ADDR[6] => rRD2_ADDR~62.DATAB
RD2_ADDR[6] => rRD2_ADDR~16.DATAA
RD2_ADDR[7] => rRD2_ADDR~61.DATAB
RD2_ADDR[7] => rRD2_ADDR~15.DATAA
RD2_ADDR[8] => rRD2_ADDR~60.DATAB
RD2_ADDR[8] => rRD2_ADDR~14.DATAA
RD2_ADDR[9] => rRD2_ADDR~59.DATAB
RD2_ADDR[9] => rRD2_ADDR~13.DATAA
RD2_ADDR[10] => rRD2_ADDR~58.DATAB
RD2_ADDR[10] => rRD2_ADDR~12.DATAA
RD2_ADDR[11] => rRD2_ADDR~57.DATAB
RD2_ADDR[11] => rRD2_ADDR~11.DATAA
RD2_ADDR[12] => rRD2_ADDR~56.DATAB
RD2_ADDR[12] => rRD2_ADDR~10.DATAA
RD2_ADDR[13] => rRD2_ADDR~55.DATAB
RD2_ADDR[13] => rRD2_ADDR~9.DATAA
RD2_ADDR[14] => rRD2_ADDR~54.DATAB
RD2_ADDR[14] => rRD2_ADDR~8.DATAA
RD2_ADDR[15] => rRD2_ADDR~53.DATAB
RD2_ADDR[15] => rRD2_ADDR~7.DATAA
RD2_ADDR[16] => rRD2_ADDR~52.DATAB
RD2_ADDR[16] => rRD2_ADDR~6.DATAA
RD2_ADDR[17] => rRD2_ADDR~51.DATAB
RD2_ADDR[17] => rRD2_ADDR~5.DATAA
RD2_ADDR[18] => rRD2_ADDR~50.DATAB
RD2_ADDR[18] => rRD2_ADDR~4.DATAA
RD2_ADDR[19] => rRD2_ADDR~49.DATAB
RD2_ADDR[19] => rRD2_ADDR~3.DATAA
RD2_ADDR[20] => rRD2_ADDR~48.DATAB
RD2_ADDR[20] => rRD2_ADDR~2.DATAA
RD2_ADDR[21] => rRD2_ADDR~47.DATAB
RD2_ADDR[21] => rRD2_ADDR~1.DATAA
RD2_ADDR[22] => rRD2_ADDR~46.DATAB
RD2_ADDR[22] => rRD2_ADDR~0.DATAA
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD~0.IN1
RD2_CLK => RD2_CLK~0.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <= DQ[0]~0
DQ[1] <= DQ[1]~1
DQ[2] <= DQ[2]~2
DQ[3] <= DQ[3]~3
DQ[4] <= DQ[4]~4
DQ[5] <= DQ[5]~5
DQ[6] <= DQ[6]~6
DQ[7] <= DQ[7]~7
DQ[8] <= DQ[8]~8
DQ[9] <= DQ[9]~9
DQ[10] <= DQ[10]~10
DQ[11] <= DQ[11]~11
DQ[12] <= DQ[12]~12
DQ[13] <= DQ[13]~13
DQ[14] <= DQ[14]~14
DQ[15] <= DQ[15]~15
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|control_interface:control1
CLK => NOP~reg0.CLK
CLK => READA~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => CMD_ACK~reg0.CLK
CLK => timer[15].CLK
CLK => timer[14].CLK
CLK => timer[13].CLK
CLK => timer[12].CLK
CLK => timer[11].CLK
CLK => timer[10].CLK
CLK => timer[9].CLK
CLK => timer[8].CLK
CLK => timer[7].CLK
CLK => timer[6].CLK
CLK => timer[5].CLK
CLK => timer[4].CLK
CLK => timer[3].CLK
CLK => timer[2].CLK
CLK => timer[1].CLK
CLK => timer[0].CLK
CLK => REF_REQ~reg0.CLK
CLK => init_timer[15].CLK
CLK => init_timer[14].CLK
CLK => init_timer[13].CLK
CLK => init_timer[12].CLK
CLK => init_timer[11].CLK
CLK => init_timer[10].CLK
CLK => init_timer[9].CLK
CLK => init_timer[8].CLK
CLK => init_timer[7].CLK
CLK => init_timer[6].CLK
CLK => init_timer[5].CLK
CLK => init_timer[4].CLK
CLK => init_timer[3].CLK
CLK => init_timer[2].CLK
CLK => init_timer[1].CLK
CLK => init_timer[0].CLK
CLK => REFRESH~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => INIT_REQ~reg0.CLK
RESET_N => CMD_ACK~reg0.ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[0]~reg0.ACLR
CMD[0] => Equal0.IN0
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN1
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN1
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN2
CMD[2] => Equal1.IN2
CMD[2] => Equal2.IN2
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => REF_REQ~1.OUTPUTSELECT
REF_ACK => timer~31.OUTPUTSELECT
REF_ACK => timer~30.OUTPUTSELECT
REF_ACK => timer~29.OUTPUTSELECT
REF_ACK => timer~28.OUTPUTSELECT
REF_ACK => timer~27.OUTPUTSELECT
REF_ACK => timer~26.OUTPUTSELECT
REF_ACK => timer~25.OUTPUTSELECT
REF_ACK => timer~24.OUTPUTSELECT
REF_ACK => timer~23.OUTPUTSELECT
REF_ACK => timer~22.OUTPUTSELECT
REF_ACK => timer~21.OUTPUTSELECT
REF_ACK => timer~20.OUTPUTSELECT
REF_ACK => timer~19.OUTPUTSELECT
REF_ACK => timer~18.OUTPUTSELECT
REF_ACK => timer~17.OUTPUTSELECT
REF_ACK => timer~16.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1~0.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|command:command1
CLK => do_reada.CLK
CLK => do_writea.CLK
CLK => do_refresh.CLK
CLK => do_precharge.CLK
CLK => do_load_mode.CLK
CLK => do_initial.CLK
CLK => command_done.CLK
CLK => command_delay[7].CLK
CLK => command_delay[6].CLK
CLK => command_delay[5].CLK
CLK => command_delay[4].CLK
CLK => command_delay[3].CLK
CLK => command_delay[2].CLK
CLK => command_delay[1].CLK
CLK => command_delay[0].CLK
CLK => rw_flag.CLK
CLK => rp_shift[3].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[0].CLK
CLK => rp_done.CLK
CLK => ex_read.CLK
CLK => ex_write.CLK
CLK => OE~reg0.CLK
CLK => oe4.CLK
CLK => rw_shift[1].CLK
CLK => rw_shift[0].CLK
CLK => do_rw.CLK
CLK => CM_ACK~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CKE~reg0.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => WE_N~6.OUTPUTSELECT
RESET_N => CAS_N~5.OUTPUTSELECT
RESET_N => RAS_N~4.OUTPUTSELECT
RESET_N => CS_N~3.OUTPUTSELECT
RESET_N => CS_N~2.OUTPUTSELECT
RESET_N => BA~3.OUTPUTSELECT
RESET_N => BA~2.OUTPUTSELECT
RESET_N => SA~36.OUTPUTSELECT
RESET_N => SA~35.OUTPUTSELECT
RESET_N => SA~34.OUTPUTSELECT
RESET_N => SA~33.OUTPUTSELECT
RESET_N => SA~32.OUTPUTSELECT
RESET_N => SA~31.OUTPUTSELECT
RESET_N => SA~30.OUTPUTSELECT
RESET_N => SA~29.OUTPUTSELECT
RESET_N => SA~28.OUTPUTSELECT
RESET_N => SA~27.OUTPUTSELECT
RESET_N => SA~26.OUTPUTSELECT
RESET_N => SA~25.OUTPUTSELECT
RESET_N => oe4.ENA
SADDR[0] => SA~11.DATAA
SADDR[1] => SA~10.DATAA
SADDR[2] => SA~9.DATAA
SADDR[3] => SA~8.DATAA
SADDR[4] => SA~7.DATAA
SADDR[5] => SA~6.DATAA
SADDR[6] => SA~5.DATAA
SADDR[7] => SA~4.DATAA
SADDR[8] => SA~11.DATAB
SADDR[9] => SA~10.DATAB
SADDR[10] => SA~9.DATAB
SADDR[11] => SA~8.DATAB
SADDR[12] => SA~7.DATAB
SADDR[13] => SA~6.DATAB
SADDR[14] => SA~5.DATAB
SADDR[15] => SA~4.DATAB
SADDR[16] => SA~3.DATAB
SADDR[17] => SA~2.DATAB
SADDR[18] => SA~1.DATAB
SADDR[19] => SA~0.DATAB
SADDR[20] => BA~1.DATAA
SADDR[21] => BA~0.DATAA
SADDR[22] => CS_N~1.DATAA
SADDR[22] => CS_N~0.DATAA
NOP => ~NO_FANOUT~
READA => always0~6.IN1
WRITEA => always0~10.IN1
REFRESH => always0~0.IN1
PRECHARGE => always0~14.IN1
LOAD_MODE => always0~16.IN1
REF_REQ => always3~0.IN1
REF_REQ => always0~0.IN0
REF_REQ => always0~13.IN0
REF_REQ => always0~9.IN1
INIT_REQ => do_initial.DATAIN
INIT_REQ => ex_write~4.OUTPUTSELECT
INIT_REQ => ex_read~4.OUTPUTSELECT
INIT_REQ => rp_done~3.OUTPUTSELECT
INIT_REQ => rp_shift~15.OUTPUTSELECT
INIT_REQ => rp_shift~14.OUTPUTSELECT
INIT_REQ => rp_shift~13.OUTPUTSELECT
INIT_REQ => rp_shift~12.OUTPUTSELECT
INIT_REQ => rw_flag~1.OUTPUTSELECT
INIT_REQ => command_delay~14.OUTPUTSELECT
INIT_REQ => command_delay~13.OUTPUTSELECT
INIT_REQ => command_delay~12.OUTPUTSELECT
INIT_REQ => command_delay~11.OUTPUTSELECT
INIT_REQ => command_delay~10.OUTPUTSELECT
INIT_REQ => command_delay~9.OUTPUTSELECT
INIT_REQ => command_delay~8.OUTPUTSELECT
INIT_REQ => command_delay~7.OUTPUTSELECT
INIT_REQ => command_done~1.OUTPUTSELECT
INIT_REQ => do_load_mode~0.OUTPUTSELECT
INIT_REQ => do_precharge~0.OUTPUTSELECT
INIT_REQ => do_refresh~0.OUTPUTSELECT
INIT_REQ => do_writea~0.OUTPUTSELECT
INIT_REQ => do_reada~0.OUTPUTSELECT
PM_STOP => always1~3.IN0
PM_STOP => ex_write~1.OUTPUTSELECT
PM_STOP => ex_read~1.OUTPUTSELECT
PM_STOP => rp_done~0.OUTPUTSELECT
PM_STOP => rp_shift~3.OUTPUTSELECT
PM_STOP => rp_shift~2.OUTPUTSELECT
PM_STOP => rp_shift~1.OUTPUTSELECT
PM_STOP => rp_shift~0.OUTPUTSELECT
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|sdr_data_path:data_path1
CLK => DQM[1]~reg0.CLK
CLK => DQM[0]~reg0.CLK
RESET_N => DQM[1]~reg0.ACLR
RESET_N => DQM[0]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_enm1:auto_generated.data[0]
data[1] => dcfifo_enm1:auto_generated.data[1]
data[2] => dcfifo_enm1:auto_generated.data[2]
data[3] => dcfifo_enm1:auto_generated.data[3]
data[4] => dcfifo_enm1:auto_generated.data[4]
data[5] => dcfifo_enm1:auto_generated.data[5]
data[6] => dcfifo_enm1:auto_generated.data[6]
data[7] => dcfifo_enm1:auto_generated.data[7]
data[8] => dcfifo_enm1:auto_generated.data[8]
data[9] => dcfifo_enm1:auto_generated.data[9]
data[10] => dcfifo_enm1:auto_generated.data[10]
data[11] => dcfifo_enm1:auto_generated.data[11]
data[12] => dcfifo_enm1:auto_generated.data[12]
data[13] => dcfifo_enm1:auto_generated.data[13]
data[14] => dcfifo_enm1:auto_generated.data[14]
data[15] => dcfifo_enm1:auto_generated.data[15]
q[0] <= dcfifo_enm1:auto_generated.q[0]
q[1] <= dcfifo_enm1:auto_generated.q[1]
q[2] <= dcfifo_enm1:auto_generated.q[2]
q[3] <= dcfifo_enm1:auto_generated.q[3]
q[4] <= dcfifo_enm1:auto_generated.q[4]
q[5] <= dcfifo_enm1:auto_generated.q[5]
q[6] <= dcfifo_enm1:auto_generated.q[6]
q[7] <= dcfifo_enm1:auto_generated.q[7]
q[8] <= dcfifo_enm1:auto_generated.q[8]
q[9] <= dcfifo_enm1:auto_generated.q[9]
q[10] <= dcfifo_enm1:auto_generated.q[10]
q[11] <= dcfifo_enm1:auto_generated.q[11]
q[12] <= dcfifo_enm1:auto_generated.q[12]
q[13] <= dcfifo_enm1:auto_generated.q[13]
q[14] <= dcfifo_enm1:auto_generated.q[14]
q[15] <= dcfifo_enm1:auto_generated.q[15]
rdclk => dcfifo_enm1:auto_generated.rdclk
rdreq => dcfifo_enm1:auto_generated.rdreq
wrclk => dcfifo_enm1:auto_generated.wrclk
wrreq => dcfifo_enm1:auto_generated.wrreq
aclr => dcfifo_enm1:auto_generated.aclr
rdempty <= dcfifo_enm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_enm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_enm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_enm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_enm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_enm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_enm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_enm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_enm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_enm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_enm1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_enm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_enm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_enm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_enm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_enm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_enm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_enm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_enm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_enm1:auto_generated.wrusedw[8]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_3731:fifo_ram.aclr1
data[0] => altsyncram_3731:fifo_ram.data_a[0]
data[1] => altsyncram_3731:fifo_ram.data_a[1]
data[2] => altsyncram_3731:fifo_ram.data_a[2]
data[3] => altsyncram_3731:fifo_ram.data_a[3]
data[4] => altsyncram_3731:fifo_ram.data_a[4]
data[5] => altsyncram_3731:fifo_ram.data_a[5]
data[6] => altsyncram_3731:fifo_ram.data_a[6]
data[7] => altsyncram_3731:fifo_ram.data_a[7]
data[8] => altsyncram_3731:fifo_ram.data_a[8]
data[9] => altsyncram_3731:fifo_ram.data_a[9]
data[10] => altsyncram_3731:fifo_ram.data_a[10]
data[11] => altsyncram_3731:fifo_ram.data_a[11]
data[12] => altsyncram_3731:fifo_ram.data_a[12]
data[13] => altsyncram_3731:fifo_ram.data_a[13]
data[14] => altsyncram_3731:fifo_ram.data_a[14]
data[15] => altsyncram_3731:fifo_ram.data_a[15]
q[0] <= altsyncram_3731:fifo_ram.q_b[0]
q[1] <= altsyncram_3731:fifo_ram.q_b[1]
q[2] <= altsyncram_3731:fifo_ram.q_b[2]
q[3] <= altsyncram_3731:fifo_ram.q_b[3]
q[4] <= altsyncram_3731:fifo_ram.q_b[4]
q[5] <= altsyncram_3731:fifo_ram.q_b[5]
q[6] <= altsyncram_3731:fifo_ram.q_b[6]
q[7] <= altsyncram_3731:fifo_ram.q_b[7]
q[8] <= altsyncram_3731:fifo_ram.q_b[8]
q[9] <= altsyncram_3731:fifo_ram.q_b[9]
q[10] <= altsyncram_3731:fifo_ram.q_b[10]
q[11] <= altsyncram_3731:fifo_ram.q_b[11]
q[12] <= altsyncram_3731:fifo_ram.q_b[12]
q[13] <= altsyncram_3731:fifo_ram.q_b[13]
q[14] <= altsyncram_3731:fifo_ram.q_b[14]
q[15] <= altsyncram_3731:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_3731:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_ud8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_3731:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram
aclr1 => altsyncram_drg1:altsyncram3.aclr1
address_a[0] => altsyncram_drg1:altsyncram3.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram3.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram3.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram3.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram3.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram3.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram3.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram3.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram3.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram3.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram3.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram3.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram3.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram3.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram3.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram3.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram3.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram3.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram3.addressstall_a
clock0 => altsyncram_drg1:altsyncram3.clock1
clock1 => altsyncram_drg1:altsyncram3.clock0
clocken1 => altsyncram_drg1:altsyncram3.clocken0
data_a[0] => altsyncram_drg1:altsyncram3.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram3.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram3.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram3.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram3.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram3.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram3.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram3.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram3.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram3.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram3.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram3.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram3.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram3.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram3.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram3.q_a[15]
wren_a => altsyncram_drg1:altsyncram3.clocken1
wren_a => altsyncram_drg1:altsyncram3.wren_b


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_enm1:auto_generated.data[0]
data[1] => dcfifo_enm1:auto_generated.data[1]
data[2] => dcfifo_enm1:auto_generated.data[2]
data[3] => dcfifo_enm1:auto_generated.data[3]
data[4] => dcfifo_enm1:auto_generated.data[4]
data[5] => dcfifo_enm1:auto_generated.data[5]
data[6] => dcfifo_enm1:auto_generated.data[6]
data[7] => dcfifo_enm1:auto_generated.data[7]
data[8] => dcfifo_enm1:auto_generated.data[8]
data[9] => dcfifo_enm1:auto_generated.data[9]
data[10] => dcfifo_enm1:auto_generated.data[10]
data[11] => dcfifo_enm1:auto_generated.data[11]
data[12] => dcfifo_enm1:auto_generated.data[12]
data[13] => dcfifo_enm1:auto_generated.data[13]
data[14] => dcfifo_enm1:auto_generated.data[14]
data[15] => dcfifo_enm1:auto_generated.data[15]
q[0] <= dcfifo_enm1:auto_generated.q[0]
q[1] <= dcfifo_enm1:auto_generated.q[1]
q[2] <= dcfifo_enm1:auto_generated.q[2]
q[3] <= dcfifo_enm1:auto_generated.q[3]
q[4] <= dcfifo_enm1:auto_generated.q[4]
q[5] <= dcfifo_enm1:auto_generated.q[5]
q[6] <= dcfifo_enm1:auto_generated.q[6]
q[7] <= dcfifo_enm1:auto_generated.q[7]
q[8] <= dcfifo_enm1:auto_generated.q[8]
q[9] <= dcfifo_enm1:auto_generated.q[9]
q[10] <= dcfifo_enm1:auto_generated.q[10]
q[11] <= dcfifo_enm1:auto_generated.q[11]
q[12] <= dcfifo_enm1:auto_generated.q[12]
q[13] <= dcfifo_enm1:auto_generated.q[13]
q[14] <= dcfifo_enm1:auto_generated.q[14]
q[15] <= dcfifo_enm1:auto_generated.q[15]
rdclk => dcfifo_enm1:auto_generated.rdclk
rdreq => dcfifo_enm1:auto_generated.rdreq
wrclk => dcfifo_enm1:auto_generated.wrclk
wrreq => dcfifo_enm1:auto_generated.wrreq
aclr => dcfifo_enm1:auto_generated.aclr
rdempty <= dcfifo_enm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_enm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_enm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_enm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_enm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_enm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_enm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_enm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_enm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_enm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_enm1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_enm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_enm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_enm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_enm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_enm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_enm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_enm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_enm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_enm1:auto_generated.wrusedw[8]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_3731:fifo_ram.aclr1
data[0] => altsyncram_3731:fifo_ram.data_a[0]
data[1] => altsyncram_3731:fifo_ram.data_a[1]
data[2] => altsyncram_3731:fifo_ram.data_a[2]
data[3] => altsyncram_3731:fifo_ram.data_a[3]
data[4] => altsyncram_3731:fifo_ram.data_a[4]
data[5] => altsyncram_3731:fifo_ram.data_a[5]
data[6] => altsyncram_3731:fifo_ram.data_a[6]
data[7] => altsyncram_3731:fifo_ram.data_a[7]
data[8] => altsyncram_3731:fifo_ram.data_a[8]
data[9] => altsyncram_3731:fifo_ram.data_a[9]
data[10] => altsyncram_3731:fifo_ram.data_a[10]
data[11] => altsyncram_3731:fifo_ram.data_a[11]
data[12] => altsyncram_3731:fifo_ram.data_a[12]
data[13] => altsyncram_3731:fifo_ram.data_a[13]
data[14] => altsyncram_3731:fifo_ram.data_a[14]
data[15] => altsyncram_3731:fifo_ram.data_a[15]
q[0] <= altsyncram_3731:fifo_ram.q_b[0]
q[1] <= altsyncram_3731:fifo_ram.q_b[1]
q[2] <= altsyncram_3731:fifo_ram.q_b[2]
q[3] <= altsyncram_3731:fifo_ram.q_b[3]
q[4] <= altsyncram_3731:fifo_ram.q_b[4]
q[5] <= altsyncram_3731:fifo_ram.q_b[5]
q[6] <= altsyncram_3731:fifo_ram.q_b[6]
q[7] <= altsyncram_3731:fifo_ram.q_b[7]
q[8] <= altsyncram_3731:fifo_ram.q_b[8]
q[9] <= altsyncram_3731:fifo_ram.q_b[9]
q[10] <= altsyncram_3731:fifo_ram.q_b[10]
q[11] <= altsyncram_3731:fifo_ram.q_b[11]
q[12] <= altsyncram_3731:fifo_ram.q_b[12]
q[13] <= altsyncram_3731:fifo_ram.q_b[13]
q[14] <= altsyncram_3731:fifo_ram.q_b[14]
q[15] <= altsyncram_3731:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_3731:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_ud8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_3731:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram
aclr1 => altsyncram_drg1:altsyncram3.aclr1
address_a[0] => altsyncram_drg1:altsyncram3.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram3.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram3.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram3.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram3.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram3.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram3.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram3.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram3.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram3.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram3.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram3.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram3.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram3.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram3.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram3.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram3.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram3.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram3.addressstall_a
clock0 => altsyncram_drg1:altsyncram3.clock1
clock1 => altsyncram_drg1:altsyncram3.clock0
clocken1 => altsyncram_drg1:altsyncram3.clocken0
data_a[0] => altsyncram_drg1:altsyncram3.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram3.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram3.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram3.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram3.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram3.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram3.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram3.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram3.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram3.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram3.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram3.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram3.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram3.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram3.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram3.q_a[15]
wren_a => altsyncram_drg1:altsyncram3.clocken1
wren_a => altsyncram_drg1:altsyncram3.wren_b


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_enm1:auto_generated.data[0]
data[1] => dcfifo_enm1:auto_generated.data[1]
data[2] => dcfifo_enm1:auto_generated.data[2]
data[3] => dcfifo_enm1:auto_generated.data[3]
data[4] => dcfifo_enm1:auto_generated.data[4]
data[5] => dcfifo_enm1:auto_generated.data[5]
data[6] => dcfifo_enm1:auto_generated.data[6]
data[7] => dcfifo_enm1:auto_generated.data[7]
data[8] => dcfifo_enm1:auto_generated.data[8]
data[9] => dcfifo_enm1:auto_generated.data[9]
data[10] => dcfifo_enm1:auto_generated.data[10]
data[11] => dcfifo_enm1:auto_generated.data[11]
data[12] => dcfifo_enm1:auto_generated.data[12]
data[13] => dcfifo_enm1:auto_generated.data[13]
data[14] => dcfifo_enm1:auto_generated.data[14]
data[15] => dcfifo_enm1:auto_generated.data[15]
q[0] <= dcfifo_enm1:auto_generated.q[0]
q[1] <= dcfifo_enm1:auto_generated.q[1]
q[2] <= dcfifo_enm1:auto_generated.q[2]
q[3] <= dcfifo_enm1:auto_generated.q[3]
q[4] <= dcfifo_enm1:auto_generated.q[4]
q[5] <= dcfifo_enm1:auto_generated.q[5]
q[6] <= dcfifo_enm1:auto_generated.q[6]
q[7] <= dcfifo_enm1:auto_generated.q[7]
q[8] <= dcfifo_enm1:auto_generated.q[8]
q[9] <= dcfifo_enm1:auto_generated.q[9]
q[10] <= dcfifo_enm1:auto_generated.q[10]
q[11] <= dcfifo_enm1:auto_generated.q[11]
q[12] <= dcfifo_enm1:auto_generated.q[12]
q[13] <= dcfifo_enm1:auto_generated.q[13]
q[14] <= dcfifo_enm1:auto_generated.q[14]
q[15] <= dcfifo_enm1:auto_generated.q[15]
rdclk => dcfifo_enm1:auto_generated.rdclk
rdreq => dcfifo_enm1:auto_generated.rdreq
wrclk => dcfifo_enm1:auto_generated.wrclk
wrreq => dcfifo_enm1:auto_generated.wrreq
aclr => dcfifo_enm1:auto_generated.aclr
rdempty <= dcfifo_enm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_enm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_enm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_enm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_enm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_enm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_enm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_enm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_enm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_enm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_enm1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_enm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_enm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_enm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_enm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_enm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_enm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_enm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_enm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_enm1:auto_generated.wrusedw[8]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_3731:fifo_ram.aclr1
data[0] => altsyncram_3731:fifo_ram.data_a[0]
data[1] => altsyncram_3731:fifo_ram.data_a[1]
data[2] => altsyncram_3731:fifo_ram.data_a[2]
data[3] => altsyncram_3731:fifo_ram.data_a[3]
data[4] => altsyncram_3731:fifo_ram.data_a[4]
data[5] => altsyncram_3731:fifo_ram.data_a[5]
data[6] => altsyncram_3731:fifo_ram.data_a[6]
data[7] => altsyncram_3731:fifo_ram.data_a[7]
data[8] => altsyncram_3731:fifo_ram.data_a[8]
data[9] => altsyncram_3731:fifo_ram.data_a[9]
data[10] => altsyncram_3731:fifo_ram.data_a[10]
data[11] => altsyncram_3731:fifo_ram.data_a[11]
data[12] => altsyncram_3731:fifo_ram.data_a[12]
data[13] => altsyncram_3731:fifo_ram.data_a[13]
data[14] => altsyncram_3731:fifo_ram.data_a[14]
data[15] => altsyncram_3731:fifo_ram.data_a[15]
q[0] <= altsyncram_3731:fifo_ram.q_b[0]
q[1] <= altsyncram_3731:fifo_ram.q_b[1]
q[2] <= altsyncram_3731:fifo_ram.q_b[2]
q[3] <= altsyncram_3731:fifo_ram.q_b[3]
q[4] <= altsyncram_3731:fifo_ram.q_b[4]
q[5] <= altsyncram_3731:fifo_ram.q_b[5]
q[6] <= altsyncram_3731:fifo_ram.q_b[6]
q[7] <= altsyncram_3731:fifo_ram.q_b[7]
q[8] <= altsyncram_3731:fifo_ram.q_b[8]
q[9] <= altsyncram_3731:fifo_ram.q_b[9]
q[10] <= altsyncram_3731:fifo_ram.q_b[10]
q[11] <= altsyncram_3731:fifo_ram.q_b[11]
q[12] <= altsyncram_3731:fifo_ram.q_b[12]
q[13] <= altsyncram_3731:fifo_ram.q_b[13]
q[14] <= altsyncram_3731:fifo_ram.q_b[14]
q[15] <= altsyncram_3731:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_3731:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_ud8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_3731:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram
aclr1 => altsyncram_drg1:altsyncram3.aclr1
address_a[0] => altsyncram_drg1:altsyncram3.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram3.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram3.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram3.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram3.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram3.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram3.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram3.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram3.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram3.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram3.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram3.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram3.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram3.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram3.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram3.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram3.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram3.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram3.addressstall_a
clock0 => altsyncram_drg1:altsyncram3.clock1
clock1 => altsyncram_drg1:altsyncram3.clock0
clocken1 => altsyncram_drg1:altsyncram3.clocken0
data_a[0] => altsyncram_drg1:altsyncram3.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram3.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram3.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram3.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram3.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram3.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram3.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram3.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram3.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram3.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram3.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram3.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram3.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram3.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram3.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram3.q_a[15]
wren_a => altsyncram_drg1:altsyncram3.clocken1
wren_a => altsyncram_drg1:altsyncram3.wren_b


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_enm1:auto_generated.data[0]
data[1] => dcfifo_enm1:auto_generated.data[1]
data[2] => dcfifo_enm1:auto_generated.data[2]
data[3] => dcfifo_enm1:auto_generated.data[3]
data[4] => dcfifo_enm1:auto_generated.data[4]
data[5] => dcfifo_enm1:auto_generated.data[5]
data[6] => dcfifo_enm1:auto_generated.data[6]
data[7] => dcfifo_enm1:auto_generated.data[7]
data[8] => dcfifo_enm1:auto_generated.data[8]
data[9] => dcfifo_enm1:auto_generated.data[9]
data[10] => dcfifo_enm1:auto_generated.data[10]
data[11] => dcfifo_enm1:auto_generated.data[11]
data[12] => dcfifo_enm1:auto_generated.data[12]
data[13] => dcfifo_enm1:auto_generated.data[13]
data[14] => dcfifo_enm1:auto_generated.data[14]
data[15] => dcfifo_enm1:auto_generated.data[15]
q[0] <= dcfifo_enm1:auto_generated.q[0]
q[1] <= dcfifo_enm1:auto_generated.q[1]
q[2] <= dcfifo_enm1:auto_generated.q[2]
q[3] <= dcfifo_enm1:auto_generated.q[3]
q[4] <= dcfifo_enm1:auto_generated.q[4]
q[5] <= dcfifo_enm1:auto_generated.q[5]
q[6] <= dcfifo_enm1:auto_generated.q[6]
q[7] <= dcfifo_enm1:auto_generated.q[7]
q[8] <= dcfifo_enm1:auto_generated.q[8]
q[9] <= dcfifo_enm1:auto_generated.q[9]
q[10] <= dcfifo_enm1:auto_generated.q[10]
q[11] <= dcfifo_enm1:auto_generated.q[11]
q[12] <= dcfifo_enm1:auto_generated.q[12]
q[13] <= dcfifo_enm1:auto_generated.q[13]
q[14] <= dcfifo_enm1:auto_generated.q[14]
q[15] <= dcfifo_enm1:auto_generated.q[15]
rdclk => dcfifo_enm1:auto_generated.rdclk
rdreq => dcfifo_enm1:auto_generated.rdreq
wrclk => dcfifo_enm1:auto_generated.wrclk
wrreq => dcfifo_enm1:auto_generated.wrreq
aclr => dcfifo_enm1:auto_generated.aclr
rdempty <= dcfifo_enm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_enm1:auto_generated.wrfull
rdusedw[0] <= dcfifo_enm1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_enm1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_enm1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_enm1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_enm1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_enm1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_enm1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_enm1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_enm1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_enm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_enm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_enm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_enm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_enm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_enm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_enm1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_enm1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_enm1:auto_generated.wrusedw[8]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_3731:fifo_ram.aclr1
data[0] => altsyncram_3731:fifo_ram.data_a[0]
data[1] => altsyncram_3731:fifo_ram.data_a[1]
data[2] => altsyncram_3731:fifo_ram.data_a[2]
data[3] => altsyncram_3731:fifo_ram.data_a[3]
data[4] => altsyncram_3731:fifo_ram.data_a[4]
data[5] => altsyncram_3731:fifo_ram.data_a[5]
data[6] => altsyncram_3731:fifo_ram.data_a[6]
data[7] => altsyncram_3731:fifo_ram.data_a[7]
data[8] => altsyncram_3731:fifo_ram.data_a[8]
data[9] => altsyncram_3731:fifo_ram.data_a[9]
data[10] => altsyncram_3731:fifo_ram.data_a[10]
data[11] => altsyncram_3731:fifo_ram.data_a[11]
data[12] => altsyncram_3731:fifo_ram.data_a[12]
data[13] => altsyncram_3731:fifo_ram.data_a[13]
data[14] => altsyncram_3731:fifo_ram.data_a[14]
data[15] => altsyncram_3731:fifo_ram.data_a[15]
q[0] <= altsyncram_3731:fifo_ram.q_b[0]
q[1] <= altsyncram_3731:fifo_ram.q_b[1]
q[2] <= altsyncram_3731:fifo_ram.q_b[2]
q[3] <= altsyncram_3731:fifo_ram.q_b[3]
q[4] <= altsyncram_3731:fifo_ram.q_b[4]
q[5] <= altsyncram_3731:fifo_ram.q_b[5]
q[6] <= altsyncram_3731:fifo_ram.q_b[6]
q[7] <= altsyncram_3731:fifo_ram.q_b[7]
q[8] <= altsyncram_3731:fifo_ram.q_b[8]
q[9] <= altsyncram_3731:fifo_ram.q_b[9]
q[10] <= altsyncram_3731:fifo_ram.q_b[10]
q[11] <= altsyncram_3731:fifo_ram.q_b[11]
q[12] <= altsyncram_3731:fifo_ram.q_b[12]
q[13] <= altsyncram_3731:fifo_ram.q_b[13]
q[14] <= altsyncram_3731:fifo_ram.q_b[14]
q[15] <= altsyncram_3731:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_3731:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_ud8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_3731:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram
aclr1 => altsyncram_drg1:altsyncram3.aclr1
address_a[0] => altsyncram_drg1:altsyncram3.address_b[0]
address_a[1] => altsyncram_drg1:altsyncram3.address_b[1]
address_a[2] => altsyncram_drg1:altsyncram3.address_b[2]
address_a[3] => altsyncram_drg1:altsyncram3.address_b[3]
address_a[4] => altsyncram_drg1:altsyncram3.address_b[4]
address_a[5] => altsyncram_drg1:altsyncram3.address_b[5]
address_a[6] => altsyncram_drg1:altsyncram3.address_b[6]
address_a[7] => altsyncram_drg1:altsyncram3.address_b[7]
address_a[8] => altsyncram_drg1:altsyncram3.address_b[8]
address_b[0] => altsyncram_drg1:altsyncram3.address_a[0]
address_b[1] => altsyncram_drg1:altsyncram3.address_a[1]
address_b[2] => altsyncram_drg1:altsyncram3.address_a[2]
address_b[3] => altsyncram_drg1:altsyncram3.address_a[3]
address_b[4] => altsyncram_drg1:altsyncram3.address_a[4]
address_b[5] => altsyncram_drg1:altsyncram3.address_a[5]
address_b[6] => altsyncram_drg1:altsyncram3.address_a[6]
address_b[7] => altsyncram_drg1:altsyncram3.address_a[7]
address_b[8] => altsyncram_drg1:altsyncram3.address_a[8]
addressstall_b => altsyncram_drg1:altsyncram3.addressstall_a
clock0 => altsyncram_drg1:altsyncram3.clock1
clock1 => altsyncram_drg1:altsyncram3.clock0
clocken1 => altsyncram_drg1:altsyncram3.clocken0
data_a[0] => altsyncram_drg1:altsyncram3.data_b[0]
data_a[1] => altsyncram_drg1:altsyncram3.data_b[1]
data_a[2] => altsyncram_drg1:altsyncram3.data_b[2]
data_a[3] => altsyncram_drg1:altsyncram3.data_b[3]
data_a[4] => altsyncram_drg1:altsyncram3.data_b[4]
data_a[5] => altsyncram_drg1:altsyncram3.data_b[5]
data_a[6] => altsyncram_drg1:altsyncram3.data_b[6]
data_a[7] => altsyncram_drg1:altsyncram3.data_b[7]
data_a[8] => altsyncram_drg1:altsyncram3.data_b[8]
data_a[9] => altsyncram_drg1:altsyncram3.data_b[9]
data_a[10] => altsyncram_drg1:altsyncram3.data_b[10]
data_a[11] => altsyncram_drg1:altsyncram3.data_b[11]
data_a[12] => altsyncram_drg1:altsyncram3.data_b[12]
data_a[13] => altsyncram_drg1:altsyncram3.data_b[13]
data_a[14] => altsyncram_drg1:altsyncram3.data_b[14]
data_a[15] => altsyncram_drg1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_drg1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_drg1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_drg1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_drg1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_drg1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_drg1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_drg1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_drg1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_drg1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_drg1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_drg1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_drg1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_drg1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_drg1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_drg1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_drg1:altsyncram3.q_a[15]
wren_a => altsyncram_drg1:altsyncram3.clocken1
wren_a => altsyncram_drg1:altsyncram3.wren_b


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
clocken1 => ram_block4a0.ENA1
clocken1 => ram_block4a1.ENA1
clocken1 => ram_block4a2.ENA1
clocken1 => ram_block4a3.ENA1
clocken1 => ram_block4a4.ENA1
clocken1 => ram_block4a5.ENA1
clocken1 => ram_block4a6.ENA1
clocken1 => ram_block4a7.ENA1
clocken1 => ram_block4a8.ENA1
clocken1 => ram_block4a9.ENA1
clocken1 => ram_block4a10.ENA1
clocken1 => ram_block4a11.ENA1
clocken1 => ram_block4a12.ENA1
clocken1 => ram_block4a13.ENA1
clocken1 => ram_block4a14.ENA1
clocken1 => ram_block4a15.ENA1
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe9.clock
clrn => dffpipe_qe9:dffpipe9.clrn
d[0] => dffpipe_qe9:dffpipe9.d[0]
d[1] => dffpipe_qe9:dffpipe9.d[1]
d[2] => dffpipe_qe9:dffpipe9.d[2]
d[3] => dffpipe_qe9:dffpipe9.d[3]
d[4] => dffpipe_qe9:dffpipe9.d[4]
d[5] => dffpipe_qe9:dffpipe9.d[5]
d[6] => dffpipe_qe9:dffpipe9.d[6]
d[7] => dffpipe_qe9:dffpipe9.d[7]
d[8] => dffpipe_qe9:dffpipe9.d[8]
d[9] => dffpipe_qe9:dffpipe9.d[9]
q[0] <= dffpipe_qe9:dffpipe9.q[0]
q[1] <= dffpipe_qe9:dffpipe9.q[1]
q[2] <= dffpipe_qe9:dffpipe9.q[2]
q[3] <= dffpipe_qe9:dffpipe9.q[3]
q[4] <= dffpipe_qe9:dffpipe9.q[4]
q[5] <= dffpipe_qe9:dffpipe9.q[5]
q[6] <= dffpipe_qe9:dffpipe9.q[6]
q[7] <= dffpipe_qe9:dffpipe9.q[7]
q[8] <= dffpipe_qe9:dffpipe9.q[8]
q[9] <= dffpipe_qe9:dffpipe9.q[9]


|FaceDetection|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|VGA_Controller:u1
iRed[0] => oVGA_R~12.DATAB
iRed[1] => oVGA_R~11.DATAB
iRed[2] => oVGA_R~10.DATAB
iRed[3] => oVGA_R~9.DATAB
iRed[4] => oVGA_R~8.DATAB
iRed[5] => oVGA_R~7.DATAB
iRed[6] => oVGA_R~6.DATAB
iRed[7] => oVGA_R~5.DATAB
iRed[8] => oVGA_R~4.DATAB
iRed[9] => oVGA_R~3.DATAB
iGreen[0] => oVGA_G~9.DATAB
iGreen[1] => oVGA_G~8.DATAB
iGreen[2] => oVGA_G~7.DATAB
iGreen[3] => oVGA_G~6.DATAB
iGreen[4] => oVGA_G~5.DATAB
iGreen[5] => oVGA_G~4.DATAB
iGreen[6] => oVGA_G~3.DATAB
iGreen[7] => oVGA_G~2.DATAB
iGreen[8] => oVGA_G~1.DATAB
iGreen[9] => oVGA_G~0.DATAB
iBlue[0] => oVGA_B~9.DATAB
iBlue[1] => oVGA_B~8.DATAB
iBlue[2] => oVGA_B~7.DATAB
iBlue[3] => oVGA_B~6.DATAB
iBlue[4] => oVGA_B~5.DATAB
iBlue[5] => oVGA_B~4.DATAB
iBlue[6] => oVGA_B~3.DATAB
iBlue[7] => oVGA_B~2.DATAB
iBlue[8] => oVGA_B~1.DATAB
iBlue[9] => oVGA_B~0.DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R~12.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R~11.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R~10.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R~9.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R~8.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R~7.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R~6.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R~5.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R~4.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R~3.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G~9.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G~8.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G~7.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G~6.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G~5.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G~4.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G~3.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G~2.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G~1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G~0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B~9.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B~8.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B~7.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B~6.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B~5.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B~4.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B~3.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B~2.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B~1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B~0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK~0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oRequest~reg0.CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[0].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[0].CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR


|FaceDetection|Reset_Delay:u2
iCLK => Cont[31].CLK
iCLK => Cont[30].CLK
iCLK => Cont[29].CLK
iCLK => Cont[28].CLK
iCLK => Cont[27].CLK
iCLK => Cont[26].CLK
iCLK => Cont[25].CLK
iCLK => Cont[24].CLK
iCLK => Cont[23].CLK
iCLK => Cont[22].CLK
iCLK => Cont[21].CLK
iCLK => Cont[20].CLK
iCLK => Cont[19].CLK
iCLK => Cont[18].CLK
iCLK => Cont[17].CLK
iCLK => Cont[16].CLK
iCLK => Cont[15].CLK
iCLK => Cont[14].CLK
iCLK => Cont[13].CLK
iCLK => Cont[12].CLK
iCLK => Cont[11].CLK
iCLK => Cont[10].CLK
iCLK => Cont[9].CLK
iCLK => Cont[8].CLK
iCLK => Cont[7].CLK
iCLK => Cont[6].CLK
iCLK => Cont[5].CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iCLK => oRST_0~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_2~reg0.CLK
iRST => Cont[31].ACLR
iRST => Cont[30].ACLR
iRST => Cont[29].ACLR
iRST => Cont[28].ACLR
iRST => Cont[27].ACLR
iRST => Cont[26].ACLR
iRST => Cont[25].ACLR
iRST => Cont[24].ACLR
iRST => Cont[23].ACLR
iRST => Cont[22].ACLR
iRST => Cont[21].ACLR
iRST => Cont[20].ACLR
iRST => Cont[19].ACLR
iRST => Cont[18].ACLR
iRST => Cont[17].ACLR
iRST => Cont[16].ACLR
iRST => Cont[15].ACLR
iRST => Cont[14].ACLR
iRST => Cont[13].ACLR
iRST => Cont[12].ACLR
iRST => Cont[11].ACLR
iRST => Cont[10].ACLR
iRST => Cont[9].ACLR
iRST => Cont[8].ACLR
iRST => Cont[7].ACLR
iRST => Cont[6].ACLR
iRST => Cont[5].ACLR
iRST => Cont[4].ACLR
iRST => Cont[3].ACLR
iRST => Cont[2].ACLR
iRST => Cont[1].ACLR
iRST => Cont[0].ACLR
iRST => oRST_0~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_2~reg0.ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FaceDetection|sdram_pll:u6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|FaceDetection|sdram_pll:u6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|FaceDetection|I2C_CCD_Config:u8
iCLK => iexposure_adj_delay[3].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => senosr_exposure[15].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[0].CLK
iCLK => combo_cnt[24].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[0].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[0].CLK
iRST_N => i2c_reset~0.IN0
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[0].ACLR
iUART_CTRL => ~NO_FANOUT~
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure~47.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~46.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~45.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~44.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~43.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~42.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~41.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~40.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~39.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~38.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~37.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~36.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~35.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~34.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~33.OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure~32.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <= I2C_Controller:u0.I2C_SDAT


|FaceDetection|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD_COUNTER[6].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SCLK.CLK
CLOCK => SDO.CLK
CLOCK => ACK1.CLK
CLOCK => ACK2.CLK
CLOCK => ACK3.CLK
CLOCK => ACK4.CLK
CLOCK => END~reg0.CLK
CLOCK => SD[31].CLK
CLOCK => SD[30].CLK
CLOCK => SD[29].CLK
CLOCK => SD[28].CLK
CLOCK => SD[27].CLK
CLOCK => SD[26].CLK
CLOCK => SD[25].CLK
CLOCK => SD[24].CLK
CLOCK => SD[23].CLK
CLOCK => SD[22].CLK
CLOCK => SD[21].CLK
CLOCK => SD[20].CLK
CLOCK => SD[19].CLK
CLOCK => SD[18].CLK
CLOCK => SD[17].CLK
CLOCK => SD[16].CLK
CLOCK => SD[15].CLK
CLOCK => SD[14].CLK
CLOCK => SD[13].CLK
CLOCK => SD[12].CLK
CLOCK => SD[11].CLK
CLOCK => SD[10].CLK
CLOCK => SD[9].CLK
CLOCK => SD[8].CLK
CLOCK => SD[7].CLK
CLOCK => SD[6].CLK
CLOCK => SD[5].CLK
CLOCK => SD[4].CLK
CLOCK => SD[3].CLK
CLOCK => SD[2].CLK
CLOCK => SD[1].CLK
CLOCK => SD[0].CLK
CLOCK => comb~1.DATAB
I2C_SCLK <= comb~2.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT~0
I2C_DATA[0] => SD~31.DATAB
I2C_DATA[1] => SD~30.DATAB
I2C_DATA[2] => SD~29.DATAB
I2C_DATA[3] => SD~28.DATAB
I2C_DATA[4] => SD~27.DATAB
I2C_DATA[5] => SD~26.DATAB
I2C_DATA[6] => SD~25.DATAB
I2C_DATA[7] => SD~24.DATAB
I2C_DATA[8] => SD~23.DATAB
I2C_DATA[9] => SD~22.DATAB
I2C_DATA[10] => SD~21.DATAB
I2C_DATA[11] => SD~20.DATAB
I2C_DATA[12] => SD~19.DATAB
I2C_DATA[13] => SD~18.DATAB
I2C_DATA[14] => SD~17.DATAB
I2C_DATA[15] => SD~16.DATAB
I2C_DATA[16] => SD~15.DATAB
I2C_DATA[17] => SD~14.DATAB
I2C_DATA[18] => SD~13.DATAB
I2C_DATA[19] => SD~12.DATAB
I2C_DATA[20] => SD~11.DATAB
I2C_DATA[21] => SD~10.DATAB
I2C_DATA[22] => SD~9.DATAB
I2C_DATA[23] => SD~8.DATAB
I2C_DATA[24] => SD~7.DATAB
I2C_DATA[25] => SD~6.DATAB
I2C_DATA[26] => SD~5.DATAB
I2C_DATA[27] => SD~4.DATAB
I2C_DATA[28] => SD~3.DATAB
I2C_DATA[29] => SD~2.DATAB
I2C_DATA[30] => SD~1.DATAB
I2C_DATA[31] => SD~0.DATAB
GO => SD_COUNTER~13.OUTPUTSELECT
GO => SD_COUNTER~12.OUTPUTSELECT
GO => SD_COUNTER~11.OUTPUTSELECT
GO => SD_COUNTER~10.OUTPUTSELECT
GO => SD_COUNTER~9.OUTPUTSELECT
GO => SD_COUNTER~8.OUTPUTSELECT
GO => SD_COUNTER~7.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb~5.DB_MAX_OUTPUT_PORT_TYPE
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SCLK.PRESET
RESET => SDO.PRESET
RESET => ACK1.ACLR
RESET => ACK2.ACLR
RESET => ACK3.ACLR
RESET => ACK4.ACLR
RESET => END~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


