

================================================================
== Vitis HLS Report for 'triangular_Pipeline_VITIS_LOOP_7_2'
================================================================
* Date:           Wed Apr  5 23:45:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.490 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_2  |        ?|        ?|         7|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load"   --->   Operation 14 'read' 'x_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %select_ln7"   --->   Operation 15 'read' 'select_ln7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idxprom11_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %idxprom11"   --->   Operation 16 'read' 'idxprom11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i_1"   --->   Operation 17 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv"   --->   Operation 18 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %indvars_iv_read, i64 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i64 %k_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 24 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 25 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln7 = icmp_slt  i64 %k_1, i64 %select_ln7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 26 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split, void %for.inc14.loopexit.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 27 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.51>
ST_3 : Operation 28 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 28 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (1.08ns)   --->   "%add_ln7 = add i64 %k_1, i64 18446744073709551615" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 29 'add' 'add_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln7 = store i64 %add_ln7, i64 %k" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 30 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 31 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 31 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 32 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln8_1 = mul i14 %trunc_ln8, i14 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 32 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 33 [1/1] (0.83ns)   --->   "%add_ln8 = add i14 %mul_ln8_1, i14 %i_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i14 %add_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 34 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 35 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 36 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (1.23ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 37 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 38 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 38 'icmp' 'addr_cmp' <Predicate = (!icmp_ln7)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 39 [1/1] (0.83ns)   --->   "%add_ln8_1 = add i14 %mul_ln8_1, i14 %idxprom11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 39 'add' 'add_ln8_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i14 %add_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 40 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 41 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 43 'load' 'reuse_reg_load' <Predicate = (!icmp_ln7 & addr_cmp)> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (1.23ns)   --->   "%A_load = load i14 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 44 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 45 [1/1] (0.44ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 45 'select' 'reuse_select' <Predicate = (!icmp_ln7)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 46 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.13ns)   --->   "%addr_cmp11 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln8_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 47 'icmp' 'addr_cmp11' <Predicate = (!icmp_ln7)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln8 = store i64 %zext_ln8_1, i64 %reuse_addr_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 49 [1/1] (3.42ns)   --->   "%mul_ln8 = mul i32 %reuse_select, i32 %x_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 49 'mul' 'mul_ln8' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [2/2] (1.23ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 50 'load' 'A_load_1' <Predicate = (!icmp_ln7 & !addr_cmp11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 3.49>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 51 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i32 %reuse_reg"   --->   Operation 52 'load' 'reuse_reg_load_1' <Predicate = (addr_cmp11)> <Delay = 0.00>
ST_8 : Operation 53 [1/2] (1.23ns)   --->   "%A_load_1 = load i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 53 'load' 'A_load_1' <Predicate = (!addr_cmp11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln8)   --->   "%reuse_select12 = select i1 %addr_cmp11, i32 %reuse_reg_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 54 'select' 'reuse_select12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln8 = sub i32 %reuse_select12, i32 %mul_ln8" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 55 'sub' 'sub_ln8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln8 = store i32 %sub_ln8, i14 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln8 = store i32 %sub_ln8, i32 %reuse_reg" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7]   --->   Operation 58 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('k') [9]  (0 ns)
	'store' operation ('store_ln0') of variable 'indvars_iv_read' on local variable 'k' [16]  (0.427 ns)

 <State 2>: 1.13ns
The critical path consists of the following:
	'load' operation ('k', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) on local variable 'k' [21]  (0 ns)
	'icmp' operation ('icmp_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7) [31]  (1.13 ns)

 <State 3>: 1.51ns
The critical path consists of the following:
	'add' operation ('add_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7) [50]  (1.08 ns)
	'store' operation ('store_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7) of variable 'add_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:7 on local variable 'k' [51]  (0.427 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln8_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [23]  (0.535 ns)

 <State 5>: 2.07ns
The critical path consists of the following:
	'mul' operation of DSP[23] ('mul_ln8_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [23]  (0 ns)
	'add' operation ('add_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [24]  (0.831 ns)
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [26]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) on array 'A' [37]  (1.24 ns)

 <State 6>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln8_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [27]  (0.831 ns)
	'icmp' operation ('addr_cmp11', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [44]  (1.13 ns)

 <State 7>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [40]  (3.42 ns)

 <State 8>: 3.49ns
The critical path consists of the following:
	'load' operation ('A_load_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) on array 'A' [43]  (1.24 ns)
	'select' operation ('reuse_select12', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [45]  (0 ns)
	'sub' operation ('sub_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) [46]  (1.02 ns)
	'store' operation ('store_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8) of variable 'sub_ln8', ../../../../Documents/LAP_hls_benchmarks/Vitis/triangular/triangular.cpp:8 on array 'A' [47]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
