<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8 Project: /mnt/V8SourceCode/src/codegen/riscv/base-riscv-i.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">V8 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('base-riscv-i_8cc_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">base-riscv-i.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="base-riscv-i_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base-riscv-i_8h.html">src/codegen/riscv/base-riscv-i.h</a>&quot;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a16d46459ac61bd6af53e4ffd82bcdf53">    9</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a16d46459ac61bd6af53e4ffd82bcdf53">AssemblerRISCVI::lui</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20) {</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">GenInstrU</a>(<a class="code" href="namespacev8_1_1internal.html#a8930c6f80e3248f09dccab1b75611a75">LUI</a>, rd, imm20);</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;}</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">   13</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">AssemblerRISCVI::auipc</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20) {</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">GenInstrU</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a11c238330a0a9d6f60213f2441ba5095">AUIPC</a>, rd, imm20);</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;}</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// Jumps</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">   19</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">AssemblerRISCVI::jal</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm21) {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">GenInstrJ</a>(<a class="code" href="namespacev8_1_1internal.html#a7429853f64cca58ee6a1bc3362427100">JAL</a>, rd, imm21);</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(1);</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;}</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">   25</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">AssemblerRISCVI::jalr</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ad1464ee5ea9936c57320583a1954e684">JALR</a>, rd, rs1, imm12);</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(1);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;}</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// Branches</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">   33</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">AssemblerRISCVI::beq</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(0b000, rs1, rs2, imm13);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">   38</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">AssemblerRISCVI::bne</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(0b001, rs1, rs2, imm13);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">   43</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">AssemblerRISCVI::blt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(0b100, rs1, rs2, imm13);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">   48</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">AssemblerRISCVI::bge</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(0b101, rs1, rs2, imm13);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">   53</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">AssemblerRISCVI::bltu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(0b110, rs1, rs2, imm13);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">   58</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">AssemblerRISCVI::bgeu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(0b111, rs1, rs2, imm13);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>();</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// Loads</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#add760006f5f7c48cb7706f0b1c2678a1">   65</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#add760006f5f7c48cb7706f0b1c2678a1">AssemblerRISCVI::lb</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b000, rd, rs1, imm12);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2547ad1de6a8e9fefbef3bd6e19d0a7f">   69</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2547ad1de6a8e9fefbef3bd6e19d0a7f">AssemblerRISCVI::lh</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b001, rd, rs1, imm12);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a969e009c1998f85830e4bb1234575867">   73</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a969e009c1998f85830e4bb1234575867">AssemblerRISCVI::lw</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b010, rd, rs1, imm12);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f3aea6364b753194d1a92fe05a1b41a">   77</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f3aea6364b753194d1a92fe05a1b41a">AssemblerRISCVI::lbu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b100, rd, rs1, imm12);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12245b87983621e9c786c656e20543d2">   81</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12245b87983621e9c786c656e20543d2">AssemblerRISCVI::lhu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b101, rd, rs1, imm12);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Stores</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aeffb9d912da39ff7ad74c33b692cf0ad">   87</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aeffb9d912da39ff7ad74c33b692cf0ad">AssemblerRISCVI::sb</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> source, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> base, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(0b000, base, source, imm12);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1e3853da0649de09252abb255a9f3393">   91</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1e3853da0649de09252abb255a9f3393">AssemblerRISCVI::sh</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> source, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> base, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(0b001, base, source, imm12);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0bb9df834b847dd21b4bbc56926f527">   95</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0bb9df834b847dd21b4bbc56926f527">AssemblerRISCVI::sw</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> source, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> base, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(0b010, base, source, imm12);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// Arithmetic with immediate</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">  101</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">AssemblerRISCVI::addi</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(0b000, rd, rs1, imm12);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af925f76cc1b151d380265d5bc57337f6">  105</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af925f76cc1b151d380265d5bc57337f6">AssemblerRISCVI::slti</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(0b010, rd, rs1, imm12);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">  109</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">AssemblerRISCVI::sltiu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(0b011, rd, rs1, imm12);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">  113</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">AssemblerRISCVI::xori</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(0b100, rd, rs1, imm12);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9edeaf21b84efa5c506b374cc54918ba">  117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9edeaf21b84efa5c506b374cc54918ba">AssemblerRISCVI::ori</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(0b110, rd, rs1, imm12);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a896064fcdaa2360942057f3b5bcc2300">  121</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a896064fcdaa2360942057f3b5bcc2300">AssemblerRISCVI::andi</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(0b111, rd, rs1, imm12);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af94594f0f04267af409a78db67bb9b71">  125</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af94594f0f04267af409a78db67bb9b71">AssemblerRISCVI::slli</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">GenInstrShift_ri</a>(0, 0b001, rd, rs1, shamt &amp; 0x3f);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a876b7a80081b25b299abf597a5a8a8aa">  129</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a876b7a80081b25b299abf597a5a8a8aa">AssemblerRISCVI::srli</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">GenInstrShift_ri</a>(0, 0b101, rd, rs1, shamt &amp; 0x3f);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57da9a15ac3bb6964311214e42b5ab81">  133</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57da9a15ac3bb6964311214e42b5ab81">AssemblerRISCVI::srai</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">GenInstrShift_ri</a>(1, 0b101, rd, rs1, shamt &amp; 0x3f);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// Arithmetic</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a690441d571f3fd38bff95a7832d0a152">  139</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a690441d571f3fd38bff95a7832d0a152">AssemblerRISCVI::add</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">  143</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">AssemblerRISCVI::sub</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100000, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aef21299539802d9e0ceac198afd4617b">  147</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aef21299539802d9e0ceac198afd4617b">AssemblerRISCVI::sll</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b001, rd, rs1, rs2);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">  151</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">AssemblerRISCVI::slt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b010, rd, rs1, rs2);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">  155</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">AssemblerRISCVI::sltu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b011, rd, rs1, rs2);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87d592924389c4833dfe39cbfe70c5c8">  159</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87d592924389c4833dfe39cbfe70c5c8">AssemblerRISCVI::xor_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b100, rd, rs1, rs2);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aae466853e312b068bc89066caba9d884">  163</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aae466853e312b068bc89066caba9d884">AssemblerRISCVI::srl</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b101, rd, rs1, rs2);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aff9b4c78448b8d5d8153e45c508af42e">  167</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aff9b4c78448b8d5d8153e45c508af42e">AssemblerRISCVI::sra</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0100000, 0b101, rd, rs1, rs2);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">  171</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">AssemblerRISCVI::or_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b110, rd, rs1, rs2);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a208a9a80e0e260c91899679741e2e74f">  175</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a208a9a80e0e260c91899679741e2e74f">AssemblerRISCVI::and_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(0b0000000, 0b111, rd, rs1, rs2);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// Memory fences</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">  181</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">AssemblerRISCVI::fence</a>(uint8_t pred, uint8_t succ) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint4(pred) &amp;&amp; is_uint4(succ));</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="namespaceunibrow.html#a0869a94c1a582a2b47889b990444deb9">uint16_t</a> imm12 = succ | (pred &lt;&lt; 4) | (0b0000 &lt;&lt; 8);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a39564375eb74cab3a66235670cd754c7">MISC_MEM</a>, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), imm12);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a30e55e16fb2ce25ac6965e0fe8485b7d">  187</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a30e55e16fb2ce25ac6965e0fe8485b7d">AssemblerRISCVI::fence_tso</a>() {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="namespaceunibrow.html#a0869a94c1a582a2b47889b990444deb9">uint16_t</a> imm12 = (0b0011) | (0b0011 &lt;&lt; 4) | (0b1000 &lt;&lt; 8);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a39564375eb74cab3a66235670cd754c7">MISC_MEM</a>, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), imm12);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Environment call / break</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2ec49293ccc12b45197162dc5571baaf">  194</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2ec49293ccc12b45197162dc5571baaf">AssemblerRISCVI::ecall</a>() {</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">SYSTEM</a>, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), 0);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8531a241e7da33ae99998f1c8b9df58a">  198</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8531a241e7da33ae99998f1c8b9df58a">AssemblerRISCVI::ebreak</a>() {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">SYSTEM</a>, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), 1);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// This is a de facto standard (as set by GNU binutils) 32-bit unimplemented</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// instruction (i.e., it should always trap, if your implementation has invalid</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// instruction traps).</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2d7a9ab08837031589c86dcbd8f39933">  205</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2d7a9ab08837031589c86dcbd8f39933">AssemblerRISCVI::unimp</a>() {</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b001, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">SYSTEM</a>, <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), <a class="code" href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">ToRegister</a>(0), 0b110000000000);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad790c77bb35afd851d4f9697652323ec">  209</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad790c77bb35afd851d4f9697652323ec">AssemblerRISCVI::IsBranch</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> (instr &amp; <a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a>) == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1">BRANCH</a>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7036d0118e673cacb05d812cb79dde33">  213</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7036d0118e673cacb05d812cb79dde33">AssemblerRISCVI::IsJump</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordtype">int</span> Op = instr &amp; <a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> Op == <a class="code" href="namespacev8_1_1internal.html#a7429853f64cca58ee6a1bc3362427100">JAL</a> || Op == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ad1464ee5ea9936c57320583a1954e684">JALR</a>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab85b466dc3a9e44a2e94510eed98675b">  218</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab85b466dc3a9e44a2e94510eed98675b">AssemblerRISCVI::IsNop</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) { <span class="keywordflow">return</span> instr == <a class="code" href="namespacev8_1_1internal.html#a208c3547e4bfa95d85c82ed2299aabaa">kNopByte</a>; }</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a762b700bb17e269276454f3da5cabf7f">  220</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a762b700bb17e269276454f3da5cabf7f">AssemblerRISCVI::IsJal</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">return</span> (instr &amp; <a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a>) == <a class="code" href="namespacev8_1_1internal.html#a7429853f64cca58ee6a1bc3362427100">JAL</a>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">  224</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">AssemblerRISCVI::IsJalr</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">return</span> (instr &amp; <a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a>) == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ad1464ee5ea9936c57320583a1954e684">JALR</a>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a219aeb7a08de82d2dc569438dc858553">  228</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a219aeb7a08de82d2dc569438dc858553">AssemblerRISCVI::IsLui</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">return</span> (instr &amp; <a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a>) == <a class="code" href="namespacev8_1_1internal.html#a8930c6f80e3248f09dccab1b75611a75">LUI</a>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">  231</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">AssemblerRISCVI::IsAuipc</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">return</span> (instr &amp; <a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a>) == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a11c238330a0a9d6f60213f2441ba5095">AUIPC</a>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;}</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7af9a64decd1da11daa586a01b03f586">  234</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7af9a64decd1da11daa586a01b03f586">AssemblerRISCVI::IsAddi</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> (instr &amp; (<a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a> | <a class="code" href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">kFunct3Mask</a>)) == <a class="code" href="namespacev8_1_1internal.html#aa4f01340ce60086f01499df71c902f27">RO_ADDI</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5aac7bffee46d9306ef97fef718f9bb">  237</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5aac7bffee46d9306ef97fef718f9bb">AssemblerRISCVI::IsOri</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">return</span> (instr &amp; (<a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a> | <a class="code" href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">kFunct3Mask</a>)) == <a class="code" href="namespacev8_1_1internal.html#a93eabc4c4463f0c80916b6875dd36829">RO_ORI</a>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57b8fbad4fc4f8ca6fed84c2bd0787ab">  240</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57b8fbad4fc4f8ca6fed84c2bd0787ab">AssemblerRISCVI::IsSlli</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">return</span> (instr &amp; (<a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a> | <a class="code" href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">kFunct3Mask</a>)) == <a class="code" href="namespacev8_1_1internal.html#a8fe394189920c6ab7426bbc7b99c2686">RO_SLLI</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a725eef4f47f1073b5db134d165d97676">  244</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a725eef4f47f1073b5db134d165d97676">AssemblerRISCVI::JumpOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm21 = ((instr &amp; 0x7fe00000) &gt;&gt; 20) | ((instr &amp; 0x100000) &gt;&gt; 9) |</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                  (instr &amp; 0xff000) | ((instr &amp; 0x80000000) &gt;&gt; 11);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  imm21 = imm21 &lt;&lt; 11 &gt;&gt; 11;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">return</span> imm21;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a4609f64dda7e1b39fdbe105e43357c2f">  251</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a4609f64dda7e1b39fdbe105e43357c2f">AssemblerRISCVI::JalrOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">IsJalr</a>(instr));</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm12 = <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a><span class="keyword">&gt;</span>(instr &amp; <a class="code" href="namespacev8_1_1internal.html#a8401e60f54bd7f6b9b9e6be499494055">kImm12Mask</a>) &gt;&gt; 20;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">return</span> imm12;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a33d89ef9aae7c7ac45bf0ea794906252">  257</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a33d89ef9aae7c7ac45bf0ea794906252">AssemblerRISCVI::AuipcOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">IsAuipc</a>(instr));</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20 = <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a><span class="keyword">&gt;</span>(instr &amp; <a class="code" href="namespacev8_1_1internal.html#af4a95a53ac51ef5daaf41072a6ac2bcb">kImm20Mask</a>);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">return</span> imm20;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">  263</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">AssemblerRISCVI::IsLw</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">return</span> (instr &amp; (<a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a> | <a class="code" href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">kFunct3Mask</a>)) == <a class="code" href="namespacev8_1_1internal.html#a954caa1cfbe3365d8760ab463d55dc3c">RO_LW</a>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a25efc0890b32211e13a5816cd29315c1">  267</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a25efc0890b32211e13a5816cd29315c1">AssemblerRISCVI::LoadOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#if V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(IsLd(instr));</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#elif V8_TARGET_ARCH_RISCV32</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">IsLw</a>(instr));</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm12 = <span class="keyword">static_cast&lt;</span><a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a><span class="keyword">&gt;</span>(instr &amp; <a class="code" href="namespacev8_1_1internal.html#a8401e60f54bd7f6b9b9e6be499494055">kImm12Mask</a>) &gt;&gt; 20;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> imm12;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#ifdef V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keywordtype">bool</span> AssemblerRISCVI::IsAddiw(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">return</span> (instr &amp; (<a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a> | <a class="code" href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">kFunct3Mask</a>)) == RO_ADDIW;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keywordtype">bool</span> AssemblerRISCVI::IsLd(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr) {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">return</span> (instr &amp; (<a class="code" href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">kBaseOpcodeMask</a> | <a class="code" href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">kFunct3Mask</a>)) == RO_LD;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::lwu(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b110, rd, rs1, imm12);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;}</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::ld(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(0b011, rd, rs1, imm12);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::sd(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> source, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> base, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(0b011, base, source, imm12);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::addiw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12) {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(0b000, <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">OP_IMM_32</a>, rd, rs1, imm12);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::slliw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">GenInstrShiftW_ri</a>(0, 0b001, rd, rs1, shamt &amp; 0x1f);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::srliw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">GenInstrShiftW_ri</a>(0, 0b101, rd, rs1, shamt &amp; 0x1f);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::sraiw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t shamt) {</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">GenInstrShiftW_ri</a>(1, 0b101, rd, rs1, shamt &amp; 0x1f);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::addw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000000, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::subw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0100000, 0b000, rd, rs1, rs2);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;}</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::sllw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000000, 0b001, rd, rs1, rs2);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::srlw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0000000, 0b101, rd, rs1, rs2);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;}</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVI::sraw(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2) {</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(0b0100000, 0b101, rd, rs1, rs2);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;}</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}  <span class="comment">// namespace internal</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="abase-riscv-i_8h_html"><div class="ttname"><a href="base-riscv-i_8h.html">base-riscv-i.h</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a119d30c2572f360d8ae70cc8d65ac2ea"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">v8::internal::AssemblerRISCVI::addi</a></div><div class="ttdeci">void addi(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00101">base-riscv-i.cc:101</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a12245b87983621e9c786c656e20543d2"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12245b87983621e9c786c656e20543d2">v8::internal::AssemblerRISCVI::lhu</a></div><div class="ttdeci">void lhu(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00081">base-riscv-i.cc:81</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a12d90a2e3d478e9d6013fefd66336532"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">v8::internal::AssemblerRISCVI::sltu</a></div><div class="ttdeci">void sltu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00155">base-riscv-i.cc:155</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a13e6f5aba53fd3a377083201dd1deb75"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">v8::internal::AssemblerRISCVI::or_</a></div><div class="ttdeci">void or_(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00171">base-riscv-i.cc:171</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a1581a8f1cb2e433a36033f134e4c71af"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">v8::internal::AssemblerRISCVI::blt</a></div><div class="ttdeci">void blt(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00043">base-riscv-i.cc:43</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a16d46459ac61bd6af53e4ffd82bcdf53"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a16d46459ac61bd6af53e4ffd82bcdf53">v8::internal::AssemblerRISCVI::lui</a></div><div class="ttdeci">void lui(Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00009">base-riscv-i.cc:9</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a1e3853da0649de09252abb255a9f3393"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1e3853da0649de09252abb255a9f3393">v8::internal::AssemblerRISCVI::sh</a></div><div class="ttdeci">void sh(Register source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00091">base-riscv-i.cc:91</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a208a9a80e0e260c91899679741e2e74f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a208a9a80e0e260c91899679741e2e74f">v8::internal::AssemblerRISCVI::and_</a></div><div class="ttdeci">void and_(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00175">base-riscv-i.cc:175</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a209a0263ad193121293c85487fe31d65"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">v8::internal::AssemblerRISCVI::sltiu</a></div><div class="ttdeci">void sltiu(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00109">base-riscv-i.cc:109</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a219aeb7a08de82d2dc569438dc858553"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a219aeb7a08de82d2dc569438dc858553">v8::internal::AssemblerRISCVI::IsLui</a></div><div class="ttdeci">static bool IsLui(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00228">base-riscv-i.cc:228</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2547ad1de6a8e9fefbef3bd6e19d0a7f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2547ad1de6a8e9fefbef3bd6e19d0a7f">v8::internal::AssemblerRISCVI::lh</a></div><div class="ttdeci">void lh(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00069">base-riscv-i.cc:69</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a25efc0890b32211e13a5816cd29315c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a25efc0890b32211e13a5816cd29315c1">v8::internal::AssemblerRISCVI::LoadOffset</a></div><div class="ttdeci">static int LoadOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00267">base-riscv-i.cc:267</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2d7a9ab08837031589c86dcbd8f39933"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2d7a9ab08837031589c86dcbd8f39933">v8::internal::AssemblerRISCVI::unimp</a></div><div class="ttdeci">void unimp()</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00205">base-riscv-i.cc:205</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2ec49293ccc12b45197162dc5571baaf"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2ec49293ccc12b45197162dc5571baaf">v8::internal::AssemblerRISCVI::ecall</a></div><div class="ttdeci">void ecall()</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00194">base-riscv-i.cc:194</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a30e55e16fb2ce25ac6965e0fe8485b7d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a30e55e16fb2ce25ac6965e0fe8485b7d">v8::internal::AssemblerRISCVI::fence_tso</a></div><div class="ttdeci">void fence_tso()</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00187">base-riscv-i.cc:187</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a334690a9c5b59495b93e0fc2159257d8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">v8::internal::AssemblerRISCVI::fence</a></div><div class="ttdeci">void fence(uint8_t pred, uint8_t succ)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00181">base-riscv-i.cc:181</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a33d89ef9aae7c7ac45bf0ea794906252"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a33d89ef9aae7c7ac45bf0ea794906252">v8::internal::AssemblerRISCVI::AuipcOffset</a></div><div class="ttdeci">static int AuipcOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00257">base-riscv-i.cc:257</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a4609f64dda7e1b39fdbe105e43357c2f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a4609f64dda7e1b39fdbe105e43357c2f">v8::internal::AssemblerRISCVI::JalrOffset</a></div><div class="ttdeci">static int JalrOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00251">base-riscv-i.cc:251</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a57b8fbad4fc4f8ca6fed84c2bd0787ab"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57b8fbad4fc4f8ca6fed84c2bd0787ab">v8::internal::AssemblerRISCVI::IsSlli</a></div><div class="ttdeci">static bool IsSlli(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00240">base-riscv-i.cc:240</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a57da9a15ac3bb6964311214e42b5ab81"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57da9a15ac3bb6964311214e42b5ab81">v8::internal::AssemblerRISCVI::srai</a></div><div class="ttdeci">void srai(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00133">base-riscv-i.cc:133</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a598900545481cf7764f47d7717c2a99a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">v8::internal::AssemblerRISCVI::IsJalr</a></div><div class="ttdeci">static bool IsJalr(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00224">base-riscv-i.cc:224</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a655b570e555decdc34a320eb9fabbcbd"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">v8::internal::AssemblerRISCVI::jalr</a></div><div class="ttdeci">void jalr(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00025">base-riscv-i.cc:25</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a690441d571f3fd38bff95a7832d0a152"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a690441d571f3fd38bff95a7832d0a152">v8::internal::AssemblerRISCVI::add</a></div><div class="ttdeci">void add(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00139">base-riscv-i.cc:139</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a7036d0118e673cacb05d812cb79dde33"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7036d0118e673cacb05d812cb79dde33">v8::internal::AssemblerRISCVI::IsJump</a></div><div class="ttdeci">static bool IsJump(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00213">base-riscv-i.cc:213</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a725eef4f47f1073b5db134d165d97676"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a725eef4f47f1073b5db134d165d97676">v8::internal::AssemblerRISCVI::JumpOffset</a></div><div class="ttdeci">static int JumpOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00244">base-riscv-i.cc:244</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a73403541980845652bb74b390e3986a6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">v8::internal::AssemblerRISCVI::beq</a></div><div class="ttdeci">void beq(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00033">base-riscv-i.cc:33</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a762b700bb17e269276454f3da5cabf7f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a762b700bb17e269276454f3da5cabf7f">v8::internal::AssemblerRISCVI::IsJal</a></div><div class="ttdeci">static bool IsJal(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00220">base-riscv-i.cc:220</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a79be631fb39728c9feaa93e45df8e621"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">v8::internal::AssemblerRISCVI::bltu</a></div><div class="ttdeci">void bltu(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00053">base-riscv-i.cc:53</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a7af9a64decd1da11daa586a01b03f586"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7af9a64decd1da11daa586a01b03f586">v8::internal::AssemblerRISCVI::IsAddi</a></div><div class="ttdeci">static bool IsAddi(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00234">base-riscv-i.cc:234</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a8531a241e7da33ae99998f1c8b9df58a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8531a241e7da33ae99998f1c8b9df58a">v8::internal::AssemblerRISCVI::ebreak</a></div><div class="ttdeci">void ebreak()</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00198">base-riscv-i.cc:198</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a876b7a80081b25b299abf597a5a8a8aa"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a876b7a80081b25b299abf597a5a8a8aa">v8::internal::AssemblerRISCVI::srli</a></div><div class="ttdeci">void srli(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00129">base-riscv-i.cc:129</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a87d592924389c4833dfe39cbfe70c5c8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87d592924389c4833dfe39cbfe70c5c8">v8::internal::AssemblerRISCVI::xor_</a></div><div class="ttdeci">void xor_(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00159">base-riscv-i.cc:159</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a8806f4f7e39642d14d8c53e83e5fb39c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">v8::internal::AssemblerRISCVI::IsLw</a></div><div class="ttdeci">static bool IsLw(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00263">base-riscv-i.cc:263</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a896064fcdaa2360942057f3b5bcc2300"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a896064fcdaa2360942057f3b5bcc2300">v8::internal::AssemblerRISCVI::andi</a></div><div class="ttdeci">void andi(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00121">base-riscv-i.cc:121</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a969e009c1998f85830e4bb1234575867"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a969e009c1998f85830e4bb1234575867">v8::internal::AssemblerRISCVI::lw</a></div><div class="ttdeci">void lw(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00073">base-riscv-i.cc:73</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9e777ac85754a922a959edb25bd58ecb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">v8::internal::AssemblerRISCVI::slt</a></div><div class="ttdeci">void slt(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00151">base-riscv-i.cc:151</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9edeaf21b84efa5c506b374cc54918ba"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9edeaf21b84efa5c506b374cc54918ba">v8::internal::AssemblerRISCVI::ori</a></div><div class="ttdeci">void ori(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00117">base-riscv-i.cc:117</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9f1afd709dde0d10e5f7c3e14d12e734"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">v8::internal::AssemblerRISCVI::IsAuipc</a></div><div class="ttdeci">static bool IsAuipc(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00231">base-riscv-i.cc:231</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9f3aea6364b753194d1a92fe05a1b41a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f3aea6364b753194d1a92fe05a1b41a">v8::internal::AssemblerRISCVI::lbu</a></div><div class="ttdeci">void lbu(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00077">base-riscv-i.cc:77</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aa0992fc9a459a30834b0ae02b6043d97"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">v8::internal::AssemblerRISCVI::auipc</a></div><div class="ttdeci">void auipc(Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00013">base-riscv-i.cc:13</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aab35a44818ec82137ab1d11c6b5208c0"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">v8::internal::AssemblerRISCVI::sub</a></div><div class="ttdeci">void sub(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00143">base-riscv-i.cc:143</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aae466853e312b068bc89066caba9d884"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aae466853e312b068bc89066caba9d884">v8::internal::AssemblerRISCVI::srl</a></div><div class="ttdeci">void srl(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00163">base-riscv-i.cc:163</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab517d0d4c240a116d9f99bb617b3372a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">v8::internal::AssemblerRISCVI::xori</a></div><div class="ttdeci">void xori(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00113">base-riscv-i.cc:113</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab7cc23127186343989288b9ab979a8f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">v8::internal::AssemblerRISCVI::bne</a></div><div class="ttdeci">void bne(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00038">base-riscv-i.cc:38</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab85b466dc3a9e44a2e94510eed98675b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab85b466dc3a9e44a2e94510eed98675b">v8::internal::AssemblerRISCVI::IsNop</a></div><div class="ttdeci">static bool IsNop(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00218">base-riscv-i.cc:218</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ac5aac7bffee46d9306ef97fef718f9bb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5aac7bffee46d9306ef97fef718f9bb">v8::internal::AssemblerRISCVI::IsOri</a></div><div class="ttdeci">static bool IsOri(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00237">base-riscv-i.cc:237</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad0bb9df834b847dd21b4bbc56926f527"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0bb9df834b847dd21b4bbc56926f527">v8::internal::AssemblerRISCVI::sw</a></div><div class="ttdeci">void sw(Register source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00095">base-riscv-i.cc:95</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad17e3f99a3e72908c390e9f3cfc9805a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">v8::internal::AssemblerRISCVI::bge</a></div><div class="ttdeci">void bge(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00048">base-riscv-i.cc:48</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad790c77bb35afd851d4f9697652323ec"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad790c77bb35afd851d4f9697652323ec">v8::internal::AssemblerRISCVI::IsBranch</a></div><div class="ttdeci">static bool IsBranch(Instr instr)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00209">base-riscv-i.cc:209</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_add760006f5f7c48cb7706f0b1c2678a1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#add760006f5f7c48cb7706f0b1c2678a1">v8::internal::AssemblerRISCVI::lb</a></div><div class="ttdeci">void lb(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00065">base-riscv-i.cc:65</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aded6e02de70affecdc13601e970b2ada"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">v8::internal::AssemblerRISCVI::bgeu</a></div><div class="ttdeci">void bgeu(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00058">base-riscv-i.cc:58</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aed66a233bacd14be4d6322278bf1b791"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">v8::internal::AssemblerRISCVI::jal</a></div><div class="ttdeci">void jal(Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00019">base-riscv-i.cc:19</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aef21299539802d9e0ceac198afd4617b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aef21299539802d9e0ceac198afd4617b">v8::internal::AssemblerRISCVI::sll</a></div><div class="ttdeci">void sll(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00147">base-riscv-i.cc:147</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aeffb9d912da39ff7ad74c33b692cf0ad"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aeffb9d912da39ff7ad74c33b692cf0ad">v8::internal::AssemblerRISCVI::sb</a></div><div class="ttdeci">void sb(Register source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00087">base-riscv-i.cc:87</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_af925f76cc1b151d380265d5bc57337f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#af925f76cc1b151d380265d5bc57337f6">v8::internal::AssemblerRISCVI::slti</a></div><div class="ttdeci">void slti(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00105">base-riscv-i.cc:105</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_af94594f0f04267af409a78db67bb9b71"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#af94594f0f04267af409a78db67bb9b71">v8::internal::AssemblerRISCVI::slli</a></div><div class="ttdeci">void slli(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00125">base-riscv-i.cc:125</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aff9b4c78448b8d5d8153e45c508af42e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aff9b4c78448b8d5d8153e45c508af42e">v8::internal::AssemblerRISCVI::sra</a></div><div class="ttdeci">void sra(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-riscv-i_8cc_source.html#l00167">base-riscv-i.cc:167</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a2435c7beb4d86ab767dee966fdc5ea62"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">v8::internal::AssemblerRiscvBase::GenInstrBranchCC_rri</a></div><div class="ttdeci">void GenInstrBranchCC_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00391">base-assembler-riscv.cc:391</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a31d8f40d722d5743a00c1053dc9782c4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">v8::internal::AssemblerRiscvBase::GenInstrJ</a></div><div class="ttdeci">void GenInstrJ(BaseOpcode opcode, Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00238">base-assembler-riscv.cc:238</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a3bffedf0cb06c6f357fd8d37b0fe2ee1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">v8::internal::AssemblerRiscvBase::GenInstrLoad_ri</a></div><div class="ttdeci">void GenInstrLoad_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00396">base-assembler-riscv.cc:396</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a3fe7132e79ed0c6a1213db38a4a8587d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">v8::internal::AssemblerRiscvBase::GenInstrALU_ri</a></div><div class="ttdeci">void GenInstrALU_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00406">base-assembler-riscv.cc:406</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a54eb09cfaa2661fae13d2779d6f2c5f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">v8::internal::AssemblerRiscvBase::GenInstrShift_ri</a></div><div class="ttdeci">void GenInstrShift_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00411">base-assembler-riscv.cc:411</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a6d62f231a18981751b4d4f7d8884818c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">v8::internal::AssemblerRiscvBase::GenInstrALUW_rr</a></div><div class="ttdeci">void GenInstrALUW_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00442">base-assembler-riscv.cc:442</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a80a20f91bb79415095888c2bf7a51c56"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">v8::internal::AssemblerRiscvBase::GenInstrALU_rr</a></div><div class="ttdeci">void GenInstrALU_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00419">base-assembler-riscv.cc:419</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a96819bf0b7c8403b1dac82b59aade514"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">v8::internal::AssemblerRiscvBase::GenInstrStore_rri</a></div><div class="ttdeci">void GenInstrStore_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00401">base-assembler-riscv.cc:401</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aae563d42d86f22abb69e9b5c24330e07"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">v8::internal::AssemblerRiscvBase::ClearVectorunit</a></div><div class="ttdeci">virtual void ClearVectorunit()=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab389e96929073a7672c9fef77db876c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">v8::internal::AssemblerRiscvBase::GenInstrI</a></div><div class="ttdeci">void GenInstrI(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00154">base-assembler-riscv.cc:154</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_abda53bd8096c02126436565d95878481"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">v8::internal::AssemblerRiscvBase::GenInstrU</a></div><div class="ttdeci">void GenInstrU(BaseOpcode opcode, Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00231">base-assembler-riscv.cc:231</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ac1dff23356d0b8954014f36788029275"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">v8::internal::AssemblerRiscvBase::BlockTrampolinePoolFor</a></div><div class="ttdeci">virtual void BlockTrampolinePoolFor(int instructions)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aed99eeb6bcc2da3129a056d8f0baa6f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">v8::internal::AssemblerRiscvBase::GenInstrShiftW_ri</a></div><div class="ttdeci">void GenInstrShiftW_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> <a href="base-assembler-riscv_8cc_source.html#l00435">base-assembler-riscv.cc:435</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="register-arm_8h_source.html#l00070">register-arm.h:70</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_a0869a94c1a582a2b47889b990444deb9"><div class="ttname"><a href="namespaceunibrow.html#a0869a94c1a582a2b47889b990444deb9">unibrow::uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00041">unicode.cc:41</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_a511cc0636aed6a00d37d3e7cc0ec4e7c"><div class="ttname"><a href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">unibrow::int16_t</a></div><div class="ttdeci">signed short int16_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00040">unicode.cc:40</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_ab0275d47f9778d486eafe88b18c5851d"><div class="ttname"><a href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">unibrow::int32_t</a></div><div class="ttdeci">int int32_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00042">unicode.cc:42</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_1_1ETWJITInterface_html_a6782da00e5166055555c65db3a9ec7eb"><div class="ttname"><a href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">v8::internal::ETWJITInterface::Register</a></div><div class="ttdeci">void Register()</div><div class="ttdef"><b>Definition:</b> <a href="etw-jit-win_8cc_source.html#l00187">etw-jit-win.cc:187</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a208c3547e4bfa95d85c82ed2299aabaa"><div class="ttname"><a href="namespacev8_1_1internal.html#a208c3547e4bfa95d85c82ed2299aabaa">v8::internal::kNopByte</a></div><div class="ttdeci">const int kNopByte</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00436">base-constants-riscv.h:436</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a298f7474b38038f8fe17f796cc5de444"><div class="ttname"><a href="namespacev8_1_1internal.html#a298f7474b38038f8fe17f796cc5de444">v8::internal::kFunct3Mask</a></div><div class="ttdeci">const uint32_t kFunct3Mask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00410">base-constants-riscv.h:410</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3324b07f01a8527a75c5c72a4c09d9d9"><div class="ttname"><a href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition:</b> <a href="constants-arm_8h_source.html#l00138">constants-arm.h:138</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition:</b> <a href="wasm-objects-inl_8h_source.html#l00453">wasm-objects-inl.h:453</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a7429853f64cca58ee6a1bc3362427100"><div class="ttname"><a href="namespacev8_1_1internal.html#a7429853f64cca58ee6a1bc3362427100">v8::internal::JAL</a></div><div class="ttdeci">constexpr Opcode JAL</div><div class="ttdef"><b>Definition:</b> <a href="constants-mips64_8h_source.html#l00426">constants-mips64.h:426</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8401e60f54bd7f6b9b9e6be499494055"><div class="ttname"><a href="namespacev8_1_1internal.html#a8401e60f54bd7f6b9b9e6be499494055">v8::internal::kImm12Mask</a></div><div class="ttdeci">const int kImm12Mask</div><div class="ttdef"><b>Definition:</b> <a href="constants-loong64_8h_source.html#l00228">constants-loong64.h:228</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8930c6f80e3248f09dccab1b75611a75"><div class="ttname"><a href="namespacev8_1_1internal.html#a8930c6f80e3248f09dccab1b75611a75">v8::internal::LUI</a></div><div class="ttdeci">constexpr Opcode LUI</div><div class="ttdef"><b>Definition:</b> <a href="constants-mips64_8h_source.html#l00439">constants-mips64.h:439</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8fe394189920c6ab7426bbc7b99c2686"><div class="ttname"><a href="namespacev8_1_1internal.html#a8fe394189920c6ab7426bbc7b99c2686">v8::internal::RO_SLLI</a></div><div class="ttdeci">constexpr Opcode RO_SLLI</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-i_8h_source.html#l00041">constant-riscv-i.h:41</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a93eabc4c4463f0c80916b6875dd36829"><div class="ttname"><a href="namespacev8_1_1internal.html#a93eabc4c4463f0c80916b6875dd36829">v8::internal::RO_ORI</a></div><div class="ttdeci">constexpr Opcode RO_ORI</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-i_8h_source.html#l00037">constant-riscv-i.h:37</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a954caa1cfbe3365d8760ab463d55dc3c"><div class="ttname"><a href="namespacev8_1_1internal.html#a954caa1cfbe3365d8760ab463d55dc3c">v8::internal::RO_LW</a></div><div class="ttdeci">constexpr Opcode RO_LW</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-i_8h_source.html#l00026">constant-riscv-i.h:26</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa4f01340ce60086f01499df71c902f27"><div class="ttname"><a href="namespacev8_1_1internal.html#aa4f01340ce60086f01499df71c902f27">v8::internal::RO_ADDI</a></div><div class="ttdeci">constexpr Opcode RO_ADDI</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-i_8h_source.html#l00033">constant-riscv-i.h:33</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa6b3743bd5d773c552654f2a6c3efa4a"><div class="ttname"><a href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">v8::internal::DCHECK</a></div><div class="ttdeci">DCHECK(IsNull(value)||IsNativeContext(value)||value==Smi::uninitialized_deserialization_value())</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aad4614e9eaee9371d87d0f56ffb440e3"><div class="ttname"><a href="namespacev8_1_1internal.html#aad4614e9eaee9371d87d0f56ffb440e3">v8::internal::ToRegister</a></div><div class="ttdeci">Register ToRegister(int num)</div><div class="ttdef"><b>Definition:</b> <a href="assembler-riscv_8cc_source.html#l00176">assembler-riscv.cc:176</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aeaea02a99d10d4be2dafded28c109076"><div class="ttname"><a href="namespacev8_1_1internal.html#aeaea02a99d10d4be2dafded28c109076">v8::internal::kBaseOpcodeMask</a></div><div class="ttdeci">const uint32_t kBaseOpcodeMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00408">base-constants-riscv.h:408</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a11c238330a0a9d6f60213f2441ba5095"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a11c238330a0a9d6f60213f2441ba5095">v8::internal::AUIPC</a></div><div class="ttdeci">@ AUIPC</div><div class="ttdef"><b>Definition:</b> <a href="constants-mips64_8h_source.html#l00782">constants-mips64.h:782</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a39564375eb74cab3a66235670cd754c7"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a39564375eb74cab3a66235670cd754c7">v8::internal::MISC_MEM</a></div><div class="ttdeci">@ MISC_MEM</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00632">base-constants-riscv.h:632</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a833b1fc91bec3033c41c634984805fa1">v8::internal::BRANCH</a></div><div class="ttdeci">@ BRANCH</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00649">base-constants-riscv.h:649</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ab1c794d414d0a706b98acbf0a9f81a35">v8::internal::SYSTEM</a></div><div class="ttdeci">@ SYSTEM</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00652">base-constants-riscv.h:652</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97ad1464ee5ea9936c57320583a1954e684"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ad1464ee5ea9936c57320583a1954e684">v8::internal::JALR</a></div><div class="ttdeci">@ JALR</div><div class="ttdef"><b>Definition:</b> <a href="constants-mips64_8h_source.html#l00516">constants-mips64.h:516</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aea4fd362ed05f13e07e8c8a4f8ec7e2f">v8::internal::OP_IMM_32</a></div><div class="ttdeci">@ OP_IMM_32</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00636">base-constants-riscv.h:636</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af4a95a53ac51ef5daaf41072a6ac2bcb"><div class="ttname"><a href="namespacev8_1_1internal.html#af4a95a53ac51ef5daaf41072a6ac2bcb">v8::internal::kImm20Mask</a></div><div class="ttdeci">const uint32_t kImm20Mask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00430">base-constants-riscv.h:430</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdoc">This file provides additional API on top of the default one for making API calls, which come from emb...</div><div class="ttdef"><b>Definition:</b> <a href="api-arguments-inl_8h_source.html#l00019">api-arguments-inl.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19225156eb7ba052e31d1a736469917a.html">mnt</a></li><li class="navelem"><a class="el" href="dir_3536f6d353061322e9ef91134b76e9ed.html">V8SourceCode</a></li><li class="navelem"><a class="el" href="dir_fbd53c45610d490c9fb8d0716db4e3a3.html">src</a></li><li class="navelem"><a class="el" href="dir_313fec8840c8aa07b688695bcdb7b436.html">codegen</a></li><li class="navelem"><a class="el" href="dir_a3d39f0345b5385cefd161658c3b000f.html">riscv</a></li><li class="navelem"><a class="el" href="base-riscv-i_8cc.html">base-riscv-i.cc</a></li>
    <li class="footer">Generated on Thu Jun 12 2025 15:54:21 for V8 Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
