// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_max_pool.h"
#include "dut_reshape.h"
#include "dut_conv.h"
#include "dut_dense.h"
#include "dut_dense_1.h"
#include "dut_pad.h"
#include "dut_threshold1_V_0.h"
#include "dut_threshold1_V_1.h"
#include "dut_threshold1_V_2.h"
#include "dut_threshold1_V_3.h"
#include "dut_threshold2_V_0.h"
#include "dut_threshold2_V_1.h"
#include "dut_threshold2_V_2.h"
#include "dut_mem_conv1_0.h"
#include "dut_input_0.h"
#include "dut_input_1.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_threshold1_V_0* threshold1_V_0_U;
    dut_threshold1_V_1* threshold1_V_1_U;
    dut_threshold1_V_2* threshold1_V_2_U;
    dut_threshold1_V_3* threshold1_V_3_U;
    dut_threshold2_V_0* threshold2_V_0_U;
    dut_threshold2_V_1* threshold2_V_1_U;
    dut_threshold2_V_2* threshold2_V_2_U;
    dut_threshold2_V_2* threshold2_V_3_U;
    dut_mem_conv1_0* mem_conv1_0_U;
    dut_mem_conv1_0* mem_conv1_1_U;
    dut_mem_conv1_0* mem_conv1_2_U;
    dut_mem_conv1_0* mem_conv1_3_U;
    dut_mem_conv1_0* mem_conv2_0_U;
    dut_mem_conv1_0* mem_conv2_1_U;
    dut_mem_conv1_0* mem_conv2_2_U;
    dut_mem_conv1_0* mem_conv2_3_U;
    dut_input_0* input_0_U;
    dut_input_1* input_1_U;
    dut_input_1* input_2_U;
    dut_input_1* input_3_U;
    dut_max_pool* grp_dut_max_pool_fu_245;
    dut_reshape* grp_dut_reshape_fu_263;
    dut_conv* grp_dut_conv_fu_269;
    dut_dense* grp_dut_dense_fu_309;
    dut_dense_1* grp_dut_dense_1_fu_319;
    dut_pad* grp_dut_pad_fu_329;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_37;
    sc_signal< sc_lv<8> > threshold1_V_0_q0;
    sc_signal< sc_lv<8> > threshold1_V_1_q0;
    sc_signal< sc_lv<8> > threshold1_V_2_q0;
    sc_signal< sc_lv<8> > threshold1_V_3_q0;
    sc_signal< sc_lv<8> > threshold2_V_0_q0;
    sc_signal< sc_lv<8> > threshold2_V_1_q0;
    sc_signal< sc_lv<8> > threshold2_V_2_q0;
    sc_signal< sc_lv<8> > threshold2_V_3_q0;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_121;
    sc_signal< sc_lv<1> > exitcond1_fu_347_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_133;
    sc_signal< sc_lv<1> > exitcond_i_fu_413_p2;
    sc_signal< sc_lv<4> > i_2_fu_353_p2;
    sc_signal< sc_lv<4> > i_2_reg_440;
    sc_signal< bool > ap_sig_143;
    sc_signal< sc_lv<32> > tmp_V_1_reg_445;
    sc_signal< sc_lv<8> > tmp_s_fu_363_p3;
    sc_signal< sc_lv<8> > tmp_s_reg_450;
    sc_signal< sc_lv<6> > j_fu_385_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_158;
    sc_signal< sc_lv<32> > max_id_V_cast2_fu_409_p1;
    sc_signal< sc_lv<32> > max_id_V_cast2_reg_463;
    sc_signal< bool > ap_sig_164;
    sc_signal< sc_lv<4> > i_3_fu_424_p2;
    sc_signal< sc_lv<4> > i_3_reg_476;
    sc_signal< sc_lv<32> > phitmp_i_fu_430_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_179;
    sc_signal< sc_lv<11> > mem_conv1_0_address0;
    sc_signal< sc_logic > mem_conv1_0_ce0;
    sc_signal< sc_logic > mem_conv1_0_we0;
    sc_signal< sc_lv<1> > mem_conv1_0_d0;
    sc_signal< sc_lv<1> > mem_conv1_0_q0;
    sc_signal< sc_lv<11> > mem_conv1_0_address1;
    sc_signal< sc_logic > mem_conv1_0_ce1;
    sc_signal< sc_logic > mem_conv1_0_we1;
    sc_signal< sc_lv<1> > mem_conv1_0_d1;
    sc_signal< sc_lv<1> > mem_conv1_0_q1;
    sc_signal< sc_lv<11> > mem_conv1_1_address0;
    sc_signal< sc_logic > mem_conv1_1_ce0;
    sc_signal< sc_logic > mem_conv1_1_we0;
    sc_signal< sc_lv<1> > mem_conv1_1_d0;
    sc_signal< sc_lv<1> > mem_conv1_1_q0;
    sc_signal< sc_lv<11> > mem_conv1_1_address1;
    sc_signal< sc_logic > mem_conv1_1_ce1;
    sc_signal< sc_logic > mem_conv1_1_we1;
    sc_signal< sc_lv<1> > mem_conv1_1_q1;
    sc_signal< sc_lv<11> > mem_conv1_2_address0;
    sc_signal< sc_logic > mem_conv1_2_ce0;
    sc_signal< sc_logic > mem_conv1_2_we0;
    sc_signal< sc_lv<1> > mem_conv1_2_d0;
    sc_signal< sc_lv<1> > mem_conv1_2_q0;
    sc_signal< sc_lv<11> > mem_conv1_2_address1;
    sc_signal< sc_logic > mem_conv1_2_ce1;
    sc_signal< sc_logic > mem_conv1_2_we1;
    sc_signal< sc_lv<1> > mem_conv1_2_q1;
    sc_signal< sc_lv<11> > mem_conv1_3_address0;
    sc_signal< sc_logic > mem_conv1_3_ce0;
    sc_signal< sc_logic > mem_conv1_3_we0;
    sc_signal< sc_lv<1> > mem_conv1_3_d0;
    sc_signal< sc_lv<1> > mem_conv1_3_q0;
    sc_signal< sc_lv<11> > mem_conv1_3_address1;
    sc_signal< sc_logic > mem_conv1_3_ce1;
    sc_signal< sc_logic > mem_conv1_3_we1;
    sc_signal< sc_lv<1> > mem_conv1_3_q1;
    sc_signal< sc_lv<11> > mem_conv2_0_address0;
    sc_signal< sc_logic > mem_conv2_0_ce0;
    sc_signal< sc_logic > mem_conv2_0_we0;
    sc_signal< sc_lv<1> > mem_conv2_0_d0;
    sc_signal< sc_lv<1> > mem_conv2_0_q0;
    sc_signal< sc_lv<11> > mem_conv2_0_address1;
    sc_signal< sc_logic > mem_conv2_0_ce1;
    sc_signal< sc_logic > mem_conv2_0_we1;
    sc_signal< sc_lv<1> > mem_conv2_0_q1;
    sc_signal< sc_lv<11> > mem_conv2_1_address0;
    sc_signal< sc_logic > mem_conv2_1_ce0;
    sc_signal< sc_logic > mem_conv2_1_we0;
    sc_signal< sc_lv<1> > mem_conv2_1_d0;
    sc_signal< sc_lv<1> > mem_conv2_1_q0;
    sc_signal< sc_lv<11> > mem_conv2_1_address1;
    sc_signal< sc_logic > mem_conv2_1_ce1;
    sc_signal< sc_logic > mem_conv2_1_we1;
    sc_signal< sc_lv<1> > mem_conv2_1_q1;
    sc_signal< sc_lv<11> > mem_conv2_2_address0;
    sc_signal< sc_logic > mem_conv2_2_ce0;
    sc_signal< sc_logic > mem_conv2_2_we0;
    sc_signal< sc_lv<1> > mem_conv2_2_d0;
    sc_signal< sc_lv<1> > mem_conv2_2_q0;
    sc_signal< sc_lv<11> > mem_conv2_2_address1;
    sc_signal< sc_logic > mem_conv2_2_ce1;
    sc_signal< sc_logic > mem_conv2_2_we1;
    sc_signal< sc_lv<1> > mem_conv2_2_q1;
    sc_signal< sc_lv<11> > mem_conv2_3_address0;
    sc_signal< sc_logic > mem_conv2_3_ce0;
    sc_signal< sc_logic > mem_conv2_3_we0;
    sc_signal< sc_lv<1> > mem_conv2_3_d0;
    sc_signal< sc_lv<1> > mem_conv2_3_q0;
    sc_signal< sc_lv<11> > mem_conv2_3_address1;
    sc_signal< sc_logic > mem_conv2_3_ce1;
    sc_signal< sc_logic > mem_conv2_3_we1;
    sc_signal< sc_lv<1> > mem_conv2_3_q1;
    sc_signal< sc_lv<11> > input_0_address0;
    sc_signal< sc_logic > input_0_ce0;
    sc_signal< sc_logic > input_0_we0;
    sc_signal< sc_lv<1> > input_0_d0;
    sc_signal< sc_lv<1> > input_0_q0;
    sc_signal< sc_lv<1> > input_1_q0;
    sc_signal< sc_lv<1> > input_2_q0;
    sc_signal< sc_lv<1> > input_3_q0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_ap_start;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_ap_done;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_ap_idle;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_0_q0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_0_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_0_q1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_1_q0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_1_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_1_q1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_2_q0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_2_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_2_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_2_q1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_3_q0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_input_3_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_input_3_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_input_3_q1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_0_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_0_d0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_0_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_0_d1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_1_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_1_d0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_1_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_1_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_1_d1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_2_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_2_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_2_d0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_2_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_2_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_2_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_2_d1;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_3_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_3_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_3_d0;
    sc_signal< sc_lv<11> > grp_dut_max_pool_fu_245_output_3_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_3_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_245_output_3_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_245_output_3_d1;
    sc_signal< sc_lv<7> > grp_dut_max_pool_fu_245_M;
    sc_signal< sc_lv<6> > grp_dut_max_pool_fu_245_I;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_ap_start;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_ap_done;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_ap_idle;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_reshape_fu_263_input_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_input_0_ce0;
    sc_signal< sc_lv<11> > grp_dut_reshape_fu_263_input_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_input_0_ce1;
    sc_signal< sc_lv<11> > grp_dut_reshape_fu_263_output_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_output_0_ce0;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_263_output_0_d0;
    sc_signal< sc_lv<11> > grp_dut_reshape_fu_263_output_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_output_0_ce1;
    sc_signal< sc_logic > grp_dut_reshape_fu_263_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_263_output_0_d1;
    sc_signal< sc_logic > grp_dut_conv_fu_269_ap_start;
    sc_signal< sc_logic > grp_dut_conv_fu_269_ap_done;
    sc_signal< sc_logic > grp_dut_conv_fu_269_ap_idle;
    sc_signal< sc_logic > grp_dut_conv_fu_269_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_input_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_input_0_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_input_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_input_1_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_input_2_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_input_2_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_input_3_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_input_3_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_output_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_0_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_output_0_d0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_output_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_1_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_output_1_d0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_output_2_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_2_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_output_2_d0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_output_3_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_3_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_output_3_d0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_threshold_0_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_threshold_0_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_269_threshold_0_V_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_threshold_1_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_threshold_1_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_269_threshold_1_V_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_threshold_2_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_threshold_2_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_269_threshold_2_V_q0;
    sc_signal< sc_lv<11> > grp_dut_conv_fu_269_threshold_3_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_269_threshold_3_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_269_threshold_3_V_q0;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_269_M;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_269_N;
    sc_signal< sc_lv<6> > grp_dut_conv_fu_269_I;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_269_L;
    sc_signal< sc_logic > grp_dut_dense_fu_309_ap_start;
    sc_signal< sc_logic > grp_dut_dense_fu_309_ap_done;
    sc_signal< sc_logic > grp_dut_dense_fu_309_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_fu_309_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_dense_fu_309_input_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_309_input_0_ce0;
    sc_signal< sc_lv<11> > grp_dut_dense_fu_309_output_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_309_output_0_ce0;
    sc_signal< sc_logic > grp_dut_dense_fu_309_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_fu_309_output_0_d0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_ap_start;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_ap_done;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_dense_1_fu_319_input_r_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_input_r_ce0;
    sc_signal< sc_lv<11> > grp_dut_dense_1_fu_319_output_r_address0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_output_r_ce0;
    sc_signal< sc_logic > grp_dut_dense_1_fu_319_output_r_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_1_fu_319_output_r_d0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_ap_start;
    sc_signal< sc_logic > grp_dut_pad_fu_329_ap_done;
    sc_signal< sc_logic > grp_dut_pad_fu_329_ap_idle;
    sc_signal< sc_logic > grp_dut_pad_fu_329_ap_ready;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_input_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_input_0_q0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_input_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_input_1_q0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_input_2_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_input_2_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_input_2_q0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_input_3_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_input_3_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_input_3_q0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_output_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_0_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_output_0_d0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_output_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_1_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_output_1_d0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_output_2_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_2_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_2_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_output_2_d0;
    sc_signal< sc_lv<11> > grp_dut_pad_fu_329_output_3_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_3_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_329_output_3_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_329_output_3_d0;
    sc_signal< sc_lv<7> > grp_dut_pad_fu_329_M;
    sc_signal< sc_lv<6> > grp_dut_pad_fu_329_I;
    sc_signal< sc_lv<4> > i_reg_199;
    sc_signal< sc_lv<1> > exitcond_fu_379_p2;
    sc_signal< sc_lv<6> > Hi_assign_reg_210;
    sc_signal< sc_lv<32> > output_V_reg_221;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_543;
    sc_signal< sc_lv<4> > max_id_V_reg_234;
    sc_signal< sc_logic > ap_reg_grp_dut_max_pool_fu_245_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_558;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_565;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_573;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_580;
    sc_signal< sc_logic > ap_reg_grp_dut_reshape_fu_263_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_593;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_600;
    sc_signal< sc_logic > ap_reg_grp_dut_conv_fu_269_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_609;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_616;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_624;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_631;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_fu_309_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_18;
    sc_signal< bool > ap_sig_660;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_1_fu_319_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_685;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_17;
    sc_signal< bool > ap_sig_692;
    sc_signal< sc_logic > ap_reg_grp_dut_pad_fu_329_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_719;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_727;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_734;
    sc_signal< sc_lv<64> > newIndex1_fu_404_p1;
    sc_signal< sc_lv<64> > newIndex18_i_fu_419_p1;
    sc_signal< sc_lv<3> > tmp_fu_359_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast3_fu_375_p1;
    sc_signal< sc_lv<8> > Hi_assign_cast4_fu_371_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_399_p2;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_st1_fsm_0;
    static const sc_lv<22> ap_ST_st2_fsm_1;
    static const sc_lv<22> ap_ST_st3_fsm_2;
    static const sc_lv<22> ap_ST_st4_fsm_3;
    static const sc_lv<22> ap_ST_st5_fsm_4;
    static const sc_lv<22> ap_ST_st6_fsm_5;
    static const sc_lv<22> ap_ST_st7_fsm_6;
    static const sc_lv<22> ap_ST_st8_fsm_7;
    static const sc_lv<22> ap_ST_st9_fsm_8;
    static const sc_lv<22> ap_ST_st10_fsm_9;
    static const sc_lv<22> ap_ST_st11_fsm_10;
    static const sc_lv<22> ap_ST_st12_fsm_11;
    static const sc_lv<22> ap_ST_st13_fsm_12;
    static const sc_lv<22> ap_ST_st14_fsm_13;
    static const sc_lv<22> ap_ST_st15_fsm_14;
    static const sc_lv<22> ap_ST_st16_fsm_15;
    static const sc_lv<22> ap_ST_st17_fsm_16;
    static const sc_lv<22> ap_ST_st18_fsm_17;
    static const sc_lv<22> ap_ST_st19_fsm_18;
    static const sc_lv<22> ap_ST_st20_fsm_19;
    static const sc_lv<22> ap_ST_st21_fsm_20;
    static const sc_lv<22> ap_ST_st22_fsm_21;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<4> ap_const_lv4_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast3_fu_375_p1();
    void thread_Hi_assign_cast4_fu_371_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_121();
    void thread_ap_sig_133();
    void thread_ap_sig_143();
    void thread_ap_sig_158();
    void thread_ap_sig_164();
    void thread_ap_sig_179();
    void thread_ap_sig_37();
    void thread_ap_sig_543();
    void thread_ap_sig_558();
    void thread_ap_sig_565();
    void thread_ap_sig_573();
    void thread_ap_sig_580();
    void thread_ap_sig_593();
    void thread_ap_sig_600();
    void thread_ap_sig_609();
    void thread_ap_sig_616();
    void thread_ap_sig_624();
    void thread_ap_sig_631();
    void thread_ap_sig_660();
    void thread_ap_sig_685();
    void thread_ap_sig_692();
    void thread_ap_sig_719();
    void thread_ap_sig_727();
    void thread_ap_sig_734();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st18_fsm_17();
    void thread_ap_sig_cseq_ST_st19_fsm_18();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond1_fu_347_p2();
    void thread_exitcond_fu_379_p2();
    void thread_exitcond_i_fu_413_p2();
    void thread_grp_dut_conv_fu_269_I();
    void thread_grp_dut_conv_fu_269_L();
    void thread_grp_dut_conv_fu_269_M();
    void thread_grp_dut_conv_fu_269_N();
    void thread_grp_dut_conv_fu_269_ap_start();
    void thread_grp_dut_conv_fu_269_input_0_q0();
    void thread_grp_dut_conv_fu_269_input_1_q0();
    void thread_grp_dut_conv_fu_269_input_2_q0();
    void thread_grp_dut_conv_fu_269_input_3_q0();
    void thread_grp_dut_conv_fu_269_threshold_0_V_q0();
    void thread_grp_dut_conv_fu_269_threshold_1_V_q0();
    void thread_grp_dut_conv_fu_269_threshold_2_V_q0();
    void thread_grp_dut_conv_fu_269_threshold_3_V_q0();
    void thread_grp_dut_dense_1_fu_319_ap_start();
    void thread_grp_dut_dense_fu_309_ap_start();
    void thread_grp_dut_max_pool_fu_245_I();
    void thread_grp_dut_max_pool_fu_245_M();
    void thread_grp_dut_max_pool_fu_245_ap_start();
    void thread_grp_dut_max_pool_fu_245_input_0_q0();
    void thread_grp_dut_max_pool_fu_245_input_0_q1();
    void thread_grp_dut_max_pool_fu_245_input_1_q0();
    void thread_grp_dut_max_pool_fu_245_input_1_q1();
    void thread_grp_dut_max_pool_fu_245_input_2_q0();
    void thread_grp_dut_max_pool_fu_245_input_2_q1();
    void thread_grp_dut_max_pool_fu_245_input_3_q0();
    void thread_grp_dut_max_pool_fu_245_input_3_q1();
    void thread_grp_dut_pad_fu_329_I();
    void thread_grp_dut_pad_fu_329_M();
    void thread_grp_dut_pad_fu_329_ap_start();
    void thread_grp_dut_pad_fu_329_input_0_q0();
    void thread_grp_dut_pad_fu_329_input_1_q0();
    void thread_grp_dut_pad_fu_329_input_2_q0();
    void thread_grp_dut_pad_fu_329_input_3_q0();
    void thread_grp_dut_reshape_fu_263_ap_start();
    void thread_i_2_fu_353_p2();
    void thread_i_3_fu_424_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_0_d0();
    void thread_input_0_we0();
    void thread_j_fu_385_p2();
    void thread_max_id_V_cast2_fu_409_p1();
    void thread_mem_conv1_0_address0();
    void thread_mem_conv1_0_address1();
    void thread_mem_conv1_0_ce0();
    void thread_mem_conv1_0_ce1();
    void thread_mem_conv1_0_d0();
    void thread_mem_conv1_0_d1();
    void thread_mem_conv1_0_we0();
    void thread_mem_conv1_0_we1();
    void thread_mem_conv1_1_address0();
    void thread_mem_conv1_1_address1();
    void thread_mem_conv1_1_ce0();
    void thread_mem_conv1_1_ce1();
    void thread_mem_conv1_1_d0();
    void thread_mem_conv1_1_we0();
    void thread_mem_conv1_1_we1();
    void thread_mem_conv1_2_address0();
    void thread_mem_conv1_2_address1();
    void thread_mem_conv1_2_ce0();
    void thread_mem_conv1_2_ce1();
    void thread_mem_conv1_2_d0();
    void thread_mem_conv1_2_we0();
    void thread_mem_conv1_2_we1();
    void thread_mem_conv1_3_address0();
    void thread_mem_conv1_3_address1();
    void thread_mem_conv1_3_ce0();
    void thread_mem_conv1_3_ce1();
    void thread_mem_conv1_3_d0();
    void thread_mem_conv1_3_we0();
    void thread_mem_conv1_3_we1();
    void thread_mem_conv2_0_address0();
    void thread_mem_conv2_0_address1();
    void thread_mem_conv2_0_ce0();
    void thread_mem_conv2_0_ce1();
    void thread_mem_conv2_0_d0();
    void thread_mem_conv2_0_we0();
    void thread_mem_conv2_0_we1();
    void thread_mem_conv2_1_address0();
    void thread_mem_conv2_1_address1();
    void thread_mem_conv2_1_ce0();
    void thread_mem_conv2_1_ce1();
    void thread_mem_conv2_1_d0();
    void thread_mem_conv2_1_we0();
    void thread_mem_conv2_1_we1();
    void thread_mem_conv2_2_address0();
    void thread_mem_conv2_2_address1();
    void thread_mem_conv2_2_ce0();
    void thread_mem_conv2_2_ce1();
    void thread_mem_conv2_2_d0();
    void thread_mem_conv2_2_we0();
    void thread_mem_conv2_2_we1();
    void thread_mem_conv2_3_address0();
    void thread_mem_conv2_3_address1();
    void thread_mem_conv2_3_ce0();
    void thread_mem_conv2_3_ce1();
    void thread_mem_conv2_3_d0();
    void thread_mem_conv2_3_we0();
    void thread_mem_conv2_3_we1();
    void thread_newIndex18_i_fu_419_p1();
    void thread_newIndex1_fu_404_p1();
    void thread_phitmp_i_fu_430_p3();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_tmp_7_fu_399_p2();
    void thread_tmp_fu_359_p1();
    void thread_tmp_s_fu_363_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
