Time resolution is 1 ps
$finish called at time : 90 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/very_good_sipo/very_good_sipo.srcs/sim_1/new/very_good_sipo_tb.v" Line 49
