// Seed: 404537347
module module_0 (
    input  uwire id_0,
    output wand  id_1
);
  wire  id_3 = id_0;
  uwire id_4 = -1 > -1;
  assign module_1.id_7 = 0;
  always @* $unsigned(46);
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd68,
    parameter id_13 = 32'd42,
    parameter id_4  = 32'd47
) (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire _id_4,
    input supply1 id_5,
    input uwire id_6,
    input supply0 id_7,
    output wand id_8
);
  wire id_10;
  tri  id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  wire  _id_12;
  logic _id_13;
  ;
  wire id_14[1 : id_13];
  logic id_15;
  logic [id_4  ==  id_13 : id_12] id_16;
  ;
  wire id_17;
  logic [id_4 : 1] id_18;
  wire id_19;
  wire  [  -1 'b0 :  1  ]  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  assign #(-1) id_17 = 'b0;
endmodule
