[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SimpleTask/slpp_all/surelog.log".
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_1.v:6:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_1.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_2.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_1.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_2.v:5:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_2.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_2.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_1.v:9:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_3.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_2.v:5:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_3.v:5:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_3.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_3.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_2.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_4.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_3.v:5:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_4.v:5:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_4.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_4.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_3.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_5.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_4.v:5:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_5.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_4.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_5.v:11:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_5.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_5.v:11:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_5.v:6:9: previous definition.
[WRN:PA0205] ${SURELOG_DIR}/tests/SimpleTask/top_1.v:2:1: No timescale set for "bus_wr_rd_task".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SimpleTask/top_1.v:2:1: Compile module "work@bus_wr_rd_task".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 2
assignment                                            25
begin                                                  6
bit_select                                             2
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              60
delay_control                                          8
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          6
function                                               9
if_stmt                                                3
initial                                                1
int_typespec                                           9
int_var                                                4
io_decl                                               15
logic_net                                              9
logic_typespec                                        13
logic_var                                              1
module_inst                                            1
operation                                             10
package                                                1
range                                                  9
ref_obj                                               52
ref_typespec                                          26
sys_func_call                                         14
task                                                  11
task_call                                              6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SimpleTask/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SimpleTask/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SimpleTask/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (unnamed)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@bus_wr_rd_task
  |vpiDefName:work@bus_wr_rd_task
  |vpiTaskFunc:
  \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiName:cpu_read
    |vpiFullName:work@bus_wr_rd_task.cpu_read
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (address), line:39:18, endln:39:25
      |vpiParent:
      \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_ref_typespec: (work@bus_wr_rd_task.cpu_read.address)
        |vpiParent:
        \_io_decl: (address), line:39:18, endln:39:25
        |vpiFullName:work@bus_wr_rd_task.cpu_read.address
        |vpiActual:
        \_logic_typespec: , line:39:11, endln:39:16
    |vpiIODecl:
    \_io_decl: (data), line:40:18, endln:40:22
      |vpiParent:
      \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiDirection:2
      |vpiName:data
      |vpiTypedef:
      \_ref_typespec: (work@bus_wr_rd_task.cpu_read.data)
        |vpiParent:
        \_io_decl: (data), line:40:18, endln:40:22
        |vpiFullName:work@bus_wr_rd_task.cpu_read.data
        |vpiActual:
        \_logic_typespec: , line:40:12, endln:40:17
    |vpiStmt:
    \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
      |vpiParent:
      \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiFullName:work@bus_wr_rd_task.cpu_read
      |vpiStmt:
      \_sys_func_call: ($display), line:42:7, endln:42:71
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_constant: , line:42:17, endln:42:54
          |vpiParent:
          \_sys_func_call: ($display), line:42:7, endln:42:71
          |vpiDecompile:"%g CPU Read  task with address : %h"
          |vpiSize:280
          |STRING:%g CPU Read  task with address : %h
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:42:56, endln:42:61
          |vpiParent:
          \_sys_func_call: ($display), line:42:7, endln:42:71
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.address), line:42:63, endln:42:70
          |vpiParent:
          \_sys_func_call: ($display), line:42:7, endln:42:71
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_read.address
          |vpiActual:
          \_io_decl: (address), line:39:18, endln:39:25
        |vpiName:$display
      |vpiStmt:
      \_sys_func_call: ($display), line:43:7, endln:43:70
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_constant: , line:43:17, endln:43:62
          |vpiParent:
          \_sys_func_call: ($display), line:43:7, endln:43:70
          |vpiDecompile:"%g  -> Driving CE, RD and ADDRESS on to bus"
          |vpiSize:344
          |STRING:%g  -> Driving CE, RD and ADDRESS on to bus
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:43:64, endln:43:69
          |vpiParent:
          \_sys_func_call: ($display), line:43:7, endln:43:70
          |vpiName:$time
        |vpiName:$display
      |vpiStmt:
      \_event_control: , line:44:7, endln:44:22
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiCondition:
        \_operation: , line:44:10, endln:44:21
          |vpiParent:
          \_event_control: , line:44:7, endln:44:22
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.cpu_read.clk), line:44:18, endln:44:21
            |vpiParent:
            \_operation: , line:44:10, endln:44:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_read.clk
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_assignment: , line:45:7, endln:45:21
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.address), line:45:14, endln:45:21
          |vpiParent:
          \_assignment: , line:45:7, endln:45:21
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_read.address
          |vpiActual:
          \_io_decl: (address), line:39:18, endln:39:25
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.addr), line:45:7, endln:45:11
          |vpiParent:
          \_assignment: , line:45:7, endln:45:21
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_read.addr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_assignment: , line:46:7, endln:46:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:46:12, endln:46:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.ce), line:46:7, endln:46:9
          |vpiParent:
          \_assignment: , line:46:7, endln:46:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_read.ce
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_assignment: , line:47:7, endln:47:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:47:12, endln:47:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.rd), line:47:7, endln:47:9
          |vpiParent:
          \_assignment: , line:47:7, endln:47:13
          |vpiName:rd
          |vpiFullName:work@bus_wr_rd_task.cpu_read.rd
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiStmt:
      \_event_control: , line:48:7, endln:48:22
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiCondition:
        \_operation: , line:48:10, endln:48:21
          |vpiParent:
          \_event_control: , line:48:7, endln:48:22
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.cpu_read.clk), line:48:18, endln:48:21
            |vpiParent:
            \_operation: , line:48:10, endln:48:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_read.clk
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_assignment: , line:49:7, endln:49:21
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.data_rd), line:49:14, endln:49:21
          |vpiParent:
          \_assignment: , line:49:7, endln:49:21
          |vpiName:data_rd
          |vpiFullName:work@bus_wr_rd_task.cpu_read.data_rd
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.data), line:49:7, endln:49:11
          |vpiParent:
          \_assignment: , line:49:7, endln:49:21
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_read.data
          |vpiActual:
          \_io_decl: (data), line:40:18, endln:40:22
      |vpiStmt:
      \_event_control: , line:50:7, endln:50:22
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiCondition:
        \_operation: , line:50:10, endln:50:21
          |vpiParent:
          \_event_control: , line:50:7, endln:50:22
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.cpu_read.clk), line:50:18, endln:50:21
            |vpiParent:
            \_operation: , line:50:10, endln:50:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_read.clk
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_assignment: , line:51:7, endln:51:15
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:51:14, endln:51:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.addr), line:51:7, endln:51:11
          |vpiParent:
          \_assignment: , line:51:7, endln:51:15
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_read.addr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_assignment: , line:52:7, endln:52:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:52:12, endln:52:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.ce), line:52:7, endln:52:9
          |vpiParent:
          \_assignment: , line:52:7, endln:52:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_read.ce
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_assignment: , line:53:7, endln:53:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:53:12, endln:53:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.rd), line:53:7, endln:53:9
          |vpiParent:
          \_assignment: , line:53:7, endln:53:13
          |vpiName:rd
          |vpiFullName:work@bus_wr_rd_task.cpu_read.rd
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiStmt:
      \_sys_func_call: ($display), line:54:7, endln:54:68
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_constant: , line:54:17, endln:54:54
          |vpiParent:
          \_sys_func_call: ($display), line:54:7, endln:54:68
          |vpiDecompile:"%g CPU Read  data              : %h"
          |vpiSize:280
          |STRING:%g CPU Read  data              : %h
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:54:56, endln:54:61
          |vpiParent:
          \_sys_func_call: ($display), line:54:7, endln:54:68
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@bus_wr_rd_task.cpu_read.data), line:54:63, endln:54:67
          |vpiParent:
          \_sys_func_call: ($display), line:54:7, endln:54:68
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_read.data
          |vpiActual:
          \_io_decl: (data), line:40:18, endln:40:22
        |vpiName:$display
      |vpiStmt:
      \_sys_func_call: ($display), line:55:7, endln:55:42
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_constant: , line:55:17, endln:55:41
          |vpiParent:
          \_sys_func_call: ($display), line:55:7, endln:55:42
          |vpiDecompile:"======================"
          |vpiSize:176
          |STRING:======================
          |vpiConstType:6
        |vpiName:$display
    |vpiInstance:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
  |vpiTaskFunc:
  \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiName:cpu_write
    |vpiFullName:work@bus_wr_rd_task.cpu_write
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (address), line:60:18, endln:60:25
      |vpiParent:
      \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_ref_typespec: (work@bus_wr_rd_task.cpu_write.address)
        |vpiParent:
        \_io_decl: (address), line:60:18, endln:60:25
        |vpiFullName:work@bus_wr_rd_task.cpu_write.address
        |vpiActual:
        \_logic_typespec: , line:60:11, endln:60:16
    |vpiIODecl:
    \_io_decl: (data), line:61:17, endln:61:21
      |vpiParent:
      \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiDirection:1
      |vpiName:data
      |vpiTypedef:
      \_ref_typespec: (work@bus_wr_rd_task.cpu_write.data)
        |vpiParent:
        \_io_decl: (data), line:61:17, endln:61:21
        |vpiFullName:work@bus_wr_rd_task.cpu_write.data
        |vpiActual:
        \_logic_typespec: , line:61:11, endln:61:16
    |vpiStmt:
    \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
      |vpiParent:
      \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiFullName:work@bus_wr_rd_task.cpu_write
      |vpiStmt:
      \_sys_func_call: ($display), line:63:7, endln:64:29
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiArgument:
        \_constant: , line:63:17, endln:63:64
          |vpiParent:
          \_sys_func_call: ($display), line:63:7, endln:64:29
          |vpiDecompile:"%g CPU Write task with address : %h Data : %h"
          |vpiSize:360
          |STRING:%g CPU Write task with address : %h Data : %h
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:64:9, endln:64:14
          |vpiParent:
          \_sys_func_call: ($display), line:63:7, endln:64:29
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.address), line:64:16, endln:64:23
          |vpiParent:
          \_sys_func_call: ($display), line:63:7, endln:64:29
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_write.address
          |vpiActual:
          \_io_decl: (address), line:60:18, endln:60:25
        |vpiArgument:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.data), line:64:24, endln:64:28
          |vpiParent:
          \_sys_func_call: ($display), line:63:7, endln:64:29
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_write.data
          |vpiActual:
          \_io_decl: (data), line:61:17, endln:61:21
        |vpiName:$display
      |vpiStmt:
      \_sys_func_call: ($display), line:65:7, endln:66:15
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiArgument:
        \_constant: , line:65:17, endln:65:71
          |vpiParent:
          \_sys_func_call: ($display), line:65:7, endln:66:15
          |vpiDecompile:"%g  -> Driving CE, WR, WR data and ADDRESS on to bus"
          |vpiSize:416
          |STRING:%g  -> Driving CE, WR, WR data and ADDRESS on to bus
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:66:9, endln:66:14
          |vpiParent:
          \_sys_func_call: ($display), line:65:7, endln:66:15
          |vpiName:$time
        |vpiName:$display
      |vpiStmt:
      \_event_control: , line:67:7, endln:67:22
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiCondition:
        \_operation: , line:67:10, endln:67:21
          |vpiParent:
          \_event_control: , line:67:7, endln:67:22
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.cpu_write.clk), line:67:18, endln:67:21
            |vpiParent:
            \_operation: , line:67:10, endln:67:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_write.clk
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_assignment: , line:68:7, endln:68:21
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.address), line:68:14, endln:68:21
          |vpiParent:
          \_assignment: , line:68:7, endln:68:21
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_write.address
          |vpiActual:
          \_io_decl: (address), line:60:18, endln:60:25
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.addr), line:68:7, endln:68:11
          |vpiParent:
          \_assignment: , line:68:7, endln:68:21
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.addr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_assignment: , line:69:7, endln:69:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:69:12, endln:69:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.ce), line:69:7, endln:69:9
          |vpiParent:
          \_assignment: , line:69:7, endln:69:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_write.ce
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_assignment: , line:70:7, endln:70:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:70:12, endln:70:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.wr), line:70:7, endln:70:9
          |vpiParent:
          \_assignment: , line:70:7, endln:70:13
          |vpiName:wr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.wr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiStmt:
      \_assignment: , line:71:7, endln:71:21
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.data), line:71:17, endln:71:21
          |vpiParent:
          \_assignment: , line:71:7, endln:71:21
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_write.data
          |vpiActual:
          \_io_decl: (data), line:61:17, endln:61:21
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.data_wr), line:71:7, endln:71:14
          |vpiParent:
          \_assignment: , line:71:7, endln:71:21
          |vpiName:data_wr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.data_wr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiStmt:
      \_event_control: , line:72:7, endln:72:22
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiCondition:
        \_operation: , line:72:10, endln:72:21
          |vpiParent:
          \_event_control: , line:72:7, endln:72:22
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.cpu_write.clk), line:72:18, endln:72:21
            |vpiParent:
            \_operation: , line:72:10, endln:72:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_write.clk
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_assignment: , line:73:7, endln:73:15
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:73:14, endln:73:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.addr), line:73:7, endln:73:11
          |vpiParent:
          \_assignment: , line:73:7, endln:73:15
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.addr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_assignment: , line:74:7, endln:74:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:74:12, endln:74:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.ce), line:74:7, endln:74:9
          |vpiParent:
          \_assignment: , line:74:7, endln:74:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_write.ce
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_assignment: , line:75:7, endln:75:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:75:12, endln:75:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.cpu_write.wr), line:75:7, endln:75:9
          |vpiParent:
          \_assignment: , line:75:7, endln:75:13
          |vpiName:wr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.wr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiStmt:
      \_sys_func_call: ($display), line:76:7, endln:76:42
        |vpiParent:
        \_begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiArgument:
        \_constant: , line:76:17, endln:76:41
          |vpiParent:
          \_sys_func_call: ($display), line:76:7, endln:76:42
          |vpiDecompile:"======================"
          |vpiSize:176
          |STRING:======================
          |vpiConstType:6
        |vpiName:$display
    |vpiInstance:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.clk)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiFullName:work@bus_wr_rd_task.clk
      |vpiActual:
      \_logic_typespec: , line:10:4, endln:10:7
    |vpiName:clk
    |vpiFullName:work@bus_wr_rd_task.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.rd)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiFullName:work@bus_wr_rd_task.rd
      |vpiActual:
      \_logic_typespec: , line:10:4, endln:10:7
    |vpiName:rd
    |vpiFullName:work@bus_wr_rd_task.rd
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.wr)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiFullName:work@bus_wr_rd_task.wr
      |vpiActual:
      \_logic_typespec: , line:10:4, endln:10:7
    |vpiName:wr
    |vpiFullName:work@bus_wr_rd_task.wr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.ce)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiFullName:work@bus_wr_rd_task.ce
      |vpiActual:
      \_logic_typespec: , line:10:4, endln:10:7
    |vpiName:ce
    |vpiFullName:work@bus_wr_rd_task.ce
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.addr)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiFullName:work@bus_wr_rd_task.addr
      |vpiActual:
      \_logic_typespec: , line:11:4, endln:11:13
    |vpiName:addr
    |vpiFullName:work@bus_wr_rd_task.addr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.data_wr)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiFullName:work@bus_wr_rd_task.data_wr
      |vpiActual:
      \_logic_typespec: , line:11:4, endln:11:13
    |vpiName:data_wr
    |vpiFullName:work@bus_wr_rd_task.data_wr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.data_rd)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
      |vpiFullName:work@bus_wr_rd_task.data_rd
      |vpiActual:
      \_logic_typespec: , line:11:4, endln:11:13
    |vpiName:data_rd
    |vpiFullName:work@bus_wr_rd_task.data_rd
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.read_data)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
      |vpiFullName:work@bus_wr_rd_task.read_data
      |vpiActual:
      \_logic_typespec: , line:12:4, endln:12:13
    |vpiName:read_data
    |vpiFullName:work@bus_wr_rd_task.read_data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_ref_typespec: (work@bus_wr_rd_task.mem)
      |vpiParent:
      \_logic_net: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
      |vpiFullName:work@bus_wr_rd_task.mem
      |vpiActual:
      \_logic_typespec: , line:81:3, endln:81:24
    |vpiName:mem
    |vpiFullName:work@bus_wr_rd_task.mem
    |vpiNetType:48
  |vpiProcess:
  \_initial: , line:15:4, endln:33:6
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiStmt:
    \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
      |vpiParent:
      \_initial: , line:15:4, endln:33:6
      |vpiFullName:work@bus_wr_rd_task
      |vpiStmt:
      \_assignment: , line:16:6, endln:16:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:16:12, endln:16:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.clk), line:16:6, endln:16:9
          |vpiParent:
          \_assignment: , line:16:6, endln:16:13
          |vpiName:clk
          |vpiFullName:work@bus_wr_rd_task.clk
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_assignment: , line:17:6, endln:17:19
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:18, endln:17:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.read_data), line:17:6, endln:17:15
          |vpiParent:
          \_assignment: , line:17:6, endln:17:19
          |vpiName:read_data
          |vpiFullName:work@bus_wr_rd_task.read_data
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
      |vpiStmt:
      \_sys_func_call: ($display), line:18:4, endln:18:124
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiArgument:
        \_constant: , line:18:13, endln:18:58
          |vpiParent:
          \_sys_func_call: ($display), line:18:4, endln:18:124
          |vpiDecompile:"Internal error: null handle at %s, line %d."
          |vpiSize:344
          |STRING:Internal error: null handle at %s, line %d.
          |vpiConstType:6
        |vpiArgument:
        \_constant: , line:18:59, endln:18:119
          |vpiParent:
          \_sys_func_call: ($display), line:18:4, endln:18:124
          |vpiDecompile:"${SURELOG_DIR}/tests/SimpleTask/top_1.v"
          |vpiSize:464
          |STRING:${SURELOG_DIR}/tests/SimpleTask/top_1.v
          |vpiConstType:6
        |vpiArgument:
        \_constant: , line:18:121, endln:18:123
          |vpiParent:
          \_sys_func_call: ($display), line:18:4, endln:18:124
          |vpiDecompile:18
          |vpiSize:64
          |UINT:18
          |vpiConstType:9
        |vpiName:$display
      |vpiStmt:
      \_assignment: , line:19:5, endln:19:11
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:19:10, endln:19:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.rd), line:19:5, endln:19:7
          |vpiParent:
          \_assignment: , line:19:5, endln:19:11
          |vpiName:rd
          |vpiFullName:work@bus_wr_rd_task.rd
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiStmt:
      \_assignment: , line:20:5, endln:20:11
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:20:10, endln:20:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.wr), line:20:5, endln:20:7
          |vpiParent:
          \_assignment: , line:20:5, endln:20:11
          |vpiName:wr
          |vpiFullName:work@bus_wr_rd_task.wr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiStmt:
      \_assignment: , line:21:5, endln:21:11
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:21:10, endln:21:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.ce), line:21:5, endln:21:7
          |vpiParent:
          \_assignment: , line:21:5, endln:21:11
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.ce
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_assignment: , line:22:5, endln:22:13
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:22:12, endln:22:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.addr), line:22:5, endln:22:9
          |vpiParent:
          \_assignment: , line:22:5, endln:22:13
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.addr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_assignment: , line:23:5, endln:23:16
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:23:15, endln:23:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.data_wr), line:23:5, endln:23:12
          |vpiParent:
          \_assignment: , line:23:5, endln:23:16
          |vpiName:data_wr
          |vpiFullName:work@bus_wr_rd_task.data_wr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiStmt:
      \_assignment: , line:24:5, endln:24:16
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:24:15, endln:24:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.data_rd), line:24:5, endln:24:12
          |vpiParent:
          \_assignment: , line:24:5, endln:24:16
          |vpiName:data_rd
          |vpiFullName:work@bus_wr_rd_task.data_rd
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
      |vpiStmt:
      \_delay_control: , line:26:6, endln:26:8
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_task_call: (cpu_write), line:26:10, endln:26:32
          |vpiParent:
          \_delay_control: , line:26:6, endln:26:8
          |vpiArgument:
          \_constant: , line:26:20, endln:26:25
            |vpiParent:
            \_task_call: (cpu_write), line:26:10, endln:26:32
            |vpiDecompile:8'h11
            |vpiSize:8
            |HEX:11
            |vpiConstType:5
          |vpiArgument:
          \_constant: , line:26:26, endln:26:31
            |vpiParent:
            \_task_call: (cpu_write), line:26:10, endln:26:32
            |vpiDecompile:8'hAA
            |vpiSize:8
            |HEX:AA
            |vpiConstType:5
          |vpiName:cpu_write
          |vpiTask:
          \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiStmt:
      \_delay_control: , line:27:6, endln:27:8
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_task_call: (cpu_read), line:27:10, endln:27:35
          |vpiParent:
          \_delay_control: , line:27:6, endln:27:8
          |vpiArgument:
          \_constant: , line:27:19, endln:27:24
            |vpiParent:
            \_task_call: (cpu_read), line:27:10, endln:27:35
            |vpiDecompile:8'h11
            |vpiSize:8
            |HEX:11
            |vpiConstType:5
          |vpiArgument:
          \_ref_obj: (work@bus_wr_rd_task.read_data), line:27:25, endln:27:34
            |vpiParent:
            \_task_call: (cpu_read), line:27:10, endln:27:35
            |vpiName:read_data
            |vpiFullName:work@bus_wr_rd_task.read_data
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
          |vpiName:cpu_read
          |vpiTask:
          \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiStmt:
      \_delay_control: , line:28:6, endln:28:8
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_task_call: (cpu_write), line:28:10, endln:28:32
          |vpiParent:
          \_delay_control: , line:28:6, endln:28:8
          |vpiArgument:
          \_constant: , line:28:20, endln:28:25
            |vpiParent:
            \_task_call: (cpu_write), line:28:10, endln:28:32
            |vpiDecompile:8'h12
            |vpiSize:8
            |HEX:12
            |vpiConstType:5
          |vpiArgument:
          \_constant: , line:28:26, endln:28:31
            |vpiParent:
            \_task_call: (cpu_write), line:28:10, endln:28:32
            |vpiDecompile:8'hAB
            |vpiSize:8
            |HEX:AB
            |vpiConstType:5
          |vpiName:cpu_write
          |vpiTask:
          \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiStmt:
      \_delay_control: , line:29:6, endln:29:8
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_task_call: (cpu_read), line:29:10, endln:29:35
          |vpiParent:
          \_delay_control: , line:29:6, endln:29:8
          |vpiArgument:
          \_constant: , line:29:19, endln:29:24
            |vpiParent:
            \_task_call: (cpu_read), line:29:10, endln:29:35
            |vpiDecompile:8'h12
            |vpiSize:8
            |HEX:12
            |vpiConstType:5
          |vpiArgument:
          \_ref_obj: (work@bus_wr_rd_task.read_data), line:29:25, endln:29:34
            |vpiParent:
            \_task_call: (cpu_read), line:29:10, endln:29:35
            |vpiName:read_data
            |vpiFullName:work@bus_wr_rd_task.read_data
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
          |vpiName:cpu_read
          |vpiTask:
          \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiStmt:
      \_delay_control: , line:30:6, endln:30:8
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_task_call: (cpu_write), line:30:10, endln:30:32
          |vpiParent:
          \_delay_control: , line:30:6, endln:30:8
          |vpiArgument:
          \_constant: , line:30:20, endln:30:25
            |vpiParent:
            \_task_call: (cpu_write), line:30:10, endln:30:32
            |vpiDecompile:8'h13
            |vpiSize:8
            |HEX:13
            |vpiConstType:5
          |vpiArgument:
          \_constant: , line:30:26, endln:30:31
            |vpiParent:
            \_task_call: (cpu_write), line:30:10, endln:30:32
            |vpiDecompile:8'h0A
            |vpiSize:8
            |HEX:0A
            |vpiConstType:5
          |vpiName:cpu_write
          |vpiTask:
          \_task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiStmt:
      \_delay_control: , line:31:6, endln:31:8
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_task_call: (cpu_read), line:31:10, endln:31:35
          |vpiParent:
          \_delay_control: , line:31:6, endln:31:8
          |vpiArgument:
          \_constant: , line:31:19, endln:31:24
            |vpiParent:
            \_task_call: (cpu_read), line:31:10, endln:31:35
            |vpiDecompile:8'h13
            |vpiSize:8
            |HEX:13
            |vpiConstType:5
          |vpiArgument:
          \_ref_obj: (work@bus_wr_rd_task.read_data), line:31:25, endln:31:34
            |vpiParent:
            \_task_call: (cpu_read), line:31:10, endln:31:35
            |vpiName:read_data
            |vpiFullName:work@bus_wr_rd_task.read_data
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
          |vpiName:cpu_read
          |vpiTask:
          \_task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiStmt:
      \_delay_control: , line:32:6, endln:32:10
        |vpiParent:
        \_begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:32:12, endln:32:19
          |vpiParent:
          \_delay_control: , line:32:6, endln:32:10
          |vpiName:$finish
  |vpiProcess:
  \_always: , line:35:3, endln:36:21
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiStmt:
    \_delay_control: , line:36:6, endln:36:8
      |vpiParent:
      \_always: , line:35:3, endln:36:21
      |#1
      |vpiStmt:
      \_assignment: , line:36:10, endln:36:20
        |vpiParent:
        \_delay_control: , line:36:6, endln:36:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:36:16, endln:36:20
          |vpiParent:
          \_assignment: , line:36:10, endln:36:20
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.clk), line:36:17, endln:36:20
            |vpiParent:
            \_operation: , line:36:16, endln:36:20
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.clk
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
        |vpiLhs:
        \_ref_obj: (work@bus_wr_rd_task.clk), line:36:10, endln:36:13
          |vpiParent:
          \_assignment: , line:36:10, endln:36:20
          |vpiName:clk
          |vpiFullName:work@bus_wr_rd_task.clk
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:83:3, endln:91:6
    |vpiParent:
    \_module_inst: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiStmt:
    \_event_control: , line:83:10, endln:83:47
      |vpiParent:
      \_always: , line:83:3, endln:91:6
      |vpiCondition:
      \_operation: , line:83:13, endln:83:46
        |vpiParent:
        \_event_control: , line:83:10, endln:83:47
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:83:13, endln:83:35
          |vpiParent:
          \_operation: , line:83:13, endln:83:46
          |vpiOpType:35
          |vpiOperand:
          \_operation: , line:83:13, endln:83:29
            |vpiParent:
            \_operation: , line:83:13, endln:83:35
            |vpiOpType:35
            |vpiOperand:
            \_operation: , line:83:13, endln:83:23
              |vpiParent:
              \_operation: , line:83:13, endln:83:29
              |vpiOpType:35
              |vpiOperand:
              \_ref_obj: (work@bus_wr_rd_task.addr), line:83:13, endln:83:17
                |vpiParent:
                \_operation: , line:83:13, endln:83:23
                |vpiName:addr
                |vpiFullName:work@bus_wr_rd_task.addr
                |vpiActual:
                \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
              |vpiOperand:
              \_ref_obj: (work@bus_wr_rd_task.ce), line:83:21, endln:83:23
                |vpiParent:
                \_operation: , line:83:13, endln:83:23
                |vpiName:ce
                |vpiFullName:work@bus_wr_rd_task.ce
                |vpiActual:
                \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
            |vpiOperand:
            \_ref_obj: (work@bus_wr_rd_task.rd), line:83:27, endln:83:29
              |vpiParent:
              \_operation: , line:83:13, endln:83:29
              |vpiName:rd
              |vpiFullName:work@bus_wr_rd_task.rd
              |vpiActual:
              \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
          |vpiOperand:
          \_ref_obj: (work@bus_wr_rd_task.wr), line:83:33, endln:83:35
            |vpiParent:
            \_operation: , line:83:13, endln:83:35
            |vpiName:wr
            |vpiFullName:work@bus_wr_rd_task.wr
            |vpiActual:
            \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
        |vpiOperand:
        \_ref_obj: (work@bus_wr_rd_task.data_wr), line:83:39, endln:83:46
          |vpiParent:
          \_operation: , line:83:13, endln:83:46
          |vpiName:data_wr
          |vpiFullName:work@bus_wr_rd_task.data_wr
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiStmt:
      \_if_stmt: , line:84:3, endln:91:6
        |vpiParent:
        \_event_control: , line:83:10, endln:83:47
        |vpiCondition:
        \_ref_obj: (work@bus_wr_rd_task.ce), line:84:7, endln:84:9
          |vpiParent:
          \_event_control: , line:83:10, endln:83:47
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.ce
          |vpiActual:
          \_logic_net: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
        |vpiStmt:
        \_begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
          |vpiParent:
          \_if_stmt: , line:84:3, endln:91:6
          |vpiFullName:work@bus_wr_rd_task
          |vpiStmt:
          \_if_stmt: , line:85:5, endln:87:8
            |vpiParent:
            \_begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
            |vpiCondition:
            \_ref_obj: (work@bus_wr_rd_task.wr), line:85:9, endln:85:11
              |vpiParent:
              \_begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
              |vpiName:wr
              |vpiFullName:work@bus_wr_rd_task.wr
              |vpiActual:
              \_logic_net: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
            |vpiStmt:
            \_begin: (work@bus_wr_rd_task), line:85:13, endln:87:8
              |vpiParent:
              \_if_stmt: , line:85:5, endln:87:8
              |vpiFullName:work@bus_wr_rd_task
              |vpiStmt:
              \_assignment: , line:86:7, endln:86:26
                |vpiParent:
                \_begin: (work@bus_wr_rd_task), line:85:13, endln:87:8
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@bus_wr_rd_task.data_wr), line:86:19, endln:86:26
                  |vpiParent:
                  \_assignment: , line:86:7, endln:86:26
                  |vpiName:data_wr
                  |vpiFullName:work@bus_wr_rd_task.data_wr
                  |vpiActual:
                  \_logic_net: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
                |vpiLhs:
                \_bit_select: (work@bus_wr_rd_task.mem), line:86:7, endln:86:16
                  |vpiParent:
                  \_assignment: , line:86:7, endln:86:26
                  |vpiName:mem
                  |vpiFullName:work@bus_wr_rd_task.mem
                  |vpiIndex:
                  \_ref_obj: (work@bus_wr_rd_task.addr), line:86:11, endln:86:15
                    |vpiParent:
                    \_bit_select: (work@bus_wr_rd_task.mem), line:86:7, endln:86:16
                    |vpiName:addr
                    |vpiFullName:work@bus_wr_rd_task.addr
                    |vpiActual:
                    \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
          |vpiStmt:
          \_if_stmt: , line:88:5, endln:90:8
            |vpiParent:
            \_begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
            |vpiCondition:
            \_ref_obj: (work@bus_wr_rd_task.rd), line:88:9, endln:88:11
              |vpiParent:
              \_begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
              |vpiName:rd
              |vpiFullName:work@bus_wr_rd_task.rd
              |vpiActual:
              \_logic_net: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
            |vpiStmt:
            \_begin: (work@bus_wr_rd_task), line:88:13, endln:90:8
              |vpiParent:
              \_if_stmt: , line:88:5, endln:90:8
              |vpiFullName:work@bus_wr_rd_task
              |vpiStmt:
              \_assignment: , line:89:7, endln:89:26
                |vpiParent:
                \_begin: (work@bus_wr_rd_task), line:88:13, endln:90:8
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_bit_select: (work@bus_wr_rd_task.mem), line:89:21, endln:89:25
                  |vpiParent:
                  \_assignment: , line:89:7, endln:89:26
                  |vpiName:mem
                  |vpiFullName:work@bus_wr_rd_task.mem
                  |vpiIndex:
                  \_ref_obj: (work@bus_wr_rd_task.addr), line:89:21, endln:89:25
                    |vpiParent:
                    \_bit_select: (work@bus_wr_rd_task.mem), line:89:21, endln:89:25
                    |vpiName:addr
                    |vpiFullName:work@bus_wr_rd_task.addr
                    |vpiActual:
                    \_logic_net: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
                |vpiLhs:
                \_ref_obj: (work@bus_wr_rd_task.data_rd), line:89:7, endln:89:14
                  |vpiParent:
                  \_assignment: , line:89:7, endln:89:26
                  |vpiName:data_rd
                  |vpiFullName:work@bus_wr_rd_task.data_rd
                  |vpiActual:
                  \_logic_net: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
    |vpiAlwaysType:1
\_weaklyReferenced:
\_logic_typespec: , line:39:11, endln:39:16
  |vpiRange:
  \_range: , line:39:11, endln:39:16
    |vpiParent:
    \_logic_typespec: , line:39:11, endln:39:16
    |vpiLeftRange:
    \_constant: , line:39:12, endln:39:13
      |vpiParent:
      \_range: , line:39:11, endln:39:16
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:14, endln:39:15
      |vpiParent:
      \_range: , line:39:11, endln:39:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:12, endln:40:17
  |vpiRange:
  \_range: , line:40:12, endln:40:17
    |vpiParent:
    \_logic_typespec: , line:40:12, endln:40:17
    |vpiLeftRange:
    \_constant: , line:40:13, endln:40:14
      |vpiParent:
      \_range: , line:40:12, endln:40:17
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:15, endln:40:16
      |vpiParent:
      \_range: , line:40:12, endln:40:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:60:11, endln:60:16
  |vpiRange:
  \_range: , line:60:11, endln:60:16
    |vpiParent:
    \_logic_typespec: , line:60:11, endln:60:16
    |vpiLeftRange:
    \_constant: , line:60:12, endln:60:13
      |vpiParent:
      \_range: , line:60:11, endln:60:16
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:14, endln:60:15
      |vpiParent:
      \_range: , line:60:11, endln:60:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:61:11, endln:61:16
  |vpiRange:
  \_range: , line:61:11, endln:61:16
    |vpiParent:
    \_logic_typespec: , line:61:11, endln:61:16
    |vpiLeftRange:
    \_constant: , line:61:12, endln:61:13
      |vpiParent:
      \_range: , line:61:11, endln:61:16
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:61:14, endln:61:15
      |vpiParent:
      \_range: , line:61:11, endln:61:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:10:4, endln:10:7
\_logic_typespec: , line:10:4, endln:10:7
\_logic_typespec: , line:10:4, endln:10:7
\_logic_typespec: , line:10:4, endln:10:7
\_logic_typespec: , line:11:4, endln:11:13
  |vpiRange:
  \_range: , line:11:8, endln:11:13
    |vpiParent:
    \_logic_typespec: , line:11:4, endln:11:13
    |vpiLeftRange:
    \_constant: , line:11:9, endln:11:10
      |vpiParent:
      \_range: , line:11:8, endln:11:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:11, endln:11:12
      |vpiParent:
      \_range: , line:11:8, endln:11:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:4, endln:11:13
  |vpiRange:
  \_range: , line:11:8, endln:11:13
    |vpiParent:
    \_logic_typespec: , line:11:4, endln:11:13
    |vpiLeftRange:
    \_constant: , line:11:9, endln:11:10
      |vpiParent:
      \_range: , line:11:8, endln:11:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:11, endln:11:12
      |vpiParent:
      \_range: , line:11:8, endln:11:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:4, endln:11:13
  |vpiRange:
  \_range: , line:11:8, endln:11:13
    |vpiParent:
    \_logic_typespec: , line:11:4, endln:11:13
    |vpiLeftRange:
    \_constant: , line:11:9, endln:11:10
      |vpiParent:
      \_range: , line:11:8, endln:11:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:11, endln:11:12
      |vpiParent:
      \_range: , line:11:8, endln:11:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:4, endln:12:13
  |vpiRange:
  \_range: , line:12:8, endln:12:13
    |vpiParent:
    \_logic_typespec: , line:12:4, endln:12:13
    |vpiLeftRange:
    \_constant: , line:12:9, endln:12:10
      |vpiParent:
      \_range: , line:12:8, endln:12:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:11, endln:12:12
      |vpiParent:
      \_range: , line:12:8, endln:12:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:3, endln:81:24
  |vpiRange:
  \_range: , line:81:7, endln:81:12
    |vpiParent:
    \_logic_typespec: , line:81:3, endln:81:24
    |vpiLeftRange:
    \_constant: , line:81:8, endln:81:9
      |vpiParent:
      \_range: , line:81:7, endln:81:12
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:10, endln:81:11
      |vpiParent:
      \_range: , line:81:7, endln:81:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 15

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:26:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:27:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:28:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:29:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:30:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:31:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:32:6: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/SimpleTask/top_1.v:36:6: Non synthesizable construct,
============================== End Linting Results ==============================
