library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 6
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic_vector (2 downto 0);
begin
  o <= n3945_o;
  -- vhdl_source/peres.vhdl:13:17
  n3936_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3937_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3938_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3939_o <= n3937_o xor n3938_o;
  -- vhdl_source/peres.vhdl:15:17
  n3940_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3941_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3942_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3943_o <= n3941_o and n3942_o;
  -- vhdl_source/peres.vhdl:15:21
  n3944_o <= n3940_o xor n3943_o;
  n3945_o <= n3936_o & n3939_o & n3944_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3054 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3062 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3070 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3078 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3086 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3094 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3102 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3110 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3118 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3126 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3134 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3142 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3150 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3158 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3166 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3174 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3186 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3194 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3202 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3210 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3218 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3226 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3234 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3242 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3250 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3258 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3266 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3274 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3282 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3290 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3298 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic_vector (1 downto 0);
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3310 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3321 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3332 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3343 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic_vector (1 downto 0);
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3354 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic_vector (1 downto 0);
  signal n3363_o : std_logic;
  signal n3364_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3365 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic_vector (1 downto 0);
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3376 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic_vector (1 downto 0);
  signal n3385_o : std_logic;
  signal n3386_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3387 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic_vector (1 downto 0);
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3398 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic_vector (1 downto 0);
  signal n3407_o : std_logic;
  signal n3408_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3409 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic_vector (1 downto 0);
  signal n3418_o : std_logic;
  signal n3419_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3420 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic_vector (1 downto 0);
  signal n3429_o : std_logic;
  signal n3430_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3431 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic_vector (1 downto 0);
  signal n3440_o : std_logic;
  signal n3441_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3442 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic_vector (1 downto 0);
  signal n3451_o : std_logic;
  signal n3452_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3453 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic_vector (1 downto 0);
  signal n3462_o : std_logic;
  signal n3463_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3464 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic_vector (1 downto 0);
  signal n3473_o : std_logic;
  signal n3474_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3475 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3486 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic_vector (1 downto 0);
  signal n3494_o : std_logic;
  signal n3495_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3496 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic_vector (1 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3507 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3518 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3529 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (1 downto 0);
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3540 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic_vector (1 downto 0);
  signal n3549_o : std_logic;
  signal n3550_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3551 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic_vector (1 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3562 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic_vector (1 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3573 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic_vector (1 downto 0);
  signal n3582_o : std_logic;
  signal n3583_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3584 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic_vector (1 downto 0);
  signal n3593_o : std_logic;
  signal n3594_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3595 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic_vector (1 downto 0);
  signal n3604_o : std_logic;
  signal n3605_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3606 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic_vector (1 downto 0);
  signal n3615_o : std_logic;
  signal n3616_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3617 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic_vector (1 downto 0);
  signal n3626_o : std_logic;
  signal n3627_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3628 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic_vector (1 downto 0);
  signal n3637_o : std_logic;
  signal n3638_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3639 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic_vector (1 downto 0);
  signal n3648_o : std_logic;
  signal n3649_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3650 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic_vector (1 downto 0);
  signal n3659_o : std_logic;
  signal n3660_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3661 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic;
  signal n3668_o : std_logic_vector (1 downto 0);
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3672 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3680 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3688 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3696 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3704 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3712 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3720 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3728 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3731_o : std_logic;
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic;
  signal n3735_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3736 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3744 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3752 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3760 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3768 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3776 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3784 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3796 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3804 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3812 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3820 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3828 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3836 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3844 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3852 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3860 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3868 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3876 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3884 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3892 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3900 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3908 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3916 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic_vector (16 downto 0);
  signal n3922_o : std_logic_vector (16 downto 0);
  signal n3923_o : std_logic_vector (16 downto 0);
  signal n3924_o : std_logic_vector (16 downto 0);
  signal n3925_o : std_logic_vector (16 downto 0);
  signal n3926_o : std_logic_vector (16 downto 0);
  signal n3927_o : std_logic_vector (16 downto 0);
  signal n3928_o : std_logic_vector (16 downto 0);
  signal n3929_o : std_logic_vector (16 downto 0);
  signal n3930_o : std_logic_vector (16 downto 0);
  signal n3931_o : std_logic_vector (16 downto 0);
  signal n3932_o : std_logic_vector (16 downto 0);
  signal n3933_o : std_logic_vector (16 downto 0);
  signal n3934_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3921_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3922_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3923_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3924_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3925_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3926_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3927_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3928_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3929_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3930_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3931_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3932_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3933_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3934_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3051_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3052_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3054 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3053_o,
    o => gen1_n1_cnot1_j_o);
  n3057_o <= gen1_n1_cnot1_j_n3054 (1);
  n3058_o <= gen1_n1_cnot1_j_n3054 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3059_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3060_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3061_o <= n3059_o & n3060_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3062 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3061_o,
    o => gen1_n2_cnot1_j_o);
  n3065_o <= gen1_n2_cnot1_j_n3062 (1);
  n3066_o <= gen1_n2_cnot1_j_n3062 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3067_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3068_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3070 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3069_o,
    o => gen1_n3_cnot1_j_o);
  n3073_o <= gen1_n3_cnot1_j_n3070 (1);
  n3074_o <= gen1_n3_cnot1_j_n3070 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3075_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3076_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3078 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3077_o,
    o => gen1_n4_cnot1_j_o);
  n3081_o <= gen1_n4_cnot1_j_n3078 (1);
  n3082_o <= gen1_n4_cnot1_j_n3078 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3083_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3084_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3085_o <= n3083_o & n3084_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3086 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3085_o,
    o => gen1_n5_cnot1_j_o);
  n3089_o <= gen1_n5_cnot1_j_n3086 (1);
  n3090_o <= gen1_n5_cnot1_j_n3086 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3091_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3092_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3093_o <= n3091_o & n3092_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3094 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3093_o,
    o => gen1_n6_cnot1_j_o);
  n3097_o <= gen1_n6_cnot1_j_n3094 (1);
  n3098_o <= gen1_n6_cnot1_j_n3094 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3099_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3100_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3102 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3101_o,
    o => gen1_n7_cnot1_j_o);
  n3105_o <= gen1_n7_cnot1_j_n3102 (1);
  n3106_o <= gen1_n7_cnot1_j_n3102 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3107_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3108_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3109_o <= n3107_o & n3108_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3110 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3109_o,
    o => gen1_n8_cnot1_j_o);
  n3113_o <= gen1_n8_cnot1_j_n3110 (1);
  n3114_o <= gen1_n8_cnot1_j_n3110 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3115_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3116_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3117_o <= n3115_o & n3116_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3118 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3117_o,
    o => gen1_n9_cnot1_j_o);
  n3121_o <= gen1_n9_cnot1_j_n3118 (1);
  n3122_o <= gen1_n9_cnot1_j_n3118 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3123_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3124_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3125_o <= n3123_o & n3124_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3126 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3125_o,
    o => gen1_n10_cnot1_j_o);
  n3129_o <= gen1_n10_cnot1_j_n3126 (1);
  n3130_o <= gen1_n10_cnot1_j_n3126 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3131_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3132_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3134 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3133_o,
    o => gen1_n11_cnot1_j_o);
  n3137_o <= gen1_n11_cnot1_j_n3134 (1);
  n3138_o <= gen1_n11_cnot1_j_n3134 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3139_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3140_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3141_o <= n3139_o & n3140_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3142 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3141_o,
    o => gen1_n12_cnot1_j_o);
  n3145_o <= gen1_n12_cnot1_j_n3142 (1);
  n3146_o <= gen1_n12_cnot1_j_n3142 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3147_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3148_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3149_o <= n3147_o & n3148_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3150 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3149_o,
    o => gen1_n13_cnot1_j_o);
  n3153_o <= gen1_n13_cnot1_j_n3150 (1);
  n3154_o <= gen1_n13_cnot1_j_n3150 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3155_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3156_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3158 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3157_o,
    o => gen1_n14_cnot1_j_o);
  n3161_o <= gen1_n14_cnot1_j_n3158 (1);
  n3162_o <= gen1_n14_cnot1_j_n3158 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3163_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3164_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3166 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3165_o,
    o => gen1_n15_cnot1_j_o);
  n3169_o <= gen1_n15_cnot1_j_n3166 (1);
  n3170_o <= gen1_n15_cnot1_j_n3166 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3171_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3172_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3173_o <= n3171_o & n3172_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3174 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3173_o,
    o => gen1_n16_cnot1_j_o);
  n3177_o <= gen1_n16_cnot1_j_n3174 (1);
  n3178_o <= gen1_n16_cnot1_j_n3174 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3179_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3180_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3181_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3182_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3183_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3184_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3185_o <= n3183_o & n3184_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3186 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3185_o,
    o => gen2_n16_cnot2_j_o);
  n3189_o <= gen2_n16_cnot2_j_n3186 (1);
  n3190_o <= gen2_n16_cnot2_j_n3186 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3191_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3192_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3193_o <= n3191_o & n3192_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3194 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3193_o,
    o => gen2_n15_cnot2_j_o);
  n3197_o <= gen2_n15_cnot2_j_n3194 (1);
  n3198_o <= gen2_n15_cnot2_j_n3194 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3199_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3200_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3201_o <= n3199_o & n3200_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3202 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3201_o,
    o => gen2_n14_cnot2_j_o);
  n3205_o <= gen2_n14_cnot2_j_n3202 (1);
  n3206_o <= gen2_n14_cnot2_j_n3202 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3207_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3208_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3209_o <= n3207_o & n3208_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3210 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3209_o,
    o => gen2_n13_cnot2_j_o);
  n3213_o <= gen2_n13_cnot2_j_n3210 (1);
  n3214_o <= gen2_n13_cnot2_j_n3210 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3215_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3216_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3217_o <= n3215_o & n3216_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3218 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3217_o,
    o => gen2_n12_cnot2_j_o);
  n3221_o <= gen2_n12_cnot2_j_n3218 (1);
  n3222_o <= gen2_n12_cnot2_j_n3218 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3223_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3224_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3225_o <= n3223_o & n3224_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3226 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3225_o,
    o => gen2_n11_cnot2_j_o);
  n3229_o <= gen2_n11_cnot2_j_n3226 (1);
  n3230_o <= gen2_n11_cnot2_j_n3226 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3231_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3232_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3233_o <= n3231_o & n3232_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3234 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3233_o,
    o => gen2_n10_cnot2_j_o);
  n3237_o <= gen2_n10_cnot2_j_n3234 (1);
  n3238_o <= gen2_n10_cnot2_j_n3234 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3239_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3240_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3242 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3241_o,
    o => gen2_n9_cnot2_j_o);
  n3245_o <= gen2_n9_cnot2_j_n3242 (1);
  n3246_o <= gen2_n9_cnot2_j_n3242 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3247_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3248_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3249_o <= n3247_o & n3248_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3250 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3249_o,
    o => gen2_n8_cnot2_j_o);
  n3253_o <= gen2_n8_cnot2_j_n3250 (1);
  n3254_o <= gen2_n8_cnot2_j_n3250 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3255_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3256_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3257_o <= n3255_o & n3256_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3258 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3257_o,
    o => gen2_n7_cnot2_j_o);
  n3261_o <= gen2_n7_cnot2_j_n3258 (1);
  n3262_o <= gen2_n7_cnot2_j_n3258 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3263_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3264_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3265_o <= n3263_o & n3264_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3266 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3265_o,
    o => gen2_n6_cnot2_j_o);
  n3269_o <= gen2_n6_cnot2_j_n3266 (1);
  n3270_o <= gen2_n6_cnot2_j_n3266 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3271_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3272_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3273_o <= n3271_o & n3272_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3274 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3273_o,
    o => gen2_n5_cnot2_j_o);
  n3277_o <= gen2_n5_cnot2_j_n3274 (1);
  n3278_o <= gen2_n5_cnot2_j_n3274 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3279_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3280_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3281_o <= n3279_o & n3280_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3282 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3281_o,
    o => gen2_n4_cnot2_j_o);
  n3285_o <= gen2_n4_cnot2_j_n3282 (1);
  n3286_o <= gen2_n4_cnot2_j_n3282 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3287_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3288_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3289_o <= n3287_o & n3288_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3290 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3289_o,
    o => gen2_n3_cnot2_j_o);
  n3293_o <= gen2_n3_cnot2_j_n3290 (1);
  n3294_o <= gen2_n3_cnot2_j_n3290 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3295_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3296_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3298 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3297_o,
    o => gen2_n2_cnot2_j_o);
  n3301_o <= gen2_n2_cnot2_j_n3298 (1);
  n3302_o <= gen2_n2_cnot2_j_n3298 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3303_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3304_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3305_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3306_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3307_o <= n3305_o & n3306_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3308_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3310 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3309_o,
    o => gen3_n1_ccnot3_j_o);
  n3313_o <= gen3_n1_ccnot3_j_n3310 (2);
  n3314_o <= gen3_n1_ccnot3_j_n3310 (1);
  n3315_o <= gen3_n1_ccnot3_j_n3310 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3316_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3317_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3318_o <= n3316_o & n3317_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3319_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3321 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3320_o,
    o => gen3_n2_ccnot3_j_o);
  n3324_o <= gen3_n2_ccnot3_j_n3321 (2);
  n3325_o <= gen3_n2_ccnot3_j_n3321 (1);
  n3326_o <= gen3_n2_ccnot3_j_n3321 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3327_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3328_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3330_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3332 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3331_o,
    o => gen3_n3_ccnot3_j_o);
  n3335_o <= gen3_n3_ccnot3_j_n3332 (2);
  n3336_o <= gen3_n3_ccnot3_j_n3332 (1);
  n3337_o <= gen3_n3_ccnot3_j_n3332 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3338_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3339_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3340_o <= n3338_o & n3339_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3341_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3342_o <= n3340_o & n3341_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3343 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3342_o,
    o => gen3_n4_ccnot3_j_o);
  n3346_o <= gen3_n4_ccnot3_j_n3343 (2);
  n3347_o <= gen3_n4_ccnot3_j_n3343 (1);
  n3348_o <= gen3_n4_ccnot3_j_n3343 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3349_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3350_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3351_o <= n3349_o & n3350_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3352_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3354 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3353_o,
    o => gen3_n5_ccnot3_j_o);
  n3357_o <= gen3_n5_ccnot3_j_n3354 (2);
  n3358_o <= gen3_n5_ccnot3_j_n3354 (1);
  n3359_o <= gen3_n5_ccnot3_j_n3354 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3360_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3361_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3362_o <= n3360_o & n3361_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3363_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3364_o <= n3362_o & n3363_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3365 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3364_o,
    o => gen3_n6_ccnot3_j_o);
  n3368_o <= gen3_n6_ccnot3_j_n3365 (2);
  n3369_o <= gen3_n6_ccnot3_j_n3365 (1);
  n3370_o <= gen3_n6_ccnot3_j_n3365 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3371_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3372_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3373_o <= n3371_o & n3372_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3374_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3376 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3375_o,
    o => gen3_n7_ccnot3_j_o);
  n3379_o <= gen3_n7_ccnot3_j_n3376 (2);
  n3380_o <= gen3_n7_ccnot3_j_n3376 (1);
  n3381_o <= gen3_n7_ccnot3_j_n3376 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3382_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3383_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3384_o <= n3382_o & n3383_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3385_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3386_o <= n3384_o & n3385_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3387 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3386_o,
    o => gen3_n8_ccnot3_j_o);
  n3390_o <= gen3_n8_ccnot3_j_n3387 (2);
  n3391_o <= gen3_n8_ccnot3_j_n3387 (1);
  n3392_o <= gen3_n8_ccnot3_j_n3387 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3393_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3394_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3395_o <= n3393_o & n3394_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3396_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3398 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3397_o,
    o => gen3_n9_ccnot3_j_o);
  n3401_o <= gen3_n9_ccnot3_j_n3398 (2);
  n3402_o <= gen3_n9_ccnot3_j_n3398 (1);
  n3403_o <= gen3_n9_ccnot3_j_n3398 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3404_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3405_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3406_o <= n3404_o & n3405_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3407_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3408_o <= n3406_o & n3407_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3409 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3408_o,
    o => gen3_n10_ccnot3_j_o);
  n3412_o <= gen3_n10_ccnot3_j_n3409 (2);
  n3413_o <= gen3_n10_ccnot3_j_n3409 (1);
  n3414_o <= gen3_n10_ccnot3_j_n3409 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3415_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3416_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3417_o <= n3415_o & n3416_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3418_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3419_o <= n3417_o & n3418_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3420 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3419_o,
    o => gen3_n11_ccnot3_j_o);
  n3423_o <= gen3_n11_ccnot3_j_n3420 (2);
  n3424_o <= gen3_n11_ccnot3_j_n3420 (1);
  n3425_o <= gen3_n11_ccnot3_j_n3420 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3426_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3427_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3428_o <= n3426_o & n3427_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3429_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3430_o <= n3428_o & n3429_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3431 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3430_o,
    o => gen3_n12_ccnot3_j_o);
  n3434_o <= gen3_n12_ccnot3_j_n3431 (2);
  n3435_o <= gen3_n12_ccnot3_j_n3431 (1);
  n3436_o <= gen3_n12_ccnot3_j_n3431 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3437_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3438_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3439_o <= n3437_o & n3438_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3440_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3441_o <= n3439_o & n3440_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3442 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3441_o,
    o => gen3_n13_ccnot3_j_o);
  n3445_o <= gen3_n13_ccnot3_j_n3442 (2);
  n3446_o <= gen3_n13_ccnot3_j_n3442 (1);
  n3447_o <= gen3_n13_ccnot3_j_n3442 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3448_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3449_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3450_o <= n3448_o & n3449_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3451_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3452_o <= n3450_o & n3451_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3453 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3452_o,
    o => gen3_n14_ccnot3_j_o);
  n3456_o <= gen3_n14_ccnot3_j_n3453 (2);
  n3457_o <= gen3_n14_ccnot3_j_n3453 (1);
  n3458_o <= gen3_n14_ccnot3_j_n3453 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3459_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3460_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3461_o <= n3459_o & n3460_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3462_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3463_o <= n3461_o & n3462_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3464 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3463_o,
    o => gen3_n15_ccnot3_j_o);
  n3467_o <= gen3_n15_ccnot3_j_n3464 (2);
  n3468_o <= gen3_n15_ccnot3_j_n3464 (1);
  n3469_o <= gen3_n15_ccnot3_j_n3464 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3470_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3471_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3472_o <= n3470_o & n3471_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3473_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3474_o <= n3472_o & n3473_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3475 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3474_o,
    o => gen3_n16_ccnot3_j_o);
  n3478_o <= gen3_n16_ccnot3_j_n3475 (2);
  n3479_o <= gen3_n16_ccnot3_j_n3475 (1);
  n3480_o <= gen3_n16_ccnot3_j_n3475 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3481_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3482_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3483_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3484_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3485_o <= n3483_o & n3484_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3486 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3485_o,
    o => cnot_4_o);
  n3489_o <= cnot_4_n3486 (1);
  n3490_o <= cnot_4_n3486 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3491_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3492_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3493_o <= n3491_o & n3492_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3494_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3495_o <= n3493_o & n3494_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3496 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3495_o,
    o => gen4_n15_peres4_j_o);
  n3499_o <= gen4_n15_peres4_j_n3496 (2);
  n3500_o <= gen4_n15_peres4_j_n3496 (1);
  n3501_o <= gen4_n15_peres4_j_n3496 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3502_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3503_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3504_o <= n3502_o & n3503_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3505_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3506_o <= n3504_o & n3505_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3507 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3506_o,
    o => gen4_n14_peres4_j_o);
  n3510_o <= gen4_n14_peres4_j_n3507 (2);
  n3511_o <= gen4_n14_peres4_j_n3507 (1);
  n3512_o <= gen4_n14_peres4_j_n3507 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3513_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3514_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3516_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3517_o <= n3515_o & n3516_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3518 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3517_o,
    o => gen4_n13_peres4_j_o);
  n3521_o <= gen4_n13_peres4_j_n3518 (2);
  n3522_o <= gen4_n13_peres4_j_n3518 (1);
  n3523_o <= gen4_n13_peres4_j_n3518 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3524_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3525_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3526_o <= n3524_o & n3525_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3527_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3528_o <= n3526_o & n3527_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3529 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3528_o,
    o => gen4_n12_peres4_j_o);
  n3532_o <= gen4_n12_peres4_j_n3529 (2);
  n3533_o <= gen4_n12_peres4_j_n3529 (1);
  n3534_o <= gen4_n12_peres4_j_n3529 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3535_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3536_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3537_o <= n3535_o & n3536_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3538_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3539_o <= n3537_o & n3538_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3540 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3539_o,
    o => gen4_n11_peres4_j_o);
  n3543_o <= gen4_n11_peres4_j_n3540 (2);
  n3544_o <= gen4_n11_peres4_j_n3540 (1);
  n3545_o <= gen4_n11_peres4_j_n3540 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3546_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3547_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3548_o <= n3546_o & n3547_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3549_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3550_o <= n3548_o & n3549_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3551 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3550_o,
    o => gen4_n10_peres4_j_o);
  n3554_o <= gen4_n10_peres4_j_n3551 (2);
  n3555_o <= gen4_n10_peres4_j_n3551 (1);
  n3556_o <= gen4_n10_peres4_j_n3551 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3557_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3558_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3559_o <= n3557_o & n3558_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3560_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3561_o <= n3559_o & n3560_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3562 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3561_o,
    o => gen4_n9_peres4_j_o);
  n3565_o <= gen4_n9_peres4_j_n3562 (2);
  n3566_o <= gen4_n9_peres4_j_n3562 (1);
  n3567_o <= gen4_n9_peres4_j_n3562 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3568_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3569_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3570_o <= n3568_o & n3569_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3571_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3572_o <= n3570_o & n3571_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3573 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3572_o,
    o => gen4_n8_peres4_j_o);
  n3576_o <= gen4_n8_peres4_j_n3573 (2);
  n3577_o <= gen4_n8_peres4_j_n3573 (1);
  n3578_o <= gen4_n8_peres4_j_n3573 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3579_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3580_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3581_o <= n3579_o & n3580_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3582_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3583_o <= n3581_o & n3582_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3584 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3583_o,
    o => gen4_n7_peres4_j_o);
  n3587_o <= gen4_n7_peres4_j_n3584 (2);
  n3588_o <= gen4_n7_peres4_j_n3584 (1);
  n3589_o <= gen4_n7_peres4_j_n3584 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3590_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3591_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3592_o <= n3590_o & n3591_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3593_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3594_o <= n3592_o & n3593_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3595 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3594_o,
    o => gen4_n6_peres4_j_o);
  n3598_o <= gen4_n6_peres4_j_n3595 (2);
  n3599_o <= gen4_n6_peres4_j_n3595 (1);
  n3600_o <= gen4_n6_peres4_j_n3595 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3601_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3602_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3603_o <= n3601_o & n3602_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3604_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3605_o <= n3603_o & n3604_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3606 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3605_o,
    o => gen4_n5_peres4_j_o);
  n3609_o <= gen4_n5_peres4_j_n3606 (2);
  n3610_o <= gen4_n5_peres4_j_n3606 (1);
  n3611_o <= gen4_n5_peres4_j_n3606 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3612_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3613_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3614_o <= n3612_o & n3613_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3615_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3616_o <= n3614_o & n3615_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3617 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3616_o,
    o => gen4_n4_peres4_j_o);
  n3620_o <= gen4_n4_peres4_j_n3617 (2);
  n3621_o <= gen4_n4_peres4_j_n3617 (1);
  n3622_o <= gen4_n4_peres4_j_n3617 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3623_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3624_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3625_o <= n3623_o & n3624_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3626_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3627_o <= n3625_o & n3626_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3628 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3627_o,
    o => gen4_n3_peres4_j_o);
  n3631_o <= gen4_n3_peres4_j_n3628 (2);
  n3632_o <= gen4_n3_peres4_j_n3628 (1);
  n3633_o <= gen4_n3_peres4_j_n3628 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3634_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3635_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3636_o <= n3634_o & n3635_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3637_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3638_o <= n3636_o & n3637_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3639 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3638_o,
    o => gen4_n2_peres4_j_o);
  n3642_o <= gen4_n2_peres4_j_n3639 (2);
  n3643_o <= gen4_n2_peres4_j_n3639 (1);
  n3644_o <= gen4_n2_peres4_j_n3639 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3645_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3646_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3647_o <= n3645_o & n3646_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3648_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3649_o <= n3647_o & n3648_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3650 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3649_o,
    o => gen4_n1_peres4_j_o);
  n3653_o <= gen4_n1_peres4_j_n3650 (2);
  n3654_o <= gen4_n1_peres4_j_n3650 (1);
  n3655_o <= gen4_n1_peres4_j_n3650 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3656_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3657_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3658_o <= n3656_o & n3657_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3659_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3660_o <= n3658_o & n3659_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3661 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3660_o,
    o => gen4_n0_peres4_j_o);
  n3664_o <= gen4_n0_peres4_j_n3661 (2);
  n3665_o <= gen4_n0_peres4_j_n3661 (1);
  n3666_o <= gen4_n0_peres4_j_n3661 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3667_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3668_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3669_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3670_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3671_o <= n3669_o & n3670_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3672 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3671_o,
    o => gen5_n1_cnot5_j_o);
  n3675_o <= gen5_n1_cnot5_j_n3672 (1);
  n3676_o <= gen5_n1_cnot5_j_n3672 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3677_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3678_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3679_o <= n3677_o & n3678_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3680 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3679_o,
    o => gen5_n2_cnot5_j_o);
  n3683_o <= gen5_n2_cnot5_j_n3680 (1);
  n3684_o <= gen5_n2_cnot5_j_n3680 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3685_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3686_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3687_o <= n3685_o & n3686_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3688 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3687_o,
    o => gen5_n3_cnot5_j_o);
  n3691_o <= gen5_n3_cnot5_j_n3688 (1);
  n3692_o <= gen5_n3_cnot5_j_n3688 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3693_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3694_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3695_o <= n3693_o & n3694_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3696 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3695_o,
    o => gen5_n4_cnot5_j_o);
  n3699_o <= gen5_n4_cnot5_j_n3696 (1);
  n3700_o <= gen5_n4_cnot5_j_n3696 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3701_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3702_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3703_o <= n3701_o & n3702_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3704 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3703_o,
    o => gen5_n5_cnot5_j_o);
  n3707_o <= gen5_n5_cnot5_j_n3704 (1);
  n3708_o <= gen5_n5_cnot5_j_n3704 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3709_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3710_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3711_o <= n3709_o & n3710_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3712 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3711_o,
    o => gen5_n6_cnot5_j_o);
  n3715_o <= gen5_n6_cnot5_j_n3712 (1);
  n3716_o <= gen5_n6_cnot5_j_n3712 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3717_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3718_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3719_o <= n3717_o & n3718_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3720 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3719_o,
    o => gen5_n7_cnot5_j_o);
  n3723_o <= gen5_n7_cnot5_j_n3720 (1);
  n3724_o <= gen5_n7_cnot5_j_n3720 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3725_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3726_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3727_o <= n3725_o & n3726_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3728 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3727_o,
    o => gen5_n8_cnot5_j_o);
  n3731_o <= gen5_n8_cnot5_j_n3728 (1);
  n3732_o <= gen5_n8_cnot5_j_n3728 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3733_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3734_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3735_o <= n3733_o & n3734_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3736 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3735_o,
    o => gen5_n9_cnot5_j_o);
  n3739_o <= gen5_n9_cnot5_j_n3736 (1);
  n3740_o <= gen5_n9_cnot5_j_n3736 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3741_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3742_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3743_o <= n3741_o & n3742_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3744 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3743_o,
    o => gen5_n10_cnot5_j_o);
  n3747_o <= gen5_n10_cnot5_j_n3744 (1);
  n3748_o <= gen5_n10_cnot5_j_n3744 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3749_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3750_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3751_o <= n3749_o & n3750_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3752 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3751_o,
    o => gen5_n11_cnot5_j_o);
  n3755_o <= gen5_n11_cnot5_j_n3752 (1);
  n3756_o <= gen5_n11_cnot5_j_n3752 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3757_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3758_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3759_o <= n3757_o & n3758_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3760 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3759_o,
    o => gen5_n12_cnot5_j_o);
  n3763_o <= gen5_n12_cnot5_j_n3760 (1);
  n3764_o <= gen5_n12_cnot5_j_n3760 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3765_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3766_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3767_o <= n3765_o & n3766_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3768 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3767_o,
    o => gen5_n13_cnot5_j_o);
  n3771_o <= gen5_n13_cnot5_j_n3768 (1);
  n3772_o <= gen5_n13_cnot5_j_n3768 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3773_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3774_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3775_o <= n3773_o & n3774_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3776 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3775_o,
    o => gen5_n14_cnot5_j_o);
  n3779_o <= gen5_n14_cnot5_j_n3776 (1);
  n3780_o <= gen5_n14_cnot5_j_n3776 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3781_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3782_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3783_o <= n3781_o & n3782_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3784 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3783_o,
    o => gen5_n15_cnot5_j_o);
  n3787_o <= gen5_n15_cnot5_j_n3784 (1);
  n3788_o <= gen5_n15_cnot5_j_n3784 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3789_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3790_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3791_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3792_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3793_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3794_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3795_o <= n3793_o & n3794_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3796 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3795_o,
    o => gen6_n1_cnot1_j_o);
  n3799_o <= gen6_n1_cnot1_j_n3796 (1);
  n3800_o <= gen6_n1_cnot1_j_n3796 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3801_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3802_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3803_o <= n3801_o & n3802_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3804 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3803_o,
    o => gen6_n2_cnot1_j_o);
  n3807_o <= gen6_n2_cnot1_j_n3804 (1);
  n3808_o <= gen6_n2_cnot1_j_n3804 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3809_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3810_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3811_o <= n3809_o & n3810_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3812 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3811_o,
    o => gen6_n3_cnot1_j_o);
  n3815_o <= gen6_n3_cnot1_j_n3812 (1);
  n3816_o <= gen6_n3_cnot1_j_n3812 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3817_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3818_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3819_o <= n3817_o & n3818_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3820 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3819_o,
    o => gen6_n4_cnot1_j_o);
  n3823_o <= gen6_n4_cnot1_j_n3820 (1);
  n3824_o <= gen6_n4_cnot1_j_n3820 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3825_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3826_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3827_o <= n3825_o & n3826_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3828 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3827_o,
    o => gen6_n5_cnot1_j_o);
  n3831_o <= gen6_n5_cnot1_j_n3828 (1);
  n3832_o <= gen6_n5_cnot1_j_n3828 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3833_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3834_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3835_o <= n3833_o & n3834_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3836 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3835_o,
    o => gen6_n6_cnot1_j_o);
  n3839_o <= gen6_n6_cnot1_j_n3836 (1);
  n3840_o <= gen6_n6_cnot1_j_n3836 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3841_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3842_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3843_o <= n3841_o & n3842_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3844 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3843_o,
    o => gen6_n7_cnot1_j_o);
  n3847_o <= gen6_n7_cnot1_j_n3844 (1);
  n3848_o <= gen6_n7_cnot1_j_n3844 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3849_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3850_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3851_o <= n3849_o & n3850_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3852 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3851_o,
    o => gen6_n8_cnot1_j_o);
  n3855_o <= gen6_n8_cnot1_j_n3852 (1);
  n3856_o <= gen6_n8_cnot1_j_n3852 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3857_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3858_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3859_o <= n3857_o & n3858_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3860 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3859_o,
    o => gen6_n9_cnot1_j_o);
  n3863_o <= gen6_n9_cnot1_j_n3860 (1);
  n3864_o <= gen6_n9_cnot1_j_n3860 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3865_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3866_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3867_o <= n3865_o & n3866_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3868 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3867_o,
    o => gen6_n10_cnot1_j_o);
  n3871_o <= gen6_n10_cnot1_j_n3868 (1);
  n3872_o <= gen6_n10_cnot1_j_n3868 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3873_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3874_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3875_o <= n3873_o & n3874_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3876 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3875_o,
    o => gen6_n11_cnot1_j_o);
  n3879_o <= gen6_n11_cnot1_j_n3876 (1);
  n3880_o <= gen6_n11_cnot1_j_n3876 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3881_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3882_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3883_o <= n3881_o & n3882_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3884 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3883_o,
    o => gen6_n12_cnot1_j_o);
  n3887_o <= gen6_n12_cnot1_j_n3884 (1);
  n3888_o <= gen6_n12_cnot1_j_n3884 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3889_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3890_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3891_o <= n3889_o & n3890_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3892 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3891_o,
    o => gen6_n13_cnot1_j_o);
  n3895_o <= gen6_n13_cnot1_j_n3892 (1);
  n3896_o <= gen6_n13_cnot1_j_n3892 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3897_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3898_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3899_o <= n3897_o & n3898_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3900 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3899_o,
    o => gen6_n14_cnot1_j_o);
  n3903_o <= gen6_n14_cnot1_j_n3900 (1);
  n3904_o <= gen6_n14_cnot1_j_n3900 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3905_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3906_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3907_o <= n3905_o & n3906_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3908 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3907_o,
    o => gen6_n15_cnot1_j_o);
  n3911_o <= gen6_n15_cnot1_j_n3908 (1);
  n3912_o <= gen6_n15_cnot1_j_n3908 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3913_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3914_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3915_o <= n3913_o & n3914_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3916 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3915_o,
    o => gen6_n16_cnot1_j_o);
  n3919_o <= gen6_n16_cnot1_j_n3916 (1);
  n3920_o <= gen6_n16_cnot1_j_n3916 (0);
  n3921_o <= n3177_o & n3169_o & n3161_o & n3153_o & n3145_o & n3137_o & n3129_o & n3121_o & n3113_o & n3105_o & n3097_o & n3089_o & n3081_o & n3073_o & n3065_o & n3057_o & n3179_o;
  n3922_o <= n3178_o & n3170_o & n3162_o & n3154_o & n3146_o & n3138_o & n3130_o & n3122_o & n3114_o & n3106_o & n3098_o & n3090_o & n3082_o & n3074_o & n3066_o & n3058_o & n3180_o;
  n3923_o <= n3182_o & n3189_o & n3197_o & n3205_o & n3213_o & n3221_o & n3229_o & n3237_o & n3245_o & n3253_o & n3261_o & n3269_o & n3277_o & n3285_o & n3293_o & n3301_o & n3181_o;
  n3924_o <= n3190_o & n3198_o & n3206_o & n3214_o & n3222_o & n3230_o & n3238_o & n3246_o & n3254_o & n3262_o & n3270_o & n3278_o & n3286_o & n3294_o & n3302_o & n3303_o;
  n3925_o <= n3480_o & n3469_o & n3458_o & n3447_o & n3436_o & n3425_o & n3414_o & n3403_o & n3392_o & n3381_o & n3370_o & n3359_o & n3348_o & n3337_o & n3326_o & n3315_o & n3304_o;
  n3926_o <= n3481_o & n3479_o & n3468_o & n3457_o & n3446_o & n3435_o & n3424_o & n3413_o & n3402_o & n3391_o & n3380_o & n3369_o & n3358_o & n3347_o & n3336_o & n3325_o & n3314_o;
  n3927_o <= n3482_o & n3478_o & n3467_o & n3456_o & n3445_o & n3434_o & n3423_o & n3412_o & n3401_o & n3390_o & n3379_o & n3368_o & n3357_o & n3346_o & n3335_o & n3324_o & n3313_o;
  n3928_o <= n3489_o & n3499_o & n3510_o & n3521_o & n3532_o & n3543_o & n3554_o & n3565_o & n3576_o & n3587_o & n3598_o & n3609_o & n3620_o & n3631_o & n3642_o & n3653_o & n3664_o;
  n3929_o <= n3501_o & n3512_o & n3523_o & n3534_o & n3545_o & n3556_o & n3567_o & n3578_o & n3589_o & n3600_o & n3611_o & n3622_o & n3633_o & n3644_o & n3655_o & n3666_o & n3667_o;
  n3930_o <= n3490_o & n3500_o & n3511_o & n3522_o & n3533_o & n3544_o & n3555_o & n3566_o & n3577_o & n3588_o & n3599_o & n3610_o & n3621_o & n3632_o & n3643_o & n3654_o & n3665_o;
  n3931_o <= n3788_o & n3780_o & n3772_o & n3764_o & n3756_o & n3748_o & n3740_o & n3732_o & n3724_o & n3716_o & n3708_o & n3700_o & n3692_o & n3684_o & n3676_o & n3668_o;
  n3932_o <= n3790_o & n3787_o & n3779_o & n3771_o & n3763_o & n3755_o & n3747_o & n3739_o & n3731_o & n3723_o & n3715_o & n3707_o & n3699_o & n3691_o & n3683_o & n3675_o & n3789_o;
  n3933_o <= n3919_o & n3911_o & n3903_o & n3895_o & n3887_o & n3879_o & n3871_o & n3863_o & n3855_o & n3847_o & n3839_o & n3831_o & n3823_o & n3815_o & n3807_o & n3799_o & n3791_o;
  n3934_o <= n3920_o & n3912_o & n3904_o & n3896_o & n3888_o & n3880_o & n3872_o & n3864_o & n3856_o & n3848_o & n3840_o & n3832_o & n3824_o & n3816_o & n3808_o & n3800_o & n3792_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3042_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (2 downto 0);
begin
  o <= n3048_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3042_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3043_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3044_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3045_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3046_o <= n3044_o and n3045_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3047_o <= n3043_o xor n3046_o;
  n3048_o <= n3042_o & n3047_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (14 downto 0);
begin
  o <= n3040_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3021_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3022_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3023_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3024_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3025_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3026_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3027_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3028_o <= not n3027_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3029_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3030_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3031_o <= not n3030_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3032_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3033_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3034_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3035_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3036_o <= not n3035_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3037_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3038_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3039_o <= not n3038_o;
  n3040_o <= n3021_o & n3022_o & n3023_o & n3024_o & n3025_o & n3026_o & n3028_o & n3029_o & n3031_o & n3032_o & n3033_o & n3034_o & n3036_o & n3037_o & n3039_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2980 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2988 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2996 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3004 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3012 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic_vector (4 downto 0);
  signal n3019_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3017_o;
  o <= n3018_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3019_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2977_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2978_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2980 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2979_o,
    o => gen1_n0_cnot0_o);
  n2983_o <= gen1_n0_cnot0_n2980 (1);
  n2984_o <= gen1_n0_cnot0_n2980 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2985_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2986_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2988 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2987_o,
    o => gen1_n1_cnot0_o);
  n2991_o <= gen1_n1_cnot0_n2988 (1);
  n2992_o <= gen1_n1_cnot0_n2988 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2993_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2994_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2996 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2995_o,
    o => gen1_n2_cnot0_o);
  n2999_o <= gen1_n2_cnot0_n2996 (1);
  n3000_o <= gen1_n2_cnot0_n2996 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3001_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3002_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3004 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3003_o,
    o => gen1_n3_cnot0_o);
  n3007_o <= gen1_n3_cnot0_n3004 (1);
  n3008_o <= gen1_n3_cnot0_n3004 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3009_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3010_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3011_o <= n3009_o & n3010_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3012 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3011_o,
    o => gen1_n4_cnot0_o);
  n3015_o <= gen1_n4_cnot0_n3012 (1);
  n3016_o <= gen1_n4_cnot0_n3012 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3017_o <= ctrl_prop (5);
  n3018_o <= n3016_o & n3008_o & n3000_o & n2992_o & n2984_o;
  n3019_o <= n3015_o & n3007_o & n2999_o & n2991_o & n2983_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic_vector (14 downto 0);
begin
  o <= n2974_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2954_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2955_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2956_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2957_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2958_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2959_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2960_o <= not n2959_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2961_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2962_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2963_o <= not n2962_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2964_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2965_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2966_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2967_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2968_o <= not n2967_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2969_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2970_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2971_o <= not n2970_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2972_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2973_o <= not n2972_o;
  n2974_o <= n2954_o & n2955_o & n2956_o & n2957_o & n2958_o & n2960_o & n2961_o & n2963_o & n2964_o & n2965_o & n2966_o & n2968_o & n2969_o & n2971_o & n2973_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2921 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2929 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2937 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2945 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic_vector (3 downto 0);
  signal n2952_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2950_o;
  o <= n2951_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2952_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2918_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2919_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2920_o <= n2918_o & n2919_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2921 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2920_o,
    o => gen1_n0_cnot0_o);
  n2924_o <= gen1_n0_cnot0_n2921 (1);
  n2925_o <= gen1_n0_cnot0_n2921 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2926_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2927_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2928_o <= n2926_o & n2927_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2929 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2928_o,
    o => gen1_n1_cnot0_o);
  n2932_o <= gen1_n1_cnot0_n2929 (1);
  n2933_o <= gen1_n1_cnot0_n2929 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2934_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2935_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2937 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2936_o,
    o => gen1_n2_cnot0_o);
  n2940_o <= gen1_n2_cnot0_n2937 (1);
  n2941_o <= gen1_n2_cnot0_n2937 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2942_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2943_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2944_o <= n2942_o & n2943_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2945 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2944_o,
    o => gen1_n3_cnot0_o);
  n2948_o <= gen1_n3_cnot0_n2945 (1);
  n2949_o <= gen1_n3_cnot0_n2945 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2950_o <= ctrl_prop (4);
  n2951_o <= n2949_o & n2941_o & n2933_o & n2925_o;
  n2952_o <= n2948_o & n2940_o & n2932_o & n2924_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (14 downto 0);
begin
  o <= n2915_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2896_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2897_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2898_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2899_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2900_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2901_o <= not n2900_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2902_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2903_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2904_o <= not n2903_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2905_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2906_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2907_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2908_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2909_o <= not n2908_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2910_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2911_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2912_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2913_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2914_o <= not n2913_o;
  n2915_o <= n2896_o & n2897_o & n2898_o & n2899_o & n2901_o & n2902_o & n2904_o & n2905_o & n2906_o & n2907_o & n2909_o & n2910_o & n2911_o & n2912_o & n2914_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2871 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2879 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2887 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic_vector (2 downto 0);
  signal n2894_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2892_o;
  o <= n2893_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2894_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2868_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2869_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2870_o <= n2868_o & n2869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2871 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2870_o,
    o => gen1_n0_cnot0_o);
  n2874_o <= gen1_n0_cnot0_n2871 (1);
  n2875_o <= gen1_n0_cnot0_n2871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2876_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2877_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2878_o <= n2876_o & n2877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2879 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2878_o,
    o => gen1_n1_cnot0_o);
  n2882_o <= gen1_n1_cnot0_n2879 (1);
  n2883_o <= gen1_n1_cnot0_n2879 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2884_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2885_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2886_o <= n2884_o & n2885_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2887 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2886_o,
    o => gen1_n2_cnot0_o);
  n2890_o <= gen1_n2_cnot0_n2887 (1);
  n2891_o <= gen1_n2_cnot0_n2887 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2892_o <= ctrl_prop (3);
  n2893_o <= n2891_o & n2883_o & n2875_o;
  n2894_o <= n2890_o & n2882_o & n2874_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic_vector (14 downto 0);
begin
  o <= n2865_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2841_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2842_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2843_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2844_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2845_o <= not n2844_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2846_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2847_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2848_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2849_o <= not n2848_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2850_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2851_o <= not n2850_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2852_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2853_o <= not n2852_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2854_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2855_o <= not n2854_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2856_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2857_o <= not n2856_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2858_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2859_o <= not n2858_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2860_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2861_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2862_o <= not n2861_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2863_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2864_o <= not n2863_o;
  n2865_o <= n2841_o & n2842_o & n2843_o & n2845_o & n2846_o & n2847_o & n2849_o & n2851_o & n2853_o & n2855_o & n2857_o & n2859_o & n2860_o & n2862_o & n2864_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2824 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2832 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic_vector (1 downto 0);
  signal n2839_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2837_o;
  o <= n2838_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2839_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2821_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2822_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2823_o <= n2821_o & n2822_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2824 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2823_o,
    o => gen1_n0_cnot0_o);
  n2827_o <= gen1_n0_cnot0_n2824 (1);
  n2828_o <= gen1_n0_cnot0_n2824 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2829_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2830_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2831_o <= n2829_o & n2830_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2832 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2831_o,
    o => gen1_n1_cnot0_o);
  n2835_o <= gen1_n1_cnot0_n2832 (1);
  n2836_o <= gen1_n1_cnot0_n2832 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2837_o <= ctrl_prop (2);
  n2838_o <= n2836_o & n2828_o;
  n2839_o <= n2835_o & n2827_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (14 downto 0);
begin
  o <= n2818_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2797_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2798_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2799_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2800_o <= not n2799_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2801_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2802_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2803_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2804_o <= not n2803_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2805_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2806_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2807_o <= not n2806_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2808_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2809_o <= not n2808_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2810_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2811_o <= not n2810_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2812_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2813_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2814_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2815_o <= not n2814_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2816_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2817_o <= i (0);
  n2818_o <= n2797_o & n2798_o & n2800_o & n2801_o & n2802_o & n2804_o & n2805_o & n2807_o & n2809_o & n2811_o & n2812_o & n2813_o & n2815_o & n2816_o & n2817_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2787_o : std_logic;
  signal n2788_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2789 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2794_o;
  o <= n2793_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2795_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2787_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2788_o <= n2787_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2789 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2788_o,
    o => gen1_n0_cnot0_o);
  n2792_o <= gen1_n0_cnot0_n2789 (1);
  n2793_o <= gen1_n0_cnot0_n2789 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2794_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2795_o <= n2792_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic_vector (14 downto 0);
begin
  o <= n2784_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2768_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2769_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2770_o <= not n2769_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2771_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2772_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2773_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2774_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2775_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2776_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2777_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2778_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2779_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2780_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2781_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2782_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2783_o <= i (0);
  n2784_o <= n2768_o & n2770_o & n2771_o & n2772_o & n2773_o & n2774_o & n2775_o & n2776_o & n2777_o & n2778_o & n2779_o & n2780_o & n2781_o & n2782_o & n2783_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2647 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2655 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2663 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2671 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2679 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2687 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2695 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2703 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2711 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2719 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2727 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2735 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2743 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2751 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2759 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic_vector (14 downto 0);
  signal n2766_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2764_o;
  o <= n2765_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2766_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2644_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2645_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2646_o <= n2644_o & n2645_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2647 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2646_o,
    o => gen1_n0_cnot0_o);
  n2650_o <= gen1_n0_cnot0_n2647 (1);
  n2651_o <= gen1_n0_cnot0_n2647 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2652_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2653_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2654_o <= n2652_o & n2653_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2655 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2654_o,
    o => gen1_n1_cnot0_o);
  n2658_o <= gen1_n1_cnot0_n2655 (1);
  n2659_o <= gen1_n1_cnot0_n2655 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2660_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2661_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2662_o <= n2660_o & n2661_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2663 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2662_o,
    o => gen1_n2_cnot0_o);
  n2666_o <= gen1_n2_cnot0_n2663 (1);
  n2667_o <= gen1_n2_cnot0_n2663 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2668_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2669_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2670_o <= n2668_o & n2669_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2671 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2670_o,
    o => gen1_n3_cnot0_o);
  n2674_o <= gen1_n3_cnot0_n2671 (1);
  n2675_o <= gen1_n3_cnot0_n2671 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2676_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2677_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2678_o <= n2676_o & n2677_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2679 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2678_o,
    o => gen1_n4_cnot0_o);
  n2682_o <= gen1_n4_cnot0_n2679 (1);
  n2683_o <= gen1_n4_cnot0_n2679 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2684_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2685_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2687 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2686_o,
    o => gen1_n5_cnot0_o);
  n2690_o <= gen1_n5_cnot0_n2687 (1);
  n2691_o <= gen1_n5_cnot0_n2687 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2692_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2693_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2695 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2694_o,
    o => gen1_n6_cnot0_o);
  n2698_o <= gen1_n6_cnot0_n2695 (1);
  n2699_o <= gen1_n6_cnot0_n2695 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2700_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2701_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2702_o <= n2700_o & n2701_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2703 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2702_o,
    o => gen1_n7_cnot0_o);
  n2706_o <= gen1_n7_cnot0_n2703 (1);
  n2707_o <= gen1_n7_cnot0_n2703 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2708_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2709_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2710_o <= n2708_o & n2709_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2711 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2710_o,
    o => gen1_n8_cnot0_o);
  n2714_o <= gen1_n8_cnot0_n2711 (1);
  n2715_o <= gen1_n8_cnot0_n2711 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2716_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2717_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2718_o <= n2716_o & n2717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2719 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2718_o,
    o => gen1_n9_cnot0_o);
  n2722_o <= gen1_n9_cnot0_n2719 (1);
  n2723_o <= gen1_n9_cnot0_n2719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2724_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2725_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2726_o <= n2724_o & n2725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2727 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2726_o,
    o => gen1_n10_cnot0_o);
  n2730_o <= gen1_n10_cnot0_n2727 (1);
  n2731_o <= gen1_n10_cnot0_n2727 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2732_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2733_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2735 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2734_o,
    o => gen1_n11_cnot0_o);
  n2738_o <= gen1_n11_cnot0_n2735 (1);
  n2739_o <= gen1_n11_cnot0_n2735 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2740_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2741_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2743 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2742_o,
    o => gen1_n12_cnot0_o);
  n2746_o <= gen1_n12_cnot0_n2743 (1);
  n2747_o <= gen1_n12_cnot0_n2743 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2748_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2749_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2751 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2750_o,
    o => gen1_n13_cnot0_o);
  n2754_o <= gen1_n13_cnot0_n2751 (1);
  n2755_o <= gen1_n13_cnot0_n2751 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2756_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2757_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2758_o <= n2756_o & n2757_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2759 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2758_o,
    o => gen1_n14_cnot0_o);
  n2762_o <= gen1_n14_cnot0_n2759 (1);
  n2763_o <= gen1_n14_cnot0_n2759 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2764_o <= ctrl_prop (15);
  n2765_o <= n2763_o & n2755_o & n2747_o & n2739_o & n2731_o & n2723_o & n2715_o & n2707_o & n2699_o & n2691_o & n2683_o & n2675_o & n2667_o & n2659_o & n2651_o;
  n2766_o <= n2762_o & n2754_o & n2746_o & n2738_o & n2730_o & n2722_o & n2714_o & n2706_o & n2698_o & n2690_o & n2682_o & n2674_o & n2666_o & n2658_o & n2650_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1869 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1877 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1885 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1893 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1901 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1909 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1917 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1925 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1933 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1941 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1949 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1957 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1965 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1973 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1985 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1993 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2001 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2009 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2017 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2025 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2033 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2041 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2049 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2057 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2065 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2073 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2081 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (1 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2093 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (1 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2104 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic_vector (1 downto 0);
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2115 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic_vector (1 downto 0);
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2126 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic_vector (1 downto 0);
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2137 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic_vector (1 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2148 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic_vector (1 downto 0);
  signal n2157_o : std_logic;
  signal n2158_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2159 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (1 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2170 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic_vector (1 downto 0);
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2181 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic_vector (1 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2192 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic_vector (1 downto 0);
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2203 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2214 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2225 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (1 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2236 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2247 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic_vector (1 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2257 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (1 downto 0);
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2268 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal n2277_o : std_logic;
  signal n2278_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2279 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2290 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic_vector (1 downto 0);
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2301 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic_vector (1 downto 0);
  signal n2310_o : std_logic;
  signal n2311_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2312 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic_vector (1 downto 0);
  signal n2321_o : std_logic;
  signal n2322_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2323 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic_vector (1 downto 0);
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2334 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic_vector (1 downto 0);
  signal n2343_o : std_logic;
  signal n2344_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2345 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal n2354_o : std_logic;
  signal n2355_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2356 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic_vector (1 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2367 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic_vector (1 downto 0);
  signal n2376_o : std_logic;
  signal n2377_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2378 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic_vector (1 downto 0);
  signal n2387_o : std_logic;
  signal n2388_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2389 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2400 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (1 downto 0);
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2411 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2419 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2427 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2435 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2443 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2451 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2459 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2467 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2475 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2483 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2491 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2499 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2507 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2519 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2527 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2535 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2543 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2551 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2559 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2567 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2575 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2583 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2591 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2599 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2607 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2615 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2623 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (14 downto 0);
  signal n2629_o : std_logic_vector (14 downto 0);
  signal n2630_o : std_logic_vector (14 downto 0);
  signal n2631_o : std_logic_vector (14 downto 0);
  signal n2632_o : std_logic_vector (14 downto 0);
  signal n2633_o : std_logic_vector (14 downto 0);
  signal n2634_o : std_logic_vector (14 downto 0);
  signal n2635_o : std_logic_vector (14 downto 0);
  signal n2636_o : std_logic_vector (14 downto 0);
  signal n2637_o : std_logic_vector (14 downto 0);
  signal n2638_o : std_logic_vector (14 downto 0);
  signal n2639_o : std_logic_vector (14 downto 0);
  signal n2640_o : std_logic_vector (14 downto 0);
  signal n2641_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2628_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2629_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2630_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2631_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2632_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2633_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2634_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2635_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2636_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2637_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2638_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2639_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2640_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2641_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1866_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1867_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1869 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1868_o,
    o => gen1_n1_cnot1_j_o);
  n1872_o <= gen1_n1_cnot1_j_n1869 (1);
  n1873_o <= gen1_n1_cnot1_j_n1869 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1874_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1875_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1876_o <= n1874_o & n1875_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1877 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1876_o,
    o => gen1_n2_cnot1_j_o);
  n1880_o <= gen1_n2_cnot1_j_n1877 (1);
  n1881_o <= gen1_n2_cnot1_j_n1877 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1882_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1883_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1885 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1884_o,
    o => gen1_n3_cnot1_j_o);
  n1888_o <= gen1_n3_cnot1_j_n1885 (1);
  n1889_o <= gen1_n3_cnot1_j_n1885 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1890_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1891_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1893 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1892_o,
    o => gen1_n4_cnot1_j_o);
  n1896_o <= gen1_n4_cnot1_j_n1893 (1);
  n1897_o <= gen1_n4_cnot1_j_n1893 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1898_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1899_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1901 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1900_o,
    o => gen1_n5_cnot1_j_o);
  n1904_o <= gen1_n5_cnot1_j_n1901 (1);
  n1905_o <= gen1_n5_cnot1_j_n1901 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1906_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1907_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1908_o <= n1906_o & n1907_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1909 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1908_o,
    o => gen1_n6_cnot1_j_o);
  n1912_o <= gen1_n6_cnot1_j_n1909 (1);
  n1913_o <= gen1_n6_cnot1_j_n1909 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1914_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1915_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1916_o <= n1914_o & n1915_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1917 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1916_o,
    o => gen1_n7_cnot1_j_o);
  n1920_o <= gen1_n7_cnot1_j_n1917 (1);
  n1921_o <= gen1_n7_cnot1_j_n1917 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1922_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1923_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1925 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1924_o,
    o => gen1_n8_cnot1_j_o);
  n1928_o <= gen1_n8_cnot1_j_n1925 (1);
  n1929_o <= gen1_n8_cnot1_j_n1925 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1930_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1931_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1933 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1932_o,
    o => gen1_n9_cnot1_j_o);
  n1936_o <= gen1_n9_cnot1_j_n1933 (1);
  n1937_o <= gen1_n9_cnot1_j_n1933 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1938_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1939_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1940_o <= n1938_o & n1939_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1941 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1940_o,
    o => gen1_n10_cnot1_j_o);
  n1944_o <= gen1_n10_cnot1_j_n1941 (1);
  n1945_o <= gen1_n10_cnot1_j_n1941 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1946_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1947_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1949 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1948_o,
    o => gen1_n11_cnot1_j_o);
  n1952_o <= gen1_n11_cnot1_j_n1949 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1953_o <= gen1_n11_cnot1_j_n1949 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1954_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1955_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1957 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1956_o,
    o => gen1_n12_cnot1_j_o);
  n1960_o <= gen1_n12_cnot1_j_n1957 (1);
  n1961_o <= gen1_n12_cnot1_j_n1957 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1962_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1963_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1965 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1964_o,
    o => gen1_n13_cnot1_j_o);
  n1968_o <= gen1_n13_cnot1_j_n1965 (1);
  n1969_o <= gen1_n13_cnot1_j_n1965 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1970_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1971_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1973 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1972_o,
    o => gen1_n14_cnot1_j_o);
  n1976_o <= gen1_n14_cnot1_j_n1973 (1);
  n1977_o <= gen1_n14_cnot1_j_n1973 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1978_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1979_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1980_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1981_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1982_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1983_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1985 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1984_o,
    o => gen2_n14_cnot2_j_o);
  n1988_o <= gen2_n14_cnot2_j_n1985 (1);
  n1989_o <= gen2_n14_cnot2_j_n1985 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1990_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1991_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1993 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1992_o,
    o => gen2_n13_cnot2_j_o);
  n1996_o <= gen2_n13_cnot2_j_n1993 (1);
  n1997_o <= gen2_n13_cnot2_j_n1993 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1998_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1999_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2001 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2000_o,
    o => gen2_n12_cnot2_j_o);
  n2004_o <= gen2_n12_cnot2_j_n2001 (1);
  n2005_o <= gen2_n12_cnot2_j_n2001 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2006_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2007_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2008_o <= n2006_o & n2007_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2009 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2008_o,
    o => gen2_n11_cnot2_j_o);
  n2012_o <= gen2_n11_cnot2_j_n2009 (1);
  n2013_o <= gen2_n11_cnot2_j_n2009 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2014_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2015_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2016_o <= n2014_o & n2015_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2017 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2016_o,
    o => gen2_n10_cnot2_j_o);
  n2020_o <= gen2_n10_cnot2_j_n2017 (1);
  n2021_o <= gen2_n10_cnot2_j_n2017 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2022_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2023_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2025 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2024_o,
    o => gen2_n9_cnot2_j_o);
  n2028_o <= gen2_n9_cnot2_j_n2025 (1);
  n2029_o <= gen2_n9_cnot2_j_n2025 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2030_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2031_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2032_o <= n2030_o & n2031_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2033 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2032_o,
    o => gen2_n8_cnot2_j_o);
  n2036_o <= gen2_n8_cnot2_j_n2033 (1);
  n2037_o <= gen2_n8_cnot2_j_n2033 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2038_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2039_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2040_o <= n2038_o & n2039_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2041 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2040_o,
    o => gen2_n7_cnot2_j_o);
  n2044_o <= gen2_n7_cnot2_j_n2041 (1);
  n2045_o <= gen2_n7_cnot2_j_n2041 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2046_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2047_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2048_o <= n2046_o & n2047_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2049 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2048_o,
    o => gen2_n6_cnot2_j_o);
  n2052_o <= gen2_n6_cnot2_j_n2049 (1);
  n2053_o <= gen2_n6_cnot2_j_n2049 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2054_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2055_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2056_o <= n2054_o & n2055_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2057 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2056_o,
    o => gen2_n5_cnot2_j_o);
  n2060_o <= gen2_n5_cnot2_j_n2057 (1);
  n2061_o <= gen2_n5_cnot2_j_n2057 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2062_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2063_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2064_o <= n2062_o & n2063_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2065 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2064_o,
    o => gen2_n4_cnot2_j_o);
  n2068_o <= gen2_n4_cnot2_j_n2065 (1);
  n2069_o <= gen2_n4_cnot2_j_n2065 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2070_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2071_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2072_o <= n2070_o & n2071_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2073 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2072_o,
    o => gen2_n3_cnot2_j_o);
  n2076_o <= gen2_n3_cnot2_j_n2073 (1);
  n2077_o <= gen2_n3_cnot2_j_n2073 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2078_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2079_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2080_o <= n2078_o & n2079_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2081 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2080_o,
    o => gen2_n2_cnot2_j_o);
  n2084_o <= gen2_n2_cnot2_j_n2081 (1);
  n2085_o <= gen2_n2_cnot2_j_n2081 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2086_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2087_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2088_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2089_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2091_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2093 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2092_o,
    o => gen3_n1_ccnot3_j_o);
  n2096_o <= gen3_n1_ccnot3_j_n2093 (2);
  n2097_o <= gen3_n1_ccnot3_j_n2093 (1);
  n2098_o <= gen3_n1_ccnot3_j_n2093 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2099_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2100_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2102_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2104 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2103_o,
    o => gen3_n2_ccnot3_j_o);
  n2107_o <= gen3_n2_ccnot3_j_n2104 (2);
  n2108_o <= gen3_n2_ccnot3_j_n2104 (1);
  n2109_o <= gen3_n2_ccnot3_j_n2104 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2110_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2111_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2112_o <= n2110_o & n2111_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2113_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2115 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2114_o,
    o => gen3_n3_ccnot3_j_o);
  n2118_o <= gen3_n3_ccnot3_j_n2115 (2);
  n2119_o <= gen3_n3_ccnot3_j_n2115 (1);
  n2120_o <= gen3_n3_ccnot3_j_n2115 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2121_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2122_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2123_o <= n2121_o & n2122_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2124_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2126 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2125_o,
    o => gen3_n4_ccnot3_j_o);
  n2129_o <= gen3_n4_ccnot3_j_n2126 (2);
  n2130_o <= gen3_n4_ccnot3_j_n2126 (1);
  n2131_o <= gen3_n4_ccnot3_j_n2126 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2132_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2133_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2134_o <= n2132_o & n2133_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2135_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2137 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2136_o,
    o => gen3_n5_ccnot3_j_o);
  n2140_o <= gen3_n5_ccnot3_j_n2137 (2);
  n2141_o <= gen3_n5_ccnot3_j_n2137 (1);
  n2142_o <= gen3_n5_ccnot3_j_n2137 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2143_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2144_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2145_o <= n2143_o & n2144_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2146_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2147_o <= n2145_o & n2146_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2148 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2147_o,
    o => gen3_n6_ccnot3_j_o);
  n2151_o <= gen3_n6_ccnot3_j_n2148 (2);
  n2152_o <= gen3_n6_ccnot3_j_n2148 (1);
  n2153_o <= gen3_n6_ccnot3_j_n2148 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2154_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2155_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2156_o <= n2154_o & n2155_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2157_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2158_o <= n2156_o & n2157_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2159 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2158_o,
    o => gen3_n7_ccnot3_j_o);
  n2162_o <= gen3_n7_ccnot3_j_n2159 (2);
  n2163_o <= gen3_n7_ccnot3_j_n2159 (1);
  n2164_o <= gen3_n7_ccnot3_j_n2159 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2165_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2166_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2168_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2170 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2169_o,
    o => gen3_n8_ccnot3_j_o);
  n2173_o <= gen3_n8_ccnot3_j_n2170 (2);
  n2174_o <= gen3_n8_ccnot3_j_n2170 (1);
  n2175_o <= gen3_n8_ccnot3_j_n2170 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2176_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2177_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2178_o <= n2176_o & n2177_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2179_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2181 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2180_o,
    o => gen3_n9_ccnot3_j_o);
  n2184_o <= gen3_n9_ccnot3_j_n2181 (2);
  n2185_o <= gen3_n9_ccnot3_j_n2181 (1);
  n2186_o <= gen3_n9_ccnot3_j_n2181 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2187_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2188_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2189_o <= n2187_o & n2188_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2190_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2192 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2191_o,
    o => gen3_n10_ccnot3_j_o);
  n2195_o <= gen3_n10_ccnot3_j_n2192 (2);
  n2196_o <= gen3_n10_ccnot3_j_n2192 (1);
  n2197_o <= gen3_n10_ccnot3_j_n2192 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2198_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2199_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2200_o <= n2198_o & n2199_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2201_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2203 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2202_o,
    o => gen3_n11_ccnot3_j_o);
  n2206_o <= gen3_n11_ccnot3_j_n2203 (2);
  n2207_o <= gen3_n11_ccnot3_j_n2203 (1);
  n2208_o <= gen3_n11_ccnot3_j_n2203 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2209_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2210_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2212_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2214 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2213_o,
    o => gen3_n12_ccnot3_j_o);
  n2217_o <= gen3_n12_ccnot3_j_n2214 (2);
  n2218_o <= gen3_n12_ccnot3_j_n2214 (1);
  n2219_o <= gen3_n12_ccnot3_j_n2214 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2220_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2221_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2222_o <= n2220_o & n2221_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2223_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2225 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2224_o,
    o => gen3_n13_ccnot3_j_o);
  n2228_o <= gen3_n13_ccnot3_j_n2225 (2);
  n2229_o <= gen3_n13_ccnot3_j_n2225 (1);
  n2230_o <= gen3_n13_ccnot3_j_n2225 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2231_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2232_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2233_o <= n2231_o & n2232_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2234_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2236 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2235_o,
    o => gen3_n14_ccnot3_j_o);
  n2239_o <= gen3_n14_ccnot3_j_n2236 (2);
  n2240_o <= gen3_n14_ccnot3_j_n2236 (1);
  n2241_o <= gen3_n14_ccnot3_j_n2236 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2242_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2243_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2244_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2245_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2246_o <= n2244_o & n2245_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2247 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2246_o,
    o => cnot_4_o);
  n2250_o <= cnot_4_n2247 (1);
  n2251_o <= cnot_4_n2247 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2252_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2253_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2254_o <= n2252_o & n2253_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2255_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2256_o <= n2254_o & n2255_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2257 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2256_o,
    o => gen4_n13_peres4_j_o);
  n2260_o <= gen4_n13_peres4_j_n2257 (2);
  n2261_o <= gen4_n13_peres4_j_n2257 (1);
  n2262_o <= gen4_n13_peres4_j_n2257 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2263_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2264_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2265_o <= n2263_o & n2264_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2266_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2268 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2267_o,
    o => gen4_n12_peres4_j_o);
  n2271_o <= gen4_n12_peres4_j_n2268 (2);
  n2272_o <= gen4_n12_peres4_j_n2268 (1);
  n2273_o <= gen4_n12_peres4_j_n2268 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2274_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2275_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2277_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2278_o <= n2276_o & n2277_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2279 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2278_o,
    o => gen4_n11_peres4_j_o);
  n2282_o <= gen4_n11_peres4_j_n2279 (2);
  n2283_o <= gen4_n11_peres4_j_n2279 (1);
  n2284_o <= gen4_n11_peres4_j_n2279 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2285_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2286_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2287_o <= n2285_o & n2286_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2288_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2290 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2289_o,
    o => gen4_n10_peres4_j_o);
  n2293_o <= gen4_n10_peres4_j_n2290 (2);
  n2294_o <= gen4_n10_peres4_j_n2290 (1);
  n2295_o <= gen4_n10_peres4_j_n2290 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2296_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2297_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2298_o <= n2296_o & n2297_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2299_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2301 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2300_o,
    o => gen4_n9_peres4_j_o);
  n2304_o <= gen4_n9_peres4_j_n2301 (2);
  n2305_o <= gen4_n9_peres4_j_n2301 (1);
  n2306_o <= gen4_n9_peres4_j_n2301 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2307_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2308_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2309_o <= n2307_o & n2308_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2310_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2311_o <= n2309_o & n2310_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2312 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2311_o,
    o => gen4_n8_peres4_j_o);
  n2315_o <= gen4_n8_peres4_j_n2312 (2);
  n2316_o <= gen4_n8_peres4_j_n2312 (1);
  n2317_o <= gen4_n8_peres4_j_n2312 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2318_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2319_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2320_o <= n2318_o & n2319_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2321_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2322_o <= n2320_o & n2321_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2323 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2322_o,
    o => gen4_n7_peres4_j_o);
  n2326_o <= gen4_n7_peres4_j_n2323 (2);
  n2327_o <= gen4_n7_peres4_j_n2323 (1);
  n2328_o <= gen4_n7_peres4_j_n2323 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2329_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2330_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2331_o <= n2329_o & n2330_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2332_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2334 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2333_o,
    o => gen4_n6_peres4_j_o);
  n2337_o <= gen4_n6_peres4_j_n2334 (2);
  n2338_o <= gen4_n6_peres4_j_n2334 (1);
  n2339_o <= gen4_n6_peres4_j_n2334 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2340_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2341_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2342_o <= n2340_o & n2341_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2343_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2344_o <= n2342_o & n2343_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2345 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2344_o,
    o => gen4_n5_peres4_j_o);
  n2348_o <= gen4_n5_peres4_j_n2345 (2);
  n2349_o <= gen4_n5_peres4_j_n2345 (1);
  n2350_o <= gen4_n5_peres4_j_n2345 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2351_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2352_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2354_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2355_o <= n2353_o & n2354_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2356 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2355_o,
    o => gen4_n4_peres4_j_o);
  n2359_o <= gen4_n4_peres4_j_n2356 (2);
  n2360_o <= gen4_n4_peres4_j_n2356 (1);
  n2361_o <= gen4_n4_peres4_j_n2356 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2362_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2363_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2364_o <= n2362_o & n2363_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2365_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2366_o <= n2364_o & n2365_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2367 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2366_o,
    o => gen4_n3_peres4_j_o);
  n2370_o <= gen4_n3_peres4_j_n2367 (2);
  n2371_o <= gen4_n3_peres4_j_n2367 (1);
  n2372_o <= gen4_n3_peres4_j_n2367 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2373_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2374_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2375_o <= n2373_o & n2374_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2376_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2377_o <= n2375_o & n2376_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2378 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2377_o,
    o => gen4_n2_peres4_j_o);
  n2381_o <= gen4_n2_peres4_j_n2378 (2);
  n2382_o <= gen4_n2_peres4_j_n2378 (1);
  n2383_o <= gen4_n2_peres4_j_n2378 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2384_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2385_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2386_o <= n2384_o & n2385_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2387_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2388_o <= n2386_o & n2387_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2389 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2388_o,
    o => gen4_n1_peres4_j_o);
  n2392_o <= gen4_n1_peres4_j_n2389 (2);
  n2393_o <= gen4_n1_peres4_j_n2389 (1);
  n2394_o <= gen4_n1_peres4_j_n2389 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2395_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2396_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2398_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2399_o <= n2397_o & n2398_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2400 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2399_o,
    o => gen4_n0_peres4_j_o);
  n2403_o <= gen4_n0_peres4_j_n2400 (2);
  n2404_o <= gen4_n0_peres4_j_n2400 (1);
  n2405_o <= gen4_n0_peres4_j_n2400 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2406_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2407_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2408_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2409_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2410_o <= n2408_o & n2409_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2411 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2410_o,
    o => gen5_n1_cnot5_j_o);
  n2414_o <= gen5_n1_cnot5_j_n2411 (1);
  n2415_o <= gen5_n1_cnot5_j_n2411 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2416_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2417_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2418_o <= n2416_o & n2417_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2419 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2418_o,
    o => gen5_n2_cnot5_j_o);
  n2422_o <= gen5_n2_cnot5_j_n2419 (1);
  n2423_o <= gen5_n2_cnot5_j_n2419 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2424_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2425_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2426_o <= n2424_o & n2425_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2427 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2426_o,
    o => gen5_n3_cnot5_j_o);
  n2430_o <= gen5_n3_cnot5_j_n2427 (1);
  n2431_o <= gen5_n3_cnot5_j_n2427 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2432_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2433_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2434_o <= n2432_o & n2433_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2435 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2434_o,
    o => gen5_n4_cnot5_j_o);
  n2438_o <= gen5_n4_cnot5_j_n2435 (1);
  n2439_o <= gen5_n4_cnot5_j_n2435 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2440_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2441_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2442_o <= n2440_o & n2441_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2443 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2442_o,
    o => gen5_n5_cnot5_j_o);
  n2446_o <= gen5_n5_cnot5_j_n2443 (1);
  n2447_o <= gen5_n5_cnot5_j_n2443 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2448_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2449_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2450_o <= n2448_o & n2449_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2451 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2450_o,
    o => gen5_n6_cnot5_j_o);
  n2454_o <= gen5_n6_cnot5_j_n2451 (1);
  n2455_o <= gen5_n6_cnot5_j_n2451 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2456_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2457_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2459 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2458_o,
    o => gen5_n7_cnot5_j_o);
  n2462_o <= gen5_n7_cnot5_j_n2459 (1);
  n2463_o <= gen5_n7_cnot5_j_n2459 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2464_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2465_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2467 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2466_o,
    o => gen5_n8_cnot5_j_o);
  n2470_o <= gen5_n8_cnot5_j_n2467 (1);
  n2471_o <= gen5_n8_cnot5_j_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2472_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2473_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2475 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2474_o,
    o => gen5_n9_cnot5_j_o);
  n2478_o <= gen5_n9_cnot5_j_n2475 (1);
  n2479_o <= gen5_n9_cnot5_j_n2475 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2480_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2481_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2483 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2482_o,
    o => gen5_n10_cnot5_j_o);
  n2486_o <= gen5_n10_cnot5_j_n2483 (1);
  n2487_o <= gen5_n10_cnot5_j_n2483 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2488_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2489_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2491 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2490_o,
    o => gen5_n11_cnot5_j_o);
  n2494_o <= gen5_n11_cnot5_j_n2491 (1);
  n2495_o <= gen5_n11_cnot5_j_n2491 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2496_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2497_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2499 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2498_o,
    o => gen5_n12_cnot5_j_o);
  n2502_o <= gen5_n12_cnot5_j_n2499 (1);
  n2503_o <= gen5_n12_cnot5_j_n2499 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2504_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2505_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2507 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2506_o,
    o => gen5_n13_cnot5_j_o);
  n2510_o <= gen5_n13_cnot5_j_n2507 (1);
  n2511_o <= gen5_n13_cnot5_j_n2507 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2512_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2513_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2514_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2515_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2516_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2517_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2518_o <= n2516_o & n2517_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2519 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2518_o,
    o => gen6_n1_cnot1_j_o);
  n2522_o <= gen6_n1_cnot1_j_n2519 (1);
  n2523_o <= gen6_n1_cnot1_j_n2519 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2524_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2525_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2526_o <= n2524_o & n2525_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2527 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2526_o,
    o => gen6_n2_cnot1_j_o);
  n2530_o <= gen6_n2_cnot1_j_n2527 (1);
  n2531_o <= gen6_n2_cnot1_j_n2527 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2532_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2533_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2534_o <= n2532_o & n2533_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2535 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2534_o,
    o => gen6_n3_cnot1_j_o);
  n2538_o <= gen6_n3_cnot1_j_n2535 (1);
  n2539_o <= gen6_n3_cnot1_j_n2535 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2540_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2541_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2542_o <= n2540_o & n2541_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2543 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2542_o,
    o => gen6_n4_cnot1_j_o);
  n2546_o <= gen6_n4_cnot1_j_n2543 (1);
  n2547_o <= gen6_n4_cnot1_j_n2543 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2548_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2549_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2550_o <= n2548_o & n2549_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2551 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2550_o,
    o => gen6_n5_cnot1_j_o);
  n2554_o <= gen6_n5_cnot1_j_n2551 (1);
  n2555_o <= gen6_n5_cnot1_j_n2551 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2556_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2557_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2558_o <= n2556_o & n2557_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2559 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2558_o,
    o => gen6_n6_cnot1_j_o);
  n2562_o <= gen6_n6_cnot1_j_n2559 (1);
  n2563_o <= gen6_n6_cnot1_j_n2559 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2564_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2565_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2566_o <= n2564_o & n2565_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2567 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2566_o,
    o => gen6_n7_cnot1_j_o);
  n2570_o <= gen6_n7_cnot1_j_n2567 (1);
  n2571_o <= gen6_n7_cnot1_j_n2567 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2572_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2573_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2574_o <= n2572_o & n2573_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2575 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2574_o,
    o => gen6_n8_cnot1_j_o);
  n2578_o <= gen6_n8_cnot1_j_n2575 (1);
  n2579_o <= gen6_n8_cnot1_j_n2575 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2580_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2581_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2582_o <= n2580_o & n2581_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2583 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2582_o,
    o => gen6_n9_cnot1_j_o);
  n2586_o <= gen6_n9_cnot1_j_n2583 (1);
  n2587_o <= gen6_n9_cnot1_j_n2583 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2588_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2589_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2590_o <= n2588_o & n2589_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2591 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2590_o,
    o => gen6_n10_cnot1_j_o);
  n2594_o <= gen6_n10_cnot1_j_n2591 (1);
  n2595_o <= gen6_n10_cnot1_j_n2591 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2596_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2597_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2598_o <= n2596_o & n2597_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2599 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2598_o,
    o => gen6_n11_cnot1_j_o);
  n2602_o <= gen6_n11_cnot1_j_n2599 (1);
  n2603_o <= gen6_n11_cnot1_j_n2599 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2604_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2605_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2607 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2606_o,
    o => gen6_n12_cnot1_j_o);
  n2610_o <= gen6_n12_cnot1_j_n2607 (1);
  n2611_o <= gen6_n12_cnot1_j_n2607 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2612_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2613_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2614_o <= n2612_o & n2613_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2615 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2614_o,
    o => gen6_n13_cnot1_j_o);
  n2618_o <= gen6_n13_cnot1_j_n2615 (1);
  n2619_o <= gen6_n13_cnot1_j_n2615 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2620_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2621_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2622_o <= n2620_o & n2621_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2623 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2622_o,
    o => gen6_n14_cnot1_j_o);
  n2626_o <= gen6_n14_cnot1_j_n2623 (1);
  n2627_o <= gen6_n14_cnot1_j_n2623 (0);
  n2628_o <= n1976_o & n1968_o & n1960_o & n1952_o & n1944_o & n1936_o & n1928_o & n1920_o & n1912_o & n1904_o & n1896_o & n1888_o & n1880_o & n1872_o & n1978_o;
  n2629_o <= n1977_o & n1969_o & n1961_o & n1953_o & n1945_o & n1937_o & n1929_o & n1921_o & n1913_o & n1905_o & n1897_o & n1889_o & n1881_o & n1873_o & n1979_o;
  n2630_o <= n1981_o & n1988_o & n1996_o & n2004_o & n2012_o & n2020_o & n2028_o & n2036_o & n2044_o & n2052_o & n2060_o & n2068_o & n2076_o & n2084_o & n1980_o;
  n2631_o <= n1989_o & n1997_o & n2005_o & n2013_o & n2021_o & n2029_o & n2037_o & n2045_o & n2053_o & n2061_o & n2069_o & n2077_o & n2085_o & n2086_o;
  n2632_o <= n2241_o & n2230_o & n2219_o & n2208_o & n2197_o & n2186_o & n2175_o & n2164_o & n2153_o & n2142_o & n2131_o & n2120_o & n2109_o & n2098_o & n2087_o;
  n2633_o <= n2242_o & n2240_o & n2229_o & n2218_o & n2207_o & n2196_o & n2185_o & n2174_o & n2163_o & n2152_o & n2141_o & n2130_o & n2119_o & n2108_o & n2097_o;
  n2634_o <= n2243_o & n2239_o & n2228_o & n2217_o & n2206_o & n2195_o & n2184_o & n2173_o & n2162_o & n2151_o & n2140_o & n2129_o & n2118_o & n2107_o & n2096_o;
  n2635_o <= n2250_o & n2260_o & n2271_o & n2282_o & n2293_o & n2304_o & n2315_o & n2326_o & n2337_o & n2348_o & n2359_o & n2370_o & n2381_o & n2392_o & n2403_o;
  n2636_o <= n2262_o & n2273_o & n2284_o & n2295_o & n2306_o & n2317_o & n2328_o & n2339_o & n2350_o & n2361_o & n2372_o & n2383_o & n2394_o & n2405_o & n2406_o;
  n2637_o <= n2251_o & n2261_o & n2272_o & n2283_o & n2294_o & n2305_o & n2316_o & n2327_o & n2338_o & n2349_o & n2360_o & n2371_o & n2382_o & n2393_o & n2404_o;
  n2638_o <= n2511_o & n2503_o & n2495_o & n2487_o & n2479_o & n2471_o & n2463_o & n2455_o & n2447_o & n2439_o & n2431_o & n2423_o & n2415_o & n2407_o;
  n2639_o <= n2513_o & n2510_o & n2502_o & n2494_o & n2486_o & n2478_o & n2470_o & n2462_o & n2454_o & n2446_o & n2438_o & n2430_o & n2422_o & n2414_o & n2512_o;
  n2640_o <= n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o & n2578_o & n2570_o & n2562_o & n2554_o & n2546_o & n2538_o & n2530_o & n2522_o & n2514_o;
  n2641_o <= n2627_o & n2619_o & n2611_o & n2603_o & n2595_o & n2587_o & n2579_o & n2571_o & n2563_o & n2555_o & n2547_o & n2539_o & n2531_o & n2523_o & n2515_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1852 : std_logic;
  signal cnotr_n1853 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1858 : std_logic_vector (16 downto 0);
  signal add_n1859 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1852;
  a_out <= add_n1858;
  s <= add_n1859;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1853; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1852 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1853 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1858 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1859 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic;
  signal n1100_o : std_logic_vector (1 downto 0);
  signal cnota_n1101 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (1 downto 0);
  signal cnotb_n1108 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1116 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic_vector (1 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1127 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1137 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic_vector (1 downto 0);
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1149 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1159 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic_vector (1 downto 0);
  signal n1169_o : std_logic;
  signal n1170_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1171 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1181 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic_vector (1 downto 0);
  signal n1191_o : std_logic;
  signal n1192_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1193 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1203 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic_vector (1 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1215 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1225 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1237 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1247 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic_vector (1 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1259 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1269 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal n1279_o : std_logic;
  signal n1280_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1281 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1291 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic_vector (1 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1303 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1313 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (1 downto 0);
  signal n1323_o : std_logic;
  signal n1324_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1325 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1335 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic_vector (1 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1347 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1357 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (1 downto 0);
  signal n1367_o : std_logic;
  signal n1368_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1369 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1379 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic_vector (1 downto 0);
  signal n1389_o : std_logic;
  signal n1390_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1391 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1401 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (1 downto 0);
  signal n1411_o : std_logic;
  signal n1412_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1413 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1423 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic_vector (1 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1435 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1445 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic_vector (1 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1457 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1467 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (1 downto 0);
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1479 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1489 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal n1499_o : std_logic;
  signal n1500_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1501 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1511 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic_vector (1 downto 0);
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1523 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1533 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic_vector (1 downto 0);
  signal n1543_o : std_logic;
  signal n1544_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1545 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1555 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (1 downto 0);
  signal n1565_o : std_logic;
  signal n1566_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1567 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1577 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1589 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1599 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1611 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1621 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic_vector (1 downto 0);
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1633 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1643 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal n1653_o : std_logic;
  signal n1654_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1655 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1665 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1677 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1687 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (1 downto 0);
  signal n1697_o : std_logic;
  signal n1698_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1699 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1709 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal n1719_o : std_logic;
  signal n1720_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1721 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1731 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (1 downto 0);
  signal n1741_o : std_logic;
  signal n1742_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1743 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1753 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal n1763_o : std_logic;
  signal n1764_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1765 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1775 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1785 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic_vector (1 downto 0);
  signal cnotea_n1792 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (16 downto 0);
  signal n1798_o : std_logic_vector (16 downto 0);
  signal n1799_o : std_logic_vector (16 downto 0);
  signal n1800_o : std_logic_vector (15 downto 0);
  signal n1801_o : std_logic_vector (15 downto 0);
  signal n1802_o : std_logic_vector (15 downto 0);
  signal n1803_o : std_logic_vector (15 downto 0);
  signal n1804_o : std_logic_vector (3 downto 0);
  signal n1805_o : std_logic_vector (3 downto 0);
  signal n1806_o : std_logic_vector (3 downto 0);
  signal n1807_o : std_logic_vector (3 downto 0);
  signal n1808_o : std_logic_vector (3 downto 0);
  signal n1809_o : std_logic_vector (3 downto 0);
  signal n1810_o : std_logic_vector (3 downto 0);
  signal n1811_o : std_logic_vector (3 downto 0);
  signal n1812_o : std_logic_vector (3 downto 0);
  signal n1813_o : std_logic_vector (3 downto 0);
  signal n1814_o : std_logic_vector (3 downto 0);
  signal n1815_o : std_logic_vector (3 downto 0);
  signal n1816_o : std_logic_vector (3 downto 0);
  signal n1817_o : std_logic_vector (3 downto 0);
  signal n1818_o : std_logic_vector (3 downto 0);
  signal n1819_o : std_logic_vector (3 downto 0);
  signal n1820_o : std_logic_vector (3 downto 0);
  signal n1821_o : std_logic_vector (3 downto 0);
  signal n1822_o : std_logic_vector (3 downto 0);
  signal n1823_o : std_logic_vector (3 downto 0);
  signal n1824_o : std_logic_vector (3 downto 0);
  signal n1825_o : std_logic_vector (3 downto 0);
  signal n1826_o : std_logic_vector (3 downto 0);
  signal n1827_o : std_logic_vector (3 downto 0);
  signal n1828_o : std_logic_vector (3 downto 0);
  signal n1829_o : std_logic_vector (3 downto 0);
  signal n1830_o : std_logic_vector (3 downto 0);
  signal n1831_o : std_logic_vector (3 downto 0);
  signal n1832_o : std_logic_vector (3 downto 0);
  signal n1833_o : std_logic_vector (3 downto 0);
  signal n1834_o : std_logic_vector (3 downto 0);
  signal n1835_o : std_logic_vector (3 downto 0);
  signal n1836_o : std_logic_vector (3 downto 0);
  signal n1837_o : std_logic_vector (3 downto 0);
  signal n1838_o : std_logic_vector (3 downto 0);
  signal n1839_o : std_logic_vector (3 downto 0);
  signal n1840_o : std_logic_vector (3 downto 0);
  signal n1841_o : std_logic_vector (3 downto 0);
  signal n1842_o : std_logic_vector (3 downto 0);
  signal n1843_o : std_logic_vector (3 downto 0);
  signal n1844_o : std_logic_vector (3 downto 0);
  signal n1845_o : std_logic_vector (3 downto 0);
  signal n1846_o : std_logic_vector (3 downto 0);
  signal n1847_o : std_logic_vector (3 downto 0);
  signal n1848_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1797_o;
  b_out <= n1798_o;
  s <= n1799_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1800_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1801_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1802_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1803_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1104_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1111_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1789_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1098_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1099_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1100_o <= n1098_o & n1099_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1101 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1100_o,
    o => cnota_o);
  n1104_o <= cnota_n1101 (1);
  n1105_o <= cnota_n1101 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1106_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1107_o <= n1106_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1108 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1107_o,
    o => cnotb_o);
  n1111_o <= cnotb_n1108 (1);
  n1112_o <= cnotb_n1108 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1113_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1114_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1116 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1115_o,
    o => ccnotc_o);
  n1119_o <= ccnotc_n1116 (2);
  n1120_o <= ccnotc_n1116 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1121_o <= ccnotc_n1116 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1804_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1805_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1806_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1122_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1123_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1124_o <= n1122_o & n1123_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1125_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1126_o <= n1124_o & n1125_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1127 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1126_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1130_o <= gen1_n1_ccnot1_n1127 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1131_o <= gen1_n1_ccnot1_n1127 (1);
  n1132_o <= gen1_n1_ccnot1_n1127 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1133_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1134_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1135_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1136_o <= n1134_o & n1135_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1137 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1136_o,
    o => gen1_n1_cnot1_o);
  n1140_o <= gen1_n1_cnot1_n1137 (1);
  n1141_o <= gen1_n1_cnot1_n1137 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1142_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1143_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1144_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1145_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1146_o <= n1144_o & n1145_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1147_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1149 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1148_o,
    o => gen1_n1_ccnot2_o);
  n1152_o <= gen1_n1_ccnot2_n1149 (2);
  n1153_o <= gen1_n1_ccnot2_n1149 (1);
  n1154_o <= gen1_n1_ccnot2_n1149 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1155_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1156_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1157_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1158_o <= n1156_o & n1157_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1159 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1158_o,
    o => gen1_n1_cnot2_o);
  n1162_o <= gen1_n1_cnot2_n1159 (1);
  n1163_o <= gen1_n1_cnot2_n1159 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1164_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1165_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1807_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1808_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1809_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1166_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1167_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1168_o <= n1166_o & n1167_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1169_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1170_o <= n1168_o & n1169_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1171 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1170_o,
    o => gen1_n2_ccnot1_o);
  n1174_o <= gen1_n2_ccnot1_n1171 (2);
  n1175_o <= gen1_n2_ccnot1_n1171 (1);
  n1176_o <= gen1_n2_ccnot1_n1171 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1177_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1178_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1179_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1180_o <= n1178_o & n1179_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1181 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1180_o,
    o => gen1_n2_cnot1_o);
  n1184_o <= gen1_n2_cnot1_n1181 (1);
  n1185_o <= gen1_n2_cnot1_n1181 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1186_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1187_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1188_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1189_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1190_o <= n1188_o & n1189_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1191_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1192_o <= n1190_o & n1191_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1193 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1192_o,
    o => gen1_n2_ccnot2_o);
  n1196_o <= gen1_n2_ccnot2_n1193 (2);
  n1197_o <= gen1_n2_ccnot2_n1193 (1);
  n1198_o <= gen1_n2_ccnot2_n1193 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1199_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1200_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1201_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1202_o <= n1200_o & n1201_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1203 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1202_o,
    o => gen1_n2_cnot2_o);
  n1206_o <= gen1_n2_cnot2_n1203 (1);
  n1207_o <= gen1_n2_cnot2_n1203 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1208_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1209_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1810_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1811_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1812_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1210_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1211_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1212_o <= n1210_o & n1211_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1213_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1214_o <= n1212_o & n1213_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1215 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1214_o,
    o => gen1_n3_ccnot1_o);
  n1218_o <= gen1_n3_ccnot1_n1215 (2);
  n1219_o <= gen1_n3_ccnot1_n1215 (1);
  n1220_o <= gen1_n3_ccnot1_n1215 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1221_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1222_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1223_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1225 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1224_o,
    o => gen1_n3_cnot1_o);
  n1228_o <= gen1_n3_cnot1_n1225 (1);
  n1229_o <= gen1_n3_cnot1_n1225 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1230_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1231_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1232_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1233_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1234_o <= n1232_o & n1233_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1235_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1236_o <= n1234_o & n1235_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1237 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1236_o,
    o => gen1_n3_ccnot2_o);
  n1240_o <= gen1_n3_ccnot2_n1237 (2);
  n1241_o <= gen1_n3_ccnot2_n1237 (1);
  n1242_o <= gen1_n3_ccnot2_n1237 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1243_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1244_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1245_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1247 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1246_o,
    o => gen1_n3_cnot2_o);
  n1250_o <= gen1_n3_cnot2_n1247 (1);
  n1251_o <= gen1_n3_cnot2_n1247 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1252_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1253_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1813_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1814_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1815_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1254_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1255_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1256_o <= n1254_o & n1255_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1257_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1258_o <= n1256_o & n1257_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1259 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1258_o,
    o => gen1_n4_ccnot1_o);
  n1262_o <= gen1_n4_ccnot1_n1259 (2);
  n1263_o <= gen1_n4_ccnot1_n1259 (1);
  n1264_o <= gen1_n4_ccnot1_n1259 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1265_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1266_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1267_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1269 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1268_o,
    o => gen1_n4_cnot1_o);
  n1272_o <= gen1_n4_cnot1_n1269 (1);
  n1273_o <= gen1_n4_cnot1_n1269 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1274_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1275_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1276_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1277_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1279_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1280_o <= n1278_o & n1279_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1281 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1280_o,
    o => gen1_n4_ccnot2_o);
  n1284_o <= gen1_n4_ccnot2_n1281 (2);
  n1285_o <= gen1_n4_ccnot2_n1281 (1);
  n1286_o <= gen1_n4_ccnot2_n1281 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1287_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1288_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1289_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1290_o <= n1288_o & n1289_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1291 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1290_o,
    o => gen1_n4_cnot2_o);
  n1294_o <= gen1_n4_cnot2_n1291 (1);
  n1295_o <= gen1_n4_cnot2_n1291 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1296_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1297_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1816_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1817_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1818_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1298_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1299_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1300_o <= n1298_o & n1299_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1301_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1302_o <= n1300_o & n1301_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1303 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1302_o,
    o => gen1_n5_ccnot1_o);
  n1306_o <= gen1_n5_ccnot1_n1303 (2);
  n1307_o <= gen1_n5_ccnot1_n1303 (1);
  n1308_o <= gen1_n5_ccnot1_n1303 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1309_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1310_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1311_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1313 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1312_o,
    o => gen1_n5_cnot1_o);
  n1316_o <= gen1_n5_cnot1_n1313 (1);
  n1317_o <= gen1_n5_cnot1_n1313 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1318_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1319_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1320_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1321_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1323_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1324_o <= n1322_o & n1323_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1325 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1324_o,
    o => gen1_n5_ccnot2_o);
  n1328_o <= gen1_n5_ccnot2_n1325 (2);
  n1329_o <= gen1_n5_ccnot2_n1325 (1);
  n1330_o <= gen1_n5_ccnot2_n1325 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1331_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1332_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1333_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1334_o <= n1332_o & n1333_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1335 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1334_o,
    o => gen1_n5_cnot2_o);
  n1338_o <= gen1_n5_cnot2_n1335 (1);
  n1339_o <= gen1_n5_cnot2_n1335 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1340_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1341_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1819_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1820_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1821_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1342_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1343_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1344_o <= n1342_o & n1343_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1345_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1346_o <= n1344_o & n1345_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1347 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1346_o,
    o => gen1_n6_ccnot1_o);
  n1350_o <= gen1_n6_ccnot1_n1347 (2);
  n1351_o <= gen1_n6_ccnot1_n1347 (1);
  n1352_o <= gen1_n6_ccnot1_n1347 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1353_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1354_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1355_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1356_o <= n1354_o & n1355_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1357 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1356_o,
    o => gen1_n6_cnot1_o);
  n1360_o <= gen1_n6_cnot1_n1357 (1);
  n1361_o <= gen1_n6_cnot1_n1357 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1362_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1363_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1364_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1365_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1366_o <= n1364_o & n1365_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1367_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1368_o <= n1366_o & n1367_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1369 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1368_o,
    o => gen1_n6_ccnot2_o);
  n1372_o <= gen1_n6_ccnot2_n1369 (2);
  n1373_o <= gen1_n6_ccnot2_n1369 (1);
  n1374_o <= gen1_n6_ccnot2_n1369 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1375_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1376_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1377_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1378_o <= n1376_o & n1377_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1379 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1378_o,
    o => gen1_n6_cnot2_o);
  n1382_o <= gen1_n6_cnot2_n1379 (1);
  n1383_o <= gen1_n6_cnot2_n1379 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1384_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1385_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1822_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1823_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1824_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1386_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1387_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1388_o <= n1386_o & n1387_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1389_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1390_o <= n1388_o & n1389_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1391 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1390_o,
    o => gen1_n7_ccnot1_o);
  n1394_o <= gen1_n7_ccnot1_n1391 (2);
  n1395_o <= gen1_n7_ccnot1_n1391 (1);
  n1396_o <= gen1_n7_ccnot1_n1391 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1397_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1398_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1399_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1400_o <= n1398_o & n1399_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1401 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1400_o,
    o => gen1_n7_cnot1_o);
  n1404_o <= gen1_n7_cnot1_n1401 (1);
  n1405_o <= gen1_n7_cnot1_n1401 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1406_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1407_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1408_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1409_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1411_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1412_o <= n1410_o & n1411_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1413 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1412_o,
    o => gen1_n7_ccnot2_o);
  n1416_o <= gen1_n7_ccnot2_n1413 (2);
  n1417_o <= gen1_n7_ccnot2_n1413 (1);
  n1418_o <= gen1_n7_ccnot2_n1413 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1419_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1420_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1421_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1422_o <= n1420_o & n1421_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1423 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1422_o,
    o => gen1_n7_cnot2_o);
  n1426_o <= gen1_n7_cnot2_n1423 (1);
  n1427_o <= gen1_n7_cnot2_n1423 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1428_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1429_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1825_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1826_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1827_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1430_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1431_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1433_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1435 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1434_o,
    o => gen1_n8_ccnot1_o);
  n1438_o <= gen1_n8_ccnot1_n1435 (2);
  n1439_o <= gen1_n8_ccnot1_n1435 (1);
  n1440_o <= gen1_n8_ccnot1_n1435 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1441_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1442_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1443_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1444_o <= n1442_o & n1443_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1445 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1444_o,
    o => gen1_n8_cnot1_o);
  n1448_o <= gen1_n8_cnot1_n1445 (1);
  n1449_o <= gen1_n8_cnot1_n1445 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1450_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1451_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1452_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1453_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1454_o <= n1452_o & n1453_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1455_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1456_o <= n1454_o & n1455_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1457 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1456_o,
    o => gen1_n8_ccnot2_o);
  n1460_o <= gen1_n8_ccnot2_n1457 (2);
  n1461_o <= gen1_n8_ccnot2_n1457 (1);
  n1462_o <= gen1_n8_ccnot2_n1457 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1463_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1464_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1465_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1466_o <= n1464_o & n1465_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1467 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1466_o,
    o => gen1_n8_cnot2_o);
  n1470_o <= gen1_n8_cnot2_n1467 (1);
  n1471_o <= gen1_n8_cnot2_n1467 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1472_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1473_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1828_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1829_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1830_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1474_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1475_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1476_o <= n1474_o & n1475_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1477_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1479 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1478_o,
    o => gen1_n9_ccnot1_o);
  n1482_o <= gen1_n9_ccnot1_n1479 (2);
  n1483_o <= gen1_n9_ccnot1_n1479 (1);
  n1484_o <= gen1_n9_ccnot1_n1479 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1485_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1486_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1487_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1488_o <= n1486_o & n1487_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1489 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1488_o,
    o => gen1_n9_cnot1_o);
  n1492_o <= gen1_n9_cnot1_n1489 (1);
  n1493_o <= gen1_n9_cnot1_n1489 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1494_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1495_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1496_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1497_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1499_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1500_o <= n1498_o & n1499_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1501 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1500_o,
    o => gen1_n9_ccnot2_o);
  n1504_o <= gen1_n9_ccnot2_n1501 (2);
  n1505_o <= gen1_n9_ccnot2_n1501 (1);
  n1506_o <= gen1_n9_ccnot2_n1501 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1507_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1508_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1509_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1511 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1510_o,
    o => gen1_n9_cnot2_o);
  n1514_o <= gen1_n9_cnot2_n1511 (1);
  n1515_o <= gen1_n9_cnot2_n1511 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1516_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1517_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1831_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1832_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1833_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1518_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1519_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1520_o <= n1518_o & n1519_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1521_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1523 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1522_o,
    o => gen1_n10_ccnot1_o);
  n1526_o <= gen1_n10_ccnot1_n1523 (2);
  n1527_o <= gen1_n10_ccnot1_n1523 (1);
  n1528_o <= gen1_n10_ccnot1_n1523 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1529_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1530_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1531_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1533 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1532_o,
    o => gen1_n10_cnot1_o);
  n1536_o <= gen1_n10_cnot1_n1533 (1);
  n1537_o <= gen1_n10_cnot1_n1533 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1538_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1539_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1540_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1541_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1542_o <= n1540_o & n1541_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1543_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1544_o <= n1542_o & n1543_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1545 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1544_o,
    o => gen1_n10_ccnot2_o);
  n1548_o <= gen1_n10_ccnot2_n1545 (2);
  n1549_o <= gen1_n10_ccnot2_n1545 (1);
  n1550_o <= gen1_n10_ccnot2_n1545 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1551_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1552_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1553_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1555 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1554_o,
    o => gen1_n10_cnot2_o);
  n1558_o <= gen1_n10_cnot2_n1555 (1);
  n1559_o <= gen1_n10_cnot2_n1555 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1560_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1561_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1834_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1835_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1836_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1562_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1563_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1564_o <= n1562_o & n1563_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1565_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1566_o <= n1564_o & n1565_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1567 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1566_o,
    o => gen1_n11_ccnot1_o);
  n1570_o <= gen1_n11_ccnot1_n1567 (2);
  n1571_o <= gen1_n11_ccnot1_n1567 (1);
  n1572_o <= gen1_n11_ccnot1_n1567 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1573_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1574_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1575_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1577 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1576_o,
    o => gen1_n11_cnot1_o);
  n1580_o <= gen1_n11_cnot1_n1577 (1);
  n1581_o <= gen1_n11_cnot1_n1577 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1582_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1583_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1584_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1585_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1587_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1589 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1588_o,
    o => gen1_n11_ccnot2_o);
  n1592_o <= gen1_n11_ccnot2_n1589 (2);
  n1593_o <= gen1_n11_ccnot2_n1589 (1);
  n1594_o <= gen1_n11_ccnot2_n1589 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1595_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1596_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1597_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1599 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1598_o,
    o => gen1_n11_cnot2_o);
  n1602_o <= gen1_n11_cnot2_n1599 (1);
  n1603_o <= gen1_n11_cnot2_n1599 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1604_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1605_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1837_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1838_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1839_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1606_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1607_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1609_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1611 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1610_o,
    o => gen1_n12_ccnot1_o);
  n1614_o <= gen1_n12_ccnot1_n1611 (2);
  n1615_o <= gen1_n12_ccnot1_n1611 (1);
  n1616_o <= gen1_n12_ccnot1_n1611 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1617_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1618_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1619_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1620_o <= n1618_o & n1619_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1621 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1620_o,
    o => gen1_n12_cnot1_o);
  n1624_o <= gen1_n12_cnot1_n1621 (1);
  n1625_o <= gen1_n12_cnot1_n1621 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1626_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1627_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1628_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1629_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1630_o <= n1628_o & n1629_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1631_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1633 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1632_o,
    o => gen1_n12_ccnot2_o);
  n1636_o <= gen1_n12_ccnot2_n1633 (2);
  n1637_o <= gen1_n12_ccnot2_n1633 (1);
  n1638_o <= gen1_n12_ccnot2_n1633 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1639_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1640_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1641_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1643 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1642_o,
    o => gen1_n12_cnot2_o);
  n1646_o <= gen1_n12_cnot2_n1643 (1);
  n1647_o <= gen1_n12_cnot2_n1643 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1648_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1649_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1840_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1841_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1842_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1650_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1651_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1653_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1654_o <= n1652_o & n1653_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1655 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1654_o,
    o => gen1_n13_ccnot1_o);
  n1658_o <= gen1_n13_ccnot1_n1655 (2);
  n1659_o <= gen1_n13_ccnot1_n1655 (1);
  n1660_o <= gen1_n13_ccnot1_n1655 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1661_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1662_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1663_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1665 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1664_o,
    o => gen1_n13_cnot1_o);
  n1668_o <= gen1_n13_cnot1_n1665 (1);
  n1669_o <= gen1_n13_cnot1_n1665 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1670_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1671_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1672_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1673_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1674_o <= n1672_o & n1673_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1675_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1677 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1676_o,
    o => gen1_n13_ccnot2_o);
  n1680_o <= gen1_n13_ccnot2_n1677 (2);
  n1681_o <= gen1_n13_ccnot2_n1677 (1);
  n1682_o <= gen1_n13_ccnot2_n1677 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1683_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1684_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1685_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1687 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1686_o,
    o => gen1_n13_cnot2_o);
  n1690_o <= gen1_n13_cnot2_n1687 (1);
  n1691_o <= gen1_n13_cnot2_n1687 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1692_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1693_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1843_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1844_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1845_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1694_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1695_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1696_o <= n1694_o & n1695_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1697_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1698_o <= n1696_o & n1697_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1699 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1698_o,
    o => gen1_n14_ccnot1_o);
  n1702_o <= gen1_n14_ccnot1_n1699 (2);
  n1703_o <= gen1_n14_ccnot1_n1699 (1);
  n1704_o <= gen1_n14_ccnot1_n1699 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1705_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1706_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1707_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1709 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1708_o,
    o => gen1_n14_cnot1_o);
  n1712_o <= gen1_n14_cnot1_n1709 (1);
  n1713_o <= gen1_n14_cnot1_n1709 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1714_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1715_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1716_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1717_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1719_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1720_o <= n1718_o & n1719_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1721 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1720_o,
    o => gen1_n14_ccnot2_o);
  n1724_o <= gen1_n14_ccnot2_n1721 (2);
  n1725_o <= gen1_n14_ccnot2_n1721 (1);
  n1726_o <= gen1_n14_ccnot2_n1721 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1727_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1728_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1729_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1731 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1730_o,
    o => gen1_n14_cnot2_o);
  n1734_o <= gen1_n14_cnot2_n1731 (1);
  n1735_o <= gen1_n14_cnot2_n1731 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1736_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1737_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1846_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1847_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1848_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1738_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1739_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1741_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1742_o <= n1740_o & n1741_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1743 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1742_o,
    o => gen1_n15_ccnot1_o);
  n1746_o <= gen1_n15_ccnot1_n1743 (2);
  n1747_o <= gen1_n15_ccnot1_n1743 (1);
  n1748_o <= gen1_n15_ccnot1_n1743 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1749_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1750_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1751_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1753 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1752_o,
    o => gen1_n15_cnot1_o);
  n1756_o <= gen1_n15_cnot1_n1753 (1);
  n1757_o <= gen1_n15_cnot1_n1753 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1758_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1759_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1760_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1761_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1763_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1764_o <= n1762_o & n1763_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1765 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1764_o,
    o => gen1_n15_ccnot2_o);
  n1768_o <= gen1_n15_ccnot2_n1765 (2);
  n1769_o <= gen1_n15_ccnot2_n1765 (1);
  n1770_o <= gen1_n15_ccnot2_n1765 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1771_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1772_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1773_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1775 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1774_o,
    o => gen1_n15_cnot2_o);
  n1778_o <= gen1_n15_cnot2_n1775 (1);
  n1779_o <= gen1_n15_cnot2_n1775 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1780_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1781_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1782_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1783_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1785 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1784_o,
    o => cnoteb_o);
  n1788_o <= cnoteb_n1785 (1);
  n1789_o <= cnoteb_n1785 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1790_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1791_o <= n1790_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1792 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1791_o,
    o => cnotea_o);
  n1795_o <= cnotea_n1792 (1);
  n1796_o <= cnotea_n1792 (0);
  n1797_o <= n1795_o & a_s;
  n1798_o <= n1788_o & b_s;
  n1799_o <= n1796_o & s_s;
  n1800_o <= n1778_o & n1734_o & n1690_o & n1646_o & n1602_o & n1558_o & n1514_o & n1470_o & n1426_o & n1382_o & n1338_o & n1294_o & n1250_o & n1206_o & n1162_o & n1119_o;
  n1801_o <= n1780_o & n1736_o & n1692_o & n1648_o & n1604_o & n1560_o & n1516_o & n1472_o & n1428_o & n1384_o & n1340_o & n1296_o & n1252_o & n1208_o & n1164_o & n1120_o;
  n1802_o <= n1779_o & n1735_o & n1691_o & n1647_o & n1603_o & n1559_o & n1515_o & n1471_o & n1427_o & n1383_o & n1339_o & n1295_o & n1251_o & n1207_o & n1163_o & n1112_o;
  n1803_o <= n1781_o & n1737_o & n1693_o & n1649_o & n1605_o & n1561_o & n1517_o & n1473_o & n1429_o & n1385_o & n1341_o & n1297_o & n1253_o & n1209_o & n1165_o & n1121_o;
  n1804_o <= n1132_o & n1131_o & n1130_o & n1133_o;
  n1805_o <= n1143_o & n1141_o & n1140_o & n1142_o;
  n1806_o <= n1154_o & n1153_o & n1155_o & n1152_o;
  n1807_o <= n1176_o & n1175_o & n1174_o & n1177_o;
  n1808_o <= n1187_o & n1185_o & n1184_o & n1186_o;
  n1809_o <= n1198_o & n1197_o & n1199_o & n1196_o;
  n1810_o <= n1220_o & n1219_o & n1218_o & n1221_o;
  n1811_o <= n1231_o & n1229_o & n1228_o & n1230_o;
  n1812_o <= n1242_o & n1241_o & n1243_o & n1240_o;
  n1813_o <= n1264_o & n1263_o & n1262_o & n1265_o;
  n1814_o <= n1275_o & n1273_o & n1272_o & n1274_o;
  n1815_o <= n1286_o & n1285_o & n1287_o & n1284_o;
  n1816_o <= n1308_o & n1307_o & n1306_o & n1309_o;
  n1817_o <= n1319_o & n1317_o & n1316_o & n1318_o;
  n1818_o <= n1330_o & n1329_o & n1331_o & n1328_o;
  n1819_o <= n1352_o & n1351_o & n1350_o & n1353_o;
  n1820_o <= n1363_o & n1361_o & n1360_o & n1362_o;
  n1821_o <= n1374_o & n1373_o & n1375_o & n1372_o;
  n1822_o <= n1396_o & n1395_o & n1394_o & n1397_o;
  n1823_o <= n1407_o & n1405_o & n1404_o & n1406_o;
  n1824_o <= n1418_o & n1417_o & n1419_o & n1416_o;
  n1825_o <= n1440_o & n1439_o & n1438_o & n1441_o;
  n1826_o <= n1451_o & n1449_o & n1448_o & n1450_o;
  n1827_o <= n1462_o & n1461_o & n1463_o & n1460_o;
  n1828_o <= n1484_o & n1483_o & n1482_o & n1485_o;
  n1829_o <= n1495_o & n1493_o & n1492_o & n1494_o;
  n1830_o <= n1506_o & n1505_o & n1507_o & n1504_o;
  n1831_o <= n1528_o & n1527_o & n1526_o & n1529_o;
  n1832_o <= n1539_o & n1537_o & n1536_o & n1538_o;
  n1833_o <= n1550_o & n1549_o & n1551_o & n1548_o;
  n1834_o <= n1572_o & n1571_o & n1570_o & n1573_o;
  n1835_o <= n1583_o & n1581_o & n1580_o & n1582_o;
  n1836_o <= n1594_o & n1593_o & n1595_o & n1592_o;
  n1837_o <= n1616_o & n1615_o & n1614_o & n1617_o;
  n1838_o <= n1627_o & n1625_o & n1624_o & n1626_o;
  n1839_o <= n1638_o & n1637_o & n1639_o & n1636_o;
  n1840_o <= n1660_o & n1659_o & n1658_o & n1661_o;
  n1841_o <= n1671_o & n1669_o & n1668_o & n1670_o;
  n1842_o <= n1682_o & n1681_o & n1683_o & n1680_o;
  n1843_o <= n1704_o & n1703_o & n1702_o & n1705_o;
  n1844_o <= n1715_o & n1713_o & n1712_o & n1714_o;
  n1845_o <= n1726_o & n1725_o & n1727_o & n1724_o;
  n1846_o <= n1748_o & n1747_o & n1746_o & n1749_o;
  n1847_o <= n1759_o & n1757_o & n1756_o & n1758_o;
  n1848_o <= n1770_o & n1769_o & n1771_o & n1768_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n990_o : std_logic_vector (16 downto 0);
  signal add1_n991 : std_logic_vector (16 downto 0);
  signal add1_n992 : std_logic_vector (16 downto 0);
  signal add1_n993 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1000_o : std_logic;
  signal addsub_n1001 : std_logic;
  signal addsub_n1002 : std_logic_vector (16 downto 0);
  signal addsub_n1003 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1010_o : std_logic;
  signal cnotr1_n1011 : std_logic;
  signal cnotr1_n1012 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1017_o : std_logic;
  signal cnotr2_n1018 : std_logic;
  signal cnotr2_n1019 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1026 : std_logic;
  signal gen0_cnotr3_n1027 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1032_o : std_logic_vector (10 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1035 : std_logic;
  signal gen0_cnotr4_n1036 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1041_o : std_logic_vector (10 downto 0);
  signal n1042_o : std_logic_vector (4 downto 0);
  signal n1043_o : std_logic_vector (15 downto 0);
  signal n1044_o : std_logic;
  signal gen0_cnotr5_n1045 : std_logic;
  signal gen0_cnotr5_n1046 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1051_o : std_logic_vector (10 downto 0);
  signal n1052_o : std_logic_vector (4 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (13 downto 0);
  signal n1055_o : std_logic_vector (14 downto 0);
  signal add2_n1056 : std_logic_vector (14 downto 0);
  signal add2_n1057 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal cnotr6_n1067 : std_logic;
  signal cnotr6_n1068 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1075 : std_logic;
  signal cnotr7_n1076 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1081_o : std_logic;
  signal alut1_n1082 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1085 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1088_o : std_logic_vector (22 downto 0);
  signal n1089_o : std_logic_vector (14 downto 0);
  signal n1090_o : std_logic_vector (16 downto 0);
  signal n1091_o : std_logic_vector (16 downto 0);
  signal n1092_o : std_logic_vector (16 downto 0);
  signal n1093_o : std_logic_vector (5 downto 0);
begin
  g <= n1088_o;
  a_out <= add2_n1057;
  c_out <= n1089_o;
  x_out <= add1_n993;
  y_out <= addsub_n1003;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n991; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1090_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1091_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1012; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n992; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1019; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1092_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1093_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1082; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1068; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1056; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1085; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1036; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1055_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n990_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n991 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n992 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n993 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n990_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1000_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1001 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1002 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1003 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1000_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1010_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1011 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1012 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1010_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1017_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1018 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1019 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1017_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1024_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1025_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1026 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1027 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1024_o,
    i => n1025_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1032_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1033_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1034_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1035 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1036 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1033_o,
    i => n1034_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1041_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1042_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1043_o <= n1041_o & n1042_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1044_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1045 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1046 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1044_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1051_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1052_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1053_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1054_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1055_o <= n1053_o & n1054_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1056 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1057 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1062_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1063_o <= not n1062_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1064_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1065_o <= not n1064_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1066_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1067 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1068 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1066_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1073_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1074_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1075 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1076 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1073_o,
    i => n1074_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1081_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1082 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1085 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1088_o <= n1052_o & addsub_n1002 & cnotr7_n1075;
  n1089_o <= cnotr7_n1076 & n1081_o;
  n1090_o <= gen0_cnotr5_n1046 & gen0_cnotr5_n1045 & n1051_o;
  n1091_o <= gen0_cnotr3_n1027 & gen0_cnotr3_n1026 & n1032_o;
  n1092_o <= gen0_cnotr4_n1035 & n1043_o;
  n1093_o <= n1065_o & addsub_n1001 & cnotr6_n1067 & n1063_o & cnotr2_n1018 & cnotr1_n1011;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n880_o : std_logic_vector (16 downto 0);
  signal add1_n881 : std_logic_vector (16 downto 0);
  signal add1_n882 : std_logic_vector (16 downto 0);
  signal add1_n883 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n890_o : std_logic;
  signal addsub_n891 : std_logic;
  signal addsub_n892 : std_logic_vector (16 downto 0);
  signal addsub_n893 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n900_o : std_logic;
  signal cnotr1_n901 : std_logic;
  signal cnotr1_n902 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n907_o : std_logic;
  signal cnotr2_n908 : std_logic;
  signal cnotr2_n909 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n916 : std_logic;
  signal gen0_cnotr3_n917 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n922_o : std_logic_vector (11 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n925 : std_logic;
  signal gen0_cnotr4_n926 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n931_o : std_logic_vector (11 downto 0);
  signal n932_o : std_logic_vector (3 downto 0);
  signal n933_o : std_logic_vector (15 downto 0);
  signal n934_o : std_logic;
  signal gen0_cnotr5_n935 : std_logic;
  signal gen0_cnotr5_n936 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n941_o : std_logic_vector (11 downto 0);
  signal n942_o : std_logic_vector (3 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (13 downto 0);
  signal n945_o : std_logic_vector (14 downto 0);
  signal add2_n946 : std_logic_vector (14 downto 0);
  signal add2_n947 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal cnotr6_n957 : std_logic;
  signal cnotr6_n958 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (13 downto 0);
  signal cnotr7_n965 : std_logic;
  signal cnotr7_n966 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n971_o : std_logic;
  signal alut1_n972 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n975 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n978_o : std_logic_vector (21 downto 0);
  signal n979_o : std_logic_vector (14 downto 0);
  signal n980_o : std_logic_vector (16 downto 0);
  signal n981_o : std_logic_vector (16 downto 0);
  signal n982_o : std_logic_vector (16 downto 0);
  signal n983_o : std_logic_vector (5 downto 0);
begin
  g <= n978_o;
  a_out <= add2_n947;
  c_out <= n979_o;
  x_out <= add1_n883;
  y_out <= addsub_n893;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n881; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n980_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n981_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n902; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n882; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n909; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n982_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n983_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n972; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n958; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n946; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n975; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n926; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n945_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n880_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n881 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n882 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n883 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n880_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n890_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n891 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n892 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n893 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n890_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n900_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n901 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n902 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n900_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n907_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n908 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n909 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n907_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n914_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n915_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n916 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n917 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n914_o,
    i => n915_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n922_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n923_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n924_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n925 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n926 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n923_o,
    i => n924_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n931_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n932_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n933_o <= n931_o & n932_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n934_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n935 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n936 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n934_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n941_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n942_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n943_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n944_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n945_o <= n943_o & n944_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n946 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n947 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n952_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n953_o <= not n952_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n954_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n955_o <= not n954_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n956_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n957 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n958 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n956_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n963_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n964_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n965 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n966 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n963_o,
    i => n964_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n971_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n972 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n975 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n978_o <= n942_o & addsub_n892 & cnotr7_n965;
  n979_o <= cnotr7_n966 & n971_o;
  n980_o <= gen0_cnotr5_n936 & gen0_cnotr5_n935 & n941_o;
  n981_o <= gen0_cnotr3_n917 & gen0_cnotr3_n916 & n922_o;
  n982_o <= gen0_cnotr4_n925 & n933_o;
  n983_o <= n955_o & addsub_n891 & cnotr6_n957 & n953_o & cnotr2_n908 & cnotr1_n901;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n770_o : std_logic_vector (16 downto 0);
  signal add1_n771 : std_logic_vector (16 downto 0);
  signal add1_n772 : std_logic_vector (16 downto 0);
  signal add1_n773 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n780_o : std_logic;
  signal addsub_n781 : std_logic;
  signal addsub_n782 : std_logic_vector (16 downto 0);
  signal addsub_n783 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n790_o : std_logic;
  signal cnotr1_n791 : std_logic;
  signal cnotr1_n792 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n797_o : std_logic;
  signal cnotr2_n798 : std_logic;
  signal cnotr2_n799 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n804_o : std_logic;
  signal n805_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n806 : std_logic;
  signal gen0_cnotr3_n807 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n812_o : std_logic_vector (12 downto 0);
  signal n813_o : std_logic;
  signal n814_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n815 : std_logic;
  signal gen0_cnotr4_n816 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n821_o : std_logic_vector (12 downto 0);
  signal n822_o : std_logic_vector (2 downto 0);
  signal n823_o : std_logic_vector (15 downto 0);
  signal n824_o : std_logic;
  signal gen0_cnotr5_n825 : std_logic;
  signal gen0_cnotr5_n826 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n831_o : std_logic_vector (12 downto 0);
  signal n832_o : std_logic_vector (2 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (13 downto 0);
  signal n835_o : std_logic_vector (14 downto 0);
  signal add2_n836 : std_logic_vector (14 downto 0);
  signal add2_n837 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal cnotr6_n847 : std_logic;
  signal cnotr6_n848 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (13 downto 0);
  signal cnotr7_n855 : std_logic;
  signal cnotr7_n856 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n861_o : std_logic;
  signal alut1_n862 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n865 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n868_o : std_logic_vector (20 downto 0);
  signal n869_o : std_logic_vector (14 downto 0);
  signal n870_o : std_logic_vector (16 downto 0);
  signal n871_o : std_logic_vector (16 downto 0);
  signal n872_o : std_logic_vector (16 downto 0);
  signal n873_o : std_logic_vector (5 downto 0);
begin
  g <= n868_o;
  a_out <= add2_n837;
  c_out <= n869_o;
  x_out <= add1_n773;
  y_out <= addsub_n783;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n771; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n870_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n871_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n792; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n772; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n799; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n872_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n873_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n862; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n848; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n836; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n865; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n816; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n835_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n770_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n771 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n772 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n773 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n770_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n780_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n781 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n782 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n783 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n780_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n790_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n791 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n792 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n790_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n797_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n798 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n799 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n797_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n804_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n805_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n806 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n807 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n804_o,
    i => n805_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n812_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n813_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n814_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n815 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n816 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n813_o,
    i => n814_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n821_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n822_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n823_o <= n821_o & n822_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n824_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n825 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n826 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n824_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n831_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n832_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n833_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n834_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n835_o <= n833_o & n834_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n836 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n837 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n842_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n843_o <= not n842_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n844_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n845_o <= not n844_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n846_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n847 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n848 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n846_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n853_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n854_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n855 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n856 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n853_o,
    i => n854_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n861_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n862 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n865 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n868_o <= n832_o & addsub_n782 & cnotr7_n855;
  n869_o <= cnotr7_n856 & n861_o;
  n870_o <= gen0_cnotr5_n826 & gen0_cnotr5_n825 & n831_o;
  n871_o <= gen0_cnotr3_n807 & gen0_cnotr3_n806 & n812_o;
  n872_o <= gen0_cnotr4_n815 & n823_o;
  n873_o <= n845_o & addsub_n781 & cnotr6_n847 & n843_o & cnotr2_n798 & cnotr1_n791;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n660_o : std_logic_vector (16 downto 0);
  signal add1_n661 : std_logic_vector (16 downto 0);
  signal add1_n662 : std_logic_vector (16 downto 0);
  signal add1_n663 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n670_o : std_logic;
  signal addsub_n671 : std_logic;
  signal addsub_n672 : std_logic_vector (16 downto 0);
  signal addsub_n673 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n680_o : std_logic;
  signal cnotr1_n681 : std_logic;
  signal cnotr1_n682 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n687_o : std_logic;
  signal cnotr2_n688 : std_logic;
  signal cnotr2_n689 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n696 : std_logic;
  signal gen0_cnotr3_n697 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n702_o : std_logic_vector (13 downto 0);
  signal n703_o : std_logic;
  signal n704_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n705 : std_logic;
  signal gen0_cnotr4_n706 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n711_o : std_logic_vector (13 downto 0);
  signal n712_o : std_logic_vector (1 downto 0);
  signal n713_o : std_logic_vector (15 downto 0);
  signal n714_o : std_logic;
  signal gen0_cnotr5_n715 : std_logic;
  signal gen0_cnotr5_n716 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n721_o : std_logic_vector (13 downto 0);
  signal n722_o : std_logic_vector (1 downto 0);
  signal n723_o : std_logic;
  signal n724_o : std_logic_vector (13 downto 0);
  signal n725_o : std_logic_vector (14 downto 0);
  signal add2_n726 : std_logic_vector (14 downto 0);
  signal add2_n727 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal cnotr6_n737 : std_logic;
  signal cnotr6_n738 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic_vector (13 downto 0);
  signal cnotr7_n745 : std_logic;
  signal cnotr7_n746 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n751_o : std_logic;
  signal alut1_n752 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n755 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n758_o : std_logic_vector (19 downto 0);
  signal n759_o : std_logic_vector (14 downto 0);
  signal n760_o : std_logic_vector (16 downto 0);
  signal n761_o : std_logic_vector (16 downto 0);
  signal n762_o : std_logic_vector (16 downto 0);
  signal n763_o : std_logic_vector (5 downto 0);
begin
  g <= n758_o;
  a_out <= add2_n727;
  c_out <= n759_o;
  x_out <= add1_n663;
  y_out <= addsub_n673;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n661; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n760_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n761_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n682; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n662; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n689; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n762_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n763_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n752; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n738; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n726; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n755; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n706; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n725_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n660_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n661 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n662 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n663 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n660_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n670_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n671 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n672 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n673 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n670_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n680_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n681 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n682 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n680_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n687_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n688 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n689 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n687_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n694_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n695_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n696 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n697 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n694_o,
    i => n695_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n702_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n703_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n704_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n705 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n706 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n703_o,
    i => n704_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n711_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n712_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n713_o <= n711_o & n712_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n714_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n715 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n716 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n714_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n721_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n722_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n723_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n724_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n725_o <= n723_o & n724_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n726 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n727 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n732_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n733_o <= not n732_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n734_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n735_o <= not n734_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n736_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n737 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n738 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n736_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n743_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n744_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n745 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n746 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n743_o,
    i => n744_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n751_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n752 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n755 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n758_o <= n722_o & addsub_n672 & cnotr7_n745;
  n759_o <= cnotr7_n746 & n751_o;
  n760_o <= gen0_cnotr5_n716 & gen0_cnotr5_n715 & n721_o;
  n761_o <= gen0_cnotr3_n697 & gen0_cnotr3_n696 & n702_o;
  n762_o <= gen0_cnotr4_n705 & n713_o;
  n763_o <= n735_o & addsub_n671 & cnotr6_n737 & n733_o & cnotr2_n688 & cnotr1_n681;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n550_o : std_logic_vector (16 downto 0);
  signal add1_n551 : std_logic_vector (16 downto 0);
  signal add1_n552 : std_logic_vector (16 downto 0);
  signal add1_n553 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n560_o : std_logic;
  signal addsub_n561 : std_logic;
  signal addsub_n562 : std_logic_vector (16 downto 0);
  signal addsub_n563 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n570_o : std_logic;
  signal cnotr1_n571 : std_logic;
  signal cnotr1_n572 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n577_o : std_logic;
  signal cnotr2_n578 : std_logic;
  signal cnotr2_n579 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal gen0_cnotr3_n586 : std_logic;
  signal gen0_cnotr3_n587 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n592_o : std_logic_vector (14 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal gen0_cnotr4_n595 : std_logic;
  signal gen0_cnotr4_n596 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n601_o : std_logic_vector (14 downto 0);
  signal n602_o : std_logic;
  signal n603_o : std_logic_vector (15 downto 0);
  signal n604_o : std_logic;
  signal gen0_cnotr5_n605 : std_logic;
  signal gen0_cnotr5_n606 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n611_o : std_logic_vector (14 downto 0);
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic_vector (13 downto 0);
  signal n615_o : std_logic_vector (14 downto 0);
  signal add2_n616 : std_logic_vector (14 downto 0);
  signal add2_n617 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal cnotr6_n627 : std_logic;
  signal cnotr6_n628 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic_vector (13 downto 0);
  signal cnotr7_n635 : std_logic;
  signal cnotr7_n636 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n641_o : std_logic;
  signal alut1_n642 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n645 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n648_o : std_logic_vector (18 downto 0);
  signal n649_o : std_logic_vector (14 downto 0);
  signal n650_o : std_logic_vector (16 downto 0);
  signal n651_o : std_logic_vector (16 downto 0);
  signal n652_o : std_logic_vector (16 downto 0);
  signal n653_o : std_logic_vector (5 downto 0);
begin
  g <= n648_o;
  a_out <= add2_n617;
  c_out <= n649_o;
  x_out <= add1_n553;
  y_out <= addsub_n563;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n551; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n650_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n651_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n572; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n552; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n579; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n652_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n653_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n642; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n628; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n616; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n645; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n596; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n615_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n550_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n551 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n552 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n553 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n550_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n560_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n561 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n562 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n563 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n560_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n570_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n571 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n572 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n570_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n577_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n578 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n579 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n577_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n584_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n585_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n586 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n587 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n584_o,
    i => n585_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n592_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n593_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n594_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n595 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n596 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n593_o,
    i => n594_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n601_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n602_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n603_o <= n601_o & n602_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n604_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n605 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n606 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n604_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n611_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n612_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n613_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n614_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n615_o <= n613_o & n614_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n616 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n617 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n622_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n623_o <= not n622_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n624_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n625_o <= not n624_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n626_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n627 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n628 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n626_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n633_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n634_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n635 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n636 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n633_o,
    i => n634_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n641_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n642 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n645 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n648_o <= n612_o & addsub_n562 & cnotr7_n635;
  n649_o <= cnotr7_n636 & n641_o;
  n650_o <= gen0_cnotr5_n606 & gen0_cnotr5_n605 & n611_o;
  n651_o <= gen0_cnotr3_n587 & gen0_cnotr3_n586 & n592_o;
  n652_o <= gen0_cnotr4_n595 & n603_o;
  n653_o <= n625_o & addsub_n561 & cnotr6_n627 & n623_o & cnotr2_n578 & cnotr1_n571;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n471_o : std_logic_vector (16 downto 0);
  signal add1_n472 : std_logic_vector (16 downto 0);
  signal add1_n473 : std_logic_vector (16 downto 0);
  signal add1_n474 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n481_o : std_logic;
  signal addsub_n482 : std_logic;
  signal addsub_n483 : std_logic_vector (16 downto 0);
  signal addsub_n484 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n491_o : std_logic;
  signal cnotr1_n492 : std_logic;
  signal cnotr1_n493 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n498_o : std_logic;
  signal cnotr2_n499 : std_logic;
  signal cnotr2_n500 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (13 downto 0);
  signal n507_o : std_logic_vector (14 downto 0);
  signal add2_n508 : std_logic_vector (14 downto 0);
  signal add2_n509 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic;
  signal cnotr6_n519 : std_logic;
  signal cnotr6_n520 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (13 downto 0);
  signal cnotr7_n527 : std_logic;
  signal cnotr7_n528 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n533_o : std_logic;
  signal alut1_n534 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n537 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n540_o : std_logic_vector (17 downto 0);
  signal n541_o : std_logic_vector (14 downto 0);
  signal n542_o : std_logic_vector (5 downto 0);
begin
  g <= n540_o;
  a_out <= add2_n509;
  c_out <= n541_o;
  x_out <= add1_n474;
  y_out <= addsub_n484;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n472; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n493; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n473; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n500; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n542_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n534; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n520; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n508; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n537; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n507_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n471_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n472 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n473 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n474 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n471_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n481_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n482 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n483 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n484 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n481_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n491_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n492 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n493 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n491_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n498_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n499 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n500 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n498_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n505_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n506_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n507_o <= n505_o & n506_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n508 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n509 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n514_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n515_o <= not n514_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n516_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n517_o <= not n516_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n518_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n519 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n520 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n518_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n525_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n526_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n527 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n528 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n525_o,
    i => n526_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n533_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n534 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n537 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n540_o <= addsub_n483 & cnotr7_n527;
  n541_o <= cnotr7_n528 & n533_o;
  n542_o <= n517_o & addsub_n482 & cnotr6_n519 & n515_o & cnotr2_n499 & cnotr1_n492;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (1 downto 0);
begin
  o <= n465_o;
  -- vhdl_source/cnot.vhdl:24:17
  n461_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n462_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n463_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n464_o <= n462_o xor n463_o;
  n465_o <= n461_o & n464_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n324 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n332 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n340 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n348 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n356 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n364 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n372 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal n379_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n380 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n388 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n396 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n404 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal n411_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n412 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n420 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n428 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n436 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n444 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n452 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (16 downto 0);
  signal n459_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n457_o;
  o <= n458_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n459_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n321_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n322_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n323_o <= n321_o & n322_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n324 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n323_o,
    o => gen1_n0_cnot0_o);
  n327_o <= gen1_n0_cnot0_n324 (1);
  n328_o <= gen1_n0_cnot0_n324 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n329_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n330_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n331_o <= n329_o & n330_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n332 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n331_o,
    o => gen1_n1_cnot0_o);
  n335_o <= gen1_n1_cnot0_n332 (1);
  n336_o <= gen1_n1_cnot0_n332 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n337_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n338_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n339_o <= n337_o & n338_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n340 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n339_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n343_o <= gen1_n2_cnot0_n340 (1);
  n344_o <= gen1_n2_cnot0_n340 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n345_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n346_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n347_o <= n345_o & n346_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n348 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n347_o,
    o => gen1_n3_cnot0_o);
  n351_o <= gen1_n3_cnot0_n348 (1);
  n352_o <= gen1_n3_cnot0_n348 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n353_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n354_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n355_o <= n353_o & n354_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n356 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n355_o,
    o => gen1_n4_cnot0_o);
  n359_o <= gen1_n4_cnot0_n356 (1);
  n360_o <= gen1_n4_cnot0_n356 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n361_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n362_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n363_o <= n361_o & n362_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n364 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n363_o,
    o => gen1_n5_cnot0_o);
  n367_o <= gen1_n5_cnot0_n364 (1);
  n368_o <= gen1_n5_cnot0_n364 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n369_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n370_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n371_o <= n369_o & n370_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n372 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n371_o,
    o => gen1_n6_cnot0_o);
  n375_o <= gen1_n6_cnot0_n372 (1);
  n376_o <= gen1_n6_cnot0_n372 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n377_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n378_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n379_o <= n377_o & n378_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n380 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n379_o,
    o => gen1_n7_cnot0_o);
  n383_o <= gen1_n7_cnot0_n380 (1);
  n384_o <= gen1_n7_cnot0_n380 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n385_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n386_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n387_o <= n385_o & n386_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n388 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n387_o,
    o => gen1_n8_cnot0_o);
  n391_o <= gen1_n8_cnot0_n388 (1);
  n392_o <= gen1_n8_cnot0_n388 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n393_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n394_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n395_o <= n393_o & n394_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n396 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n395_o,
    o => gen1_n9_cnot0_o);
  n399_o <= gen1_n9_cnot0_n396 (1);
  n400_o <= gen1_n9_cnot0_n396 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n401_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n402_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n403_o <= n401_o & n402_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n404 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n403_o,
    o => gen1_n10_cnot0_o);
  n407_o <= gen1_n10_cnot0_n404 (1);
  n408_o <= gen1_n10_cnot0_n404 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n409_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n410_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n411_o <= n409_o & n410_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n412 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n411_o,
    o => gen1_n11_cnot0_o);
  n415_o <= gen1_n11_cnot0_n412 (1);
  n416_o <= gen1_n11_cnot0_n412 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n417_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n418_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n419_o <= n417_o & n418_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n420 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n419_o,
    o => gen1_n12_cnot0_o);
  n423_o <= gen1_n12_cnot0_n420 (1);
  n424_o <= gen1_n12_cnot0_n420 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n425_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n426_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n427_o <= n425_o & n426_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n428 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n427_o,
    o => gen1_n13_cnot0_o);
  n431_o <= gen1_n13_cnot0_n428 (1);
  n432_o <= gen1_n13_cnot0_n428 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n433_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n434_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n435_o <= n433_o & n434_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n436 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n435_o,
    o => gen1_n14_cnot0_o);
  n439_o <= gen1_n14_cnot0_n436 (1);
  n440_o <= gen1_n14_cnot0_n436 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n441_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n442_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n443_o <= n441_o & n442_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n444 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n443_o,
    o => gen1_n15_cnot0_o);
  n447_o <= gen1_n15_cnot0_n444 (1);
  n448_o <= gen1_n15_cnot0_n444 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n449_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n450_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n451_o <= n449_o & n450_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n452 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n451_o,
    o => gen1_n16_cnot0_o);
  n455_o <= gen1_n16_cnot0_n452 (1);
  n456_o <= gen1_n16_cnot0_n452 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n457_o <= ctrl_prop (17);
  n458_o <= n456_o & n448_o & n440_o & n432_o & n424_o & n416_o & n408_o & n400_o & n392_o & n384_o & n376_o & n368_o & n360_o & n352_o & n344_o & n336_o & n328_o;
  n459_o <= n455_o & n447_o & n439_o & n431_o & n423_o & n415_o & n407_o & n399_o & n391_o & n383_o & n375_o & n367_o & n359_o & n351_o & n343_o & n335_o & n327_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n207 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n215 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n223 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n231 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n239 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n247 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n255 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n263 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n271 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n279 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n287 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n295 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n303 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n311 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic_vector (13 downto 0);
  signal n318_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n316_o;
  o <= n317_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n318_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n204_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n205_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n206_o <= n204_o & n205_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n207 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n206_o,
    o => gen1_n0_cnot0_o);
  n210_o <= gen1_n0_cnot0_n207 (1);
  n211_o <= gen1_n0_cnot0_n207 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n212_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n213_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n214_o <= n212_o & n213_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n215 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n214_o,
    o => gen1_n1_cnot0_o);
  n218_o <= gen1_n1_cnot0_n215 (1);
  n219_o <= gen1_n1_cnot0_n215 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n220_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n221_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n222_o <= n220_o & n221_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n223 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n222_o,
    o => gen1_n2_cnot0_o);
  n226_o <= gen1_n2_cnot0_n223 (1);
  n227_o <= gen1_n2_cnot0_n223 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n228_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n229_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n230_o <= n228_o & n229_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n231 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n230_o,
    o => gen1_n3_cnot0_o);
  n234_o <= gen1_n3_cnot0_n231 (1);
  n235_o <= gen1_n3_cnot0_n231 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n236_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n237_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n238_o <= n236_o & n237_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n239 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n238_o,
    o => gen1_n4_cnot0_o);
  n242_o <= gen1_n4_cnot0_n239 (1);
  -- vhdl_source/cordic.vhdl:23:23
  n243_o <= gen1_n4_cnot0_n239 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n244_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n245_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n246_o <= n244_o & n245_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n247 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n246_o,
    o => gen1_n5_cnot0_o);
  n250_o <= gen1_n5_cnot0_n247 (1);
  n251_o <= gen1_n5_cnot0_n247 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n252_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n253_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n254_o <= n252_o & n253_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n255 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n254_o,
    o => gen1_n6_cnot0_o);
  n258_o <= gen1_n6_cnot0_n255 (1);
  n259_o <= gen1_n6_cnot0_n255 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n260_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n261_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n262_o <= n260_o & n261_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n263 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n262_o,
    o => gen1_n7_cnot0_o);
  n266_o <= gen1_n7_cnot0_n263 (1);
  n267_o <= gen1_n7_cnot0_n263 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n268_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n269_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n270_o <= n268_o & n269_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n271 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n270_o,
    o => gen1_n8_cnot0_o);
  n274_o <= gen1_n8_cnot0_n271 (1);
  n275_o <= gen1_n8_cnot0_n271 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n276_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n277_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n278_o <= n276_o & n277_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n279 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n278_o,
    o => gen1_n9_cnot0_o);
  n282_o <= gen1_n9_cnot0_n279 (1);
  n283_o <= gen1_n9_cnot0_n279 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n284_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n285_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n286_o <= n284_o & n285_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n287 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n286_o,
    o => gen1_n10_cnot0_o);
  n290_o <= gen1_n10_cnot0_n287 (1);
  n291_o <= gen1_n10_cnot0_n287 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n292_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n293_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n294_o <= n292_o & n293_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n295 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n294_o,
    o => gen1_n11_cnot0_o);
  n298_o <= gen1_n11_cnot0_n295 (1);
  n299_o <= gen1_n11_cnot0_n295 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n300_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n301_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n302_o <= n300_o & n301_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n303 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n302_o,
    o => gen1_n12_cnot0_o);
  n306_o <= gen1_n12_cnot0_n303 (1);
  n307_o <= gen1_n12_cnot0_n303 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n308_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n309_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n310_o <= n308_o & n309_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n311 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n310_o,
    o => gen1_n13_cnot0_o);
  n314_o <= gen1_n13_cnot0_n311 (1);
  n315_o <= gen1_n13_cnot0_n311 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n316_o <= ctrl_prop (14);
  n317_o <= n315_o & n307_o & n299_o & n291_o & n283_o & n275_o & n267_o & n259_o & n251_o & n243_o & n235_o & n227_o & n219_o & n211_o;
  n318_o <= n314_o & n306_o & n298_o & n290_o & n282_o & n274_o & n266_o & n258_o & n250_o & n242_o & n234_o & n226_o & n218_o & n210_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_6 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_6;

architecture rtl of init_lookup_16_6 is
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic_vector (15 downto 0);
begin
  o <= n201_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n175_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n176_o <= not n175_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n177_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n178_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n179_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n180_o <= not n179_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n181_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n182_o <= not n181_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n183_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n184_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n185_o <= not n184_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n186_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n187_o <= not n186_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n188_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:49
  n189_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n190_o <= not n189_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n191_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n192_o <= not n191_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n193_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n194_o <= not n193_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n195_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:49
  n196_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n197_o <= not n196_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n198_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n199_o <= not n198_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n200_o <= i (0);
  n201_o <= n176_o & n177_o & n178_o & n180_o & n182_o & n183_o & n185_o & n187_o & n188_o & n190_o & n192_o & n194_o & n195_o & n197_o & n199_o & n200_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (123 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (123 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (104 downto 0);
  signal as : std_logic_vector (104 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (118 downto 0);
  signal ys : std_logic_vector (118 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n163_o : std_logic_vector (123 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  constant n166_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n168_o : std_logic_vector (3 downto 0);
  signal n169_o : std_logic_vector (104 downto 0);
  signal n170_o : std_logic_vector (104 downto 0);
  signal n171_o : std_logic_vector (14 downto 0);
  signal n172_o : std_logic_vector (118 downto 0);
  signal n173_o : std_logic_vector (118 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n163_o;
  wrap_A_OUT <= n165_o;
  wrap_C_OUT <= n166_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n168_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n169_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n170_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n171_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n172_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n173_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_6 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  n163_o <= gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n165_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n168_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n169_o <= gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n170_o <= gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n171_o <= n18_o & cnotr1_n13;
  n172_o <= gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n173_o <= gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
