Information: Updating design information... (UID-85)
Warning: Design 'ascon_datapath' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : ascon_datapath
Version: R-2020.09-SP2
Date   : Fri Sep 12 16:36:46 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.82
  Critical Path Slack:           0.16
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         20
  Hierarchical Port Count:      10145
  Leaf Cell Count:              14970
  Buf/Inv Cell Count:            2095
  Buf Cell Count:                  48
  Inv Cell Count:                2047
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     10682
  Sequential Cell Count:         4288
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32243.040165
  Noncombinational Area: 33620.400410
  Buf/Inv Area:           2303.640090
  Total Buffer Area:            86.76
  Total Inverter Area:        2216.88
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             65863.440574
  Design Area:           65863.440574


  Design Rules
  -----------------------------------
  Total Number of Nets:         17047
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: lugdush

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.73
  Logic Optimization:                  1.85
  Mapping Optimization:               19.66
  -----------------------------------------
  Overall Compile Time:               62.60
  Overall Compile Wall Clock Time:    85.94

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
