Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jul 17 19:52:23 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mul_4bit_timing_summary_routed.rpt -pb mul_4bit_timing_summary_routed.pb -rpx mul_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : mul_4bit
| Device       : xa7a12t-csg325
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.456ns (45.050%)  route 5.435ns (54.950%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         1.057     1.057 r  a_IBUF[1]_inst/O
                         net (fo=11, routed)          1.810     2.867    a_IBUF[1]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  y_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           1.031     4.023    p_0_in[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.147 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.404     4.551    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.077 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           2.190     7.267    y_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         2.625     9.891 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.891    y[7]
    U16                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 4.676ns (47.824%)  route 5.102ns (52.176%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         1.057     1.057 r  a_IBUF[1]_inst/O
                         net (fo=11, routed)          1.810     2.867    a_IBUF[1]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  y_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           1.031     4.023    p_0_in[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.147 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.404     4.551    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     5.107 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.856     6.963    y_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         2.815     9.778 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.778    y[6]
    V16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.636ns  (logic 4.527ns (46.984%)  route 5.108ns (53.016%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V9                   IBUF (Prop_ibuf_I_O)         1.057     1.057 r  a_IBUF[1]_inst/O
                         net (fo=11, routed)          1.810     2.867    a_IBUF[1]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.991 r  y_OBUF[7]_inst_i_9/O
                         net (fo=2, routed)           1.031     4.023    p_0_in[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.147 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.404     4.551    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.958 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           1.863     6.821    y_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         2.815     9.636 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.636    y[5]
    V17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.124ns  (logic 4.693ns (51.433%)  route 4.431ns (48.567%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    V11                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.595     2.632    a_IBUF[3]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.756 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.968     3.724    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.848 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.848    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.249 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.249    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.471 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           1.868     6.339    y_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         2.785     9.124 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.124    y[4]
    R13                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.329ns (49.404%)  route 4.434ns (50.596%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    V11                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.595     2.632    a_IBUF[3]
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.756 r  y_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.968     3.724    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.848 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.848    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.096 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.870     5.966    y_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         2.797     8.763 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.763    y[3]
    T13                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.537ns (56.526%)  route 3.489ns (43.474%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  b_IBUF[1]_inst/O
                         net (fo=12, routed)          1.772     2.804    b_IBUF[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.928    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.508 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           1.717     5.225    y_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.801     8.026 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.026    y[2]
    U14                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.379ns (55.922%)  route 3.452ns (44.078%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  a_IBUF[0]_inst/O
                         net (fo=7, routed)           1.628     2.655    a_IBUF[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.779 r  y_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.779    p_1_in[0]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.203 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           1.824     5.026    y_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.804     7.830 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.830    y[1]
    V14                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.202ns (55.804%)  route 3.328ns (44.196%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U10                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  a_IBUF[0]_inst/O
                         net (fo=7, routed)           1.628     2.655    a_IBUF[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.779 r  y_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.779    p_1_in[0]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.026 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           1.700     4.726    y_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.804     7.529 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.529    y[0]
    V12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.506ns (64.487%)  route 0.829ns (35.513%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.481     0.665    b_IBUF[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.710 r  y_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.710    p_1_in[0]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.780 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.348     1.128    y_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.207     2.335 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.335    y[0]
    V12                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.495ns (63.296%)  route 0.867ns (36.704%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  b_IBUF[2]_inst/O
                         net (fo=9, routed)           0.505     0.688    b_IBUF[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.733 r  y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.733    y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.799 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.362     1.160    y_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.202     2.362 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.362    y[2]
    U14                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.497ns (63.298%)  route 0.868ns (36.702%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  b_IBUF[0]_inst/O
                         net (fo=9, routed)           0.482     0.666    b_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.711 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     0.711    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.776 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.386     1.162    y_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.203     2.365 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.365    y[1]
    V14                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.506ns (62.014%)  route 0.923ns (37.986%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  b_IBUF[2]_inst/O
                         net (fo=9, routed)           0.505     0.687    b_IBUF[2]
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.732 r  y_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.732    y_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.797 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.418     1.215    y_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.214     2.429 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.429    y[5]
    V17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.495ns (61.119%)  route 0.951ns (38.881%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  b_IBUF[3]_inst/O
                         net (fo=7, routed)           0.530     0.721    b_IBUF[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.766 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.766    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.829 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.421     1.250    y_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         1.196     2.446 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.446    y[3]
    T13                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.509ns (61.033%)  route 0.964ns (38.967%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  b_IBUF[1]_inst/O
                         net (fo=12, routed)          0.547     0.730    b_IBUF[1]
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.775 r  y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.775    y_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.841 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.416     1.257    y_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         1.216     2.473 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.473    y[6]
    V16                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.485ns (59.648%)  route 1.005ns (40.352%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  b_IBUF[2]_inst/O
                         net (fo=9, routed)           0.367     0.549    b_IBUF[2]
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.594 r  y_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.112     0.706    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.823 r  y_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.526     1.349    y_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.141     2.490 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.490    y[7]
    U16                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.585ns (63.320%)  route 0.918ns (36.680%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  b_IBUF[2]_inst/O
                         net (fo=9, routed)           0.505     0.688    b_IBUF[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.733 r  y_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.733    y_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.848 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.848    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.902 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.413     1.315    y_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         1.188     2.503 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.503    y[4]
    R13                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------





