@article{mukherjee2003,
    author = {Shubhendu S. Mukherjee et. al.},
    title = {A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor},
    journal = {IEEE International Symposium on Microarchitecture (MICRO)},
    year = 2003,
    number = 36
}

@article{cheng2018,
    author = {Eric Cheng et. al.},
    title = {Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)},
    journal = {IEEE Computer-Aided Design of Integrated Circuits and Systems},
    year=2018,
    number=9,
    volume=37
}

@inproceedings{eldridge:2018:carrv,
  author = {Eldridge, Schuyler and Buyuktosunoglu, Alper and Bose, Pradip},
  title = {Chiffre: A Configurable Hardware Fault Injection Framework for RISC-V Systems},
  booktitle = {2nd Workshop on Computer Architecture Research with RISC-V (CARRV '18)},
  year = {2018},
}

@article{wang2008,
  author = {Fan Wang and Vishwani D. Agrawal},
  title = {Single Event Upset: An Embedded Tutorial},
  journal = {21st International Conference on VLSI Design},
  year=2008
}

@article{sullivan2016,
  author = {Sullivan, Michael et. al.},
  title = {An Analytical Model for Hardened Latch Selection and Exploration},
  year = 2016
}

@article{kim2016,
  author = {Kim, Donggyu et. al.},
  title = {Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL},
  year = 2016
}

@misc{asuSoftErrors,
  title = {Soft Error Resilience | Compiler Microarchitecture Lab},
  howpublished = {\url{http://aviral.lab.asu.edu/soft-error-resilience/}},
  note = {Accessed: 2019-01-13}
}
