Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Nov  9 17:33:56 2020
| Host         : DESKTOP-PUKS9CF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1043 |          306 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           14 |
| Yes          | No                    | No                     |            1002 |          325 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                    Enable Signal                                    |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/waddr                             |                                                                |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ar_hs                             |                                                                |                1 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/zext_ln85_reg_980_reg0                                         |                                                                |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/Imag_0_addr_reg_7880                                           |                                                                |                3 |              8 |
|  ap_clk      |                                                                                     | bd_0_i/hls_inst/inst/ap_CS_fsm_state17                         |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/lut_reorder_I_U/Reorder_fft_lut_rbkb_rom_U/E[0]                |                                                                |                6 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_phi_mux_c_0_phi_fu_404_p41                                  | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/SR[0]        |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/inst/lut_reorder_J_U/Reorder_fft_lut_rcud_rom_U/ap_CS_fsm_reg[6][0] |                                                                |                5 |             10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0                                           |                                                                |                3 |             21 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_4470                                                       |                                                                |               12 |             32 |
|  ap_clk      |                                                                                     | bd_0_i/hls_inst/inst/Reorder_fft_AXILiteS_s_axi_U/ap_rst_n_inv |               12 |             33 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_9_1_reg_9340                                               |                                                                |               12 |             64 |
|  ap_clk      | bd_0_i/hls_inst/inst/Imag_0_addr_2_reg_11090                                        |                                                                |               54 |             72 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_447123_out                                                 |                                                                |               36 |             96 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_4471                                                       |                                                                |               36 |             96 |
|  ap_clk      | bd_0_i/hls_inst/inst/c_reg_882[10]_i_1_n_1                                          |                                                                |               41 |            137 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_1_1_reg_9100                                               |                                                                |               47 |            192 |
|  ap_clk      | bd_0_i/hls_inst/inst/RE_vec_128_b_reg_809[31]_i_1_n_1                               |                                                                |               64 |            256 |
|  ap_clk      |                                                                                     |                                                                |              306 |           1043 |
+--------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


