Warning (10268): Verilog HDL information at UART_FPGA_RX.v(31): always construct contains both blocking and non-blocking assignments File: C:/KP_EIMT/INTERFECES/UART FPGA_RX/UART_FPGA_RX.v Line: 31
