#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 22:05:01 2020
# Process ID: 18400
# Current directory: D:/My Designs - Vivado/proiect github/ProjSSC ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30004 D:\My Designs - Vivado\proiect github\ProjSSC ALU\finalProject.xpr
# Log file: D:/My Designs - Vivado/proiect github/ProjSSC ALU/vivado.log
# Journal file: D:/My Designs - Vivado/proiect github/ProjSSC ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Hudi/Desktop/XOR/WorkingSSCProj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.949 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivadlaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MainTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MainTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Difference_Exponents.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Difference_Exponents'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Increment.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Increment'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Load_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Load_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/NumbersNature.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NumbersNature'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Shift_Left_Right_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Left_Right_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Zero_Mantissa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zero_Mantissa'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Rounding.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rounding'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sim_1/new/MainTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MainTB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
"xelab -wto b92c5e164e354985a96b484d88825507 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MainTB_behav xil_defaultlib.MainTB -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b92c5e164e354985a96b484d88825507 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MainTB_behav xil_defaultlib.MainTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Load_Register [\Load_Register(nrbits=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Load_Register [\Load_Register(nrbits=31)\]
Compiling architecture behavioral of entity xil_defaultlib.NumbersNature [numbersnature_default]
Compiling architecture behavioral of entity xil_defaultlib.Difference_Exponents [difference_exponents_default]
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(nrbits=8)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(nrbits=23)\]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Left_Right_Register [\Shift_Left_Right_Register(nrbit...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Increment [increment_default]
Compiling architecture behavioral of entity xil_defaultlib.Zero_Mantissa [zero_mantissa_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Left_Right_Register [\Shift_Left_Right_Register(nrbit...]
Compiling architecture behavioral of entity xil_defaultlib.Rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.maintb
Built simulation snapshot MainTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MainTB_behav -key {Behavioral:sim_1:Functional:MainTB} -tclbatch {MainTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MainTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MainTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.266 ; gain = 0.000
run 10000ns
Note: Simulation Ended Successfully!
Time: 6310 ns  Iteration: 0  Process: /MainTB/line__62  File: D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sim_1/new/MainTB.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MainTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MainTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Difference_Exponents.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Difference_Exponents'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
"xelab -wto b92c5e164e354985a96b484d88825507 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MainTB_behav xil_defaultlib.MainTB -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b92c5e164e354985a96b484d88825507 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MainTB_behav xil_defaultlib.MainTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Load_Register [\Load_Register(nrbits=32)\]
Compiling architecture behavioral of entity xil_defaultlib.Load_Register [\Load_Register(nrbits=31)\]
Compiling architecture behavioral of entity xil_defaultlib.NumbersNature [numbersnature_default]
Compiling architecture behavioral of entity xil_defaultlib.Difference_Exponents [difference_exponents_default]
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(nrbits=8)\]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [\MUX_2_1(nrbits=23)\]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Left_Right_Register [\Shift_Left_Right_Register(nrbit...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Increment [increment_default]
Compiling architecture behavioral of entity xil_defaultlib.Zero_Mantissa [zero_mantissa_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Left_Right_Register [\Shift_Left_Right_Register(nrbit...]
Compiling architecture behavioral of entity xil_defaultlib.Rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.maintb
Built simulation snapshot MainTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MainTB_behav -key {Behavioral:sim_1:Functional:MainTB} -tclbatch {MainTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MainTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MainTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.266 ; gain = 0.000
run 10000ns
Note: Simulation Ended Successfully!
Time: 6310 ns  Iteration: 0  Process: /MainTB/line__62  File: D:/My Designs - Vivado/proiect github/ProjSSC ALU/finalProject.srcs/sim_1/new/MainTB.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  5 00:02:22 2020...
