// Seed: 2580622233
module module_0 (
    output wand id_0
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input tri0 id_7
);
  assign id_0 = -1;
  module_0 modCall_1 (id_2);
  logic id_9, id_10;
endmodule
module module_2 #(
    parameter id_0 = 32'd60
) (
    input uwire _id_0[-1 'b0 : !  -1]
);
  reg [id_0  ? "" : id_0 : ""] id_2, id_3;
  always id_3 <= id_2;
  wire id_4;
  parameter id_5 = ({1'b0, 1});
  always
  `define pp_6 0
endmodule
module module_3 #(
    parameter id_1  = 32'd37,
    parameter id_10 = 32'd74,
    parameter id_14 = 32'd77,
    parameter id_6  = 32'd61,
    parameter id_8  = 32'd71
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic id_7;
  ;
  logic _id_8;
  parameter id_9 = -1;
  parameter id_10 = -1'b0;
  wire [1  <->  id_10 : 1 'b0] id_11, id_12;
  assign id_8 = id_6;
  wire [id_6 : id_1] id_13;
  parameter id_14 = -1;
  genvar id_15;
  genvar id_16;
  logic id_17;
  logic id_18 [1 : -1 'h0];
  ;
  module_2 modCall_1 (id_10);
  wire id_19[id_10 : id_8];
  union packed {
    logic id_20[id_1 : -1  |  id_14];
    logic id_21;
  } id_22;
  wire id_23;
  always id_22.id_21 = -1 | id_10;
endmodule
