{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 16:59:59 2019 " "Info: Processing started: Mon Oct 07 16:59:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c ProjetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c ProjetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "out\[0\]\$latch " "Warning: Node \"out\[0\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[1\]\$latch " "Warning: Node \"out\[1\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[2\]\$latch " "Warning: Node \"out\[2\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[3\]\$latch " "Warning: Node \"out\[3\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[4\]\$latch " "Warning: Node \"out\[4\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[5\]\$latch " "Warning: Node \"out\[5\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[6\]\$latch " "Warning: Node \"out\[6\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[7\]\$latch " "Warning: Node \"out\[7\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[8\]\$latch " "Warning: Node \"out\[8\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[9\]\$latch " "Warning: Node \"out\[9\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[10\]\$latch " "Warning: Node \"out\[10\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[11\]\$latch " "Warning: Node \"out\[11\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[12\]\$latch " "Warning: Node \"out\[12\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[13\]\$latch " "Warning: Node \"out\[13\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[14\]\$latch " "Warning: Node \"out\[14\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[15\]\$latch " "Warning: Node \"out\[15\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[16\]\$latch " "Warning: Node \"out\[16\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[17\]\$latch " "Warning: Node \"out\[17\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[18\]\$latch " "Warning: Node \"out\[18\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[19\]\$latch " "Warning: Node \"out\[19\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[20\]\$latch " "Warning: Node \"out\[20\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[21\]\$latch " "Warning: Node \"out\[21\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[22\]\$latch " "Warning: Node \"out\[22\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[23\]\$latch " "Warning: Node \"out\[23\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[24\]\$latch " "Warning: Node \"out\[24\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[25\]\$latch " "Warning: Node \"out\[25\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[26\]\$latch " "Warning: Node \"out\[26\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[27\]\$latch " "Warning: Node \"out\[27\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[28\]\$latch " "Warning: Node \"out\[28\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[29\]\$latch " "Warning: Node \"out\[29\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[30\]\$latch " "Warning: Node \"out\[30\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[31\]\$latch " "Warning: Node \"out\[31\]\$latch\" is a latch" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DisRegE\[1\] " "Info: Assuming node \"DisRegE\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DisRegE\[0\] " "Info: Assuming node \"DisRegE\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~0 " "Info: Detected gated clock \"Mux32~0\" as buffer" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "out\[17\]\$latch DisRegE\[0\] DisRegE\[0\] 3.684 ns register " "Info: tsu for register \"out\[17\]\$latch\" (data pin = \"DisRegE\[0\]\", clock pin = \"DisRegE\[0\]\") is 3.684 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.214 ns + Longest pin register " "Info: + Longest pin to register delay is 7.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns DisRegE\[0\] 1 CLK PIN_W9 33 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 33; CLK Node = 'DisRegE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DisRegE[0] } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.602 ns) + CELL(0.346 ns) 6.747 ns Mux17~0 2 COMB LCCOMB_X39_Y19_N24 1 " "Info: 2: + IC(5.602 ns) + CELL(0.346 ns) = 6.747 ns; Loc. = LCCOMB_X39_Y19_N24; Fanout = 1; COMB Node = 'Mux17~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { DisRegE[0] Mux17~0 } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 7.214 ns out\[17\]\$latch 3 REG LCCOMB_X39_Y19_N26 1 " "Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 7.214 ns; Loc. = LCCOMB_X39_Y19_N26; Fanout = 1; REG Node = 'out\[17\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.467 ns" { Mux17~0 out[17]$latch } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 19.03 % ) " "Info: Total cell delay = 1.373 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.841 ns ( 80.97 % ) " "Info: Total interconnect delay = 5.841 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.214 ns" { DisRegE[0] Mux17~0 out[17]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.214 ns" { DisRegE[0] {} DisRegE[0]~combout {} Mux17~0 {} out[17]$latch {} } { 0.000ns 0.000ns 5.602ns 0.239ns } { 0.000ns 0.799ns 0.346ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.590 ns + " "Info: + Micro setup delay of destination is 0.590 ns" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DisRegE\[0\] destination 4.120 ns - Shortest register " "Info: - Shortest clock path from clock \"DisRegE\[0\]\" to destination register is 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns DisRegE\[0\] 1 CLK PIN_W9 33 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 33; CLK Node = 'DisRegE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DisRegE[0] } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.225 ns) 1.897 ns Mux32~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(0.873 ns) + CELL(0.225 ns) = 1.897 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.098 ns" { DisRegE[0] Mux32~0 } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.000 ns) 3.131 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.234 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.053 ns) 4.120 ns out\[17\]\$latch 4 REG LCCOMB_X39_Y19_N26 1 " "Info: 4: + IC(0.936 ns) + CELL(0.053 ns) = 4.120 ns; Loc. = LCCOMB_X39_Y19_N26; Fanout = 1; REG Node = 'out\[17\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { Mux32~0clkctrl out[17]$latch } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.077 ns ( 26.14 % ) " "Info: Total cell delay = 1.077 ns ( 26.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.043 ns ( 73.86 % ) " "Info: Total interconnect delay = 3.043 ns ( 73.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.120 ns" { DisRegE[0] Mux32~0 Mux32~0clkctrl out[17]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.120 ns" { DisRegE[0] {} DisRegE[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[17]$latch {} } { 0.000ns 0.000ns 0.873ns 1.234ns 0.936ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.214 ns" { DisRegE[0] Mux17~0 out[17]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.214 ns" { DisRegE[0] {} DisRegE[0]~combout {} Mux17~0 {} out[17]$latch {} } { 0.000ns 0.000ns 5.602ns 0.239ns } { 0.000ns 0.799ns 0.346ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.120 ns" { DisRegE[0] Mux32~0 Mux32~0clkctrl out[17]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.120 ns" { DisRegE[0] {} DisRegE[0]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[17]$latch {} } { 0.000ns 0.000ns 0.873ns 1.234ns 0.936ns } { 0.000ns 0.799ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DisRegE\[1\] out\[13\] out\[13\]\$latch 9.541 ns register " "Info: tco from clock \"DisRegE\[1\]\" to destination pin \"out\[13\]\" through register \"out\[13\]\$latch\" is 9.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DisRegE\[1\] source 4.525 ns + Longest register " "Info: + Longest clock path from clock \"DisRegE\[1\]\" to source register is 4.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns DisRegE\[1\] 1 CLK PIN_V18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 33; CLK Node = 'DisRegE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DisRegE[1] } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.053 ns) 2.288 ns Mux32~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(1.415 ns) + CELL(0.053 ns) = 2.288 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.468 ns" { DisRegE[1] Mux32~0 } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.000 ns) 3.522 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.234 ns) + CELL(0.000 ns) = 3.522 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.053 ns) 4.525 ns out\[13\]\$latch 4 REG LCCOMB_X35_Y12_N20 1 " "Info: 4: + IC(0.950 ns) + CELL(0.053 ns) = 4.525 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 1; REG Node = 'out\[13\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.003 ns" { Mux32~0clkctrl out[13]$latch } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 20.46 % ) " "Info: Total cell delay = 0.926 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 79.54 % ) " "Info: Total interconnect delay = 3.599 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.525 ns" { DisRegE[1] Mux32~0 Mux32~0clkctrl out[13]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.525 ns" { DisRegE[1] {} DisRegE[1]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[13]$latch {} } { 0.000ns 0.000ns 1.415ns 1.234ns 0.950ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.016 ns + Longest register pin " "Info: + Longest register to pin delay is 5.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[13\]\$latch 1 REG LCCOMB_X35_Y12_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 1; REG Node = 'out\[13\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[13]$latch } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.882 ns) + CELL(2.134 ns) 5.016 ns out\[13\] 2 PIN PIN_K19 0 " "Info: 2: + IC(2.882 ns) + CELL(2.134 ns) = 5.016 ns; Loc. = PIN_K19; Fanout = 0; PIN Node = 'out\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.016 ns" { out[13]$latch out[13] } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 42.54 % ) " "Info: Total cell delay = 2.134 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 57.46 % ) " "Info: Total interconnect delay = 2.882 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.016 ns" { out[13]$latch out[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.016 ns" { out[13]$latch {} out[13] {} } { 0.000ns 2.882ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.525 ns" { DisRegE[1] Mux32~0 Mux32~0clkctrl out[13]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.525 ns" { DisRegE[1] {} DisRegE[1]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[13]$latch {} } { 0.000ns 0.000ns 1.415ns 1.234ns 0.950ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.016 ns" { out[13]$latch out[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.016 ns" { out[13]$latch {} out[13] {} } { 0.000ns 2.882ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "out\[21\]\$latch in_bit15a00SignExtShitL2\[21\] DisRegE\[1\] -0.271 ns register " "Info: th for register \"out\[21\]\$latch\" (data pin = \"in_bit15a00SignExtShitL2\[21\]\", clock pin = \"DisRegE\[1\]\") is -0.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DisRegE\[1\] destination 4.507 ns + Longest register " "Info: + Longest clock path from clock \"DisRegE\[1\]\" to destination register is 4.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns DisRegE\[1\] 1 CLK PIN_V18 33 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 33; CLK Node = 'DisRegE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DisRegE[1] } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.053 ns) 2.288 ns Mux32~0 2 COMB LCCOMB_X27_Y2_N12 1 " "Info: 2: + IC(1.415 ns) + CELL(0.053 ns) = 2.288 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Mux32~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.468 ns" { DisRegE[1] Mux32~0 } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.000 ns) 3.522 ns Mux32~0clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(1.234 ns) + CELL(0.000 ns) = 3.522 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'Mux32~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { Mux32~0 Mux32~0clkctrl } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 4.507 ns out\[21\]\$latch 4 REG LCCOMB_X39_Y19_N10 1 " "Info: 4: + IC(0.932 ns) + CELL(0.053 ns) = 4.507 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; REG Node = 'out\[21\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { Mux32~0clkctrl out[21]$latch } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 20.55 % ) " "Info: Total cell delay = 0.926 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.581 ns ( 79.45 % ) " "Info: Total interconnect delay = 3.581 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.507 ns" { DisRegE[1] Mux32~0 Mux32~0clkctrl out[21]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.507 ns" { DisRegE[1] {} DisRegE[1]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[21]$latch {} } { 0.000ns 0.000ns 1.415ns 1.234ns 0.932ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.778 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns in_bit15a00SignExtShitL2\[21\] 1 PIN PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J3; Fanout = 1; PIN Node = 'in_bit15a00SignExtShitL2\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_bit15a00SignExtShitL2[21] } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(0.053 ns) 4.343 ns Mux21~0 2 COMB LCCOMB_X39_Y19_N8 1 " "Info: 2: + IC(3.470 ns) + CELL(0.053 ns) = 4.343 ns; Loc. = LCCOMB_X39_Y19_N8; Fanout = 1; COMB Node = 'Mux21~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.523 ns" { in_bit15a00SignExtShitL2[21] Mux21~0 } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.225 ns) 4.778 ns out\[21\]\$latch 3 REG LCCOMB_X39_Y19_N10 1 " "Info: 3: + IC(0.210 ns) + CELL(0.225 ns) = 4.778 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; REG Node = 'out\[21\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { Mux21~0 out[21]$latch } "NODE_NAME" } } { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 22.98 % ) " "Info: Total cell delay = 1.098 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.680 ns ( 77.02 % ) " "Info: Total interconnect delay = 3.680 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.778 ns" { in_bit15a00SignExtShitL2[21] Mux21~0 out[21]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.778 ns" { in_bit15a00SignExtShitL2[21] {} in_bit15a00SignExtShitL2[21]~combout {} Mux21~0 {} out[21]$latch {} } { 0.000ns 0.000ns 3.470ns 0.210ns } { 0.000ns 0.820ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.507 ns" { DisRegE[1] Mux32~0 Mux32~0clkctrl out[21]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.507 ns" { DisRegE[1] {} DisRegE[1]~combout {} Mux32~0 {} Mux32~0clkctrl {} out[21]$latch {} } { 0.000ns 0.000ns 1.415ns 1.234ns 0.932ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.778 ns" { in_bit15a00SignExtShitL2[21] Mux21~0 out[21]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.778 ns" { in_bit15a00SignExtShitL2[21] {} in_bit15a00SignExtShitL2[21]~combout {} Mux21~0 {} out[21]$latch {} } { 0.000ns 0.000ns 3.470ns 0.210ns } { 0.000ns 0.820ns 0.053ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4367 " "Info: Peak virtual memory: 4367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 17:00:00 2019 " "Info: Processing ended: Mon Oct 07 17:00:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
