\hypertarget{struct_s_d_m_m_c___init_type_def}{}\doxysection{SDMMC\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_d_m_m_c___init_type_def}\index{SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}}


SDMMC Configuration Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def_a7fe4bde88261a576717ec05588988070}{Clock\+Edge}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def_a1706533b8269b728b3e2f73000900614}{Clock\+Power\+Save}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def_a90b142fd4cf6f12280155b285a94da41}{Bus\+Wide}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def_aa96f25d93203dff990c904e7c71860bd}{Hardware\+Flow\+Control}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def_a33adea1fdf245b37443f51bbf896abac}{Clock\+Div}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SDMMC Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00047}{47}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_d_m_m_c___init_type_def_a90b142fd4cf6f12280155b285a94da41}\label{struct_s_d_m_m_c___init_type_def_a90b142fd4cf6f12280155b285a94da41}} 
\index{SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}!BusWide@{BusWide}}
\index{BusWide@{BusWide}!SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BusWide}{BusWide}}
{\footnotesize\ttfamily uint32\+\_\+t Bus\+Wide}

Specifies the SDMMC bus width. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___bus___wide}{Bus Width}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00056}{56}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_m_m_c___init_type_def_a33adea1fdf245b37443f51bbf896abac}\label{struct_s_d_m_m_c___init_type_def_a33adea1fdf245b37443f51bbf896abac}} 
\index{SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}!ClockDiv@{ClockDiv}}
\index{ClockDiv@{ClockDiv}!SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockDiv}{ClockDiv}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Div}

Specifies the clock frequency of the SDMMC controller. This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1023 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00062}{62}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_m_m_c___init_type_def_a7fe4bde88261a576717ec05588988070}\label{struct_s_d_m_m_c___init_type_def_a7fe4bde88261a576717ec05588988070}} 
\index{SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}!ClockEdge@{ClockEdge}}
\index{ClockEdge@{ClockEdge}!SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockEdge}{ClockEdge}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Edge}

Specifies the SDMMC\+\_\+\+CCK clock transition on which Data and Command change. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___edge}{Clock Edge}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00049}{49}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_m_m_c___init_type_def_a1706533b8269b728b3e2f73000900614}\label{struct_s_d_m_m_c___init_type_def_a1706533b8269b728b3e2f73000900614}} 
\index{SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}!ClockPowerSave@{ClockPowerSave}}
\index{ClockPowerSave@{ClockPowerSave}!SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPowerSave}{ClockPowerSave}}
{\footnotesize\ttfamily uint32\+\_\+t Clock\+Power\+Save}

Specifies whether SDMMC Clock output is enabled or disabled when the bus is idle. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___power___save}{Clock Power Saving}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00052}{52}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{struct_s_d_m_m_c___init_type_def_aa96f25d93203dff990c904e7c71860bd}\label{struct_s_d_m_m_c___init_type_def_aa96f25d93203dff990c904e7c71860bd}} 
\index{SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}!HardwareFlowControl@{HardwareFlowControl}}
\index{HardwareFlowControl@{HardwareFlowControl}!SDMMC\_InitTypeDef@{SDMMC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{HardwareFlowControl}{HardwareFlowControl}}
{\footnotesize\ttfamily uint32\+\_\+t Hardware\+Flow\+Control}

Specifies whether the SDMMC hardware flow control is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___hardware___flow___control}{Hardware Flow Control}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00059}{59}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}\end{DoxyCompactItemize}
