#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000023d63034cb0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_0000023d6305fe40 .functor BUFZ 32, L_0000023d630c4de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023d6305f200 .functor BUFZ 32, L_0000023d630c36c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d630c3c60_0 .var "ALUControl", 2 0;
v0000023d630c3d00_0 .net "Overflow", 0 0, L_0000023d6305fc80;  1 drivers
v0000023d630c3800_0 .net "Result", 31 0, v0000023d63066a90_0;  1 drivers
v0000023d630c47a0_0 .net "Zero", 0 0, L_0000023d630c3080;  1 drivers
v0000023d630c42a0_0 .net *"_ivl_0", 31 0, L_0000023d630c4de0;  1 drivers
v0000023d630c3da0_0 .net *"_ivl_10", 3 0, L_0000023d630c3760;  1 drivers
L_0000023d630f0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d630c3ee0_0 .net *"_ivl_13", 1 0, L_0000023d630f0430;  1 drivers
v0000023d630c4ac0_0 .net *"_ivl_2", 3 0, L_0000023d630c4520;  1 drivers
L_0000023d630f03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d630c40c0_0 .net *"_ivl_5", 1 0, L_0000023d630f03e8;  1 drivers
v0000023d630c3bc0_0 .net *"_ivl_8", 31 0, L_0000023d630c36c0;  1 drivers
v0000023d630c3300_0 .var "addr1", 1 0;
v0000023d630c3940_0 .var "addr2", 1 0;
v0000023d630c4a20_0 .var "addr3", 1 0;
v0000023d630c4ca0_0 .var "clk", 0 0;
v0000023d630c3580_0 .var "rst", 0 0;
v0000023d630c4d40_0 .net "valA", 31 0, L_0000023d6305fe40;  1 drivers
v0000023d630c4700_0 .net "valB", 31 0, L_0000023d6305f200;  1 drivers
v0000023d630c31c0_0 .var "wr", 0 0;
L_0000023d630c4de0 .array/port v0000023d63066270, L_0000023d630c4520;
L_0000023d630c4520 .concat [ 2 2 0 0], v0000023d630c3300_0, L_0000023d630f03e8;
L_0000023d630c36c0 .array/port v0000023d63066270, L_0000023d630c3760;
L_0000023d630c3760 .concat [ 2 2 0 0], v0000023d630c3940_0, L_0000023d630f0430;
S_0000023d62fed910 .scope module, "uut" "datapath" 2 14, 3 1 0, S_0000023d63034cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v0000023d630c2150_0 .net "ALUControl", 2 0, v0000023d630c3c60_0;  1 drivers
v0000023d630c1250_0 .net "Overflow", 0 0, L_0000023d6305fc80;  alias, 1 drivers
v0000023d630c23d0_0 .net "Result", 31 0, v0000023d63066a90_0;  alias, 1 drivers
v0000023d630c1390_0 .net "Zero", 0 0, L_0000023d630c3080;  alias, 1 drivers
v0000023d630c21f0_0 .net "addr1", 1 0, v0000023d630c3300_0;  1 drivers
v0000023d630c2290_0 .net "addr2", 1 0, v0000023d630c3940_0;  1 drivers
v0000023d630c2330_0 .net "addr3", 1 0, v0000023d630c4a20_0;  1 drivers
v0000023d630c1570_0 .net "clk", 0 0, v0000023d630c4ca0_0;  1 drivers
v0000023d630c16b0_0 .net "data1", 31 0, L_0000023d6305fc10;  1 drivers
v0000023d630c1890_0 .net "data2", 31 0, L_0000023d6305f740;  1 drivers
v0000023d630c34e0_0 .net "rst", 0 0, v0000023d630c3580_0;  1 drivers
v0000023d630c38a0_0 .net "wr", 0 0, v0000023d630c31c0_0;  1 drivers
S_0000023d62fedaa0 .scope module, "RF" "regfile" 3 15, 4 4 0, S_0000023d62fed910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_0000023d6305fc10 .functor BUFZ 32, L_0000023d630c4980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023d6305f740 .functor BUFZ 32, L_0000023d630c39e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d63067850_0 .net *"_ivl_0", 31 0, L_0000023d630c4980;  1 drivers
v0000023d63066310_0 .net *"_ivl_10", 3 0, L_0000023d630c3f80;  1 drivers
L_0000023d630f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d630675d0_0 .net *"_ivl_13", 1 0, L_0000023d630f00d0;  1 drivers
v0000023d630678f0_0 .net *"_ivl_2", 3 0, L_0000023d630c3620;  1 drivers
L_0000023d630f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d63066ef0_0 .net *"_ivl_5", 1 0, L_0000023d630f0088;  1 drivers
v0000023d63067030_0 .net *"_ivl_8", 31 0, L_0000023d630c39e0;  1 drivers
v0000023d63067b70_0 .net "addr1", 1 0, v0000023d630c3300_0;  alias, 1 drivers
v0000023d630670d0_0 .net "addr2", 1 0, v0000023d630c3940_0;  alias, 1 drivers
v0000023d63066450_0 .net "addr3", 1 0, v0000023d630c4a20_0;  alias, 1 drivers
v0000023d63067170_0 .net "clk", 0 0, v0000023d630c4ca0_0;  alias, 1 drivers
v0000023d63067ad0_0 .net "data1", 31 0, L_0000023d6305fc10;  alias, 1 drivers
v0000023d63067210_0 .net "data2", 31 0, L_0000023d6305f740;  alias, 1 drivers
v0000023d63066db0_0 .net "data3", 31 0, v0000023d63066a90_0;  alias, 1 drivers
v0000023d63066270 .array "register", 0 3, 31 0;
v0000023d63067490_0 .net "rst", 0 0, v0000023d630c3580_0;  alias, 1 drivers
v0000023d63067530_0 .net "wr", 0 0, v0000023d630c31c0_0;  alias, 1 drivers
E_0000023d63064b40 .event posedge, v0000023d63067170_0;
L_0000023d630c4980 .array/port v0000023d63066270, L_0000023d630c3620;
L_0000023d630c3620 .concat [ 2 2 0 0], v0000023d630c3300_0, L_0000023d630f0088;
L_0000023d630c39e0 .array/port v0000023d63066270, L_0000023d630c3f80;
L_0000023d630c3f80 .concat [ 2 2 0 0], v0000023d630c3940_0, L_0000023d630f00d0;
S_0000023d63054250 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_0000023d62fed910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v0000023d630c14d0_0 .net "A", 31 0, L_0000023d6305fc10;  alias, 1 drivers
v0000023d630c17f0_0 .net "ALUControl", 2 0, v0000023d630c3c60_0;  alias, 1 drivers
v0000023d630c1d90_0 .net "B", 31 0, L_0000023d6305f740;  alias, 1 drivers
v0000023d630c1610_0 .net "B_mux", 31 0, L_0000023d630c3e40;  1 drivers
v0000023d630c1430_0 .net "Bnot", 31 0, L_0000023d6305f2e0;  1 drivers
v0000023d630c1ed0_0 .net "Cout", 0 0, L_0000023d630c4e80;  1 drivers
v0000023d630c20b0_0 .net "LT", 31 0, L_0000023d630c4480;  1 drivers
v0000023d630c2bf0_0 .net "LT_1", 0 0, L_0000023d6305fac0;  1 drivers
v0000023d630c2e70_0 .net "Overflow", 0 0, L_0000023d6305fc80;  alias, 1 drivers
v0000023d630c1a70_0 .net "Result", 31 0, v0000023d63066a90_0;  alias, 1 drivers
v0000023d630c0fd0_0 .net "Sum", 31 0, L_0000023d630c43e0;  1 drivers
v0000023d630c12f0_0 .net "Zero", 0 0, L_0000023d630c3080;  alias, 1 drivers
L_0000023d630f0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d630c28d0_0 .net/2u *"_ivl_16", 31 0, L_0000023d630f0310;  1 drivers
v0000023d630c1070_0 .net *"_ivl_18", 0 0, L_0000023d630c2fe0;  1 drivers
L_0000023d630f0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023d630c1bb0_0 .net/2u *"_ivl_20", 0 0, L_0000023d630f0358;  1 drivers
L_0000023d630f03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023d630c1110_0 .net/2u *"_ivl_22", 0 0, L_0000023d630f03a0;  1 drivers
v0000023d630c25b0_0 .net "and_Result", 31 0, L_0000023d6305f350;  1 drivers
v0000023d630c1c50_0 .net "or_Result", 31 0, L_0000023d6305f040;  1 drivers
L_0000023d630c4340 .part v0000023d630c3c60_0, 0, 1;
L_0000023d630c4c00 .part v0000023d630c3c60_0, 0, 1;
L_0000023d630c4660 .part L_0000023d6305fc10, 31, 1;
L_0000023d630c3b20 .part L_0000023d6305f740, 31, 1;
L_0000023d630c48e0 .part L_0000023d630c43e0, 31, 1;
L_0000023d630c2fe0 .cmp/eq 32, v0000023d63066a90_0, L_0000023d630f0310;
L_0000023d630c3080 .functor MUXZ 1, L_0000023d630f03a0, L_0000023d630f0358, L_0000023d630c2fe0, C4<>;
S_0000023d630543e0 .scope module, "adder" "Adder" 5 43, 6 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0000023d63066630_0 .net "A", 31 0, L_0000023d6305fc10;  alias, 1 drivers
v0000023d630668b0_0 .net "B", 31 0, L_0000023d630c3e40;  alias, 1 drivers
v0000023d63066e50_0 .net "Cin", 0 0, L_0000023d630c4c00;  1 drivers
v0000023d63066770_0 .net "Cout", 0 0, L_0000023d630c4e80;  alias, 1 drivers
v0000023d63066130_0 .net "Sum", 31 0, L_0000023d630c43e0;  alias, 1 drivers
L_0000023d630f0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023d630672b0_0 .net *"_ivl_10", 0 0, L_0000023d630f0160;  1 drivers
v0000023d63066d10_0 .net *"_ivl_11", 32 0, L_0000023d630c4b60;  1 drivers
v0000023d63067e90_0 .net *"_ivl_13", 32 0, L_0000023d630c4020;  1 drivers
L_0000023d630f01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d63066810_0 .net *"_ivl_16", 31 0, L_0000023d630f01a8;  1 drivers
v0000023d63067350_0 .net *"_ivl_17", 32 0, L_0000023d630c4160;  1 drivers
v0000023d63067f30_0 .net *"_ivl_3", 32 0, L_0000023d630c3260;  1 drivers
L_0000023d630f0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023d630663b0_0 .net *"_ivl_6", 0 0, L_0000023d630f0118;  1 drivers
v0000023d63067670_0 .net *"_ivl_7", 32 0, L_0000023d630c33a0;  1 drivers
L_0000023d630c4e80 .part L_0000023d630c4160, 32, 1;
L_0000023d630c43e0 .part L_0000023d630c4160, 0, 32;
L_0000023d630c3260 .concat [ 32 1 0 0], L_0000023d6305fc10, L_0000023d630f0118;
L_0000023d630c33a0 .concat [ 32 1 0 0], L_0000023d630c3e40, L_0000023d630f0160;
L_0000023d630c4b60 .arith/sum 33, L_0000023d630c3260, L_0000023d630c33a0;
L_0000023d630c4020 .concat [ 1 32 0 0], L_0000023d630c4c00, L_0000023d630f01a8;
L_0000023d630c4160 .arith/sum 33, L_0000023d630c4b60, L_0000023d630c4020;
S_0000023d63048e60 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_0000023d6305f350 .functor AND 32, L_0000023d6305fc10, L_0000023d6305f740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000023d630677b0_0 .net "A", 31 0, L_0000023d6305fc10;  alias, 1 drivers
v0000023d63066950_0 .net "B", 31 0, L_0000023d6305f740;  alias, 1 drivers
v0000023d630669f0_0 .net "Result", 31 0, L_0000023d6305f350;  alias, 1 drivers
S_0000023d63048ff0 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v0000023d630673f0_0 .net "in0", 31 0, L_0000023d630c43e0;  alias, 1 drivers
v0000023d63067710_0 .net "in1", 31 0, L_0000023d630c43e0;  alias, 1 drivers
v0000023d63066bd0_0 .net "in2", 31 0, L_0000023d6305f350;  alias, 1 drivers
v0000023d630664f0_0 .net "in3", 31 0, L_0000023d6305f040;  alias, 1 drivers
L_0000023d630f0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d630666d0_0 .net "in4", 31 0, L_0000023d630f0238;  1 drivers
v0000023d63067990_0 .net "in5", 31 0, L_0000023d630c4480;  alias, 1 drivers
L_0000023d630f0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d63067a30_0 .net "in6", 31 0, L_0000023d630f0280;  1 drivers
L_0000023d630f02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d63067c10_0 .net "in7", 31 0, L_0000023d630f02c8;  1 drivers
v0000023d63066a90_0 .var "out", 31 0;
v0000023d63066b30_0 .net "sel", 2 0, v0000023d630c3c60_0;  alias, 1 drivers
E_0000023d630643c0/0 .event anyedge, v0000023d63066b30_0, v0000023d63066130_0, v0000023d63066130_0, v0000023d630669f0_0;
E_0000023d630643c0/1 .event anyedge, v0000023d630664f0_0, v0000023d630666d0_0, v0000023d63067990_0, v0000023d63067a30_0;
E_0000023d630643c0/2 .event anyedge, v0000023d63067c10_0;
E_0000023d630643c0 .event/or E_0000023d630643c0/0, E_0000023d630643c0/1, E_0000023d630643c0/2;
S_0000023d6303e2e0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v0000023d63067cb0_0 .net "a", 31 0, L_0000023d6305f740;  alias, 1 drivers
v0000023d63066c70_0 .net "b", 31 0, L_0000023d6305f2e0;  alias, 1 drivers
v0000023d63067d50_0 .net "sel", 0 0, L_0000023d630c4340;  1 drivers
v0000023d63067df0_0 .net "y", 31 0, L_0000023d630c3e40;  alias, 1 drivers
L_0000023d630c3e40 .functor MUXZ 32, L_0000023d6305f740, L_0000023d6305f2e0, L_0000023d630c4340, C4<>;
S_0000023d6303e470 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_0000023d6305f2e0 .functor NOT 32, L_0000023d6305f740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d630c1f70_0 .net "A", 31 0, L_0000023d6305f740;  alias, 1 drivers
v0000023d630c1b10_0 .net "Result", 31 0, L_0000023d6305f2e0;  alias, 1 drivers
S_0000023d63040110 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_0000023d6305f040 .functor OR 32, L_0000023d6305fc10, L_0000023d6305f740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023d630c2650_0 .net "A", 31 0, L_0000023d6305fc10;  alias, 1 drivers
v0000023d630c2b50_0 .net "B", 31 0, L_0000023d6305f740;  alias, 1 drivers
v0000023d630c2c90_0 .net "Result", 31 0, L_0000023d6305f040;  alias, 1 drivers
S_0000023d630402a0 .scope module, "slt" "SLT" 5 64, 12 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_0000023d6305ff20 .functor XOR 1, L_0000023d630c3a80, L_0000023d630c3b20, C4<0>, C4<0>;
L_0000023d6305f9e0 .functor XOR 1, L_0000023d6305ff20, L_0000023d630c4660, C4<0>, C4<0>;
L_0000023d6305fa50 .functor NOT 1, L_0000023d6305f9e0, C4<0>, C4<0>, C4<0>;
L_0000023d6305f820 .functor XOR 1, L_0000023d630c48e0, L_0000023d630c4660, C4<0>, C4<0>;
L_0000023d6305f3c0 .functor NOT 1, L_0000023d630c4200, C4<0>, C4<0>, C4<0>;
L_0000023d6305f900 .functor AND 1, L_0000023d6305fa50, L_0000023d6305f820, C4<1>, C4<1>;
L_0000023d6305fc80 .functor AND 1, L_0000023d6305f900, L_0000023d6305f3c0, C4<1>, C4<1>;
L_0000023d6305fac0 .functor XOR 1, L_0000023d630c48e0, L_0000023d6305fc80, C4<0>, C4<0>;
v0000023d630c11b0_0 .net "A", 0 0, L_0000023d630c4660;  1 drivers
v0000023d630c19d0_0 .net "ALUControl", 2 0, v0000023d630c3c60_0;  alias, 1 drivers
v0000023d630c1750_0 .net "B", 0 0, L_0000023d630c3b20;  1 drivers
v0000023d630c2470_0 .net "LT", 0 0, L_0000023d6305fac0;  alias, 1 drivers
v0000023d630c2ab0_0 .net "Overflow", 0 0, L_0000023d6305fc80;  alias, 1 drivers
v0000023d630c1e30_0 .net "Sum", 0 0, L_0000023d630c48e0;  1 drivers
v0000023d630c1930_0 .net *"_ivl_1", 0 0, L_0000023d630c3a80;  1 drivers
v0000023d630c26f0_0 .net *"_ivl_11", 0 0, L_0000023d630c4200;  1 drivers
v0000023d630c2790_0 .net *"_ivl_14", 0 0, L_0000023d6305f900;  1 drivers
v0000023d630c2dd0_0 .net *"_ivl_2", 0 0, L_0000023d6305ff20;  1 drivers
v0000023d630c2970_0 .net *"_ivl_4", 0 0, L_0000023d6305f9e0;  1 drivers
v0000023d630c2010_0 .net "gate1", 0 0, L_0000023d6305fa50;  1 drivers
v0000023d630c2d30_0 .net "gate2", 0 0, L_0000023d6305f820;  1 drivers
v0000023d630c2510_0 .net "gate3", 0 0, L_0000023d6305f3c0;  1 drivers
L_0000023d630c3a80 .part v0000023d630c3c60_0, 0, 1;
L_0000023d630c4200 .part v0000023d630c3c60_0, 1, 1;
S_0000023d63043660 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_0000023d63054250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000023d630f01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023d630c1cf0_0 .net/2u *"_ivl_0", 30 0, L_0000023d630f01f0;  1 drivers
v0000023d630c2a10_0 .net "in", 0 0, L_0000023d6305fac0;  alias, 1 drivers
v0000023d630c2830_0 .net "out", 31 0, L_0000023d630c4480;  alias, 1 drivers
L_0000023d630c4480 .concat [ 1 31 0 0], L_0000023d6305fac0, L_0000023d630f01f0;
    .scope S_0000023d62fedaa0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023d63066270, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000023d62fedaa0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023d63066270, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000023d62fedaa0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023d63066270, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000023d62fedaa0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023d63066270, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000023d62fedaa0;
T_4 ;
    %wait E_0000023d63064b40;
    %load/vec4 v0000023d63067490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d63066270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d63066270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d63066270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d63066270, 0, 4;
T_4.0 ;
    %load/vec4 v0000023d63067530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023d63066db0_0;
    %load/vec4 v0000023d63066450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d63066270, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023d63048ff0;
T_5 ;
    %wait E_0000023d630643c0;
    %load/vec4 v0000023d63066b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0000023d630673f0_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0000023d63067710_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0000023d63066bd0_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0000023d630664f0_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0000023d630666d0_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0000023d63067990_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0000023d63067a30_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0000023d63067c10_0;
    %store/vec4 v0000023d63066a90_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023d63034cb0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023d63034cb0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v0000023d630c3c60_0, v0000023d630c3300_0, v0000023d630c3940_0, v0000023d630c4a20_0, v0000023d630c4d40_0, v0000023d630c4700_0, v0000023d630c3800_0, v0000023d630c47a0_0, v0000023d630c3d00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d630c4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d630c3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d630c31c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d630c4ca0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d630c4ca0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023d630c3c60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d630c31c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023d630c3300_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023d630c3940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023d630c4a20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d630c4ca0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d630c4ca0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_1.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
