m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Ealignment_fifo
Z1 w1703237729
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 9044
Z5 dC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation
Z6 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd
Z7 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd
l0
L6 1
VBz5jeL=Z5afhM<JFPDaP?2
!s100 zZm94e3e>]@kGWCm_d7fD3
Z8 OW;C;2021.3;73
33
Z9 !s110 1704294861
!i10b 1
Z10 !s108 1704294861.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd|
Z12 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd|
!i113 1
Z13 o-2008 -explicit -work presynth -O0
Z14 tCvgOpt 0
Artl
R2
R3
R4
DEx4 work 14 alignment_fifo 0 22 Bz5jeL=Z5afhM<JFPDaP?2
!i122 9044
l118
L50 335
V=V<NC9:>B4Zj<1T=oQ<<j1
!s100 3]Z:XzkZSI=iiT_9F<G2L3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Pcmd_table
R3
R4
!i122 9096
w1692347255
R5
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
l0
L4 1
VhOo[O[7dE^4N0ZmkJIMCN1
!s100 [zd@ND?[O8^hGa=bh:]G>2
R8
33
Z15 !s110 1704294868
!i10b 1
Z16 !s108 1704294868.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!i113 1
R13
R14
Pcmd_table_trigger
R3
R4
!i122 9097
w1690484914
R5
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
V;o`e>PSi@K9:zi9BTFJAZ1
!s100 6EN8XCh0Fi03HZg6:0ze00
R8
33
R15
!i10b 1
R16
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R13
R14
Ecommunication_builder
Z17 w1690561916
Z18 DPx4 work 9 cmd_table 0 22 hOo[O[7dE^4N0ZmkJIMCN1
R2
R3
R4
!i122 7477
R5
Z19 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
Z20 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
l0
L8 1
VHIh1S8:4OI8=KPCVJ:U?@0
!s100 RE_7k@kF:@biS4nT9MSD@0
R8
33
Z21 !s110 1694693662
!i10b 1
Z22 !s108 1694693662.000000
Z23 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
Z24 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
!i113 1
R13
R14
Artl
R18
R2
R3
R4
DEx4 work 21 communication_builder 0 22 HIh1S8:4OI8=KPCVJ:U?@0
!i122 7477
l140
L42 875
VW:3H8ji4m0z>D^[N=6lZY3
!s100 SbgojG[nKJkDFOiIYUnLf2
R8
33
R21
!i10b 1
R22
R23
R24
!i113 1
R13
R14
Ecommunication_tx_arbiter2
Z25 w1692597958
R2
R3
R4
!i122 7547
R5
Z26 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
Z27 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
l0
L6 1
V9I]D;[n8kAMQRgibiB?GH3
!s100 H7gMYmGnf5;coW`=FEO8<1
R8
33
Z28 !s110 1694693669
!i10b 1
Z29 !s108 1694693669.000000
Z30 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
Z31 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 communication_tx_arbiter2 0 22 9I]D;[n8kAMQRgibiB?GH3
!i122 7547
l37
L31 135
VCome@Y2BXgD1M?^?APRga1
!s100 >K:81@K;O?H^JU0:HgObM2
R8
33
R28
!i10b 1
R29
R30
R31
!i113 1
R13
R14
vCOREFIFO_C0
Z32 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z33 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z34 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
Z35 L0 49 129
Z36 VDg1SIo80bB@j0V0VzS_@n1
Z37 OW;L;2021.3;73
r1
!s85 0
31
Z38 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
Z39 o-sv -work presynth -O0
R14
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R32
R33
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z40 L0 29 1457
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R32
R33
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z41 L0 28 1306
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R32
R33
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z42 L0 28 348
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R32
R33
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z43 L0 29 51
R36
R37
r1
!s85 0
31
Z44 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R32
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z45 L0 29 69
R36
R37
r1
!s85 0
31
R44
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R32
R33
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z46 L0 28 837
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R32
R33
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z47 L0 28 633
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R32
R33
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
Z48 L0 5 83
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R32
R33
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R34
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z49 L0 4 61
R36
R37
r1
!s85 0
31
R38
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C10
R32
R21
!i10b 1
!s100 MU`1e:K0Imc200[SCj4JO2
IM`jBLV_n_ZWBmFW>`1OS11
S1
R5
Z50 w1692432208
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
!i122 7475
Z51 L0 49 141
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10
vCOREFIFO_C10_COREFIFO_C10_0_COREFIFO
R32
R21
!i10b 1
!s100 `blRZM@2`:JMCY=R1UN5E1
IEP?]CFYMoNNlLVZM6?I9[3
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
!i122 7474
R40
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_async
R32
R21
!i10b 1
!s100 F2EmFMR@e?mDQE@FHFJQg3
IEf99IPB^7aGla6WJ1n=^B1
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
!i122 7471
R41
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_async
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_fwft
R32
Z52 !s110 1694693661
!i10b 1
!s100 5:HA:TZ9YUIGBleZB=CQ`3
IIZSA4FcIDgBMGdJK[fXa]2
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
!i122 7466
R42
R36
R37
r1
!s85 0
31
Z53 !s108 1694693661.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_fwft
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv
R32
R21
!i10b 1
!s100 V9Hc1_;2LWSGcYFcB:V780
I^hX61T@3fgcb7@b_P>gci2
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7470
R43
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_gray@to@bin@conv
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync
R32
R21
!i10b 1
!s100 <;24lDn:Y2kzhL9>CbhW03
IJIm>5Y4a@CLCMGb5<_9=21
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7469
R45
R36
R37
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_@nstages@sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync
R32
R52
!i10b 1
!s100 dWS3O6]NTJhc<ZAUCEK8V0
IBR>2>BilhO2O>g7g@hjfA0
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
!i122 7468
R46
R36
R37
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync_scntr
R32
R52
!i10b 1
!s100 >^T<cC_g:GiQiOeYfjB7`3
IG?mXY9W?l7j56kmKSdCaD0
S1
R5
R50
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7467
R47
R36
R37
r1
!s85 0
31
R53
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync_scntr
vCOREFIFO_C10_COREFIFO_C10_0_LSRAM_top
R32
R21
!i10b 1
!s100 2GO7T5CGigOUnTWa645o[2
IhH89<P9_d=o7:7`gPn]9n3
S1
R5
Z54 w1692432207
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
!i122 7472
R48
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@l@s@r@a@m_top
vCOREFIFO_C10_COREFIFO_C10_0_ram_wrapper
R32
R21
!i10b 1
!s100 4gIe:z[n`g3mXABh4zaFm2
Ih:E21z:li7L7B=^1_o<;73
S1
R5
R54
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
!i122 7473
Z55 L0 4 62
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_ram_wrapper
vCOREFIFO_C11
R32
Z56 !s110 1694693667
!i10b 1
!s100 R@5Fi6^LMIjcUio51=ORH2
I3Un]7?UAoGDzQ<3mKcVgH3
S1
R5
Z57 w1692603264
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
!i122 7526
R35
R36
R37
r1
!s85 0
31
Z58 !s108 1694693667.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11
vCOREFIFO_C11_COREFIFO_C11_0_COREFIFO
R32
R56
!i10b 1
!s100 ;alzkL_Hlf8gCJQhEC3W<1
I`S3En:3z_W=_]^I;=SF0z3
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
!i122 7525
R40
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_async
R32
R56
!i10b 1
!s100 j1EWkn7nn8Q@GiGlT3W4H2
IBZ:]d8zjiPMgUF_ngIPaF3
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
!i122 7519
R41
R36
R37
r1
!s85 0
31
Z59 !s108 1694693666.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_async
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_fwft
R32
R56
!i10b 1
!s100 fDUO=oAa3Bbi3z4ZAIQ7U0
I1UN7HILlG]6R_7BY^AK?F2
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
!i122 7521
R42
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_fwft
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_grayToBinConv
R32
Z60 !s110 1694693666
!i10b 1
!s100 Zj]]7@^GMnj2WQWk@WJRS3
IOfZPPi<<C?;a06c<JI7nU0
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7518
R43
R36
R37
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_gray@to@bin@conv
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_NstagesSync
R32
R60
!i10b 1
!s100 C56bR?IIzQ>1KWC6[1W8N2
IlNZNYCb0]33jnogmRncXL1
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7517
R45
R36
R37
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_@nstages@sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync
R32
R56
!i10b 1
!s100 R^6bUOG]f<c46NKfKn`NE3
IPJ9cj[1TU>QT_=60nJSD13
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
!i122 7520
R46
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr
R32
R56
!i10b 1
!s100 :UT]K5K?EN8V=k16JiHCK3
I0XVz]Ei4mh?;5CeGgP=zR3
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7522
R47
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync_scntr
vCOREFIFO_C11_COREFIFO_C11_0_LSRAM_top
R32
R56
!i10b 1
!s100 _EPe^2]Je8=`Tn:7J<XGU0
IS`a`Sz>2CnOH=Pf_l:ee40
S1
R5
R57
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
!i122 7523
R48
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@l@s@r@a@m_top
vCOREFIFO_C11_COREFIFO_C11_0_ram_wrapper
R32
R56
!i10b 1
!s100 JzP;67zNdONJZUH_I@4zJ2
IfiWYVEcN:3?]]Kd`188Z>3
S1
R5
w1692603263
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
!i122 7524
R49
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_ram_wrapper
vCOREFIFO_C12
R32
Z61 !s110 1704294862
!i10b 1
!s100 UMJQO[f0EIIG1LZJ:CNck3
Ic=3O?>?mm?0HH;eaYGjMB0
S1
R5
Z62 w1704197514
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v
!i122 9054
Z63 L0 49 135
R36
R37
r1
!s85 0
31
Z64 !s108 1704294862.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v|
!s101 -O0
!i113 1
R39
Z65 !s92 +incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core -sv -work presynth -O0
R14
n@c@o@r@e@f@i@f@o_@c12
vCOREFIFO_C12_COREFIFO_C12_0_COREFIFO
R32
R61
!i10b 1
!s100 2Dk7bPo5m<dJSe<PUlO482
I5FZQIY1]3TD00bZPIYF0e2
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v
!i122 9053
R40
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_async
R32
R61
!i10b 1
!s100 <JSLZCA;X]i1njfFMEGOb2
IPZ@bP:7CeW?lSe^hb^J3S1
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v
!i122 9049
R41
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_async
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
R32
R61
!i10b 1
!s100 XZR_GmJk=bM^eQDfQWHdK1
IM1;h2dD<<[c5Z22`G=f[l2
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v
!i122 9050
R42
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_fwft
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
R32
R61
!i10b 1
!s100 I;WjUd<ZL]ISoL35K6Kdi0
InBBl9i2QiD8kGChGYO:Ye1
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 9048
R43
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_gray@to@bin@conv
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
R32
R61
!i10b 1
!s100 0:HZn35UYV@J`EU9<OL]C2
I6LY816O[MY6PdUE5M:J7X0
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 9047
R45
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_@nstages@sync
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_sync
R32
R9
!i10b 1
!s100 GTX:Dfc:QZC]TmTA84=IK1
I0PPA;mokL`Unldg@SdH^b2
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v
!i122 9046
R46
R36
R37
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_sync
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
R32
R9
!i10b 1
!s100 6VO:3i5z>:1We2]PRZWDe3
IS24R=R9A3Dcb^Q;KKke5[2
S1
R5
R62
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 9045
R47
R36
R37
r1
!s85 0
31
R10
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_sync_scntr
vCOREFIFO_C12_COREFIFO_C12_0_LSRAM_top
R32
R61
!i10b 1
!s100 B@Wa`8>7YgOXX[zXabi0N0
IddNLg?n_leF]UUajjFhjG2
S1
R5
Z66 w1704197513
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v
!i122 9051
Z67 L0 5 60
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_@l@s@r@a@m_top
vCOREFIFO_C12_COREFIFO_C12_0_ram_wrapper
R32
R61
!i10b 1
!s100 FW2LL11K151JU`B=M5lFz1
I:7NC6MFNcmhSh:XNHTfbH0
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v
!i122 9052
R55
R36
R37
r1
!s85 0
31
R64
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_ram_wrapper
vCOREFIFO_C13
R32
Z68 !s110 1704294864
!i10b 1
!s100 6lK84j=b26V<f789EkT3N0
IAM9DbENER@X3UM]AciXmO0
S1
R5
Z69 w1704197842
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v
!i122 9064
R63
R36
R37
r1
!s85 0
31
Z70 !s108 1704294864.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13
vCOREFIFO_C13_COREFIFO_C13_0_COREFIFO
R32
R68
!i10b 1
!s100 j`=6Y6ZTZaLI16Pb84z4;0
InLoB4kU4WUQ_DTAGj`_j81
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v
!i122 9063
R40
R36
R37
r1
!s85 0
31
R70
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_async
R32
Z71 !s110 1704294863
!i10b 1
!s100 ClIEG8;:zj>eB1ZONfd<Q3
Il`4UWlPA<aYaa?7_QkLHk0
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v
!i122 9059
R41
R36
R37
r1
!s85 0
31
Z72 !s108 1704294863.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_async
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
R32
R71
!i10b 1
!s100 Zf6EBBzhB4:o=i:N2Y[3`0
IhPbdD`9]CRO=kS2Ah;Z873
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v
!i122 9060
R42
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_fwft
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
R32
R71
!i10b 1
!s100 =d9CAW2L7^9nTJMXo6kIn3
IQaHdjm;c3S1>YAPaXRSJX3
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 9058
R43
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_gray@to@bin@conv
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
R32
R71
!i10b 1
!s100 kCa3?ED@kJA`6lTk>4CS21
I6o=I;mi0UjS4RIHK3WfNR3
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 9057
R45
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_@nstages@sync
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_sync
R32
R71
!i10b 1
!s100 Fz`X[PdDdP^=6UBdia?8g2
Ib0MX3RA>VFPkiM8j4LKCH0
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v
!i122 9056
R46
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_sync
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
R32
R71
!i10b 1
!s100 B29bKNKd^E_zm3?<39^Zd0
I^aBOC^bK;l9_TD?Li42VB3
S1
R5
R69
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 9055
R47
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_sync_scntr
vCOREFIFO_C13_COREFIFO_C13_0_LSRAM_top
R32
R71
!i10b 1
!s100 kkU2bKnIGQ>aiiZ@:aEhf0
IH8gCH?ZXiKkgane0MXSWh0
S1
R5
Z73 w1704197841
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v
!i122 9061
L0 5 53
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_@l@s@r@a@m_top
vCOREFIFO_C13_COREFIFO_C13_0_ram_wrapper
R32
R68
!i10b 1
!s100 [9PlVNVGCcj@REA7NnQKP2
IYXk0f_8c;5Y@GcKMg;0L[2
S1
R5
R73
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v
!i122 9062
R55
R36
R37
r1
!s85 0
31
R72
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_ram_wrapper
vCOREFIFO_C4
R32
Z74 !s110 1694693664
!i10b 1
!s100 6QBb9`;PY37BAcDf<H?8]0
I1:n50LQ=LVeKeQAbD;BH@0
S1
R5
Z75 w1684176151
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 7493
R63
R36
R37
r1
!s85 0
31
Z76 !s108 1694693664.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R32
R74
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
IiHFM4iTCZT6AG[KK[LYLC0
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 7492
R40
R36
R37
r1
!s85 0
31
R76
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R32
Z77 !s110 1694693663
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
Ij<N[C[^hXE_QHFH7THBW[2
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 7486
R41
R36
R37
r1
!s85 0
31
Z78 !s108 1694693663.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R32
R77
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
If8N:<k?:h6^GjE^YNj;4z1
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 7488
R42
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R32
R77
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
I;S[Hc8GhnP1T?H0jCK`hV3
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7485
R43
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R32
R77
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
I:QS[nMhZH5=lT1IW`1Qf50
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7484
R45
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R32
R77
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
Ijj=k5eTk8Ab`:AX`eji_81
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 7487
R46
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R32
R77
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
IOd8>hji0UaUciOe@f4^kH3
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7489
R47
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R32
R77
!i10b 1
!s100 9gMCM>Pb]od3M83nAfAZa0
Ido2ZE1k@MHFdled249oO63
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 7490
L0 5 433
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R32
R74
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
ITKZlfCk3Ne82NSc>F__Kk2
S1
R5
R75
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 7491
R49
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R32
R60
!i10b 1
!s100 7RPjWY3=kcK=5QW79D86^1
IQabkD<1fUm<^EQH<=4hlU0
S1
R5
Z79 w1684176205
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 7511
R63
R36
R37
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R32
R60
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
Idi_X0C?Ibl2lPHVLc]8[83
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 7510
R40
R36
R37
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R32
Z80 !s110 1694693665
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
I6]>9h>VRR]HCheG<P3cOn2
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 7504
R41
R36
R37
r1
!s85 0
31
Z81 !s108 1694693665.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R32
R80
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
I=L=Cz=iGeELOG96d@iVeV1
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 7506
R42
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R32
R80
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
I743A;kfV>W8:oOFmY:_1:1
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7503
R43
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R32
R80
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
I=nTiJ>>jZgW`9lz==>YLJ0
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7502
R45
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R32
R80
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
I1I5V19RcRWQn;JA3@F?`K2
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 7505
R46
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R32
R80
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
I>PGMBhoedMb9Ka::Q4kc00
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7507
R47
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R32
R80
!i10b 1
!s100 zf6Ea0F:cWf55<PNA]K<@3
Ig0F=d5K<QhP8VlCX>L`<=0
S1
R5
R79
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 7508
L0 5 485
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R32
R60
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
IR<jcSWi8?JKiX@68hI<R22
S1
R5
w1684176204
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 7509
R49
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vCOREFIFO_C7
R32
Z82 !s110 1694693668
!i10b 1
!s100 Ckd8kbVZ;1S^:7<9Mzn>:3
II]__iJI@iNf1UPom@>QNa1
S1
R5
Z83 w1692180494
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
!i122 7536
R51
R36
R37
r1
!s85 0
31
Z84 !s108 1694693668.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7
vCOREFIFO_C7_COREFIFO_C7_0_COREFIFO
R32
R82
!i10b 1
!s100 Y7zkzPEQVPH;Zc]LP6<nk2
I0DFS6HiGFZB49K>zLii3Z1
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
!i122 7535
R40
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_async
R32
R82
!i10b 1
!s100 Ik3OAXf>>596JL5UbOYAc2
IOGRUH>noWa^Xj77CeIMCe1
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
!i122 7531
R41
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_async
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_fwft
R32
R82
!i10b 1
!s100 3CPZTlOlk1b4gCNK^UkcG2
I1?1Y;0f9i75a27PZHL2B73
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
!i122 7532
R42
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_fwft
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv
R32
R82
!i10b 1
!s100 31mRe<QoMaY9XkPPbGRh>0
IX2XgHA_8^5E3X8YfNQ7Z]1
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7530
R43
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_gray@to@bin@conv
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync
R32
R82
!i10b 1
!s100 EVfk=8CBB5ANbnBMmkXQT2
IQf9d3RUL72oHO]QRYlVEC0
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7529
R45
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_@nstages@sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync
R32
R56
!i10b 1
!s100 ^:Vm:;=55AM>Zf^KNJD`03
IVT`Z72VJVCND[jjF;k[9c3
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
!i122 7528
R46
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync_scntr
R32
R56
!i10b 1
!s100 45Z:ZBjMT2C_nZ=EbO:<Z3
I?dmKXN1^1VjHEL9[LnkG`0
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7527
R47
R36
R37
r1
!s85 0
31
R58
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync_scntr
vCOREFIFO_C7_COREFIFO_C7_0_LSRAM_top
R32
R82
!i10b 1
!s100 V;Gz@zZM[eTTaB26UezKS1
I9GXD]V<[aOch^GRN]PJN31
S1
R5
R83
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
!i122 7533
L0 5 85
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@l@s@r@a@m_top
vCOREFIFO_C7_COREFIFO_C7_0_ram_wrapper
R32
R82
!i10b 1
!s100 dhLZNM^GPRP?LT[2d2gd_1
Imo6SNPKNBb8?1Bf3fCb4C0
S1
R5
w1692180493
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
!i122 7534
R55
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_ram_wrapper
vCOREFIFO_C8
R32
R28
!i10b 1
!s100 ?mM9P[alb9VjMeZfke8>L1
I3WllY^8iab]_W8>ATE29g2
S1
R5
Z85 w1692944646
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
!i122 7546
L0 49 147
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8
vCOREFIFO_C8_COREFIFO_C8_0_COREFIFO
R32
R28
!i10b 1
!s100 z=Gc9h?3ZbjKcR<2I?G]P1
IIKVa?1M^?];H8UfUL@YSH1
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
!i122 7545
R40
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_async
R32
R28
!i10b 1
!s100 JCEc`c?AOX4gW4m`QeG2V0
IM>nPRZBb1?4eFLf93ghR;1
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
!i122 7542
R41
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_async
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_fwft
R32
R82
!i10b 1
!s100 zEez3XTnYEFPMo<cn[4=n3
IoMmJhh_T71k6<l36DIJ6^2
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
!i122 7537
R42
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_fwft
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv
R32
R28
!i10b 1
!s100 8Ogz;HW0Nm2VnK9chj8bz1
I1BG7IQmV=oYQARKgli;8N3
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7541
R43
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_gray@to@bin@conv
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync
R32
R28
!i10b 1
!s100 eKUWomINCR;GN>5D]l@2I3
IRA92SGDBmS@X4SCSQEUD<2
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7540
R45
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_@nstages@sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync
R32
R82
!i10b 1
!s100 cMk1O`1Mc7h9m6N_FE>O]0
I2n_j^4gXZNkdF=i8SEd=X0
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
!i122 7539
R46
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync_scntr
R32
R82
!i10b 1
!s100 IHh8ifaK0f9hkbCe2N<?l0
In=[OB4^H@GFTASeX?S4lF3
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7538
R47
R36
R37
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync_scntr
vCOREFIFO_C8_COREFIFO_C8_0_LSRAM_top
R32
R28
!i10b 1
!s100 FAHH^l[OHQYhz4=<PGUdi1
IfjX3`5JO9<W@R8TOn:GAP3
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
!i122 7543
L0 5 538
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@l@s@r@a@m_top
vCOREFIFO_C8_COREFIFO_C8_0_ram_wrapper
R32
R28
!i10b 1
!s100 <Dn29R3V4lAg2Bjf;5Yk`2
I<UH?`B0>NQdm[^K=32d^J2
S1
R5
R85
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
!i122 7544
R55
R36
R37
r1
!s85 0
31
R29
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_ram_wrapper
vCOREFIFO_Ctest
R32
Z86 !s110 1694693671
!i10b 1
!s100 CmX_Veh_Cc:FDdzg3KU4_1
IMYILUj<T_G=[PRQa?KHD90
S1
R5
Z87 w1692779268
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
!i122 7561
R63
R36
R37
r1
!s85 0
31
Z88 !s108 1694693671.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest
vCOREFIFO_Ctest_COREFIFO_Ctest_0_COREFIFO
R32
R86
!i10b 1
!s100 >zCmN7EBL?H;;<ohZ7FCD2
I?M2DGOo^Z@AHVLXYSZkk70
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
!i122 7560
R40
R36
R37
r1
!s85 0
31
Z89 !s108 1694693670.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@c@o@r@e@f@i@f@o
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_async
R32
Z90 !s110 1694693670
!i10b 1
!s100 cfGmKcL@mQjQKV3_Cg2k]3
I`>mBW>ma2E8c_aS;Q1bGX3
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
!i122 7557
R41
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_async
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_fwft
R32
R90
!i10b 1
!s100 :ScFjPRPDTilezR[kTobX2
I65YXmn?jDXZJR4I`>mMTB2
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
!i122 7552
R42
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_fwft
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_grayToBinConv
R32
R90
!i10b 1
!s100 dneidYRDP7_CbB=^:;dzB2
IF_R?9oWL99C6HBAzjeM=h1
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7556
R43
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_gray@to@bin@conv
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_NstagesSync
R32
R90
!i10b 1
!s100 3<md910;W1IWzDJPnei:53
IBAe=WizbE^;9BZ@[DIWF61
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7555
R45
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_@nstages@sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync
R32
R90
!i10b 1
!s100 4X2Ig;:Sf_zB`=A6;0E?j1
IgOD0mSkhk@^OnJ6l@HUk@1
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
!i122 7554
R46
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync_scntr
R32
R90
!i10b 1
!s100 m3BT8AS>]UOLzc`@eKd`D1
Ie8zBS?m];NfbA;]A8=FSY1
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7553
R47
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync_scntr
vCOREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top
R32
R90
!i10b 1
!s100 YKWKl9JElXLKBYNBjGKD>0
I4OBi0no:OeIY89dXNdE:=2
S1
R5
R87
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
!i122 7558
R67
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@l@s@r@a@m_top
vCOREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper
R32
R90
!i10b 1
!s100 E[B<=70=R33;i:aU?MNcT0
IZ4cIBEW:OMJLO_fa`?bMd2
S1
R5
w1692779267
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
!i122 7559
R55
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s101 -O0
!i113 1
R39
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_ram_wrapper
vCORELANEMSTR
R32
Z91 !s110 1704294866
!i10b 1
!s100 _6@jI0Y>RnebS75gX;VT]0
I<C8j2m]i:>G@CYd_?<:kQ1
S1
R5
Z92 w1690191645
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v
!i122 9083
L0 62 169
R36
R37
r1
!s85 0
31
Z93 !s108 1704294866.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@r
vCORELANEMSTRmode0
R32
R91
!i10b 1
!s100 ?:e<NGRWgjD4dEj4iofbI0
IoVT24h]_U@jkPH8zB]?Ld3
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v
Z94 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v
!i122 9080
L0 59 297
R36
R37
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode0
vCORELANEMSTRmode1
R32
R91
!i10b 1
!s100 hkWMO^75iejX1mM4IDh`a3
IAMMz`C>:]NUz;lHUc`o?h3
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v
R94
!i122 9081
L0 66 495
R36
R37
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode1
vCORELANEMSTRmode2
R32
R91
!i10b 1
!s100 Da[c3nOSTOYR`b8dYI>8Z1
I[HIIM5<]`Cd]TDU_OL:Dk3
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v
R94
!i122 9082
L0 38 232
R36
R37
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode2
vCORELCKMGT
R32
R68
!i10b 1
!s100 B884DIEe7WM`<7o=MTdWc3
IeWoOLfX4Chl=G:[KBo:8P1
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v
!i122 9068
L0 33 243
R36
R37
r1
!s85 0
31
R70
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@l@c@k@m@g@t
vCORERESET_PF_C2
R32
Z95 !s110 1703712279
!i10b 1
!s100 mWfSO6LjVDkB:85b9<W5H1
IlcLmbHe?boKIcO?V@]EkE3
S1
R5
Z96 w1693212663
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v
!i122 7981
L0 21 78
R36
R37
r1
!s85 0
31
Z97 !s108 1703712279.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c2
vCORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF
R32
R95
!i10b 1
!s100 `Hb]BMK785z`M];ADMSeC1
I5lYCM5UzJZ2c`[YojJT6P1
S1
R5
R96
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v
!i122 7980
L0 21 83
R36
R37
r1
!s85 0
31
R97
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c2_@c@o@r@e@r@e@s@e@t_@p@f_@c2_0_@c@o@r@e@r@e@s@e@t_@p@f
vCORERFD
R32
R91
!i10b 1
!s100 Z>?c3z<iHj>HmALYN^Ti91
IP_=5K2JBfkZ4zE_A5gB:S1
S1
R5
Z98 w1690191646
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v
!i122 9078
L0 30 162
R36
R37
r1
!s85 0
31
Z99 !s108 1704294865.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@d
vCORERFDbincnt
R32
Z100 !s110 1704294865
!i10b 1
!s100 S>IiA2YLJIgCA7kb919lU2
IVdEAMkLZ1innnAb1k[03:2
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v
!i122 9070
L0 26 57
R36
R37
r1
!s85 0
31
R70
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dbincnt
vCORERFDfrqerrarb
R32
R100
!i10b 1
!s100 2S[ez07SddfJ@A=GDCBK91
IKR2LGjMm?0ggb>zDEMF7k0
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v
!i122 9072
L0 26 74
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dfrqerrarb
vCORERFDgrycnt
R32
R68
!i10b 1
!s100 N3oFIe9aCWkIl?o1SldS61
IKDVRmZ3d2=]bcX5]k];j;3
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v
!i122 9069
L0 27 45
R36
R37
r1
!s85 0
31
R70
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dgrycnt
vCORERFDplsgen
R32
R100
!i10b 1
!s100 B0Q7oXF5mn[HKizY>m8<R0
IUCXZD^Sj=RNB6gB;K?4>E1
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v
!i122 9073
L0 26 39
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dplsgen
vCORERFDshcnt
R32
R100
!i10b 1
!s100 dI4;OLfXKFJEiDO03mCKK0
IQU_NaXbcjX:aATgXGFd6m1
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v
!i122 9074
L0 26 83
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dshcnt
vCORERFDsicr
R32
R100
!i10b 1
!s100 SI4^fAMEKi;e[iV<cEF5P3
ILeHC@naK2VHXA5:Z[DJd62
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v
!i122 9077
L0 23 131
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dsicr
vCORERFDsmplcnt
R32
R100
!i10b 1
!s100 kJhh9__RMIAVD_WdgND<E1
I>cY4az7IF?ZP_c^;nM<e91
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v
!i122 9071
L0 26 37
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dsmplcnt
vCORERFDsync
R32
R100
!i10b 1
!s100 >VlVV>eIaISOZ0mP_WfRn1
Ih_a@3AzzO5^L>1E4HDh781
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v
!i122 9076
L0 8 29
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dsync
vCORERFDsyncen
R32
R100
!i10b 1
!s100 <WVj?N^GL=V?VSnbbCH;C0
I:N]j0nF6EX77<n64<eZ2H0
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v
!i122 9075
L0 20 31
R36
R37
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v|
!s101 -O0
!i113 1
R39
R65
R14
n@c@o@r@e@r@f@dsyncen
vData_Block
R32
R60
!i10b 1
!s100 aOQmCSgZH5Lgb9cRdaMBS3
I61h6:eXX[hQhMRo?Nh;^O3
S1
R5
w1693511976
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
!i122 7516
L0 9 394
R36
R37
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R39
R14
n@data_@block
vDataSource_Transcievers
R32
R15
!i10b 1
!s100 G2J;A^d9EBjQCdDQ3hg9d3
Iln=_0FcDE5giFoM8P4M101
S1
R5
w1704213015
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v
!i122 9095
L0 9 316
R36
R37
r1
!s85 0
31
R16
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v|
!s101 -O0
!i113 1
R39
R65
R14
n@data@source_@transcievers
vEvent_Info_RAM_Block
R32
R77
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
IhRO6?cVZ?2g0:emciCk<S1
S1
R5
w1683628312
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 7482
L0 9 165
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R39
R14
n@event_@info_@r@a@m_@block
vfifo_for_test
R32
R86
!i10b 1
!s100 QS[961N3Q[Ac6>_VBG80A1
IfNB>k@25EJZ=f]IhDcSN53
S1
R5
w1692778760
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
!i122 7562
L0 9 77
R36
R37
r1
!s85 0
31
R88
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s101 -O0
!i113 1
R39
R14
Efifos_reader
Z101 w1684397237
R2
R3
R4
!i122 7483
R5
Z102 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
Z103 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
V>UdgQ25MIIPFizoRTO`cK3
!s100 mz>@Don7g7jNaYW_lkSKm2
R8
33
R77
!i10b 1
R78
Z104 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
Z105 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 fifos_reader 0 22 >UdgQ25MIIPFizoRTO`cK3
!i122 7483
l106
L54 511
V3BceB>ogzA0I8W]fX3RQB0
!s100 NzLUS6A0UcJL0Tc[TZi7T3
R8
33
R77
!i10b 1
R78
R104
R105
!i113 1
R13
R14
Eft601_fifo_interface
Z106 w1694693501
R2
R3
R4
!i122 7549
R5
Z107 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
Z108 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
l0
L8 1
Vnn]V?25L<2nCBjWLQU6<m0
!s100 Rzm[=g=KnObT1F<d[=Fn]0
R8
33
R90
!i10b 1
R29
Z109 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
Z110 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
!i113 1
R13
R14
Artl_ft601_fifo_interface
R2
R3
R4
DEx4 work 20 ft601_fifo_interface 0 22 nn]V?25L<2nCBjWLQU6<m0
!i122 7549
l46
L34 265
V;QV=VoYOfVne2UPjcbLU00
!s100 WBEiP`<fQ4?>U_`H?ZjhU2
R8
33
R90
!i10b 1
R29
R109
R110
!i113 1
R13
R14
Eftdi_to_fifo_interface
Z111 w1690914504
R2
R3
R4
!i122 7550
R5
Z112 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
Z113 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
l0
L6 1
V3bL3271>DH]Y`jnH9jo_62
!s100 ^dhfeY6gVXF6D<5]T[4B]1
R8
33
R90
!i10b 1
R89
Z114 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
Z115 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_to_fifo_interface 0 22 3bL3271>DH]Y`jnH9jo_62
!i122 7550
l24
L22 10
V7]M9mM9gjKE?=15GU]ZHA3
!s100 ]iUJlV<O:HaD9H;`4fOzf3
R8
33
R90
!i10b 1
R89
R114
R115
!i113 1
R13
R14
vInput_Data_Part
R32
R74
!i10b 1
!s100 hF8VIUD<QfF8W[2eHn7]E1
IViEJCfTnaMge_@FLmTAhz3
S1
R5
w1691395254
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 7495
L0 9 252
R36
R37
r1
!s85 0
31
R76
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R39
R14
n@input_@data_@part
Elaneoutextender
Z116 w1703269550
R2
R3
R4
!i122 9065
R5
Z117 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd
Z118 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd
l0
L6 1
V3Ez`dDP0F:HNl5`Uc:SnI0
!s100 9n2jl`mD<4=TWDoz89G_60
R8
33
R68
!i10b 1
R70
Z119 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd|
Z120 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 15 laneoutextender 0 22 3Ez`dDP0F:HNl5`Uc:SnI0
!i122 9065
l37
L25 28
Vm1l?3S?S8704hPLgDCNO]0
!s100 B]W<C:W>bNFNJ0EZ]^<X=3
R8
33
R68
!i10b 1
R70
R119
R120
!i113 1
R13
R14
vOneLane_Transciever
R32
Z121 !s110 1704294867
!i10b 1
!s100 OInnlK2n^?LJ:N>1Cd2C:2
I8ODQD@UK8AL:3_bzg:P3?3
S1
R5
w1704291022
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v
!i122 9089
L0 9 458
R36
R37
r1
!s85 0
31
Z122 !s108 1704294867.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v|
!s101 -O0
!i113 1
R39
R65
R14
n@one@lane_@transciever
vPF_CCC_C2
R32
Z123 !s110 1703712280
!i10b 1
!s100 U;BGCOb`Cz4mB[zY3Ua1]1
IJD`KI1^Dc9D>In]z^kKN?3
S1
R5
Z124 w1703711918
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v
!i122 7983
Z125 L0 263 70
R36
R37
r1
!s85 0
31
Z126 !s108 1703712280.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@c@c_@c2
vPF_CCC_C2_PF_CCC_C2_0_PF_CCC
R32
R123
!i10b 1
!s100 5WonTJ9KDPWU[7S1A42ST0
I;8o01hk;<EU5NmH1LmkcT0
S1
R5
R124
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v
!i122 7982
Z127 L0 5 64
R36
R37
r1
!s85 0
31
R97
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@c@c_@c2_@p@f_@c@c@c_@c2_0_@p@f_@c@c@c
vPF_CCC_C5
R32
R121
!i10b 1
!s100 Se8m[f3a9?=_T1>lho^k33
IKzoB8n?DYMc9P8d:TG50H1
S1
R5
Z128 w1703717676
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v
!i122 9091
R125
R36
R37
r1
!s85 0
31
R122
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@c@c_@c5
vPF_CCC_C5_PF_CCC_C5_0_PF_CCC
R32
R121
!i10b 1
!s100 <NGzBRI5=d0gSPCWeK0U=0
IQ0BNA4gCnGJ]C?e5Qd38l3
S1
R5
R128
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v
!i122 9090
R127
R36
R37
r1
!s85 0
31
R122
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@c@c_@c5_@p@f_@c@c@c_@c5_0_@p@f_@c@c@c
vPF_CCC_C6
R32
!s110 1703718410
!i10b 1
!s100 4ooaEKnb_CChnYDeH3b9j2
I]<3jX_AX=d2:?h9QW<]zn2
S1
R5
Z129 w1703717641
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v
!i122 8181
R125
R36
R37
r1
!s85 0
31
Z130 !s108 1703718409.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@c@c_@c6
vPF_CCC_C6_PF_CCC_C6_0_PF_CCC
R32
!s110 1703718409
!i10b 1
!s100 iN_`ld9V08]Gh:Sm]EYR[1
Ihj`zI8KOV>VU7heV5oJML1
S1
R5
R129
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v
!i122 8180
R127
R36
R37
r1
!s85 0
31
R130
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@c@c_@c6_@p@f_@c@c@c_@c6_0_@p@f_@c@c@c
vPF_CLK_DIV_C0
R32
Z131 !s110 1703712281
!i10b 1
!s100 8I[[18bPl?KY7J=ZR`HeO1
I0`FKzJZhkECVbC5b8cOg@2
S1
R5
Z132 w1693212718
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v
!i122 7985
Z133 L0 24 47
R36
R37
r1
!s85 0
31
R126
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@l@k_@d@i@v_@c0
vPF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV
R32
R123
!i10b 1
!s100 gj@5A93a7DH5[cVBdlck01
ILSBa;6<Tnc^D?fPEndZb@2
S1
R5
R132
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v
!i122 7984
Z134 L0 5 15
R36
R37
r1
!s85 0
31
R126
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@l@k_@d@i@v_@c0_@p@f_@c@l@k_@d@i@v_@c0_0_@p@f_@c@l@k_@d@i@v
vPF_CLK_DIV_C1
R32
Z135 !s110 1704199520
!i10b 1
!s100 ;lV8g9[nDzgzciR^W=::d3
IECiLUZMSBUhZ:Tem<2DRL2
S1
R5
Z136 w1703718702
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v
!i122 8594
R133
R36
R37
r1
!s85 0
31
Z137 !s108 1704199520.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@l@k_@d@i@v_@c1
vPF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV
R32
R135
!i10b 1
!s100 NbGR1zgmdY?o`YSe66_:f3
I9bAizXXhDOEW>gfzBjM2<0
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v
!i122 8593
R134
R36
R37
r1
!s85 0
31
R137
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@c@l@k_@d@i@v_@c1_@p@f_@c@l@k_@d@i@v_@c1_0_@p@f_@c@l@k_@d@i@v
vPF_DPSRAM_C2
R32
Z138 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
Z139 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
Z140 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z141 L0 75 86
R36
R37
r1
!s85 0
31
Z142 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R32
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R139
R140
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R36
R37
r1
!s85 0
31
R142
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R32
R74
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
I`P;AP6lJ97WmIXOYLXi]73
S1
R5
Z143 w1683632152
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 7497
R141
R36
R37
r1
!s85 0
31
R76
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R32
R74
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
Im1g>1]mF8U6`^R;jYRP;^3
S1
R5
R143
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 7496
L0 5 7622
R36
R37
r1
!s85 0
31
R76
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R32
R21
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
ITa=a7NP`>ECTOTmET4J0C2
S1
R5
Z144 w1683628298
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 7479
Z145 L0 75 78
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R32
R21
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
IKjJF[Pdg;OMLTY1EQ<h6K0
S1
R5
R144
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 7478
L0 5 65
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R32
R77
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
Ijc`9`_[EWTnIE6]aDcFP@1
S1
R5
Z146 w1683628097
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 7481
R145
R36
R37
r1
!s85 0
31
R78
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R32
R77
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
I@K=JnMY=m;l;E00XY?RcA2
S1
R5
R146
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 7480
L0 5 61
R36
R37
r1
!s85 0
31
R22
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R39
R14
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vPF_INIT_MONITOR_C1
R32
R131
!i10b 1
!s100 nhA]8NOeK]^AIK9b:OI`o3
Ilao_b>d198SUU3Jl8Rfhh1
S1
R5
Z147 w1693212640
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v
!i122 7987
L0 83 122
R36
R37
r1
!s85 0
31
Z148 !s108 1703712281.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1
vPF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR
R32
R131
!i10b 1
!s100 0XM64oQ;F42:VHojEgG=H1
IRYdSP1?4NaLb;nVd4Q>XW3
S1
R5
R147
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v
!i122 7986
L0 5 46
R36
R37
r1
!s85 0
31
R148
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1_@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1_0_@p@f_@i@n@i@t_@m@o@n@i@t@o@r
vPF_OSC_C0
R32
!s110 1704199521
!i10b 1
!s100 Tn:ESegDV4Z=WoMN2?C3j0
IkK^W>a:j?K]l8DWnU4jZS0
S1
R5
Z149 w1675846637
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v
!i122 8596
L0 27 30
R36
R37
r1
!s85 0
31
R137
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@o@s@c_@c0
vPF_OSC_C0_PF_OSC_C0_0_PF_OSC
R32
R135
!i10b 1
!s100 ]FVZP;QmRoYH[gI[Y1O_k3
IQV]n9DP>UO2QbJA[NFnW61
S1
R5
R149
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v
!i122 8595
L0 5 14
R36
R37
r1
!s85 0
31
R137
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@o@s@c_@c0_@p@f_@o@s@c_@c0_0_@p@f_@o@s@c
vPF_TX_PLL_C0
R32
!s110 1703712283
!i10b 1
!s100 LdKOdjg7@J1b1fCEA3=0I1
I_JM?4`R9hl@68H_DafE[M0
S1
R5
Z150 w1703712091
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v
!i122 7991
L0 50 72
R36
R37
r1
!s85 0
31
Z151 !s108 1703712282.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@t@x_@p@l@l_@c0
vPF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL
R32
!s110 1703712282
!i10b 1
!s100 j]`F2lG_0EHDSRS^`O1lJ3
ICY6Vlneh0Hc9B@6VDRhoE2
S1
R5
R150
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v
!i122 7990
L0 5 43
R36
R37
r1
!s85 0
31
R151
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@t@x_@p@l@l_@c0_@p@f_@t@x_@p@l@l_@c0_0_@p@f_@t@x_@p@l@l
vPF_TX_PLL_C1
R32
R68
!i10b 1
!s100 J2JE?OV;R=O4aAPE56dC]2
In0h2KU[QZlmPOiTDNLzjC1
S1
R5
Z152 w1704215217
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v
!i122 9067
L0 50 79
R36
R37
r1
!s85 0
31
R70
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@t@x_@p@l@l_@c1
vPF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL
R32
R68
!i10b 1
!s100 dzEhTgF;12FU0O=JoQLNc0
I2lG2IBhnM0z:Az<J<b74h0
S1
R5
R152
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v
!i122 9066
L0 5 45
R36
R37
r1
!s85 0
31
R70
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@t@x_@p@l@l_@c1_@p@f_@t@x_@p@l@l_@c1_0_@p@f_@t@x_@p@l@l
vPF_XCVR_APBLINK_V
R32
R91
!i10b 1
!s100 X?jh@Y?hM^[0k58z6S]IM2
I>=bkX3a3lo2:613n]Yc420
S1
R5
w1690191644
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v
!i122 9079
L0 21 54
R36
R37
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@x@c@v@r_@a@p@b@l@i@n@k_@v
vPF_XCVR_ERM_C5
R32
Z153 !s110 1703712288
!i10b 1
!s100 kQ9IgS=P?GWm0YDib:M4l0
IbHRjZCHSoM:GUUn]kM`CC0
S1
R5
Z154 w1693248651
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v
!i122 8009
L0 70 788
R36
R37
r1
!s85 0
31
Z155 !s108 1703712288.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c5
vPF_XCVR_ERM_C5_I_XCVR_PF_XCVR
R32
R153
!i10b 1
!s100 3]aO?l5CRXe1j^B;a=iWV0
ICi41O;[?eEVJNhDmF`cXX3
S1
R5
R154
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v
!i122 8008
L0 5 838
R36
R37
r1
!s85 0
31
R155
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c5_@i_@x@c@v@r_@p@f_@x@c@v@r
vPF_XCVR_ERM_C8
R32
R91
!i10b 1
!s100 2zkX[fld8`]7oKmYST9HG2
I3^ES9hTK6UKX0<PkD9hRA0
S1
R5
Z156 w1704290986
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v
!i122 9085
L0 70 469
R36
R37
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c8
vPF_XCVR_ERM_C8_I_XCVR_PF_XCVR
R32
R91
!i10b 1
!s100 QR87AnM;;2Pn]OAzJc4DC2
I7UiBaT6?:4jz6mR3Q91W>3
S1
R5
R156
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v
!i122 9084
L0 5 396
R36
R37
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v|
!s101 -O0
!i113 1
R39
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c8_@i_@x@c@v@r_@p@f_@x@c@v@r
Erxlanecontrol
Z157 w1704291927
R2
R3
R4
!i122 9086
R5
Z158 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd
Z159 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd
l0
L6 1
VACS9V2NWoUVVB0FD>A2aD1
!s100 ZlI>D8IGSMDA5M0JBUoHi3
R8
33
R121
!i10b 1
R93
Z160 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd|
Z161 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 rxlanecontrol 0 22 ACS9V2NWoUVVB0FD>A2aD1
!i122 9086
l98
L42 501
V_F7RZ66L:87Z[mLFTImSS0
!s100 3d?>@=MFJmP032O]K<IO<2
R8
33
R121
!i10b 1
R93
R160
R161
!i113 1
R13
R14
Erxmainlinkcontroller
R1
R2
R3
R4
!i122 9092
R5
Z162 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd
Z163 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd
l0
L6 1
VgKnaRjI7M=HIGYT:W3<US0
!s100 1n1P3D>?EXk^TMe?QG@_E3
R8
33
R121
!i10b 1
R122
Z164 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd|
Z165 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 rxmainlinkcontroller 0 22 gKnaRjI7M=HIGYT:W3<US0
!i122 9092
l56
L29 161
VDh2KBc1g<IB^KG77fd@5J1
!s100 eZA]g]P@kPcL6ClcFKDb]0
R8
33
R121
!i10b 1
R122
R164
R165
!i113 1
R13
R14
vSample_RAM_Block
R32
R80
!i10b 1
!s100 PQ_W]>dD@I:ZzfU[Za2_[0
IUD;6VR5mkbM;m1nibP>RA1
S1
R5
w1684395600
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 7500
L0 9 231
R36
R37
r1
!s85 0
31
R81
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R39
R14
n@sample_@r@a@m_@block
Esample_ram_block_decoder
Z166 w1683633429
R2
R3
R4
!i122 7498
R5
Z167 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z168 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R8
33
R74
!i10b 1
R76
Z169 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z170 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 7498
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R8
33
R74
!i10b 1
R76
R169
R170
!i113 1
R13
R14
Esample_ram_block_mux
Z171 w1683635492
R2
R3
R4
!i122 7499
R5
Z172 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z173 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R8
33
R80
!i10b 1
R76
Z174 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z175 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 7499
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R8
33
R80
!i10b 1
R76
R174
R175
!i113 1
R13
R14
vSRAM
R32
R138
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R139
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R36
R37
r1
!s85 0
31
Z176 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R39
R14
n@s@r@a@m
Esram_test
Z177 w1681818502
R3
R4
!i122 389
R139
Z178 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z179 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z180 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R8
33
R138
!i10b 1
R176
Z181 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z182 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R8
33
R138
!i10b 1
R176
R181
R182
!i113 1
R13
R14
Esynchronizer
Z183 w1675847088
R3
R4
!i122 9087
R5
Z184 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
Z185 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
l0
L4 1
VG>T8d6@N^^USZ8Ac50]0Z1
!s100 7>8g2A;Xn??L=40Yz3^I23
R8
33
R121
!i10b 1
R122
Z186 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
Z187 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
!i113 1
R13
R14
Aarch
R3
R4
DEx4 work 12 synchronizer 0 22 G>T8d6@N^^USZ8Ac50]0Z1
!i122 9087
l23
L19 21
V<ESh;;562;oh=`2T0Le_=2
!s100 Vh6aRY]20Xco8Z^6KGN^71
R8
33
R121
!i10b 1
R122
R186
R187
!i113 1
R13
R14
Esyncinb_handler
Z188 w1693244714
R2
R3
R4
!i122 8010
R5
Z189 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd
Z190 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd
l0
L6 1
V]K:B_YD3HRnazX6?kXzL60
!s100 omK13OfOGFZ;EAAI:PEIE0
R8
33
Z191 !s110 1703712289
!i10b 1
R155
Z192 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd|
Z193 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 15 syncinb_handler 0 22 ]K:B_YD3HRnazX6?kXzL60
!i122 8010
l49
L26 180
VD=>8WeROShaoN<g0acVI=2
!s100 OOV<f`043_ioJkFkTeeQ]0
R8
33
R191
!i10b 1
R155
R192
R193
!i113 1
R13
R14
Etb_data_block
Z194 w1684522467
Z195 DPx4 ieee 16 std_logic_textio 0 22 8]8<fKiYoHe;_IDO3kmNH2
R2
R3
R4
!i122 3680
R5
Z196 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
Z197 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
l0
Z198 L26 1
VIbUdBa>;oTnZ@fOLC8FT@1
!s100 o=o7?KAa[o1ZG_1:zdD`L1
R8
33
Z199 !s110 1684688610
!i10b 1
Z200 !s108 1684688610.000000
Z201 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
Z202 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R13
R14
Abehavioral
R195
R2
R3
R4
DEx4 work 13 tb_data_block 0 22 IbUdBa>;oTnZ@fOLC8FT@1
!i122 3680
l120
L29 316
VPa0IW`=M:2IHQ@7<iPbMG2
!s100 Hk883?0Q8H3S_Nb5VW=cg1
R8
33
R199
!i10b 1
R200
R201
R202
!i113 1
R13
R14
Etb_datablockwithfifo
Z203 w1692454408
R195
R2
R3
R4
!i122 4322
R5
Z204 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
Z205 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
l0
R198
V1FEznPJ6Uc]Fl<JT08Ykl1
!s100 4]9;`[]5iRGJlSUzi][bB3
R8
33
Z206 !s110 1692454536
!i10b 1
Z207 !s108 1692454536.000000
Z208 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
Z209 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
!i113 1
R13
R14
Abehavioral
R195
R2
R3
R4
DEx4 work 20 tb_datablockwithfifo 0 22 1FEznPJ6Uc]Fl<JT08Ykl1
!i122 4322
l131
L29 379
VeQ_n:g[YDF9O_WeYo5=V42
!s100 K;ScnGQC<DJRkKOGgYB2:3
R8
33
R206
!i10b 1
R207
R208
R209
!i113 1
R13
R14
Etb_datablockwithfifo_txarbiter
Z210 w1692598047
R195
R2
R3
R4
!i122 4799
R5
Z211 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
Z212 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
l0
R198
V6MZznc_kEBVL]zUKnIM5f0
!s100 LcZf=R6Ulgm>nPECD]C<C3
R8
33
Z213 !s110 1692598092
!i10b 1
Z214 !s108 1692598092.000000
Z215 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
Z216 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
!i113 1
R13
R14
Abehavioral
R195
R2
R3
R4
DEx4 work 30 tb_datablockwithfifo_txarbiter 0 22 6MZznc_kEBVL]zUKnIM5f0
!i122 4799
l192
L29 419
VX4o5XlJDWWJniG3XQQVoF3
!s100 aAEIn@i8>1?Y]B^kN8BI50
R8
33
R213
!i10b 1
R214
R215
R216
!i113 1
R13
R14
Etb_datablockwithfifo_usb_3_0
Z217 w1694673254
R195
R2
R3
R4
!i122 7563
R5
Z218 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
Z219 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
l0
R198
V^63V[^C]FmoibbETWX[M30
!s100 LJ4cia:l`H7J75[]8a9dV2
R8
33
R86
!i10b 1
R88
Z220 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
Z221 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
!i113 1
R13
R14
Abehavioral
R195
R2
R3
R4
DEx4 work 28 tb_datablockwithfifo_usb_3_0 0 22 ^63V[^C]FmoibbETWX[M30
!i122 7563
l246
L29 586
VcX@V8`j3_:XmndU1CQ>593
!s100 =Y7?P>b9Fh26Y0=9R9Wh`2
R8
33
R86
!i10b 1
R88
R220
R221
!i113 1
R13
R14
Etb_datasource_transciever
Z222 w1704294813
R3
R4
!i122 9098
R5
Z223 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd
Z224 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd
l0
R180
VW0ZLC:o:A4Yf=VH7g4oVE0
!s100 ALM58A=8CZjA5VTW<YzeR1
R8
33
R15
!i10b 1
R16
Z225 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd|
Z226 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
Z227 DEx4 work 25 tb_datasource_transciever 0 22 W0ZLC:o:A4Yf=VH7g4oVE0
!i122 9098
l95
Z228 L26 129
VaNM1jzW4AO5m@ofL;12]P0
!s100 W@b6@d<8BES^J[QedoFak0
R8
33
R15
!i10b 1
R16
R225
R226
!i113 1
R13
R14
Etb_transceiver
Z229 w1693216951
R3
R4
!i122 6568
R5
Z230 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd
Z231 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd
l0
R180
VKHbniM`?6QBVUTIJe`BO70
!s100 DYL1?OU63T5e^@G5KT:[L1
R8
33
Z232 !s110 1693244302
!i10b 1
Z233 !s108 1693244302.000000
Z234 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd|
Z235 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 14 tb_transceiver 0 22 KHbniM`?6QBVUTIJe`BO70
!i122 6568
l83
L26 108
V:cO3@l>PFoaloOVPe_XE80
!s100 gH403W@CMoLPg:fiooC>R1
R8
33
R232
!i10b 1
R233
R234
R235
!i113 1
R13
R14
Etb_transceiver_2
Z236 w1693247243
R3
R4
!i122 6712
R5
Z237 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd
Z238 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd
l0
R180
Vd^lAfcDZLB?0jW:Ofd;@J3
!s100 <7MoD<kzdAEU^6ai[;6n`3
R8
33
Z239 !s110 1693248852
!i10b 1
Z240 !s108 1693248852.000000
Z241 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd|
Z242 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_transceiver_2 0 22 d^lAfcDZLB?0jW:Ofd;@J3
!i122 6712
l72
L26 91
V0G6HZ^d=od1FZE?FGgZ2J0
!s100 UT0Ez:]Gh8UfK@N8Kc2HI0
R8
33
R239
!i10b 1
R240
R241
R242
!i113 1
R13
R14
Etb_transceiver_4
Z243 w1693326039
R3
R4
!i122 8015
R5
Z244 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd
Z245 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd
l0
R180
VgzJH^FlKNGNMD2R3_agi<2
!s100 ;F0SNl^IMAShiJQWnlQnG0
R8
33
Z246 !s110 1703712290
!i10b 1
Z247 !s108 1703712290.000000
Z248 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd|
Z249 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_transceiver_4 0 22 gzJH^FlKNGNMD2R3_agi<2
!i122 8015
l95
R228
VA8G7UzfDBk0TZ0=1g@CTA2
!s100 zJj`YHkKX=DQzZLbG5KF`3
R8
33
R246
!i10b 1
R247
R248
R249
!i113 1
R13
R14
Etb_uart_protocol
Z250 w1675888168
R3
R4
!i122 125
R0
Z251 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z252 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R180
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R8
33
Z253 !s110 1675888288
!i10b 1
Z254 !s108 1675888288.000000
Z255 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z256 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R8
33
R253
!i10b 1
R254
R255
R256
!i113 1
R13
R14
Etest_generator
Z257 w1681221647
R2
R3
R4
!i122 7501
R5
Z258 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
Z259 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R8
33
R80
!i10b 1
R81
Z260 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
Z261 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 7501
l43
Z262 L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R8
33
R80
!i10b 1
R81
R260
R261
!i113 1
R13
R14
Etest_generator_for_lanes
Z263 w1703256416
R2
R3
R4
!i122 9093
R5
Z264 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd
Z265 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd
l0
L6 1
Va6@YlG6CDb:=i8DAJMDj;2
!s100 1XzLCbCnM]l5Ak1:8]KXD3
R8
33
R121
!i10b 1
R122
Z266 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd|
Z267 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 24 test_generator_for_lanes 0 22 a6@YlG6CDb:=i8DAJMDj;2
!i122 9093
l43
R262
V717UK^gJ<k9873jJ5gRj73
!s100 1EN=3mLK_MMRI1n]jS5M_3
R8
33
R121
!i10b 1
R122
R266
R267
!i113 1
R13
R14
Etest_generator_xcvr
Z268 w1702025968
R2
R3
R4
!i122 8011
R5
Z269 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd
Z270 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd
l0
L6 1
VLcYRNZ`J52V[Z^`Y]3@RL0
!s100 7bSC?D0SkabdZblknM0GI2
R8
33
R191
!i10b 1
Z271 !s108 1703712289.000000
Z272 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd|
Z273 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 19 test_generator_xcvr 0 22 LcYRNZ`J52V[Z^`Y]3@RL0
!i122 8011
l46
L20 224
VW<lN?k36H8LEi]]=dc6X`2
!s100 LQ>n?D[DM;LjFSUML<A_41
R8
33
R191
!i10b 1
R271
R272
R273
!i113 1
R13
R14
vTransceiver
R32
R191
!i10b 1
!s100 `U3Oal1F8n_51IP9OhiC01
IWbc<J`M0E@6jiLEFa38gR2
S1
R5
w1703712140
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v
!i122 8012
L0 9 576
R36
R37
r1
!s85 0
31
R271
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v|
!s101 -O0
!i113 1
R39
R65
R14
n@transceiver
Etrigger_control
Z274 w1681052191
Z275 DPx4 work 17 cmd_table_trigger 0 22 ;o`e>PSi@K9:zi9BTFJAZ1
R2
R3
R4
!i122 7513
R5
Z276 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
Z277 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
VdlYgH]i<CRmzeC8mWR>hV0
!s100 CI?BG0Y4Z_hgR3>FW1@4B1
R8
33
R60
!i10b 1
R59
Z278 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
Z279 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R13
R14
Artl
R275
R2
R3
R4
DEx4 work 15 trigger_control 0 22 dlYgH]i<CRmzeC8mWR>hV0
!i122 7513
l84
L40 395
VQ>b0W<U^jJidYo9gzkFW00
!s100 WOa9CMDjc1:_X4[`OWB5N0
R8
33
R60
!i10b 1
R59
R278
R279
!i113 1
R13
R14
Etrigger_main
Z280 w1680980688
R2
R3
R4
!i122 7514
R5
Z281 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
Z282 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
VMY4^JAc9DP32i]^Jdo3Om0
!s100 l=3T^lYH9H5=`YGOnH1Cf1
R8
33
R60
!i10b 1
R59
Z283 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
Z284 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 trigger_main 0 22 MY4^JAc9DP32i]^Jdo3Om0
!i122 7514
l65
L40 300
VX[80S0ZJ^1Z>RJ]9:NYnW3
!s100 UNgmm8l<<Fo<8:znY9IEn2
R8
33
R60
!i10b 1
R59
R283
R284
!i113 1
R13
R14
vTrigger_Top_Part
R32
R60
!i10b 1
!s100 iD6A1:3ol;RDe;X]4cFCM3
IE70L[CGa?PjUMEEa>WaZd3
S1
R5
w1684176221
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 7515
L0 9 172
R36
R37
r1
!s85 0
31
R59
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R39
R14
n@trigger_@top_@part
Etrigger_unit
Z285 w1681221643
R2
R3
R4
!i122 7494
R5
Z286 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
Z287 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
VnNf4lKSb2TkP4UzRWf5eJ1
!s100 Q?hSTz4Rk4HYiQo5BZ^8=2
R8
33
R74
!i10b 1
R76
Z288 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
Z289 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 trigger_unit 0 22 nNf4lKSb2TkP4UzRWf5eJ1
!i122 7494
l59
L34 150
Vhb;WNLCg7HTaMz<JdR@;70
!s100 RT2c>8NeLj_[@4[?bfR]D2
R8
33
R74
!i10b 1
R76
R288
R289
!i113 1
R13
R14
Etxlanecontrol
Z290 w1704291970
R2
R3
R4
!i122 9088
R5
Z291 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd
Z292 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd
l0
L6 1
V4bbTYF@g=W<[0]:0EafTk1
!s100 DllUJ]FTcgk3C;UIeYLgl1
R8
33
R121
!i10b 1
R122
Z293 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd|
Z294 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 txlanecontrol 0 22 4bbTYF@g=W<[0]:0EafTk1
!i122 9088
l89
L39 447
VHToEXfWcbX@l=J2dch[9f0
!s100 zRncT?jJj_Q`a06<X]LDL1
R8
33
R121
!i10b 1
R122
R293
R294
!i113 1
R13
R14
Etxmainlinkcontroller
R1
R2
R3
R4
!i122 9094
R5
Z295 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd
Z296 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd
l0
L6 1
VG7X@oT>f<8fZ_XeO^XWN42
!s100 WXIC[Dg0@fIF0RBZhc6ed3
R8
33
R15
!i10b 1
R122
Z297 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd|
Z298 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 txmainlinkcontroller 0 22 G7X@oT>f<8fZ_XeO^XWN42
!i122 9094
l49
L25 140
ViIL4a:6e`Gk4Cb^6zzkce0
!s100 AZKheHeXAc_INSg`VQ62a2
R8
33
R15
!i10b 1
R122
R297
R298
!i113 1
R13
R14
vUART_Protocol
R32
R253
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R36
R37
r1
!s85 0
31
R254
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R39
R14
n@u@a@r@t_@protocol
Euart_rx_protocol
Z299 w1675886887
R2
R3
R4
!i122 122
R0
Z300 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z301 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R8
33
R33
!i10b 1
R38
Z302 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z303 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R8
33
R33
!i10b 1
R38
R302
R303
!i113 1
R13
R14
Euart_tx_protocol
Z304 w1675886362
R2
R3
R4
!i122 123
R0
Z305 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z306 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R8
33
R253
!i10b 1
R38
Z307 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z308 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R8
33
R253
!i10b 1
R38
R307
R308
!i113 1
R13
R14
vUSB_3_Protocol
R32
R90
!i10b 1
!s100 YkL[lVIXOCHE15kT=cJU:3
I<R9aK]MllN@OO7aJR4zHl3
S1
R5
w1694632464
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
!i122 7551
L0 9 278
R36
R37
r1
!s85 0
31
R89
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s101 -O0
!i113 1
R39
R14
n@u@s@b_3_@protocol
