$date
	Mon Jan  1 03:01:49 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! out [1:0] $end
$var reg 2 " in [1:0] $end
$var reg 1 # reset $end
$var reg 1 $ write $end
$scope module flipflop $end
$var wire 2 % in [1:0] $end
$var wire 2 & out [1:0] $end
$var wire 1 # reset $end
$var wire 1 $ write $end
$var reg 2 ' data [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
bx %
0$
1#
bx "
b0 !
$end
#1
0#
#3
b1 "
b1 %
#5
b1 !
b1 &
b1 '
1$
#6
0$
#8
b10 "
b10 %
#10
b10 !
b10 &
b10 '
1$
#11
0$
#15
