read -sv run_verilog_mid/adder_32b_18_69_c14bbbab42c4acee07e806b448f7df52.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_69_c14bbbab42c4acee07e806b448f7df52_yosys.v
