#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000189e739aa50 .scope module, "tb_sync_fifo" "tb_sync_fifo" 2 4;
 .timescale -9 -12;
P_00000189e73a4e00 .param/l "ADDR_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_00000189e73a4e38 .param/l "CLK_PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
P_00000189e73a4e70 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_00000189e73a4ea8 .param/l "DEPTH" 0 2 8, +C4<00000000000000000000000000010000>;
v00000189e73a16e0_0 .var "clk", 0 0;
v00000189e73a1780_0 .net "data_count", 4 0, L_00000189e73b6400;  1 drivers
v00000189e73a18c0_0 .net "empty", 0 0, L_00000189e7411810;  1 drivers
v00000189e73a1aa0_0 .net "full", 0 0, L_00000189e74118b0;  1 drivers
v00000189e74100f0_0 .net "rd_data", 7 0, v00000189e73a1460_0;  1 drivers
v00000189e74102d0_0 .var "rd_en", 0 0;
v00000189e7411770_0 .var "rst", 0 0;
v00000189e74104b0_0 .var "wr_data", 7 0;
v00000189e7410eb0_0 .var "wr_en", 0 0;
E_00000189e73a3d60 .event posedge, v00000189e73a1be0_0;
S_00000189e735bbc0 .scope module, "dut" "sync_fifo" 2 28, 3 2 0, S_00000189e739aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 5 "data_count";
P_00000189e735bd50 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_00000189e735bd88 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_00000189e735bdc0 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000010000>;
L_00000189e73b6400 .functor BUFZ 5, v00000189e73a1640_0, C4<00000>, C4<00000>, C4<00000>;
v00000189e73a1e60_0 .net *"_ivl_0", 31 0, L_00000189e7411590;  1 drivers
L_00000189e7411c48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189e73a1dc0_0 .net *"_ivl_11", 26 0, L_00000189e7411c48;  1 drivers
L_00000189e7411c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189e73a1960_0 .net/2u *"_ivl_12", 31 0, L_00000189e7411c90;  1 drivers
L_00000189e7411bb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189e73a1d20_0 .net *"_ivl_3", 26 0, L_00000189e7411bb8;  1 drivers
L_00000189e7411c00 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v00000189e73a1000_0 .net/2u *"_ivl_4", 31 0, L_00000189e7411c00;  1 drivers
v00000189e73a1f00_0 .net *"_ivl_8", 31 0, L_00000189e7410ff0;  1 drivers
v00000189e73a1be0_0 .net "clk", 0 0, v00000189e73a16e0_0;  1 drivers
v00000189e73a1640_0 .var "count", 4 0;
v00000189e73a10a0_0 .net "data_count", 4 0, L_00000189e73b6400;  alias, 1 drivers
v00000189e73a1820_0 .net "empty", 0 0, L_00000189e7411810;  alias, 1 drivers
v00000189e73a1a00 .array "fifo_mem", 15 0, 7 0;
v00000189e73a1500_0 .net "full", 0 0, L_00000189e74118b0;  alias, 1 drivers
v00000189e73a1460_0 .var "rd_data", 7 0;
v00000189e73a1140_0 .net "rd_en", 0 0, v00000189e74102d0_0;  1 drivers
v00000189e73a11e0_0 .var "rd_ptr", 3 0;
v00000189e73a1280_0 .net "rst", 0 0, v00000189e7411770_0;  1 drivers
v00000189e73a1320_0 .net "wr_data", 7 0, v00000189e74104b0_0;  1 drivers
v00000189e73a13c0_0 .net "wr_en", 0 0, v00000189e7410eb0_0;  1 drivers
v00000189e73a15a0_0 .var "wr_ptr", 3 0;
E_00000189e73a3aa0 .event posedge, v00000189e73a1280_0, v00000189e73a1be0_0;
L_00000189e7411590 .concat [ 5 27 0 0], v00000189e73a1640_0, L_00000189e7411bb8;
L_00000189e74118b0 .cmp/eq 32, L_00000189e7411590, L_00000189e7411c00;
L_00000189e7410ff0 .concat [ 5 27 0 0], v00000189e73a1640_0, L_00000189e7411c48;
L_00000189e7411810 .cmp/eq 32, L_00000189e7410ff0, L_00000189e7411c90;
    .scope S_00000189e735bbc0;
T_0 ;
    %wait E_00000189e73a3aa0;
    %load/vec4 v00000189e73a1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189e73a15a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000189e73a13c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000189e73a1500_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000189e73a1320_0;
    %load/vec4 v00000189e73a15a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189e73a1a00, 0, 4;
    %load/vec4 v00000189e73a15a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189e73a15a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000189e735bbc0;
T_1 ;
    %wait E_00000189e73a3aa0;
    %load/vec4 v00000189e73a1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189e73a11e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000189e73a1460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000189e73a1140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000189e73a1820_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000189e73a11e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000189e73a1a00, 4;
    %assign/vec4 v00000189e73a1460_0, 0;
    %load/vec4 v00000189e73a11e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000189e73a11e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000189e735bbc0;
T_2 ;
    %wait E_00000189e73a3aa0;
    %load/vec4 v00000189e73a1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000189e73a1640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000189e73a13c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000189e73a1500_0;
    %nor/r;
    %and;
T_2.7;
    %load/vec4 v00000189e73a1140_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v00000189e73a1820_0;
    %nor/r;
    %and;
T_2.8;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v00000189e73a1640_0;
    %assign/vec4 v00000189e73a1640_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v00000189e73a1640_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000189e73a1640_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000189e73a1640_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000189e73a1640_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000189e73a1640_0;
    %assign/vec4 v00000189e73a1640_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000189e739aa50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e73a16e0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000189e73a16e0_0;
    %inv;
    %store/vec4 v00000189e73a16e0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000189e739aa50;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e7411770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000189e74104b0_0, 0, 8;
    %vpi_call 2 55 "$display", "\012=== Synchronous FIFO Testbench ===\012" {0 0 0};
    %vpi_call 2 56 "$display", "Time\011Rst\011Wr_En\011Rd_En\011Wr_Data\011Rd_Data\011Full\011Empty\011Count" {0 0 0};
    %vpi_call 2 57 "$monitor", "%0t\011%b\011%b\011%b\011%h\011%h\011%b\011%b\011%0d", $time, v00000189e7411770_0, v00000189e7410eb0_0, v00000189e74102d0_0, v00000189e74104b0_0, v00000189e74100f0_0, v00000189e73a1aa0_0, v00000189e73a18c0_0, v00000189e73a1780_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e7411770_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "\012--- Test 1: Reset Complete ---" {0 0 0};
    %vpi_call 2 67 "$display", "\012--- Test 2: Writing 10 values to FIFO ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000189e73a3d60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %load/vec4 v00000189e74104b0_0;
    %addi 17, 0, 8;
    %store/vec4 v00000189e74104b0_0, 0, 8;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_00000189e73a3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %vpi_call 2 77 "$display", "\012--- Test 3: Reading 5 values from FIFO ---" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 5, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000189e73a3d60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_00000189e73a3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %vpi_call 2 87 "$display", "\012--- Test 4: Simultaneous Read and Write ---" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 5, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000189e73a3d60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %load/vec4 v00000189e74104b0_0;
    %addi 17, 0, 8;
    %store/vec4 v00000189e74104b0_0, 0, 8;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %wait E_00000189e73a3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %vpi_call 2 100 "$display", "\012--- Test 5: Filling FIFO completely ---" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000189e74104b0_0, 0, 8;
    %pushi/vec4 20, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000189e73a3d60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %load/vec4 v00000189e74104b0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000189e74104b0_0, 0, 8;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %wait E_00000189e73a3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e7410eb0_0, 0, 1;
    %vpi_call 2 112 "$display", "\012--- Test 6: Emptying FIFO completely ---" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 20, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000189e73a3d60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %wait E_00000189e73a3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000189e74102d0_0, 0, 1;
    %vpi_call 2 122 "$display", "\012--- Test 7: Verify Empty State ---" {0 0 0};
    %delay 30000, 0;
    %vpi_call 2 125 "$display", "\012=== All Tests Complete ===\012" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000189e739aa50;
T_5 ;
    %vpi_call 2 132 "$dumpfile", "sync_fifo.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000189e739aa50 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000189e739aa50;
T_6 ;
    %wait E_00000189e73a3d60;
    %load/vec4 v00000189e7410eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v00000189e73a1aa0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 139 "$display", "WARNING at %0t: Write attempted when FIFO is FULL!", $time {0 0 0};
T_6.0 ;
    %load/vec4 v00000189e74102d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v00000189e73a18c0_0;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %vpi_call 2 141 "$display", "WARNING at %0t: Read attempted when FIFO is EMPTY!", $time {0 0 0};
T_6.3 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
