// Seed: 1503380697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd91,
    parameter id_4 = 32'd27
) (
    input wire id_0
    , id_6,
    output wand _id_1,
    output logic id_2[id_4 : id_1],
    output supply0 id_3,
    input supply0 _id_4
);
  id_7 :
  assert property (@(-1'b0) 1 ? -1 : 1 & (-1'b0) !== -1) id_2 <= -1;
  time id_8[-1 : -1 'b0];
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_6,
      id_8,
      id_6,
      id_7,
      id_7,
      id_6,
      id_8,
      id_8,
      id_6,
      id_6
  );
endmodule
