library ieee;
use ieee.std_logic_1164.all;

entity Adder1bit is
        port( A, B, Cin: in  std_logic;
              S, Cout: out std_logic 
				 );
end Adder1bit;

architecture behavior of Adder1bit is
	begin
        sum <=  (not a and not b and cin) or (not a and b and not cin) or (a and not b and not cin) or (a and b and cin);
        cout <= (not a and b and cin) or (a and not b and cin) or (a and b and not cin) or (a and b and cin);
end behavior;