
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nghielme' on host 'yavin.cern.ch' (Linux_x86_64 version 5.4.0-146-generic) on Tue Mar 28 15:09:15 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed'
Sourcing Tcl script 'add_fixed_xilinx.tcl'
INFO: [HLS 200-1510] Running: open_project -reset add_fixed_xilinx 
INFO: [HLS 200-10] Creating and opening project '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx'.
INFO: [HLS 200-1510] Running: set_top add_fixed_top 
INFO: [HLS 200-1510] Running: add_files add_fixed.cpp -cflags -O2 -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -DAC_TYPES_INIT -std=c++14 
INFO: [HLS 200-10] Adding design file 'add_fixed.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb add_fixed_test.cpp -cflags -O2 -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -DAC_TYPES_INIT -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'add_fixed_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset add_fixed_xilinx_solution 
INFO: [HLS 200-10] Creating and opening solution '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 41939
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../add_fixed_test.cpp in debug mode
   Compiling ../../../../add_fixed.cpp in debug mode
   Generating csim.exe
a = 2.100000000000000088817841970012523233890533447265625
b = 2.20000000000000017763568394002504646778106689453125
a + b = 4.300000000000000266453525910037569701671600341796875
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.96 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.22 seconds; current allocated memory: 0.000 MB.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 748.301 MB.
INFO: [HLS 200-10] Analyzing design file 'add_fixed.cpp' ... 
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:376:73)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:380:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:422:73)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:426:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:498:61)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:521:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:523:70)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:560:65)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:593:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:595:74)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:71)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:75)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:70)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:68)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1168:69)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:51)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:210)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:105)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:193)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:131)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:279)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1294:108)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:120)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:134)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:120)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:120)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:134)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:137)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:143)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:143)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:63)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:66)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:66)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:74)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:72)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:77)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:160)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:103)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:173)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:108)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1865:74)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1871:147)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1887:83)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:175)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:103)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1933:63)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1958:63)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:69)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2416:69)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2563:144)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2603:144)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:71)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4333:250)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4384:346)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:116)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4873:257)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:155:80)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:160:79)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:172:80)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:97)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:97)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:90)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:91)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:94)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:98)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:89)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:87)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:70)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:229)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:124)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:213)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:125)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:151)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:299)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:139)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:153)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:139)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:139)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:153)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:156)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:162)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:162)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:82)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:85)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:85)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:94)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:91)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:96)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:179)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:122)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:192)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:127)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:194)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:122)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:88)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:90)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:135)
WARNING: [HLS 207-5292] unused parameter 'x' (../ac_types/include/ac_int.h:4898:105)
WARNING: [HLS 207-5292] unused parameter 'x' (../ac_types/include/ac_int.h:4918:99)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:155:98)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:160:97)
WARNING: [HLS 207-4704] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:172:98)
WARNING: [HLS 207-5292] unused parameter 'x' (./../ac_types/include/ac_fixed.h:1830:116)
WARNING: [HLS 207-5292] unused parameter 'x' (./../ac_types/include/ac_fixed.h:1839:110)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.64 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.01 seconds; current allocated memory: 754.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ac_private::iv<9, false>::iv()' into 'ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:297:17)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'bool ac_private::iv_uadd_n<8, 9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1334:26)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'bool ac_private::iv_uadd_n<8, 9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1334:62)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'bool ac_private::iv_uadd_n<8, 9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1334:52)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'bool ac_private::iv_add_int_carry<8, 9, false, 9, false>(ac_private::iv_base<9, false> const&, int, bool, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1309:38)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'bool ac_private::iv_add_int_carry<8, 9, false, 9, false>(ac_private::iv_base<9, false> const&, int, bool, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1310:15)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_uadd_n<8, 9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' into 'void ac_private::iv_add<9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1360:26)
INFO: [HLS 214-131] Inlining function 'bool ac_private::iv_add_int_carry<8, 9, false, 9, false>(ac_private::iv_base<9, false> const&, int, bool, ac_private::iv_base<9, false>&)' into 'void ac_private::iv_add<9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1361:21)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_add<9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1361:47)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_add<9, false, 9, false, 9, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false> const&, ac_private::iv_base<9, false>&)' into 'void ac_private::iv<9, false>::add<9, false, 9, false>(ac_private::iv<9, false> const&, ac_private::iv<9, false>&) const' (../ac_types/include/ac_int.h:2440:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_base<9, false>::bit_adjust<282, true>()' (../ac_types/include/ac_int.h:478:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<9, false>::bit_adjust<282, true>()' into 'ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' (./../ac_types/include/ac_fixed.h:126:27)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<9, false>::add<9, false, 9, false>(ac_private::iv<9, false> const&, ac_private::iv<9, false>&) const' into 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::rt<281, 127, true>::plus ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::operator+<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (./../ac_types/include/ac_fixed.h:757:19)
INFO: [HLS 214-131] Inlining function 'ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::rt<281, 127, true>::plus ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::operator+<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (./../ac_types/include/ac_fixed.h:762:12)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_base<9, false>::bit_adjust<281, true>()' (../ac_types/include/ac_int.h:478:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<9, false>::bit_adjust<281, true>()' into 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' (./../ac_types/include/ac_fixed.h:126:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<9, false>::iv()' into 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:307:55)
INFO: [HLS 214-131] Inlining function 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:364:13)
INFO: [HLS 214-131] Inlining function 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0> const&)' into 'void add<ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> >(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>&)' (./add_fixed.h:6:11)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1334_1' (../ac_types/include/ac_int.h:1334:42) in function 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::operator+<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>' completely with a factor of 8 (./../ac_types/include/ac_fixed.h:749:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<9, false>::iv_base()' into 'ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' (./../ac_types/include/ac_fixed.h:298:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<282, 128, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed()' into 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::rt<281, 127, true>::plus ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::operator+<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' (./../ac_types/include/ac_fixed.h:749:0)
INFO: [HLS 214-178] Inlining function 'ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::rt<281, 127, true>::plus ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>::operator+<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&) const' into 'void add<ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> >(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>&)' (./add_fixed.h:5:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<9, false>::iv_base()' into 'void add<ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> >(ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> const&, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>&)' (./add_fixed.h:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'res' with compact=bit mode in 320-bits (add_fixed.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b' with compact=bit mode in 320-bits (add_fixed.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'a' with compact=bit mode in 320-bits (add_fixed.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.76 seconds; current allocated memory: 755.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 755.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 756.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'add<ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> >' into 'add_fixed_top' (add_fixed.cpp:6) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 758.980 MB.
INFO: [XFORM 203-602] Inlining function 'add<ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0>, ac_fixed<281, 127, true, (ac_q_mode)0, (ac_o_mode)0> >' into 'add_fixed_top' (add_fixed.cpp:6) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 782.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_fixed_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_fixed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 782.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_fixed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_fixed_top/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_fixed_top/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'add_fixed_top/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_fixed_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_fixed_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 782.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 782.410 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 782.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for add_fixed_top.
INFO: [VLOG 209-307] Generating Verilog RTL for add_fixed_top.
INFO: [HLS 200-789] **** Estimated Fmax: 29.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.87 seconds. CPU system time: 0.71 seconds. Elapsed time: 7.6 seconds; current allocated memory: 34.109 MB.
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: cosim_design -tool xsim -rtl verilog -trace_level none 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling add_fixed_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_add_fixed_top.cpp
   Compiling add_fixed.cpp_pre.cpp.tb.cpp
   Compiling apatb_add_fixed_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
a = 2.100000000000000088817841970012523233890533447265625
b = 2.20000000000000017763568394002504646778106689453125
a + b = 4.300000000000000266453525910037569701671600341796875
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_add_fixed_top_top glbl -Oenable_linking_all_libraries -prj add_fixed_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s add_fixed_top 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/add_fixed_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_add_fixed_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/add_fixed_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_fixed_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.add_fixed_top
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_add_fixed_top_top
Compiling module work.glbl
Built simulation snapshot add_fixed_top

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/add_fixed_top/xsim_script.tcl
# xsim {add_fixed_top} -autoloadwcfg -tclbatch {add_fixed_top.tcl}
Time resolution is 1 ps
source add_fixed_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "225000"
// RTL Simulation : 1 / 1 [100.00%] @ "375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 675 ns : File "/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/sim/verilog/add_fixed_top.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 28 15:09:47 2023...
INFO: [COSIM 212-316] Starting C post checking ...
a = 2.100000000000000088817841970012523233890533447265625
b = 2.20000000000000017763568394002504646778106689453125
a + b = 4.300000000000000266453525910037569701671600341796875
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 10.68 seconds. CPU system time: 1.27 seconds. Elapsed time: 12.29 seconds; current allocated memory: 5.867 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:09:56 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module add_fixed_top
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "50.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:add_fixed_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project add_fixed_xilinx
# dict set report_options hls_solution add_fixed_xilinx_solution
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-28 15:10:21 CEST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 28 15:10:21 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Mar 28 15:10:21 2023] Launched synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/runme.log
[Tue Mar 28 15:10:21 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41939
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 540659
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2447.176 ; gain = 362.766 ; free physical = 36182 ; free virtual = 51119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3450.961; parent = 2451.148; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-539813-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-539813-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.113 ; gain = 435.703 ; free physical = 36121 ; free virtual = 51058
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3519.930; parent = 2520.117; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.957 ; gain = 450.547 ; free physical = 36059 ; free virtual = 50997
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.773; parent = 2534.961; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.957 ; gain = 450.547 ; free physical = 36059 ; free virtual = 50997
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.773; parent = 2534.961; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.957 ; gain = 0.000 ; free physical = 36106 ; free virtual = 51044
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/add_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/add_fixed_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.895 ; gain = 0.000 ; free physical = 36070 ; free virtual = 51008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2607.895 ; gain = 0.000 ; free physical = 36070 ; free virtual = 51007
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 35564 ; free virtual = 50502
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 35535 ; free virtual = 50473
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 35525 ; free virtual = 50463
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 35498 ; free virtual = 50437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 35039 ; free virtual = 49983
Synthesis current peak Physical Memory [PSS] (MB): peak = 1721.308; parent = 1568.193; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34740 ; free virtual = 49667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.522; parent = 1633.566; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34735 ; free virtual = 49662
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.742; parent = 1633.799; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34731 ; free virtual = 49659
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34070 ; free virtual = 49013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34077 ; free virtual = 49020
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34078 ; free virtual = 49021
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34066 ; free virtual = 49009
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34063 ; free virtual = 49006
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34062 ; free virtual = 49006
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34059 ; free virtual = 49003
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.841; parent = 1634.096; children = 153.114
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.695; parent = 2575.883; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2607.895 ; gain = 450.547 ; free physical = 34106 ; free virtual = 49049
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2607.895 ; gain = 523.484 ; free physical = 34099 ; free virtual = 49042
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2607.895 ; gain = 0.000 ; free physical = 34088 ; free virtual = 49031
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.895 ; gain = 0.000 ; free physical = 34163 ; free virtual = 49107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 56353e34
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2607.895 ; gain = 858.047 ; free physical = 34363 ; free virtual = 49306
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:11:33 2023...
[Tue Mar 28 15:11:43 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 2088.496 ; gain = 0.000 ; free physical = 35577 ; free virtual = 50514
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-03-28 15:11:43 CEST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.465 ; gain = 0.000 ; free physical = 35188 ; free virtual = 50125
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/add_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/add_fixed_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.945 ; gain = 0.000 ; free physical = 35255 ; free virtual = 50192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-03-28 15:11:47 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/add_fixed_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/add_fixed_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/add_fixed_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2891.863 ; gain = 549.918 ; free physical = 35133 ; free virtual = 50078
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/add_fixed_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/add_fixed_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/add_fixed_top_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.01%  | OK     |
#  | FD                                                        | 50%       | 0.29%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 2      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/report/add_fixed_top_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-03-28 15:11:53 CEST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-03-28 15:11:53 CEST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-03-28 15:11:53 CEST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-03-28 15:11:53 CEST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-03-28 15:11:53 CEST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-03-28 15:11:53 CEST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-03-28 15:11:53 CEST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 539 309 0 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 539 AVAIL_FF 106400 FF 309 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/report/verilog/add_fixed_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             add_fixed_xilinx
Solution:            add_fixed_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Tue Mar 28 15:11:53 CEST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            539
FF:             309
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      1.689
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-03-28 15:11:53 CEST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Tue Mar 28 15:11:54 2023] Launched impl_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/runme.log
[Tue Mar 28 15:11:54 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41939
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2080.539 ; gain = 0.000 ; free physical = 32064 ; free virtual = 47015
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.918 ; gain = 0.000 ; free physical = 30923 ; free virtual = 45879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 9af35b30
----- Checksum: PlaceDB: 00000000 ShapeSum: 9af35b30 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2719.918 ; gain = 1072.840 ; free physical = 30923 ; free virtual = 45879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2821.574 ; gain = 91.750 ; free physical = 30850 ; free virtual = 45806

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16cbf1fa6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.574 ; gain = 0.000 ; free physical = 30847 ; free virtual = 45804

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16cbf1fa6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30658 ; free virtual = 45607
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16cbf1fa6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30658 ; free virtual = 45607
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45607
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45606
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45606
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f2b32bc5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30657 ; free virtual = 45606
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611
Ending Logic Optimization Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611
Ending Netlist Obfuscation Task | Checksum: 15ce4ac0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.512 ; gain = 0.000 ; free physical = 30662 ; free virtual = 45611
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30753 ; free virtual = 45703
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89672a29

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30753 ; free virtual = 45703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30753 ; free virtual = 45703

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15ca5a3b

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3163.570 ; gain = 0.000 ; free physical = 30717 ; free virtual = 45667

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f4f707d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30749 ; free virtual = 45699

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f4f707d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30757 ; free virtual = 45707
Phase 1 Placer Initialization | Checksum: 1f4f707d

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30768 ; free virtual = 45718

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9a03e568

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30910 ; free virtual = 45859

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2dbfe6d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30909 ; free virtual = 45859

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2dbfe6d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3170.598 ; gain = 7.027 ; free physical = 30909 ; free virtual = 45859

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: bff68f75

Time (s): cpu = 00:00:38 ; elapsed = 00:00:07 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30682 ; free virtual = 45633

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30673 ; free virtual = 45624

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: bff68f75

Time (s): cpu = 00:00:38 ; elapsed = 00:00:08 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30669 ; free virtual = 45619
Phase 2.4 Global Placement Core | Checksum: 731d1e47

Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30580 ; free virtual = 45531
Phase 2 Global Placement | Checksum: 731d1e47

Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30580 ; free virtual = 45531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bb7f1f70

Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30569 ; free virtual = 45520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1093ece9f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30556 ; free virtual = 45507

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1222573bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30553 ; free virtual = 45504

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100f85266

Time (s): cpu = 00:00:48 ; elapsed = 00:00:09 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30553 ; free virtual = 45504

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: db38bb83

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30548 ; free virtual = 45499

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: db38bb83

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30547 ; free virtual = 45498

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fa8f9911

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30547 ; free virtual = 45498
Phase 3 Detail Placement | Checksum: fa8f9911

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30547 ; free virtual = 45498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cac97f25

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=47.740 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16e799b53

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30435 ; free virtual = 45492
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1191541cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30434 ; free virtual = 45491
Phase 4.1.1.1 BUFG Insertion | Checksum: cac97f25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=47.740. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491
Phase 4.1 Post Commit Optimization | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30434 ; free virtual = 45491

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491
Phase 4.3 Placer Reporting | Checksum: cb118121

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30540 ; free virtual = 45491

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13eae510f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30540 ; free virtual = 45491
Ending Placer Task | Checksum: b9348fdc

Time (s): cpu = 00:00:49 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30539 ; free virtual = 45490
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.602 ; gain = 15.031 ; free physical = 30564 ; free virtual = 45515
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30559 ; free virtual = 45511
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30531 ; free virtual = 45483
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30521 ; free virtual = 45472
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30503 ; free virtual = 45455
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3178.602 ; gain = 0.000 ; free physical = 30495 ; free virtual = 45448
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2fcd65b3 ConstDB: 0 ShapeSum: 89672a29 RouteDB: 0
WARNING: [Route 35-198] Port "a[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: a6567216 NumContArr: 5fb0aac5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 106071cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.641 ; gain = 63.480 ; free physical = 30931 ; free virtual = 45880

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 106071cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3293.641 ; gain = 72.480 ; free physical = 30890 ; free virtual = 45838

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 106071cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3293.641 ; gain = 72.480 ; free physical = 30889 ; free virtual = 45838
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d0a03284

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3307.523 ; gain = 86.363 ; free physical = 30796 ; free virtual = 45745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=47.868 | TNS=0.000  | WHS=0.240  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 186
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 186
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12cbbcd6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30759 ; free virtual = 45708

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12cbbcd6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30760 ; free virtual = 45708
Phase 3 Initial Routing | Checksum: 18c0fd4e5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30809 ; free virtual = 45758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.552 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30807 ; free virtual = 45756
Phase 4 Rip-up And Reroute | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30807 ; free virtual = 45756

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30810 ; free virtual = 45759

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30811 ; free virtual = 45760
Phase 5 Delay and Skew Optimization | Checksum: 2678d3f9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30812 ; free virtual = 45761

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29ba6c6b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30871 ; free virtual = 45820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=46.552 | TNS=0.000  | WHS=0.300  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29ba6c6b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30869 ; free virtual = 45818
Phase 6 Post Hold Fix | Checksum: 29ba6c6b6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30869 ; free virtual = 45817

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00875013 %
  Global Horizontal Routing Utilization  = 0.00616971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27e20d410

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30896 ; free virtual = 45845

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27e20d410

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.523 ; gain = 88.363 ; free physical = 30896 ; free virtual = 45845

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 240bc5116

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 104.371 ; free physical = 30926 ; free virtual = 45874

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=46.552 | TNS=0.000  | WHS=0.300  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 240bc5116

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 104.371 ; free physical = 30958 ; free virtual = 45906
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 104.371 ; free physical = 30985 ; free virtual = 45933

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3325.531 ; gain = 146.930 ; free physical = 30982 ; free virtual = 45931
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3325.531 ; gain = 0.000 ; free physical = 31890 ; free virtual = 46841
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:12:45 2023...
[Tue Mar 28 15:12:56 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.96 ; elapsed = 00:01:02 . Memory (MB): peak = 2987.746 ; gain = 0.000 ; free physical = 31615 ; free virtual = 46566
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-03-28 15:12:56 CEST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.746 ; gain = 0.000 ; free physical = 31599 ; free virtual = 46550
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3205.863 ; gain = 0.000 ; free physical = 30951 ; free virtual = 46053
Restored from archive | CPU: 0.050000 secs | Memory: 0.700623 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3205.863 ; gain = 0.000 ; free physical = 30951 ; free virtual = 46052
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.863 ; gain = 0.000 ; free physical = 30946 ; free virtual = 46047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-03-28 15:12:56 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/add_fixed_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/add_fixed_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/add_fixed_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/add_fixed_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/add_fixed_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/add_fixed_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/add_fixed_top_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.01%  | OK     |
#  | FD                                                        | 50%       | 0.29%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 2      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/report/add_fixed_top_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-03-28 15:12:58 CEST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-03-28 15:12:58 CEST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-03-28 15:12:58 CEST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-03-28 15:12:58 CEST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-03-28 15:12:58 CEST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-03-28 15:12:58 CEST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-03-28 15:12:58 CEST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 144 539 309 0 0 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 144 AVAIL_LUT 53200 LUT 539 AVAIL_FF 106400 FF 309 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/add_fixed/add_fixed_xilinx/add_fixed_xilinx_solution/impl/report/verilog/add_fixed_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             add_fixed_xilinx
Solution:            add_fixed_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Tue Mar 28 15:12:58 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          144
LUT:            539
FF:             309
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      1.689
CP achieved post-implementation: 3.448
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-03-28 15:12:58 CEST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=46.552372, worst hold slack (WHS)=0.300199, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-03-28 15:12:58 CEST
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:12:58 2023...
INFO: [HLS 200-802] Generated output file add_fixed_xilinx/add_fixed_xilinx_solution/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 101.98 seconds. CPU system time: 7.05 seconds. Elapsed time: 201.09 seconds; current allocated memory: 5.121 MB.
INFO: [HLS 200-112] Total CPU user time: 122.2 seconds. Total CPU system time: 9.53 seconds. Total elapsed time: 234.09 seconds; peak allocated memory: 793.398 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Mar 28 15:13:09 2023...
