// Seed: 864499498
module module_0 (
    output tri id_0,
    output tri0 id_1
    , id_17,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input uwire id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri1 id_14,
    input wor id_15
);
  wire [1 : ""] id_18 = -1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  logic id_3 = {id_0, -1} == id_0;
  initial $unsigned(20);
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
