Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: switch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "switch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "switch"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : switch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\switch_atriber.v" into library work
Parsing module <switch_atriber>.
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\crossbar.v" into library work
Parsing module <crossbar>.
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\switch.v" into library work
Parsing module <switch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <switch>.

Elaborating module <crossbar>.

Elaborating module <switch_atriber>.
WARNING:HDLCompiler:413 - "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\switch_atriber.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <switch>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\switch.v".
        N_BIT_SEL = 3
        N_REGISTER = 3
        DATA_WIDTH = 8
    Summary:
	no macro.
Unit <switch> synthesized.

Synthesizing Unit <crossbar>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\crossbar.v".
        DATA_WIDTH = 8
        N_BIT_SEL = 3
    Found 8-bit 7-to-1 multiplexer for signal <Out_L> created at line 40.
    Found 8-bit 7-to-1 multiplexer for signal <Out_N> created at line 49.
    Found 8-bit 7-to-1 multiplexer for signal <Out_W> created at line 58.
    Found 8-bit 7-to-1 multiplexer for signal <Out_S> created at line 67.
    Found 8-bit 7-to-1 multiplexer for signal <Out_E> created at line 76.
    Summary:
	inferred   5 Multiplexer(s).
Unit <crossbar> synthesized.

Synthesizing Unit <switch_atriber>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\switch_atriber.v".
        N_BIT_SEL = 3
        N_REGISTER = 3
    Found 3-bit register for signal <select_N>.
    Found 3-bit register for signal <select_E>.
    Found 3-bit register for signal <select_W>.
    Found 3-bit register for signal <select_S>.
    Found 3-bit register for signal <select_L>.
    Found 3-bit register for signal <count>.
    Found 1-bit register for signal <grant_L>.
    Found 1-bit register for signal <grant_N>.
    Found 1-bit register for signal <grant_E>.
    Found 1-bit register for signal <grant_W>.
    Found 1-bit register for signal <grant_S>.
    Found 3-bit adder for signal <count[2]_GND_3_o_add_63_OUT> created at line 170.
    Found 3-bit 5-to-1 multiplexer for signal <count[2]_X_3_o_wide_mux_2_OUT> created at line 78.
    Found 3-bit comparator greater for signal <count[2]_PWR_3_o_LessThan_2_o> created at line 75
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <switch_atriber> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 5
 3-bit register                                        : 6
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 12
 3-bit 2-to-1 multiplexer                              : 6
 3-bit 5-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <switch_atriber>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <switch_atriber> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 11
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 5-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <switch> ...

Optimizing unit <switch_atriber> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block switch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : switch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      LUT2                        : 2
#      LUT3                        : 5
#      LUT5                        : 56
#      LUT6                        : 72
# FlipFlops/Latches                : 23
#      FDC                         : 3
#      FDCE                        : 10
#      FDPE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 101
#      IBUF                        : 56
#      OBUF                        : 45

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  126800     0%  
 Number of Slice LUTs:                  135  out of  63400     0%  
    Number used as Logic:               135  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    135
   Number with an unused Flip Flop:     112  out of    135    82%  
   Number with an unused LUT:             0  out of    135     0%  
   Number of fully used LUT-FF pairs:    23  out of    135    17%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         102
 Number of bonded IOBs:                 102  out of    210    48%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.944ns (Maximum Frequency: 339.702MHz)
   Minimum input arrival time before clock: 2.969ns
   Maximum output required time after clock: 1.901ns
   Maximum combinational path delay: 1.345ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.944ns (frequency: 339.702MHz)
  Total number of paths / destination ports: 1148 / 43
-------------------------------------------------------------------------
Delay:               2.944ns (Levels of Logic = 5)
  Source:            SA/count_1 (FF)
  Destination:       SA/grant_S (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SA/count_1 to SA/grant_S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             26   0.361   0.485  SA/count_1 (SA/count_1)
     LUT6:I4->O           10   0.097   0.337  SA/Mmux_count[2]_X_3_o_wide_mux_2_OUT31 (SA/Mmux_count[2]_X_3_o_wide_mux_2_OUT3)
     LUT3:I2->O            4   0.097   0.393  SA/Mmux_count[2]_X_3_o_wide_mux_2_OUT32 (SA/count[2]_X_3_o_wide_mux_2_OUT<2>)
     LUT6:I4->O            6   0.097   0.579  SA/select_W[2]_select_W[2]_mux_29_OUT<1>1 (SA/select_W[2]_select_W[2]_mux_29_OUT<1>)
     LUT6:I2->O            1   0.097   0.295  SA/select_L[2]_select_S[2]_OR_22_o2 (SA/select_L[2]_select_S[2]_OR_22_o2)
     LUT5:I4->O            1   0.097   0.000  SA/select_L[2]_select_S[2]_OR_22_o3 (SA/select_L[2]_select_S[2]_OR_22_o)
     FDCE:D                    0.008          SA/grant_S
    ----------------------------------------
    Total                      2.944ns (0.854ns logic, 2.090ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1445 / 43
-------------------------------------------------------------------------
Offset:              2.969ns (Levels of Logic = 6)
  Source:            request_W<1> (PAD)
  Destination:       SA/grant_S (FF)
  Destination Clock: clk rising

  Data Path: request_W<1> to SA/grant_S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.411  request_W_1_IBUF (request_W_1_IBUF)
     LUT2:I0->O            8   0.097   0.725  SA/_n0180<2>1_SW0 (N2)
     LUT6:I0->O            1   0.097   0.379  SA/count[2]_GND_3_o_equal_4_o<2>1_SW3 (N21)
     LUT5:I3->O            6   0.097   0.579  SA/Mmux_select_L[2]_count[2]_mux_27_OUT21 (SA/select_L[2]_count[2]_mux_27_OUT<1>)
     LUT6:I2->O            1   0.097   0.379  SA/select_L[2]_select_S[2]_OR_18_o1 (SA/select_L[2]_select_S[2]_OR_18_o1)
     LUT5:I3->O            1   0.097   0.000  SA/select_L[2]_select_S[2]_OR_18_o3 (SA/select_L[2]_select_S[2]_OR_18_o)
     FDCE:D                    0.008          SA/grant_W
    ----------------------------------------
    Total                      2.969ns (0.494ns logic, 2.475ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 205 / 45
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 3)
  Source:            SA/select_L_0 (FF)
  Destination:       Out_L<7> (PAD)
  Source Clock:      clk rising

  Data Path: SA/select_L_0 to Out_L<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            18   0.361   0.772  SA/select_L_0 (SA/select_L_0)
     LUT6:I0->O            1   0.097   0.295  ST/Mmux_Out_L11 (ST/Mmux_Out_L1)
     LUT5:I4->O            1   0.097   0.279  ST/Mmux_Out_L12 (Out_L_0_OBUF)
     OBUF:I->O                 0.000          Out_L_0_OBUF (Out_L<0>)
    ----------------------------------------
    Total                      1.901ns (0.555ns logic, 1.346ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 200 / 40
-------------------------------------------------------------------------
Delay:               1.345ns (Levels of Logic = 4)
  Source:            In_N<7> (PAD)
  Destination:       Out_L<7> (PAD)

  Data Path: In_N<7> to Out_L<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.575  In_N_7_IBUF (In_N_7_IBUF)
     LUT6:I2->O            1   0.097   0.295  ST/Mmux_Out_L81 (ST/Mmux_Out_L8)
     LUT5:I4->O            1   0.097   0.279  ST/Mmux_Out_L82 (Out_L_7_OBUF)
     OBUF:I->O                 0.000          Out_L_7_OBUF (Out_L<7>)
    ----------------------------------------
    Total                      1.345ns (0.195ns logic, 1.150ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.944|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.53 secs
 
--> 

Total memory usage is 4691328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

