<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='576' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='590' u='w' c='_ZN4llvm14SchedRemainder5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2496' u='r' c='_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2506' u='r' c='_ZNK4llvm20GenericSchedulerBase19shouldReduceLatencyERKNS0_10CandPolicyERNS_13SchedBoundaryEbRj'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2543' u='r' c='_ZN4llvm20GenericSchedulerBase9setPolicyERNS0_10CandPolicyEbRNS_13SchedBoundaryEPS3_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2812' u='r' c='_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2820' u='r' c='_ZN4llvm16GenericScheduler19checkAcyclicLatencyEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2840' u='w' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2844' u='r' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2845' u='w' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2847' u='r' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2849' u='r' c='_ZN4llvm16GenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3343' u='w' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3347' u='r' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3348' u='w' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3350' u='r' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3352' u='r' c='_ZN4llvm20PostGenericScheduler13registerRootsEv'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='575'>// Critical path through the DAG in expected latency.</doc>
