

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Thu Nov 27 09:35:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        7|  20.000 ns|  70.000 ns|    3|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_run_single_head_fu_136  |run_single_head  |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     118|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     117|    4549|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     132|    -|
|Register         |        -|     -|      99|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     216|    4799|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |grp_run_single_head_fu_136  |run_single_head  |        0|   0|  117|  4549|    0|
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |Total                       |                 |        0|   0|  117|  4549|    0|
    +----------------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |and_ln208_fu_249_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_113                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_call_state5    |       and|   0|  0|   2|           1|           1|
    |icmp_ln199_fu_169_p2             |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln203_fu_200_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln207_fu_237_p2             |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln208_fu_243_p2             |      icmp|   0|  0|  15|           8|           1|
    |ap_condition_109                 |        or|   0|  0|   2|           1|           1|
    |head_ctx_ref_we0                 |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 118|          84|          44|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  31|          6|    1|          6|
    |ap_phi_mux_empty_phi_fu_128_p4      |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln203_phi_fu_118_p4  |  14|          3|   51|        153|
    |head_ctx_ref_address0               |   9|          2|    2|          4|
    |head_ctx_ref_address0_local         |  14|          3|    2|          6|
    |head_ctx_ref_ce0                    |   9|          2|    1|          2|
    |head_ctx_ref_d0                     |   9|          2|   52|        104|
    |head_ctx_ref_d0_local               |  14|          3|   52|        156|
    |head_ctx_ref_we0                    |   9|          2|    1|          2|
    |phi_ln203_reg_115                   |   9|          2|   51|        102|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 132|         28|  214|        538|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln208_reg_301                        |   1|   0|    1|          0|
    |ap_CS_fsm                                |   5|   0|    5|          0|
    |grp_run_single_head_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |head_ctx_ref_addr_reg_284                |   2|   0|    2|          0|
    |icmp_ln199_reg_275                       |   1|   0|    1|          0|
    |icmp_ln207_reg_297                       |   1|   0|    1|          0|
    |layer_idx_read_reg_267                   |  32|   0|   32|          0|
    |phi_ln203_reg_115                        |  51|   0|   51|          0|
    |shl_ln_reg_289                           |   2|   0|    5|          3|
    |start_r_read_reg_262                     |   1|   0|    1|          0|
    |trunc_ln202_reg_279                      |   2|   0|    2|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  99|   0|  102|          3|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|head_ctx_ref_address0  |  out|    2|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_ce0       |  out|    1|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_we0       |  out|    1|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_d0        |  out|   52|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_q0        |   in|   52|   ap_memory|            head_ctx_ref|         array|
|group_idx              |   in|   32|     ap_none|               group_idx|        scalar|
|layer_idx              |   in|   32|     ap_none|               layer_idx|        scalar|
|start_r                |   in|    1|     ap_none|                 start_r|        scalar|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln181 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:181]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i52 %head_ctx_ref"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 16 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 17 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 18 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %group_idx_read, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln199 = icmp_sgt  i30 %tmp, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 20 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %if.end, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:199]   --->   Operation 21 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 22 'zext' 'zext_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 23 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i52 %head_ctx_ref, i64 0, i64 %zext_ln202" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 24 'getelementptr' 'head_ctx_ref_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 25 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln199)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln202, i3 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:202]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 27 'load' 'head_ctx_ref_load' <Predicate = (!icmp_ln199)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i52 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 28 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i52 %head_ctx_ref_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 29 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.01ns)   --->   "%icmp_ln203 = icmp_eq  i32 %trunc_ln203_1, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 30 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln199)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %if.then3, void %if.end4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 31 'br' 'br_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %head_ctx_ref_load, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 32 'bitselect' 'tmp_28' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i19.i32, i1 %tmp_28, i19 0, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 33 'bitconcatenate' 'or_ln6' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 34 'zext' 'zext_ln11' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln11 = store i52 %or_ln6, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:11->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:204]   --->   Operation 35 'store' 'store_ln11' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln205 = br void %if.end4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:205]   --->   Operation 36 'br' 'br_ln205' <Predicate = (!icmp_ln199 & !icmp_ln203)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln203 = phi i51 %zext_ln11, void %if.then3, i51 %trunc_ln203, void %if.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:203]   --->   Operation 37 'phi' 'phi_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i51.i32.i32, i51 %phi_ln203, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln207 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 39 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln199)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %if.then6, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:207]   --->   Operation 40 'br' 'br_ln207' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%icmp_ln208 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 41 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.28ns)   --->   "%and_ln208 = and i1 %icmp_ln208, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 42 'and' 'and_ln208' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln218 = br void %if.then6._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 43 'br' 'br_ln218' <Predicate = (icmp_ln207) | (icmp_ln199)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i1.i51, i1 %and_ln208, i51 %phi_ln203" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 44 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln208 = store i52 %or_ln, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 45 'store' 'store_ln208' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 52> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.44>
ST_4 : Operation 46 [2/2] (1.44ns)   --->   "%head_done = call i1 @run_single_head, i52 %head_ctx_ref, i5 %shl_ln, i32 %layer_idx_read, i1 %and_ln208, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 46 'call' 'head_done' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 47 [1/2] (1.25ns)   --->   "%head_done = call i1 @run_single_head, i52 %head_ctx_ref, i5 %shl_ln, i32 %layer_idx_read, i1 %and_ln208, i1 %Q_started, i1 %K_started, i1 %V_started, i1 %att_scores_started, i1 %val_scale_started, i1 %softmax_started, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:209]   --->   Operation 47 'call' 'head_done' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 1.25> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln218 = br i1 %head_done, void %if.then6._crit_edge1, void %if.then6._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 48 'br' 'br_ln218' <Predicate = (!icmp_ln199 & !icmp_ln207)> <Delay = 0.42>
ST_5 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln218 = br void %if.then6._crit_edge1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 49 'br' 'br_ln218' <Predicate = (head_done) | (icmp_ln207) | (icmp_ln199)> <Delay = 0.42>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = phi i1 1, void %if.then6._crit_edge, i1 0, void %if.then6"   --->   Operation 50 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln223 = ret i1 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 51 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ head_ctx_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ group_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Q_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ K_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ V_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ att_scores_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ val_scale_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ softmax_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ att_value_started]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap   ) [ 000000]
spectopmodule_ln181 (spectopmodule ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000]
specinterface_ln0   (specinterface ) [ 000000]
start_r_read        (read          ) [ 001000]
layer_idx_read      (read          ) [ 001111]
group_idx_read      (read          ) [ 000000]
tmp                 (partselect    ) [ 000000]
icmp_ln199          (icmp          ) [ 011111]
br_ln199            (br            ) [ 000000]
zext_ln202          (zext          ) [ 000000]
trunc_ln202         (trunc         ) [ 001000]
head_ctx_ref_addr   (getelementptr ) [ 001100]
shl_ln              (bitconcatenate) [ 000111]
head_ctx_ref_load   (load          ) [ 000000]
trunc_ln203         (trunc         ) [ 000000]
trunc_ln203_1       (trunc         ) [ 000000]
icmp_ln203          (icmp          ) [ 001000]
br_ln203            (br            ) [ 000000]
tmp_28              (bitselect     ) [ 000000]
or_ln6              (bitconcatenate) [ 000000]
zext_ln11           (zext          ) [ 000000]
store_ln11          (store         ) [ 000000]
br_ln205            (br            ) [ 000000]
phi_ln203           (phi           ) [ 000100]
trunc_ln            (partselect    ) [ 000000]
icmp_ln207          (icmp          ) [ 001111]
br_ln207            (br            ) [ 000000]
icmp_ln208          (icmp          ) [ 000000]
and_ln208           (and           ) [ 000111]
br_ln218            (br            ) [ 000000]
or_ln               (bitconcatenate) [ 000000]
store_ln208         (store         ) [ 000000]
head_done           (call          ) [ 000001]
br_ln218            (br            ) [ 000000]
br_ln218            (br            ) [ 000000]
empty               (phi           ) [ 000000]
ret_ln223           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="head_ctx_ref">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="group_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="start_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Q_started">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_started"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K_started">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_started"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_started">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_started"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="att_scores_started">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_scores_started"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="val_scale_started">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_scale_started"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="softmax_started">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_started"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="att_value_started">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="att_value_started"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i52.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i1.i51"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_single_head"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="start_r_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_r_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="layer_idx_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="group_idx_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_idx_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="head_ctx_ref_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="52" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="head_ctx_ref_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="52" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="head_ctx_ref_load/1 store_ln11/2 store_ln208/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="phi_ln203_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="51" slack="1"/>
<pin id="117" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln203 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="phi_ln203_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="51" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln203/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="empty_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_run_single_head_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="52" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="2"/>
<pin id="140" dir="0" index="3" bw="32" slack="3"/>
<pin id="141" dir="0" index="4" bw="1" slack="2"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="0" index="8" bw="1" slack="0"/>
<pin id="146" dir="0" index="9" bw="1" slack="0"/>
<pin id="147" dir="0" index="10" bw="1" slack="0"/>
<pin id="148" dir="0" index="11" bw="1" slack="0"/>
<pin id="149" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="head_done/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="30" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln199_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="30" slack="0"/>
<pin id="171" dir="0" index="1" bw="30" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln202_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln202_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shl_ln_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln203_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="52" slack="0"/>
<pin id="193" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln203_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="52" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln203_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_28_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="52" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="or_ln6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="52" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="32" slack="1"/>
<pin id="218" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln6/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln11_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="51" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln207_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln208_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="and_ln208_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln208/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="52" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="1"/>
<pin id="257" dir="0" index="2" bw="51" slack="1"/>
<pin id="258" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="start_r_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_r_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="layer_idx_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_idx_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln199_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln202_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="284" class="1005" name="head_ctx_ref_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="shl_ln_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="2"/>
<pin id="291" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln207_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="3"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="301" class="1005" name="and_ln208_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln208 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="118" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="134"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="136" pin=8"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="136" pin=10"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="96" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="173"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="96" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="183"><net_src comp="96" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="109" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="199"><net_src comp="109" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="109" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="205" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="213" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="118" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="74" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="227" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="78" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="115" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="265"><net_src comp="84" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="270"><net_src comp="90" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="278"><net_src comp="169" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="180" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="287"><net_src comp="102" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="292"><net_src comp="184" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="300"><net_src comp="237" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="249" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="136" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: head_ctx_ref | {2 3 4 5 }
	Port: Q_started | {4 5 }
	Port: K_started | {4 5 }
	Port: V_started | {4 5 }
	Port: att_scores_started | {4 5 }
	Port: val_scale_started | {4 5 }
	Port: softmax_started | {4 5 }
	Port: att_value_started | {4 5 }
 - Input state : 
	Port: drive_group_head_phase : head_ctx_ref | {1 2 4 5 }
	Port: drive_group_head_phase : group_idx | {1 }
	Port: drive_group_head_phase : layer_idx | {1 }
	Port: drive_group_head_phase : start_r | {1 }
	Port: drive_group_head_phase : Q_started | {4 5 }
	Port: drive_group_head_phase : K_started | {4 5 }
	Port: drive_group_head_phase : V_started | {4 5 }
	Port: drive_group_head_phase : att_scores_started | {4 5 }
	Port: drive_group_head_phase : val_scale_started | {4 5 }
	Port: drive_group_head_phase : softmax_started | {4 5 }
	Port: drive_group_head_phase : att_value_started | {4 5 }
  - Chain level:
	State 1
		icmp_ln199 : 1
		br_ln199 : 2
		head_ctx_ref_addr : 1
		head_ctx_ref_load : 2
	State 2
		trunc_ln203 : 1
		trunc_ln203_1 : 1
		icmp_ln203 : 2
		br_ln203 : 3
		tmp_28 : 1
		or_ln6 : 2
		store_ln11 : 3
		phi_ln203 : 4
		trunc_ln : 5
		icmp_ln207 : 6
		br_ln207 : 7
		icmp_ln208 : 6
		and_ln208 : 7
	State 3
		store_ln208 : 1
	State 4
	State 5
		br_ln218 : 1
		empty : 2
		ret_ln223 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_run_single_head_fu_136 |  2.3966 |   255   |   3950  |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln199_fu_169     |    0    |    0    |    37   |
|   icmp   |      icmp_ln203_fu_200     |    0    |    0    |    39   |
|          |      icmp_ln207_fu_237     |    0    |    0    |    15   |
|          |      icmp_ln208_fu_243     |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln208_fu_249      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |   start_r_read_read_fu_84  |    0    |    0    |    0    |
|   read   |  layer_idx_read_read_fu_90 |    0    |    0    |    0    |
|          |  group_idx_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         tmp_fu_159         |    0    |    0    |    0    |
|          |       trunc_ln_fu_227      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln202_fu_175     |    0    |    0    |    0    |
|          |      zext_ln11_fu_223      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln202_fu_180     |    0    |    0    |    0    |
|   trunc  |     trunc_ln203_fu_191     |    0    |    0    |    0    |
|          |    trunc_ln203_1_fu_196    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        shl_ln_fu_184       |    0    |    0    |    0    |
|bitconcatenate|        or_ln6_fu_213       |    0    |    0    |    0    |
|          |        or_ln_fu_254        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_28_fu_205       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  2.3966 |   255   |   4058  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln208_reg_301    |    1   |
|      empty_reg_125      |    1   |
|head_ctx_ref_addr_reg_284|    2   |
|    icmp_ln199_reg_275   |    1   |
|    icmp_ln207_reg_297   |    1   |
|  layer_idx_read_reg_267 |   32   |
|    phi_ln203_reg_115    |   51   |
|      shl_ln_reg_289     |    5   |
|   start_r_read_reg_262  |    1   |
|   trunc_ln202_reg_279   |    2   |
+-------------------------+--------+
|          Total          |   97   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_109 |  p1  |   2  |  52  |   104  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   108  ||  0.854  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   255  |  4058  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   97   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   352  |  4076  |
+-----------+--------+--------+--------+
