

================================================================
== Vitis HLS Report for 'huffmanBytegenLL_Pipeline_ByteGen'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.459 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteGen  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%counter = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:328]   --->   Operation 5 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%buffer = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327]   --->   Operation 6 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%val1 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:317]   --->   Operation 7 'alloca' 'val1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%val0 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:317]   --->   Operation 8 'alloca' 'val0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmpVal = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:309]   --->   Operation 9 'alloca' 'tmpVal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%current_bits = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304]   --->   Operation 10 'alloca' 'current_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%current_bits_1 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304]   --->   Operation 11 'alloca' 'current_bits_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ignoreValue_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %ignoreValue_cast"   --->   Operation 12 'read' 'ignoreValue_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_14"   --->   Operation 13 'read' 'codeOffsets_1_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_13"   --->   Operation 14 'read' 'codeOffsets_1_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_12"   --->   Operation 15 'read' 'codeOffsets_1_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_11"   --->   Operation 16 'read' 'codeOffsets_1_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_10"   --->   Operation 17 'read' 'codeOffsets_1_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_9"   --->   Operation 18 'read' 'codeOffsets_1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_8"   --->   Operation 19 'read' 'codeOffsets_1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_7"   --->   Operation 20 'read' 'codeOffsets_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_6"   --->   Operation 21 'read' 'codeOffsets_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_5"   --->   Operation 22 'read' 'codeOffsets_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_4"   --->   Operation 23 'read' 'codeOffsets_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_3"   --->   Operation 24 'read' 'codeOffsets_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_2"   --->   Operation 25 'read' 'codeOffsets_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load_1"   --->   Operation 26 'read' 'codeOffsets_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%codeOffsets_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_1_load"   --->   Operation 27 'read' 'codeOffsets_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_14"   --->   Operation 28 'read' 'codeOffsets_0_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_13"   --->   Operation 29 'read' 'codeOffsets_0_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_12"   --->   Operation 30 'read' 'codeOffsets_0_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_11"   --->   Operation 31 'read' 'codeOffsets_0_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_10"   --->   Operation 32 'read' 'codeOffsets_0_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_9"   --->   Operation 33 'read' 'codeOffsets_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_8"   --->   Operation 34 'read' 'codeOffsets_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_7"   --->   Operation 35 'read' 'codeOffsets_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_6"   --->   Operation 36 'read' 'codeOffsets_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_5"   --->   Operation 37 'read' 'codeOffsets_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_4"   --->   Operation 38 'read' 'codeOffsets_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_3"   --->   Operation 39 'read' 'codeOffsets_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_2"   --->   Operation 40 'read' 'codeOffsets_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load_1"   --->   Operation 41 'read' 'codeOffsets_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%codeOffsets_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %codeOffsets_0_load"   --->   Operation 42 'read' 'codeOffsets_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bits_cntr_read_4 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_read"   --->   Operation 43 'read' 'bits_cntr_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_bitbuffer_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_bitbuffer_read"   --->   Operation 44 'read' 'p_bitbuffer_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2"   --->   Operation 45 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ignoreValue_cast_cast = sext i3 %ignoreValue_cast_read"   --->   Operation 46 'sext' 'ignoreValue_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.50ns)   --->   "%store_ln327 = store i32 %p_bitbuffer_read_1, i32 %buffer" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327]   --->   Operation 80 'store' 'store_ln327' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 81 [1/1] (0.50ns)   --->   "%store_ln328 = store i6 %bits_cntr_read_4, i6 %counter" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:328]   --->   Operation 81 'store' 'store_ln328' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%done_0 = phi i1 %p_read, void %newFuncRoot, i1 %done_1, void %if.end334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:429]   --->   Operation 83 'phi' 'done_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%isDistance = phi i1 0, void %newFuncRoot, i1 %isDistance_1, void %if.end334"   --->   Operation 84 'phi' 'isDistance' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%isExtra = phi i1 0, void %newFuncRoot, i1 %isExtra_3, void %if.end334"   --->   Operation 85 'phi' 'isExtra' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%huffDone = phi i1 0, void %newFuncRoot, i1 %huffDone_1, void %if.end334"   --->   Operation 86 'phi' 'huffDone' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buffer_3 = load i32 %buffer" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 87 'load' 'buffer_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%val1_1 = load i5 %val1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:376]   --->   Operation 88 'load' 'val1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%val0_1 = load i5 %val0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:371]   --->   Operation 89 'load' 'val0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%current_bits_5 = load i4 %current_bits" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 90 'load' 'current_bits_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%current_bits_6 = load i4 %current_bits_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 91 'load' 'current_bits_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.14ns)   --->   "%or_ln331 = or i1 %huffDone, i1 %done_0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:331]   --->   Operation 92 'or' 'or_ln331' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln331 = br i1 %or_ln331, void %VITIS_LOOP_337_1_ifconv, void %while.end.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:331]   --->   Operation 93 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i32 %buffer_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 94 'trunc' 'trunc_ln339' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i1 %trunc_ln339" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 95 'zext' 'zext_ln339' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.12ns)   --->   "%icmp_ln339 = icmp_ult  i16 %zext_ln339, i16 %codeOffsets_0_load_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 96 'icmp' 'icmp_ln339' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_12)   --->   "%val = xor i1 %icmp_ln339, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 97 'xor' 'val' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %buffer_3, i32 1, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 98 'partselect' 'tmp_1' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i2 %tmp_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 99 'zext' 'zext_ln339_1' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.12ns)   --->   "%icmp_ln339_1 = icmp_ult  i16 %zext_ln339_1, i16 %codeOffsets_0_load_1_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 100 'icmp' 'icmp_ln339_1' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.14ns)   --->   "%val_1 = xor i1 %icmp_ln339_1, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 101 'xor' 'val_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln339)   --->   "%select_ln339_6 = select i1 %val_1, i3 2, i3 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 102 'select' 'select_ln339_6' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %buffer_3, i32 2, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 103 'partselect' 'tmp_2' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i3 %tmp_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 104 'zext' 'zext_ln339_2' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.12ns)   --->   "%icmp_ln339_2 = icmp_ult  i16 %zext_ln339_2, i16 %codeOffsets_0_load_2_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 105 'icmp' 'icmp_ln339_2' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln339)   --->   "%val_2 = xor i1 %icmp_ln339_2, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 106 'xor' 'val_2' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %buffer_3, i32 3, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 107 'partselect' 'tmp_3' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i4 %tmp_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 108 'zext' 'zext_ln339_3' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.12ns)   --->   "%icmp_ln339_3 = icmp_ult  i16 %zext_ln339_3, i16 %codeOffsets_0_load_3_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 109 'icmp' 'icmp_ln339_3' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.14ns)   --->   "%val_3 = xor i1 %icmp_ln339_3, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 110 'xor' 'val_3' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln339)   --->   "%select_ln340 = select i1 %val_3, i3 4, i3 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 111 'select' 'select_ln340' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339 = or i1 %val_2, i1 %val_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 112 'or' 'or_ln339' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln339 = select i1 %or_ln339, i3 %select_ln340, i3 %select_ln339_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 113 'select' 'select_ln339' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_2)   --->   "%zext_ln339_4 = zext i3 %select_ln339" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 114 'zext' 'zext_ln339_4' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %buffer_3, i32 4, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 115 'partselect' 'tmp_4' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln339_5 = zext i5 %tmp_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 116 'zext' 'zext_ln339_5' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.12ns)   --->   "%icmp_ln339_4 = icmp_ult  i16 %zext_ln339_5, i16 %codeOffsets_0_load_4_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 117 'icmp' 'icmp_ln339_4' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_3)   --->   "%val_4 = xor i1 %icmp_ln339_4, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 118 'xor' 'val_4' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %buffer_3, i32 5, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 119 'partselect' 'tmp_5' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln339_6 = zext i6 %tmp_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 120 'zext' 'zext_ln339_6' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.12ns)   --->   "%icmp_ln339_5 = icmp_ult  i16 %zext_ln339_6, i16 %codeOffsets_0_load_5_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 121 'icmp' 'icmp_ln339_5' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.14ns)   --->   "%val_5 = xor i1 %icmp_ln339_5, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 122 'xor' 'val_5' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_2)   --->   "%select_ln339_11 = select i1 %val_5, i4 6, i4 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 123 'select' 'select_ln339_11' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %buffer_3, i32 6, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 124 'partselect' 'tmp_6' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln339_7 = zext i7 %tmp_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 125 'zext' 'zext_ln339_7' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.12ns)   --->   "%icmp_ln339_6 = icmp_ult  i16 %zext_ln339_7, i16 %codeOffsets_0_load_6_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 126 'icmp' 'icmp_ln339_6' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_1)   --->   "%val_6 = xor i1 %icmp_ln339_6, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 127 'xor' 'val_6' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 7, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln339_8 = zext i8 %tmp_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 129 'zext' 'zext_ln339_8' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.12ns)   --->   "%icmp_ln339_7 = icmp_ult  i16 %zext_ln339_8, i16 %codeOffsets_0_load_7_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 130 'icmp' 'icmp_ln339_7' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.14ns)   --->   "%val_7 = xor i1 %icmp_ln339_7, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 131 'xor' 'val_7' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_2)   --->   "%select_ln340_1 = select i1 %val_7, i4 8, i4 7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 132 'select' 'select_ln340_1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_1 = or i1 %val_6, i1 %val_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 133 'or' 'or_ln339_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_2)   --->   "%select_ln339_1 = select i1 %or_ln339_1, i4 %select_ln340_1, i4 %select_ln339_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 134 'select' 'select_ln339_1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_3)   --->   "%or_ln339_2 = or i1 %val_5, i1 %or_ln339_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 135 'or' 'or_ln339_2' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_3 = or i1 %or_ln339_2, i1 %val_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 136 'or' 'or_ln339_3' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln339_2 = select i1 %or_ln339_3, i4 %select_ln339_1, i4 %zext_ln339_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 137 'select' 'select_ln339_2' <Predicate = (!or_ln331)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %buffer_3, i32 8, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 138 'partselect' 'tmp_8' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln339_9 = zext i9 %tmp_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 139 'zext' 'zext_ln339_9' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.12ns)   --->   "%icmp_ln339_8 = icmp_ult  i16 %zext_ln339_9, i16 %codeOffsets_0_load_8_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 140 'icmp' 'icmp_ln339_8' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_8)   --->   "%val_8 = xor i1 %icmp_ln339_8, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 141 'xor' 'val_8' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %buffer_3, i32 9, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 142 'partselect' 'tmp_9' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln339_10 = zext i10 %tmp_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 143 'zext' 'zext_ln339_10' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.12ns)   --->   "%icmp_ln339_9 = icmp_ult  i16 %zext_ln339_10, i16 %codeOffsets_0_load_9_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 144 'icmp' 'icmp_ln339_9' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.14ns)   --->   "%val_9 = xor i1 %icmp_ln339_9, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 145 'xor' 'val_9' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_4)   --->   "%select_ln340_2 = select i1 %val_9, i4 10, i4 9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 146 'select' 'select_ln340_2' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %buffer_3, i32 10, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 147 'partselect' 'tmp_s' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln339_11 = zext i11 %tmp_s" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 148 'zext' 'zext_ln339_11' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.12ns)   --->   "%icmp_ln339_10 = icmp_ult  i16 %zext_ln339_11, i16 %codeOffsets_0_load_10_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 149 'icmp' 'icmp_ln339_10' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_4)   --->   "%val_10 = xor i1 %icmp_ln339_10, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 150 'xor' 'val_10' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %buffer_3, i32 11, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 151 'partselect' 'tmp_10' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln339_12 = zext i12 %tmp_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 152 'zext' 'zext_ln339_12' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.12ns)   --->   "%icmp_ln339_11 = icmp_ult  i16 %zext_ln339_12, i16 %codeOffsets_0_load_11_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 153 'icmp' 'icmp_ln339_11' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.14ns)   --->   "%val_11 = xor i1 %icmp_ln339_11, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 154 'xor' 'val_11' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_4)   --->   "%select_ln340_3 = select i1 %val_11, i4 12, i4 11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 155 'select' 'select_ln340_3' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_4 = or i1 %val_10, i1 %val_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 156 'or' 'or_ln339_4' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_4)   --->   "%select_ln339_3 = select i1 %or_ln339_4, i4 %select_ln340_3, i4 %select_ln340_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 157 'select' 'select_ln339_3' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %buffer_3, i32 12, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 158 'partselect' 'tmp_11' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln339_13 = zext i13 %tmp_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 159 'zext' 'zext_ln339_13' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.12ns)   --->   "%icmp_ln339_12 = icmp_ult  i16 %zext_ln339_13, i16 %codeOffsets_0_load_12_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 160 'icmp' 'icmp_ln339_12' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_5)   --->   "%val_12 = xor i1 %icmp_ln339_12, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 161 'xor' 'val_12' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %buffer_3, i32 13, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 162 'partselect' 'tmp_12' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln339_14 = zext i14 %tmp_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 163 'zext' 'zext_ln339_14' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.12ns)   --->   "%icmp_ln339_13 = icmp_ult  i16 %zext_ln339_14, i16 %codeOffsets_0_load_13_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 164 'icmp' 'icmp_ln339_13' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%val_13 = xor i1 %icmp_ln339_13, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 165 'xor' 'val_13' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %buffer_3, i32 14, i32 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 166 'partselect' 'tmp_13' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln339_15 = zext i15 %tmp_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 167 'zext' 'zext_ln339_15' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.12ns)   --->   "%icmp_ln339_14 = icmp_ult  i16 %zext_ln339_15, i16 %codeOffsets_0_load_14_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 168 'icmp' 'icmp_ln339_14' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.14ns)   --->   "%val_14 = xor i1 %icmp_ln339_14, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 169 'xor' 'val_14' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_4)   --->   "%select_ln340_4 = select i1 %val_14, i3 7, i3 6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 170 'select' 'select_ln340_4' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %val_14, i1 %val_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 171 'or' 'or_ln340' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_4)   --->   "%select_ln340_5 = select i1 %or_ln340, i3 %select_ln340_4, i3 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 172 'select' 'select_ln340_5' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_4)   --->   "%sext_ln339 = sext i3 %select_ln340_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 173 'sext' 'sext_ln339' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_5 = or i1 %or_ln340, i1 %val_12" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 174 'or' 'or_ln339_5' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln339_4 = select i1 %or_ln339_5, i4 %sext_ln339, i4 %select_ln339_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 175 'select' 'select_ln339_4' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_8)   --->   "%or_ln339_6 = or i1 %or_ln339_5, i1 %val_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 176 'or' 'or_ln339_6' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_8)   --->   "%or_ln339_7 = or i1 %val_8, i1 %or_ln339_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 177 'or' 'or_ln339_7' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_8 = or i1 %or_ln339_7, i1 %or_ln339_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 178 'or' 'or_ln339_8' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node current_bits_7)   --->   "%select_ln339_5 = select i1 %or_ln339_8, i4 %select_ln339_4, i4 %select_ln339_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 179 'select' 'select_ln339_5' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_12)   --->   "%or_ln339_9 = or i1 %or_ln339_3, i1 %val_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 180 'or' 'or_ln339_9' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_12)   --->   "%or_ln339_10 = or i1 %val, i1 %or_ln339" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 181 'or' 'or_ln339_10' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_12)   --->   "%or_ln339_11 = or i1 %or_ln339_10, i1 %or_ln339_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 182 'or' 'or_ln339_11' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_12 = or i1 %or_ln339_11, i1 %or_ln339_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 183 'or' 'or_ln339_12' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.18ns) (out node of the LUT)   --->   "%current_bits_7 = select i1 %or_ln339_12, i4 %select_ln339_5, i4 %current_bits_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 184 'select' 'current_bits_7' <Predicate = (!or_ln331)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (1.12ns)   --->   "%icmp_ln339_15 = icmp_ult  i16 %zext_ln339, i16 %codeOffsets_1_load_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 185 'icmp' 'icmp_ln339_15' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_7)   --->   "%val_15 = xor i1 %icmp_ln339_15, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 186 'xor' 'val_15' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (1.12ns)   --->   "%icmp_ln339_16 = icmp_ult  i16 %zext_ln339_1, i16 %codeOffsets_1_load_1_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 187 'icmp' 'icmp_ln339_16' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.14ns)   --->   "%val_16 = xor i1 %icmp_ln339_16, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 188 'xor' 'val_16' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_7)   --->   "%select_ln339_13 = select i1 %val_16, i3 2, i3 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 189 'select' 'select_ln339_13' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.12ns)   --->   "%icmp_ln339_17 = icmp_ult  i16 %zext_ln339_2, i16 %codeOffsets_1_load_2_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 190 'icmp' 'icmp_ln339_17' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_13)   --->   "%val_17 = xor i1 %icmp_ln339_17, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 191 'xor' 'val_17' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (1.12ns)   --->   "%icmp_ln339_18 = icmp_ult  i16 %zext_ln339_3, i16 %codeOffsets_1_load_3_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 192 'icmp' 'icmp_ln339_18' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.14ns)   --->   "%val_18 = xor i1 %icmp_ln339_18, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 193 'xor' 'val_18' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_7)   --->   "%select_ln340_6 = select i1 %val_18, i3 4, i3 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 194 'select' 'select_ln340_6' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_13 = or i1 %val_17, i1 %val_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 195 'or' 'or_ln339_13' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln339_7 = select i1 %or_ln339_13, i3 %select_ln340_6, i3 %select_ln339_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 196 'select' 'select_ln339_7' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%zext_ln339_16 = zext i3 %select_ln339_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 197 'zext' 'zext_ln339_16' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.12ns)   --->   "%icmp_ln339_19 = icmp_ult  i16 %zext_ln339_5, i16 %codeOffsets_1_load_4_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 198 'icmp' 'icmp_ln339_19' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_16)   --->   "%val_19 = xor i1 %icmp_ln339_19, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 199 'xor' 'val_19' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (1.12ns)   --->   "%icmp_ln339_20 = icmp_ult  i16 %zext_ln339_6, i16 %codeOffsets_1_load_5_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 200 'icmp' 'icmp_ln339_20' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.14ns)   --->   "%val_20 = xor i1 %icmp_ln339_20, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 201 'xor' 'val_20' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%select_ln339_14 = select i1 %val_20, i4 6, i4 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 202 'select' 'select_ln339_14' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (1.12ns)   --->   "%icmp_ln339_21 = icmp_ult  i16 %zext_ln339_7, i16 %codeOffsets_1_load_6_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 203 'icmp' 'icmp_ln339_21' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_14)   --->   "%val_21 = xor i1 %icmp_ln339_21, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 204 'xor' 'val_21' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (1.12ns)   --->   "%icmp_ln339_22 = icmp_ult  i16 %zext_ln339_8, i16 %codeOffsets_1_load_7_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 205 'icmp' 'icmp_ln339_22' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.14ns)   --->   "%val_22 = xor i1 %icmp_ln339_22, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 206 'xor' 'val_22' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%select_ln340_7 = select i1 %val_22, i4 8, i4 7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 207 'select' 'select_ln340_7' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_14 = or i1 %val_21, i1 %val_22" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 208 'or' 'or_ln339_14' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%select_ln339_8 = select i1 %or_ln339_14, i4 %select_ln340_7, i4 %select_ln339_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 209 'select' 'select_ln339_8' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_16)   --->   "%or_ln339_15 = or i1 %val_20, i1 %or_ln339_14" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 210 'or' 'or_ln339_15' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_16 = or i1 %or_ln339_15, i1 %val_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 211 'or' 'or_ln339_16' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln339_9 = select i1 %or_ln339_16, i4 %select_ln339_8, i4 %zext_ln339_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 212 'select' 'select_ln339_9' <Predicate = (!or_ln331)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (1.12ns)   --->   "%icmp_ln339_23 = icmp_ult  i16 %zext_ln339_9, i16 %codeOffsets_1_load_8_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 213 'icmp' 'icmp_ln339_23' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_3)   --->   "%val_23 = xor i1 %icmp_ln339_23, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 214 'xor' 'val_23' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (1.12ns)   --->   "%icmp_ln339_24 = icmp_ult  i16 %zext_ln339_10, i16 %codeOffsets_1_load_9_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 215 'icmp' 'icmp_ln339_24' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.14ns)   --->   "%val_24 = xor i1 %icmp_ln339_24, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 216 'xor' 'val_24' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln347)   --->   "%select_ln340_8 = select i1 %val_24, i4 10, i4 9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 217 'select' 'select_ln340_8' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (1.12ns)   --->   "%icmp_ln339_25 = icmp_ult  i16 %zext_ln339_11, i16 %codeOffsets_1_load_10_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 218 'icmp' 'icmp_ln339_25' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln339_17)   --->   "%val_25 = xor i1 %icmp_ln339_25, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 219 'xor' 'val_25' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (1.12ns)   --->   "%icmp_ln339_26 = icmp_ult  i16 %zext_ln339_12, i16 %codeOffsets_1_load_11_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 220 'icmp' 'icmp_ln339_26' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.14ns)   --->   "%val_26 = xor i1 %icmp_ln339_26, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 221 'xor' 'val_26' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln347)   --->   "%select_ln340_9 = select i1 %val_26, i4 12, i4 11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 222 'select' 'select_ln340_9' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln339_17 = or i1 %val_25, i1 %val_26" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 223 'or' 'or_ln339_17' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln347)   --->   "%select_ln339_10 = select i1 %or_ln339_17, i4 %select_ln340_9, i4 %select_ln340_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 224 'select' 'select_ln339_10' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (1.12ns)   --->   "%icmp_ln339_27 = icmp_ult  i16 %zext_ln339_13, i16 %codeOffsets_1_load_12_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 225 'icmp' 'icmp_ln339_27' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln347)   --->   "%val_27 = xor i1 %icmp_ln339_27, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 226 'xor' 'val_27' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (1.12ns)   --->   "%icmp_ln339_28 = icmp_ult  i16 %zext_ln339_14, i16 %codeOffsets_1_load_13_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 227 'icmp' 'icmp_ln339_28' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%val_28 = xor i1 %icmp_ln339_28, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 228 'xor' 'val_28' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (1.12ns)   --->   "%icmp_ln339_29 = icmp_ult  i16 %zext_ln339_15, i16 %codeOffsets_1_load_14_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 229 'icmp' 'icmp_ln339_29' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.14ns)   --->   "%val_29 = xor i1 %icmp_ln339_29, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 230 'xor' 'val_29' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln347)   --->   "%select_ln340_10 = select i1 %val_29, i3 7, i3 6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 231 'select' 'select_ln340_10' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %val_29, i1 %val_28" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 232 'or' 'or_ln340_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln347)   --->   "%select_ln340_11 = select i1 %or_ln340_1, i3 %select_ln340_10, i3 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:340]   --->   Operation 233 'select' 'select_ln340_11' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln347)   --->   "%sext_ln347 = sext i3 %select_ln340_11" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 234 'sext' 'sext_ln347' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln347 = or i1 %or_ln340_1, i1 %val_27" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 235 'or' 'or_ln347' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln347 = select i1 %or_ln347, i4 %sext_ln347, i4 %select_ln339_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 236 'select' 'select_ln347' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_3)   --->   "%or_ln347_1 = or i1 %or_ln347, i1 %val_24" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 237 'or' 'or_ln347_1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_3)   --->   "%or_ln347_2 = or i1 %val_23, i1 %or_ln339_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 238 'or' 'or_ln347_2' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln347_3 = or i1 %or_ln347_2, i1 %or_ln347_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 239 'or' 'or_ln347_3' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node current_bits_9)   --->   "%current_bits_8 = select i1 %or_ln347_3, i4 %select_ln347, i4 %select_ln339_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 240 'select' 'current_bits_8' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_7)   --->   "%or_ln347_4 = or i1 %or_ln339_16, i1 %val_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 241 'or' 'or_ln347_4' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_7)   --->   "%or_ln347_5 = or i1 %val_15, i1 %or_ln339_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 242 'or' 'or_ln347_5' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln347_7)   --->   "%or_ln347_6 = or i1 %or_ln347_5, i1 %or_ln347_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 243 'or' 'or_ln347_6' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln347_7 = or i1 %or_ln347_6, i1 %or_ln347_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 244 'or' 'or_ln347_7' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.18ns) (out node of the LUT)   --->   "%current_bits_9 = select i1 %or_ln347_7, i4 %current_bits_8, i4 %current_bits_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 245 'select' 'current_bits_9' <Predicate = (!or_ln331)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%conv_i_i693 = zext i1 %trunc_ln339" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 246 'zext' 'conv_i_i693' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%conv_i_i677 = zext i2 %tmp_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 247 'zext' 'conv_i_i677' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%conv_i_i661 = zext i3 %tmp_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 248 'zext' 'conv_i_i661' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%conv_i_i645 = zext i4 %tmp_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 249 'zext' 'conv_i_i645' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%conv_i_i629 = zext i5 %tmp_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 250 'zext' 'conv_i_i629' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%conv_i_i613 = zext i6 %tmp_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 251 'zext' 'conv_i_i613' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%conv_i_i597 = zext i7 %tmp_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 252 'zext' 'conv_i_i597' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%conv_i_i581 = zext i8 %tmp_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339]   --->   Operation 253 'zext' 'conv_i_i581' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%conv_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 8, i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 254 'partselect' 'conv_i_i' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%conv_i558 = zext i8 %conv_i_i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 255 'zext' 'conv_i558' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%conv_i_i1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 9, i32 2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 256 'partselect' 'conv_i_i1' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%conv_i539 = zext i8 %conv_i_i1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 257 'zext' 'conv_i539' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%conv_i_i2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 10, i32 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 258 'partselect' 'conv_i_i2' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%conv_i520 = zext i8 %conv_i_i2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 259 'zext' 'conv_i520' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%conv_i_i3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 11, i32 4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 260 'partselect' 'conv_i_i3' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%conv_i501 = zext i8 %conv_i_i3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 261 'zext' 'conv_i501' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%conv_i_i4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 12, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 262 'partselect' 'conv_i_i4' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%conv_i482 = zext i8 %conv_i_i4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 263 'zext' 'conv_i482' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%conv_i_i5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 13, i32 6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 264 'partselect' 'conv_i_i5' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%conv_i463 = zext i8 %conv_i_i5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 265 'zext' 'conv_i463' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%conv_i_i6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %buffer_3, i32 14, i32 7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 266 'partselect' 'conv_i_i6' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%conv_i449 = zext i8 %conv_i_i6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 267 'zext' 'conv_i449' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%bl1Codes_0_addr = getelementptr i9 %bl1Codes_0, i64 0, i64 %conv_i_i693" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 268 'getelementptr' 'bl1Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%bl1Codes_1_addr = getelementptr i9 %bl1Codes_1, i64 0, i64 %conv_i_i693" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 269 'getelementptr' 'bl1Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 270 [2/2] (0.73ns)   --->   "%symbol = load i1 %bl1Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 270 'load' 'symbol' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%bl2Codes_0_addr = getelementptr i9 %bl2Codes_0, i64 0, i64 %conv_i_i677" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 271 'getelementptr' 'bl2Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%bl2Codes_1_addr = getelementptr i9 %bl2Codes_1, i64 0, i64 %conv_i_i677" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 272 'getelementptr' 'bl2Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%bl3Codes_0_addr = getelementptr i9 %bl3Codes_0, i64 0, i64 %conv_i_i661" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 273 'getelementptr' 'bl3Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%bl3Codes_1_addr = getelementptr i9 %bl3Codes_1, i64 0, i64 %conv_i_i661" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 274 'getelementptr' 'bl3Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%bl4Codes_0_addr = getelementptr i9 %bl4Codes_0, i64 0, i64 %conv_i_i645" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 275 'getelementptr' 'bl4Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%bl4Codes_1_addr = getelementptr i9 %bl4Codes_1, i64 0, i64 %conv_i_i645" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 276 'getelementptr' 'bl4Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%bl5Codes_0_addr = getelementptr i9 %bl5Codes_0, i64 0, i64 %conv_i_i629" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 277 'getelementptr' 'bl5Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%bl5Codes_1_addr = getelementptr i9 %bl5Codes_1, i64 0, i64 %conv_i_i629" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 278 'getelementptr' 'bl5Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%bl6Codes_0_addr = getelementptr i9 %bl6Codes_0, i64 0, i64 %conv_i_i613" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 279 'getelementptr' 'bl6Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%bl6Codes_1_addr = getelementptr i9 %bl6Codes_1, i64 0, i64 %conv_i_i613" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 280 'getelementptr' 'bl6Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%bl7Codes_0_addr = getelementptr i9 %bl7Codes_0, i64 0, i64 %conv_i_i597" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 281 'getelementptr' 'bl7Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%bl7Codes_1_addr = getelementptr i9 %bl7Codes_1, i64 0, i64 %conv_i_i597" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 282 'getelementptr' 'bl7Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%bl8Codes_0_addr = getelementptr i9 %bl8Codes_0, i64 0, i64 %conv_i_i581" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 283 'getelementptr' 'bl8Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%bl8Codes_1_addr = getelementptr i9 %bl8Codes_1, i64 0, i64 %conv_i_i581" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 284 'getelementptr' 'bl8Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%bl9Codes_0_addr = getelementptr i9 %bl9Codes_0, i64 0, i64 %conv_i558" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 285 'getelementptr' 'bl9Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%bl9Codes_1_addr = getelementptr i9 %bl9Codes_1, i64 0, i64 %conv_i558" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 286 'getelementptr' 'bl9Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%bl10Codes_0_addr = getelementptr i9 %bl10Codes_0, i64 0, i64 %conv_i539" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 287 'getelementptr' 'bl10Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%bl10Codes_1_addr = getelementptr i9 %bl10Codes_1, i64 0, i64 %conv_i539" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 288 'getelementptr' 'bl10Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%bl11Codes_0_addr = getelementptr i9 %bl11Codes_0, i64 0, i64 %conv_i520" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 289 'getelementptr' 'bl11Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%bl11Codes_1_addr = getelementptr i9 %bl11Codes_1, i64 0, i64 %conv_i520" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 290 'getelementptr' 'bl11Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%bl12Codes_0_addr = getelementptr i9 %bl12Codes_0, i64 0, i64 %conv_i501" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 291 'getelementptr' 'bl12Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%bl12Codes_1_addr = getelementptr i9 %bl12Codes_1, i64 0, i64 %conv_i501" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 292 'getelementptr' 'bl12Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%bl13Codes_0_addr = getelementptr i9 %bl13Codes_0, i64 0, i64 %conv_i482" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 293 'getelementptr' 'bl13Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%bl13Codes_1_addr = getelementptr i9 %bl13Codes_1, i64 0, i64 %conv_i482" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 294 'getelementptr' 'bl13Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%bl14Codes_0_addr = getelementptr i9 %bl14Codes_0, i64 0, i64 %conv_i463" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 295 'getelementptr' 'bl14Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%bl14Codes_1_addr = getelementptr i9 %bl14Codes_1, i64 0, i64 %conv_i463" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 296 'getelementptr' 'bl14Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%bl15Codes_0_addr = getelementptr i9 %bl15Codes_0, i64 0, i64 %conv_i449" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 297 'getelementptr' 'bl15Codes_0_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%bl15Codes_1_addr = getelementptr i9 %bl15Codes_1, i64 0, i64 %conv_i449" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 298 'getelementptr' 'bl15Codes_1_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 299 [2/2] (0.73ns)   --->   "%symbol_15 = load i1 %bl1Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 299 'load' 'symbol_15' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_1 : Operation 300 [2/2] (0.73ns)   --->   "%symbol_1 = load i2 %bl2Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 300 'load' 'symbol_1' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_1 : Operation 301 [2/2] (0.73ns)   --->   "%symbol_16 = load i2 %bl2Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 301 'load' 'symbol_16' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_1 : Operation 302 [2/2] (0.73ns)   --->   "%symbol_2 = load i3 %bl3Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 302 'load' 'symbol_2' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_1 : Operation 303 [2/2] (0.73ns)   --->   "%symbol_17 = load i3 %bl3Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 303 'load' 'symbol_17' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_1 : Operation 304 [2/2] (0.73ns)   --->   "%symbol_3 = load i4 %bl4Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 304 'load' 'symbol_3' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 305 [2/2] (0.73ns)   --->   "%symbol_18 = load i4 %bl4Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 305 'load' 'symbol_18' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 306 [2/2] (0.73ns)   --->   "%symbol_4 = load i5 %bl5Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 306 'load' 'symbol_4' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_1 : Operation 307 [2/2] (0.73ns)   --->   "%symbol_19 = load i5 %bl5Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 307 'load' 'symbol_19' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_1 : Operation 308 [2/2] (0.73ns)   --->   "%symbol_5 = load i6 %bl6Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 308 'load' 'symbol_5' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_1 : Operation 309 [2/2] (0.73ns)   --->   "%symbol_20 = load i6 %bl6Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 309 'load' 'symbol_20' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_1 : Operation 310 [2/2] (0.73ns)   --->   "%symbol_6 = load i7 %bl7Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 310 'load' 'symbol_6' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_1 : Operation 311 [2/2] (0.73ns)   --->   "%symbol_21 = load i7 %bl7Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 311 'load' 'symbol_21' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_1 : Operation 312 [2/2] (0.73ns)   --->   "%symbol_7 = load i8 %bl8Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 312 'load' 'symbol_7' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 313 [2/2] (0.73ns)   --->   "%symbol_22 = load i8 %bl8Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 313 'load' 'symbol_22' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 314 [2/2] (0.73ns)   --->   "%symbol_8 = load i8 %bl9Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 314 'load' 'symbol_8' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 315 [2/2] (0.73ns)   --->   "%symbol_23 = load i8 %bl9Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 315 'load' 'symbol_23' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 316 [2/2] (0.73ns)   --->   "%symbol_9 = load i8 %bl10Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 316 'load' 'symbol_9' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 317 [2/2] (0.73ns)   --->   "%symbol_24 = load i8 %bl10Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 317 'load' 'symbol_24' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 318 [2/2] (0.73ns)   --->   "%symbol_10 = load i8 %bl11Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 318 'load' 'symbol_10' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 319 [2/2] (0.73ns)   --->   "%symbol_25 = load i8 %bl11Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 319 'load' 'symbol_25' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 320 [2/2] (0.73ns)   --->   "%symbol_11 = load i8 %bl12Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 320 'load' 'symbol_11' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 321 [2/2] (0.73ns)   --->   "%symbol_26 = load i8 %bl12Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 321 'load' 'symbol_26' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 322 [2/2] (0.73ns)   --->   "%symbol_12 = load i8 %bl13Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 322 'load' 'symbol_12' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 323 [2/2] (0.73ns)   --->   "%symbol_27 = load i8 %bl13Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 323 'load' 'symbol_27' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 324 [2/2] (0.73ns)   --->   "%symbol_13 = load i8 %bl14Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 324 'load' 'symbol_13' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 325 [2/2] (0.73ns)   --->   "%symbol_28 = load i8 %bl14Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 325 'load' 'symbol_28' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 326 [2/2] (0.73ns)   --->   "%symbol_14 = load i8 %bl15Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 326 'load' 'symbol_14' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 327 [2/2] (0.73ns)   --->   "%symbol_29 = load i8 %bl15Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 327 'load' 'symbol_29' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i5 %val0_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:371]   --->   Operation 328 'zext' 'zext_ln371' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%lext_addr = getelementptr i4 %lext, i64 0, i64 %zext_ln371" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:371]   --->   Operation 329 'getelementptr' 'lext_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 330 [2/2] (0.73ns)   --->   "%lextra = load i5 %lext_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:371]   --->   Operation 330 'load' 'lextra' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 32> <ROM>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i5 %val1_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:376]   --->   Operation 331 'zext' 'zext_ln376' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%dext_addr = getelementptr i4 %dext, i64 0, i64 %zext_ln376" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:376]   --->   Operation 332 'getelementptr' 'dext_addr' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 333 [2/2] (0.73ns)   --->   "%dextra = load i5 %dext_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:376]   --->   Operation 333 'load' 'dextra' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 32> <ROM>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln304 = store i4 %current_bits_9, i4 %current_bits_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304]   --->   Operation 334 'store' 'store_ln304' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln304 = store i4 %current_bits_7, i4 %current_bits" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304]   --->   Operation 335 'store' 'store_ln304' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%counter_load = load i6 %counter"   --->   Operation 465 'load' 'counter_load' <Predicate = (or_ln331)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%write_ln429 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_0_out, i1 %done_0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:429]   --->   Operation 466 'write' 'write_ln429' <Predicate = (or_ln331)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%write_ln372 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %buffer_out, i32 %buffer_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 467 'write' 'write_ln372' <Predicate = (or_ln331)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %counter_out, i6 %counter_load"   --->   Operation 468 'write' 'write_ln0' <Predicate = (or_ln331)> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 469 'ret' 'ret_ln0' <Predicate = (or_ln331)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.45>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%counter_load_1 = load i6 %counter"   --->   Operation 336 'load' 'counter_load_1' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmpVal_load = load i16 %tmpVal" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:406]   --->   Operation 337 'load' 'tmpVal_load' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:332]   --->   Operation 338 'specpipeline' 'specpipeline_ln332' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:331]   --->   Operation 339 'specloopname' 'specloopname_ln331' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 340 [1/2] (0.73ns)   --->   "%symbol = load i1 %bl1Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 340 'load' 'symbol' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_2 : Operation 341 [1/2] (0.73ns)   --->   "%symbol_15 = load i1 %bl1Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347]   --->   Operation 341 'load' 'symbol_15' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln348 = trunc i9 %symbol_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 342 'trunc' 'trunc_ln348' <Predicate = (!or_ln331 & current_bits_9 == 1)> <Delay = 0.00>
ST_2 : Operation 343 [1/2] (0.73ns)   --->   "%symbol_1 = load i2 %bl2Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 343 'load' 'symbol_1' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_2 : Operation 344 [1/2] (0.73ns)   --->   "%symbol_16 = load i2 %bl2Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:348]   --->   Operation 344 'load' 'symbol_16' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i9 %symbol_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 345 'trunc' 'trunc_ln349' <Predicate = (!or_ln331 & current_bits_9 == 2)> <Delay = 0.00>
ST_2 : Operation 346 [1/2] (0.73ns)   --->   "%symbol_2 = load i3 %bl3Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 346 'load' 'symbol_2' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 347 [1/2] (0.73ns)   --->   "%symbol_17 = load i3 %bl3Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:349]   --->   Operation 347 'load' 'symbol_17' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i9 %symbol_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 348 'trunc' 'trunc_ln350' <Predicate = (!or_ln331 & current_bits_9 == 3)> <Delay = 0.00>
ST_2 : Operation 349 [1/2] (0.73ns)   --->   "%symbol_3 = load i4 %bl4Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 349 'load' 'symbol_3' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 350 [1/2] (0.73ns)   --->   "%symbol_18 = load i4 %bl4Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:350]   --->   Operation 350 'load' 'symbol_18' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i9 %symbol_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 351 'trunc' 'trunc_ln351' <Predicate = (!or_ln331 & current_bits_9 == 4)> <Delay = 0.00>
ST_2 : Operation 352 [1/2] (0.73ns)   --->   "%symbol_4 = load i5 %bl5Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 352 'load' 'symbol_4' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_2 : Operation 353 [1/2] (0.73ns)   --->   "%symbol_19 = load i5 %bl5Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:351]   --->   Operation 353 'load' 'symbol_19' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i9 %symbol_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 354 'trunc' 'trunc_ln352' <Predicate = (!or_ln331 & current_bits_9 == 5)> <Delay = 0.00>
ST_2 : Operation 355 [1/2] (0.73ns)   --->   "%symbol_5 = load i6 %bl6Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 355 'load' 'symbol_5' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_2 : Operation 356 [1/2] (0.73ns)   --->   "%symbol_20 = load i6 %bl6Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:352]   --->   Operation 356 'load' 'symbol_20' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln353 = trunc i9 %symbol_20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 357 'trunc' 'trunc_ln353' <Predicate = (!or_ln331 & current_bits_9 == 6)> <Delay = 0.00>
ST_2 : Operation 358 [1/2] (0.73ns)   --->   "%symbol_6 = load i7 %bl7Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 358 'load' 'symbol_6' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_2 : Operation 359 [1/2] (0.73ns)   --->   "%symbol_21 = load i7 %bl7Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:353]   --->   Operation 359 'load' 'symbol_21' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i9 %symbol_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 360 'trunc' 'trunc_ln354' <Predicate = (!or_ln331 & current_bits_9 == 7)> <Delay = 0.00>
ST_2 : Operation 361 [1/2] (0.73ns)   --->   "%symbol_7 = load i8 %bl8Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 361 'load' 'symbol_7' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 362 [1/2] (0.73ns)   --->   "%symbol_22 = load i8 %bl8Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:354]   --->   Operation 362 'load' 'symbol_22' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln355 = trunc i9 %symbol_22" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 363 'trunc' 'trunc_ln355' <Predicate = (!or_ln331 & current_bits_9 == 8)> <Delay = 0.00>
ST_2 : Operation 364 [1/2] (0.73ns)   --->   "%symbol_8 = load i8 %bl9Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 364 'load' 'symbol_8' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 365 [1/2] (0.73ns)   --->   "%symbol_23 = load i8 %bl9Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:355]   --->   Operation 365 'load' 'symbol_23' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i9 %symbol_23" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 366 'trunc' 'trunc_ln356' <Predicate = (!or_ln331 & current_bits_9 == 9)> <Delay = 0.00>
ST_2 : Operation 367 [1/2] (0.73ns)   --->   "%symbol_9 = load i8 %bl10Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 367 'load' 'symbol_9' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 368 [1/2] (0.73ns)   --->   "%symbol_24 = load i8 %bl10Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:356]   --->   Operation 368 'load' 'symbol_24' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i9 %symbol_24" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 369 'trunc' 'trunc_ln357' <Predicate = (!or_ln331 & current_bits_9 == 10)> <Delay = 0.00>
ST_2 : Operation 370 [1/2] (0.73ns)   --->   "%symbol_10 = load i8 %bl11Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 370 'load' 'symbol_10' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 371 [1/2] (0.73ns)   --->   "%symbol_25 = load i8 %bl11Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:357]   --->   Operation 371 'load' 'symbol_25' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i9 %symbol_25" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 372 'trunc' 'trunc_ln358' <Predicate = (!or_ln331 & current_bits_9 == 11)> <Delay = 0.00>
ST_2 : Operation 373 [1/2] (0.73ns)   --->   "%symbol_11 = load i8 %bl12Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 373 'load' 'symbol_11' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 374 [1/2] (0.73ns)   --->   "%symbol_26 = load i8 %bl12Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:358]   --->   Operation 374 'load' 'symbol_26' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln359 = trunc i9 %symbol_26" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 375 'trunc' 'trunc_ln359' <Predicate = (!or_ln331 & current_bits_9 == 12)> <Delay = 0.00>
ST_2 : Operation 376 [1/2] (0.73ns)   --->   "%symbol_12 = load i8 %bl13Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 376 'load' 'symbol_12' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 377 [1/2] (0.73ns)   --->   "%symbol_27 = load i8 %bl13Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:359]   --->   Operation 377 'load' 'symbol_27' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln360 = trunc i9 %symbol_27" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 378 'trunc' 'trunc_ln360' <Predicate = (!or_ln331 & current_bits_9 == 13)> <Delay = 0.00>
ST_2 : Operation 379 [1/2] (0.73ns)   --->   "%symbol_13 = load i8 %bl14Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 379 'load' 'symbol_13' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 380 [1/2] (0.73ns)   --->   "%symbol_28 = load i8 %bl14Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:360]   --->   Operation 380 'load' 'symbol_28' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln361 = trunc i9 %symbol_28" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 381 'trunc' 'trunc_ln361' <Predicate = (!or_ln331 & current_bits_9 == 14)> <Delay = 0.00>
ST_2 : Operation 382 [1/2] (0.73ns)   --->   "%symbol_14 = load i8 %bl15Codes_0_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 382 'load' 'symbol_14' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 383 [1/2] (0.73ns)   --->   "%symbol_29 = load i8 %bl15Codes_1_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:361]   --->   Operation 383 'load' 'symbol_29' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln308 = trunc i9 %symbol_29" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:308]   --->   Operation 384 'trunc' 'trunc_ln308' <Predicate = (!or_ln331 & current_bits_9 == 15)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.60ns)   --->   "%lsymbol = sparsemux i9 @_ssdm_op_SparseMux.ap_auto.15i9.i9.i4, i4 1, i9 %symbol, i4 2, i9 %symbol_1, i4 3, i9 %symbol_2, i4 4, i9 %symbol_3, i4 5, i9 %symbol_4, i4 6, i9 %symbol_5, i4 7, i9 %symbol_6, i4 8, i9 %symbol_7, i4 9, i9 %symbol_8, i4 10, i9 %symbol_9, i4 11, i9 %symbol_10, i4 12, i9 %symbol_11, i4 13, i9 %symbol_12, i4 14, i9 %symbol_13, i4 15, i9 %symbol_14, i9 0, i4 %current_bits_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:366]   --->   Operation 385 'sparsemux' 'lsymbol' <Predicate = (!or_ln331)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.60ns)   --->   "%lsymbol_2 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.15i5.i5.i4, i4 1, i5 %trunc_ln348, i4 2, i5 %trunc_ln349, i4 3, i5 %trunc_ln350, i4 4, i5 %trunc_ln351, i4 5, i5 %trunc_ln352, i4 6, i5 %trunc_ln353, i4 7, i5 %trunc_ln354, i4 8, i5 %trunc_ln355, i4 9, i5 %trunc_ln356, i4 10, i5 %trunc_ln357, i4 11, i5 %trunc_ln358, i4 12, i5 %trunc_ln359, i4 13, i5 %trunc_ln360, i4 14, i5 %trunc_ln361, i4 15, i5 %trunc_ln308, i5 0, i4 %current_bits_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:417]   --->   Operation 386 'sparsemux' 'lsymbol_2' <Predicate = (!or_ln331)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/2] (0.73ns)   --->   "%lextra = load i5 %lext_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:371]   --->   Operation 387 'load' 'lextra' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 32> <ROM>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_7)   --->   "%trunc_ln372 = trunc i32 %buffer_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 388 'trunc' 'trunc_ln372' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 389 [1/2] (0.73ns)   --->   "%dextra = load i5 %dext_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:376]   --->   Operation 389 'load' 'dextra' <Predicate = (!or_ln331)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 32> <ROM>
ST_2 : Operation 390 [1/1] (0.18ns)   --->   "%select_ln382 = select i1 %isDistance, i4 %lextra, i4 %dextra" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382]   --->   Operation 390 'select' 'select_ln382' <Predicate = (!or_ln331)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i4 %select_ln382" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382]   --->   Operation 391 'zext' 'zext_ln382' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.66ns)   --->   "%shl_ln382 = shl i16 1, i16 %zext_ln382" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382]   --->   Operation 392 'shl' 'shl_ln382' <Predicate = (!or_ln331)> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (1.12ns)   --->   "%add_ln382 = add i16 %shl_ln382, i16 65535" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382]   --->   Operation 393 'add' 'add_ln382' <Predicate = (!or_ln331)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_7)   --->   "%tmpVal_1 = and i16 %add_ln382, i16 %trunc_ln372" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382]   --->   Operation 394 'and' 'tmpVal_1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %lsymbol_2, i32 2, i32 4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:418]   --->   Operation 395 'partselect' 'tmp' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.71ns)   --->   "%isExtra_1 = icmp_ne  i3 %tmp, i3 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:418]   --->   Operation 396 'icmp' 'isExtra_1' <Predicate = (!or_ln331)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_7)   --->   "%zext_ln419 = zext i5 %lsymbol_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:419]   --->   Operation 397 'zext' 'zext_ln419' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %lsymbol, i32 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:395]   --->   Operation 398 'bitselect' 'tmp_14' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.14ns)   --->   "%xor_ln395_1 = xor i1 %tmp_14, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:395]   --->   Operation 399 'xor' 'xor_ln395_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_8)   --->   "%trunc_ln396 = trunc i9 %lsymbol" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:396]   --->   Operation 400 'trunc' 'trunc_ln396' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_8)   --->   "%tmpVal_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 16, i8 %trunc_ln396" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:397]   --->   Operation 401 'bitconcatenate' 'tmpVal_3' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_8)   --->   "%sext_ln309 = sext i13 %tmpVal_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:309]   --->   Operation 402 'sext' 'sext_ln309' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.90ns)   --->   "%icmp_ln401 = icmp_eq  i9 %lsymbol, i9 256" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 403 'icmp' 'icmp_ln401' <Predicate = (!or_ln331)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_9)   --->   "%tmpVal_4 = partset i16 @_ssdm_op_PartSet.i16.i16.i8.i32.i32, i16 %tmpVal_load, i8 %ignoreValue_cast_cast, i32 8, i32 15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:406]   --->   Operation 404 'partset' 'tmpVal_4' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%val0_5 = trunc i9 %lsymbol" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:409]   --->   Operation 405 'trunc' 'val0_5' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.82ns)   --->   "%isExtra_2 = icmp_ugt  i5 %val0_5, i5 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:410]   --->   Operation 406 'icmp' 'isExtra_2' <Predicate = (!or_ln331)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_7)   --->   "%zext_ln411 = zext i5 %val0_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:411]   --->   Operation 407 'zext' 'zext_ln411' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_7)   --->   "%tmpVal_6 = select i1 %isExtra, i16 %tmpVal_1, i16 %zext_ln411" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 408 'select' 'tmpVal_6' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %isExtra, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 409 'xor' 'sel_tmp1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.14ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %isDistance, i1 %sel_tmp1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 410 'and' 'sel_tmp2' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.36ns) (out node of the LUT)   --->   "%tmpVal_7 = select i1 %sel_tmp2, i16 %zext_ln419, i16 %tmpVal_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 411 'select' 'tmpVal_7' <Predicate = (!or_ln331)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.14ns)   --->   "%sel_tmp6_demorgan = or i1 %isExtra, i1 %isDistance" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 412 'or' 'sel_tmp6_demorgan' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.14ns)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 413 'xor' 'sel_tmp6' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node tmpVal_8)   --->   "%and_ln395 = and i1 %xor_ln395_1, i1 %sel_tmp6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:395]   --->   Operation 414 'and' 'and_ln395' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.29ns) (out node of the LUT)   --->   "%tmpVal_8 = select i1 %and_ln395, i16 %sext_ln309, i16 %tmpVal_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:395]   --->   Operation 415 'select' 'tmpVal_8' <Predicate = (!or_ln331)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln401)   --->   "%or_ln395 = or i1 %sel_tmp6_demorgan, i1 %xor_ln395_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:395]   --->   Operation 416 'or' 'or_ln395' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node huffDone_1)   --->   "%and_ln395_1 = and i1 %tmp_14, i1 %sel_tmp6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:395]   --->   Operation 417 'and' 'and_ln395_1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.14ns) (out node of the LUT)   --->   "%huffDone_1 = and i1 %icmp_ln401, i1 %and_ln395_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 418 'and' 'huffDone_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.29ns) (out node of the LUT)   --->   "%tmpVal_9 = select i1 %huffDone_1, i16 %tmpVal_4, i16 %tmpVal_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 419 'select' 'tmpVal_9' <Predicate = (!or_ln331)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln401 = or i1 %or_ln395, i1 %icmp_ln401" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 420 'or' 'or_ln401' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.34ns)   --->   "%val0_4 = select i1 %or_ln401, i5 %val0_1, i5 %val0_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 421 'select' 'val0_4' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.14ns)   --->   "%sel_tmp20 = xor i1 %isDistance, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 422 'xor' 'sel_tmp20' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node val1_2)   --->   "%sel_tmp21 = or i1 %isExtra, i1 %sel_tmp20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 423 'or' 'sel_tmp21' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.34ns) (out node of the LUT)   --->   "%val1_2 = select i1 %sel_tmp21, i5 %val1_1, i5 %lsymbol_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 424 'select' 'val1_2' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node buffer_4_v)   --->   "%sel_tmp23_v = select i1 %isExtra, i4 %select_ln382, i4 %current_bits_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 425 'select' 'sel_tmp23_v' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.18ns) (out node of the LUT)   --->   "%buffer_4_v = select i1 %sel_tmp2, i4 %current_bits_9, i4 %sel_tmp23_v" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 426 'select' 'buffer_4_v' <Predicate = (!or_ln331)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%buffer_4_v_cast = zext i4 %buffer_4_v" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 427 'zext' 'buffer_4_v_cast' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (1.27ns)   --->   "%buffer_1 = lshr i32 %buffer_3, i32 %buffer_4_v_cast" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372]   --->   Operation 428 'lshr' 'buffer_1' <Predicate = (!or_ln331)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%counter_4_v = zext i4 %buffer_4_v" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 429 'zext' 'counter_4_v' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.84ns)   --->   "%counter_1 = sub i6 %counter_load_1, i6 %counter_4_v" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 430 'sub' 'counter_1' <Predicate = (!or_ln331)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node isDistance_1)   --->   "%sel_tmp31 = and i1 %isExtra, i1 %isDistance" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 431 'and' 'sel_tmp31' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node isDistance_1)   --->   "%xor_ln401 = xor i1 %or_ln401, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 432 'xor' 'xor_ln401' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.14ns) (out node of the LUT)   --->   "%isDistance_1 = or i1 %sel_tmp31, i1 %xor_ln401" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 433 'or' 'isDistance_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node isExtra_3)   --->   "%sel_tmp42 = select i1 %sel_tmp2, i1 %isExtra_1, i1 %isExtra_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 434 'select' 'sel_tmp42' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401_1)   --->   "%or_ln401_2 = or i1 %icmp_ln401, i1 %xor_ln395_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 435 'or' 'or_ln401_2' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401_1)   --->   "%and_ln401_1 = and i1 %or_ln401_2, i1 %sel_tmp20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 436 'and' 'and_ln401_1' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401_1)   --->   "%or_ln401_3 = or i1 %isExtra, i1 %and_ln401_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 437 'or' 'or_ln401_3' <Predicate = (!or_ln331)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.14ns) (out node of the LUT)   --->   "%xor_ln401_1 = xor i1 %or_ln401_3, i1 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 438 'xor' 'xor_ln401_1' <Predicate = (!or_ln331)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.34ns) (out node of the LUT)   --->   "%isExtra_3 = and i1 %sel_tmp42, i1 %xor_ln401_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401]   --->   Operation 439 'and' 'isExtra_3' <Predicate = (!or_ln331)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (2.10ns)   --->   "%write_ln425 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %lz77_output_stream, i16 %tmpVal_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:425]   --->   Operation 440 'write' 'write_ln425' <Predicate = (!or_ln331)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %counter_1, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:427]   --->   Operation 441 'partselect' 'tmp_15' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.62ns)   --->   "%icmp_ln427 = icmp_eq  i2 %tmp_15, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:427]   --->   Operation 442 'icmp' 'icmp_ln427' <Predicate = (!or_ln331)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %VITIS_LOOP_337_1_ifconv.if.end334_crit_edge, void %if.then324" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:427]   --->   Operation 443 'br' 'br_ln427' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.50ns)   --->   "%store_ln327 = store i32 %buffer_1, i32 %buffer" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327]   --->   Operation 444 'store' 'store_ln327' <Predicate = (!or_ln331 & !icmp_ln427)> <Delay = 0.50>
ST_2 : Operation 445 [1/1] (0.50ns)   --->   "%store_ln328 = store i6 %counter_1, i6 %counter" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:328]   --->   Operation 445 'store' 'store_ln328' <Predicate = (!or_ln331 & !icmp_ln427)> <Delay = 0.50>
ST_2 : Operation 446 [1/1] (0.46ns)   --->   "%br_ln427 = br void %if.end334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:427]   --->   Operation 446 'br' 'br_ln427' <Predicate = (!or_ln331 & !icmp_ln427)> <Delay = 0.46>
ST_2 : Operation 447 [1/1] (2.10ns)   --->   "%inValue = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:428]   --->   Operation 447 'read' 'inValue' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 448 [1/1] (2.10ns)   --->   "%huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:429]   --->   Operation 448 'read' 'huffman_eos_stream_read' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln430 = zext i16 %inValue" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 449 'zext' 'zext_ln430' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln430_1 = zext i6 %counter_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 450 'zext' 'zext_ln430_1' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (1.00ns)   --->   "%shl_ln430 = shl i31 %zext_ln430, i31 %zext_ln430_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 451 'shl' 'shl_ln430' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln430 = trunc i32 %buffer_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 452 'trunc' 'trunc_ln430' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.28ns)   --->   "%or_ln430 = or i31 %trunc_ln430, i31 %shl_ln430" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 453 'or' 'or_ln430' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %buffer_1, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 454 'bitselect' 'tmp_16' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%buffer_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_16, i31 %or_ln430" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430]   --->   Operation 455 'bitconcatenate' 'buffer_2' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.84ns)   --->   "%counter_2 = add i6 %counter_1, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:431]   --->   Operation 456 'add' 'counter_2' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.50ns)   --->   "%store_ln327 = store i32 %buffer_2, i32 %buffer" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327]   --->   Operation 457 'store' 'store_ln327' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.50>
ST_2 : Operation 458 [1/1] (0.50ns)   --->   "%store_ln328 = store i6 %counter_2, i6 %counter" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:328]   --->   Operation 458 'store' 'store_ln328' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.50>
ST_2 : Operation 459 [1/1] (0.46ns)   --->   "%br_ln432 = br void %if.end334" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:432]   --->   Operation 459 'br' 'br_ln432' <Predicate = (!or_ln331 & icmp_ln427)> <Delay = 0.46>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%done_1 = phi i1 %huffman_eos_stream_read, void %if.then324, i1 0, void %VITIS_LOOP_337_1_ifconv.if.end334_crit_edge" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:429]   --->   Operation 460 'phi' 'done_1' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln309 = store i16 %tmpVal_9, i16 %tmpVal" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:309]   --->   Operation 461 'store' 'store_ln309' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%store_ln317 = store i5 %val0_4, i5 %val0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:317]   --->   Operation 462 'store' 'store_ln317' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%store_ln317 = store i5 %val1_2, i5 %val1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:317]   --->   Operation 463 'store' 'store_ln317' <Predicate = (!or_ln331)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln331 = br void %while.cond" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:331]   --->   Operation 464 'br' 'br_ln331' <Predicate = (!or_ln331)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.638ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln327', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327) of variable 'p_bitbuffer_read_1' on local variable 'buffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327 [148]  (0.502 ns)
	'load' operation 32 bit ('buffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:372) on local variable 'buffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327 [156]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln339_18', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339) [266]  (1.121 ns)
	'xor' operation 1 bit ('val', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339) [267]  (0.148 ns)
	'or' operation 1 bit ('or_ln339_13', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339) [269]  (0.148 ns)
	'select' operation 3 bit ('select_ln339_7', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339) [270]  (0.345 ns)
	'select' operation 4 bit ('select_ln339_9', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:339) [286]  (0.187 ns)
	'select' operation 4 bit ('current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347) [314]  (0.000 ns)
	'select' operation 4 bit ('current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347) [319]  (0.187 ns)
	'store' operation 0 bit ('store_ln304', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304) of variable 'current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:347 on local variable 'current_bits', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:304 [500]  (0.000 ns)

 <State 2>: 6.459ns
The critical path consists of the following:
	'load' operation 4 bit ('lextra', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:371) on array 'lext' [421]  (0.730 ns)
	'select' operation 4 bit ('select_ln382', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:382) [426]  (0.187 ns)
	'select' operation 4 bit ('sel_tmp23_v', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401) [461]  (0.000 ns)
	'select' operation 4 bit ('buffer_4_v', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401) [462]  (0.187 ns)
	'sub' operation 6 bit ('counter', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:401) [466]  (0.840 ns)
	'icmp' operation 1 bit ('icmp_ln427', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:427) [478]  (0.621 ns)
	fifo read operation ('inValue', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:428) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:428) [485]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln430', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430) [489]  (1.006 ns)
	'or' operation 31 bit ('or_ln430', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430) [491]  (0.284 ns)
	'store' operation 0 bit ('store_ln327', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327) of variable 'buffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:430 on local variable 'buffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:327 [495]  (0.502 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
