$comment
	File created using the following command:
		vcd file Suma1.msim.vcd -direction
$end
$date
	Sun Sep 04 20:26:40 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sum_vhd_vec_tst $end
$var wire 1 ! E [2] $end
$var wire 1 " E [1] $end
$var wire 1 # E [0] $end
$var wire 1 $ S [1] $end
$var wire 1 % S [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_E [2] $end
$var wire 1 0 ww_E [1] $end
$var wire 1 1 ww_E [0] $end
$var wire 1 2 ww_S [1] $end
$var wire 1 3 ww_S [0] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 : \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 < \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 > \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ? \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 A \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 B \S[0]~output_o\ $end
$var wire 1 C \S[1]~output_o\ $end
$var wire 1 D \E[1]~input_o\ $end
$var wire 1 E \E[0]~input_o\ $end
$var wire 1 F \E[2]~input_o\ $end
$var wire 1 G \Mux1~0_combout\ $end
$var wire 1 H \Mux0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1'
x(
1)
1*
1+
1,
1-
1.
0>
z?
z@
zA
1B
0C
1D
0E
1F
1G
0H
1!
1"
0#
0$
1%
1/
10
01
02
13
04
05
06
07
08
09
0:
0;
0<
0=
$end
#100000
