#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 27 23:52:10 2024
# Process ID: 2831608
# Current directory: /home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1
# Command line: vivado -log xillydemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl
# Log file: /home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.vds
# Journal file: /home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado-ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top xillydemo -part xc7z020clg484-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2831736 
WARNING: [Synth 8-2490] overwriting previous definition of module fifo_8x2048 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fifo_8x2048.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module fifo_32x512 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module system [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/system.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2235.559 ; gain = 215.512 ; free physical = 293072 ; free virtual = 369192
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xillydemo' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:3]
INFO: [Synth 8-6157] synthesizing module 'xillybus' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (1#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'vivado_system' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1594]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 1 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 56 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 1 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (3#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (4#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_0' (6#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:60]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'vivado_system_processing_system7_0_0' has 165 connections declared, but only 147 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2098]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2576]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_TN0WBI' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (7#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (8#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (9#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (10#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (11#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (12#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (12#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (13#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (14#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (15#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (15#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (15#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (16#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (18#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (19#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (19#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (19#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (19#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (20#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (21#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (22#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_0' (23#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_0' has 60 connections declared, but only 58 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_TN0WBI' (24#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V1KO5M' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_1' (25#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_1' has 60 connections declared, but only 58 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:551]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V1KO5M' (26#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11J5E2F' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:612]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_2' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_2' (27#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_2' has 60 connections declared, but only 58 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:851]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11J5E2F' (28#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:612]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_7TUPWJ' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:912]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_7TUPWJ' (29#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:912]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WHIN6P' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1198]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_3' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0' (29#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_3' (30#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_3' has 79 connections declared, but only 77 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1513]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WHIN6P' (31#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1198]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xbar_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (33#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (34#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (35#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl' (36#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo' (37#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_arbiter_resp' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 5 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_arbiter_resp' (38#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42989]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (39#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42989]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (40#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor' (41#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (41#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized0' (41#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (42#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_router' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized0' (42#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo' (43#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_router' (44#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized1' (44#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0' (44#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_mux' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_mux' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized8' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized8' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized9' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized9' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized10' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized10' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized1' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized0' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized2' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized2' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized1' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized1' (45#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (46#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter' (47#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar' (48#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (49#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xbar_0' (50#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' (51#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2576]
WARNING: [Synth 8-7023] instance 'processing_system7_0_axi_periph' of module 'vivado_system_processing_system7_0_axi_periph_0' has 140 connections declared, but only 112 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2246]
INFO: [Synth 8-638] synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (52#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' (58#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_processing_system7_0_100M' of module 'vivado_system_rst_processing_system7_0_100M_0' has 10 connections declared, but only 7 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2359]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_ip_0_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillybus_ip' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xillybus_ip' (59#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_ip_0_0' (60#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_lite_0_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'xillybus_lite' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_lite_0_0' (61#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillyvga_0_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillyvga' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-6157] synthesizing module 'xillyvga_core' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillyvga_core' (62#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillyvga' (63#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillyvga_0_0' (64#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xlconcat_0_0' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (65#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xlconcat_0_0' (66#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system' (67#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1594]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_CLK' has an internal driver [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/system.v:126]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_PORB' has an internal driver [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/system.v:127]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_SRSTB' has an internal driver [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/system.v:128]
INFO: [Synth 8-6155] done synthesizing module 'system' (68#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'xillybus_core' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_core' (69#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus' (70#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
WARNING: [Synth 8-7023] instance 'xillybus_ins' of module 'xillybus' has 87 connections declared, but only 66 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:124]
INFO: [Synth 8-6157] synthesizing module 'fifo_32x512' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32x512' (71#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6157] synthesizing module 'dut' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:52]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_input_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'dut_input_0_V_ram' (72#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_input_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dut_input_0_V' (73#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_input_0_V.v:52]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_output_0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dut_output_0_ram' (74#1) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_output_0.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention.v:104]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_ln_weigncg.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_ln_weigncg_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_ln_weigncg.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighocq.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_q_weighocq_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighocq.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighpcA.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_q_weighpcA_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighpcA.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_q_weighqcK_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighqcK.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighrcU.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_q_weighrcU_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_weighrcU.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weighsc4.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_k_weighsc4_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weighsc4.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weightde.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_k_weightde_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weightde.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weighudo.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_k_weighudo_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weighudo.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weighvdy.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_k_weighvdy_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_weighvdy.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighwdI.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_v_weighwdI_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighwdI.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighxdS.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_v_weighxdS_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighxdS.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_v_weighyd2_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighyd2.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighzec.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_v_weighzec_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_weighzec.v:21]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_cache_V.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_k_cache_V_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_cache_V.v:21]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_cache_V.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_v_cache_V_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_cache_V.v:21]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_ln_weigAem.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_ln_weigAem_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_ln_weigAem.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighBew.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_o_weighBew_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighBew.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighCeG.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_o_weighCeG_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighCeG.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_o_weighDeQ_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighDeQ.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './attention_o_weighEe0_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_o_weighEe0.v:21]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_q_proj_Ffa.v:23]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_cacheIfE.v:19]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_v_cacheMgi.v:22]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/attention_k_proj_QgW.v:24]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state82 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:115]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 76 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 61 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 72 - type: integer 
	Parameter in1_WIDTH bound to: 61 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 72 - type: integer 
	Parameter in1_WIDTH bound to: 61 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter cal_WIDTH bound to: 72 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[71].divisor_tmp_reg[72] was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2282]
	Parameter ap_ST_fsm_state1 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 78'b000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 78'b000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 78'b000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 78'b000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 78'b000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 78'b000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 78'b000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 78'b000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 78'b000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 78'b000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 78'b000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 78'b000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 78'b000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 78'b000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 78'b000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 78'b000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 78'b000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 78'b000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 78'b000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 78'b000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 78'b000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 78'b000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 78'b000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 78'b000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 78'b000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 78'b000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 78'b000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 78'b000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 78'b000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 78'b000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 78'b000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 78'b000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 78'b000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 78'b000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 78'b000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 78'b000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 78'b000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 78'b000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 78'b000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 78'b000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 78'b000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 78'b000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 78'b000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 78'b000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 78'b000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 78'b000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 78'b000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 78'b000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 78'b000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 78'b000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 78'b000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 78'b000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 78'b000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 78'b000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 78'b000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 78'b000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 78'b000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 78'b000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 78'b000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 78'b000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 78'b001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 78'b010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/softmax_1_4_3_s.v:169]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s.v:36]
	Parameter DataWidth bound to: 51 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 51 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './exp_41_25_s_f_x_mhbi_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s_f_x_mhbi.v:21]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './exp_41_25_s_f_x_mibs_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s_f_x_mibs.v:21]
	Parameter DataWidth bound to: 68 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 68 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './exp_41_25_s_exp_xjbC_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s_exp_xjbC.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 67 - type: integer 
	Parameter din1_WIDTH bound to: 62 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 68 - type: integer 
	Parameter dout_WIDTH bound to: 140 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s.v:719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s.v:859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/exp_41_25_s.v:867]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter din2_WIDTH bound to: 40 - type: integer 
	Parameter din3_WIDTH bound to: 40 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter din2_WIDTH bound to: 40 - type: integer 
	Parameter din3_WIDTH bound to: 40 - type: integer 
	Parameter din4_WIDTH bound to: 40 - type: integer 
	Parameter din5_WIDTH bound to: 40 - type: integer 
	Parameter din6_WIDTH bound to: 40 - type: integer 
	Parameter din7_WIDTH bound to: 40 - type: integer 
	Parameter din8_WIDTH bound to: 40 - type: integer 
	Parameter din9_WIDTH bound to: 40 - type: integer 
	Parameter din10_WIDTH bound to: 40 - type: integer 
	Parameter din11_WIDTH bound to: 40 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 60 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 56 - type: integer 
	Parameter in1_WIDTH bound to: 40 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 56 - type: integer 
	Parameter in1_WIDTH bound to: 40 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter cal_WIDTH bound to: 56 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/softmax_1_4_3_s.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/softmax_1_4_3_s.v:2357]
	Parameter ap_ST_fsm_state1 bound to: 61'b0000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 61'b0000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state6 bound to: 61'b0000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state7 bound to: 61'b0000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state8 bound to: 61'b0000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state9 bound to: 61'b0000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state10 bound to: 61'b0000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state11 bound to: 61'b0000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state12 bound to: 61'b0000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state13 bound to: 61'b0000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state14 bound to: 61'b0000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state15 bound to: 61'b0000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 61'b0000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state17 bound to: 61'b0000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 61'b0000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 61'b0000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 61'b0000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 61'b0000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 61'b0000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 61'b0000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 61'b0000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 61'b0000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 61'b0000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 61'b0000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 61'b0000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 61'b0000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 61'b0000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 61'b0000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 61'b0000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 61'b0000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 61'b0000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 61'b0000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 61'b0000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 61'b0000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 61'b0000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 61'b0000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 61'b0000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 61'b0000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 61'b0000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 61'b0000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 61'b0000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 61'b0000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 61'b0000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 61'b0000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 61'b0000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 61'b0000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 61'b0000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 61'b0000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 61'b0000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 61'b0000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 61'b0000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 61'b0000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 61'b0000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 61'b0000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 61'b0000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 61'b0000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 61'b0000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 61'b0001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 61'b0010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 61'b0100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 61'b1000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/rms_norm_16_s.v:117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1804]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'icmp_ln318_2_reg_4577_reg[0:0]' into 'icmp_ln1495_2_reg_4567_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:882]
INFO: [Synth 8-4471] merging register 'icmp_ln318_6_reg_4688_reg[0:0]' into 'icmp_ln1495_6_reg_4678_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:883]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln318_2_reg_4577_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:882]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln318_6_reg_4688_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:883]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 37 - type: integer 
	Parameter din0_WIDTH bound to: 33 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
	Parameter in0_WIDTH bound to: 33 - type: integer 
	Parameter in1_WIDTH bound to: 29 - type: integer 
	Parameter out_WIDTH bound to: 33 - type: integer 
	Parameter in0_WIDTH bound to: 33 - type: integer 
	Parameter in1_WIDTH bound to: 29 - type: integer 
	Parameter out_WIDTH bound to: 33 - type: integer 
	Parameter cal_WIDTH bound to: 33 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter dout_WIDTH bound to: 72 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_emb.v:169]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './apply_rotary_pos_fYi_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_fYi.v:21]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-3876] $readmem data file './apply_rotary_pos_g8j_rom.dat' is read successfully [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_g8j.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter din2_WIDTH bound to: 40 - type: integer 
	Parameter din3_WIDTH bound to: 40 - type: integer 
	Parameter din4_WIDTH bound to: 40 - type: integer 
	Parameter din5_WIDTH bound to: 40 - type: integer 
	Parameter din6_WIDTH bound to: 40 - type: integer 
	Parameter din7_WIDTH bound to: 40 - type: integer 
	Parameter din8_WIDTH bound to: 40 - type: integer 
	Parameter din9_WIDTH bound to: 40 - type: integer 
	Parameter din10_WIDTH bound to: 40 - type: integer 
	Parameter din11_WIDTH bound to: 40 - type: integer 
	Parameter din12_WIDTH bound to: 40 - type: integer 
	Parameter din13_WIDTH bound to: 40 - type: integer 
	Parameter din14_WIDTH bound to: 40 - type: integer 
	Parameter din15_WIDTH bound to: 40 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 55'b0000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 55'b0000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 55'b0000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 55'b0000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 55'b0000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 55'b0000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 55'b0000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 55'b0000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 55'b0000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 55'b0000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 55'b0000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 55'b0000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 55'b0000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 55'b0000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 55'b0000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 55'b0000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 55'b0000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 55'b0000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 55'b0000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 55'b0000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 55'b0000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 55'b0000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 55'b0000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 55'b0000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 55'b0000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 55'b0000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 55'b0000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 55'b0000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 55'b0000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 55'b0000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 55'b0000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 55'b0000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 55'b0000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 55'b0000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 55'b0000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 55'b0000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 55'b0000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 55'b0000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 55'b0000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 55'b0000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 55'b0000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 55'b0000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 55'b0000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 55'b0000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 55'b0000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 55'b0000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 55'b0000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 55'b0000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 55'b0000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 55'b0000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 55'b0000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 55'b0001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 55'b0010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 55'b0100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 55'b1000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/quantize_activation.v:136]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 43 - type: integer 
	Parameter din0_WIDTH bound to: 39 - type: integer 
	Parameter din1_WIDTH bound to: 39 - type: integer 
	Parameter dout_WIDTH bound to: 39 - type: integer 
	Parameter in0_WIDTH bound to: 39 - type: integer 
	Parameter in1_WIDTH bound to: 39 - type: integer 
	Parameter out_WIDTH bound to: 39 - type: integer 
	Parameter in0_WIDTH bound to: 39 - type: integer 
	Parameter in1_WIDTH bound to: 39 - type: integer 
	Parameter out_WIDTH bound to: 39 - type: integer 
	Parameter cal_WIDTH bound to: 39 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:139]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 40 - type: integer 
	Parameter din2_WIDTH bound to: 40 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float_1.v:151]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/cache_update.v:119]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/reshape_2D_to_3D.v:73]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/transpose_last_two_d.v:135]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/init_2d_mem.v:43]
WARNING: [Synth 8-7023] instance 'test_fpga_design' of module 'dut' has 12 connections declared, but only 9 given [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:363]
	Parameter clk_freq bound to: 150 - type: integer 
	Parameter st_idle bound to: 0 - type: integer 
	Parameter st_start bound to: 1 - type: integer 
	Parameter st_fetch bound to: 2 - type: integer 
	Parameter st_bit0 bound to: 3 - type: integer 
	Parameter st_bit1 bound to: 4 - type: integer 
	Parameter st_bit2 bound to: 5 - type: integer 
	Parameter st_ack0 bound to: 6 - type: integer 
	Parameter st_ack1 bound to: 7 - type: integer 
	Parameter st_ack2 bound to: 8 - type: integer 
	Parameter st_stop0 bound to: 9 - type: integer 
	Parameter st_stop1 bound to: 10 - type: integer 
	Parameter st_stop2 bound to: 11 - type: integer 
WARNING: [Synth 8-3848] Net user_r_read_32_eof in module/entity xillydemo does not have driver. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/xillydemo.v:56]
WARNING: [Synth 8-3331] design i2s_audio has unconnected port quiesce
WARNING: [Synth 8-3331] design dut_mux_165_40_1_1 has unconnected port din16[4]
WARNING: [Synth 8-3331] design apply_rotary_pos_g8j has unconnected port reset
WARNING: [Synth 8-3331] design apply_rotary_pos_fYi has unconnected port reset
WARNING: [Synth 8-3331] design dut_mul_72s_40s_7cud has unconnected port reset
WARNING: [Synth 8-3331] design sqrt_fixed_42_26_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design dut_mul_72ns_68nslbW has unconnected port reset
WARNING: [Synth 8-3331] design dut_mul_67ns_62nskbM has unconnected port reset
WARNING: [Synth 8-3331] design exp_41_25_s_exp_xjbC has unconnected port reset
WARNING: [Synth 8-3331] design exp_41_25_s_f_x_mibs has unconnected port reset
WARNING: [Synth 8-3331] design exp_41_25_s_f_x_mhbi has unconnected port reset
WARNING: [Synth 8-3331] design dut_sdiv_72ns_61seOg_div_u has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_proj_QgW has unconnected port reset
WARNING: [Synth 8-3331] design attention_v_cacheMgi has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_cacheIfE has unconnected port reset
WARNING: [Synth 8-3331] design attention_q_proj_Ffa has unconnected port reset
WARNING: [Synth 8-3331] design attention_o_weighEe0 has unconnected port reset
WARNING: [Synth 8-3331] design attention_o_weighDeQ has unconnected port reset
WARNING: [Synth 8-3331] design attention_o_weighCeG has unconnected port reset
WARNING: [Synth 8-3331] design attention_o_weighBew has unconnected port reset
WARNING: [Synth 8-3331] design attention_ln_weigAem has unconnected port reset
WARNING: [Synth 8-3331] design attention_v_cache_V has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_cache_V has unconnected port reset
WARNING: [Synth 8-3331] design attention_v_weighzec has unconnected port reset
WARNING: [Synth 8-3331] design attention_v_weighyd2 has unconnected port reset
WARNING: [Synth 8-3331] design attention_v_weighxdS has unconnected port reset
WARNING: [Synth 8-3331] design attention_v_weighwdI has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_weighvdy has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_weighudo has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_weightde has unconnected port reset
WARNING: [Synth 8-3331] design attention_k_weighsc4 has unconnected port reset
WARNING: [Synth 8-3331] design attention_q_weighrcU has unconnected port reset
WARNING: [Synth 8-3331] design attention_q_weighqcK has unconnected port reset
WARNING: [Synth 8-3331] design attention_q_weighpcA has unconnected port reset
WARNING: [Synth 8-3331] design attention_q_weighocq has unconnected port reset
WARNING: [Synth 8-3331] design attention_ln_weigncg has unconnected port reset
WARNING: [Synth 8-3331] design dut_output_0 has unconnected port reset
WARNING: [Synth 8-3331] design dut_input_0_V has unconnected port reset
WARNING: [Synth 8-3331] design dut has unconnected port strm_in_V_V_dout[1]
WARNING: [Synth 8-3331] design dut has unconnected port strm_in_V_V_dout[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xillybus_ip has unconnected port m_axi_aclk
WARNING: [Synth 8-3331] design xillybus_ip has unconnected port m_axi_aresetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_si_transactor__parameterized0 has unconnected port S_ABURST[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2503.402 ; gain = 483.355 ; free physical = 292964 ; free virtual = 369089
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2503.402 ; gain = 483.355 ; free physical = 293001 ; free virtual = 369126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2503.402 ; gain = 483.355 ; free physical = 293001 ; free virtual = 369126
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2503.402 ; gain = 0.000 ; free physical = 292889 ; free virtual = 369014
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:12]
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xillydemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 292621 ; free virtual = 368746
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 292621 ; free virtual = 368746
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2751.902 ; gain = 731.855 ; free physical = 292960 ; free virtual = 369085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2751.902 ; gain = 731.855 ; free physical = 292960 ; free virtual = 369085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst. (constraint file  /home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0. (constraint file  /home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for smbus/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio/playback_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio/record_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillyvga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2751.902 ; gain = 731.855 ; free physical = 292959 ; free virtual = 369084
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_21_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[71].remd_tmp_reg[72]' and it is trimmed from '72' to '40' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[71].dividend_tmp_reg[72]' and it is trimmed from '72' to '40' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[70].remd_tmp_reg[71]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[69].remd_tmp_reg[70]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[68].remd_tmp_reg[69]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[67].remd_tmp_reg[68]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[66].remd_tmp_reg[67]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[65].remd_tmp_reg[66]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[64].remd_tmp_reg[65]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[63].remd_tmp_reg[64]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[62].remd_tmp_reg[63]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[61].remd_tmp_reg[62]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[60].remd_tmp_reg[61]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[59].remd_tmp_reg[60]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[58].remd_tmp_reg[59]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[57].remd_tmp_reg[58]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[56].remd_tmp_reg[57]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[55].remd_tmp_reg[56]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[54].remd_tmp_reg[55]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[53].remd_tmp_reg[54]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[52].remd_tmp_reg[53]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[51].remd_tmp_reg[52]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[50].remd_tmp_reg[51]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[49].remd_tmp_reg[50]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[48].remd_tmp_reg[49]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[47].remd_tmp_reg[48]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[46].remd_tmp_reg[47]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[45].remd_tmp_reg[46]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[44].remd_tmp_reg[45]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[43].remd_tmp_reg[44]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '72' to '71' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_72ns_61seOg.v:55]
INFO: [Synth 8-4471] merging register 'add_ln703_30_reg_1603_reg[15:0]' into 'add_ln703_29_reg_1598_reg[15:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2304]
INFO: [Synth 8-4471] merging register 'add_ln703_35_reg_1608_reg[15:0]' into 'add_ln703_29_reg_1598_reg[15:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2312]
INFO: [Synth 8-4471] merging register 'add_ln703_39_reg_1613_reg[15:0]' into 'add_ln703_29_reg_1598_reg[15:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2320]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln159_reg_1481_reg' and it is trimmed from '5' to '4' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:1793]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '56' to '55' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_sdiv_56ns_40smb6.v:42]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'select_ln318_4_reg_4535_reg[0:0]' into 'select_ln318_1_reg_4387_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1806]
INFO: [Synth 8-4471] merging register 'select_ln318_10_reg_4604_reg[0:0]' into 'select_ln318_1_reg_4387_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1342]
INFO: [Synth 8-4471] merging register 'select_ln318_13_reg_4618_reg[0:0]' into 'select_ln318_1_reg_4387_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1344]
INFO: [Synth 8-4471] merging register 'select_ln318_16_reg_4646_reg[0:0]' into 'select_ln318_1_reg_4387_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1718]
INFO: [Synth 8-4471] merging register 'select_ln318_22_reg_4715_reg[0:0]' into 'select_ln318_1_reg_4387_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1178]
INFO: [Synth 8-4471] merging register 'trunc_ln708_26_reg_4962_reg[16:16]' into 'select_ln318_1_reg_4387_reg[0:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1844]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1826]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1830]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1832]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1838]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1840]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1842]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1814]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1816]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/sqrt_fixed_42_26_s.v:1818]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln136_reg_3007_reg[38:0]' into 'zext_ln1148_reg_3002_reg[38:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/quantize_activation.v:2164]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_1065_reg' and it is trimmed from '3' to '2' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:553]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'cache_out_1_V_addr_reg_574_reg[3:0]' into 'cache_out_0_V_addr_reg_569_reg[3:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/cache_update.v:251]
INFO: [Synth 8-4471] merging register 'cache_out_2_V_addr_reg_579_reg[3:0]' into 'cache_out_0_V_addr_reg_569_reg[3:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/cache_update.v:252]
INFO: [Synth 8-4471] merging register 'cache_out_3_V_addr_reg_584_reg[3:0]' into 'cache_out_0_V_addr_reg_569_reg[3:0]' [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/cache_update.v:253]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln203_reg_542_reg' and it is trimmed from '5' to '4' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/cache_update.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_cast_reg_564_reg' and it is trimmed from '5' to '3' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/cache_update.v:255]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_436_reg' and it is trimmed from '3' to '2' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/transpose_last_two_d.v:287]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smbus'
INFO: [Synth 8-5544] ROM "save_direction" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdata_logic" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_logic" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_21_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo'
INFO: [Synth 8-3971] The signal "dut_input_0_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dut_output_0_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention_q_proj_Ffa_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention_k_proj_QgW_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                             0000 |                             0000
                st_start |                             0001 |                             0001
                st_fetch |                             0010 |                             0010
                 st_bit0 |                             0011 |                             0011
                 st_bit1 |                             0100 |                             0100
                 st_bit2 |                             0101 |                             0101
                 st_ack0 |                             0110 |                             0110
                 st_ack1 |                             0111 |                             0111
                 st_ack2 |                             1000 |                             1000
                st_stop0 |                             1001 |                             1001
                st_stop1 |                             1010 |                             1010
                  iSTATE |                             1011 |                             1011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smbus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2751.902 ; gain = 731.855 ; free physical = 292913 ; free virtual = 369042
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dut_sdiv_72ns_61seOg_div_u__GB0 |           1|     17704|
|2     |dut_sdiv_72ns_61seOg_div_u__GB1 |           1|     11814|
|3     |dut_sdiv_72ns_61seOg_div_u__GB2 |           1|     10638|
|4     |dut_sdiv_72ns_61seOg_div__GC0   |           1|      1275|
|5     |linear_forward_no_mu__GC0       |           1|      3049|
|6     |attention__GCB0                 |           1|     27206|
|7     |attention__GCB1                 |           1|     16408|
|8     |attention__GCB2                 |           1|     10702|
|9     |attention__GCB3                 |           1|     19341|
|10    |dut__GC0                        |           1|       102|
|11    |xillydemo__GC0                  |           1|     16074|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     73 Bit       Adders := 144   
	   2 Input     72 Bit       Adders := 2     
	   3 Input     72 Bit       Adders := 1     
	   2 Input     68 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 2     
	   3 Input     57 Bit       Adders := 3     
	   2 Input     56 Bit       Adders := 11    
	   3 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 18    
	   3 Input     40 Bit       Adders := 5     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   4 Input     29 Bit       Adders := 11    
	   2 Input     29 Bit       Adders := 5     
	   3 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 6     
	   2 Input     25 Bit       Adders := 14    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 14    
	   4 Input     17 Bit       Adders := 7     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 25    
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 27    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 55    
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 27    
	   2 Input      2 Bit       Adders := 23    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 67    
+---Registers : 
	              140 Bit    Registers := 3     
	              129 Bit    Registers := 3     
	               78 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 12    
	               72 Bit    Registers := 155   
	               71 Bit    Registers := 142   
	               68 Bit    Registers := 9     
	               67 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               61 Bit    Registers := 150   
	               58 Bit    Registers := 6     
	               57 Bit    Registers := 3     
	               56 Bit    Registers := 21    
	               55 Bit    Registers := 4     
	               51 Bit    Registers := 2     
	               47 Bit    Registers := 16    
	               40 Bit    Registers := 380   
	               39 Bit    Registers := 27    
	               37 Bit    Registers := 19    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 26    
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 13    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 60    
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 110   
	                7 Bit    Registers := 20    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 51    
	                4 Bit    Registers := 230   
	                3 Bit    Registers := 56    
	                2 Bit    Registers := 264   
	                1 Bit    Registers := 708   
+---Multipliers : 
	                68x72  Multipliers := 1     
	                62x67  Multipliers := 1     
	                40x72  Multipliers := 1     
	                34x40  Multipliers := 1     
	                23x40  Multipliers := 2     
	                40x40  Multipliers := 9     
	                17x40  Multipliers := 2     
	                18x40  Multipliers := 2     
+---RAMs : 
	              640 Bit         RAMs := 9     
	              256 Bit         RAMs := 5     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	  79 Input     78 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 12    
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     71 Bit        Muxes := 142   
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 4     
	  62 Input     61 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 9     
	   2 Input     55 Bit        Muxes := 3     
	   3 Input     55 Bit        Muxes := 1     
	  56 Input     55 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 16    
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 456   
	   2 Input     39 Bit        Muxes := 17    
	   2 Input     38 Bit        Muxes := 1     
	   3 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     29 Bit        Muxes := 32    
	   3 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  97 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 43    
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     12 Bit        Muxes := 20    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 330   
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 108   
	   5 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 17    
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 24    
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 114   
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 615   
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xillydemo 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dut_sdiv_72ns_61seOg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     73 Bit       Adders := 72    
+---Registers : 
	               72 Bit    Registers := 73    
	               71 Bit    Registers := 71    
	               61 Bit    Registers := 72    
	               40 Bit    Registers := 2     
	                2 Bit    Registers := 73    
+---Muxes : 
	   2 Input     71 Bit        Muxes := 71    
	   2 Input     40 Bit        Muxes := 1     
Module dut_sdiv_72ns_61seOg_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               40 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
Module linear_forward_no_mu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 79    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 163   
+---Multipliers : 
	                23x40  Multipliers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
Module attention_k_cache_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module attention_v_cache_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module attention_v_cacheMgi_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module attention_v_cacheMgi_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module attention_v_cacheMgi_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module attention_v_cacheMgi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module exp_41_25_s_f_x_mhbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module exp_41_25_s_f_x_mibs_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module exp_41_25_s_exp_xjbC_rom 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dut_mul_67ns_62nskbM_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 3     
	               67 Bit    Registers := 1     
	               62 Bit    Registers := 1     
+---Multipliers : 
	                62x67  Multipliers := 1     
Module dut_mul_72ns_68nslbW_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	              140 Bit    Registers := 3     
	               72 Bit    Registers := 1     
	               68 Bit    Registers := 1     
+---Multipliers : 
	                68x72  Multipliers := 1     
Module exp_41_25_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     72 Bit       Adders := 1     
	   2 Input     68 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               72 Bit    Registers := 1     
	               68 Bit    Registers := 7     
	               61 Bit    Registers := 1     
	               58 Bit    Registers := 6     
	               51 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dut_mux_42_40_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_124_40_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 11    
Module dut_mux_42_40_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_sdiv_56ns_40smb6_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     57 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 1     
Module dut_sdiv_56ns_40smb6_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_sdiv_56ns_40smb6_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     57 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 1     
Module dut_sdiv_56ns_40smb6_div__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_sdiv_56ns_40smb6_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     57 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 1     
Module dut_sdiv_56ns_40smb6_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module softmax_1_4_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               78 Bit    Registers := 1     
	               40 Bit    Registers := 52    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	  79 Input     78 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 98    
	   3 Input     19 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
Module dut_mux_42_40_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module GEMM_3D_float_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               56 Bit    Registers := 3     
	               40 Bit    Registers := 23    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                40x40  Multipliers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dut_mux_124_40_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 11    
Module dut_mux_42_40_1_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module init_2d_mem__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module transpose_last_two_d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module reshape_2D_to_3D__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module reshape_2D_to_3D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dut_mux_165_40_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 15    
Module cache_update 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dut_mux_32_40_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module dut_mux_32_40_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module dut_mux_42_40_1_1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module GEMM_3D_float 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 4     
	               40 Bit    Registers := 21    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                40x40  Multipliers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module apply_rotary_pos_fYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	  97 Input     18 Bit        Muxes := 1     
Module apply_rotary_pos_g8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dut_mux_42_40_1_1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_42_40_1_1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
Module dut_mux_165_40_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 15    
Module dut_mux_165_40_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 15    
Module dut_mux_165_40_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 15    
Module dut_mux_165_40_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 15    
Module apply_rotary_pos_emb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 4     
	               40 Bit    Registers := 68    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                17x40  Multipliers := 2     
	                18x40  Multipliers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module attention_k_proj_QgW_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module attention_k_proj_QgW_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module attention_k_proj_QgW_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module attention_k_cacheIfE_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module attention_k_cacheIfE_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module attention_k_cacheIfE_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module attention_k_cacheIfE_ram 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module attention_q_proj_Ffa_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module init_2d_mem__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module init_2d_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dut_udiv_39s_39nsdEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               39 Bit    Registers := 4     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 1     
Module dut_udiv_39s_39nsdEe_div 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module dut_mux_164_1_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_1_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module dut_mux_164_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 15    
Module quantize_activation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               55 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 17    
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 50    
+---Multipliers : 
	                40x40  Multipliers := 1     
+---Muxes : 
	   3 Input     55 Bit        Muxes := 1     
	  56 Input     55 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input     39 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module attention_k_proj_QgW_ram 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module attention_q_proj_Ffa_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module attention_q_proj_Ffa_ram 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module attention_o_weighEe0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_o_weighDeQ_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_o_weighCeG_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_o_weighBew_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_v_weighzec_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_v_weighyd2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_v_weighxdS_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_v_weighwdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_q_weighrcU_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_q_weighqcK_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_q_weighpcA_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_q_weighocq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sqrt_fixed_42_26_s 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     29 Bit       Adders := 11    
	   2 Input     29 Bit       Adders := 5     
	   3 Input     29 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 14    
	   4 Input     17 Bit       Adders := 7     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               37 Bit    Registers := 18    
	               29 Bit    Registers := 22    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 21    
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 31    
	   3 Input     29 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 43    
	   2 Input     13 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dut_udiv_33s_29nsbkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               29 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
Module dut_udiv_33s_29nsbkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dut_mul_72s_40s_7cud_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 4     
	               40 Bit    Registers := 1     
+---Multipliers : 
	                40x72  Multipliers := 1     
Module rms_norm_16_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               37 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 24    
+---Multipliers : 
	                34x40  Multipliers := 1     
	                40x40  Multipliers := 1     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 2     
	  62 Input     61 Bit        Muxes := 1     
	   3 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module attention_ln_weigAem_rom 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module attention_k_weighvdy_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_k_weighudo_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_k_weightde_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_k_weighsc4_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module attention_ln_weigncg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module attention 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 121   
	               39 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 45    
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
Module dut_input_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module dut_output_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_21_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_arbiter_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_19_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module xillybus_ip 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module i2s_audio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module smbus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/linear_forward_no_mu.v:2204]
DSP Report: Generating DSP sext_ln700_reg_1387_reg, operation Mode is: (A*B)'.
DSP Report: register sext_ln700_reg_1387_reg is absorbed into DSP sext_ln700_reg_1387_reg.
DSP Report: operator mul_ln1148_fu_306_p2 is absorbed into DSP sext_ln700_reg_1387_reg.
DSP Report: operator mul_ln1148_fu_306_p2 is absorbed into DSP sext_ln700_reg_1387_reg.
DSP Report: Generating DSP mul_ln1148_fu_306_p2, operation Mode is: A*B.
DSP Report: operator mul_ln1148_fu_306_p2 is absorbed into DSP mul_ln1148_fu_306_p2.
DSP Report: operator mul_ln1148_fu_306_p2 is absorbed into DSP mul_ln1148_fu_306_p2.
DSP Report: Generating DSP sext_ln700_reg_1387_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register sext_ln700_reg_1387_reg is absorbed into DSP sext_ln700_reg_1387_reg.
DSP Report: operator mul_ln1148_fu_306_p2 is absorbed into DSP sext_ln700_reg_1387_reg.
DSP Report: operator mul_ln1148_fu_306_p2 is absorbed into DSP sext_ln700_reg_1387_reg.
INFO: [Synth 8-3971] The signal "xillydemo/input_0_V_U/dut_input_0_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xillydemo/output_0_U/dut_output_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[0]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[1]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[2]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[3]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[4]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[5]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[6]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[7]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[8]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[9]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[10]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[11]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[12]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[13]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[14]' (FD) to 'linear_forward_no_mu__GC0:/add_ln703_29_reg_1598_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_forward_no_mu__GC0:/\add_ln703_29_reg_1598_reg[15] )
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[0]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[1]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[2]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[3]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[4]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[5]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[6]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[7]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[8]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[9]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[10]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[11]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[12]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[13]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[14]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[15]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[16]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[17]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[18]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[19]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[20]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[21]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[22]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[23]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[24]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[25]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[26]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[27]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[28]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[29]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[30]' (FDE) to 'dut_sdiv_72ns_61seOg_div__GC0:/dividend0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dut_sdiv_72ns_61seOg_div__GC0:/\dividend0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remd_tmp_reg[0][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\loop[0].remd_tmp_reg[1][68] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_67ns_62nskbM.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_72ns_68nslbW.v:23]
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product.
DSP Report: Generating DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: register dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff0_reg is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: operator dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/tmp_product is absorbed into DSP dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product.
DSP Report: Generating DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: register dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff0_reg is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
DSP Report: operator dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/tmp_product is absorbed into DSP dut_mul_72ns_68nslbW_U191/dut_mul_72ns_68nslbW_MulnS_2_U/buff1_reg.
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1117_reg_1054_reg' and it is trimmed from '5' to '4' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float_1.v:564]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float_1.v:897]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float_1.v:903]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float_1.v:891]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_1159_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float_1.v:449]
DSP Report: Generating DSP mul_ln1192_1_reg_1164_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register reg_410_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: Generating DSP mul_ln1192_1_fu_617_p2, operation Mode is: A''*B2.
DSP Report: register mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: register tmp_31_reg_1119_reg is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: register tmp_31_reg_1119_pp0_iter1_reg_reg is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: Generating DSP mul_ln1192_1_reg_1164_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register reg_410_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: Generating DSP mul_ln1192_1_fu_617_p2, operation Mode is: A''*B2.
DSP Report: register mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: register mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: register mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_fu_617_p2.
DSP Report: Generating DSP mul_ln1192_1_reg_1164_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register reg_410_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: register mul_ln1192_1_reg_1164_reg is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: operator mul_ln1192_1_fu_617_p2 is absorbed into DSP mul_ln1192_1_reg_1164_reg.
DSP Report: Generating DSP mul_ln1192_reg_1154_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln1192_reg_1154_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: register tmp_30_reg_1144_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: register mul_ln1192_reg_1154_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: Generating DSP mul_ln1192_fu_582_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: register tmp_29_reg_1114_reg is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: Generating DSP mul_ln1192_reg_1154_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1192_reg_1154_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: register tmp_30_reg_1144_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: register mul_ln1192_reg_1154_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: Generating DSP mul_ln1192_fu_582_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: register mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_fu_582_p2.
DSP Report: Generating DSP mul_ln1192_reg_1154_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1192_reg_1154_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: register tmp_30_reg_1144_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: register mul_ln1192_reg_1154_reg is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: operator mul_ln1192_fu_582_p2 is absorbed into DSP mul_ln1192_reg_1154_reg.
DSP Report: Generating DSP tmp_59_reg_1159_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_59_reg_1159_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: register reg_410_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: register tmp_59_reg_1159_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: Generating DSP mul_ln1118_fu_570_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: register tmp_27_reg_1109_reg is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: Generating DSP tmp_59_reg_1159_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_59_reg_1159_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: register reg_410_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: register tmp_59_reg_1159_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: Generating DSP mul_ln1118_fu_570_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: register mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP mul_ln1118_fu_570_p2.
DSP Report: Generating DSP tmp_59_reg_1159_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_59_reg_1159_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: register reg_410_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: register tmp_59_reg_1159_reg is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP tmp_59_reg_1159_reg.
DSP Report: operator mul_ln1118_fu_570_p2 is absorbed into DSP tmp_59_reg_1159_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/\p_Result_7_reg_1008_pp0_iter6_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/\p_Result_7_reg_1008_pp0_iter6_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/\p_Result_7_reg_1008_pp0_iter6_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/\p_Result_7_reg_1008_pp0_iter6_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/\p_Result_7_reg_1008_pp0_iter6_reg_reg[55] )
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[0]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[1]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[2]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[3]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[4]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[5]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[6]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[7]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[8]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[9]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[10]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[11]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[12]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[13]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[14]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/\dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[0]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[1]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[2]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[3]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[4]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[5]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[6]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[7]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[8]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[9]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[10]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[11]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[12]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[13]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[14]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/\dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[0]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[1]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[2]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[3]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[4]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[5]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[6]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[7]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[8]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[9]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[10]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[11]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[12]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[13]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[14]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/\dut_sdiv_56ns_40smb6_div_U/dividend0_reg[15] )
INFO: [Synth 8-3886] merging instance 'lshr_ln1148_4_reg_2449_reg[38]' (FDE) to 'tmp_94_reg_2439_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_GEMM_3D_float_1_fu_575/sub_ln1117_reg_1054_reg[0]' (FDE) to 'grp_GEMM_3D_float_1_fu_575/trunc_ln275_reg_1099_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_GEMM_3D_float_1_fu_575/select_ln275_reg_1044_reg[0]' (FDE) to 'grp_GEMM_3D_float_1_fu_575/trunc_ln203_reg_1103_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_GEMM_3D_float_1_fu_575/select_ln275_reg_1044_reg[1]' (FDE) to 'grp_GEMM_3D_float_1_fu_575/trunc_ln203_reg_1103_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[1]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[2]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[3]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[4]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[5]' (FDE) to 'grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/\dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/\dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/\dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[15] )
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[43]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[42]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[41]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[40]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[39]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[38]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[37]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[36]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[35]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[34]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[32]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[31]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[30]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[29]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[28]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[27]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[26]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[25]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[24]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[23]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[22]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[21]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[20]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[19]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[18]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[17]) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[47]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[46]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[45]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[44]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[43]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[42]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[41]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[40]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[39]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[38]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[37]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[36]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[35]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[34]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[33]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[32]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[31]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[30]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[29]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[28]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[27]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[26]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[25]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[24]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[23]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[22]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[21]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[20]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[19]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[18]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[17]__0) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[47]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[46]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[45]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[44]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[43]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[42]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[41]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[40]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[39]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[38]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[37]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[36]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[35]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[34]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[33]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[32]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[31]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[30]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[29]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[28]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[27]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[26]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[25]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[24]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[23]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[22]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[21]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[20]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[19]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[18]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[17]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[16]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[15]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[14]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[13]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[12]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[11]__1) is unused and will be removed from module exp_41_25_s.
WARNING: [Synth 8-3332] Sequential element (dut_mul_67ns_62nskbM_U190/dut_mul_67ns_62nskbM_MulnS_1_U/buff1_reg[10]__1) is unused and will be removed from module exp_41_25_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U203/\dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U205/\dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/\dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:876]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:870]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:882]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:864]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_1165_reg was removed.  [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/GEMM_3D_float.v:457]
DSP Report: Generating DSP mul_ln1192_2_reg_1180_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register reg_438_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: Generating DSP mul_ln1192_2_fu_673_p2, operation Mode is: A''*B2.
DSP Report: register mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: register tmp_33_reg_1120_reg is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: register tmp_33_reg_1120_pp0_iter1_reg_reg is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: Generating DSP mul_ln1192_2_reg_1180_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register reg_438_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: Generating DSP mul_ln1192_2_fu_673_p2, operation Mode is: A''*B2.
DSP Report: register mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: register mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: register mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_fu_673_p2.
DSP Report: Generating DSP mul_ln1192_2_reg_1180_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register reg_438_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: register mul_ln1192_2_reg_1180_reg is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: operator mul_ln1192_2_fu_673_p2 is absorbed into DSP mul_ln1192_2_reg_1180_reg.
DSP Report: Generating DSP mul_ln1192_1_reg_1170_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register reg_434_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: Generating DSP mul_ln1192_1_fu_650_p2, operation Mode is: A''*B2.
DSP Report: register mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: register tmp_31_reg_1115_reg is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: register tmp_31_reg_1115_pp0_iter1_reg_reg is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: Generating DSP mul_ln1192_1_reg_1170_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register reg_434_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: Generating DSP mul_ln1192_1_fu_650_p2, operation Mode is: A''*B2.
DSP Report: register mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: register mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: register mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_fu_650_p2.
DSP Report: Generating DSP mul_ln1192_1_reg_1170_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register reg_434_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: register mul_ln1192_1_reg_1170_reg is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: operator mul_ln1192_1_fu_650_p2 is absorbed into DSP mul_ln1192_1_reg_1170_reg.
DSP Report: Generating DSP mul_ln1192_reg_1160_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln1192_reg_1160_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: register reg_438_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: register mul_ln1192_reg_1160_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: Generating DSP mul_ln1192_fu_615_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: register tmp_29_reg_1110_reg is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: Generating DSP mul_ln1192_reg_1160_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1192_reg_1160_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: register reg_438_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: register mul_ln1192_reg_1160_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: Generating DSP mul_ln1192_fu_615_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: register mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_fu_615_p2.
DSP Report: Generating DSP mul_ln1192_reg_1160_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1192_reg_1160_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: register reg_438_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: register mul_ln1192_reg_1160_reg is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: operator mul_ln1192_fu_615_p2 is absorbed into DSP mul_ln1192_reg_1160_reg.
DSP Report: Generating DSP tmp_64_reg_1165_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_64_reg_1165_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: register reg_434_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: register tmp_64_reg_1165_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: Generating DSP mul_ln1118_fu_602_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: register tmp_27_reg_1105_reg is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: Generating DSP tmp_64_reg_1165_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_64_reg_1165_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: register reg_434_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: register tmp_64_reg_1165_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: Generating DSP mul_ln1118_fu_602_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: register mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP mul_ln1118_fu_602_p2.
DSP Report: Generating DSP tmp_64_reg_1165_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_64_reg_1165_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: register reg_434_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: register tmp_64_reg_1165_reg is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP tmp_64_reg_1165_reg.
DSP Report: operator mul_ln1118_fu_602_p2 is absorbed into DSP tmp_64_reg_1165_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_emb.v:1330]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_emb.v:1348]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_emb.v:1336]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/apply_rotary_pos_emb.v:1342]
DSP Report: Generating DSP mul_ln1118_1_fu_2196_p2, operation Mode is: A2*B''.
DSP Report: register mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_fu_2196_p2.
DSP Report: register mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_fu_2196_p2.
DSP Report: register mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_fu_2196_p2.
DSP Report: operator mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_fu_2196_p2.
DSP Report: operator mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_fu_2196_p2.
DSP Report: Generating DSP mul_ln1118_1_reg_3223_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_1_reg_3223_reg is absorbed into DSP mul_ln1118_1_reg_3223_reg.
DSP Report: register mul_ln1118_1_reg_3223_reg is absorbed into DSP mul_ln1118_1_reg_3223_reg.
DSP Report: register mul_ln1118_1_reg_3223_reg is absorbed into DSP mul_ln1118_1_reg_3223_reg.
DSP Report: operator mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_reg_3223_reg.
DSP Report: operator mul_ln1118_1_fu_2196_p2 is absorbed into DSP mul_ln1118_1_reg_3223_reg.
DSP Report: Generating DSP mul_ln1118_fu_2184_p2, operation Mode is: A2*B2.
DSP Report: register cos_tab_V_2_load_reg_3193_reg is absorbed into DSP mul_ln1118_fu_2184_p2.
DSP Report: register mul_ln1118_fu_2184_p2 is absorbed into DSP mul_ln1118_fu_2184_p2.
DSP Report: operator mul_ln1118_fu_2184_p2 is absorbed into DSP mul_ln1118_fu_2184_p2.
DSP Report: operator mul_ln1118_fu_2184_p2 is absorbed into DSP mul_ln1118_fu_2184_p2.
DSP Report: Generating DSP mul_ln1118_reg_3213_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register cos_tab_V_2_load_reg_3193_reg is absorbed into DSP mul_ln1118_reg_3213_reg.
DSP Report: register mul_ln1118_reg_3213_reg is absorbed into DSP mul_ln1118_reg_3213_reg.
DSP Report: operator mul_ln1118_fu_2184_p2 is absorbed into DSP mul_ln1118_reg_3213_reg.
DSP Report: operator mul_ln1118_fu_2184_p2 is absorbed into DSP mul_ln1118_reg_3213_reg.
DSP Report: Generating DSP mul_ln1118_2_fu_2357_p2, operation Mode is: A2*B''.
DSP Report: register cos_tab_V_2_load_reg_3193_reg is absorbed into DSP mul_ln1118_2_fu_2357_p2.
DSP Report: register mul_ln1118_2_fu_2357_p2 is absorbed into DSP mul_ln1118_2_fu_2357_p2.
DSP Report: register sext_ln1118_2_reg_3208_reg is absorbed into DSP mul_ln1118_2_fu_2357_p2.
DSP Report: operator mul_ln1118_2_fu_2357_p2 is absorbed into DSP mul_ln1118_2_fu_2357_p2.
DSP Report: operator mul_ln1118_2_fu_2357_p2 is absorbed into DSP mul_ln1118_2_fu_2357_p2.
DSP Report: Generating DSP mul_ln1118_2_reg_3238_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register cos_tab_V_2_load_reg_3193_reg is absorbed into DSP mul_ln1118_2_reg_3238_reg.
DSP Report: register sext_ln1118_2_reg_3208_reg is absorbed into DSP mul_ln1118_2_reg_3238_reg.
DSP Report: register mul_ln1118_2_reg_3238_reg is absorbed into DSP mul_ln1118_2_reg_3238_reg.
DSP Report: operator mul_ln1118_2_fu_2357_p2 is absorbed into DSP mul_ln1118_2_reg_3238_reg.
DSP Report: operator mul_ln1118_2_fu_2357_p2 is absorbed into DSP mul_ln1118_2_reg_3238_reg.
DSP Report: Generating DSP mul_ln1118_3_fu_2365_p2, operation Mode is: A2*B''.
DSP Report: register mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_fu_2365_p2.
DSP Report: register mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_fu_2365_p2.
DSP Report: register mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_fu_2365_p2.
DSP Report: operator mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_fu_2365_p2.
DSP Report: operator mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_fu_2365_p2.
DSP Report: Generating DSP mul_ln1118_3_reg_3243_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_ln1118_3_reg_3243_reg is absorbed into DSP mul_ln1118_3_reg_3243_reg.
DSP Report: register mul_ln1118_3_reg_3243_reg is absorbed into DSP mul_ln1118_3_reg_3243_reg.
DSP Report: register mul_ln1118_3_reg_3243_reg is absorbed into DSP mul_ln1118_3_reg_3243_reg.
DSP Report: operator mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_reg_3243_reg.
DSP Report: operator mul_ln1118_3_fu_2365_p2 is absorbed into DSP mul_ln1118_3_reg_3243_reg.
INFO: [Synth 8-3971] The signal "attention__GCB1/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention__GCB1/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention__GCB1/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention__GCB1/k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_GEMM_3D_float_fu_552/\tmp_reg_1065_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_transpose_last_two_d_fu_632/\tmp_reg_436_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_cache_update_fu_595/\zext_ln203_3_reg_537_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_cache_update_fu_595/\tmp_61_cast_reg_564_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'dut_udiv_39s_39nsdEe_div_U/dut_udiv_39s_39nsdEe_div_u_0/remd_tmp_reg' and it is trimmed from '39' to '38' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_udiv_39s_39nsdEe.v:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/quantize_activation.v:2731]
DSP Report: Generating DSP mul_ln1118_fu_1663_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: register reg_622_reg is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: Generating DSP mul_ln1118_fu_1663_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: Generating DSP mul_ln1118_fu_1663_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: register reg_622_reg is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: Generating DSP mul_ln1118_fu_1663_p2, operation Mode is: A2*B2.
DSP Report: register mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: register mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: Generating DSP mul_ln1118_fu_1663_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: register reg_622_reg is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
DSP Report: operator mul_ln1118_fu_1663_p2 is absorbed into DSP mul_ln1118_fu_1663_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[29] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[28] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[27] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[26] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[25] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[24] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[23] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[22] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[21] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[20] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[19] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[18] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design attention__GCB2 has port final_output_0_V_d0[0] driven by constant 0
INFO: [Synth 8-3971] The signal "attention__GCB2/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention__GCB2/v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "attention__GCB2/q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rms_norm_16_s_fu_497/dut_udiv_33s_29nsbkb_U2/dut_udiv_33s_29nsbkb_div_U/dut_udiv_33s_29nsbkb_div_u_0/remd_tmp_reg' and it is trimmed from '33' to '32' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_udiv_33s_29nsbkb.v:39]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/rms_norm_16_s.v:950]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_mul_72s_40s_7cud.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/src/fpga-design/rms_norm_16_s.v:956]
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2, operation Mode is: A2*B''.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: register grp_rms_norm_16_s_fu_497/weight_V_load_reg_376_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_udiv_33s_29nsbkb_U2/dut_udiv_33s_29nsbkb_div_U/quot_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/zext_ln1118_reg_351_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/weight_V_load_reg_376_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2, operation Mode is: A2*B''.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_udiv_33s_29nsbkb_U2/dut_udiv_33s_29nsbkb_div_U/quot_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/zext_ln1118_reg_351_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1118_fu_288_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1118_reg_381_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/b_reg0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/b_reg0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/b_reg0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/b_reg0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff0_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/tmp_product is absorbed into DSP grp_rms_norm_16_s_fu_497/dut_mul_72s_40s_7cud_U3/dut_mul_72s_40s_7cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg, operation Mode is: (A*B2)'.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2, operation Mode is: A*B2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2, operation Mode is: A2*B2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2.
DSP Report: Generating DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: register grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
DSP Report: operator grp_rms_norm_16_s_fu_497/mul_ln1192_fu_169_p2 is absorbed into DSP grp_rms_norm_16_s_fu_497/mul_ln1192_reg_326_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
WARNING: [Synth 8-3917] design xillydemo__GC0 has port smbus_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design xillydemo__GC0 has port smbus_addr[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2751.902 ; gain = 731.855 ; free physical = 289165 ; free virtual = 365345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|attention_ln_weigncg_rom | p_0_out    | 16x40         | LUT            | 
|attention_q_weighocq_rom | p_0_out    | 16x8          | LUT            | 
|attention_q_weighpcA_rom | p_0_out    | 16x8          | LUT            | 
|attention_q_weighqcK_rom | p_0_out    | 16x8          | LUT            | 
|attention_q_weighrcU_rom | p_0_out    | 16x8          | LUT            | 
|attention_k_weighsc4_rom | p_0_out    | 16x8          | LUT            | 
|attention_k_weightde_rom | p_0_out    | 16x8          | LUT            | 
|attention_k_weighudo_rom | p_0_out    | 16x8          | LUT            | 
|attention_k_weighvdy_rom | p_0_out    | 16x8          | LUT            | 
|attention_v_weighwdI_rom | p_0_out    | 16x8          | LUT            | 
|attention_v_weighxdS_rom | p_0_out    | 16x8          | LUT            | 
|attention_v_weighyd2_rom | p_0_out    | 16x8          | LUT            | 
|attention_v_weighzec_rom | p_0_out    | 16x8          | LUT            | 
|attention_ln_weigAem_rom | p_0_out    | 16x40         | LUT            | 
|attention_o_weighBew_rom | p_0_out    | 16x8          | LUT            | 
|attention_o_weighCeG_rom | p_0_out    | 16x8          | LUT            | 
|attention_o_weighDeQ_rom | p_0_out    | 16x8          | LUT            | 
|attention_o_weighEe0_rom | p_0_out    | 16x8          | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|attention__GCB1 | k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB1 | k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB1 | k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB1 | k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg       | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB2 | attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg  | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB2 | v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg       | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB2 | q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg       | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|xillydemo       | input_0_V_U/dut_input_0_V_ram_U/ram_reg                  | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|xillydemo       | output_0_U/dut_output_0_ram_U/ram_reg                    | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------+------------------------------------------------------+----------------+----------------------+----------------+
|Module Name     | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives     | 
+----------------+------------------------------------------------------+----------------+----------------------+----------------+
|attention__GCB0 | v_cache_upd_0_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB0 | v_cache_upd_1_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB0 | v_cache_upd_2_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB0 | v_cache_upd_3_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB1 | k_cache_upd_3_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|attention__GCB1 | k_cache_upd_2_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|attention__GCB1 | k_cache_upd_1_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|attention__GCB1 | k_cache_upd_0_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|xillydemo__GC0  | litearray0_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | litearray1_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | litearray2_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | litearray3_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | demoarray_reg                                        | Implied        | 32 x 8               | RAM32X1S x 8	  | 
+----------------+------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xillydemo            | (A*B)'                | 23     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|xillydemo            | A*B                   | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|xillydemo            | (PCIN>>17)+A*B        | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 17     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN>>17)+(A''*B'')' | 18     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN>>17)+(A''*B'')' | 18     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 22     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|exp_41_25_s          | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|exp_41_25_s          | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|GEMM_3D_float_1      | (A2*B'')'             | 23     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float_1      | A''*B2                | 23     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float_1      | (PCIN>>17)+A2*B''     | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float_1      | A''*B2                | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float_1      | (PCIN>>17)+A2*B''     | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float_1      | (A2*B2)'              | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float_1      | A2*B2                 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float_1      | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float_1      | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float_1      | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float_1      | (A2*B2)'              | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float_1      | A2*B2                 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float_1      | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float_1      | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float_1      | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | (A2*B'')'             | 23     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float        | A''*B2                | 23     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B''     | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | A''*B2                | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B''     | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | (A2*B'')'             | 23     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float        | A''*B2                | 23     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B''     | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | A''*B2                | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B''     | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | (A2*B2)'              | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float        | A2*B2                 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | (A2*B2)'              | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|GEMM_3D_float        | A2*B2                 | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|GEMM_3D_float        | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|GEMM_3D_float        | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|apply_rotary_pos_emb | A2*B''                | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|apply_rotary_pos_emb | (PCIN>>17)+A*B''      | 23     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|apply_rotary_pos_emb | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|apply_rotary_pos_emb | (PCIN>>17)+A*B2       | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|apply_rotary_pos_emb | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|apply_rotary_pos_emb | (PCIN>>17)+A*B''      | 23     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|apply_rotary_pos_emb | A2*B''                | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|apply_rotary_pos_emb | (PCIN>>17)+A*B''      | 23     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|quantize_activation  | A2*B2                 | 23     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|quantize_activation  | A*B2                  | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|quantize_activation  | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|quantize_activation  | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|quantize_activation  | (PCIN>>17)+A2*B2      | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|attention__GCB3      | A2*B''                | 23     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|attention__GCB3      | (PCIN>>17)+A2*B''     | 23     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|attention__GCB3      | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|attention__GCB3      | (PCIN>>17)+A2*B''     | 18     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|attention__GCB3      | (A2*B'')'             | 21     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | (PCIN>>17)+(A2*B2)'   | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | (A2*B2)'              | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | PCIN+(A2*B'')'        | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | (PCIN>>17)+(A2*B2)'   | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|attention__GCB3      | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | (PCIN>>17)+(A2*B2)'   | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | (PCIN+(A2*B'')')'     | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|attention__GCB3      | (A*B2)'               | 23     | 6      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|attention__GCB3      | A*B2                  | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|attention__GCB3      | (PCIN>>17)+A*B2       | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|attention__GCB3      | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|attention__GCB3      | (PCIN>>17)+A*B2       | 23     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dut_sdiv_72ns_61seOg_div_u__GB0 |           2|     12685|
|2     |dut_sdiv_72ns_61seOg_div_u__GB1 |           2|      9008|
|3     |dut_sdiv_72ns_61seOg_div_u__GB2 |           2|      7878|
|4     |dut_sdiv_72ns_61seOg_div__GC0   |           2|       418|
|5     |linear_forward_no_mu__GC0       |           1|      2008|
|6     |attention__GCB0                 |           1|     24819|
|7     |attention__GCB1                 |           1|     17187|
|8     |attention__GCB2                 |           1|      8380|
|9     |attention__GCB3                 |           1|     10924|
|10    |dut__GC0                        |           1|        88|
|11    |xillydemo__GC0                  |           1|     11647|
|12    |linear_forward_no_mu__GC0__1    |           1|      2008|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2779.457 ; gain = 759.410 ; free physical = 288755 ; free virtual = 364971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:02:05 . Memory (MB): peak = 2841.465 ; gain = 821.418 ; free physical = 288693 ; free virtual = 364910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|attention__GCB1 | k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB1 | k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB1 | k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB1 | k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg       | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB2 | attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg  | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB2 | v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg       | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|attention__GCB2 | q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg       | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|xillydemo       | input_0_V_U/dut_input_0_V_ram_U/ram_reg                  | 16 x 40(READ_FIRST)    | W | R | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|xillydemo       | output_0_U/dut_output_0_ram_U/ram_reg                    | 16 x 40(NO_CHANGE)     | W |   | 16 x 40(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------+------------------------------------------------------+----------------+----------------------+----------------+
|Module Name     | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives     | 
+----------------+------------------------------------------------------+----------------+----------------------+----------------+
|attention__GCB0 | v_cache_upd_0_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB0 | v_cache_upd_1_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB0 | v_cache_upd_2_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB0 | v_cache_upd_3_V_U/attention_v_cacheMgi_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1D x 40	 | 
|attention__GCB1 | k_cache_upd_3_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|attention__GCB1 | k_cache_upd_2_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|attention__GCB1 | k_cache_upd_1_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|attention__GCB1 | k_cache_upd_0_V_U/attention_k_cacheIfE_ram_U/ram_reg | User Attribute | 16 x 40              | RAM16X1S x 40	 | 
|xillydemo__GC0  | litearray0_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | litearray1_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | litearray2_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | litearray3_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo__GC0  | demoarray_reg                                        | Implied        | 32 x 8               | RAM32X1S x 8	  | 
+----------------+------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |dut_sdiv_72ns_61seOg_div_u__GB0 |           2|     11945|
|2     |dut_sdiv_72ns_61seOg_div_u__GB1 |           2|      7934|
|3     |dut_sdiv_72ns_61seOg_div_u__GB2 |           2|      7008|
|4     |dut_sdiv_72ns_61seOg_div__GC0   |           2|       418|
|5     |linear_forward_no_mu__GC0       |           1|      2008|
|6     |attention__GCB0                 |           1|     24804|
|7     |attention__GCB1                 |           1|     17075|
|8     |attention__GCB2                 |           1|      8371|
|9     |attention__GCB3                 |           1|     10914|
|10    |dut__GC0                        |           1|        88|
|11    |xillydemo__GC0                  |           1|     11647|
|12    |linear_forward_no_mu__GC0__1    |           1|      2008|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div_u__GB1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div_u__GB1' done


INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div_u__GB2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div_u__GB2' done


INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div__GC0' done


INFO: [Synth 8-5816] Retiming module `linear_forward_no_mu__GC0__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `linear_forward_no_mu__GC0__1' done


INFO: [Synth 8-5816] Retiming module `linear_forward_no_mu__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `linear_forward_no_mu__GC0' done


INFO: [Synth 8-5816] Retiming module `attention__GCB2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `attention__GCB2' done


INFO: [Synth 8-5816] Retiming module `dut__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dut__GC0' done


INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_13/q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_designi_3_15/input_0_V_U/dut_input_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_designi_3_15/input_0_V_U/dut_input_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_designi_3_15/input_0_V_U/dut_input_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_designi_3_15/input_0_V_U/dut_input_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_designi_3_15/output_0_U/dut_output_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_designi_3_15/output_0_U/dut_output_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3519 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3518 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3517 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3516 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3458
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3457
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3456
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3455
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3396
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3395
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3394
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3393
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3335
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3334
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3333
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3332
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3274
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3273
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3272
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3271
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3213
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3212
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3211
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3210
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3152
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3151
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3150
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3149
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3579
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3578
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3577
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3576
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3640
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3639
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3638
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3637
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3701
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3700
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3699
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3698
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4677
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4676
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4675
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4674
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4616
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4615
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4614
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4613
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4555
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4554
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4553
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4552
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4494
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4493
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4492
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4491
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4433
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4432
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4431
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4430
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4372
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4371
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4370
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4369
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4311
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4310
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4309
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4308
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4250
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4249
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4248
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4247
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4189
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4188
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4187
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4186
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4128
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4127
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4126
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4125
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4067
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4066
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4065
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4064
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4006
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4005
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4004
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4003
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3945
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3944
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3943
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3942
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3884
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3883
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3882
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3881
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3823
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3822
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3821
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3820
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][15] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3762
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][14] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3761
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][13] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3760
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][12] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3759
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[33].divisor_tmp_reg[34][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4788 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[33].divisor_tmp_reg[34][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4787 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[33].divisor_tmp_reg[34][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4786 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[33].divisor_tmp_reg[34][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4785 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[34].divisor_tmp_reg[35][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4849 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[34].divisor_tmp_reg[35][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4848 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[34].divisor_tmp_reg[35][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4847 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[34].divisor_tmp_reg[35][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4846 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[35].divisor_tmp_reg[36][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4910 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[35].divisor_tmp_reg[36][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4909 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[35].divisor_tmp_reg[36][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4908 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[35].divisor_tmp_reg[36][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4907 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[36].divisor_tmp_reg[37][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4971 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[36].divisor_tmp_reg[37][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4970 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[36].divisor_tmp_reg[37][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4969 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[36].divisor_tmp_reg[37][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4968 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3515 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3514 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3513 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3512 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3454
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3453
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3452
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3451
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3392
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3391
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3390
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3389
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3331
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3330
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3329
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3328
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3270
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3269
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3268
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3267
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3209
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3208
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3207
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3206
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3148
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3147
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3146
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3145
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3575
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3574
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3573
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3572
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3636
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3635
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3634
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3633
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3697
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3696
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3695
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3694
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4673
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4672
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4671
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4670
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4612
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4611
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4610
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4609
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4551
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4550
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4549
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4548
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4490
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4489
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4488
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4487
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4429
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4428
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4427
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4426
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4368
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4367
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4366
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4365
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4307
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4306
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4305
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4304
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4246
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4245
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4244
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4243
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4185
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4184
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4183
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4182
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4124
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4123
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4122
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4121
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4063
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4062
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4061
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4060
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4002
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4001
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4000
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3999
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3941
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3940
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3939
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3938
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3880
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3879
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3878
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3877
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3819
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3818
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3817
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3816
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][11] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3758
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][10] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3757
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][9] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3756
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][8] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3755
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3511 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3510 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3509 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3508 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3450
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3449
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3448
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3447
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3388
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3387
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3386
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3385
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3327
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3326
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3325
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3324
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3266
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3265
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3264
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3263
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3205
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3204
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3203
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3202
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3144
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3143
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3142
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3141
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3571
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3570
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3569
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3568
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3632
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3631
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3630
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3629
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3693
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3692
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3691
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3690
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4669
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4668
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4667
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4666
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4608
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4607
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4606
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4605
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4547
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4546
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4545
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4544
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4486
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4485
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4484
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4483
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4425
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4424
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4423
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4422
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4364
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4363
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4362
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4361
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4303
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4302
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4301
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4300
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4242
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4241
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4240
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4239
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4181
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4180
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4179
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4178
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4120
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4119
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4118
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4117
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4059
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4058
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4057
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4056
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3998
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3997
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3996
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3995
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3937
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3936
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3935
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3934
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3876
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3875
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3874
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3873
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3815
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3814
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3813
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3812
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][7] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3754
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][6] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3753
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][5] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3752
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][4] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3751
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3507 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3506 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3505 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].divisor_tmp_reg[38][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3504 due to (NOT ENOUGH REGISTERS)
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3446
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3445
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3444
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].divisor_tmp_reg[39][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3443
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3384
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3383
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3382
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[39].divisor_tmp_reg[40][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__7i_404
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3323
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3322
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3321
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[40].divisor_tmp_reg[41][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__8i_303
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3262
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3261
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3260
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[41].divisor_tmp_reg[42][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__9i_202
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3201
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3200
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3199
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[42].divisor_tmp_reg[43][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__10i_101
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3140
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3139
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3138
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[43].divisor_tmp_reg[44][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferredi_0
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].dividend_tmp_reg[39][71] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_576
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].dividend_tmp_reg[39][71] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3443
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3567
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3566
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3565
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[44].divisor_tmp_reg[45][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__11i_707
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3628
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3627
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3626
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[45].divisor_tmp_reg[46][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__12i_808
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3689
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3688
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3687
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[46].divisor_tmp_reg[47][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__13i_909
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4665
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4664
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4663
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[47].divisor_tmp_reg[48][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__14i_2525
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4604
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4603
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4602
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[48].divisor_tmp_reg[49][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__15i_2424
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4543
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4542
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4541
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[49].divisor_tmp_reg[50][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__16i_2323
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4482
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4481
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4480
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[50].divisor_tmp_reg[51][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__17i_2222
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4421
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4420
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4419
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[51].divisor_tmp_reg[52][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__18i_2121
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4360
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4359
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4358
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[52].divisor_tmp_reg[53][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__19i_2020
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4299
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4298
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4297
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[53].divisor_tmp_reg[54][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__20i_1919
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4238
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4237
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4236
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[54].divisor_tmp_reg[55][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__21i_1818
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4177
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4176
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4175
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[55].divisor_tmp_reg[56][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__22i_1717
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4116
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4115
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4114
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[56].divisor_tmp_reg[57][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__23i_1616
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4055
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4054
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_4053
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[57].divisor_tmp_reg[58][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__24i_1515
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3994
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3993
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3992
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[58].divisor_tmp_reg[59][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__25i_1414
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3933
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3932
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3931
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[59].divisor_tmp_reg[60][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__26i_1313
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3872
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3871
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3870
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[60].divisor_tmp_reg[61][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__27i_1212
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3811
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3810
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3809
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].divisor_tmp_reg[62][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__28i_1111
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][3] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3750
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][2] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3749
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][1] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/i_3748
RETIMING: forward move fails for register dut_sdiv_72ns_61seOg_div_u_0i_1/test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].divisor_tmp_reg[63][0] along load instance dut_sdiv_72ns_61seOg_div_u_0i_1/p_0_in_inferred__29i_1010
INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div_u__GB0_tempName`
	Numbers of forward move = 0, and backward move = 90

	Retimed registers names:
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret__1
 

INFO: [Synth 8-5816] Retiming module `dut_sdiv_72ns_61seOg_div_u__GB0_tempName' done


INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Synth 8-5816] Retiming module `attention__GCB0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `attention__GCB0_tempName' done


INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/k_cache_V_U/attention_k_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/k_cache_V_U/attention_k_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/v_cache_V_U/attention_v_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/v_cache_V_U/attention_v_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_3_table_V_U/exp_41_25_s_f_x_mhbi_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_3_table_V_U/exp_41_25_s_f_x_mhbi_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_1_11/test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_3_table_V_U/exp_41_25_s_f_x_mhbi_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5816] Retiming module `attention__GCB1_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `attention__GCB1_tempName' done


INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/i_3_1534 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance grp_attention_fu_167i_3_12/test_fpga_design/grp_attention_fu_167/k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5816] Retiming module `attention__GCB3_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `attention__GCB3_tempName' done


INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7' done


INFO: [Synth 8-5816] Retiming module `vivado_system_processing_system7_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_processing_system7_0_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_0`
	Numbers of forward move = 0, and backward move = 4

	Retimed registers names:
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__3
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__4
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__3
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__4
 

INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_1`
	Numbers of forward move = 0, and backward move = 4

	Retimed registers names:
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__3
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__4
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__3
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__4
 

INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_1' done


INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_2`
	Numbers of forward move = 0, and backward move = 4

	Retimed registers names:
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__3
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__4
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__0
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__1
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__2
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__3
		i_2_0/xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__4
 

INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_2' done


INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_auto_pc_3' done


INFO: [Synth 8-5816] Retiming module `vivado_system_xbar_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_xbar_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_processing_system7_0_axi_periph_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_processing_system7_0_axi_periph_0' done


INFO: [Synth 8-5816] Retiming module `proc_sys_reset`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `proc_sys_reset' done


INFO: [Synth 8-5816] Retiming module `vivado_system_rst_processing_system7_0_100M_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_rst_processing_system7_0_100M_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_xillybus_ip_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_xillybus_ip_0_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_xillybus_lite_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_xillybus_lite_0_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_xillyvga_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_xillyvga_0_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system_xlconcat_0_0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system_xlconcat_0_0' done


INFO: [Synth 8-5816] Retiming module `vivado_system`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `vivado_system' done


INFO: [Synth 8-5816] Retiming module `xillydemo__GC0_tempName`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo__GC0_tempName' done


INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:59 . Memory (MB): peak = 2894.469 ; gain = 874.422 ; free physical = 287540 ; free virtual = 363762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |dut_sdiv_72ns_61seOg_div_u__GB0    |           2|     10193|
|2     |dut_sdiv_72ns_61seOg_div_u__GB1    |           1|      6593|
|3     |dut_sdiv_72ns_61seOg_div_u__GB2    |           1|      5849|
|4     |dut_sdiv_72ns_61seOg_div__GC0      |           1|       417|
|5     |linear_forward_no_mu__GC0          |           1|      1271|
|6     |attention__GCB0                    |           1|     15451|
|7     |attention__GCB1                    |           1|     11241|
|8     |attention__GCB2                    |           1|      4345|
|9     |attention__GCB3                    |           1|      6041|
|10    |dut__GC0                           |           1|        62|
|11    |xillydemo__GC0                     |           1|      7075|
|12    |linear_forward_no_mu__GC0__1       |           1|      1271|
|13    |dut_sdiv_72ns_61seOg_div_u__GB1__1 |           1|      6593|
|14    |dut_sdiv_72ns_61seOg_div_u__GB2__1 |           1|      5849|
|15    |dut_sdiv_72ns_61seOg_div__GC0__1   |           1|       417|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[12] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[11] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[10] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[9] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[8] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[7] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[6] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[5] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[4] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[3] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[2] with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

RETIMING: backward move register test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[38] from retiming_backward is deleted already 
RETIMING: backward move register test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[37] from retiming_backward is deleted already 
RETIMING: backward move register test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[36] from retiming_backward is deleted already 
RETIMING: backward move register test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[35] from retiming_backward is deleted already 
RETIMING: backward move register test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[33] from retiming_backward is deleted already 
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67] with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__0
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__1
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__2
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__3
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__4
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__5
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__6
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__7
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__8
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__9
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__10
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__11
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__12
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__13
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__14
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__15
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__16
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__17
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__18
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__19
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__20
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__21
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__22
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__23
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__24
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__25
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__26
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__27
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__28
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__29
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__30
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__31
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__32
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__33
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__34
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__35
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__36
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__37
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__38
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__39
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__40
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__41
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__42
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__43
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__44
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__45
            test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__46

INFO: [Synth 8-5816] Retiming module `xillydemo`
	Numbers of forward move = 1, and backward move = 1

	Retimed registers names:
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[61].remd_tmp_reg[62][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][40]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][41]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][42]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][43]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][44]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][45]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][46]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][47]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][48]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][49]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][50]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][51]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][52]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][53]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][54]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[62].remd_tmp_reg[63][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][29]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][30]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][31]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][32]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][33]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][34]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][35]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][36]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][37]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][38]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][40]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][41]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][42]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][43]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][44]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][45]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][46]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][47]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][48]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][49]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][50]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][51]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][52]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][53]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][54]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][55]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][56]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][57]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][58]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][59]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][60]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][61]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][62]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][63]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][64]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][65]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][66]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][67]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][68]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][69]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[63].remd_tmp_reg[64][70]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__0
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__1
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__10
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__11
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__12
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__13
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__14
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__15
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__16
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__17
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__18
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__19
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__2
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__20
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__21
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__22
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__23
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__24
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__25
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__26
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__27
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__28
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__29
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__3
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__30
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__31
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__32
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__33
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__34
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__35
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__36
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__37
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__38
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__39
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__4
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__40
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__41
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__42
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__43
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__44
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__45
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__46
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__47
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__48
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__49
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__5
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__50
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__51
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__52
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__53
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__54
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__55
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__56
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__57
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__58
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__59
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__6
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__60
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__61
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__62
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__63
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__64
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__65
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__66
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__67
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__68
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__69
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__7
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__70
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__71
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__72
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__73
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__74
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__75
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__76
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__8
		test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/p_Val2_68_reg_3142_reg[39]_bret__9
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__0
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__1
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__10
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__11
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__12
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__13
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__14
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__15
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__16
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__17
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__18
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__19
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__2
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__20
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__21
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__22
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__23
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__24
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__25
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__26
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__27
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__28
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__29
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__3
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__30
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__31
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__32
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__33
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__34
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__35
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__36
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__37
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__38
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__39
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__4
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__40
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__41
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__42
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__43
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__44
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__45
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__46
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__5
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__6
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__7
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__8
		test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/y_lo_s_V_reg_1054_reg[67]_fret__9
 

INFO: [Synth 8-5816] Retiming module `xillydemo' done


INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_cache_V_U/attention_k_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_cache_V_U/attention_k_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/v_cache_V_U/attention_v_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/v_cache_V_U/attention_v_cache_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_2_table_V_U/exp_41_25_s_f_x_mibs_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_3_table_V_U/exp_41_25_s_f_x_mhbi_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_3_table_V_U/exp_41_25_s_f_x_mhbi_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/f_x_msb_3_table_V_U/exp_41_25_s_f_x_mhbi_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_3_32548 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_2_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_1_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_transposed_0_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/k_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/attn_output_2D_0_V_U/attention_k_proj_QgW_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/v_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_attention_fu_167/q_proj_re_0_V_U/attention_q_proj_Ffa_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/input_0_V_U/dut_input_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/input_0_V_U/dut_input_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/input_0_V_U/dut_input_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/input_0_V_U/dut_input_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/output_0_U/dut_output_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/output_0_U/dut_output_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4163] Replicating register \audio/audio_adc_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_lrclk_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_bclk_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-6064] Net \test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497_input_0_V_q0 [39] is driving 77 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:03:21 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287348 ; free virtual = 363620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:28 ; elapsed = 00:03:22 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287350 ; free virtual = 363621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:03:31 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287342 ; free virtual = 363614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:03:31 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287342 ; free virtual = 363614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:03:33 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287349 ; free virtual = 363620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:03:33 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287349 ; free virtual = 363620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].dividend_tmp_reg[39][71] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[20].dividend_tmp_reg[21][71] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[19].dividend_tmp_reg[20][71] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[71].sign_tmp_reg[72][1]      | 73     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[21].dividend_tmp_reg[22][71] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[22].dividend_tmp_reg[23][71] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[23].dividend_tmp_reg[24][71] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[24].dividend_tmp_reg[25][71] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[25].dividend_tmp_reg[26][71] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[26].dividend_tmp_reg[27][71] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[27].dividend_tmp_reg[28][71] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[28].dividend_tmp_reg[29][71] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[29].dividend_tmp_reg[30][71] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[30].dividend_tmp_reg[31][71] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[31].dividend_tmp_reg[32][71] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[32].dividend_tmp_reg[33][71] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[33].dividend_tmp_reg[34][71] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[34].dividend_tmp_reg[35][71] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[35].dividend_tmp_reg[36][71] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[36].dividend_tmp_reg[37][71] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].dividend_tmp_reg[38][71] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[17].dividend_tmp_reg[18][71] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[16].dividend_tmp_reg[17][71] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[15].dividend_tmp_reg[16][71] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[14].dividend_tmp_reg[15][71] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[13].dividend_tmp_reg[14][71] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[12].dividend_tmp_reg[13][71] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[11].dividend_tmp_reg[12][71] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[10].dividend_tmp_reg[11][71] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[9].dividend_tmp_reg[10][71]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[8].dividend_tmp_reg[9][71]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[7].dividend_tmp_reg[8][71]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[6].dividend_tmp_reg[7][71]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[5].dividend_tmp_reg[6][71]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[4].dividend_tmp_reg[5][71]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[3].dividend_tmp_reg[4][71]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[2].dividend_tmp_reg[3][71]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[1].dividend_tmp_reg[2][71]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[18].dividend_tmp_reg[19][71] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/output_0_V_addr_reg_1502_pp0_iter78_reg_reg[3]                                                                     | 77     | 4     | NO           | NO                 | YES               | 0      | 12      | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/icmp_ln157_reg_1472_pp0_iter78_reg_reg[0]                                                                          | 76     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[38].dividend_tmp_reg[39][71] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[20].dividend_tmp_reg[21][71] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[19].dividend_tmp_reg[20][71] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[71].sign_tmp_reg[72][1]      | 73     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[21].dividend_tmp_reg[22][71] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[22].dividend_tmp_reg[23][71] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[23].dividend_tmp_reg[24][71] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[24].dividend_tmp_reg[25][71] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[25].dividend_tmp_reg[26][71] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[26].dividend_tmp_reg[27][71] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[27].dividend_tmp_reg[28][71] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[28].dividend_tmp_reg[29][71] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[29].dividend_tmp_reg[30][71] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[30].dividend_tmp_reg[31][71] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[31].dividend_tmp_reg[32][71] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[32].dividend_tmp_reg[33][71] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[33].dividend_tmp_reg[34][71] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[34].dividend_tmp_reg[35][71] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[35].dividend_tmp_reg[36][71] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[36].dividend_tmp_reg[37][71] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[37].dividend_tmp_reg[38][71] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[17].dividend_tmp_reg[18][71] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[16].dividend_tmp_reg[17][71] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[15].dividend_tmp_reg[16][71] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[14].dividend_tmp_reg[15][71] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[13].dividend_tmp_reg[14][71] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[12].dividend_tmp_reg[13][71] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[11].dividend_tmp_reg[12][71] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[10].dividend_tmp_reg[11][71] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[9].dividend_tmp_reg[10][71]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[8].dividend_tmp_reg[9][71]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[7].dividend_tmp_reg[8][71]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[6].dividend_tmp_reg[7][71]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[5].dividend_tmp_reg[6][71]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[4].dividend_tmp_reg[5][71]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[3].dividend_tmp_reg[4][71]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[2].dividend_tmp_reg[3][71]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[1].dividend_tmp_reg[2][71]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/dut_sdiv_72ns_61seOg_U61/dut_sdiv_72ns_61seOg_div_U/dut_sdiv_72ns_61seOg_div_u_0/loop[18].dividend_tmp_reg[19][71] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/output_0_V_addr_reg_1502_pp0_iter78_reg_reg[3]                                                                     | 77     | 4     | NO           | NO                 | YES               | 0      | 12      | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/icmp_ln157_reg_1472_pp0_iter78_reg_reg[0]                                                                          | 76     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/p_Result_7_reg_1008_pp0_iter6_reg_reg[61]                                                       | 4      | 57    | NO           | NO                 | YES               | 57     | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/trunc_ln612_reg_1002_pp0_iter6_reg_reg[57]                                                      | 5      | 58    | NO           | NO                 | YES               | 58     | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/ret_V_reg_996_pp0_iter6_reg_reg[8]                                                              | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/p_Result_s_117_reg_966_pp0_iter4_reg_reg[6]                                                     | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/exp_x_msb_1_V_reg_1038_pp0_iter11_reg_reg[67]                                                   | 4      | 68    | NO           | NO                 | YES               | 68     | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/or_ln489_21_reg_986_pp0_iter5_reg_reg[0]                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/or_ln489_21_reg_986_pp0_iter11_reg_reg[0]                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/p_Result_s_reg_960_pp0_iter4_reg_reg[0]                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/p_Result_s_reg_960_pp0_iter12_reg_reg[0]                                                        | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/select_ln488_23_reg_4354_reg[22]                                                            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/icmp_ln318_reg_4297_pp0_iter3_reg_reg[0]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/icmp_ln1495_reg_4292_pp0_iter3_reg_reg[0]                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/select_ln488_13_reg_4308_reg[6]                                                             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/p_Result_28_7_reg_4319_reg[0]                                                               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/select_ln488_19_reg_4331_reg[0]                                                             | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/p_Result_28_s_reg_4342_reg[0]                                                               | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/trunc_ln731_reg_4264_pp0_iter3_reg_reg[14]                                                  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/select_ln318_1_reg_4387_reg[2]                                                              | 6      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/grp_sqrt_fixed_42_26_s_fu_139/select_ln318_4_reg_4535_reg[1]                                                              | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/input_0_V_addr_1_reg_370_pp1_iter7_reg_reg[3]                                                                             | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/icmp_ln93_reg_356_pp1_iter6_reg_reg[0]                                                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_396/ap_enable_reg_pp0_iter78_reg                                                                                       | 77     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_linear_forward_no_mu_fu_428/ap_enable_reg_pp0_iter78_reg                                                                                       | 77     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/grp_exp_41_25_s_fu_1589/ap_enable_reg_pp0_iter6_reg                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_softmax_1_4_3_s_fu_471/dut_sdiv_56ns_40smb6_U207/dut_sdiv_56ns_40smb6_div_U/dut_sdiv_56ns_40smb6_div_u_0/r_stage_reg[56]                       | 56     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_quantize_activation_fu_546/dut_udiv_39s_39nsdEe_U8/dut_udiv_39s_39nsdEe_div_U/dut_udiv_39s_39nsdEe_div_u_0/r_stage_reg[39]                     | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/dut_udiv_33s_29nsbkb_U2/dut_udiv_33s_29nsbkb_div_U/dut_udiv_33s_29nsbkb_div_u_0/r_stage_reg[33]                           | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|xillydemo   | test_fpga_design/grp_attention_fu_167/grp_rms_norm_16_s_fu_497/ap_enable_reg_pp1_iter7_reg                                                                                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_32x512   |         4|
|2     |fifo_8x2048   |         2|
|3     |xillybus_core |         1|
|4     |xillybus_lite |         1|
|5     |xillyvga_core |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |fifo_32x512          |     1|
|2     |fifo_32x512__4       |     1|
|3     |fifo_32x512__5       |     1|
|4     |fifo_32x512__6       |     1|
|5     |fifo_8x2048          |     1|
|6     |fifo_8x2048__2       |     1|
|7     |xillybus_core        |     1|
|8     |xillybus_lite_bbox_0 |     1|
|9     |xillyvga_core        |     1|
|10    |BIBUF                |   130|
|11    |BUFG                 |     2|
|12    |CARRY4               |  4136|
|13    |DSP48E1_10           |    10|
|14    |DSP48E1_11           |     9|
|15    |DSP48E1_13           |     1|
|16    |DSP48E1_15           |    10|
|17    |DSP48E1_16           |     5|
|18    |DSP48E1_17           |     5|
|19    |DSP48E1_18           |     1|
|20    |DSP48E1_19           |     2|
|21    |DSP48E1_20           |     1|
|22    |DSP48E1_21           |     1|
|23    |DSP48E1_22           |     2|
|24    |DSP48E1_23           |     2|
|25    |DSP48E1_24           |     2|
|26    |DSP48E1_3            |    12|
|27    |DSP48E1_4            |    10|
|28    |DSP48E1_5            |     1|
|29    |DSP48E1_6            |     8|
|30    |DSP48E1_7            |    11|
|31    |DSP48E1_9            |    10|
|32    |LUT1                 |  2676|
|33    |LUT2                 | 11117|
|34    |LUT3                 | 14766|
|35    |LUT4                 |  2454|
|36    |LUT5                 |  2858|
|37    |LUT6                 |  5873|
|38    |MUXF7                |   622|
|39    |MUXF8                |   240|
|40    |PS7                  |     1|
|41    |RAM16X1D             |   160|
|42    |RAM16X1S             |   160|
|43    |RAM32X1S             |    40|
|44    |RAMB18E1             |     1|
|45    |RAMB18E1_1           |     1|
|46    |RAMB18E1_10          |     4|
|47    |RAMB18E1_11          |     1|
|48    |RAMB18E1_12          |     1|
|49    |RAMB18E1_2           |     1|
|50    |RAMB18E1_3           |     1|
|51    |RAMB18E1_4           |     1|
|52    |RAMB18E1_5           |     1|
|53    |RAMB18E1_8           |     1|
|54    |RAMB18E1_9           |     5|
|55    |RAMB36E1             |     5|
|56    |RAMB36E1_1           |     4|
|57    |SRL16                |     1|
|58    |SRL16E               |   369|
|59    |SRLC32E              |   311|
|60    |FDCE                 |    14|
|61    |FDR                  |     8|
|62    |FDRE                 | 41286|
|63    |FDSE                 |    82|
|64    |IBUF                 |     5|
|65    |IOBUF                |    57|
|66    |OBUF                 |    22|
|67    |OBUFT                |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                           |Module                                                             |Cells |
+------+-------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                |                                                                   | 88332|
|2     |  audio                                                            |i2s_audio                                                          |   170|
|3     |  smbus                                                            |smbus                                                              |   109|
|4     |  test_fpga_design                                                 |dut                                                                | 81085|
|5     |    grp_attention_fu_167                                           |attention                                                          | 81040|
|6     |      attn_output_2D_0_V_U                                         |attention_k_proj_QgW                                               |   272|
|7     |        attention_k_proj_QgW_ram_U                                 |attention_k_proj_QgW_ram_131                                       |   272|
|8     |      dut_mux_124_40_1_1_U255                                      |dut_mux_124_40_1_1                                                 |   160|
|9     |      dut_mux_42_40_1_1_U268                                       |dut_mux_42_40_1_1                                                  |    40|
|10    |      dut_mux_42_40_1_1_U273                                       |dut_mux_42_40_1_1_68                                               |    40|
|11    |      dut_mux_42_40_1_1_U274                                       |dut_mux_42_40_1_1_69                                               |    40|
|12    |      dut_mux_42_40_1_1_U275                                       |dut_mux_42_40_1_1_70                                               |    40|
|13    |      dut_mux_42_40_1_1_U276                                       |dut_mux_42_40_1_1_71                                               |    40|
|14    |      grp_GEMM_3D_float_1_fu_575                                   |GEMM_3D_float_1                                                    |  1336|
|15    |        dut_mux_42_40_1_1_U234                                     |dut_mux_42_40_1_1_129                                              |    40|
|16    |        dut_mux_42_40_1_1_U238                                     |dut_mux_42_40_1_1_130                                              |    40|
|17    |      grp_GEMM_3D_float_fu_552                                     |GEMM_3D_float                                                      |  1795|
|18    |        dut_mux_32_40_1_1_U164                                     |dut_mux_32_40_1_1                                                  |    40|
|19    |        dut_mux_32_40_1_1_U165                                     |dut_mux_32_40_1_1_128                                              |    40|
|20    |      grp_apply_rotary_pos_emb_fu_506                              |apply_rotary_pos_emb                                               |  4575|
|21    |        cos_tab_V_2_U                                              |apply_rotary_pos_fYi                                               |    36|
|22    |          apply_rotary_pos_fYi_rom_U                               |apply_rotary_pos_fYi_rom                                           |    36|
|23    |        sin_tab_V_2_U                                              |apply_rotary_pos_g8j                                               |    16|
|24    |          apply_rotary_pos_g8j_rom_U                               |apply_rotary_pos_g8j_rom                                           |    16|
|25    |      grp_cache_update_fu_595                                      |cache_update                                                       |   699|
|26    |      grp_init_2d_mem_fu_643                                       |init_2d_mem                                                        |    41|
|27    |      grp_init_2d_mem_fu_649                                       |init_2d_mem_72                                                     |    22|
|28    |      grp_init_2d_mem_fu_655                                       |init_2d_mem_73                                                     |    27|
|29    |      grp_linear_forward_no_mu_fu_396                              |linear_forward_no_mu                                               | 22373|
|30    |        dut_sdiv_72ns_61seOg_U61                                   |dut_sdiv_72ns_61seOg_125                                           | 21548|
|31    |          dut_sdiv_72ns_61seOg_div_U                               |dut_sdiv_72ns_61seOg_div_126                                       | 21548|
|32    |            dut_sdiv_72ns_61seOg_div_u_0                           |dut_sdiv_72ns_61seOg_div_u_127                                     | 21247|
|33    |      grp_linear_forward_no_mu_fu_428                              |linear_forward_no_mu_74                                            | 22337|
|34    |        dut_sdiv_72ns_61seOg_U61                                   |dut_sdiv_72ns_61seOg                                               | 21548|
|35    |          dut_sdiv_72ns_61seOg_div_U                               |dut_sdiv_72ns_61seOg_div                                           | 21548|
|36    |            dut_sdiv_72ns_61seOg_div_u_0                           |dut_sdiv_72ns_61seOg_div_u                                         | 21247|
|37    |      grp_quantize_activation_fu_546                               |quantize_activation                                                |  3441|
|38    |        dut_mux_164_8_1_1_U25                                      |dut_mux_164_8_1_1                                                  |     8|
|39    |        dut_mux_164_8_1_1_U26                                      |dut_mux_164_8_1_1_110                                              |     8|
|40    |        dut_mux_164_8_1_1_U27                                      |dut_mux_164_8_1_1_111                                              |     8|
|41    |        dut_mux_164_8_1_1_U28                                      |dut_mux_164_8_1_1_112                                              |     8|
|42    |        dut_mux_164_8_1_1_U29                                      |dut_mux_164_8_1_1_113                                              |     8|
|43    |        dut_mux_164_8_1_1_U30                                      |dut_mux_164_8_1_1_114                                              |     8|
|44    |        dut_mux_164_8_1_1_U31                                      |dut_mux_164_8_1_1_115                                              |     8|
|45    |        dut_mux_164_8_1_1_U32                                      |dut_mux_164_8_1_1_116                                              |     8|
|46    |        dut_mux_164_8_1_1_U33                                      |dut_mux_164_8_1_1_117                                              |     8|
|47    |        dut_mux_164_8_1_1_U34                                      |dut_mux_164_8_1_1_118                                              |     8|
|48    |        dut_mux_164_8_1_1_U35                                      |dut_mux_164_8_1_1_119                                              |     8|
|49    |        dut_mux_164_8_1_1_U36                                      |dut_mux_164_8_1_1_120                                              |     8|
|50    |        dut_mux_164_8_1_1_U37                                      |dut_mux_164_8_1_1_121                                              |     8|
|51    |        dut_mux_164_8_1_1_U38                                      |dut_mux_164_8_1_1_122                                              |     8|
|52    |        dut_mux_164_8_1_1_U39                                      |dut_mux_164_8_1_1_123                                              |     8|
|53    |        dut_mux_164_8_1_1_U40                                      |dut_mux_164_8_1_1_124                                              |     8|
|54    |        dut_udiv_39s_39nsdEe_U8                                    |dut_udiv_39s_39nsdEe                                               |   443|
|55    |          dut_udiv_39s_39nsdEe_div_U                               |dut_udiv_39s_39nsdEe_div                                           |   443|
|56    |            dut_udiv_39s_39nsdEe_div_u_0                           |dut_udiv_39s_39nsdEe_div_u                                         |   280|
|57    |      grp_reshape_2D_to_3D_fu_622                                  |reshape_2D_to_3D                                                   |   715|
|58    |      grp_reshape_2D_to_3D_fu_627                                  |reshape_2D_to_3D_75                                                |   714|
|59    |      grp_rms_norm_16_s_fu_497                                     |rms_norm_16_s                                                      |  5710|
|60    |        dut_mul_72s_40s_7cud_U3                                    |dut_mul_72s_40s_7cud                                               |   145|
|61    |          dut_mul_72s_40s_7cud_MulnS_0_U                           |dut_mul_72s_40s_7cud_MulnS_0                                       |   145|
|62    |        dut_udiv_33s_29nsbkb_U2                                    |dut_udiv_33s_29nsbkb                                               |   264|
|63    |          dut_udiv_33s_29nsbkb_div_U                               |dut_udiv_33s_29nsbkb_div                                           |   264|
|64    |            dut_udiv_33s_29nsbkb_div_u_0                           |dut_udiv_33s_29nsbkb_div_u                                         |   234|
|65    |        grp_sqrt_fixed_42_26_s_fu_139                              |sqrt_fixed_42_26_s                                                 |  4569|
|66    |      grp_softmax_1_4_3_s_fu_471                                   |softmax_1_4_3_s                                                    |  9726|
|67    |        dut_mux_124_40_1_1_U201                                    |dut_mux_124_40_1_1_97                                              |   320|
|68    |        dut_mux_42_40_1_1_U198                                     |dut_mux_42_40_1_1_98                                               |    40|
|69    |        dut_mux_42_40_1_1_U199                                     |dut_mux_42_40_1_1_99                                               |    40|
|70    |        dut_mux_42_40_1_1_U200                                     |dut_mux_42_40_1_1_100                                              |    40|
|71    |        dut_mux_42_40_1_1_U202                                     |dut_mux_42_40_1_1_101                                              |    40|
|72    |        dut_mux_42_40_1_1_U204                                     |dut_mux_42_40_1_1_102                                              |    40|
|73    |        dut_mux_42_40_1_1_U206                                     |dut_mux_42_40_1_1_103                                              |    40|
|74    |        dut_sdiv_56ns_40smb6_U203                                  |dut_sdiv_56ns_40smb6                                               |   773|
|75    |          dut_sdiv_56ns_40smb6_div_U                               |dut_sdiv_56ns_40smb6_div_108                                       |   773|
|76    |            dut_sdiv_56ns_40smb6_div_u_0                           |dut_sdiv_56ns_40smb6_div_u_109                                     |   444|
|77    |        dut_sdiv_56ns_40smb6_U205                                  |dut_sdiv_56ns_40smb6_104                                           |   773|
|78    |          dut_sdiv_56ns_40smb6_div_U                               |dut_sdiv_56ns_40smb6_div_106                                       |   773|
|79    |            dut_sdiv_56ns_40smb6_div_u_0                           |dut_sdiv_56ns_40smb6_div_u_107                                     |   444|
|80    |        dut_sdiv_56ns_40smb6_U207                                  |dut_sdiv_56ns_40smb6_105                                           |  1144|
|81    |          dut_sdiv_56ns_40smb6_div_U                               |dut_sdiv_56ns_40smb6_div                                           |  1144|
|82    |            dut_sdiv_56ns_40smb6_div_u_0                           |dut_sdiv_56ns_40smb6_div_u                                         |   657|
|83    |        grp_exp_41_25_s_fu_1589                                    |exp_41_25_s                                                        |  2026|
|84    |          dut_mul_67ns_62nskbM_U190                                |dut_mul_67ns_62nskbM                                               |   374|
|85    |            dut_mul_67ns_62nskbM_MulnS_1_U                         |dut_mul_67ns_62nskbM_MulnS_1                                       |   374|
|86    |          dut_mul_72ns_68nslbW_U191                                |dut_mul_72ns_68nslbW                                               |   560|
|87    |            dut_mul_72ns_68nslbW_MulnS_2_U                         |dut_mul_72ns_68nslbW_MulnS_2                                       |   560|
|88    |          f_x_msb_2_table_V_U                                      |exp_41_25_s_f_x_mibs                                               |    17|
|89    |            exp_41_25_s_f_x_mibs_rom_U                             |exp_41_25_s_f_x_mibs_rom                                           |    17|
|90    |          f_x_msb_3_table_V_U                                      |exp_41_25_s_f_x_mhbi                                               |     7|
|91    |            exp_41_25_s_f_x_mhbi_rom_U                             |exp_41_25_s_f_x_mhbi_rom                                           |     7|
|92    |      grp_transpose_last_two_d_fu_632                              |transpose_last_two_d                                               |   247|
|93    |      k_cache_V_U                                                  |attention_k_cache_V                                                |     1|
|94    |        attention_k_cache_V_rom_U                                  |attention_k_cache_V_rom                                            |     1|
|95    |      k_cache_upd_0_V_U                                            |attention_k_cacheIfE                                               |    80|
|96    |        attention_k_cacheIfE_ram_U                                 |attention_k_cacheIfE_ram_96                                        |    80|
|97    |      k_cache_upd_1_V_U                                            |attention_k_cacheIfE_76                                            |    80|
|98    |        attention_k_cacheIfE_ram_U                                 |attention_k_cacheIfE_ram_95                                        |    80|
|99    |      k_cache_upd_2_V_U                                            |attention_k_cacheIfE_77                                            |    80|
|100   |        attention_k_cacheIfE_ram_U                                 |attention_k_cacheIfE_ram_94                                        |    80|
|101   |      k_cache_upd_3_V_U                                            |attention_k_cacheIfE_78                                            |    80|
|102   |        attention_k_cacheIfE_ram_U                                 |attention_k_cacheIfE_ram                                           |    80|
|103   |      k_proj_re_0_V_U                                              |attention_q_proj_Ffa                                               |    25|
|104   |        attention_q_proj_Ffa_ram_U                                 |attention_q_proj_Ffa_ram_93                                        |    25|
|105   |      k_proj_transposed_0_U                                        |attention_k_proj_QgW_79                                            |     2|
|106   |        attention_k_proj_QgW_ram_U                                 |attention_k_proj_QgW_ram_92                                        |     2|
|107   |      k_proj_transposed_1_U                                        |attention_k_proj_QgW_80                                            |     2|
|108   |        attention_k_proj_QgW_ram_U                                 |attention_k_proj_QgW_ram_91                                        |     2|
|109   |      k_proj_transposed_2_U                                        |attention_k_proj_QgW_81                                            |     2|
|110   |        attention_k_proj_QgW_ram_U                                 |attention_k_proj_QgW_ram                                           |     2|
|111   |      k_weights_0_U                                                |attention_k_weighsc4                                               |     8|
|112   |        attention_k_weighsc4_rom_U                                 |attention_k_weighsc4_rom                                           |     8|
|113   |      k_weights_1_U                                                |attention_k_weightde                                               |    40|
|114   |        attention_k_weightde_rom_U                                 |attention_k_weightde_rom                                           |    40|
|115   |      k_weights_2_U                                                |attention_k_weighudo                                               |     8|
|116   |        attention_k_weighudo_rom_U                                 |attention_k_weighudo_rom                                           |     8|
|117   |      k_weights_3_U                                                |attention_k_weighvdy                                               |     8|
|118   |        attention_k_weighvdy_rom_U                                 |attention_k_weighvdy_rom                                           |     8|
|119   |      ln_weight_V_U                                                |attention_ln_weigAem                                               |    18|
|120   |        attention_ln_weigAem_rom_U                                 |attention_ln_weigAem_rom                                           |    18|
|121   |      ln_weight_in_V_U                                             |attention_ln_weigncg                                               |    15|
|122   |        attention_ln_weigncg_rom_U                                 |attention_ln_weigncg_rom                                           |    15|
|123   |      o_weights_0_U                                                |attention_o_weighBew                                               |    16|
|124   |        attention_o_weighBew_rom_U                                 |attention_o_weighBew_rom                                           |    16|
|125   |      o_weights_1_U                                                |attention_o_weighCeG                                               |    48|
|126   |        attention_o_weighCeG_rom_U                                 |attention_o_weighCeG_rom                                           |    48|
|127   |      o_weights_2_U                                                |attention_o_weighDeQ                                               |    16|
|128   |        attention_o_weighDeQ_rom_U                                 |attention_o_weighDeQ_rom                                           |    16|
|129   |      o_weights_3_U                                                |attention_o_weighEe0                                               |    16|
|130   |        attention_o_weighEe0_rom_U                                 |attention_o_weighEe0_rom                                           |    16|
|131   |      q_proj_re_0_V_U                                              |attention_q_proj_Ffa_82                                            |     2|
|132   |        attention_q_proj_Ffa_ram_U                                 |attention_q_proj_Ffa_ram_90                                        |     2|
|133   |      q_weights_0_U                                                |attention_q_weighocq                                               |     8|
|134   |        attention_q_weighocq_rom_U                                 |attention_q_weighocq_rom                                           |     8|
|135   |      q_weights_1_U                                                |attention_q_weighpcA                                               |     8|
|136   |        attention_q_weighpcA_rom_U                                 |attention_q_weighpcA_rom                                           |     8|
|137   |      q_weights_2_U                                                |attention_q_weighqcK                                               |     8|
|138   |        attention_q_weighqcK_rom_U                                 |attention_q_weighqcK_rom                                           |     8|
|139   |      q_weights_3_U                                                |attention_q_weighrcU                                               |     8|
|140   |        attention_q_weighrcU_rom_U                                 |attention_q_weighrcU_rom                                           |     8|
|141   |      v_cache_V_U                                                  |attention_v_cache_V                                                |    21|
|142   |        attention_v_cache_V_rom_U                                  |attention_v_cache_V_rom                                            |    21|
|143   |      v_cache_upd_0_V_U                                            |attention_v_cacheMgi                                               |   120|
|144   |        attention_v_cacheMgi_ram_U                                 |attention_v_cacheMgi_ram_89                                        |   120|
|145   |      v_cache_upd_1_V_U                                            |attention_v_cacheMgi_83                                            |   120|
|146   |        attention_v_cacheMgi_ram_U                                 |attention_v_cacheMgi_ram_88                                        |   120|
|147   |      v_cache_upd_2_V_U                                            |attention_v_cacheMgi_84                                            |   120|
|148   |        attention_v_cacheMgi_ram_U                                 |attention_v_cacheMgi_ram_87                                        |   120|
|149   |      v_cache_upd_3_V_U                                            |attention_v_cacheMgi_85                                            |   120|
|150   |        attention_v_cacheMgi_ram_U                                 |attention_v_cacheMgi_ram                                           |   120|
|151   |      v_proj_re_0_V_U                                              |attention_q_proj_Ffa_86                                            |   105|
|152   |        attention_q_proj_Ffa_ram_U                                 |attention_q_proj_Ffa_ram                                           |   105|
|153   |      v_weights_0_U                                                |attention_v_weighwdI                                               |     8|
|154   |        attention_v_weighwdI_rom_U                                 |attention_v_weighwdI_rom                                           |     8|
|155   |      v_weights_1_U                                                |attention_v_weighxdS                                               |     8|
|156   |        attention_v_weighxdS_rom_U                                 |attention_v_weighxdS_rom                                           |     8|
|157   |      v_weights_2_U                                                |attention_v_weighyd2                                               |     8|
|158   |        attention_v_weighyd2_rom_U                                 |attention_v_weighyd2_rom                                           |     8|
|159   |      v_weights_3_U                                                |attention_v_weighzec                                               |     8|
|160   |        attention_v_weighzec_rom_U                                 |attention_v_weighzec_rom                                           |     8|
|161   |    input_0_V_U                                                    |dut_input_0_V                                                      |     5|
|162   |      dut_input_0_V_ram_U                                          |dut_input_0_V_ram                                                  |     5|
|163   |    output_0_U                                                     |dut_output_0                                                       |     2|
|164   |      dut_output_0_ram_U                                           |dut_output_0_ram                                                   |     2|
|165   |  xillybus_ins                                                     |xillybus                                                           |  6454|
|166   |    system_i                                                       |system                                                             |  6100|
|167   |      vivado_system_i                                              |vivado_system                                                      |  6099|
|168   |        processing_system7_0                                       |vivado_system_processing_system7_0_0                               |   236|
|169   |          inst                                                     |processing_system7_v5_5_processing_system7                         |   236|
|170   |        processing_system7_0_axi_periph                            |vivado_system_processing_system7_0_axi_periph_0                    |  5475|
|171   |          xbar                                                     |vivado_system_xbar_0                                               |  1950|
|172   |            inst                                                   |axi_crossbar_v2_1_21_axi_crossbar                                  |  1950|
|173   |              \gen_samd.crossbar_samd                              |axi_crossbar_v2_1_21_crossbar                                      |  1939|
|174   |                addr_arbiter_ar                                    |axi_crossbar_v2_1_21_addr_arbiter                                  |   101|
|175   |                addr_arbiter_aw                                    |axi_crossbar_v2_1_21_addr_arbiter_51                               |    99|
|176   |                \gen_decerr_slave.decerr_slave_inst                |axi_crossbar_v2_1_21_decerr_slave                                  |    62|
|177   |                \gen_master_slots[0].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1      |   167|
|178   |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_66  |    19|
|179   |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_67 |   148|
|180   |                \gen_master_slots[1].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_52   |   168|
|181   |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_64  |    19|
|182   |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_65 |   149|
|183   |                \gen_master_slots[2].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_53   |   165|
|184   |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_62  |    18|
|185   |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_63 |   147|
|186   |                \gen_master_slots[3].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_54   |   165|
|187   |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_60  |    19|
|188   |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_61 |   146|
|189   |                \gen_master_slots[4].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_55   |    65|
|190   |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9     |    19|
|191   |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10    |    46|
|192   |                \gen_slave_slots[0].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_21_si_transactor                                 |   467|
|193   |                  \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_21_arbiter_resp_59                               |    80|
|194   |                  \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc                                  |    95|
|195   |                \gen_slave_slots[0].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_21_si_transactor__parameterized0                 |   412|
|196   |                  \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_21_arbiter_resp                                  |    59|
|197   |                  \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc__parameterized0                  |    61|
|198   |                \gen_slave_slots[0].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_21_splitter                                      |     6|
|199   |                \gen_slave_slots[0].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_21_wdata_router                                  |    43|
|200   |                  wrouter_aw_fifo                                  |axi_data_fifo_v2_1_19_axic_reg_srl_fifo                            |    43|
|201   |                    \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_19_ndeep_srl__parameterized0                    |     1|
|202   |                    \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_57                 |     1|
|203   |                    \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_58                 |     6|
|204   |                splitter_aw_mi                                     |axi_crossbar_v2_1_21_splitter_56                                   |     4|
|205   |          m00_couplers                                             |m00_couplers_imp_TN0WBI                                            |  1175|
|206   |            auto_pc                                                |vivado_system_auto_pc_0                                            |  1175|
|207   |              inst                                                 |axi_protocol_converter_v2_1_20_axi_protocol_converter_28           |  1175|
|208   |                \gen_axilite.gen_b2s_conv.axilite_b2s              |axi_protocol_converter_v2_1_20_b2s_29                              |  1175|
|209   |                  \RD.ar_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_ar_channel_30                   |   187|
|210   |                    ar_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm_47                   |    29|
|211   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_48               |   146|
|212   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_49                     |    79|
|213   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_50                     |    62|
|214   |                  \RD.r_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_r_channel_31                    |    93|
|215   |                    rd_data_fifo_0                                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1_45  |    49|
|216   |                    transaction_fifo_0                             |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2_46  |    30|
|217   |                  SI_REG                                           |axi_register_slice_v2_1_20_axi_register_slice_32                   |   627|
|218   |                    \ar.ar_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_41                  |   215|
|219   |                    \aw.aw_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_42                  |   219|
|220   |                    \b.b_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized1_43  |    47|
|221   |                    \r.r_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized2_44  |   146|
|222   |                  \WR.aw_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_aw_channel_33                   |   191|
|223   |                    aw_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm_37                   |    19|
|224   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_38               |   152|
|225   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_39                     |    76|
|226   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_40                     |    72|
|227   |                  \WR.b_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_b_channel_34                    |    75|
|228   |                    bid_fifo_0                                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo_35                  |    35|
|229   |                    bresp_fifo_0                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0_36  |    11|
|230   |          m01_couplers                                             |m01_couplers_imp_1V1KO5M                                           |  1175|
|231   |            auto_pc                                                |vivado_system_auto_pc_1                                            |  1175|
|232   |              inst                                                 |axi_protocol_converter_v2_1_20_axi_protocol_converter_5            |  1175|
|233   |                \gen_axilite.gen_b2s_conv.axilite_b2s              |axi_protocol_converter_v2_1_20_b2s_6                               |  1175|
|234   |                  \RD.ar_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_ar_channel_7                    |   187|
|235   |                    ar_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm_24                   |    29|
|236   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_25               |   146|
|237   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_26                     |    79|
|238   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_27                     |    62|
|239   |                  \RD.r_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_r_channel_8                     |    93|
|240   |                    rd_data_fifo_0                                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1_22  |    49|
|241   |                    transaction_fifo_0                             |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2_23  |    30|
|242   |                  SI_REG                                           |axi_register_slice_v2_1_20_axi_register_slice_9                    |   627|
|243   |                    \ar.ar_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_18                  |   215|
|244   |                    \aw.aw_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_19                  |   219|
|245   |                    \b.b_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized1_20  |    47|
|246   |                    \r.r_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized2_21  |   146|
|247   |                  \WR.aw_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_aw_channel_10                   |   191|
|248   |                    aw_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm_14                   |    19|
|249   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_15               |   152|
|250   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_16                     |    76|
|251   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_17                     |    72|
|252   |                  \WR.b_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_b_channel_11                    |    75|
|253   |                    bid_fifo_0                                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo_12                  |    35|
|254   |                    bresp_fifo_0                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0_13  |    11|
|255   |          m02_couplers                                             |m02_couplers_imp_11J5E2F                                           |  1175|
|256   |            auto_pc                                                |vivado_system_auto_pc_2                                            |  1175|
|257   |              inst                                                 |axi_protocol_converter_v2_1_20_axi_protocol_converter              |  1175|
|258   |                \gen_axilite.gen_b2s_conv.axilite_b2s              |axi_protocol_converter_v2_1_20_b2s                                 |  1175|
|259   |                  \RD.ar_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_ar_channel                      |   187|
|260   |                    ar_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                      |    29|
|261   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_2                |   146|
|262   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_3                      |    79|
|263   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_4                      |    62|
|264   |                  \RD.r_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_r_channel                       |    93|
|265   |                    rd_data_fifo_0                                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1     |    49|
|266   |                    transaction_fifo_0                             |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2     |    30|
|267   |                  SI_REG                                           |axi_register_slice_v2_1_20_axi_register_slice                      |   627|
|268   |                    \ar.ar_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice                     |   215|
|269   |                    \aw.aw_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_1                   |   219|
|270   |                    \b.b_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized1     |    47|
|271   |                    \r.r_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized2     |   146|
|272   |                  \WR.aw_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_aw_channel                      |   191|
|273   |                    aw_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                      |    19|
|274   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator                  |   152|
|275   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd                        |    76|
|276   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                        |    72|
|277   |                  \WR.b_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_b_channel                       |    75|
|278   |                    bid_fifo_0                                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo                     |    35|
|279   |                    bresp_fifo_0                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0     |    11|
|280   |          s00_couplers                                             |s00_couplers_imp_WHIN6P                                            |     0|
|281   |            auto_pc                                                |vivado_system_auto_pc_3                                            |     0|
|282   |        rst_processing_system7_0_100M                              |vivado_system_rst_processing_system7_0_100M_0                      |    66|
|283   |          U0                                                       |proc_sys_reset                                                     |    66|
|284   |            EXT_LPF                                                |lpf                                                                |    23|
|285   |              \ACTIVE_LOW_AUX.ACT_LO_AUX                           |cdc_sync                                                           |     6|
|286   |              \ACTIVE_LOW_EXT.ACT_LO_EXT                           |cdc_sync_0                                                         |     6|
|287   |            SEQ                                                    |sequence_psr                                                       |    38|
|288   |              SEQ_COUNTER                                          |upcnt_n                                                            |    13|
|289   |        xillybus_ip_0                                              |vivado_system_xillybus_ip_0_0                                      |     2|
|290   |          inst                                                     |xillybus_ip                                                        |     2|
|291   |        xillybus_lite_0                                            |vivado_system_xillybus_lite_0_0                                    |   113|
|292   |        xillyvga_0                                                 |vivado_system_xillyvga_0_0                                         |   207|
|293   |          inst                                                     |xillyvga                                                           |   207|
|294   |        xlconcat_0                                                 |vivado_system_xlconcat_0_0                                         |     0|
+------+-------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:03:33 . Memory (MB): peak = 3110.336 ; gain = 1090.289 ; free physical = 287349 ; free virtual = 363620
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 436 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:25 . Memory (MB): peak = 3114.246 ; gain = 845.699 ; free physical = 292289 ; free virtual = 368561
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:03:36 . Memory (MB): peak = 3114.246 ; gain = 1094.199 ; free physical = 292299 ; free virtual = 368560
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT[8 : 3] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_
   lut[8 : 3] on block xillybus_core is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0532_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A[3 : 0] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_88_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 119900 kilobytes

Reading core file '/home/pis7/ece6775-final/ecelinux/zedboard_project/cores/xillybus_core.ngc' for (cell view 'xillybus_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_2bccc3d2.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_2bccc3d2.edif]
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_lite.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_lite.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xillybus_lite.edif ...
ngc2edif: Total memory usage is 106092 kilobytes

Reading core file '/home/pis7/ece6775-final/ecelinux/zedboard_project/vivado-essentials/vivado_system/system/pcores/xillybus_lite_v1_00_a/netlist/xillybus_lite.ngc' for (cell view 'xillybus_lite', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_8c21d399.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_8c21d399.edif]
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillyvga_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillyvga_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_rd_data_w[32 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus screensaver_ins/vorigin[8 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Result[9 : 0] on block xillyvga_core is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[2 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillyvga_core.edif ...
ngc2edif: Total memory usage is 108288 kilobytes

Reading core file '/home/pis7/ece6775-final/ecelinux/zedboard_project/cores/xillyvga_core.ngc' for (cell view 'xillyvga_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillyvga_core_ngc_2bccc3d2.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillyvga_core_ngc_2bccc3d2.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3114.246 ; gain = 0.000 ; free physical = 292235 ; free virtual = 368512
INFO: [Netlist 29-17] Analyzing 10123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20190617
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.297 ; gain = 0.000 ; free physical = 292163 ; free virtual = 368440
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3621 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 237 instances
  FD => FDRE: 368 instances
  FDE => FDRE: 1897 instances
  FDR => FDRE: 423 instances
  FDS => FDSE: 28 instances
  INV => LUT1: 180 instances
  IOBUF => IOBUF (IBUF, OBUFT): 57 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 160 instances
  RAM16X1S => RAM32X1S (RAMS32): 160 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 40 instances
  RAM64M => RAM64M (RAMD64E(x4)): 36 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
976 Infos, 487 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:04:06 . Memory (MB): peak = 3164.297 ; gain = 1410.797 ; free physical = 292633 ; free virtual = 368910
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3164.297 ; gain = 0.000 ; free physical = 292633 ; free virtual = 368910
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pis7/ece6775-final/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3188.309 ; gain = 24.012 ; free physical = 292631 ; free virtual = 368921
INFO: [runtcl-4] Executing : report_utilization -file xillydemo_utilization_synth.rpt -pb xillydemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 23:56:38 2024...
