// Seed: 2257442823
module module_0 (
    output id_1,
    output id_2,
    input  id_3
);
  logic id_4 = 1 - id_1, id_5;
  type_10(
      1, id_2, id_1 & 1
  );
  assign id_4 = 1 || 1;
  specify
    (id_6 => id_7) = (1'b0 : id_5[1] : id_2, 1  : id_5  : id_3[1]);
    if (1) (negedge id_8 => (id_9 +: 1'b0)) = (1, 1);
  endspecify
endmodule
