#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 10 08:16:38 2016
# Process ID: 7412
# Current directory: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9688 D:\Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr\EE2020_PROJECT\EE2020_PROJECT.xpr
# Log file: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/vivado.log
# Journal file: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.xpr}
INFO: [Project 1-313] Project file moved from 'D:/EE2020_PROJECT.xpr/EE2020_PROJECT/.Xil/Vivado-8908-DESKTOP-4WDTGBU/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/../../archive_project_summary.txt'; using path 'D:/EE2020_PROJECT.xpr/EE2020_PROJECT/archive_project_summary.txt' instead.
WARNING: [Project 1-312] File not found as 'D:/../../archive_project_summary.txt'; using path 'D:/EE2020_PROJECT.xpr/EE2020_PROJECT/archive_project_summary.txt' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 820.629 ; gain = 144.098
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.srcs/sources_1/new/mux_2_to_4_LED_B.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 10 08:19:41 2016] Launched synth_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/synth_1/runme.log
[Thu Nov 10 08:19:41 2016] Launched impl_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 10 08:28:46 2016] Launched synth_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/synth_1/runme.log
[Thu Nov 10 08:28:46 2016] Launched impl_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/runme.log
archive_project {C:/Users/ASUS user/Desktop/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip} -temp_dir {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU} -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/ASUS user/Desktop/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 852.734 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713864A
set_property PROGRAM.FILE {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/myDAC.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/myDAC.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 10 09:24:30 2016] Launched synth_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/synth_1/runme.log
[Thu Nov 10 09:24:30 2016] Launched impl_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/myDAC.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 10 09:41:18 2016] Launched synth_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/synth_1/runme.log
[Thu Nov 10 09:41:18 2016] Launched impl_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/myDAC.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
archive_project {C:/Users/ASUS user/Desktop/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip} -temp_dir {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU} -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/ASUS user/Desktop/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 935.414 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Nov 10 10:02:20 2016] Launched synth_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/synth_1/runme.log
[Thu Nov 10 10:02:20 2016] Launched impl_1...
Run output will be captured here: D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/EE2020_PROJECT.runs/impl_1/myDAC.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
archive_project {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip} -temp_dir {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU} -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 935.414 ; gain = 0.000
archive_project {C:/Users/ASUS user/Desktop/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr.zip} -temp_dir {D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU} -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Project_Thursday_Dominique TAY_A0160130A_Workspace.xpr/EE2020_PROJECT/.Xil/Vivado-7412-DESKTOP-4WDTGBU/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
