// Seed: 253045553
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wor id_2;
  input wire id_1;
  parameter id_4 = -1;
  assign id_3 = id_1 == -1 - id_4;
  assign id_3 = -1, id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13
  );
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = (id_8);
  assign id_6[-1] = id_10;
  assign id_9 = id_10;
  wire id_15;
  ;
  logic id_16;
endmodule
