// Seed: 884360071
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wire  id_2,
    output uwire id_3,
    input  wor   id_4,
    output tri0  id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  uwire id_8,
    input  tri1  id_9
);
  wor id_11, id_12;
  assign id_5 = ~1;
  id_13(
      1, ""
  ); id_14(
      id_11
  );
  assign id_0  = id_7;
  assign id_11 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    output wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wand id_13,
    input logic id_14,
    output logic id_15,
    input supply0 id_16,
    input tri id_17,
    input tri0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output supply0 id_21,
    input supply0 id_22,
    input wand id_23,
    input uwire id_24,
    input supply0 id_25,
    output tri id_26
);
  id_28(
      id_11, id_7, 1, ~1
  );
  final id_15 <= ((id_14));
  module_0(
      id_8, id_26, id_8, id_1, id_6, id_21, id_3, id_20, id_5, id_25
  );
endmodule
