library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity vectores1 is
	port(A : in std_logic_vector(2 downto 0);
		  B : in std_logic_vector(2 downto 0);
		  C : out std_logic_vector(2 downto 0));
end vectores1;
