WARNING: sim/top_tb.v:43: $readmemb(sim/stim.tv): Not enough words in the file for the requested range [0:65535].
VCD info: dumpfile data/dumpfile.vcd opened for output.

Vector number:          1
 Vector: 001101110000000000000000000000000000000000000000000000000000000000010000
Vector Op Code: 00110111 (37)
  Result: 0000000000000000000000000000000000000000000000000000000000010000
Expected: 0000000000000000000000000000000000000000000000000000000000010000

Vector number:          2
 Vector: 000101110000000100000000000000000000000000000000000000000000000000000000
Vector Op Code: 00010111 (17)
  Result: 0000000100000000000000000000000000000000000000000000000000000000
Expected: 0000000100000000000000000000000000000000000000000000000000000000

Vector number:          3
 Vector: 000101110000001000000000000000000000000000000000000000000000000000000000
Vector Op Code: 00010111 (17)
  Result: 0000001000000000000000000000000000000000000000000000000000000000
Expected: 0000001000000000000000000000000000000000000000000000000000000000

Vector number:          4
 Vector: 000101110000010000000000000000000000000000000000000000000000000000000000
Vector Op Code: 00010111 (17)
  Result: 0000010000000000000000000000000000000000000000000000000000000000
Expected: 0000010000000000000000000000000000000000000000000000000000000000

Vector number:          5
 Vector: 000101110000100000000000000000000000000000000000000000000000000000000000
Vector Op Code: 00010111 (17)
  Result: 0000100000000000000000000000000000000000000000000000000000000000
Expected: 0000100000000000000000000000000000000000000000000000000000000000

Vector number:          6
 Vector: 011011110000100000000000000000000000000000000000000000000000100000000000
Vector Op Code: 01101111 (6f)
  Result: 0000100000000000000000000000000000000000000000000000100000000000
Expected: 0000100000000000000000000000000000000000000000000000100000000000

Vector number:          7
 Vector: 011111100100000100000000000000000000000000000000000000000000100000000000
Vector Op Code: 01111110 (7e)
  Result: 0000100000000000000000000000000000000000000000000000100000000000
Expected: 0100000100000000000000000000000000000000000000000000100000000000
Error:
Instruction: 7e
Ext: 0, Misc: 0

Register:   Value:    Expected: Difference:
A:          00001000  01000001  01001001
B:          00000000  00000000  00000000
C:          00000000  00000000  00000000
D:          00000000  00000000  00000000
E:          00000000  00000000  00000000
H:          00000000  00000000  00000000
L:          00001000  00001000  00000000
F:          00000000  00000000  00000000


Vector number:          7
 Vector: 011111100100000100000000000000000000000000000000000000000000100000000000
Vector Op Code: 01111110 (7e)
  Result: 0100000100000000000000000000000000000000000000000000100000000000
Expected: 0100000100000000000000000000000000000000000000000000100000000000

Vector number:          8
 Vector: 011111010000100000000000000000000000000000000000000000000000100000000000
Vector Op Code: 01111101 (7d)
  Result: 0000100000000000000000000000000000000000000000000000100000000000
Expected: 0000100000000000000000000000000000000000000000000000100000000000

Vector number:          9
 Vector: 010000010000100000000000000000000000000000000000000000000000100000000000
Vector Op Code: 01000001 (41)
  Result: 0000100000000000000000000000000000000000000000000000100000000000
Expected: 0000100000000000000000000000000000000000000000000000100000000000

Vector number:         10
 Vector: 011001010000100000000000000000000000000000000000000010000000100000000000
Vector Op Code: 01100101 (65)
  Result: 0000100000000000000000000000000000000000000010000000100000000000
Expected: 0000100000000000000000000000000000000000000010000000100000000000

Vector number:         11
 Vector: 011011000000100000000000000000000000000000000000000010000000100000000000
Vector Op Code: 01101100 (6c)
  Result: 0000100000000000000000000000000000000000000010000000100000000000
Expected: 0000100000000000000000000000000000000000000010000000100000000000
        11 tests completed with          1 errors
