Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Sep  3 14:19:55 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : upgrade_project -migrate_output_products
| Project_Path : D:/NeyFPGA_Sume/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.xpr
---------------------------------------------------------------------------------------------------------------------------------------------

Project Status Summary

1. Project IP Status
--------------------
This project contains 2 IP and 0 Block Designs.


1.1 Project IP Instances
+-----------------------+-------------------------+-------------------------------------+-------------------------------------+
| Instance Name         | Status                  | Reason                              | Recommendation                      |
+-----------------------+-------------------------+-------------------------------------+-------------------------------------+
| ten_gig_eth_pcs_pma_0 | Will be Migrated.       |                                     |                                     |
+-----------------------+-------------------------+-------------------------------------+-------------------------------------+
| ten_gig_eth_pcs_pma_1 | Will be Migrated.       |                                     |                                     |
+-----------------------+-------------------------+-------------------------------------+-------------------------------------+



