{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767836430803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767836430829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  7 20:40:30 2026 " "Processing started: Wed Jan  7 20:40:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767836430829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836430829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836430829 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "object_mem.qip " "Tcl Script File object_mem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE object_mem.qip " "set_global_assignment -name QIP_FILE object_mem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1767836431090 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1767836431090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767836435032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767836435032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836441496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836441496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836441611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836441611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836441716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836441716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836441799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836441799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 14 14 " "Found 14 design units, including 14 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "2 asteroid_down " "Found entity 2: asteroid_down" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "3 asteroid_up " "Found entity 3: asteroid_up" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "4 asteroid_right " "Found entity 4: asteroid_right" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "5 asteroid_left " "Found entity 5: asteroid_left" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "6 sync " "Found entity 6: sync" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "7 regn " "Found entity 7: regn" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "8 upDn_count_step " "Found entity 8: upDn_count_step" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "9 upDn_count_step_frozen " "Found entity 9: upDn_count_step_frozen" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "10 upDn_count " "Found entity 10: upDn_count" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "11 upDn_count_frozen " "Found entity 11: upDn_count_frozen" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "12 upDn_count_frozen_reset " "Found entity 12: upDn_count_frozen_reset" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "13 ship " "Found entity 13: ship" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""} { "Info" "ISGN_ENTITY_NAME" "14 screen_clear " "Found entity 14: screen_clear" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836442094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "object_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file object_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 object_mem " "Found entity 1: object_mem" {  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836442179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836442179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_demo " "Elaborating entity \"vga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767836446791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gntShip vga_demo.v(68) " "Verilog HDL or VHDL warning at vga_demo.v(68): object \"gntShip\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836446793 "|vga_demo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_demo.v(304) " "Verilog HDL assignment warning at vga_demo.v(304): truncated value with size 32 to match size of target (4)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836446798 "|vga_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_clear screen_clear:CLEAR " "Elaborating entity \"screen_clear\" for hierarchy \"screen_clear:CLEAR\"" {  } { { "vga_demo.v" "CLEAR" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836446991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:s0 " "Elaborating entity \"sync\" for hierarchy \"sync:s0\"" {  } { { "vga_demo.v" "s0" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836447108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:u1 " "Elaborating entity \"regn\" for hierarchy \"regn:u1\"" {  } { { "vga_demo.v" "u1" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836447255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship ship:O1 " "Elaborating entity \"ship\" for hierarchy \"ship:O1\"" {  } { { "vga_demo.v" "O1" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836447379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1854) " "Verilog HDL assignment warning at vga_demo.v(1854): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836447380 "|vga_demo|ship:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1855) " "Verilog HDL assignment warning at vga_demo.v(1855): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836447382 "|vga_demo|ship:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1870) " "Verilog HDL assignment warning at vga_demo.v(1870): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836447382 "|vga_demo|ship:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1871) " "Verilog HDL assignment warning at vga_demo.v(1871): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836447382 "|vga_demo|ship:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1872) " "Verilog HDL assignment warning at vga_demo.v(1872): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836447382 "|vga_demo|ship:O1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1873) " "Verilog HDL assignment warning at vga_demo.v(1873): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836447382 "|vga_demo|ship:O1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count_step_frozen ship:O1\|upDn_count_step_frozen:UX " "Elaborating entity \"upDn_count_step_frozen\" for hierarchy \"ship:O1\|upDn_count_step_frozen:UX\"" {  } { { "vga_demo.v" "UX" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836447527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count_step_frozen ship:O1\|upDn_count_step_frozen:UY " "Elaborating entity \"upDn_count_step_frozen\" for hierarchy \"ship:O1\|upDn_count_step_frozen:UY\"" {  } { { "vga_demo.v" "UY" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836447634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count ship:O1\|upDn_count:U3 " "Elaborating entity \"upDn_count\" for hierarchy \"ship:O1\|upDn_count:U3\"" {  } { { "vga_demo.v" "U3" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem ship:O1\|object_mem:mem_up " "Elaborating entity \"object_mem\" for hierarchy \"ship:O1\|object_mem:mem_up\"" {  } { { "vga_demo.v" "mem_up" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component " "Instantiated megafunction \"ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/object_mem_16_16_9.mif " "Parameter \"init_file\" = \"./MIF/object_mem_16_16_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449518 ""}  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836449518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_7hh1.tdf 1 1 " "Using design file db/altsyncram_7hh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hh1 " "Found entity 1: altsyncram_7hh1" {  } { { "altsyncram_7hh1.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_7hh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836449701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836449701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hh1 ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component\|altsyncram_7hh1:auto_generated " "Elaborating entity \"altsyncram_7hh1\" for hierarchy \"ship:O1\|object_mem:mem_up\|altsyncram:altsyncram_component\|altsyncram_7hh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem ship:O1\|object_mem:mem_right " "Elaborating entity \"object_mem\" for hierarchy \"ship:O1\|object_mem:mem_right\"" {  } { { "vga_demo.v" "mem_right" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836449883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component " "Instantiated megafunction \"ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/rotated_90_right.mif " "Parameter \"init_file\" = \"./MIF/rotated_90_right.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836449884 ""}  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836449884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_6hh1.tdf 1 1 " "Using design file db/altsyncram_6hh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hh1 " "Found entity 1: altsyncram_6hh1" {  } { { "altsyncram_6hh1.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_6hh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836450090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836450090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6hh1 ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component\|altsyncram_6hh1:auto_generated " "Elaborating entity \"altsyncram_6hh1\" for hierarchy \"ship:O1\|object_mem:mem_right\|altsyncram:altsyncram_component\|altsyncram_6hh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem ship:O1\|object_mem:mem_down " "Elaborating entity \"object_mem\" for hierarchy \"ship:O1\|object_mem:mem_down\"" {  } { { "vga_demo.v" "mem_down" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component " "Instantiated megafunction \"ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/rotated_180_degrees.mif " "Parameter \"init_file\" = \"./MIF/rotated_180_degrees.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450550 ""}  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836450550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_noh1.tdf 1 1 " "Using design file db/altsyncram_noh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noh1 " "Found entity 1: altsyncram_noh1" {  } { { "altsyncram_noh1.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_noh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836450723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836450723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_noh1 ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component\|altsyncram_noh1:auto_generated " "Elaborating entity \"altsyncram_noh1\" for hierarchy \"ship:O1\|object_mem:mem_down\|altsyncram:altsyncram_component\|altsyncram_noh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem ship:O1\|object_mem:mem_left " "Elaborating entity \"object_mem\" for hierarchy \"ship:O1\|object_mem:mem_left\"" {  } { { "vga_demo.v" "mem_left" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836450883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component " "Instantiated megafunction \"ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/rotated_270_degrees.mif " "Parameter \"init_file\" = \"./MIF/rotated_270_degrees.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836450883 ""}  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836450883 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_ooh1.tdf 1 1 " "Using design file db/altsyncram_ooh1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ooh1 " "Found entity 1: altsyncram_ooh1" {  } { { "altsyncram_ooh1.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_ooh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836451067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836451067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ooh1 ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated " "Elaborating entity \"altsyncram_ooh1\" for hierarchy \"ship:O1\|object_mem:mem_left\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ship:O1\|regn:U7 " "Elaborating entity \"regn\" for hierarchy \"ship:O1\|regn:U7\"" {  } { { "vga_demo.v" "U7" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ship:O1\|regn:U8 " "Elaborating entity \"regn\" for hierarchy \"ship:O1\|regn:U8\"" {  } { { "vga_demo.v" "U8" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ship:O1\|regn:U9 " "Elaborating entity \"regn\" for hierarchy \"ship:O1\|regn:U9\"" {  } { { "vga_demo.v" "U9" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_down asteroid_down:AD1 " "Elaborating entity \"asteroid_down\" for hierarchy \"asteroid_down:AD1\"" {  } { { "vga_demo.v" "AD1" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(834) " "Verilog HDL or VHDL warning at vga_demo.v(834): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836451546 "|vga_demo|asteroid_down:AD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(828) " "Verilog HDL assignment warning at vga_demo.v(828): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836451546 "|vga_demo|asteroid_down:AD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(829) " "Verilog HDL assignment warning at vga_demo.v(829): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836451546 "|vga_demo|asteroid_down:AD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(859) " "Verilog HDL assignment warning at vga_demo.v(859): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836451546 "|vga_demo|asteroid_down:AD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(864) " "Verilog HDL assignment warning at vga_demo.v(864): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836451547 "|vga_demo|asteroid_down:AD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(894) " "Verilog HDL assignment warning at vga_demo.v(894): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836451547 "|vga_demo|asteroid_down:AD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(900) " "Verilog HDL assignment warning at vga_demo.v(900): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836451547 "|vga_demo|asteroid_down:AD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count_frozen_reset asteroid_down:AD1\|upDn_count_frozen_reset:UY " "Elaborating entity \"upDn_count_frozen_reset\" for hierarchy \"asteroid_down:AD1\|upDn_count_frozen_reset:UY\"" {  } { { "vga_demo.v" "UY" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object_mem asteroid_down:AD1\|object_mem:U6 " "Elaborating entity \"object_mem\" for hierarchy \"asteroid_down:AD1\|object_mem:U6\"" {  } { { "vga_demo.v" "U6" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "altsyncram_component" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component\"" {  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836451908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component " "Instantiated megafunction \"asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./MIF/circle_16_16_9.mif " "Parameter \"init_file\" = \"./MIF/circle_16_16_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836451908 ""}  } { { "object_mem.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/object_mem.v" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836451908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_44h1.tdf 1 1 " "Using design file db/altsyncram_44h1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44h1 " "Found entity 1: altsyncram_44h1" {  } { { "altsyncram_44h1.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_44h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836452086 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836452086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44h1 asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component\|altsyncram_44h1:auto_generated " "Elaborating entity \"altsyncram_44h1\" for hierarchy \"asteroid_down:AD1\|object_mem:U6\|altsyncram:altsyncram_component\|altsyncram_44h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836452105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_down asteroid_down:AD2 " "Elaborating entity \"asteroid_down\" for hierarchy \"asteroid_down:AD2\"" {  } { { "vga_demo.v" "AD2" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836452209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(834) " "Verilog HDL or VHDL warning at vga_demo.v(834): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836452210 "|vga_demo|asteroid_down:AD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(828) " "Verilog HDL assignment warning at vga_demo.v(828): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836452210 "|vga_demo|asteroid_down:AD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(829) " "Verilog HDL assignment warning at vga_demo.v(829): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836452210 "|vga_demo|asteroid_down:AD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(859) " "Verilog HDL assignment warning at vga_demo.v(859): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836452210 "|vga_demo|asteroid_down:AD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(864) " "Verilog HDL assignment warning at vga_demo.v(864): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836452211 "|vga_demo|asteroid_down:AD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(894) " "Verilog HDL assignment warning at vga_demo.v(894): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836452213 "|vga_demo|asteroid_down:AD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(900) " "Verilog HDL assignment warning at vga_demo.v(900): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836452213 "|vga_demo|asteroid_down:AD2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_down asteroid_down:AD3 " "Elaborating entity \"asteroid_down\" for hierarchy \"asteroid_down:AD3\"" {  } { { "vga_demo.v" "AD3" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836454346 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(834) " "Verilog HDL or VHDL warning at vga_demo.v(834): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836454346 "|vga_demo|asteroid_down:AD3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(828) " "Verilog HDL assignment warning at vga_demo.v(828): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454347 "|vga_demo|asteroid_down:AD3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(829) " "Verilog HDL assignment warning at vga_demo.v(829): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454347 "|vga_demo|asteroid_down:AD3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(859) " "Verilog HDL assignment warning at vga_demo.v(859): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454347 "|vga_demo|asteroid_down:AD3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(864) " "Verilog HDL assignment warning at vga_demo.v(864): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454347 "|vga_demo|asteroid_down:AD3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(894) " "Verilog HDL assignment warning at vga_demo.v(894): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454351 "|vga_demo|asteroid_down:AD3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(900) " "Verilog HDL assignment warning at vga_demo.v(900): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454351 "|vga_demo|asteroid_down:AD3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_down asteroid_down:AD4 " "Elaborating entity \"asteroid_down\" for hierarchy \"asteroid_down:AD4\"" {  } { { "vga_demo.v" "AD4" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836454612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(834) " "Verilog HDL or VHDL warning at vga_demo.v(834): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836454613 "|vga_demo|asteroid_down:AD4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(828) " "Verilog HDL assignment warning at vga_demo.v(828): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454613 "|vga_demo|asteroid_down:AD4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(829) " "Verilog HDL assignment warning at vga_demo.v(829): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454613 "|vga_demo|asteroid_down:AD4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(859) " "Verilog HDL assignment warning at vga_demo.v(859): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454613 "|vga_demo|asteroid_down:AD4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(864) " "Verilog HDL assignment warning at vga_demo.v(864): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454614 "|vga_demo|asteroid_down:AD4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(894) " "Verilog HDL assignment warning at vga_demo.v(894): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454614 "|vga_demo|asteroid_down:AD4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(900) " "Verilog HDL assignment warning at vga_demo.v(900): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454619 "|vga_demo|asteroid_down:AD4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_up asteroid_up:AU1 " "Elaborating entity \"asteroid_up\" for hierarchy \"asteroid_up:AU1\"" {  } { { "vga_demo.v" "AU1" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836454922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(1055) " "Verilog HDL or VHDL warning at vga_demo.v(1055): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836454922 "|vga_demo|asteroid_up:AU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1049) " "Verilog HDL assignment warning at vga_demo.v(1049): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454922 "|vga_demo|asteroid_up:AU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1050) " "Verilog HDL assignment warning at vga_demo.v(1050): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454923 "|vga_demo|asteroid_up:AU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1080) " "Verilog HDL assignment warning at vga_demo.v(1080): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454923 "|vga_demo|asteroid_up:AU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1085) " "Verilog HDL assignment warning at vga_demo.v(1085): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454923 "|vga_demo|asteroid_up:AU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1115) " "Verilog HDL assignment warning at vga_demo.v(1115): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454923 "|vga_demo|asteroid_up:AU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1121) " "Verilog HDL assignment warning at vga_demo.v(1121): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836454923 "|vga_demo|asteroid_up:AU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_up asteroid_up:AU2 " "Elaborating entity \"asteroid_up\" for hierarchy \"asteroid_up:AU2\"" {  } { { "vga_demo.v" "AU2" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836455221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(1055) " "Verilog HDL or VHDL warning at vga_demo.v(1055): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836455222 "|vga_demo|asteroid_up:AU2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1049) " "Verilog HDL assignment warning at vga_demo.v(1049): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836455222 "|vga_demo|asteroid_up:AU2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1050) " "Verilog HDL assignment warning at vga_demo.v(1050): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836455222 "|vga_demo|asteroid_up:AU2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1080) " "Verilog HDL assignment warning at vga_demo.v(1080): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836455222 "|vga_demo|asteroid_up:AU2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1085) " "Verilog HDL assignment warning at vga_demo.v(1085): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836455222 "|vga_demo|asteroid_up:AU2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1115) " "Verilog HDL assignment warning at vga_demo.v(1115): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836455223 "|vga_demo|asteroid_up:AU2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1121) " "Verilog HDL assignment warning at vga_demo.v(1121): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836455223 "|vga_demo|asteroid_up:AU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_up asteroid_up:AU3 " "Elaborating entity \"asteroid_up\" for hierarchy \"asteroid_up:AU3\"" {  } { { "vga_demo.v" "AU3" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836456448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(1055) " "Verilog HDL or VHDL warning at vga_demo.v(1055): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836456451 "|vga_demo|asteroid_up:AU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1049) " "Verilog HDL assignment warning at vga_demo.v(1049): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456451 "|vga_demo|asteroid_up:AU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1050) " "Verilog HDL assignment warning at vga_demo.v(1050): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456451 "|vga_demo|asteroid_up:AU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1080) " "Verilog HDL assignment warning at vga_demo.v(1080): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456451 "|vga_demo|asteroid_up:AU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1085) " "Verilog HDL assignment warning at vga_demo.v(1085): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456451 "|vga_demo|asteroid_up:AU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1115) " "Verilog HDL assignment warning at vga_demo.v(1115): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456451 "|vga_demo|asteroid_up:AU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1121) " "Verilog HDL assignment warning at vga_demo.v(1121): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456452 "|vga_demo|asteroid_up:AU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_up asteroid_up:AU4 " "Elaborating entity \"asteroid_up\" for hierarchy \"asteroid_up:AU4\"" {  } { { "vga_demo.v" "AU4" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836456738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ex vga_demo.v(1055) " "Verilog HDL or VHDL warning at vga_demo.v(1055): object \"Ex\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836456739 "|vga_demo|asteroid_up:AU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1049) " "Verilog HDL assignment warning at vga_demo.v(1049): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456743 "|vga_demo|asteroid_up:AU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1050) " "Verilog HDL assignment warning at vga_demo.v(1050): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456743 "|vga_demo|asteroid_up:AU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1080) " "Verilog HDL assignment warning at vga_demo.v(1080): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456743 "|vga_demo|asteroid_up:AU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1085) " "Verilog HDL assignment warning at vga_demo.v(1085): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456743 "|vga_demo|asteroid_up:AU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1115) " "Verilog HDL assignment warning at vga_demo.v(1115): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456743 "|vga_demo|asteroid_up:AU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1121) " "Verilog HDL assignment warning at vga_demo.v(1121): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836456743 "|vga_demo|asteroid_up:AU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_right asteroid_right:AR1 " "Elaborating entity \"asteroid_right\" for hierarchy \"asteroid_right:AR1\"" {  } { { "vga_demo.v" "AR1" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836457014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1276) " "Verilog HDL or VHDL warning at vga_demo.v(1276): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836457015 "|vga_demo|asteroid_right:AR1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1270) " "Verilog HDL assignment warning at vga_demo.v(1270): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457017 "|vga_demo|asteroid_right:AR1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1271) " "Verilog HDL assignment warning at vga_demo.v(1271): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457017 "|vga_demo|asteroid_right:AR1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1301) " "Verilog HDL assignment warning at vga_demo.v(1301): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457017 "|vga_demo|asteroid_right:AR1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1306) " "Verilog HDL assignment warning at vga_demo.v(1306): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457017 "|vga_demo|asteroid_right:AR1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1336) " "Verilog HDL assignment warning at vga_demo.v(1336): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457018 "|vga_demo|asteroid_right:AR1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1342) " "Verilog HDL assignment warning at vga_demo.v(1342): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457018 "|vga_demo|asteroid_right:AR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDn_count_frozen_reset asteroid_right:AR1\|upDn_count_frozen_reset:UX " "Elaborating entity \"upDn_count_frozen_reset\" for hierarchy \"asteroid_right:AR1\|upDn_count_frozen_reset:UX\"" {  } { { "vga_demo.v" "UX" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836457174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_right asteroid_right:AR2 " "Elaborating entity \"asteroid_right\" for hierarchy \"asteroid_right:AR2\"" {  } { { "vga_demo.v" "AR2" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836457404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1276) " "Verilog HDL or VHDL warning at vga_demo.v(1276): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836457405 "|vga_demo|asteroid_right:AR2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1270) " "Verilog HDL assignment warning at vga_demo.v(1270): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457408 "|vga_demo|asteroid_right:AR2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1271) " "Verilog HDL assignment warning at vga_demo.v(1271): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457408 "|vga_demo|asteroid_right:AR2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1301) " "Verilog HDL assignment warning at vga_demo.v(1301): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457409 "|vga_demo|asteroid_right:AR2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1306) " "Verilog HDL assignment warning at vga_demo.v(1306): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457409 "|vga_demo|asteroid_right:AR2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1336) " "Verilog HDL assignment warning at vga_demo.v(1336): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457409 "|vga_demo|asteroid_right:AR2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1342) " "Verilog HDL assignment warning at vga_demo.v(1342): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457409 "|vga_demo|asteroid_right:AR2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_right asteroid_right:AR3 " "Elaborating entity \"asteroid_right\" for hierarchy \"asteroid_right:AR3\"" {  } { { "vga_demo.v" "AR3" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836457712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1276) " "Verilog HDL or VHDL warning at vga_demo.v(1276): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836457713 "|vga_demo|asteroid_right:AR3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1270) " "Verilog HDL assignment warning at vga_demo.v(1270): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457713 "|vga_demo|asteroid_right:AR3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1271) " "Verilog HDL assignment warning at vga_demo.v(1271): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457716 "|vga_demo|asteroid_right:AR3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1301) " "Verilog HDL assignment warning at vga_demo.v(1301): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457716 "|vga_demo|asteroid_right:AR3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1306) " "Verilog HDL assignment warning at vga_demo.v(1306): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457717 "|vga_demo|asteroid_right:AR3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1336) " "Verilog HDL assignment warning at vga_demo.v(1336): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457717 "|vga_demo|asteroid_right:AR3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1342) " "Verilog HDL assignment warning at vga_demo.v(1342): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836457717 "|vga_demo|asteroid_right:AR3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_right asteroid_right:AR4 " "Elaborating entity \"asteroid_right\" for hierarchy \"asteroid_right:AR4\"" {  } { { "vga_demo.v" "AR4" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836463823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1276) " "Verilog HDL or VHDL warning at vga_demo.v(1276): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836463824 "|vga_demo|asteroid_right:AR4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1270) " "Verilog HDL assignment warning at vga_demo.v(1270): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836463824 "|vga_demo|asteroid_right:AR4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1271) " "Verilog HDL assignment warning at vga_demo.v(1271): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836463827 "|vga_demo|asteroid_right:AR4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1301) " "Verilog HDL assignment warning at vga_demo.v(1301): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836463828 "|vga_demo|asteroid_right:AR4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1306) " "Verilog HDL assignment warning at vga_demo.v(1306): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836463828 "|vga_demo|asteroid_right:AR4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1336) " "Verilog HDL assignment warning at vga_demo.v(1336): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836463828 "|vga_demo|asteroid_right:AR4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1342) " "Verilog HDL assignment warning at vga_demo.v(1342): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836463828 "|vga_demo|asteroid_right:AR4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_left asteroid_left:AL1 " "Elaborating entity \"asteroid_left\" for hierarchy \"asteroid_left:AL1\"" {  } { { "vga_demo.v" "AL1" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836464171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1497) " "Verilog HDL or VHDL warning at vga_demo.v(1497): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836464171 "|vga_demo|asteroid_left:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1491) " "Verilog HDL assignment warning at vga_demo.v(1491): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464172 "|vga_demo|asteroid_left:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1492) " "Verilog HDL assignment warning at vga_demo.v(1492): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464172 "|vga_demo|asteroid_left:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1522) " "Verilog HDL assignment warning at vga_demo.v(1522): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464176 "|vga_demo|asteroid_left:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1527) " "Verilog HDL assignment warning at vga_demo.v(1527): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464176 "|vga_demo|asteroid_left:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1557) " "Verilog HDL assignment warning at vga_demo.v(1557): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464176 "|vga_demo|asteroid_left:AL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1563) " "Verilog HDL assignment warning at vga_demo.v(1563): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464176 "|vga_demo|asteroid_left:AL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_left asteroid_left:AL2 " "Elaborating entity \"asteroid_left\" for hierarchy \"asteroid_left:AL2\"" {  } { { "vga_demo.v" "AL2" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836464595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1497) " "Verilog HDL or VHDL warning at vga_demo.v(1497): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836464596 "|vga_demo|asteroid_left:AL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1491) " "Verilog HDL assignment warning at vga_demo.v(1491): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464596 "|vga_demo|asteroid_left:AL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1492) " "Verilog HDL assignment warning at vga_demo.v(1492): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464596 "|vga_demo|asteroid_left:AL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1522) " "Verilog HDL assignment warning at vga_demo.v(1522): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464597 "|vga_demo|asteroid_left:AL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1527) " "Verilog HDL assignment warning at vga_demo.v(1527): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464600 "|vga_demo|asteroid_left:AL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1557) " "Verilog HDL assignment warning at vga_demo.v(1557): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464601 "|vga_demo|asteroid_left:AL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1563) " "Verilog HDL assignment warning at vga_demo.v(1563): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464601 "|vga_demo|asteroid_left:AL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_left asteroid_left:AL3 " "Elaborating entity \"asteroid_left\" for hierarchy \"asteroid_left:AL3\"" {  } { { "vga_demo.v" "AL3" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836464919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1497) " "Verilog HDL or VHDL warning at vga_demo.v(1497): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836464919 "|vga_demo|asteroid_left:AL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1491) " "Verilog HDL assignment warning at vga_demo.v(1491): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464920 "|vga_demo|asteroid_left:AL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1492) " "Verilog HDL assignment warning at vga_demo.v(1492): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464920 "|vga_demo|asteroid_left:AL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1522) " "Verilog HDL assignment warning at vga_demo.v(1522): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464920 "|vga_demo|asteroid_left:AL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1527) " "Verilog HDL assignment warning at vga_demo.v(1527): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464924 "|vga_demo|asteroid_left:AL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1557) " "Verilog HDL assignment warning at vga_demo.v(1557): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464925 "|vga_demo|asteroid_left:AL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1563) " "Verilog HDL assignment warning at vga_demo.v(1563): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836464925 "|vga_demo|asteroid_left:AL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asteroid_left asteroid_left:AL4 " "Elaborating entity \"asteroid_left\" for hierarchy \"asteroid_left:AL4\"" {  } { { "vga_demo.v" "AL4" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836467211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ey vga_demo.v(1497) " "Verilog HDL or VHDL warning at vga_demo.v(1497): object \"Ey\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767836467212 "|vga_demo|asteroid_left:AL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1491) " "Verilog HDL assignment warning at vga_demo.v(1491): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836467212 "|vga_demo|asteroid_left:AL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1492) " "Verilog HDL assignment warning at vga_demo.v(1492): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836467212 "|vga_demo|asteroid_left:AL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_demo.v(1522) " "Verilog HDL assignment warning at vga_demo.v(1522): truncated value with size 32 to match size of target (10)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836467212 "|vga_demo|asteroid_left:AL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1527) " "Verilog HDL assignment warning at vga_demo.v(1527): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836467212 "|vga_demo|asteroid_left:AL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1557) " "Verilog HDL assignment warning at vga_demo.v(1557): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836467216 "|vga_demo|asteroid_left:AL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_demo.v(1563) " "Verilog HDL assignment warning at vga_demo.v(1563): truncated value with size 32 to match size of target (9)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767836467216 "|vga_demo|asteroid_left:AL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836467619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836467685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836467766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836467787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rainbow_640_9.mif " "Parameter \"init_file\" = \"./rainbow_640_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836467787 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836467787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_d1n1.tdf 1 1 " "Using design file db/altsyncram_d1n1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1n1 " "Found entity 1: altsyncram_d1n1" {  } { { "altsyncram_d1n1.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_d1n1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836468051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836468051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1n1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated " "Elaborating entity \"altsyncram_d1n1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836468073 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./rainbow_640_9.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./rainbow_640_9.mif -- setting all initial values to 0" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1767836468427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_3na.tdf 1 1 " "Using design file db/decode_3na.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "decode_3na.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836472493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836472493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\|decode_3na:decode2\"" {  } { { "altsyncram_d1n1.tdf" "decode2" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_d1n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836472514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/decode_s2a.tdf 1 1 " "Using design file db/decode_s2a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "decode_s2a.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836472730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836472730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "altsyncram_d1n1.tdf" "rden_decode_b" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_d1n1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836472748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_khb.tdf 1 1 " "Using design file db/mux_khb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_khb " "Found entity 1: mux_khb" {  } { { "mux_khb.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/mux_khb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836472957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836472957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_khb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\|mux_khb:mux3 " "Elaborating entity \"mux_khb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_d1n1:auto_generated\|mux_khb:mux3\"" {  } { { "altsyncram_d1n1.tdf" "mux3" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altsyncram_d1n1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836472976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836475045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836475256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836475267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767836475267 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767836475267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altpll_80u.tdf 1 1 " "Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "altpll_80u.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767836475405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767836475405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/quartus_lite_v23.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836475427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_adapter/vga_adapter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836475484 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767836478864 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1767836478960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1767836478960 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1767836478960 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767836480023 "|vga_demo|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767836480023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767836480202 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767836481478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767836485391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767836485391 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1767836486325 ""}  } { { "altpll_80u.tdf" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1767836486325 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767836489071 "|vga_demo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767836489071 "|vga_demo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/sarav100/Downloads/lebron/vga_demo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767836489071 "|vga_demo|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767836489071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4428 " "Implemented 4428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767836489080 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767836489080 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767836489080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3827 " "Implemented 3827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767836489080 ""} { "Info" "ICUT_CUT_TM_RAMS" "522 " "Implemented 522 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767836489080 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1767836489080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767836489080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767836489624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  7 20:41:29 2026 " "Processing ended: Wed Jan  7 20:41:29 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767836489624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767836489624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767836489624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767836489624 ""}
