Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jun 17 00:15:54 2017
| Host         : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34006 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg1_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id0/reg2_o_reg[9]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips_min_sopc1/openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16_1/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70687 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


