// Seed: 4123109663
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
program module_1 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output wor id_8,
    output supply1 id_9,
    input wire id_10,
    output wor id_11
);
  supply0 id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_17 = 1 && id_21 && 1;
  supply0 id_22 = {id_13, 1'b0};
  initial begin
    id_18 = 1'b0 ^ 1;
  end
  assign id_18 = 1;
  module_0(
      id_20, id_17, id_20
  );
endprogram
