###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID 09vlab099.coe.neu.edu)
#  Generated on:      Wed Aug 20 00:46:09 2025
#  Design:            top_soc
#  Command:           summaryReport -noHtml -outfile work/pnr/reports/mvdd/mvdd_summary.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: top_soc  
# Instances: 388  
# Hard Macros: 0  
# Std Cells: 388  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                 AND2_X1               64          68.0960  
                  BUF_X1                1           0.7980  
               CLKBUF_X1                2           1.5960  
             FILLCELL_X1              147          39.1020  
            FILLCELL_X16               21          89.3760  
            FILLCELL_X32               25         212.8000  
             FILLCELL_X4               47          50.0080  
             FILLCELL_X8               57         121.2960  
                  INV_X1               20          10.6400  
                 NOR2_X1                4           3.1920  
# Pads: 0  
# Net: 283  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  
        ------------------------------
        Unplaced IO
        ------------------------------
            Unplaced IO Name  
                      mem_re  
                      mem_we  
                mem_rdata[0]  
                mem_rdata[1]  
                mem_rdata[2]  
                mem_rdata[3]  
                mem_rdata[4]  
                mem_rdata[5]  
                mem_rdata[6]  
                mem_rdata[7]  
                mem_rdata[8]  
                mem_rdata[9]  
               mem_rdata[10]  
               mem_rdata[11]  
               mem_rdata[12]  
               mem_rdata[13]  
               mem_rdata[14]  
               mem_rdata[15]  
               mem_rdata[16]  
               mem_rdata[17]  
               mem_rdata[18]  
               mem_rdata[19]  
               mem_rdata[20]  
               mem_rdata[21]  
               mem_rdata[22]  
               mem_rdata[23]  
               mem_rdata[24]  
               mem_rdata[25]  
               mem_rdata[26]  
               mem_rdata[27]  
               mem_rdata[28]  
               mem_rdata[29]  
               mem_rdata[30]  
               mem_rdata[31]  
                mem_wdata[0]  
                mem_wdata[1]  
                mem_wdata[2]  
                mem_wdata[3]  
                mem_wdata[4]  
                mem_wdata[5]  
                mem_wdata[6]  
                mem_wdata[7]  
                mem_wdata[8]  
                mem_wdata[9]  
               mem_wdata[10]  
               mem_wdata[11]  
               mem_wdata[12]  
               mem_wdata[13]  
               mem_wdata[14]  
               mem_wdata[15]  
               mem_wdata[16]  
               mem_wdata[17]  
               mem_wdata[18]  
               mem_wdata[19]  
               mem_wdata[20]  
               mem_wdata[21]  
               mem_wdata[22]  
               mem_wdata[23]  
               mem_wdata[24]  
               mem_wdata[25]  
               mem_wdata[26]  
               mem_wdata[27]  
               mem_wdata[28]  
               mem_wdata[29]  
               mem_wdata[30]  
               mem_wdata[31]  
                 mem_addr[0]  
                 mem_addr[1]  
                 mem_addr[2]  
                 mem_addr[3]  
                 mem_addr[4]  
                 mem_addr[5]  
                 mem_addr[6]  
                 mem_addr[7]  
                 mem_addr[8]  
                 mem_addr[9]  
                mem_addr[10]  
                mem_addr[11]  
                mem_addr[12]  
                mem_addr[13]  
                mem_addr[14]  
                mem_addr[15]  
                mem_addr[16]  
                mem_addr[17]  
                mem_addr[18]  
                mem_addr[19]  
                mem_addr[20]  
                mem_addr[21]  
                mem_addr[22]  
                mem_addr[23]  
                mem_addr[24]  
                mem_addr[25]  
                mem_addr[26]  
                mem_addr[27]  
                mem_addr[28]  
                mem_addr[29]  
                mem_addr[30]  
                mem_addr[31]  
                 gpio_out[0]  
                 gpio_out[1]  
                 gpio_out[2]  
                 gpio_out[3]  
                 gpio_out[4]  
                 gpio_out[5]  
                 gpio_out[6]  
                 gpio_out[7]  
                 gpio_out[8]  
                 gpio_out[9]  
                gpio_out[10]  
                gpio_out[11]  
                gpio_out[12]  
                gpio_out[13]  
                gpio_out[14]  
                gpio_out[15]  
                gpio_out[16]  
                gpio_out[17]  
                gpio_out[18]  
                gpio_out[19]  
                gpio_out[20]  
                gpio_out[21]  
                gpio_out[22]  
                gpio_out[23]  
                gpio_out[24]  
                gpio_out[25]  
                gpio_out[26]  
                gpio_out[27]  
                gpio_out[28]  
                gpio_out[29]  
                gpio_out[30]  
                gpio_out[31]  
                  gpio_in[0]  
                  gpio_in[1]  
                  gpio_in[2]  
                  gpio_in[3]  
                  gpio_in[4]  
                  gpio_in[5]  
                  gpio_in[6]  
                  gpio_in[7]  
                  gpio_in[8]  
                  gpio_in[9]  
                 gpio_in[10]  
                 gpio_in[11]  
                 gpio_in[12]  
                 gpio_in[13]  
                 gpio_in[14]  
                 gpio_in[15]  
                 gpio_in[16]  
                 gpio_in[17]  
                 gpio_in[18]  
                 gpio_in[19]  
                 gpio_in[20]  
                 gpio_in[21]  
                 gpio_in[22]  
                 gpio_in[23]  
                 gpio_in[24]  
                 gpio_in[25]  
                 gpio_in[26]  
                 gpio_in[27]  
                 gpio_in[28]  
                 gpio_in[29]  
                 gpio_in[30]  
                 gpio_in[31]  
                 dsp_restore  
                    dsp_save  
                 cpu_restore  
                    cpu_save  
                  dsp_iso_en  
                  cpu_iso_en  
                  sleep_mode  
                  pwr_dsp_on  
                  pwr_cpu_on  
                       rst_n  
                     clk_32k  
                    clk_main  174  
    # Floating IO  
        ------------------------------
        Floating IO
        ------------------------------
            Floating IO Name  
                mem_rdata[0]  
                mem_rdata[1]  
                mem_rdata[2]  
                mem_rdata[3]  
                mem_rdata[4]  
                mem_rdata[5]  
                mem_rdata[6]  
                mem_rdata[7]  
                mem_rdata[8]  
                mem_rdata[9]  
               mem_rdata[10]  
               mem_rdata[11]  
               mem_rdata[12]  
               mem_rdata[13]  
               mem_rdata[14]  
               mem_rdata[15]  
               mem_rdata[16]  
               mem_rdata[17]  
               mem_rdata[18]  
               mem_rdata[19]  
               mem_rdata[20]  
               mem_rdata[21]  
               mem_rdata[22]  
               mem_rdata[23]  
               mem_rdata[24]  
               mem_rdata[25]  
               mem_rdata[26]  
               mem_rdata[27]  
               mem_rdata[28]  
               mem_rdata[29]  
               mem_rdata[30]  
               mem_rdata[31]  
                 mem_addr[0]  
                       rst_n  
                     clk_32k  
                    clk_main  36  
    # IO Connected to Non-IO Inst  
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name      Non-IO Inst Name  
                      mem_re      u_cpu/g309__2398  
                      mem_we      u_cpu/g309__2398  
                mem_wdata[0]            u_cpu/g341  
                mem_wdata[1]      u_cpu/g340__4319  
                mem_wdata[2]      u_cpu/g339__6260  
                mem_wdata[3]      u_cpu/g338__5107  
                mem_wdata[4]      u_cpu/g337__2398  
                mem_wdata[5]      u_cpu/g336__5477  
                mem_wdata[6]      u_cpu/g335__6417  
                mem_wdata[7]      u_cpu/g334__7410  
                mem_wdata[8]      u_cpu/g333__1666  
                mem_wdata[9]      u_cpu/g332__2346  
               mem_wdata[10]      u_cpu/g331__2883  
               mem_wdata[11]      u_cpu/g330__9945  
               mem_wdata[12]      u_cpu/g329__9315  
               mem_wdata[13]      u_cpu/g328__6161  
               mem_wdata[14]      u_cpu/g327__4733  
               mem_wdata[15]      u_cpu/g326__7482  
               mem_wdata[16]      u_cpu/g325__5115  
               mem_wdata[17]      u_cpu/g324__1881  
               mem_wdata[18]      u_cpu/g323__6131  
               mem_wdata[19]      u_cpu/g322__7098  
               mem_wdata[20]      u_cpu/g321__8246  
               mem_wdata[21]      u_cpu/g320__5122  
               mem_wdata[22]      u_cpu/g319__1705  
               mem_wdata[23]      u_cpu/g318__2802  
               mem_wdata[24]      u_cpu/g317__1617  
               mem_wdata[25]      u_cpu/g316__3680  
               mem_wdata[26]      u_cpu/g315__6783  
               mem_wdata[27]      u_cpu/g313__8428  
               mem_wdata[28]      u_cpu/g312__4319  
               mem_wdata[29]      u_cpu/g311__6260  
               mem_wdata[30]      u_cpu/g310__5107  
               mem_wdata[31]      u_cpu/g314__5526  
                 mem_addr[1]      u_cpu/g340__4319  
                 mem_addr[2]      u_cpu/g339__6260  
                 mem_addr[3]      u_cpu/g338__5107  
                 mem_addr[4]      u_cpu/g337__2398  
                 mem_addr[5]      u_cpu/g336__5477  
                 mem_addr[6]      u_cpu/g335__6417  
                 mem_addr[7]      u_cpu/g334__7410  
                 mem_addr[8]      u_cpu/g333__1666  
                 mem_addr[9]      u_cpu/g332__2346  
                mem_addr[10]      u_cpu/g331__2883  
                mem_addr[11]      u_cpu/g330__9945  
                mem_addr[12]      u_cpu/g329__9315  
                mem_addr[13]      u_cpu/g328__6161  
                mem_addr[14]      u_cpu/g327__4733  
                mem_addr[15]      u_cpu/g326__7482  
                mem_addr[16]      u_cpu/g325__5115  
                mem_addr[17]      u_cpu/g324__1881  
                mem_addr[18]      u_cpu/g323__6131  
                mem_addr[19]      u_cpu/g322__7098  
                mem_addr[20]      u_cpu/g321__8246  
                mem_addr[21]      u_cpu/g320__5122  
                mem_addr[22]      u_cpu/g319__1705  
                mem_addr[23]      u_cpu/g318__2802  
                mem_addr[24]      u_cpu/g317__1617  
                mem_addr[25]      u_cpu/g316__3680  
                mem_addr[26]      u_cpu/g315__6783  
                mem_addr[27]      u_cpu/g313__8428  
                mem_addr[28]      u_cpu/g312__4319  
                mem_addr[29]      u_cpu/g311__6260  
                mem_addr[30]      u_cpu/g310__5107  
                mem_addr[31]      u_cpu/g314__5526  
                 gpio_out[0]              u_ao/g56  
                 gpio_out[2]              u_ao/g49  
                 gpio_out[4]              u_ao/g50  
                 gpio_out[6]              u_ao/g51  
                 gpio_out[8]              u_ao/g52  
                gpio_out[10]              u_ao/g53  
                gpio_out[12]              u_ao/g54  
                gpio_out[14]              u_ao/g55  
                gpio_out[16]              u_ao/g64  
                gpio_out[18]              u_ao/g57  
                gpio_out[20]              u_ao/g58  
                gpio_out[22]              u_ao/g59  
                gpio_out[24]              u_ao/g60  
                gpio_out[26]              u_ao/g61  
                gpio_out[28]              u_ao/g62  
                gpio_out[30]              u_ao/g63  
                  gpio_in[0]              u_ao/g56  
                  gpio_in[2]              u_ao/g49  
                  gpio_in[4]              u_ao/g50  
                  gpio_in[6]              u_ao/g51  
                  gpio_in[8]              u_ao/g52  
                 gpio_in[10]              u_ao/g53  
                 gpio_in[12]              u_ao/g54  
                 gpio_in[14]              u_ao/g55  
                 gpio_in[16]              u_ao/g64  
                 gpio_in[18]              u_ao/g57  
                 gpio_in[20]              u_ao/g58  
                 gpio_in[22]              u_ao/g59  
                 gpio_in[24]              u_ao/g60  
                 gpio_in[26]              u_ao/g61  
                 gpio_in[28]              u_ao/g62  
                 gpio_in[30]              u_ao/g63  
                 dsp_restore  u_pwr_ctrl/g62__1617  
                    dsp_save  u_pwr_ctrl/g65__5122  
                 cpu_restore  u_pwr_ctrl/g63__2802  
                    cpu_save  u_pwr_ctrl/g64__1705  
                  dsp_iso_en        u_pwr_ctrl/g41  
                  cpu_iso_en        u_pwr_ctrl/g39  
                  sleep_mode  u_pwr_ctrl/g62__1617  
                  pwr_dsp_on      u_dsp/g162__8428  
                  pwr_cpu_on      u_cpu/g309__2398  106  174  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  0  250  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  776  
Average Pins Per Net(Signal): 0.883  

==============================
General Library Information
==============================
# Routing Layers: 10  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library has metal1 pins only; Default placement setup is OK
    ------------------------------
    Pin Layers
    ------------------------------
    metal1  1  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer metal10 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  1.600 um  
    Wire Pitch Y  1.600 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.800 um  
    Spacing  0.800 um  
    ------------------------------
    Layer via9 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.800 um  
    Vias  
        ------------------------------
        Via list in layer via9
        ------------------------------
                Vias in via9  Default  
                      via9_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal9 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  1.600 um  
    Wire Pitch Y  1.600 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.800 um  
    Spacing  0.800 um  
    ------------------------------
    Layer via8 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.400 um  
    Vias  
        ------------------------------
        Via list in layer via8
        ------------------------------
                Vias in via8  Default  
                      via8_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal8 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.800 um  
    Wire Pitch Y  0.800 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.400 um  
    Spacing  0.400 um  
    ------------------------------
    Layer via7 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.400 um  
    Vias  
        ------------------------------
        Via list in layer via7
        ------------------------------
                Vias in via7  Default  
                      via7_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal7 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.800 um  
    Wire Pitch Y  0.800 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.400 um  
    Spacing  0.400 um  
    ------------------------------
    Layer via6 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.140 um  
    Vias  
        ------------------------------
        Via list in layer via6
        ------------------------------
                Vias in via6  Default  
                      via6_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.280 um  
    Wire Pitch Y  0.280 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via5 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.140 um  
    Vias  
        ------------------------------
        Via list in layer via5
        ------------------------------
                Vias in via5  Default  
                      via5_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.280 um  
    Wire Pitch Y  0.280 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.140 um  
    Vias  
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4  Default  
                      via4_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.280 um  
    Wire Pitch Y  0.280 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.070 um  
    Vias  
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3  Default  
                      via3_1      Yes  
                      via3_0      Yes  
                      via3_2      Yes  For complete list click here  
    ------------------------------
    Layer metal3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.140 um  
    Wire Pitch Y  0.140 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.070 um  
    Spacing  0.070 um  
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.070 um  
    Vias  
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2  Default  
                      via2_3      Yes  
                      via2_2      Yes  
                      via2_1      Yes  
                      via2_0      Yes  
                      via2_6      Yes  
                      via2_7      Yes  
                      via2_5      Yes  
                      via2_4      Yes  
                      via2_8      Yes  For complete list click here  
    ------------------------------
    Layer metal2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.190 um  
    Wire Pitch Y  0.190 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.070 um  
    Spacing  0.070 um  
    ------------------------------
    Layer via1 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.070 um  
    Vias  
        ------------------------------
        Via list in layer via1
        ------------------------------
                Vias in via1  Default  
                      via1_8      Yes  
                      via1_7      Yes  
                      via1_6      Yes  
                      via1_5      Yes  
                      via1_3      Yes  
                      via1_2      Yes  
                      via1_1      Yes  
                      via1_0      Yes  
                      via1_4      Yes  For complete list click here  
    ------------------------------
    Layer metal1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.140 um  
    Wire Pitch Y  0.140 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.070 um  
    Spacing  0.065 um  
    ------------------------------
    Layer active Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer poly Information
    ------------------------------
    Type  Masterslice  22  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the layer section of LEF.
    ------------------------------
    These Pins have antenna info
    ------------------------------
               Cell Name      List of Pin Name  
                 AND2_X1                    ZN  
                 AND2_X1                    A2  
                 AND2_X1                    A1  
                 AND2_X2                    ZN  
                 AND2_X2                    A2  
                 AND2_X2                    A1  
                 AND2_X4                    ZN  
                 AND2_X4                    A2  
                 AND2_X4                    A1  
                 AND3_X1                    ZN  
                 AND3_X1                    A3  
                 AND3_X1                    A2  
                 AND3_X1                    A1  
                 AND3_X2                    ZN  
                 AND3_X2                    A3  
                 AND3_X2                    A2  
                 AND3_X2                    A1  
                 AND3_X4                    ZN  
                 AND3_X4                    A3  
                 AND3_X4                    A2  
                 AND3_X4                    A1  
                 AND4_X1                    ZN  
                 AND4_X1                    A4  
                 AND4_X1                    A3  
                 AND4_X1                    A2  
                 AND4_X1                    A1  
                 AND4_X2                    ZN  
                 AND4_X2                    A4  
                 AND4_X2                    A3  
                 AND4_X2                    A2  
                 AND4_X2                    A1  
                 AND4_X4                    ZN  
                 AND4_X4                    A4  
                 AND4_X4                    A3  
                 AND4_X4                    A2  
                 AND4_X4                    A1  
              ANTENNA_X1                     A  
               AOI211_X1                    ZN  
               AOI211_X1                    C2  
               AOI211_X1                    C1  
               AOI211_X1                     B  
               AOI211_X1                     A  
               AOI211_X2                    ZN  
               AOI211_X2                    C2  
               AOI211_X2                    C1  
               AOI211_X2                     B  
               AOI211_X2                     A  
               AOI211_X4                    ZN  
               AOI211_X4                    C2  
               AOI211_X4                    C1  
               AOI211_X4                     B  
               AOI211_X4                     A  
                AOI21_X1                    ZN  
                AOI21_X1                    B2  
                AOI21_X1                    B1  
                AOI21_X1                     A  
                AOI21_X2                    ZN  
                AOI21_X2                    B2  
                AOI21_X2                    B1  
                AOI21_X2                     A  
                AOI21_X4                    ZN  
                AOI21_X4                    B2  
                AOI21_X4                    B1  
                AOI21_X4                     A  
               AOI221_X1                    ZN  
               AOI221_X1                    C2  
               AOI221_X1                    C1  
               AOI221_X1                    B2  
               AOI221_X1                    B1  
               AOI221_X1                     A  
               AOI221_X2                    ZN  
               AOI221_X2                    C2  
               AOI221_X2                    C1  
               AOI221_X2                    B2  
               AOI221_X2                    B1  
               AOI221_X2                     A  
               AOI221_X4                    ZN  
               AOI221_X4                    C2  
               AOI221_X4                    C1  
               AOI221_X4                    B2  
               AOI221_X4                    B1  
               AOI221_X4                     A  
               AOI222_X1                    ZN  
               AOI222_X1                    C2  
               AOI222_X1                    C1  
               AOI222_X1                    B2  
               AOI222_X1                    B1  
               AOI222_X1                    A2  
               AOI222_X1                    A1  
               AOI222_X2                    ZN  
               AOI222_X2                    C2  
               AOI222_X2                    C1  
               AOI222_X2                    B2  
               AOI222_X2                    B1  
               AOI222_X2                    A2  
               AOI222_X2                    A1  
               AOI222_X4                    ZN  
               AOI222_X4                    C2  
               AOI222_X4                    C1  
               AOI222_X4                    B2  
               AOI222_X4                    B1  
               AOI222_X4                    A2  
               AOI222_X4                    A1  
                AOI22_X1                    ZN  
                AOI22_X1                    B2  
                AOI22_X1                    B1  
                AOI22_X1                    A2  
                AOI22_X1                    A1  
                AOI22_X2                    ZN  
                AOI22_X2                    B2  
                AOI22_X2                    B1  
                AOI22_X2                    A2  
                AOI22_X2                    A1  
                AOI22_X4                    ZN  
                AOI22_X4                    B2  
                AOI22_X4                    B1  
                AOI22_X4                    A2  
                AOI22_X4                    A1  
                  BUF_X1                     Z  
                  BUF_X1                     A  
                 BUF_X16                     Z  
                 BUF_X16                     A  
                  BUF_X2                     Z  
                  BUF_X2                     A  
                 BUF_X32                     Z  
                 BUF_X32                     A  
                  BUF_X4                     Z  
                  BUF_X4                     A  
                  BUF_X8                     Z  
                  BUF_X8                     A  
               CLKBUF_X1                     Z  
               CLKBUF_X1                     A  
               CLKBUF_X2                     Z  
               CLKBUF_X2                     A  
               CLKBUF_X3                     Z  
               CLKBUF_X3                     A  
           CLKGATETST_X1                   GCK  
           CLKGATETST_X1                    SE  
           CLKGATETST_X1                     E  
           CLKGATETST_X1                    CK  
           CLKGATETST_X2                   GCK  
           CLKGATETST_X2                    SE  
           CLKGATETST_X2                     E  
           CLKGATETST_X2                    CK  
           CLKGATETST_X4                   GCK  
           CLKGATETST_X4                    SE  
           CLKGATETST_X4                     E  
           CLKGATETST_X4                    CK  
           CLKGATETST_X8                   GCK  
           CLKGATETST_X8                    SE  
           CLKGATETST_X8                     E  
           CLKGATETST_X8                    CK  
              CLKGATE_X1                   GCK  
              CLKGATE_X1                     E  
              CLKGATE_X1                    CK  
              CLKGATE_X2                   GCK  
              CLKGATE_X2                     E  
              CLKGATE_X2                    CK  
              CLKGATE_X4                   GCK  
              CLKGATE_X4                     E  
              CLKGATE_X4                    CK  
              CLKGATE_X8                   GCK  
              CLKGATE_X8                     E  
              CLKGATE_X8                    CK  
                DFFRS_X1                    QN  
                DFFRS_X1                     Q  
                DFFRS_X1                    CK  
                DFFRS_X1                    SN  
                DFFRS_X1                    RN  
                DFFRS_X1                     D  
                DFFRS_X2                    QN  
                DFFRS_X2                     Q  
                DFFRS_X2                    CK  
                DFFRS_X2                    SN  
                DFFRS_X2                    RN  
                DFFRS_X2                     D  
                 DFFR_X1                    QN  
                 DFFR_X1                     Q  
                 DFFR_X1                    CK  
                 DFFR_X1                    RN  
                 DFFR_X1                     D  
                 DFFR_X2                    QN  
                 DFFR_X2                     Q  
                 DFFR_X2                    CK  
                 DFFR_X2                    RN  
                 DFFR_X2                     D  
                 DFFS_X1                    QN  
                 DFFS_X1                     Q  
                 DFFS_X1                    CK  
                 DFFS_X1                    SN  
                 DFFS_X1                     D  
                 DFFS_X2                    QN  
                 DFFS_X2                     Q  
                 DFFS_X2                    CK  
                 DFFS_X2                    SN  
                 DFFS_X2                     D  
                  DFF_X1                    QN  
                  DFF_X1                     Q  
                  DFF_X1                    CK  
                  DFF_X1                     D  
                  DFF_X2                    QN  
                  DFF_X2                     Q  
                  DFF_X2                    CK  
                  DFF_X2                     D  
                  DLH_X1                     Q  
                  DLH_X1                     G  
                  DLH_X1                     D  
                  DLH_X2                     Q  
                  DLH_X2                     G  
                  DLH_X2                     D  
                  DLL_X1                     Q  
                  DLL_X1                    GN  
                  DLL_X1                     D  
                  DLL_X2                     Q  
                  DLL_X2                    GN  
                  DLL_X2                     D  
                   FA_X1                     S  
                   FA_X1                    CO  
                   FA_X1                    CI  
                   FA_X1                     B  
                   FA_X1                     A  
                   HA_X1                     S  
                   HA_X1                    CO  
                   HA_X1                     B  
                   HA_X1                     A  
                  INV_X1                    ZN  
                  INV_X1                     A  
                 INV_X16                    ZN  
                 INV_X16                     A  
                  INV_X2                    ZN  
                  INV_X2                     A  
                 INV_X32                    ZN  
                 INV_X32                     A  
                  INV_X4                    ZN  
                  INV_X4                     A  
                  INV_X8                    ZN  
                  INV_X8                     A  
               LOGIC0_X1                     Z  
               LOGIC1_X1                     Z  
                 MUX2_X1                     Z  
                 MUX2_X1                     S  
                 MUX2_X1                     B  
                 MUX2_X1                     A  
                 MUX2_X2                     Z  
                 MUX2_X2                     S  
                 MUX2_X2                     B  
                 MUX2_X2                     A  
                NAND2_X1                    ZN  
                NAND2_X1                    A2  
                NAND2_X1                    A1  
                NAND2_X2                    ZN  
                NAND2_X2                    A2  
                NAND2_X2                    A1  
                NAND2_X4                    ZN  
                NAND2_X4                    A2  
                NAND2_X4                    A1  
                NAND3_X1                    ZN  
                NAND3_X1                    A3  
                NAND3_X1                    A2  
                NAND3_X1                    A1  
                NAND3_X2                    ZN  
                NAND3_X2                    A3  
                NAND3_X2                    A2  
                NAND3_X2                    A1  
                NAND3_X4                    ZN  
                NAND3_X4                    A3  
                NAND3_X4                    A2  
                NAND3_X4                    A1  
                NAND4_X1                    ZN  
                NAND4_X1                    A4  
                NAND4_X1                    A3  
                NAND4_X1                    A2  
                NAND4_X1                    A1  
                NAND4_X2                    ZN  
                NAND4_X2                    A4  
                NAND4_X2                    A3  
                NAND4_X2                    A2  
                NAND4_X2                    A1  
                NAND4_X4                    ZN  
                NAND4_X4                    A4  
                NAND4_X4                    A3  
                NAND4_X4                    A2  
                NAND4_X4                    A1  
                 NOR2_X1                    ZN  
                 NOR2_X1                    A2  
                 NOR2_X1                    A1  
                 NOR2_X2                    ZN  
                 NOR2_X2                    A2  
                 NOR2_X2                    A1  
                 NOR2_X4                    ZN  
                 NOR2_X4                    A2  
                 NOR2_X4                    A1  
                 NOR3_X1                    ZN  
                 NOR3_X1                    A3  
                 NOR3_X1                    A2  
                 NOR3_X1                    A1  
                 NOR3_X2                    ZN  
                 NOR3_X2                    A3  
                 NOR3_X2                    A2  
                 NOR3_X2                    A1  
                 NOR3_X4                    ZN  
                 NOR3_X4                    A3  
                 NOR3_X4                    A2  
                 NOR3_X4                    A1  
                 NOR4_X1                    ZN  
                 NOR4_X1                    A4  
                 NOR4_X1                    A3  
                 NOR4_X1                    A2  
                 NOR4_X1                    A1  
                 NOR4_X2                    ZN  
                 NOR4_X2                    A4  
                 NOR4_X2                    A3  
                 NOR4_X2                    A2  
                 NOR4_X2                    A1  
                 NOR4_X4                    ZN  
                 NOR4_X4                    A4  
                 NOR4_X4                    A3  
                 NOR4_X4                    A2  
                 NOR4_X4                    A1  
               OAI211_X1                    ZN  
               OAI211_X1                    C2  
               OAI211_X1                    C1  
               OAI211_X1                     B  
               OAI211_X1                     A  
               OAI211_X2                    ZN  
               OAI211_X2                    C2  
               OAI211_X2                    C1  
               OAI211_X2                     B  
               OAI211_X2                     A  
               OAI211_X4                    ZN  
               OAI211_X4                    C2  
               OAI211_X4                    C1  
               OAI211_X4                     B  
               OAI211_X4                     A  
                OAI21_X1                    ZN  
                OAI21_X1                    B2  
                OAI21_X1                    B1  
                OAI21_X1                     A  
                OAI21_X2                    ZN  
                OAI21_X2                    B2  
                OAI21_X2                    B1  
                OAI21_X2                     A  
                OAI21_X4                    ZN  
                OAI21_X4                    B2  
                OAI21_X4                    B1  
                OAI21_X4                     A  
               OAI221_X1                    ZN  
               OAI221_X1                    C2  
               OAI221_X1                    C1  
               OAI221_X1                    B2  
               OAI221_X1                    B1  
               OAI221_X1                     A  
               OAI221_X2                    ZN  
               OAI221_X2                    C2  
               OAI221_X2                    C1  
               OAI221_X2                    B2  
               OAI221_X2                    B1  
               OAI221_X2                     A  
               OAI221_X4                    ZN  
               OAI221_X4                    C2  
               OAI221_X4                    C1  
               OAI221_X4                    B2  
               OAI221_X4                    B1  
               OAI221_X4                     A  
               OAI222_X1                    ZN  
               OAI222_X1                    C2  
               OAI222_X1                    C1  
               OAI222_X1                    B2  
               OAI222_X1                    B1  
               OAI222_X1                    A2  
               OAI222_X1                    A1  
               OAI222_X2                    ZN  
               OAI222_X2                    C2  
               OAI222_X2                    C1  
               OAI222_X2                    B2  
               OAI222_X2                    B1  
               OAI222_X2                    A2  
               OAI222_X2                    A1  
               OAI222_X4                    ZN  
               OAI222_X4                    C2  
               OAI222_X4                    C1  
               OAI222_X4                    B2  
               OAI222_X4                    B1  
               OAI222_X4                    A2  
               OAI222_X4                    A1  
                OAI22_X1                    ZN  
                OAI22_X1                    B2  
                OAI22_X1                    B1  
                OAI22_X1                    A2  
                OAI22_X1                    A1  
                OAI22_X2                    ZN  
                OAI22_X2                    B2  
                OAI22_X2                    B1  
                OAI22_X2                    A2  
                OAI22_X2                    A1  
                OAI22_X4                    ZN  
                OAI22_X4                    B2  
                OAI22_X4                    B1  
                OAI22_X4                    A2  
                OAI22_X4                    A1  
                OAI33_X1                    ZN  
                OAI33_X1                    B3  
                OAI33_X1                    B2  
                OAI33_X1                    B1  
                OAI33_X1                    A3  
                OAI33_X1                    A2  
                OAI33_X1                    A1  
                  OR2_X1                    ZN  
                  OR2_X1                    A2  
                  OR2_X1                    A1  
                  OR2_X2                    ZN  
                  OR2_X2                    A2  
                  OR2_X2                    A1  
                  OR2_X4                    ZN  
                  OR2_X4                    A2  
                  OR2_X4                    A1  
                  OR3_X1                    ZN  
                  OR3_X1                    A3  
                  OR3_X1                    A2  
                  OR3_X1                    A1  
                  OR3_X2                    ZN  
                  OR3_X2                    A3  
                  OR3_X2                    A2  
                  OR3_X2                    A1  
                  OR3_X4                    ZN  
                  OR3_X4                    A3  
                  OR3_X4                    A2  
                  OR3_X4                    A1  
                  OR4_X1                    ZN  
                  OR4_X1                    A4  
                  OR4_X1                    A3  
                  OR4_X1                    A2  
                  OR4_X1                    A1  
                  OR4_X2                    ZN  
                  OR4_X2                    A4  
                  OR4_X2                    A3  
                  OR4_X2                    A2  
                  OR4_X2                    A1  
                  OR4_X4                    ZN  
                  OR4_X4                    A4  
                  OR4_X4                    A3  
                  OR4_X4                    A2  
                  OR4_X4                    A1  
               SDFFRS_X1                    QN  
               SDFFRS_X1                     Q  
               SDFFRS_X1                    CK  
               SDFFRS_X1                    SN  
               SDFFRS_X1                    SI  
               SDFFRS_X1                    SE  
               SDFFRS_X1                    RN  
               SDFFRS_X1                     D  
               SDFFRS_X2                    QN  
               SDFFRS_X2                     Q  
               SDFFRS_X2                    CK  
               SDFFRS_X2                    SN  
               SDFFRS_X2                    SI  
               SDFFRS_X2                    SE  
               SDFFRS_X2                    RN  
               SDFFRS_X2                     D  
                SDFFR_X1                    QN  
                SDFFR_X1                     Q  
                SDFFR_X1                    CK  
                SDFFR_X1                    SI  
                SDFFR_X1                    SE  
                SDFFR_X1                    RN  
                SDFFR_X1                     D  
                SDFFR_X2                    QN  
                SDFFR_X2                     Q  
                SDFFR_X2                    CK  
                SDFFR_X2                    SI  
                SDFFR_X2                    SE  
                SDFFR_X2                    RN  
                SDFFR_X2                     D  
                SDFFS_X1                    QN  
                SDFFS_X1                     Q  
                SDFFS_X1                    CK  
                SDFFS_X1                    SN  
                SDFFS_X1                    SI  
                SDFFS_X1                    SE  
                SDFFS_X1                     D  
                SDFFS_X2                    QN  
                SDFFS_X2                     Q  
                SDFFS_X2                    CK  
                SDFFS_X2                    SN  
                SDFFS_X2                    SI  
                SDFFS_X2                    SE  
                SDFFS_X2                     D  
                 SDFF_X1                    QN  
                 SDFF_X1                     Q  
                 SDFF_X1                    CK  
                 SDFF_X1                    SI  
                 SDFF_X1                    SE  
                 SDFF_X1                     D  
                 SDFF_X2                    QN  
                 SDFF_X2                     Q  
                 SDFF_X2                    CK  
                 SDFF_X2                    SI  
                 SDFF_X2                    SE  
                 SDFF_X2                     D  
                 TBUF_X1                     Z  
                 TBUF_X1                    EN  
                 TBUF_X1                     A  
                TBUF_X16                     Z  
                TBUF_X16                    EN  
                TBUF_X16                     A  
                 TBUF_X2                     Z  
                 TBUF_X2                    EN  
                 TBUF_X2                     A  
                 TBUF_X4                     Z  
                 TBUF_X4                    EN  
                 TBUF_X4                     A  
                 TBUF_X8                     Z  
                 TBUF_X8                    EN  
                 TBUF_X8                     A  
                 TINV_X1                    ZN  
                 TINV_X1                     I  
                 TINV_X1                    EN  
                 TLAT_X1                     Q  
                 TLAT_X1                    OE  
                 TLAT_X1                     G  
                 TLAT_X1                     D  
                XNOR2_X1                    ZN  
                XNOR2_X1                     B  
                XNOR2_X1                     A  
                XNOR2_X2                    ZN  
                XNOR2_X2                     B  
                XNOR2_X2                     A  
                 XOR2_X1                     Z  
                 XOR2_X1                     B  
                 XOR2_X1                     A  
                 XOR2_X2                     Z  
                 XOR2_X2                     B  
                 XOR2_X2                     A  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 0  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 84  
    General Caution:
        1) TODO
    No-driven Nets  
    cpu_to_dsp_valid  
    UNCONNECTED_HIER_Z0  
    UNCONNECTED_HIER_Z  
    cpu_to_dsp_data[0]  
    cpu_to_dsp_data[1]  
    cpu_to_dsp_data[2]  
    cpu_to_dsp_data[3]  
    cpu_to_dsp_data[4]  
    cpu_to_dsp_data[5]  
    cpu_to_dsp_data[6]  
    cpu_to_dsp_data[7]  
    cpu_to_dsp_data[8]  
    cpu_to_dsp_data[9]  
    cpu_to_dsp_data[10]  
    cpu_to_dsp_data[11]  
    cpu_to_dsp_data[12]  
    cpu_to_dsp_data[13]  
    cpu_to_dsp_data[14]  
    cpu_to_dsp_data[15]  
    cpu_to_dsp_data[16]  
    cpu_to_dsp_data[17]  
    cpu_to_dsp_data[18]  
    cpu_to_dsp_data[19]  
    cpu_to_dsp_data[20]  
    cpu_to_dsp_data[21]  
    cpu_to_dsp_data[22]  
    cpu_to_dsp_data[23]  
    cpu_to_dsp_data[24]  
    cpu_to_dsp_data[25]  
    cpu_to_dsp_data[26]  
    cpu_to_dsp_data[27]  
    cpu_to_dsp_data[28]  
    cpu_to_dsp_data[29]  
    cpu_to_dsp_data[30]  
    cpu_to_dsp_data[31]  
    dsp_to_cpu_data[0]  
    dsp_to_cpu_data[1]  
    dsp_to_cpu_data[2]  
    dsp_to_cpu_data[3]  
    dsp_to_cpu_data[4]  
    dsp_to_cpu_data[5]  
    dsp_to_cpu_data[6]  
    dsp_to_cpu_data[7]  
    dsp_to_cpu_data[8]  
    dsp_to_cpu_data[9]  
    dsp_to_cpu_data[10]  
    dsp_to_cpu_data[11]  
    dsp_to_cpu_data[12]  
    dsp_to_cpu_data[13]  
    dsp_to_cpu_data[14]  
    dsp_to_cpu_data[15]  
    dsp_to_cpu_data[16]  
    dsp_to_cpu_data[17]  
    dsp_to_cpu_data[18]  
    dsp_to_cpu_data[19]  
    dsp_to_cpu_data[20]  
    dsp_to_cpu_data[21]  
    dsp_to_cpu_data[22]  
    dsp_to_cpu_data[23]  
    dsp_to_cpu_data[24]  
    dsp_to_cpu_data[25]  
    dsp_to_cpu_data[26]  
    dsp_to_cpu_data[27]  
    dsp_to_cpu_data[28]  
    dsp_to_cpu_data[29]  
    dsp_to_cpu_data[30]  
    dsp_to_cpu_data[31]  
    gpio_out[1]  
    gpio_out[3]  
    gpio_out[5]  
    gpio_out[7]  
    gpio_out[9]  
    gpio_out[11]  
    gpio_out[13]  
    gpio_out[15]  
    gpio_out[17]  
    gpio_out[19]  
    gpio_out[21]  
    gpio_out[23]  
    gpio_out[25]  
    gpio_out[27]  
    gpio_out[29]  
    gpio_out[31]  
    pwr_cpu_on  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:        110           0  
No of Connections:        246           0  
Total Net Length (X): 2.0305e+02  0.0000e+00  
Total Net Length (Y): 1.2461e+02  0.0000e+00  
Total Net Length: 3.2766e+02  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    @  
    *  
    clk_32k  
    clk_main  
    @  
    *  
    clk_32k  
    clk_main  
    @  
    *  
    clk_32k  
    clk_main  
    @  
    *  
    clk_32k  
    clk_main  16  
# Generated clocks: 0  
# "dont_use" cells from .libs: 
    ------------------------------
    Dont_use Cell List
    ------------------------------
    ANTENNA_X1  
    FILLCELL_X1  
    FILLCELL_X16  
    FILLCELL_X2  
    FILLCELL_X32  
    FILLCELL_X4  
    FILLCELL_X8  
    LOGIC0_X1  
    LOGIC1_X1  9  
# "dont_touch" cells from .libs: 
    ------------------------------
    Dont_touch Cell List
    ------------------------------
    ANTENNA_X1  
    FILLCELL_X1  
    FILLCELL_X16  
    FILLCELL_X2  
    FILLCELL_X32  
    FILLCELL_X4  
    FILLCELL_X8  
    LOGIC0_X1  
    LOGIC1_X1  9  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                 AND2_X1  144  
                 AND2_X2  144  
                 AND2_X4  144  
                 AND3_X1  144  
                 AND3_X2  144  
                 AND3_X4  144  
                 AND4_X1  144  
                 AND4_X2  144  
                 AND4_X4  144  
              ANTENNA_X1  144  
               AOI211_X1  144  
               AOI211_X2  144  
               AOI211_X4  144  
                AOI21_X1  144  
                AOI21_X2  144  
                AOI21_X4  144  
               AOI221_X1  144  
               AOI221_X2  144  
               AOI221_X4  144  
               AOI222_X1  144  
               AOI222_X2  144  
               AOI222_X4  144  
                AOI22_X1  144  
                AOI22_X2  144  
                AOI22_X4  144  
                  BUF_X1  144  
                 BUF_X16  144  
                  BUF_X2  144  
                 BUF_X32  144  
                  BUF_X4  144  
                  BUF_X8  144  
               CLKBUF_X1  144  
               CLKBUF_X2  144  
               CLKBUF_X3  144  
           CLKGATETST_X1  144  
           CLKGATETST_X2  144  
           CLKGATETST_X4  144  
           CLKGATETST_X8  144  
              CLKGATE_X1  144  
              CLKGATE_X2  144  
              CLKGATE_X4  144  
              CLKGATE_X8  144  
                DFFRS_X1  144  
                DFFRS_X2  144  
                 DFFR_X1  144  
                 DFFR_X2  144  
                 DFFS_X1  144  
                 DFFS_X2  144  
                  DFF_X1  144  
                  DFF_X2  144  
                  DLH_X1  144  
                  DLH_X2  144  
                  DLL_X1  144  
                  DLL_X2  144  
                   FA_X1  144  
                   HA_X1  144  
                  INV_X1  144  
                 INV_X16  144  
                  INV_X2  144  
                 INV_X32  144  
                  INV_X4  144  
                  INV_X8  144  
               LOGIC0_X1  144  
               LOGIC1_X1  144  
                 MUX2_X1  144  
                 MUX2_X2  144  
                NAND2_X1  144  
                NAND2_X2  144  
                NAND2_X4  144  
                NAND3_X1  144  
                NAND3_X2  144  
                NAND3_X4  144  
                NAND4_X1  144  
                NAND4_X2  144  
                NAND4_X4  144  
                 NOR2_X1  144  
                 NOR2_X2  144  
                 NOR2_X4  144  
                 NOR3_X1  144  
                 NOR3_X2  144  
                 NOR3_X4  144  
                 NOR4_X1  144  
                 NOR4_X2  144  
                 NOR4_X4  144  
               OAI211_X1  144  
               OAI211_X2  144  
               OAI211_X4  144  
                OAI21_X1  144  
                OAI21_X2  144  
                OAI21_X4  144  
               OAI221_X1  144  
               OAI221_X2  144  
               OAI221_X4  144  
               OAI222_X1  144  
               OAI222_X2  144  
               OAI222_X4  144  
                OAI22_X1  144  
                OAI22_X2  144  
                OAI22_X4  144  
                OAI33_X1  144  
                  OR2_X1  144  
                  OR2_X2  144  
                  OR2_X4  144  
                  OR3_X1  144  
                  OR3_X2  144  
                  OR3_X4  144  
                  OR4_X1  144  
                  OR4_X2  144  
                  OR4_X4  144  
               SDFFRS_X1  144  
               SDFFRS_X2  144  
                SDFFR_X1  144  
                SDFFR_X2  144  
                SDFFS_X1  144  
                SDFFS_X2  144  
                 SDFF_X1  144  
                 SDFF_X2  144  
                 TBUF_X1  144  
                TBUF_X16  144  
                 TBUF_X2  144  
                 TBUF_X4  144  
                 TBUF_X8  144  
                 TINV_X1  144  
                 TLAT_X1  144  
                XNOR2_X1  144  
                XNOR2_X2  144  
                 XOR2_X1  144  
                 XOR2_X2  144  128  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                 AND2_X1  0.044056  
                 AND2_X2  0.087891  
                 AND2_X4  0.175781  
                 AND3_X1  0.043945  
                 AND3_X2  0.087668  
                 AND3_X4  0.175337  
                 AND4_X1  0.043834  
                 AND4_X2  0.087558  
                 AND4_X4  0.175337  
               AOI211_X1  0.010542  
               AOI211_X2  0.021085  
               AOI211_X4  0.176225  
                AOI21_X1  0.018422  
                AOI21_X2  0.036843  
                AOI21_X4  0.073464  
               AOI221_X1  0.010043  
               AOI221_X2  0.020086  
               AOI221_X4  0.176225  
               AOI222_X1  0.009460  
               AOI222_X2  0.018643  
               AOI222_X4  0.176225  
                AOI22_X1  0.017894  
                AOI22_X2  0.035733  
                AOI22_X4  0.071245  
                  BUF_X1  0.044112  
                 BUF_X16  0.702237  
                  BUF_X2  0.088113  
                 BUF_X32  1.384946  
                  BUF_X4  0.176225  
                  BUF_X8  0.352007  
               CLKBUF_X1  0.044167  
               CLKBUF_X2  0.088335  
               CLKBUF_X3  0.132280  
           CLKGATETST_X1  0.044167  
           CLKGATETST_X2  0.088335  
           CLKGATETST_X4  0.176669  
           CLKGATETST_X8  0.352450  
              CLKGATE_X1  0.044167  
              CLKGATE_X2  0.088223  
              CLKGATE_X4  0.176225  
              CLKGATE_X8  0.352450  
                DFFRS_X1  0.043834  
                DFFRS_X2  0.087891  
                 DFFR_X1  0.043834  
                 DFFR_X2  0.087668  
                 DFFS_X1  0.043834  
                 DFFS_X2  0.087668  
                  DFF_X1  0.043834  
                  DFF_X2  0.087668  
                  DLH_X1  0.044056  
                  DLH_X2  0.087780  
                  DLL_X1  0.043834  
                  DLL_X2  0.087668  
                   FA_X1  0.043834  
                   HA_X1  0.018366  
                  INV_X1  0.044167  
                 INV_X16  0.704900  
                  INV_X2  0.088335  
                 INV_X32  1.399149  
                  INV_X4  0.176669  
                  INV_X8  0.352894  
                 MUX2_X1  0.044001  
                 MUX2_X2  0.087891  
                NAND2_X1  0.043169  
                NAND2_X2  0.086337  
                NAND2_X4  0.172674  
                NAND3_X1  0.042447  
                NAND3_X2  0.084561  
                NAND3_X4  0.169567  
                NAND4_X1  0.040727  
                NAND4_X2  0.081121  
                NAND4_X4  0.162020  
                 NOR2_X1  0.019420  
                 NOR2_X2  0.038841  
                 NOR2_X4  0.077681  
                 NOR3_X1  0.011652  
                 NOR3_X2  0.023082  
                 NOR3_X4  0.046054  
                 NOR4_X1  0.007615  
                 NOR4_X2  0.015203  
                 NOR4_X4  0.030185  
               OAI211_X1  0.018588  
               OAI211_X2  0.036954  
               OAI211_X4  0.073908  
                OAI21_X1  0.018949  
                OAI21_X2  0.037897  
                OAI21_X4  0.075684  
               OAI221_X1  0.016119  
               OAI221_X2  0.031905  
               OAI221_X4  0.176225  
               OAI222_X1  0.014593  
               OAI222_X2  0.028798  
               OAI222_X4  0.176225  
                OAI22_X1  0.016896  
                OAI22_X2  0.033680  
                OAI22_X4  0.067250  
                OAI33_X1  0.008351  
                  OR2_X1  0.044056  
                  OR2_X2  0.088113  
                  OR2_X4  0.176225  
                  OR3_X1  0.044056  
                  OR3_X2  0.088113  
                  OR3_X4  0.176225  
                  OR4_X1  0.044056  
                  OR4_X2  0.087891  
                  OR4_X4  0.175781  
               SDFFRS_X1  0.044056  
               SDFFRS_X2  0.087891  
                SDFFR_X1  0.043945  
                SDFFR_X2  0.088113  
                SDFFS_X1  0.044056  
                SDFFS_X2  0.087891  
                 SDFF_X1  0.043945  
                 SDFF_X2  0.088113  
                 TBUF_X1  0.037509  
                TBUF_X16  0.596591  
                 TBUF_X2  0.075351  
                 TBUF_X4  0.150479  
                 TBUF_X8  0.300071  
                 TINV_X1  0.016452  
                 TLAT_X1  0.016424  
                XNOR2_X1  0.018921  
                XNOR2_X2  0.037842  
                 XOR2_X1  0.018422  
                 XOR2_X2  0.036732  125  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 596.904 um^2  
Total area of Standard cells(Subtracting Physical Cells): 84.322 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 0.000 um^2  
Total area of Core: 628.505 um^2  
Total area of Chip: 1683.461 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 17  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 94.972%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 13.416%  
% Pure Gate Density #3 (Subtracting MACROS): 94.972%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 13.416%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 94.972%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 13.416%  
% Core Density (Counting Std Cells and MACROs): 94.972%  
% Core Density #2(Subtracting Physical Cells): 13.416%  
% Chip Density (Counting Std Cells and MACROs and IOs): 35.457%  
% Chip Density #2(Subtracting Physical Cells): 5.009%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 0.0000 um  
Total metal2 wire length: 0.0000 um  
Total metal3 wire length: 0.0000 um  
Total metal4 wire length: 0.0000 um  
Total metal5 wire length: 0.0000 um  
Total metal6 wire length: 0.0000 um  
Total metal7 wire length: 0.0000 um  
Total metal8 wire length: 0.0000 um  
Total metal9 wire length: 0.0000 um  
Total metal10 wire length: 0.0000 um  
Total wire length: 0.0000 um  
Average wire length/net: 0.0000 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    metal1  49.8168  628.5048  7.9262%  
    metal2  0.0000  628.5048  0.0000%  
    metal3  0.0000  628.5048  0.0000%  
    metal4  0.0000  628.5048  0.0000%  
    metal5  65.1200  628.5048  10.3611%  
    metal6  114.8760  628.5048  18.2777%  
    metal7  0.0000  628.5048  0.0000%  
    metal8  0.0000  628.5048  0.0000%  
    metal9  0.0000  628.5048  0.0000%  
    metal10  0.0000  628.5048  0.0000%  For more information click here  
