<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_SDP_RDMA.rdl
       Parms: opendla.parms
       Date: Fri Feb 07 13:00:59 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_SDP_RDMA</id>
    <shorttext>NVDLA_SDP_RDMA registers</shorttext>
    <baseaddr>0x8000</baseaddr>
    <reg>
      <id>S_STATUS</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>S_STATUS</shorttext>
      <baseaddr>0x8000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Read DMA for Single Data Processor Registers
]]></longtext>
      <field>
        <id>STATUS_0</id>
        <shorttext>STATUS_0 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 0
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>STATUS_1</id>
        <shorttext>STATUS_1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>2</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Status of configuration register group 1
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_STATUS_STATUS_1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>IDLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RUNNING</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PENDING</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>S_POINTER</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>S_POINTER</shorttext>
      <baseaddr>0x8004</baseaddr>
      <width>32</width>
      <field>
        <id>PRODUCER</id>
        <shorttext>PRODUCER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////Pointer for CSB master to access groups
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_PRODUCER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>CONSUMER</id>
        <shorttext>CONSUMER field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
////Pointer for datapath to access groups
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>S_POINTER_CONSUMER_enum</enc_name>
          <enc_elem>
            <enc_elem_name>GROUP_0</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>GROUP_1</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_OP_ENABLE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_OP_ENABLE</shorttext>
      <baseaddr>0x8008</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//////////////////////////////////////////////////////////////////////////////////
////                                                                            //
////                    Define single group registers here                      //
////                    Register name should shart with prefix D_               //
////                                                                            //
//////////////////////////////////////////////////////////////////////////////////
//// 
]]></longtext>
      <field>
        <id>OP_EN</id>
        <shorttext>OP_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwto</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_OP_ENABLE_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_WIDTH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_WIDTH</shorttext>
      <baseaddr>0x800c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, begin
]]></longtext>
      <field>
        <id>WIDTH</id>
        <shorttext>WIDTH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in width direction, range is 1~8192, actual width = WIDTH+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_HEIGHT</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_HEIGHT</shorttext>
      <baseaddr>0x8010</baseaddr>
      <width>32</width>
      <field>
        <id>HEIGHT</id>
        <shorttext>HEIGHT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in height direction, range is 1~8192, actual height = HEIGHT+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_DATA_CUBE_CHANNEL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_DATA_CUBE_CHANNEL</shorttext>
      <baseaddr>0x8014</baseaddr>
      <width>32</width>
      <field>
        <id>CHANNEL</id>
        <shorttext>CHANNEL field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <longtext><![CDATA[
//// Element number in channel direction, range is 1~8192, actual channel = CHANNEL+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x8018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Data cube configuration, end
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>SRC_BASE_ADDR_LOW</id>
        <shorttext>SRC_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the src data cube will be read from external memory
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x801c</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_BASE_ADDR_HIGH</id>
        <shorttext>SRC_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the source data cube which will be read from external memory for normalization
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_LINE_STRIDE</shorttext>
      <baseaddr>0x8020</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>SRC_LINE_STRIDE</id>
        <shorttext>SRC_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>SRC_SURFACE_STRIDE</id>
        <shorttext>SRC_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BRDMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BRDMA_CFG</shorttext>
      <baseaddr>0x8028</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////reg D_MRDMA_CFG                     NVDLA_INCR
////    0:0     rw  MRDMA_DISABLE       init=0
////                                    enum (  NO = 0,
////                                            YES= 1
////                                    )
////
////BRDMA_DISABLE:    when sdp.BS_ALU_SRC is from REG, BRDMA need be disabled
////BRDMA_DATA_USE:   when enabled and set to MUL, sdp.BS_ALU_BYPASS should be set
////                  when enabled and set to ALU, sdp.BS_MUL_BYPASS should be set
////BRDMA_DATA_SIZE: tells the data size per element, and in INT16 Mode, should set to TWO_BYTE
]]></longtext>
      <field>
        <id>BRDMA_DISABLE</id>
        <shorttext>BRDMA_DISABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DISABLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_DATA_USE</id>
        <shorttext>BRDMA_DATA_USE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DATA_USE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MUL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ALU</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>BOTH</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_DATA_SIZE</id>
        <shorttext>BRDMA_DATA_SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DATA_SIZE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ONE_BYTE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TWO_BYTE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_DATA_MODE</id>
        <shorttext>BRDMA_DATA_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_DATA_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PER_KERNEL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PER_ELEMENT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BRDMA_RAM_TYPE</id>
        <shorttext>BRDMA_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_BRDMA_CFG_BRDMA_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x802c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>BS_BASE_ADDR_LOW</id>
        <shorttext>BS_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube low
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x8030</baseaddr>
      <width>32</width>
      <field>
        <id>BS_BASE_ADDR_HIGH</id>
        <shorttext>BS_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube high
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_LINE_STRIDE</shorttext>
      <baseaddr>0x8034</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>BS_LINE_STRIDE</id>
        <shorttext>BS_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>BS_SURFACE_STRIDE</id>
        <shorttext>BS_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BS_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BS_BATCH_STRIDE</shorttext>
      <baseaddr>0x803c</baseaddr>
      <width>32</width>
      <field>
        <id>BS_BATCH_STRIDE</id>
        <shorttext>BS_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_NRDMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_NRDMA_CFG</shorttext>
      <baseaddr>0x8040</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////===================================================================
////BRDMA
////===================================================================
]]></longtext>
      <field>
        <id>NRDMA_DISABLE</id>
        <shorttext>NRDMA_DISABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DISABLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_DATA_USE</id>
        <shorttext>NRDMA_DATA_USE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DATA_USE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MUL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ALU</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>BOTH</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_DATA_SIZE</id>
        <shorttext>NRDMA_DATA_SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DATA_SIZE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ONE_BYTE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TWO_BYTE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_DATA_MODE</id>
        <shorttext>NRDMA_DATA_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_DATA_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PER_KERNEL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PER_ELEMENT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>NRDMA_RAM_TYPE</id>
        <shorttext>NRDMA_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_NRDMA_CFG_NRDMA_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x8044</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>BN_BASE_ADDR_LOW</id>
        <shorttext>BN_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube low
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x8048</baseaddr>
      <width>32</width>
      <field>
        <id>BN_BASE_ADDR_HIGH</id>
        <shorttext>BN_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube high
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_LINE_STRIDE</shorttext>
      <baseaddr>0x804c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>BN_LINE_STRIDE</id>
        <shorttext>BN_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8050</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>BN_SURFACE_STRIDE</id>
        <shorttext>BN_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_BN_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_BN_BATCH_STRIDE</shorttext>
      <baseaddr>0x8054</baseaddr>
      <width>32</width>
      <field>
        <id>BN_BATCH_STRIDE</id>
        <shorttext>BN_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_ERDMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_ERDMA_CFG</shorttext>
      <baseaddr>0x8058</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////===================================================================
////ERDMA
////===================================================================
////ERDMA_DISABLE:    when sdp.BS_ALU_SRC is from REG, ERDMA need be disabled
////ERDMA_DATA_USE:   when enabled and set to MUL, sdp.BS_ALU_BYPASS should be set
////                  when enabled and set to ALU, sdp.BS_MUL_BYPASS should be set
////ERDMA_DATA_SIZE: tells the data size per element, and in INT16 Mode, should set to TWO_BYTE
]]></longtext>
      <field>
        <id>ERDMA_DISABLE</id>
        <shorttext>ERDMA_DISABLE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x1</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DISABLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_DATA_USE</id>
        <shorttext>ERDMA_DATA_USE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DATA_USE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>MUL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ALU</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>BOTH</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_DATA_SIZE</id>
        <shorttext>ERDMA_DATA_SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DATA_SIZE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>ONE_BYTE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>TWO_BYTE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_DATA_MODE</id>
        <shorttext>ERDMA_DATA_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_DATA_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>PER_KERNEL</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>PER_ELEMENT</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERDMA_RAM_TYPE</id>
        <shorttext>ERDMA_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_ERDMA_CFG_ERDMA_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_BASE_ADDR_LOW</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_BASE_ADDR_LOW</shorttext>
      <baseaddr>0x805c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Source data cube memory configuration, begin
]]></longtext>
      <field>
        <id>EW_BASE_ADDR_LOW</id>
        <shorttext>EW_BASE_ADDR_LOW field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube low
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_BASE_ADDR_HIGH</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_BASE_ADDR_HIGH</shorttext>
      <baseaddr>0x8060</baseaddr>
      <width>32</width>
      <field>
        <id>EW_BASE_ADDR_HIGH</id>
        <shorttext>EW_BASE_ADDR_HIGH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
////  Start address of the bias data cube high
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_LINE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_LINE_STRIDE</shorttext>
      <baseaddr>0x8064</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective lines within a surface, actual stride value = LINE_STRIDE
]]></longtext>
      <field>
        <id>EW_LINE_STRIDE</id>
        <shorttext>EW_LINE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_SURFACE_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_SURFACE_STRIDE</shorttext>
      <baseaddr>0x8068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////  stride between two consective surface, actual stride value = SURFACE_STRIDE
]]></longtext>
      <field>
        <id>EW_SURFACE_STRIDE</id>
        <shorttext>EW_SURFACE_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_EW_BATCH_STRIDE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_EW_BATCH_STRIDE</shorttext>
      <baseaddr>0x806c</baseaddr>
      <width>32</width>
      <field>
        <id>EW_BATCH_STRIDE</id>
        <shorttext>EW_BATCH_STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_FEATURE_MODE_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_FEATURE_MODE_CFG</shorttext>
      <baseaddr>0x8070</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// Feature Configuration, Bias/BatchNorm/Elementwise
]]></longtext>
      <field>
        <id>FLYING_MODE</id>
        <shorttext>FLYING_MODE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_FLYING_MODE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>WINOGRAD</id>
        <shorttext>WINOGRAD field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_WINOGRAD_enum</enc_name>
          <enc_elem>
            <enc_elem_name>OFF</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ON</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>IN_PRECISION</id>
        <shorttext>IN_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_IN_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PROC_PRECISION</id>
        <shorttext>PROC_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_PROC_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>OUT_PRECISION</id>
        <shorttext>OUT_PRECISION field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>2</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_FEATURE_MODE_CFG_OUT_PRECISION_enum</enc_name>
          <enc_elem>
            <enc_elem_name>INT8</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>INT16</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FP16</enc_elem_name>
            <enc_elem_value>0x2</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>BATCH_NUMBER</id>
        <shorttext>BATCH_NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>5</width>
        <longtext><![CDATA[
//// Batch number, range is 1~32, actual value = BATCH_NUMBER+1
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_SRC_DMA_CFG</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_SRC_DMA_CFG</shorttext>
      <baseaddr>0x8074</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_RAM_TYPE</id>
        <shorttext>SRC_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_SRC_DMA_CFG_SRC_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CV</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_STATUS_NAN_INPUT_NUM</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_STATUS_NAN_INPUT_NUM</shorttext>
      <baseaddr>0x8078</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_NAN_INPUT_NUM</id>
        <shorttext>STATUS_NAN_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input NaN element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_STATUS_INF_INPUT_NUM</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_STATUS_INF_INPUT_NUM</shorttext>
      <baseaddr>0x807c</baseaddr>
      <width>32</width>
      <field>
        <id>STATUS_INF_INPUT_NUM</id>
        <shorttext>STATUS_INF_INPUT_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// input Infinity element number
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ENABLE</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_ENABLE</shorttext>
      <baseaddr>0x8080</baseaddr>
      <width>32</width>
      <field>
        <id>PERF_DMA_EN</id>
        <shorttext>PERF_DMA_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_DMA_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>PERF_NAN_INF_COUNT_EN</id>
        <shorttext>PERF_NAN_INF_COUNT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>D_PERF_ENABLE_PERF_NAN_INF_COUNT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>D_PERF_MRDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_MRDMA_READ_STALL</shorttext>
      <baseaddr>0x8084</baseaddr>
      <width>32</width>
      <field>
        <id>MRDMA_STALL</id>
        <shorttext>MRDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of M read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_BRDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_BRDMA_READ_STALL</shorttext>
      <baseaddr>0x8088</baseaddr>
      <width>32</width>
      <field>
        <id>BRDMA_STALL</id>
        <shorttext>BRDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of B read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_NRDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_NRDMA_READ_STALL</shorttext>
      <baseaddr>0x808c</baseaddr>
      <width>32</width>
      <field>
        <id>NRDMA_STALL</id>
        <shorttext>NRDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of N read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>D_PERF_ERDMA_READ_STALL</id>
      <parentpath>NVDLA_SDP_RDMA</parentpath>
      <shorttext>D_PERF_ERDMA_READ_STALL</shorttext>
      <baseaddr>0x8090</baseaddr>
      <width>32</width>
      <field>
        <id>ERDMA_STALL</id>
        <shorttext>ERDMA_STALL field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Count stall cycles of E read DMA for one layer
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x8093</highaddr>
  </regset>
</map>
