ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/tim.c"
  19              		.section	.text.MX_TIM1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB144:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8DB0     		sub	sp, sp, #52
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 56
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39              		.loc 1 37 3 view .LVU1
  40              		.loc 1 37 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0893     		str	r3, [sp, #32]
  43 0008 0993     		str	r3, [sp, #36]
  44 000a 0A93     		str	r3, [sp, #40]
  45 000c 0B93     		str	r3, [sp, #44]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46              		.loc 1 38 3 is_stmt 1 view .LVU3
  47              		.loc 1 38 27 is_stmt 0 view .LVU4
  48 000e 0593     		str	r3, [sp, #20]
  49 0010 0693     		str	r3, [sp, #24]
  50 0012 0793     		str	r3, [sp, #28]
  39:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
  51              		.loc 1 39 3 is_stmt 1 view .LVU5
  52              		.loc 1 39 22 is_stmt 0 view .LVU6
  53 0014 0193     		str	r3, [sp, #4]
  54 0016 0293     		str	r3, [sp, #8]
  55 0018 0393     		str	r3, [sp, #12]
  56 001a 0493     		str	r3, [sp, #16]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  57              		.loc 1 44 3 is_stmt 1 view .LVU7
  58              		.loc 1 44 18 is_stmt 0 view .LVU8
  59 001c 2748     		ldr	r0, .L15
  60 001e 284A     		ldr	r2, .L15+4
  61 0020 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 7;
  62              		.loc 1 45 3 is_stmt 1 view .LVU9
  63              		.loc 1 45 24 is_stmt 0 view .LVU10
  64 0022 0722     		movs	r2, #7
  65 0024 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  66              		.loc 1 46 3 is_stmt 1 view .LVU11
  67              		.loc 1 46 26 is_stmt 0 view .LVU12
  68 0026 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.Period = 65535;
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 3


  69              		.loc 1 47 3 is_stmt 1 view .LVU13
  70              		.loc 1 47 21 is_stmt 0 view .LVU14
  71 0028 4FF6FF72 		movw	r2, #65535
  72 002c C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  73              		.loc 1 48 3 is_stmt 1 view .LVU15
  74              		.loc 1 48 28 is_stmt 0 view .LVU16
  75 002e 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  76              		.loc 1 49 3 is_stmt 1 view .LVU17
  77              		.loc 1 49 32 is_stmt 0 view .LVU18
  78 0030 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  79              		.loc 1 50 3 is_stmt 1 view .LVU19
  80              		.loc 1 50 32 is_stmt 0 view .LVU20
  81 0032 8023     		movs	r3, #128
  82 0034 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  83              		.loc 1 51 3 is_stmt 1 view .LVU21
  84              		.loc 1 51 7 is_stmt 0 view .LVU22
  85 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
  86              	.LVL0:
  87              		.loc 1 51 6 discriminator 1 view .LVU23
  88 003a 60BB     		cbnz	r0, .L9
  89              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  90              		.loc 1 55 3 is_stmt 1 view .LVU24
  91              		.loc 1 55 34 is_stmt 0 view .LVU25
  92 003c 4FF48053 		mov	r3, #4096
  93 0040 0893     		str	r3, [sp, #32]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  94              		.loc 1 56 3 is_stmt 1 view .LVU26
  95              		.loc 1 56 7 is_stmt 0 view .LVU27
  96 0042 08A9     		add	r1, sp, #32
  97 0044 1D48     		ldr	r0, .L15
  98 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  99              	.LVL1:
 100              		.loc 1 56 6 discriminator 1 view .LVU28
 101 004a 38BB     		cbnz	r0, .L10
 102              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 103              		.loc 1 60 3 is_stmt 1 view .LVU29
 104              		.loc 1 60 7 is_stmt 0 view .LVU30
 105 004c 1B48     		ldr	r0, .L15
 106 004e FFF7FEFF 		bl	HAL_TIM_IC_Init
 107              	.LVL2:
 108              		.loc 1 60 6 discriminator 1 view .LVU31
 109 0052 30BB     		cbnz	r0, .L11
 110              	.L4:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 4


  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 111              		.loc 1 64 3 is_stmt 1 view .LVU32
 112              		.loc 1 64 37 is_stmt 0 view .LVU33
 113 0054 0023     		movs	r3, #0
 114 0056 0593     		str	r3, [sp, #20]
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 115              		.loc 1 65 3 is_stmt 1 view .LVU34
 116              		.loc 1 65 38 is_stmt 0 view .LVU35
 117 0058 0693     		str	r3, [sp, #24]
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 118              		.loc 1 66 3 is_stmt 1 view .LVU36
 119              		.loc 1 66 33 is_stmt 0 view .LVU37
 120 005a 0793     		str	r3, [sp, #28]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 121              		.loc 1 67 3 is_stmt 1 view .LVU38
 122              		.loc 1 67 7 is_stmt 0 view .LVU39
 123 005c 05A9     		add	r1, sp, #20
 124 005e 1748     		ldr	r0, .L15
 125 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 126              	.LVL3:
 127              		.loc 1 67 6 discriminator 1 view .LVU40
 128 0064 00BB     		cbnz	r0, .L12
 129              	.L5:
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 130              		.loc 1 71 3 is_stmt 1 view .LVU41
 131              		.loc 1 71 24 is_stmt 0 view .LVU42
 132 0066 0022     		movs	r2, #0
 133 0068 0192     		str	r2, [sp, #4]
  72:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 134              		.loc 1 72 3 is_stmt 1 view .LVU43
 135              		.loc 1 72 25 is_stmt 0 view .LVU44
 136 006a 0123     		movs	r3, #1
 137 006c 0293     		str	r3, [sp, #8]
  73:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 138              		.loc 1 73 3 is_stmt 1 view .LVU45
 139              		.loc 1 73 25 is_stmt 0 view .LVU46
 140 006e 0392     		str	r2, [sp, #12]
  74:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 141              		.loc 1 74 3 is_stmt 1 view .LVU47
 142              		.loc 1 74 22 is_stmt 0 view .LVU48
 143 0070 0492     		str	r2, [sp, #16]
  75:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 144              		.loc 1 75 3 is_stmt 1 view .LVU49
 145              		.loc 1 75 7 is_stmt 0 view .LVU50
 146 0072 01A9     		add	r1, sp, #4
 147 0074 1148     		ldr	r0, .L15
 148 0076 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 149              	.LVL4:
 150              		.loc 1 75 6 discriminator 1 view .LVU51
 151 007a C0B9     		cbnz	r0, .L13
 152              	.L6:
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 5


  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 153              		.loc 1 79 3 is_stmt 1 view .LVU52
 154              		.loc 1 79 24 is_stmt 0 view .LVU53
 155 007c 0223     		movs	r3, #2
 156 007e 0193     		str	r3, [sp, #4]
  80:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 157              		.loc 1 80 3 is_stmt 1 view .LVU54
 158              		.loc 1 80 25 is_stmt 0 view .LVU55
 159 0080 0293     		str	r3, [sp, #8]
  81:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 160              		.loc 1 81 3 is_stmt 1 view .LVU56
 161              		.loc 1 81 7 is_stmt 0 view .LVU57
 162 0082 0422     		movs	r2, #4
 163 0084 0DEB0201 		add	r1, sp, r2
 164 0088 0C48     		ldr	r0, .L15
 165 008a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 166              	.LVL5:
 167              		.loc 1 81 6 discriminator 1 view .LVU58
 168 008e 88B9     		cbnz	r0, .L14
 169              	.L1:
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c **** }
 170              		.loc 1 89 1 view .LVU59
 171 0090 0DB0     		add	sp, sp, #52
 172              	.LCFI2:
 173              		.cfi_remember_state
 174              		.cfi_def_cfa_offset 4
 175              		@ sp needed
 176 0092 5DF804FB 		ldr	pc, [sp], #4
 177              	.L9:
 178              	.LCFI3:
 179              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 180              		.loc 1 53 5 is_stmt 1 view .LVU60
 181 0096 FFF7FEFF 		bl	Error_Handler
 182              	.LVL6:
 183 009a CFE7     		b	.L2
 184              	.L10:
  58:Core/Src/tim.c ****   }
 185              		.loc 1 58 5 view .LVU61
 186 009c FFF7FEFF 		bl	Error_Handler
 187              	.LVL7:
 188 00a0 D4E7     		b	.L3
 189              	.L11:
  62:Core/Src/tim.c ****   }
 190              		.loc 1 62 5 view .LVU62
 191 00a2 FFF7FEFF 		bl	Error_Handler
 192              	.LVL8:
 193 00a6 D5E7     		b	.L4
 194              	.L12:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 6


  69:Core/Src/tim.c ****   }
 195              		.loc 1 69 5 view .LVU63
 196 00a8 FFF7FEFF 		bl	Error_Handler
 197              	.LVL9:
 198 00ac DBE7     		b	.L5
 199              	.L13:
  77:Core/Src/tim.c ****   }
 200              		.loc 1 77 5 view .LVU64
 201 00ae FFF7FEFF 		bl	Error_Handler
 202              	.LVL10:
 203 00b2 E3E7     		b	.L6
 204              	.L14:
  83:Core/Src/tim.c ****   }
 205              		.loc 1 83 5 view .LVU65
 206 00b4 FFF7FEFF 		bl	Error_Handler
 207              	.LVL11:
 208              		.loc 1 89 1 is_stmt 0 view .LVU66
 209 00b8 EAE7     		b	.L1
 210              	.L16:
 211 00ba 00BF     		.align	2
 212              	.L15:
 213 00bc 00000000 		.word	htim1
 214 00c0 00000140 		.word	1073807360
 215              		.cfi_endproc
 216              	.LFE144:
 218              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 219              		.align	1
 220              		.global	HAL_TIM_Base_MspInit
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 225              	HAL_TIM_Base_MspInit:
 226              	.LVL12:
 227              	.LFB145:
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  92:Core/Src/tim.c **** {
 228              		.loc 1 92 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 32
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		.loc 1 92 1 is_stmt 0 view .LVU68
 233 0000 00B5     		push	{lr}
 234              	.LCFI4:
 235              		.cfi_def_cfa_offset 4
 236              		.cfi_offset 14, -4
 237 0002 89B0     		sub	sp, sp, #36
 238              	.LCFI5:
 239              		.cfi_def_cfa_offset 40
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 240              		.loc 1 94 3 is_stmt 1 view .LVU69
 241              		.loc 1 94 20 is_stmt 0 view .LVU70
 242 0004 0023     		movs	r3, #0
 243 0006 0393     		str	r3, [sp, #12]
 244 0008 0493     		str	r3, [sp, #16]
 245 000a 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 7


 246 000c 0693     		str	r3, [sp, #24]
 247 000e 0793     		str	r3, [sp, #28]
  95:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 248              		.loc 1 95 3 is_stmt 1 view .LVU71
 249              		.loc 1 95 20 is_stmt 0 view .LVU72
 250 0010 0268     		ldr	r2, [r0]
 251              		.loc 1 95 5 view .LVU73
 252 0012 154B     		ldr	r3, .L21
 253 0014 9A42     		cmp	r2, r3
 254 0016 02D0     		beq	.L20
 255              	.LVL13:
 256              	.L17:
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 100:Core/Src/tim.c ****     /* TIM1 clock enable */
 101:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 104:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 105:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 106:Core/Src/tim.c ****     */
 107:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 108:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 112:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c **** }
 257              		.loc 1 118 1 view .LVU74
 258 0018 09B0     		add	sp, sp, #36
 259              	.LCFI6:
 260              		.cfi_remember_state
 261              		.cfi_def_cfa_offset 4
 262              		@ sp needed
 263 001a 5DF804FB 		ldr	pc, [sp], #4
 264              	.LVL14:
 265              	.L20:
 266              	.LCFI7:
 267              		.cfi_restore_state
 101:Core/Src/tim.c **** 
 268              		.loc 1 101 5 is_stmt 1 view .LVU75
 269              	.LBB2:
 101:Core/Src/tim.c **** 
 270              		.loc 1 101 5 view .LVU76
 101:Core/Src/tim.c **** 
 271              		.loc 1 101 5 view .LVU77
 272 001e 134B     		ldr	r3, .L21+4
 273 0020 D3F8F020 		ldr	r2, [r3, #240]
 274 0024 42F00102 		orr	r2, r2, #1
 275 0028 C3F8F020 		str	r2, [r3, #240]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 8


 101:Core/Src/tim.c **** 
 276              		.loc 1 101 5 view .LVU78
 277 002c D3F8F020 		ldr	r2, [r3, #240]
 278 0030 02F00102 		and	r2, r2, #1
 279 0034 0192     		str	r2, [sp, #4]
 101:Core/Src/tim.c **** 
 280              		.loc 1 101 5 view .LVU79
 281 0036 019A     		ldr	r2, [sp, #4]
 282              	.LBE2:
 101:Core/Src/tim.c **** 
 283              		.loc 1 101 5 view .LVU80
 103:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 284              		.loc 1 103 5 view .LVU81
 285              	.LBB3:
 103:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 286              		.loc 1 103 5 view .LVU82
 103:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 287              		.loc 1 103 5 view .LVU83
 288 0038 D3F8E020 		ldr	r2, [r3, #224]
 289 003c 42F01002 		orr	r2, r2, #16
 290 0040 C3F8E020 		str	r2, [r3, #224]
 103:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 291              		.loc 1 103 5 view .LVU84
 292 0044 D3F8E030 		ldr	r3, [r3, #224]
 293 0048 03F01003 		and	r3, r3, #16
 294 004c 0293     		str	r3, [sp, #8]
 103:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 295              		.loc 1 103 5 view .LVU85
 296 004e 029B     		ldr	r3, [sp, #8]
 297              	.LBE3:
 103:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 298              		.loc 1 103 5 view .LVU86
 107:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 299              		.loc 1 107 5 view .LVU87
 107:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300              		.loc 1 107 25 is_stmt 0 view .LVU88
 301 0050 4FF40073 		mov	r3, #512
 302 0054 0393     		str	r3, [sp, #12]
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 303              		.loc 1 108 5 is_stmt 1 view .LVU89
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 304              		.loc 1 108 26 is_stmt 0 view .LVU90
 305 0056 0223     		movs	r3, #2
 306 0058 0493     		str	r3, [sp, #16]
 109:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 307              		.loc 1 109 5 is_stmt 1 view .LVU91
 110:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 308              		.loc 1 110 5 view .LVU92
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 309              		.loc 1 111 5 view .LVU93
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 310              		.loc 1 111 31 is_stmt 0 view .LVU94
 311 005a 0123     		movs	r3, #1
 312 005c 0793     		str	r3, [sp, #28]
 112:Core/Src/tim.c **** 
 313              		.loc 1 112 5 is_stmt 1 view .LVU95
 314 005e 03A9     		add	r1, sp, #12
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 9


 315 0060 0348     		ldr	r0, .L21+8
 316              	.LVL15:
 112:Core/Src/tim.c **** 
 317              		.loc 1 112 5 is_stmt 0 view .LVU96
 318 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL16:
 320              		.loc 1 118 1 view .LVU97
 321 0066 D7E7     		b	.L17
 322              	.L22:
 323              		.align	2
 324              	.L21:
 325 0068 00000140 		.word	1073807360
 326 006c 00440258 		.word	1476543488
 327 0070 00100258 		.word	1476530176
 328              		.cfi_endproc
 329              	.LFE145:
 331              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 332              		.align	1
 333              		.global	HAL_TIM_Base_MspDeInit
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	HAL_TIM_Base_MspDeInit:
 339              	.LVL17:
 340              	.LFB146:
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 121:Core/Src/tim.c **** {
 341              		.loc 1 121 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		.loc 1 121 1 is_stmt 0 view .LVU99
 346 0000 08B5     		push	{r3, lr}
 347              	.LCFI8:
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
 350              		.cfi_offset 14, -4
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 351              		.loc 1 123 3 is_stmt 1 view .LVU100
 352              		.loc 1 123 20 is_stmt 0 view .LVU101
 353 0002 0268     		ldr	r2, [r0]
 354              		.loc 1 123 5 view .LVU102
 355 0004 084B     		ldr	r3, .L27
 356 0006 9A42     		cmp	r2, r3
 357 0008 00D0     		beq	.L26
 358              	.LVL18:
 359              	.L23:
 124:Core/Src/tim.c ****   {
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 128:Core/Src/tim.c ****     /* Peripheral clock disable */
 129:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 10


 132:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 133:Core/Src/tim.c ****     */
 134:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_9);
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c **** }
 360              		.loc 1 140 1 view .LVU103
 361 000a 08BD     		pop	{r3, pc}
 362              	.LVL19:
 363              	.L26:
 129:Core/Src/tim.c **** 
 364              		.loc 1 129 5 is_stmt 1 view .LVU104
 365 000c 074A     		ldr	r2, .L27+4
 366 000e D2F8F030 		ldr	r3, [r2, #240]
 367 0012 23F00103 		bic	r3, r3, #1
 368 0016 C2F8F030 		str	r3, [r2, #240]
 134:Core/Src/tim.c **** 
 369              		.loc 1 134 5 view .LVU105
 370 001a 4FF40071 		mov	r1, #512
 371 001e 0448     		ldr	r0, .L27+8
 372              	.LVL20:
 134:Core/Src/tim.c **** 
 373              		.loc 1 134 5 is_stmt 0 view .LVU106
 374 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 375              	.LVL21:
 376              		.loc 1 140 1 view .LVU107
 377 0024 F1E7     		b	.L23
 378              	.L28:
 379 0026 00BF     		.align	2
 380              	.L27:
 381 0028 00000140 		.word	1073807360
 382 002c 00440258 		.word	1476543488
 383 0030 00100258 		.word	1476530176
 384              		.cfi_endproc
 385              	.LFE146:
 387              		.global	htim1
 388              		.section	.bss.htim1,"aw",%nobits
 389              		.align	2
 392              	htim1:
 393 0000 00000000 		.space	76
 393      00000000 
 393      00000000 
 393      00000000 
 393      00000000 
 394              		.text
 395              	.Letext0:
 396              		.file 2 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/machine/_defaul
 397              		.file 3 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/sys/_stdint.h"
 398              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 399              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 400              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 401              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 402              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 403              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 11


 404              		.file 10 "Core/Inc/tim.h"
 405              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:20     .text.MX_TIM1_Init:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:26     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:213    .text.MX_TIM1_Init:000000bc $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:392    .bss.htim1:00000000 htim1
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:219    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:225    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:325    .text.HAL_TIM_Base_MspInit:00000068 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:332    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:338    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:381    .text.HAL_TIM_Base_MspDeInit:00000028 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//ccbcvr5d.s:389    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_IC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_IC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
