module Counter (CLK, EN, INC, RST, value, tick);
	parameter LIMIT = 1_000;
	
	localparam BITS = $clog2(LIMIT);

	input wire CLK, EN, INC, RST;
	
	output reg [BITS-1:0] value;
	output wire tick = value == (LIMIT - 1);
	
	generate
		genvar i;
		for(i = 0; i < BITS; i = i + 1) begin : ff_creator
			wire bitClock = i == 0 ? CLK : value[i - 1];
			
			always @(negedge bitClock or posedge tick or posedge RST) begin
				if(tick || RST)	
					value[i] <= 0;
				else if(INC)
					value[i] <= ~value[i];
			end
		end	
	endgenerate
endmodule