Start time: 19:43:51 on Mar 30,2017
qverilog -f example_09-01_run.f 
-- Compiling module latch_pipeline
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
#  
# At   14ns: a= 1  b= 1  c= 2:  EXPECT: out =  2, ACTUAL:  2  OK
# At   24ns: a= 2  b= 1  c= 2:  EXPECT: out =  4, ACTUAL:  4  OK
# At   34ns: a= 3  b= 1  c= 2:  EXPECT: out =  6, ACTUAL:  6  OK
#  
# ** Note: $finish    : example_09-01_testbench.sv(31)
#    Time: 35 ns  Iteration: 0  Instance: /top/test
# End time: 19:43:52 on Mar 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
