{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1376670816052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1376670816055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 18:33:34 2013 " "Processing started: Fri Aug 16 18:33:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1376670816055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1376670816055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABS -c ABS --analyze_file=C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVR.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABS -c ABS --analyze_file=C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVR.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1376670816055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1376670817489 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement blockComparatorVL.vhd(32) " "VHDL syntax error at blockComparatorVL.vhd(32) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement blockComparatorVL.vhd(35) " "VHDL syntax error at blockComparatorVL.vhd(35) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820959 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(35) " "VHDL syntax error at blockComparatorVL.vhd(35) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820959 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(36) " "VHDL syntax error at blockComparatorVL.vhd(36) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820960 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" blockComparatorVL.vhd(38) " "VHDL syntax error at blockComparatorVL.vhd(38) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820960 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(39) " "VHDL syntax error at blockComparatorVL.vhd(39) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(40) " "VHDL syntax error at blockComparatorVL.vhd(40) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820966 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement blockComparatorVL.vhd(43) " "VHDL syntax error at blockComparatorVL.vhd(43) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820966 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(43) " "VHDL syntax error at blockComparatorVL.vhd(43) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820967 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(44) " "VHDL syntax error at blockComparatorVL.vhd(44) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820967 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" blockComparatorVL.vhd(47) " "VHDL syntax error at blockComparatorVL.vhd(47) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820967 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(49) " "VHDL syntax error at blockComparatorVL.vhd(49) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(50) " "VHDL syntax error at blockComparatorVL.vhd(50) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement blockComparatorVL.vhd(53) " "VHDL syntax error at blockComparatorVL.vhd(53) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820968 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(53) " "VHDL syntax error at blockComparatorVL.vhd(53) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820969 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" blockComparatorVL.vhd(54) " "VHDL syntax error at blockComparatorVL.vhd(54) near text \"then\";  expecting \"<=\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820972 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" blockComparatorVL.vhd(57) " "VHDL syntax error at blockComparatorVL.vhd(57) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "blockComparatorVL.vhd" "" { Text "C:/Users/Johannes/Documents/Uni/Bachelorarbeit/FPGA-Projektordner/ABS/blockComparatorVL.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1376670820973 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 17 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 17 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1376670821307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 16 18:33:41 2013 " "Processing ended: Fri Aug 16 18:33:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1376670821307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1376670821307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1376670821307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1376670821307 ""}
