\hypertarget{union__hw__spi__rser}{}\section{\+\_\+hw\+\_\+spi\+\_\+rser Union Reference}
\label{union__hw__spi__rser}\index{\+\_\+hw\+\_\+spi\+\_\+rser@{\+\_\+hw\+\_\+spi\+\_\+rser}}


H\+W\+\_\+\+S\+P\+I\+\_\+\+R\+S\+ER -\/ D\+M\+A/\+Interrupt Request Select and Enable Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+spi.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__spi__rser_1_1__hw__spi__rser__bitfields}{\+\_\+hw\+\_\+spi\+\_\+rser\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__spi__rser_a1fca786261b8c516025e11842da6eb13}{}\label{union__hw__spi__rser_a1fca786261b8c516025e11842da6eb13}

\item 
struct \hyperlink{struct__hw__spi__rser_1_1__hw__spi__rser__bitfields}{\+\_\+hw\+\_\+spi\+\_\+rser\+::\+\_\+hw\+\_\+spi\+\_\+rser\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__spi__rser_a6ce07c0ba603a110495b6b7bac5c63f1}{}\label{union__hw__spi__rser_a6ce07c0ba603a110495b6b7bac5c63f1}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+P\+I\+\_\+\+R\+S\+ER -\/ D\+M\+A/\+Interrupt Request Select and Enable Register (RW) 

Reset value\+: 0x00000000U

R\+S\+ER controls D\+MA and interrupt requests. Do not write to the R\+S\+ER while the module is in the Running state. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
