// Seed: 3490893873
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    input wand id_7,
    input wor id_8
    , id_26,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    output tri0 id_12
    , id_27,
    input wor id_13
    , id_28,
    input supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri0 id_17,
    input uwire id_18,
    input wire id_19,
    output wor id_20,
    input supply1 id_21,
    input wand id_22,
    input wire id_23,
    output tri0 id_24
);
  logic id_29;
  ;
  id_30 :
  assert property (@(id_7 or posedge -1'b0) id_21)
  else;
  module_0 modCall_1 (
      id_6,
      id_17
  );
  assign modCall_1.id_0 = 0;
  wire id_31;
endmodule
