# do SeqDetector_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying /home/rubeng/intelFPGA/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {SeqDetector.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:26 on May 11,2023
# vcom -reportprogress 300 -93 -work work SeqDetector.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity SeqDetFSM
# -- Compiling architecture structure of SeqDetFSM
# End time: 15:33:26 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:53 on May 11,2023
# vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Loading entity SeqDetFSM
# End time: 15:33:53 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:55 on May 11,2023
# vcom -reportprogress 300 -work work /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Loading entity SeqDetFSM
# End time: 15:33:55 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb
# vsim work.seqdetfsm_tb 
# Start time: 15:34:08 on May 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.seqdetfsm_tb(stimulus)
# ** Error: (vsim-3170) Could not find 'seqdetfsm(mealyarch)'.
#         Searched libraries:
#             /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/simulation/modelsim/gate_work
# Error loading design
# End time: 15:34:08 on May 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.seqdetfsm_tb(stimulus)
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 15:34:16 on May 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.seqdetfsm_tb(stimulus)
# ** Error: (vsim-3170) Could not find 'seqdetfsm(mealyarch)'.
#         Searched libraries:
#             /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/simulation/modelsim/gate_work
# Error loading design
# End time: 15:34:16 on May 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.seqdetfsm_tb(stimulus)
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 15:34:17 on May 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.seqdetfsm_tb(stimulus)
# ** Error: (vsim-3170) Could not find 'seqdetfsm(mealyarch)'.
#         Searched libraries:
#             /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/simulation/modelsim/gate_work
# Error loading design
# End time: 15:34:17 on May 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.seqdetfsm_tb(stimulus)
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 15:34:33 on May 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.seqdetfsm_tb(stimulus)
# ** Error: (vsim-3170) Could not find 'seqdetfsm(mealyarch)'.
#         Searched libraries:
#             /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/simulation/modelsim/gate_work
# Error loading design
# End time: 15:34:34 on May 11,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
