Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri Mar 06 14:33:46 2015
| Host         : LZY-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file OSC_top_clock_utilization_placed.rpt
| Design       : OSC_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    9 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+------------------------------------------+-------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                          |                                                 |   Num Loads  |       |               |           |
+-------+------------------------------------------+-------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                | Net Name                                        | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------+-------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | nolabel_line170/u_clock/inst/clkout3_buf | nolabel_line170/u_clock/inst/clk_out3           |    1 |     1 |    no |         1.564 |     0.078 |
|     2 | nolabel_line170/u_clock/inst/clkout4_buf | nolabel_line170/u_clock/inst/clk_out4           |    1 |     1 |    no |         1.844 |     0.092 |
|     3 | nolabel_line170/u_clock/inst/clkout6_buf | nolabel_line170/u_clock/inst/clk_out6           |    1 |     1 |    no |         2.080 |     0.104 |
|     4 | nolabel_line170/u_clock/inst/clkout7_buf | nolabel_line170/u_clock/inst/clk_out7           |    1 |     1 |    no |         2.078 |     0.104 |
|     5 | nolabel_line170/u_clock/inst/clkf_buf    | nolabel_line170/u_clock/inst/clkfbout_buf_clock |    1 |     1 |    no |         1.636 |     0.082 |
|     6 | nolabel_line170/u_clock/inst/clkout5_buf | nolabel_line170/u_clock/inst/clk_out5           |    2 |     2 |    no |         2.068 |     0.314 |
|     7 | nolabel_line170/u_clock/inst/clkout2_buf | nolabel_line170/u_clock/inst/clk_out2           |   23 |    10 |    no |         1.771 |     0.152 |
|     8 | nolabel_line170/u_clock/inst/clkout1_buf | nolabel_line170/u_clock/inst/clk_out1           |   68 |    23 |    no |         1.734 |     0.280 |
|     9 | clk_AD_BUFG_inst                         | clk_AD_BUFG                                     |  234 |    58 |    no |         1.767 |     0.216 |
+-------+------------------------------------------+-------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+--------------------------------------------+---------------------------------------------+--------------+-------+---------------+-----------+
|       |                                            |                                             |   Num Loads  |       |               |           |
+-------+--------------------------------------------+---------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                  | Net Name                                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------+---------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out1_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     2 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out2_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     3 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out3_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     4 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out4_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     5 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out5_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     6 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out6_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     7 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clk_out7_clock |    1 |     1 |    no |         1.661 |     0.083 |
|     8 | nolabel_line170/u_clock/inst/mmcm_adv_inst | nolabel_line170/u_clock/inst/clkfbout_clock |    1 |     1 |    no |         1.661 |     0.083 |
+-------+--------------------------------------------+---------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------------------------------+--------------------------------------+--------------+-------+---------------+-----------+
|       |                                          |                                      |   Num Loads  |       |               |           |
+-------+------------------------------------------+--------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                            | Net Name                             | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------+--------------------------------------+------+-------+-------+---------------+-----------+
|     1 | nolabel_line170/u_debounce/inst/o_INST_0 | nolabel_line170/u_debounce/inst/o    |    3 |     1 |    no |         0.933 |     0.069 |
|     2 | nolabel_line170/u_debounce/inst/cclk_reg | nolabel_line170/u_debounce/inst/cclk |    4 |     4 |    no |         0.743 |     0.325 |
|     3 | nolabel_line170/cnt[9]_i_3               | nolabel_line170/DCLK                 |   11 |     3 |    no |         1.029 |     0.110 |
|     4 | u_ram/rom_vopp_h_reg[1]_i_2              | u_ram/E[0]                           |   14 |     6 |    no |         0.787 |     0.190 |
|     5 | u_ram/rom_vopp_d_reg[1]_i_2              | u_ram/I11[0]                         |   14 |     6 |    no |         0.906 |     0.237 |
|     6 | u_ram/rom_vopp_u_reg[1]_i_2              | u_ram/I13[0]                         |   14 |     6 |    no |         0.740 |     0.191 |
|     7 | u_CalFre/clk1Hz_reg                      | u_CalFre/clk05Hz                     |   29 |    13 |    no |         1.320 |     0.888 |
|     8 | u_xadc/inst/MEASURED_AUX2_reg[15]        | u_xadc/inst/aux_out_6[15]            |   46 |    15 |    no |         1.481 |     0.736 |
+-------+------------------------------------------+--------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   25 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  246 |  9600 |  160 |  1600 |    3 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | nolabel_line170/u_clock/inst/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   7 |     0 |        0 | nolabel_line170/u_clock/inst/clk_out1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                  Clock Net Name                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | nolabel_line170/u_clock/inst/clkfbout_buf_clock |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |             Clock Net Name            |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  22 |     0 |        0 | nolabel_line170/u_clock/inst/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  60 |     0 |        0 | nolabel_line170/u_clock/inst/clk_out1 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  74 |   160 |        0 | clk_AD_BUFG                           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_AD_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells nolabel_line170/u_clock/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells nolabel_line170/u_clock/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y5 [get_cells nolabel_line170/u_clock/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y6 [get_cells nolabel_line170/u_clock/inst/clkout4_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells nolabel_line170/u_clock/inst/clkout5_buf]
set_property LOC BUFGCTRL_X0Y7 [get_cells nolabel_line170/u_clock/inst/clkout6_buf]
set_property LOC BUFGCTRL_X0Y8 [get_cells nolabel_line170/u_clock/inst/clkout7_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells nolabel_line170/u_clock/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells nolabel_line170/u_clock/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports mclk]

# Clock net "clk_AD_BUFG" driven by instance "clk_AD_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_AD_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_AD_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_AD_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_AD_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/DCLK" driven by instance "nolabel_line170/cnt[9]_i_3" located at site "SLICE_X31Y36"
#startgroup
create_pblock CLKAG_nolabel_line170/DCLK
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/DCLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/DCLK"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/DCLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out1" driven by instance "nolabel_line170/u_clock/inst/clkout1_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out2" driven by instance "nolabel_line170/u_clock/inst/clkout2_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out3" driven by instance "nolabel_line170/u_clock/inst/clkout3_buf" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out3
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out3"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out4" driven by instance "nolabel_line170/u_clock/inst/clkout4_buf" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out4
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out4"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out4] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out5" driven by instance "nolabel_line170/u_clock/inst/clkout5_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out5
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out5] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out5"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out5] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out6" driven by instance "nolabel_line170/u_clock/inst/clkout6_buf" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out6
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out6] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out6"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out6] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_clock/inst/clk_out7" driven by instance "nolabel_line170/u_clock/inst/clkout7_buf" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock CLKAG_nolabel_line170/u_clock/inst/clk_out7
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_clock/inst/clk_out7] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_clock/inst/clk_out7"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_clock/inst/clk_out7] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_debounce/inst/cclk" driven by instance "nolabel_line170/u_debounce/inst/cclk_reg" located at site "SLICE_X29Y35"
#startgroup
create_pblock CLKAG_nolabel_line170/u_debounce/inst/cclk
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_debounce/inst/cclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_debounce/inst/cclk"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_debounce/inst/cclk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "nolabel_line170/u_debounce/inst/o" driven by instance "nolabel_line170/u_debounce/inst/o_INST_0" located at site "SLICE_X30Y35"
#startgroup
create_pblock CLKAG_nolabel_line170/u_debounce/inst/o
add_cells_to_pblock [get_pblocks  CLKAG_nolabel_line170/u_debounce/inst/o] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line170/u_debounce/inst/o"}]]]
resize_pblock [get_pblocks CLKAG_nolabel_line170/u_debounce/inst/o] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "u_CalFre/clk05Hz" driven by instance "u_CalFre/clk1Hz_reg" located at site "SLICE_X9Y67"
#startgroup
create_pblock CLKAG_u_CalFre/clk05Hz
add_cells_to_pblock [get_pblocks  CLKAG_u_CalFre/clk05Hz] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_CalFre/clk05Hz"}]]]
resize_pblock [get_pblocks CLKAG_u_CalFre/clk05Hz] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "u_ram/E[0]" driven by instance "u_ram/rom_vopp_h_reg[1]_i_2" located at site "SLICE_X2Y80"
#startgroup
create_pblock CLKAG_u_ram/E[0]
add_cells_to_pblock [get_pblocks  CLKAG_u_ram/E[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ram/E[0]"}]]]
resize_pblock [get_pblocks CLKAG_u_ram/E[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "u_ram/I11[0]" driven by instance "u_ram/rom_vopp_d_reg[1]_i_2" located at site "SLICE_X4Y76"
#startgroup
create_pblock CLKAG_u_ram/I11[0]
add_cells_to_pblock [get_pblocks  CLKAG_u_ram/I11[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ram/I11[0]"}]]]
resize_pblock [get_pblocks CLKAG_u_ram/I11[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "u_ram/I13[0]" driven by instance "u_ram/rom_vopp_u_reg[1]_i_2" located at site "SLICE_X3Y77"
#startgroup
create_pblock CLKAG_u_ram/I13[0]
add_cells_to_pblock [get_pblocks  CLKAG_u_ram/I13[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_ram/I13[0]"}]]]
resize_pblock [get_pblocks CLKAG_u_ram/I13[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "u_xadc/inst/aux_out_6[15]" driven by instance "u_xadc/inst/MEASURED_AUX2_reg[15]" located at site "SLICE_X15Y75"
#startgroup
create_pblock CLKAG_u_xadc/inst/aux_out_6[15]
add_cells_to_pblock [get_pblocks  CLKAG_u_xadc/inst/aux_out_6[15]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="u_xadc/inst/aux_out_6[15]"}]]]
resize_pblock [get_pblocks CLKAG_u_xadc/inst/aux_out_6[15]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
