# 16bit-pipelined-RISC-processor-using-Verilog-HDL
- Developed a new Reduced Instruction Set with least possible no. of instructions in it such that the designed
 Processor can be used to implement almost any Function by combination of instructions
