// Seed: 209853061
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd20
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  input wire _id_2;
  output wire id_1;
  if (1) logic [id_3 : id_2] id_4;
  wire id_5;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2
);
  wire id_4 = ~id_0, id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
