# Verilog
A Working Directory to keep track of my learning process in Verilog HDL
