0 1 1 nand
1 2 2 circuit
2 3 3 48
3 4 21 inverter
4 5 22 50
5 6 20 by
6 7 5 internal
7 8 6 write
8 9 7 enable
9 10 8 signal
10 11 9 intwe
11 12 4 receives
12 13 10 and
13 14 11 a
14 15 12 signal
15 16 13 which
16 17 17 inverting
17 18 18 data
18 19 19 di
19 20 16 by
20 21 14 is
21 22 15 generated
22 23 23 . 4.85981240436
23
0 24 1 nand
24 25 2 circuit
25 26 3 48
26 27 4 receives
27 28 21 inverter
28 29 22 50
29 30 20 by
30 31 5 internal
31 32 6 write
32 33 7 enable
33 34 8 signal
34 35 9 intwe
35 36 10 and
36 37 11 a
37 38 12 signal
38 39 13 which
39 40 17 inverting
40 41 18 data
41 42 19 di
42 43 16 by
43 44 14 is
44 45 15 generated
45 46 23 . 1.12214278608
46
0 47 1 nand
47 48 2 circuit
48 49 3 48
49 50 21 inverter
50 51 22 50
51 52 20 by
52 53 5 internal
53 54 6 write
54 55 7 enable
55 56 8 signal
56 57 9 intwe
57 58 10 and
58 59 4 receives
59 60 11 a
60 61 12 signal
61 62 13 which
62 63 17 inverting
63 64 18 data
64 65 19 di
65 66 16 by
66 67 14 is
67 68 15 generated
68 69 23 . 5.55295958492
69
0 70 1 nand
70 71 2 circuit
71 72 3 48
72 73 21 inverter
73 74 22 50
74 75 20 by
75 76 5 internal
76 77 6 write
77 78 7 enable
78 79 8 signal
79 80 4 receives
80 81 9 intwe
81 82 10 and
82 83 11 a
83 84 12 signal
84 85 13 which
85 86 17 inverting
86 87 18 data
87 88 19 di
88 89 16 by
89 90 14 is
90 91 15 generated
91 92 23 . 4.45434729626
92
0 93 1 nand
93 94 2 circuit
94 95 3 48
95 96 4 receives
96 97 21 inverter
97 98 22 50
98 99 20 by
99 100 5 internal
100 101 6 write
101 102 7 enable
102 103 8 signal
103 104 9 intwe
104 105 10 and
105 106 11 a
106 107 12 signal
107 108 13 which
108 109 17 inverting
109 110 18 data
110 111 19 di
111 112 14 is
112 113 16 by
113 114 15 generated
114 115 23 . 5.55295958492
115
0 116 1 nand
116 117 2 circuit
117 118 3 48
118 119 21 inverter
119 120 22 50
120 121 20 by
121 122 5 internal
122 123 6 write
123 124 7 enable
124 125 8 signal
125 126 9 intwe
126 127 10 and
127 128 11 a
128 129 12 signal
129 130 4 receives
130 131 13 which
131 132 17 inverting
132 133 18 data
133 134 19 di
134 135 16 by
135 136 14 is
136 137 15 generated
137 138 23 . 5.55295958492
138
0 139 1 nand
139 140 2 circuit
140 141 3 48
141 142 5 internal
142 143 4 receives
143 144 21 inverter
144 145 22 50
145 146 20 by
146 147 6 write
147 148 7 enable
148 149 8 signal
149 150 9 intwe
150 151 10 and
151 152 11 a
152 153 12 signal
153 154 13 which
154 155 17 inverting
155 156 18 data
156 157 19 di
157 158 16 by
158 159 14 is
159 160 15 generated
160 161 23 . 5.55295958492
161
0 162 1 nand
162 163 2 circuit
163 164 3 48
164 165 21 inverter
165 166 22 50
166 167 20 by
167 168 5 internal
168 169 6 write
169 170 7 enable
170 171 8 signal
171 172 9 intwe
172 173 10 and
173 174 11 a
174 175 12 signal
175 176 13 which
176 177 4 receives
177 178 17 inverting
178 179 18 data
179 180 19 di
180 181 16 by
181 182 14 is
182 183 15 generated
183 184 23 . 2.78037086268
184
0 185 1 nand
185 186 2 circuit
186 187 3 48
187 188 4 receives
188 189 21 inverter
189 190 22 50
190 191 20 by
191 192 5 internal
192 193 6 write
193 194 7 enable
194 195 8 signal
195 196 9 intwe
196 197 10 and
197 198 11 a
198 199 12 signal
199 200 17 inverting
200 201 18 data
201 202 19 di
202 203 16 by
203 204 13 which
204 205 14 is
205 206 15 generated
206 207 23 . 3.47351804324
207
0 208 1 nand
208 209 2 circuit
209 210 3 48
210 211 21 inverter
211 212 22 50
212 213 20 by
213 214 5 internal
214 215 6 write
215 216 7 enable
216 217 8 signal
217 218 9 intwe
218 219 4 receives
219 220 10 and
220 221 11 a
221 222 12 signal
222 223 13 which
223 224 14 is
224 225 17 inverting
225 226 18 data
226 227 19 di
227 228 16 by
228 229 15 generated
229 230 23 . 3.47351804324
230
0 231 1 nand
231 232 2 circuit
232 233 3 48
233 234 21 inverter
234 235 22 50
235 236 20 by
236 237 4 receives
237 238 5 internal
238 239 6 write
239 240 7 enable
240 241 8 signal
241 242 9 intwe
242 243 10 and
243 244 11 a
244 245 12 signal
245 246 13 which
246 247 17 inverting
247 248 18 data
248 249 19 di
249 250 16 by
250 251 14 is
251 252 15 generated
252 253 23 . 3.94352167249
253
0 254 1 nand
254 255 2 circuit
255 256 3 48
256 257 4 receives
257 258 21 inverter
258 259 22 50
259 260 20 by
260 261 5 internal
261 262 6 write
262 263 7 enable
263 264 8 signal
264 265 9 intwe
265 266 10 and
266 267 11 a
267 268 12 signal
268 269 13 which
269 270 14 is
270 271 17 inverting
271 272 18 data
272 273 19 di
273 274 16 by
274 275 15 generated
275 276 23 . 0.700929321002
276
