
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   <!--
This HTML is auto-generated from an M-file.
To make changes, update the M-file and republish this document.
      --><title>Digital circuit sizing</title><meta name="generator" content="MATLAB 7.9"><meta name="date" content="2009-11-12"><meta name="m-file" content="simple_dig_ckt_sizing_"><style type="text/css">

body {
  background-color: white;
  margin:10px;
}

h1 {
  color: #990000; 
  font-size: x-large;
}

h2 {
  color: #990000;
  font-size: medium;
}

/* Make the text shrink to fit narrow windows, but not stretch too far in 
wide windows. */ 
p,h1,h2,div.content div {
  max-width: 600px;
  /* Hack for IE6 */
  width: auto !important; width: 600px;
}

pre.codeinput {
  background: #EEEEEE;
  padding: 10px;
}
@media print {
  pre.codeinput {word-wrap:break-word; width:100%;}
} 

span.keyword {color: #0000FF}
span.comment {color: #228B22}
span.string {color: #A020F0}
span.untermstring {color: #B20000}
span.syscmd {color: #B28C00}

pre.codeoutput {
  color: #666666;
  padding: 10px;
}

pre.error {
  color: red;
}

p.footer {
  text-align: right;
  font-size: xx-small;
  font-weight: lighter;
  font-style: italic;
  color: gray;
}

  </style></head><body><div class="content"><h1>Digital circuit sizing</h1><pre class="codeinput"><span class="comment">% Boyd, Kim, Vandenberghe, and Hassibi, "A Tutorial on Geometric Programming"</span>
<span class="comment">% Written for CVX by Almir Mutapcic 02/08/06</span>
<span class="comment">% (a figure is generated)</span>
<span class="comment">%</span>
<span class="comment">% Solves the problem of choosing gate scale factors x_i to give</span>
<span class="comment">% minimum ckt delay, subject to limits on the total area and power.</span>
<span class="comment">%</span>
<span class="comment">%   minimize   D</span>
<span class="comment">%       s.t.   P &lt;= Pmax, A &lt;= Amax</span>
<span class="comment">%              x &gt;= 1</span>
<span class="comment">%</span>
<span class="comment">% where variables are scale factors x.</span>
<span class="comment">%</span>
<span class="comment">% This code is specific to the digital circuit shown in figure 4</span>
<span class="comment">% (page 28) of GP tutorial paper. All the constraints and</span>
<span class="comment">% the worst-case delay expression are hard-coded for this</span>
<span class="comment">% particular circuit.</span>
<span class="comment">%</span>
<span class="comment">% A more general code with more precise models for digital cicuit</span>
<span class="comment">% sizing is also available as part of the CVX examples library.</span>

<span class="comment">% number of cells</span>
m = 7;

<span class="comment">% problem constants</span>
f = [1 0.8 1 0.7 0.7 0.5 0.5]';
e = [1 2 1 1.5 1.5 1 2]';
Cout6 = 10;
Cout7 = 10;

a     = ones(m,1);
alpha = ones(m,1);
beta  = ones(m,1);
gamma = ones(m,1);

<span class="comment">% varying parameters for an optimal trade-off curve</span>
N = 25;
Pmax = linspace(10,100,N);
Amax = [25 50 100];
min_delay = zeros(length(Amax),N);

disp(<span class="string">'Generating the optimal tradeoff curve...'</span>)

<span class="keyword">for</span> k = 1:length(Amax)
  <span class="keyword">for</span> n = 1:N
    cvx_begin <span class="string">gp</span> <span class="string">quiet</span>
      <span class="comment">% optimization variables</span>
      variable <span class="string">x(m)</span>           <span class="comment">% scale factors</span>

      <span class="comment">% input capacitance is an affine function of sizes</span>
      cin = alpha + beta.*x;

      <span class="comment">% load capacitance of a gate is the sum of its fan-out c_in's</span>
      clear <span class="string">cload</span>; <span class="comment">% start with a fresh variable</span>
      cload(1) = cin(4);
      cload(2) = cin(4) + cin(5);
      cload(3) = cin(5) + cin(7);
      cload(4) = cin(6) + cin(7);
      cload(5) = cin(7);
      <span class="comment">% output gates have their load capacitances</span>
      cload(6) = Cout6;
      cload(7) = Cout7;

      <span class="comment">% gate delay is the product of its driving res. R = gamma./x and cload</span>
      d = (cload').*gamma./x;

      power = (f.*e)'*x;         <span class="comment">% total power</span>
      area = a'*x;               <span class="comment">% total area</span>

      <span class="comment">% evaluate delay over all paths in the given circuit (there are 7 paths)</span>
      path_delays = [ <span class="keyword">...</span>
        d(1) + d(4) + d(6); <span class="comment">% delay of path 1</span>
        d(1) + d(4) + d(7); <span class="comment">% delay of path 2, etc...</span>
        d(2) + d(4) + d(6);
        d(2) + d(4) + d(7);
        d(2) + d(5) + d(7);
        d(3) + d(5) + d(6);
        d(3) + d(7) ];

      <span class="comment">% overall circuit delay</span>
      circuit_delay = ( max(path_delays) );

      <span class="comment">% objective is the worst-case delay</span>
      minimize( circuit_delay )
      subject <span class="string">to</span>
        <span class="comment">% construct the constraints</span>
        x &gt;= 1;             <span class="comment">% all sizes greater than 1 (normalized)</span>
        power &lt;= Pmax(n);   <span class="comment">% power constraint</span>
        area &lt;= Amax(k);    <span class="comment">% area constraint</span>
    cvx_end

    <span class="comment">% display and store computed values</span>
    fprintf(1,<span class="string">'  Amax = %3d   Pmax = %6.2f   delay = %3.2f\n'</span>, <span class="keyword">...</span>
            Amax(k),Pmax(n),cvx_optval);
    min_delay(k,n) = cvx_optval;
  <span class="keyword">end</span>
<span class="keyword">end</span>

<span class="comment">% plot the tradeoff curve</span>
plot(Pmax,min_delay(1,:), Pmax,min_delay(2,:), Pmax,min_delay(3,:));
xlabel(<span class="string">'Pmax'</span>); ylabel(<span class="string">'Dmin'</span>);
disp(<span class="string">'Optimal tradeoff curve plotted.'</span>)
</pre><pre class="codeoutput">Generating the optimal tradeoff curve...
  Amax =  25   Pmax =  10.00   delay = 12.21
  Amax =  25   Pmax =  13.75   delay = 9.81
  Amax =  25   Pmax =  17.50   delay = 8.51
  Amax =  25   Pmax =  21.25   delay = 7.63
  Amax =  25   Pmax =  25.00   delay = 6.98
  Amax =  25   Pmax =  28.75   delay = 6.80
  Amax =  25   Pmax =  32.50   delay = 6.80
  Amax =  25   Pmax =  36.25   delay = 6.80
  Amax =  25   Pmax =  40.00   delay = 6.80
  Amax =  25   Pmax =  43.75   delay = 6.80
  Amax =  25   Pmax =  47.50   delay = 6.80
  Amax =  25   Pmax =  51.25   delay = 6.80
  Amax =  25   Pmax =  55.00   delay = 6.80
  Amax =  25   Pmax =  58.75   delay = 6.80
  Amax =  25   Pmax =  62.50   delay = 6.80
  Amax =  25   Pmax =  66.25   delay = 6.80
  Amax =  25   Pmax =  70.00   delay = 6.80
  Amax =  25   Pmax =  73.75   delay = 6.80
  Amax =  25   Pmax =  77.50   delay = 6.80
  Amax =  25   Pmax =  81.25   delay = 6.80
  Amax =  25   Pmax =  85.00   delay = 6.80
  Amax =  25   Pmax =  88.75   delay = 6.80
  Amax =  25   Pmax =  92.50   delay = 6.80
  Amax =  25   Pmax =  96.25   delay = 6.80
  Amax =  25   Pmax = 100.00   delay = 6.80
  Amax =  50   Pmax =  10.00   delay = 12.21
  Amax =  50   Pmax =  13.75   delay = 9.81
  Amax =  50   Pmax =  17.50   delay = 8.51
  Amax =  50   Pmax =  21.25   delay = 7.63
  Amax =  50   Pmax =  25.00   delay = 6.98
  Amax =  50   Pmax =  28.75   delay = 6.48
  Amax =  50   Pmax =  32.50   delay = 6.08
  Amax =  50   Pmax =  36.25   delay = 5.75
  Amax =  50   Pmax =  40.00   delay = 5.48
  Amax =  50   Pmax =  43.75   delay = 5.24
  Amax =  50   Pmax =  47.50   delay = 5.03
  Amax =  50   Pmax =  51.25   delay = 4.85
  Amax =  50   Pmax =  55.00   delay = 4.71
  Amax =  50   Pmax =  58.75   delay = 4.71
  Amax =  50   Pmax =  62.50   delay = 4.71
  Amax =  50   Pmax =  66.25   delay = 4.71
  Amax =  50   Pmax =  70.00   delay = 4.71
  Amax =  50   Pmax =  73.75   delay = 4.71
  Amax =  50   Pmax =  77.50   delay = 4.71
  Amax =  50   Pmax =  81.25   delay = 4.71
  Amax =  50   Pmax =  85.00   delay = 4.71
  Amax =  50   Pmax =  88.75   delay = 4.71
  Amax =  50   Pmax =  92.50   delay = 4.71
  Amax =  50   Pmax =  96.25   delay = 4.71
  Amax =  50   Pmax = 100.00   delay = 4.71
  Amax = 100   Pmax =  10.00   delay = 12.21
  Amax = 100   Pmax =  13.75   delay = 9.81
  Amax = 100   Pmax =  17.50   delay = 8.51
  Amax = 100   Pmax =  21.25   delay = 7.63
  Amax = 100   Pmax =  25.00   delay = 6.98
  Amax = 100   Pmax =  28.75   delay = 6.48
  Amax = 100   Pmax =  32.50   delay = 6.08
  Amax = 100   Pmax =  36.25   delay = 5.75
  Amax = 100   Pmax =  40.00   delay = 5.48
  Amax = 100   Pmax =  43.75   delay = 5.24
  Amax = 100   Pmax =  47.50   delay = 5.03
  Amax = 100   Pmax =  51.25   delay = 4.85
  Amax = 100   Pmax =  55.00   delay = 4.69
  Amax = 100   Pmax =  58.75   delay = 4.55
  Amax = 100   Pmax =  62.50   delay = 4.42
  Amax = 100   Pmax =  66.25   delay = 4.30
  Amax = 100   Pmax =  70.00   delay = 4.19
  Amax = 100   Pmax =  73.75   delay = 4.09
  Amax = 100   Pmax =  77.50   delay = 4.00
  Amax = 100   Pmax =  81.25   delay = 3.92
  Amax = 100   Pmax =  85.00   delay = 3.84
  Amax = 100   Pmax =  88.75   delay = 3.77
  Amax = 100   Pmax =  92.50   delay = 3.70
  Amax = 100   Pmax =  96.25   delay = 3.63
  Amax = 100   Pmax = 100.00   delay = 3.57
Optimal tradeoff curve plotted.
</pre><img vspace="5" hspace="5" src="simple_dig_ckt_sizing__01.png" alt=""> <p class="footer"><br>
      Published with MATLAB&reg; 7.9<br></p></div><!--
##### SOURCE BEGIN #####
%% Digital circuit sizing

% Boyd, Kim, Vandenberghe, and Hassibi, "A Tutorial on Geometric Programming"
% Written for CVX by Almir Mutapcic 02/08/06
% (a figure is generated)
%
% Solves the problem of choosing gate scale factors x_i to give
% minimum ckt delay, subject to limits on the total area and power.
%
%   minimize   D
%       s.t.   P <= Pmax, A <= Amax
%              x >= 1
%
% where variables are scale factors x.
%
% This code is specific to the digital circuit shown in figure 4
% (page 28) of GP tutorial paper. All the constraints and
% the worst-case delay expression are hard-coded for this
% particular circuit.
%
% A more general code with more precise models for digital cicuit
% sizing is also available as part of the CVX examples library.

% number of cells
m = 7;

% problem constants
f = [1 0.8 1 0.7 0.7 0.5 0.5]';
e = [1 2 1 1.5 1.5 1 2]';
Cout6 = 10;
Cout7 = 10;

a     = ones(m,1);
alpha = ones(m,1);
beta  = ones(m,1);
gamma = ones(m,1);

% varying parameters for an optimal trade-off curve
N = 25;
Pmax = linspace(10,100,N);
Amax = [25 50 100];
min_delay = zeros(length(Amax),N);

disp('Generating the optimal tradeoff curve...')

for k = 1:length(Amax)
  for n = 1:N
    cvx_begin gp quiet
      % optimization variables
      variable x(m)           % scale factors

      % input capacitance is an affine function of sizes
      cin = alpha + beta.*x;

      % load capacitance of a gate is the sum of its fan-out c_in's
      clear cload; % start with a fresh variable
      cload(1) = cin(4);
      cload(2) = cin(4) + cin(5);
      cload(3) = cin(5) + cin(7);
      cload(4) = cin(6) + cin(7);
      cload(5) = cin(7);
      % output gates have their load capacitances
      cload(6) = Cout6;
      cload(7) = Cout7;

      % gate delay is the product of its driving res. R = gamma./x and cload
      d = (cload').*gamma./x;

      power = (f.*e)'*x;         % total power
      area = a'*x;               % total area

      % evaluate delay over all paths in the given circuit (there are 7 paths)
      path_delays = [ ...
        d(1) + d(4) + d(6); % delay of path 1
        d(1) + d(4) + d(7); % delay of path 2, etc...
        d(2) + d(4) + d(6);
        d(2) + d(4) + d(7);
        d(2) + d(5) + d(7);
        d(3) + d(5) + d(6);
        d(3) + d(7) ];

      % overall circuit delay
      circuit_delay = ( max(path_delays) );

      % objective is the worst-case delay
      minimize( circuit_delay )
      subject to
        % construct the constraints
        x >= 1;             % all sizes greater than 1 (normalized)
        power <= Pmax(n);   % power constraint
        area <= Amax(k);    % area constraint
    cvx_end

    % display and store computed values
    fprintf(1,'  Amax = %3d   Pmax = %6.2f   delay = %3.2f\n', ...
            Amax(k),Pmax(n),cvx_optval);
    min_delay(k,n) = cvx_optval;
  end
end

% plot the tradeoff curve
plot(Pmax,min_delay(1,:), Pmax,min_delay(2,:), Pmax,min_delay(3,:));
xlabel('Pmax'); ylabel('Dmin');
disp('Optimal tradeoff curve plotted.')

##### SOURCE END #####
--></body></html>