// Seed: 2490857601
module module_0 ();
  wire id_1;
  always begin : LABEL_0
    id_2 = ~-1'd0;
  end
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    output wor id_6,
    input wand id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri1 id_10,
    output tri0 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri1 id_15,
    output tri0 id_16,
    output wor id_17,
    input logic id_18,
    output logic id_19,
    input tri0 id_20,
    input tri id_21,
    input tri0 id_22,
    output tri1 id_23,
    output supply0 id_24,
    input tri0 id_25,
    input tri1 id_26
);
  always id_19 <= id_18;
  wire id_28;
  module_0 modCall_1 ();
  assign id_23 = id_3;
  assign id_10 = (1);
endmodule
