# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 4597000860 # Weave simulation time
 time: # Simulator time breakdown
  init: 916109332
  bound: 35896491015
  weave: 5729212091
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 124683 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 1246832416 # Simulated unhalted cycles
   cCycles: 287239392 # Cycles due to contention stalls
   instrs: 1000001749 # Simulated instructions
   uops: 1001586528 # Retired micro-ops
   bbls: 111116573 # Basic blocks
   approxInstrs: 46 # Instrs with approx uop decoding
   mispredBranches: 483 # Mispredicted branches
   condBranches: 110786002 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 111186214 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 1566 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 251 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 29618 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 219000494 # Filtered GETS hits
   fhGETX: 100890288 # Filtered GETX hits
   hGETS: 3503841 # GETS hits
   hGETX: 3330173 # GETX hits
   mGETS: 146140 # GETS misses
   mGETXIM: 6891667 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 823388646 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 12035 # GETS hits
   hGETX: 2915 # GETX hits
   mGETS: 134356 # GETS misses
   mGETXIM: 6888752 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 101152 # Clean evictions (from lower level)
   PUTX: 6936143 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 767113800 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 52800 # GETS hits
   hGETX: 7512 # GETX hits
   mGETS: 81556 # GETS misses
   mGETXIM: 6881240 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 89160 # Clean evictions (from lower level)
   PUTX: 6929852 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 626651640 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1751109 # Read requests
   wr: 1733650 # Write requests
   rdlat: 231958874 # Total latency experienced by read requests
   wrlat: 247599326 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 1104 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1726567
    14: 3051
    15: 2279
    16: 1222
    17: 307
    18: 161
    19: 136
    20: 110
    21: 78
    22: 135
    23: 87
    24: 74
    25: 273
    26: 19
    27: 147
    28: 227
    29: 19
    30: 21
    31: 40
    32: 56
    33: 3649
    34: 1134
    35: 1676
    36: 873
    37: 1807
    38: 3759
    39: 526
    40: 583
    41: 1356
    42: 603
    43: 68
    44: 20
    45: 12
    46: 11
    47: 14
    48: 4
    49: 2
    50: 1
    51: 0
    52: 1
    53: 0
    54: 0
    55: 1
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1741417 # Read requests
   wr: 1724653 # Write requests
   rdlat: 230695170 # Total latency experienced by read requests
   wrlat: 246015235 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 938 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1719532
    14: 1784
    15: 1331
    16: 646
    17: 167
    18: 111
    19: 116
    20: 79
    21: 60
    22: 89
    23: 53
    24: 66
    25: 267
    26: 28
    27: 182
    28: 282
    29: 27
    30: 17
    31: 24
    32: 60
    33: 3546
    34: 1239
    35: 1767
    36: 1091
    37: 1834
    38: 3718
    39: 558
    40: 653
    41: 1358
    42: 602
    43: 90
    44: 13
    45: 8
    46: 6
    47: 7
    48: 5
    49: 0
    50: 0
    51: 0
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1735833 # Read requests
   wr: 1716940 # Write requests
   rdlat: 229798857 # Total latency experienced by read requests
   wrlat: 244839151 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 806 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1716992
    14: 643
    15: 491
    16: 212
    17: 39
    18: 78
    19: 92
    20: 88
    21: 50
    22: 69
    23: 34
    24: 46
    25: 263
    26: 14
    27: 170
    28: 236
    29: 17
    30: 22
    31: 21
    32: 57
    33: 3773
    34: 1192
    35: 1596
    36: 939
    37: 1895
    38: 3735
    39: 461
    40: 563
    41: 1342
    42: 609
    43: 76
    44: 9
    45: 6
    46: 0
    47: 3
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1734418 # Read requests
   wr: 1714901 # Write requests
   rdlat: 229548776 # Total latency experienced by read requests
   wrlat: 244257827 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 637 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 1716734
    14: 217
    15: 227
    16: 103
    17: 13
    18: 25
    19: 66
    20: 54
    21: 18
    22: 22
    23: 13
    24: 28
    25: 253
    26: 22
    27: 169
    28: 279
    29: 15
    30: 25
    31: 28
    32: 48
    33: 3430
    34: 1182
    35: 1732
    36: 975
    37: 1806
    38: 3830
    39: 499
    40: 624
    41: 1281
    42: 614
    43: 71
    44: 6
    45: 6
    46: 2
    47: 1
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 124683
  rqSzHist: # Run queue size histogram
   0: 124683
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 1246832416
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 1000001749
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
