// Seed: 503483126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  tri0  id_9,
    output wor   id_10,
    output uwire id_11,
    input  tri1  id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
