Analysis & Synthesis report for mult
Mon Apr 24 22:44:35 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition multer:multer0
  8. Partition for Top-Level Resource Utilization by Entity
  9. Partition Dependent Files
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Partition "adder:adder0" Resource Utilization by Entity
 12. Parameter Settings for User Entity Instance: adder:adder0|lpm_add_sub:a1
 13. Partition Dependent Files
 14. Post-Synthesis Netlist Statistics for Partition adder:adder0
 15. Partition "multer:multer0" Resource Utilization by Entity
 16. Parameter Settings for User Entity Instance: multer:multer0|lpm_mult:m0
 17. Parameter Settings for User Entity Instance: multer:multer0|lpm_mult:m1
 18. Partition Dependent Files
 19. Post-Synthesis Netlist Statistics for Partition multer:multer0
 20. Port Connectivity Checks: "multer:multer0"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 24 22:44:35 2023           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; mult                                            ;
; Top-level Entity Name           ; mult                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mult               ; mult               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum DSP Block Usage                                                         ; -1                 ; -1 (Unlimited)     ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; ../../rtl/mult/adder.sv          ; yes             ; User SystemVerilog HDL File  ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv                 ;         ;
; ../../rtl/mult/multer.sv         ; yes             ; User SystemVerilog HDL File  ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv                ;         ;
; ../../rtl/mult/mult.sv           ; yes             ; User SystemVerilog HDL File  ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                          ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/aglobal161.inc                        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/multcore.inc                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/bypassff.inc                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altshift.inc                          ;         ;
; db/mult_ihq.v                    ; yes             ; Auto-Generated Megafunction  ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/db/mult_ihq.v      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                       ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/addcore.inc                           ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/look_add.inc                          ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /srv/intelFPGA/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc               ;         ;
; db/add_sub_dah.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/db/add_sub_dah.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Partition Status Summary                                  ;
+----------------+-------------+----------------------------+
; Partition Name ; Synthesized ; Reason                     ;
+----------------+-------------+----------------------------+
; Top            ; yes         ; netlist type = Source File ;
; multer:multer0 ; yes         ; Dependent files changed    ;
; adder:adder0   ; no          ; No relevant changes        ;
+----------------+-------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition multer:multer0                                                                                            ;
+----------------+--------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy      ; File Name                ; Relative Location ; Change   ; Old                              ; New                              ;
+----------------+--------------------------+-------------------+----------+----------------------------------+----------------------------------+
; multer:multer0 ; ../../rtl/mult/multer.sv ; Project Directory ; Checksum ; 0976d48575c0e80340d2eb2cb06e4c28 ; 522236fff445ae31ee943f01d2d25c67 ;
+----------------+--------------------------+-------------------+----------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                 ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |mult                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mult               ; mult        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Partition Dependent Files                                                               ;
+------------------------+-------------------+---------+----------------------------------+
; File                   ; Location          ; Library ; Checksum                         ;
+------------------------+-------------------+---------+----------------------------------+
; ../../rtl/mult/mult.sv ; Project Directory ; work    ; 9be72b491f6d43ebe9bf57fa7b798d16 ;
+------------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------+--------------------------------+
; Type               ; Count                          ;
+--------------------+--------------------------------+
; blackbox           ; 2                              ;
;     adder:adder0   ; 1                              ;
;     multer:multer0 ; 1                              ;
; boundary_port      ; 45                             ;
;                    ;                                ;
; Max LUT depth      ; 0.00                           ;
; Average LUT depth  ; 0.00                           ;
+--------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "adder:adder0" Resource Utilization by Entity                                                                                                                                                                                    ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Entity Name ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-------------+--------------+
; |mult                                 ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mult                                                        ; mult        ; work         ;
;    |adder:adder0|                     ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mult|adder:adder0                                           ; adder       ; work         ;
;       |lpm_add_sub:a1|                ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mult|adder:adder0|lpm_add_sub:a1                            ; lpm_add_sub ; work         ;
;          |add_sub_dah:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mult|adder:adder0|lpm_add_sub:a1|add_sub_dah:auto_generated ; add_sub_dah ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:adder0|lpm_add_sub:a1 ;
+------------------------+-------------+-----------------------------------+
; Parameter Name         ; Value       ; Type                              ;
+------------------------+-------------+-----------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                           ;
; LPM_PIPELINE           ; 0           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                           ;
; USE_WYS                ; OFF         ; Untyped                           ;
; STYLE                  ; FAST        ; Untyped                           ;
; CBXI_PARAMETER         ; add_sub_dah ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                    ;
+------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                            ;
+-------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                            ; Location              ; Library ; Checksum                         ;
+-------------------------------------------------+-----------------------+---------+----------------------------------+
; ../../rtl/mult/adder.sv                         ; Project Directory     ; work    ; 8a25de8034127247e7c94db840a03543 ;
; db/add_sub_dah.tdf                              ; Project Directory     ; work    ; ff8cd7d64d2624f9439a46cd9359ecd0 ;
; libraries/megafunctions/addcore.inc             ; Quartus Prime Install ; work    ; ff795e21e4847824c03218724f1a1252 ;
; libraries/megafunctions/aglobal161.inc          ; Quartus Prime Install ; work    ; b2fe4fce9d978d9117a7028027641a60 ;
; libraries/megafunctions/alt_stratix_add_sub.inc ; Quartus Prime Install ; work    ; c08f604aef0ba5b4f1f5540e565113c6 ;
; libraries/megafunctions/altshift.inc            ; Quartus Prime Install ; work    ; 70fa13aee7d6d160ef20b20de328130a ;
; libraries/megafunctions/bypassff.inc            ; Quartus Prime Install ; work    ; 8e8df160d449a63ec15dc86ecf2b373f ;
; libraries/megafunctions/look_add.inc            ; Quartus Prime Install ; work    ; ab9f577d30c50ef3166fab06c1c32c4a ;
; libraries/megafunctions/lpm_add_sub.tdf         ; Quartus Prime Install ; work    ; bfab983b29dff6e04f9ebdff4fc6f5b9 ;
+-------------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition adder:adder0 ;
+-----------------------+--------------------------------------+
; Type                  ; Count                                ;
+-----------------------+--------------------------------------+
; arriav_lcell_comb     ; 8                                    ;
;     arith             ; 8                                    ;
;         2 data inputs ; 8                                    ;
; boundary_port         ; 24                                   ;
;                       ;                                      ;
; Max LUT depth         ; 1.70                                 ;
; Average LUT depth     ; 1.43                                 ;
+-----------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "multer:multer0" Resource Utilization by Entity                                                                                                                                                                           ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                      ; Entity Name ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+-------------+--------------+
; |mult                              ; 0 (0)               ; 16 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |mult                                                    ; mult        ; work         ;
;    |multer:multer0|                ; 0 (0)               ; 16 (16)                   ; 0                 ; 2          ; 0    ; 0            ; |mult|multer:multer0                                     ; multer      ; work         ;
;       |lpm_mult:m0|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mult|multer:multer0|lpm_mult:m0                         ; lpm_mult    ; work         ;
;          |mult_ihq:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mult|multer:multer0|lpm_mult:m0|mult_ihq:auto_generated ; mult_ihq    ; work         ;
;       |lpm_mult:m1|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mult|multer:multer0|lpm_mult:m1                         ; lpm_mult    ; work         ;
;          |mult_ihq:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |mult|multer:multer0|lpm_mult:m1|mult_ihq:auto_generated ; mult_ihq    ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multer:multer0|lpm_mult:m0          ;
+------------------------------------------------+-----------+---------------------+
; Parameter Name                                 ; Value     ; Type                ;
+------------------------------------------------+-----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer      ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer      ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer      ;
; LPM_WIDTHR                                     ; 0         ; Untyped             ;
; LPM_WIDTHS                                     ; 1         ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0         ; Untyped             ;
; LATENCY                                        ; 0         ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped             ;
; USE_EAB                                        ; OFF       ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 0         ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ihq  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped             ;
+------------------------------------------------+-----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multer:multer0|lpm_mult:m1          ;
+------------------------------------------------+-----------+---------------------+
; Parameter Name                                 ; Value     ; Type                ;
+------------------------------------------------+-----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8         ; Signed Integer      ;
; LPM_WIDTHB                                     ; 8         ; Signed Integer      ;
; LPM_WIDTHP                                     ; 16        ; Signed Integer      ;
; LPM_WIDTHR                                     ; 0         ; Untyped             ;
; LPM_WIDTHS                                     ; 1         ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0         ; Untyped             ;
; LATENCY                                        ; 0         ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped             ;
; USE_EAB                                        ; OFF       ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 0         ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ihq  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped             ;
+------------------------------------------------+-----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                    ;
+-----------------------------------------+-----------------------+---------+----------------------------------+
; File                                    ; Location              ; Library ; Checksum                         ;
+-----------------------------------------+-----------------------+---------+----------------------------------+
; ../../rtl/mult/multer.sv                ; Project Directory     ; work    ; 522236fff445ae31ee943f01d2d25c67 ;
; db/mult_ihq.v                           ; Project Directory     ; work    ; 770ed872b5503d456555ba69dafd9e33 ;
; libraries/megafunctions/aglobal161.inc  ; Quartus Prime Install ; work    ; b2fe4fce9d978d9117a7028027641a60 ;
; libraries/megafunctions/altshift.inc    ; Quartus Prime Install ; work    ; 70fa13aee7d6d160ef20b20de328130a ;
; libraries/megafunctions/bypassff.inc    ; Quartus Prime Install ; work    ; 8e8df160d449a63ec15dc86ecf2b373f ;
; libraries/megafunctions/lpm_add_sub.inc ; Quartus Prime Install ; work    ; 7d9a330dd309f13aa690c3d0edd88351 ;
; libraries/megafunctions/lpm_mult.tdf    ; Quartus Prime Install ; work    ; 094e1ef78b3783096f18c5b78c963db4 ;
; libraries/megafunctions/multcore.inc    ; Quartus Prime Install ; work    ; 013b7e8bee916e230c5f79837e9c6700 ;
+-----------------------------------------+-----------------------+---------+----------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition multer:multer0 ;
+-------------------+--------------------------------------------+
; Type              ; Count                                      ;
+-------------------+--------------------------------------------+
; arriav_ff         ; 16                                         ;
;     ENA           ; 16                                         ;
; arriav_mac        ; 2                                          ;
; boundary_port     ; 69                                         ;
;                   ;                                            ;
; Max LUT depth     ; 0.00                                       ;
; Average LUT depth ; 0.00                                       ;
+-------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multer:multer0"                                                                                                                       ;
+-----------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type             ; Severity ; Details                                                                                                          ;
+-----------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+
; result_a[15..8] ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; result_b[15..8] ; Partition Output ; Warning  ; Connected to dangling logic. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+-----------------+------------------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; multer:multer0 ; 00:00:00     ;
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Mon Apr 24 22:44:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mult -c mult
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv
    Info (12023): Found entity 1: adder File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv
    Info (12023): Found entity 1: multer File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/datatypes.sv
    Info (12022): Found design unit 1: datatypes (SystemVerilog) File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/datatypes.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_adder.sv
    Info (12023): Found entity 1: sfixed_adder File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_mult_9x9_x3.sv
    Info (12023): Found entity 1: sfixed_mult_9x9_x3 File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/sfixed_mult_9x9_x3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv
    Info (12023): Found entity 1: mult File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv Line: 1
Info (12127): Elaborating entity "mult" for the top level hierarchy
Info (12128): Elaborating entity "multer" for hierarchy "multer:multer0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv Line: 19
Info (12128): Elaborating entity "lpm_mult" for hierarchy "multer:multer0|lpm_mult:m0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv Line: 27
Info (12130): Elaborated megafunction instantiation "multer:multer0|lpm_mult:m0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv Line: 27
Info (12133): Instantiated megafunction "multer:multer0|lpm_mult:m0" with the following parameter: File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/multer.sv Line: 27
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=0"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ihq.v
    Info (12023): Found entity 1: mult_ihq File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/db/mult_ihq.v Line: 29
Info (12128): Elaborating entity "mult_ihq" for hierarchy "multer:multer0|lpm_mult:m0|mult_ihq:auto_generated" File: /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder0" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv Line: 25
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "adder:adder0|lpm_add_sub:a1" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv Line: 17
Info (12130): Elaborated megafunction instantiation "adder:adder0|lpm_add_sub:a1" File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv Line: 17
Info (12133): Instantiated megafunction "adder:adder0|lpm_add_sub:a1" with the following parameter: File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/adder.sv Line: 17
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dah.tdf
    Info (12023): Found entity 1: add_sub_dah File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/mult/db/add_sub_dah.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dah" for hierarchy "adder:adder0|lpm_add_sub:a1|add_sub_dah:auto_generated" File: /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12211): Partition "multer:multer0" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "adder:adder0" does not require synthesis because there were no relevant design changes
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (21057): Implemented 47 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 8 output pins
    Info (21071): Implemented 2 partitions
Info (281019): Starting Logic Optimization and Technology Mapping for Partition multer:multer0 File: /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/mult/mult.sv Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "multer:multer0"
Info (21057): Implemented 87 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 16 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1217 megabytes
    Info: Processing ended: Mon Apr 24 22:44:35 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:39


