Source Block: hdl/library/common/util_pulse_gen.v@56:68@HdlStmProcess

  wire                         end_of_period_s;

  // flop the desired period

  always @(posedge clk) begin
    pulse_period_d <= (pulse_period_en) ? pulse_period : PULSE_PERIOD;
  end

  // a free running pulse generator

  always @(posedge clk) begin
    if (rstn == 1'b0) begin

Diff Content:
- 62     pulse_period_d <= (pulse_period_en) ? pulse_period : PULSE_PERIOD;
+ 62     if (rstn == 1'b0) begin
+ 62       pulse_period_d <= PULSE_PERIOD;
+ 62       pulse_width_d <= PULSE_WIDTH;
+ 62       pulse_period_read <= PULSE_PERIOD;
+ 62       pulse_width_read <= PULSE_WIDTH;
+ 62     end else begin
+ 62       if (load_config) begin
+ 62         pulse_period_read <= pulse_period;
+ 62         pulse_width_read <= pulse_width;
+ 62       end
+ 62       if (end_of_period_s) begin
+ 62         pulse_period_d <= pulse_period_read;
+ 62         pulse_width_d <= pulse_width_read;
+ 62       end
+ 62     end

Clone Blocks:
