
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v
# synth_design -part xc7z020clg484-3 -top mcml -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mcml -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 91155 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1507.000 ; gain = 74.895 ; free physical = 244973 ; free virtual = 313218
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mcml' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:159]
	Parameter ERROR_ST bound to: 4'b0000 
	Parameter READ1_ST bound to: 4'b0001 
	Parameter READ2_ST bound to: 4'b0010 
	Parameter READ3_ST bound to: 4'b0011 
	Parameter READ4_ST bound to: 4'b0100 
	Parameter READ5_ST bound to: 4'b0101 
	Parameter RESET_MEM_ST bound to: 4'b0110 
	Parameter CALC_ST bound to: 4'b1000 
	Parameter DONE1_ST bound to: 4'b1001 
	Parameter DONE2_ST bound to: 4'b1010 
	Parameter DONE3_ST bound to: 4'b1011 
	Parameter DONE4_ST bound to: 4'b1100 
	Parameter DONE5_ST bound to: 4'b1101 
	Parameter DONE6_ST bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'dual_port_mem_zz' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1839]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_mem_zz' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1839]
INFO: [Synth 8-6157] synthesizing module 'dual_port_mem_yy' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1876]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_mem_yy' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1876]
INFO: [Synth 8-6157] synthesizing module 'dual_port_mem_xx' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1913]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_mem_xx' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1913]
INFO: [Synth 8-6157] synthesizing module 'dual_port_mem_ww' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1950]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_mem_ww' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1950]
INFO: [Synth 8-6157] synthesizing module 'dual' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1986]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
INFO: [Synth 8-6155] done synthesizing module 'dual' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:1986]
INFO: [Synth 8-6157] synthesizing module 'dual2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2022]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
INFO: [Synth 8-6155] done synthesizing module 'dual2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2022]
INFO: [Synth 8-6157] synthesizing module 'dual3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2058]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:110]
INFO: [Synth 8-6155] done synthesizing module 'dual3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2058]
INFO: [Synth 8-6157] synthesizing module 'PhotonCalculator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2102]
INFO: [Synth 8-6157] synthesizing module 'LogCalc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10519]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:81]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6'b001010 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:81]
INFO: [Synth 8-6155] done synthesizing module 'LogCalc' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10519]
INFO: [Synth 8-6157] synthesizing module 'rng' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10458]
INFO: [Synth 8-6155] done synthesizing module 'rng' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10458]
INFO: [Synth 8-6157] synthesizing module 'Move' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2620]
INFO: [Synth 8-6155] done synthesizing module 'Move' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2620]
INFO: [Synth 8-6157] synthesizing module 'Boundary' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2902]
INFO: [Synth 8-6157] synthesizing module 'signed_div_30' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:9995]
INFO: [Synth 8-6157] synthesizing module 'Div_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23225]
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23260]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24146]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23260]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23225]
INFO: [Synth 8-6155] done synthesizing module 'signed_div_30' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:9995]
INFO: [Synth 8-6157] synthesizing module 'mult_signed_32_bc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:9944]
INFO: [Synth 8-6155] done synthesizing module 'mult_signed_32_bc' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:9944]
WARNING: [Synth 8-6014] Unused sequential element r_diff__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7360]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7361]
WARNING: [Synth 8-6014] Unused sequential element r_numer__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7362]
WARNING: [Synth 8-6014] Unused sequential element r_z1__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7363]
WARNING: [Synth 8-6014] Unused sequential element r_z0__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7364]
WARNING: [Synth 8-6014] Unused sequential element r_mut__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7365]
WARNING: [Synth 8-6014] Unused sequential element r_diff__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7381]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7382]
WARNING: [Synth 8-6014] Unused sequential element r_numer__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7383]
WARNING: [Synth 8-6014] Unused sequential element r_z1__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7384]
WARNING: [Synth 8-6014] Unused sequential element r_z0__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7385]
WARNING: [Synth 8-6014] Unused sequential element r_mut__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7386]
WARNING: [Synth 8-6014] Unused sequential element r_diff__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7402]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7403]
WARNING: [Synth 8-6014] Unused sequential element r_numer__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7404]
WARNING: [Synth 8-6014] Unused sequential element r_z1__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7405]
WARNING: [Synth 8-6014] Unused sequential element r_z0__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7406]
WARNING: [Synth 8-6014] Unused sequential element r_mut__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7407]
WARNING: [Synth 8-6014] Unused sequential element r_diff__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7423]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7424]
WARNING: [Synth 8-6014] Unused sequential element r_numer__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7425]
WARNING: [Synth 8-6014] Unused sequential element r_z1__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7426]
WARNING: [Synth 8-6014] Unused sequential element r_z0__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7427]
WARNING: [Synth 8-6014] Unused sequential element r_mut__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7428]
WARNING: [Synth 8-6014] Unused sequential element r_diff__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7444]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7445]
WARNING: [Synth 8-6014] Unused sequential element r_numer__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7446]
WARNING: [Synth 8-6014] Unused sequential element r_z1__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7447]
WARNING: [Synth 8-6014] Unused sequential element r_z0__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7448]
WARNING: [Synth 8-6014] Unused sequential element r_mut__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7449]
WARNING: [Synth 8-6014] Unused sequential element r_diff__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7465]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7466]
WARNING: [Synth 8-6014] Unused sequential element r_numer__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7467]
WARNING: [Synth 8-6014] Unused sequential element r_z1__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7468]
WARNING: [Synth 8-6014] Unused sequential element r_z0__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7469]
WARNING: [Synth 8-6014] Unused sequential element r_mut__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7470]
WARNING: [Synth 8-6014] Unused sequential element r_diff__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7486]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7487]
WARNING: [Synth 8-6014] Unused sequential element r_numer__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7488]
WARNING: [Synth 8-6014] Unused sequential element r_z1__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7489]
WARNING: [Synth 8-6014] Unused sequential element r_z0__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7490]
WARNING: [Synth 8-6014] Unused sequential element r_mut__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7491]
WARNING: [Synth 8-6014] Unused sequential element r_diff__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7507]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7508]
WARNING: [Synth 8-6014] Unused sequential element r_numer__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7509]
WARNING: [Synth 8-6014] Unused sequential element r_z1__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7510]
WARNING: [Synth 8-6014] Unused sequential element r_z0__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7511]
WARNING: [Synth 8-6014] Unused sequential element r_mut__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7512]
WARNING: [Synth 8-6014] Unused sequential element r_diff__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7528]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7529]
WARNING: [Synth 8-6014] Unused sequential element r_numer__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7530]
WARNING: [Synth 8-6014] Unused sequential element r_z1__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7531]
WARNING: [Synth 8-6014] Unused sequential element r_z0__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7532]
WARNING: [Synth 8-6014] Unused sequential element r_mut__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7533]
WARNING: [Synth 8-6014] Unused sequential element r_diff__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7549]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7550]
WARNING: [Synth 8-6014] Unused sequential element r_numer__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7551]
WARNING: [Synth 8-6014] Unused sequential element r_z1__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7552]
WARNING: [Synth 8-6014] Unused sequential element r_z0__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7553]
WARNING: [Synth 8-6014] Unused sequential element r_mut__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7554]
WARNING: [Synth 8-6014] Unused sequential element r_diff__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7570]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7571]
WARNING: [Synth 8-6014] Unused sequential element r_numer__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7572]
WARNING: [Synth 8-6014] Unused sequential element r_z1__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7573]
WARNING: [Synth 8-6014] Unused sequential element r_z0__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7574]
WARNING: [Synth 8-6014] Unused sequential element r_mut__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7575]
WARNING: [Synth 8-6014] Unused sequential element r_diff__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7591]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7592]
WARNING: [Synth 8-6014] Unused sequential element r_numer__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7593]
WARNING: [Synth 8-6014] Unused sequential element r_z1__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7594]
WARNING: [Synth 8-6014] Unused sequential element r_z0__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7595]
WARNING: [Synth 8-6014] Unused sequential element r_mut__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7596]
WARNING: [Synth 8-6014] Unused sequential element r_diff__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7612]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7613]
WARNING: [Synth 8-6014] Unused sequential element r_numer__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7614]
WARNING: [Synth 8-6014] Unused sequential element r_z1__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7615]
WARNING: [Synth 8-6014] Unused sequential element r_z0__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7616]
WARNING: [Synth 8-6014] Unused sequential element r_mut__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7617]
WARNING: [Synth 8-6014] Unused sequential element r_diff__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7633]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7634]
WARNING: [Synth 8-6014] Unused sequential element r_numer__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7635]
WARNING: [Synth 8-6014] Unused sequential element r_z1__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7636]
WARNING: [Synth 8-6014] Unused sequential element r_z0__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7637]
WARNING: [Synth 8-6014] Unused sequential element r_mut__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7638]
WARNING: [Synth 8-6014] Unused sequential element r_diff__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7654]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7655]
WARNING: [Synth 8-6014] Unused sequential element r_numer__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7656]
WARNING: [Synth 8-6014] Unused sequential element r_z1__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7657]
WARNING: [Synth 8-6014] Unused sequential element r_z0__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7658]
WARNING: [Synth 8-6014] Unused sequential element r_mut__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7659]
WARNING: [Synth 8-6014] Unused sequential element r_diff__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7675]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7676]
WARNING: [Synth 8-6014] Unused sequential element r_numer__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7677]
WARNING: [Synth 8-6014] Unused sequential element r_z1__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7678]
WARNING: [Synth 8-6014] Unused sequential element r_z0__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7679]
WARNING: [Synth 8-6014] Unused sequential element r_mut__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7680]
WARNING: [Synth 8-6014] Unused sequential element r_diff__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7696]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7697]
WARNING: [Synth 8-6014] Unused sequential element r_numer__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7698]
WARNING: [Synth 8-6014] Unused sequential element r_z1__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:7699]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Boundary' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2902]
INFO: [Synth 8-6157] synthesizing module 'Hop' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10010]
INFO: [Synth 8-6157] synthesizing module 'mult_signed_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10238]
INFO: [Synth 8-6155] done synthesizing module 'mult_signed_32' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10238]
INFO: [Synth 8-6155] done synthesizing module 'Hop' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10010]
INFO: [Synth 8-6157] synthesizing module 'Roulette' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10288]
INFO: [Synth 8-6155] done synthesizing module 'Roulette' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10288]
INFO: [Synth 8-6157] synthesizing module 'DropSpinWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10794]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock5' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:13211]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock5' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:13211]
INFO: [Synth 8-6157] synthesizing module 'Absorber' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:13359]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15207]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock2' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15207]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15147]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock1' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15147]
INFO: [Synth 8-6157] synthesizing module 'Sqrt_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24168]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__32_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24821]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__29_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24783]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__28_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24773]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__26_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24745]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__25_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24735]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__23_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24707]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__22_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24697]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__20_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24669]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__19_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24659]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__17_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24631]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__16_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24621]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__14_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24593]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__13_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24583]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__12_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24573]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__10_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24545]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__9_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24535]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__8_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24525]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__6_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24497]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__5_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24487]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__4_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24477]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__2_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24449]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_64b' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:24168]
INFO: [Synth 8-6155] done synthesizing module 'Absorber' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:13359]
INFO: [Synth 8-6157] synthesizing module 'ScattererReflectorWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15272]
INFO: [Synth 8-6157] synthesizing module 'Memory_Wrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18380]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:81]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram__parameterized0' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Wrapper' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18380]
INFO: [Synth 8-6157] synthesizing module 'Scatterer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18643]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18417]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18417]
INFO: [Synth 8-6157] synthesizing module 'sub_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23123]
INFO: [Synth 8-6155] done synthesizing module 'sub_64b' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23123]
INFO: [Synth 8-6157] synthesizing module 'sub_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23148]
INFO: [Synth 8-6155] done synthesizing module 'sub_32b' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23148]
INFO: [Synth 8-6157] synthesizing module 'add_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23133]
INFO: [Synth 8-6155] done synthesizing module 'add_32b' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23133]
INFO: [Synth 8-6155] done synthesizing module 'Scatterer' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18643]
INFO: [Synth 8-6157] synthesizing module 'Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:16137]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock_Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:16048]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock_Reflector' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:16048]
INFO: [Synth 8-6155] done synthesizing module 'Reflector' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:16137]
INFO: [Synth 8-6157] synthesizing module 'Mult_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23163]
INFO: [Synth 8-6155] done synthesizing module 'Mult_32b' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23163]
INFO: [Synth 8-6155] done synthesizing module 'ScattererReflectorWrapper' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15272]
INFO: [Synth 8-6155] done synthesizing module 'DropSpinWrapper' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10794]
INFO: [Synth 8-6155] done synthesizing module 'PhotonCalculator' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2102]
INFO: [Synth 8-6155] done synthesizing module 'mcml' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:159]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1629.766 ; gain = 197.660 ; free physical = 244917 ; free virtual = 313162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1629.766 ; gain = 197.660 ; free physical = 244924 ; free virtual = 313172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1637.762 ; gain = 205.656 ; free physical = 244923 ; free virtual = 313171
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10764]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2834]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:2833]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:9974]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:10273]
INFO: [Synth 8-5545] ROM "weight_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dead_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:23206]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'mcml'
INFO: [Synth 8-5544] ROM "r_const__102" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_calculator" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "c_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
*
                READ1_ST |                             0001 |                             0001
                READ2_ST |                             0010 |                             0010
                READ3_ST |                             0011 |                             0011
                READ4_ST |                             0100 |                             0100
                READ5_ST |                             0101 |                             0101
            RESET_MEM_ST |                             0110 |                             0110
                 CALC_ST |                             0111 |                             1000
                DONE6_ST |                             1000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'mcml'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1820.965 ; gain = 388.859 ; free physical = 244693 ; free virtual = 312942
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_calc/dropSpin/scattererReflector/memories/sinp_replace' (single_port_ram__parameterized0) to 'u_calc/dropSpin/scattererReflector/memories/cosp_replace'

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           1|     20250|
|2     |Div_64b_unsigned__GB1           |           1|      5802|
|3     |Div_64b_unsigned__GB2           |           1|      8413|
|4     |Div_64b_unsigned__GB3           |           1|      9555|
|5     |Div_64b__GC0                    |           1|       479|
|6     |Boundary__GC0                   |           1|     28527|
|7     |Sqrt_64b__GBM0                  |           1|     27539|
|8     |Sqrt_64b__GBM1                  |           1|      7516|
|9     |Sqrt_64b__GBM2                  |           1|      9557|
|10    |Sqrt_64b__GBM3                  |           1|     15616|
|11    |Absorber__GC0                   |           1|      6810|
|12    |ScattererReflectorWrapper__GCB0 |           1|     33377|
|13    |ScattererReflectorWrapper__GCB1 |           1|      3365|
|14    |ScattererReflectorWrapper__GCB2 |           1|     18790|
|15    |ScattererReflectorWrapper__GCB3 |           1|      6863|
|16    |DropSpinWrapper__GC0            |           1|     13309|
|17    |PhotonCalculator__GC0           |           1|     12352|
|18    |mcml__GC0                       |           1|      7372|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 2     
	   3 Input     93 Bit       Adders := 2     
	   3 Input     92 Bit       Adders := 2     
	   3 Input     91 Bit       Adders := 2     
	   3 Input     90 Bit       Adders := 2     
	   3 Input     89 Bit       Adders := 2     
	   3 Input     88 Bit       Adders := 2     
	   3 Input     87 Bit       Adders := 2     
	   3 Input     86 Bit       Adders := 2     
	   3 Input     85 Bit       Adders := 2     
	   3 Input     84 Bit       Adders := 2     
	   3 Input     83 Bit       Adders := 2     
	   3 Input     82 Bit       Adders := 2     
	   3 Input     81 Bit       Adders := 2     
	   3 Input     80 Bit       Adders := 2     
	   3 Input     79 Bit       Adders := 2     
	   3 Input     78 Bit       Adders := 2     
	   3 Input     77 Bit       Adders := 2     
	   3 Input     76 Bit       Adders := 2     
	   3 Input     75 Bit       Adders := 2     
	   3 Input     74 Bit       Adders := 2     
	   3 Input     73 Bit       Adders := 2     
	   3 Input     72 Bit       Adders := 2     
	   3 Input     71 Bit       Adders := 2     
	   3 Input     70 Bit       Adders := 2     
	   3 Input     69 Bit       Adders := 2     
	   3 Input     68 Bit       Adders := 2     
	   3 Input     67 Bit       Adders := 2     
	   3 Input     66 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 7     
	   2 Input     64 Bit       Adders := 150   
	   4 Input     64 Bit       Adders := 60    
	   3 Input     63 Bit       Adders := 2     
	   3 Input     62 Bit       Adders := 2     
	   3 Input     61 Bit       Adders := 2     
	   3 Input     60 Bit       Adders := 2     
	   3 Input     59 Bit       Adders := 2     
	   2 Input     59 Bit       Adders := 2     
	   3 Input     58 Bit       Adders := 2     
	   3 Input     57 Bit       Adders := 2     
	   3 Input     56 Bit       Adders := 2     
	   3 Input     55 Bit       Adders := 2     
	   3 Input     54 Bit       Adders := 2     
	   3 Input     53 Bit       Adders := 2     
	   3 Input     52 Bit       Adders := 2     
	   3 Input     51 Bit       Adders := 2     
	   3 Input     50 Bit       Adders := 2     
	   3 Input     49 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 2     
	   3 Input     47 Bit       Adders := 2     
	   3 Input     46 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 2     
	   3 Input     44 Bit       Adders := 2     
	   3 Input     43 Bit       Adders := 2     
	   3 Input     42 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 2     
	   3 Input     40 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 2     
	   3 Input     38 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 2     
	   3 Input     36 Bit       Adders := 2     
	   3 Input     35 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 49    
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 25    
	   3 Input     32 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               95 Bit    Registers := 38    
	               64 Bit    Registers := 326   
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 2443  
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 101   
	                1 Bit    Registers := 281   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	              576 Bit         RAMs := 1     
	              416 Bit         RAMs := 4     
	              320 Bit         RAMs := 2     
	              288 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 126   
	   2 Input     64 Bit        Muxes := 132   
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 125   
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   9 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 22    
	   9 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mcml 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 105   
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 13    
	   9 Input     13 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
Module Div_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module mult_signed_32_bc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32_bc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32_bc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Boundary 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 753   
	                3 Bit    Registers := 60    
	                1 Bit    Registers := 120   
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Sqrt_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
Module PhotonBlock2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module Absorber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Mult_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module InternalsBlock__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module sub_64b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module add_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module sub_32b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module Scatterer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
Module Mult_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module single_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module InternalsBlock_Reflector__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module sub_64b__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_64b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module Reflector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Mult_32b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module ScattererReflectorWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
Module PhotonBlock5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DropSpinWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module LogCalc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module rng__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     59 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module mult_signed_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Hop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Roulette 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module PhotonCalculator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              416 Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              416 Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              416 Bit         RAMs := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              416 Bit         RAMs := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
Module dual_port_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
Module dual_port_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'photon1q/o_y_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon1q/o_z_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15197]
INFO: [Synth 8-4471] merging register 'photon2q/o_y_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon2q/o_z_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15197]
INFO: [Synth 8-4471] merging register 'photon3q/o_y_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon3q/o_z_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15197]
INFO: [Synth 8-4471] merging register 'photon4q/o_y_reg[31:0]' into 'photon4q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon5q/o_y_reg[31:0]' into 'photon5q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon6q/o_y_reg[31:0]' into 'photon6q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon7q/o_y_reg[31:0]' into 'photon7q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon8q/o_y_reg[31:0]' into 'photon8q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon9q/o_y_reg[31:0]' into 'photon9q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon10q/o_y_reg[31:0]' into 'photon10q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon11q/o_y_reg[31:0]' into 'photon11q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon12q/o_y_reg[31:0]' into 'photon12q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-4471] merging register 'photon13q/o_y_reg[31:0]' into 'photon13q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:15196]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:14963]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:14928]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:14927]
DSP Report: Generating DSP dwa_temp0, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
warning: Removed RAM memories/sinp_replace/ram_reg due to inactive write enable
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[52]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[53]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[53]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[54]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[55]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[56]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[56]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sqrt_64b__GBM1:/\one__30_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[31] )
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[0]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[1]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[2]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[3]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[4]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[5]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[6]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[7]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[8]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[9]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[10]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[11]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[12]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[13]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[14]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[15]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[16]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[17]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[18]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[19]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[20]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[21]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[22]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[23]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[24]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[25]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[26]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[27]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[28]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[29]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[30]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\memories/sinp_replace/out_reg[31] )
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[0]' (FD) to 'div_tempi_4/numer_reg[1]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[1]' (FD) to 'div_tempi_4/numer_reg[2]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[2]' (FD) to 'div_tempi_4/numer_reg[3]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[3]' (FD) to 'div_tempi_4/numer_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[4]' (FD) to 'div_tempi_4/numer_reg[5]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[5]' (FD) to 'div_tempi_4/numer_reg[6]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[6]' (FD) to 'div_tempi_4/numer_reg[7]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[7]' (FD) to 'div_tempi_4/numer_reg[8]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[8]' (FD) to 'div_tempi_4/numer_reg[9]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[9]' (FD) to 'div_tempi_4/numer_reg[10]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[10]' (FD) to 'div_tempi_4/numer_reg[11]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[11]' (FD) to 'div_tempi_4/numer_reg[12]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[12]' (FD) to 'div_tempi_4/numer_reg[13]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[13]' (FD) to 'div_tempi_4/numer_reg[14]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[14]' (FD) to 'div_tempi_4/numer_reg[15]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[15]' (FD) to 'div_tempi_4/numer_reg[16]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[16]' (FD) to 'div_tempi_4/numer_reg[17]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[17]' (FD) to 'div_tempi_4/numer_reg[18]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[18]' (FD) to 'div_tempi_4/numer_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[19]' (FD) to 'div_tempi_4/numer_reg[20]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[20]' (FD) to 'div_tempi_4/numer_reg[21]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[21]' (FD) to 'div_tempi_4/numer_reg[22]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[22]' (FD) to 'div_tempi_4/numer_reg[23]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[23]' (FD) to 'div_tempi_4/numer_reg[24]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[24]' (FD) to 'div_tempi_4/numer_reg[25]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[25]' (FD) to 'div_tempi_4/numer_reg[26]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[26]' (FD) to 'div_tempi_4/numer_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[27]' (FD) to 'div_tempi_4/numer_reg[28]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[28]' (FD) to 'div_tempi_4/numer_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[29]' (FD) to 'div_tempi_4/numer_reg[30]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[30]' (FD) to 'div_tempi_4/numer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[9] )
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_hit__0_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[63] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[62] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[61] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[60] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[56] driven by constant 0
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[53]' (FD) to 'one__11_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[55]' (FD) to 'one__11_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[54]' (FD) to 'one__11_q_reg[52]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[52]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[50]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[51]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[48]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[49]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[1]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[62]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[63]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[3]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[5]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[7]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[9]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[11]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[13]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[15]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[17]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[19]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[21]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[23]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[25]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[27]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[29]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[31]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[33]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[35]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[37]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[39]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[41]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[43]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[45]' (FD) to 'one__3_q_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[56] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[55] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[54] driven by constant 0
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18591]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18592]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18593]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18594]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18595]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18597]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18598]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18599]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18601]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18602]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18603]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18604]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18605]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18606]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18607]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18608]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18609]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18610]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18611]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18612]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18613]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18591]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18592]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18593]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18594]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18595]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18597]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18598]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18599]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18601]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18602]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18603]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18604]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18605]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18606]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18607]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18608]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18609]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18610]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18611]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18612]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18613]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18591]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18592]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18593]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18594]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18595]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18598]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18599]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18601]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18602]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18603]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18604]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18605]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18606]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18607]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18608]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18609]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18610]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18611]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18612]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18613]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18591]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18592]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18593]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18594]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18595]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18598]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18599]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18601]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18602]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18603]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18604]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18605]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18606]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18607]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18608]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18609]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18610]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18611]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18612]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18613]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_cost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18591]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml.v:18592]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[63] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[62] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[61] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[60] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[59] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[58] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[57] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[56] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[55] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[54] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[53] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[52] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[51] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[50] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[49] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[48] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[47] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[46] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[45] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[44] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[43] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[42] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[41] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[40] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[39] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[38] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[37] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[36] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[35] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[34] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[33] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[32] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[31] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[30] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[29] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[28] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[27] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[26] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[25] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[24] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[23] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[22] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[21] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[20] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[19] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[18] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[17] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[16] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[15] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[14] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[13] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[12] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[11] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[10] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[9] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[8] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[7] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[6] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[5] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[4] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[3] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[2] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[1] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[0] driven by constant 1
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP c_log_x1, operation Mode is: (A:0x8b90bf)*B2.
DSP Report: register B is absorbed into DSP c_log_x1.
DSP Report: operator c_log_x1 is absorbed into DSP c_log_x1.
DSP Report: operator c_log_x1 is absorbed into DSP c_log_x1.
DSP Report: Generating DSP c_sz0, operation Mode is: A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sz0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sz0, operation Mode is: A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sz0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sr0, operation Mode is: A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP c_sr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP c_sr0, operation Mode is: A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP c_sr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
INFO: [Synth 8-5545] ROM "weight_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dead_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
warning: Removed RAM sram_replace0/ram_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:26 . Memory (MB): peak = 1955.023 ; gain = 522.918 ; free physical = 242378 ; free virtual = 310688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------+-----------+----------------------+--------------+
|mcml        | u_fres_up/dpram1/ram_reg         | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | u_fres_down/dpram1/ram_reg       | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | u_sint/dpram1/ram_reg            | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | u_cost/dpram1/ram_reg            | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | absorptionMatrix/dpram1/ram_reg  | Implied   | 16 x 36              | RAM32M x 6   | 
|mcml        | absorptionMatrix2/dpram1/ram_reg | Implied   | 16 x 18              | RAM32M x 3   | 
|mcml        | absorptionMatrix3/dpram1/ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mcml              | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|mcml              | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mcml              | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mcml              | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mcml              | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcml              | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LogCalc           | (A:0x8b90bf)*B2  | 25     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           2|     13228|
|2     |Div_64b_unsigned__GB1           |           2|      3699|
|3     |Div_64b_unsigned__GB2           |           2|      5108|
|4     |Div_64b_unsigned__GB3           |           1|      5627|
|5     |Div_64b__GC0                    |           1|       272|
|6     |Boundary__GC0                   |           1|     27152|
|7     |Sqrt_64b__GBM0                  |           2|     12140|
|8     |Sqrt_64b__GBM1                  |           2|      6013|
|9     |Sqrt_64b__GBM2                  |           2|      9266|
|10    |Sqrt_64b__GBM3                  |           2|     13136|
|11    |Absorber__GC0                   |           1|      3098|
|12    |ScattererReflectorWrapper__GCB0 |           1|      3960|
|13    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|14    |ScattererReflectorWrapper__GCB2 |           1|      5406|
|15    |ScattererReflectorWrapper__GCB3 |           1|      3824|
|16    |DropSpinWrapper__GC0            |           1|     12221|
|17    |PhotonCalculator__GC0           |           1|      6821|
|18    |mcml__GC0                       |           1|      4193|
|19    |Div_64b__GC0__1                 |           1|       270|
|20    |Div_64b_unsigned__GB3__1        |           1|      5595|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1955.023 ; gain = 522.918 ; free physical = 242368 ; free virtual = 310678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------+-----------+----------------------+--------------+
|mcml        | u_fres_up/dpram1/ram_reg         | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | u_fres_down/dpram1/ram_reg       | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | u_sint/dpram1/ram_reg            | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | u_cost/dpram1/ram_reg            | Implied   | 16 x 32              | RAM32M x 6   | 
|mcml        | absorptionMatrix/dpram1/ram_reg  | Implied   | 16 x 36              | RAM32M x 6   | 
|mcml        | absorptionMatrix2/dpram1/ram_reg | Implied   | 16 x 18              | RAM32M x 3   | 
|mcml        | absorptionMatrix3/dpram1/ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           1|     12845|
|2     |Div_64b_unsigned__GB1           |           1|      3583|
|3     |Div_64b_unsigned__GB2           |           1|      4991|
|4     |Div_64b_unsigned__GB3           |           1|      5473|
|5     |Div_64b__GC0                    |           1|       225|
|6     |Boundary__GC0                   |           1|     26069|
|7     |Sqrt_64b__GBM0                  |           1|     10005|
|8     |Sqrt_64b__GBM1                  |           1|      3609|
|9     |Sqrt_64b__GBM2                  |           1|      7431|
|10    |Sqrt_64b__GBM3                  |           1|      8724|
|11    |Absorber__GC0                   |           1|      3098|
|12    |ScattererReflectorWrapper__GCB0 |           1|      3888|
|13    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|14    |ScattererReflectorWrapper__GCB2 |           1|      5363|
|15    |ScattererReflectorWrapper__GCB3 |           1|      3348|
|16    |DropSpinWrapper__GC0            |           1|      9853|
|17    |PhotonCalculator__GC0           |           1|      6374|
|18    |mcml__GC0                       |           1|      4193|
|19    |Div_64b__GC0__1                 |           1|       270|
|20    |Div_64b_unsigned__GB3__1        |           1|      5506|
|21    |Sqrt_64b__GBM0__1               |           1|     11517|
|22    |Sqrt_64b__GBM2__1               |           1|      7431|
|23    |Div_64b_unsigned__GB0__1        |           1|     12535|
|24    |Sqrt_64b__GBM3__1               |           1|      8724|
|25    |Sqrt_64b__GBM1__1               |           1|      3609|
|26    |Div_64b_unsigned__GB1__1        |           1|      3583|
|27    |Div_64b_unsigned__GB2__1        |           1|      4991|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:48 . Memory (MB): peak = 1966.941 ; gain = 534.836 ; free physical = 242324 ; free virtual = 310641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           1|      7467|
|2     |Div_64b_unsigned__GB1           |           1|      2253|
|3     |Div_64b_unsigned__GB2           |           1|      3496|
|4     |Div_64b_unsigned__GB3           |           1|      3591|
|5     |Div_64b__GC0                    |           1|       128|
|6     |Boundary__GC0                   |           1|     24935|
|7     |Sqrt_64b__GBM0                  |           1|      4984|
|8     |Sqrt_64b__GBM1                  |           1|      1409|
|9     |Sqrt_64b__GBM2                  |           1|      2259|
|10    |Sqrt_64b__GBM3                  |           1|      3381|
|11    |Absorber__GC0                   |           1|      2638|
|12    |ScattererReflectorWrapper__GCB0 |           1|      3500|
|13    |ScattererReflectorWrapper__GCB1 |           1|      1267|
|14    |ScattererReflectorWrapper__GCB2 |           1|      2968|
|15    |ScattererReflectorWrapper__GCB3 |           1|      2450|
|16    |DropSpinWrapper__GC0            |           1|      9661|
|17    |PhotonCalculator__GC0           |           1|      3893|
|18    |mcml__GC0                       |           1|      3934|
|19    |Div_64b__GC0__1                 |           1|       143|
|20    |Div_64b_unsigned__GB3__1        |           1|      3624|
|21    |Sqrt_64b__GBM0__1               |           1|      5356|
|22    |Sqrt_64b__GBM2__1               |           1|      2259|
|23    |Div_64b_unsigned__GB0__1        |           1|      7292|
|24    |Sqrt_64b__GBM3__1               |           1|      3381|
|25    |Sqrt_64b__GBM1__1               |           1|      1409|
|26    |Div_64b_unsigned__GB1__1        |           1|      2253|
|27    |Div_64b_unsigned__GB2__1        |           1|      3496|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[3] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[4] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[5] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[6] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[7] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[8] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[8]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[9] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[9]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[10] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[10]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[11] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[11]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[12] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[12]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[13] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[13]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[14] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[14]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[15] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[15]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[16] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[16]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[17] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[17]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[19] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[19]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[20] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[20]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[21] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[21]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[22] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[22]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[23] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[23]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[24] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[24]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[25] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[25]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[26] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[26]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[27] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[27]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[28] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[28]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[29] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[29]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[30] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[30]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[31] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[31]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[32] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[32]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[33] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[33]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[34] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[34]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[35] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[35]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[36] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[36]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[37] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[37]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[38] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[38]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[39] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[39]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[40] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[40]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[41] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[41]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[42] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[42]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[43] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[43]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[44] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[44]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[45] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[45]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[46] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[46]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[47] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[47]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[48] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[48]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[49] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[49]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[50] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[50]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[51] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[51]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[52] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[52]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[53] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[53]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[54] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[54]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[55] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[55]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[56] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[56]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[57] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[57]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[58] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[58]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[59] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[59]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[60] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[60]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[61] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[61]_inv.
INFO: [Synth 8-5365] Flop u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[63] is being inverted and renamed to u_calc/dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242290 ; free virtual = 310656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:00 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242283 ; free virtual = 310649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242273 ; free virtual = 310639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242280 ; free virtual = 310646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242288 ; free virtual = 310654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:06 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242288 ; free virtual = 310654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_57_q_reg[57]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_54_q_reg[54]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_51_q_reg[51]      | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_48_q_reg[48]      | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_45_q_reg[45]      | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_42_q_reg[42]      | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_39_q_reg[39]      | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_36_q_reg[36]      | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_33_q_reg[33]      | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[63]              | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[60]              | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[57]              | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[54]              | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[51]              | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[48]              | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[45]              | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[42]              | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[39]              | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[36]              | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[33]              | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[30]              | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[27]              | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[23]              | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[19]              | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[15]              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[11]              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[63]             | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[60]             | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[57]             | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[54]             | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[51]             | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[48]             | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[45]             | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[42]             | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[39]             | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[36]             | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[33]             | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[30]             | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[27]             | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[23]             | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[19]             | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[15]             | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[11]             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mcml        | u_calc/boundaryChecker/r_x__59_reg[31]                                             | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/boundaryChecker/r_y__59_reg[31]                                             | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/boundaryChecker/r_uz__29_reg[31]                                            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_sz__29_reg[31]                                            | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_z0__30_reg[31]                                            | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_z1__30_reg[31]                                            | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_z__30_reg[31]                                             | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_z__59_reg[31]                                             | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_ux__59_reg[31]                                            | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/boundaryChecker/r_uy__59_reg[31]                                            | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/boundaryChecker/r_uz__59_reg[31]                                            | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mcml        | u_calc/boundaryChecker/r_uz__59_reg[30]                                            | 30     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|mcml        | u_calc/boundaryChecker/r_sz__59_reg[31]                                            | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_sr__30_reg[31]                                            | 32     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_sr__59_reg[31]                                            | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_sleftr__31_reg[31]                                        | 33     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/boundaryChecker/r_hit__59_reg                                               | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mcml        | u_calc/boundaryChecker/r_mut__29_reg[31]                                           | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/dropSpin/absorb/photon4/o_z_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mcml        | u_calc/dropSpin/absorb/photon14/o_z_reg                                            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mcml        | u_calc/dropSpin/absorb/photon2/o_x_reg[31]                                         | 64     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/dropSpin/absorb/photon17q/o_z_reg[31]                                       | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|mcml        | u_calc/dropSpin/absorb/photon37/o_x_reg[31]                                        | 20     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/dropSpin/absorb/photon17/o_x_reg[31]                                        | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|mcml        | u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg33/o_uxUz_reg[31]            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_sqrtOneMinusUz2_reg[30] | 20     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|mcml        | u_calc/dropSpin/scattererReflector/reflector_0/pipeReg35/o_uz2_reg[31]             | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mcml        | u_calc/dropSpin/photon35/o_hit_reg                                                 | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mcml        | u_calc/dropSpin/photon14/o_z_reg[31]                                               | 15     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|mcml        | u_calc/dropSpin/photon3/o_ux_reg[31]                                               | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|mcml        | u_calc/dropSpin/photon33/o_ux_reg[31]                                              | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/dropSpin/photon32/o_uy_reg[31]                                              | 33     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/dropSpin/photon32/o_uz_reg[31]                                              | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|mcml        | u_calc/dropSpin/photon3/o_layer_reg[2]                                             | 64     | 3     | YES          | NO                 | YES               | 0      | 6       | 
|mcml        | u_calc/dropSpin/photon35/o_layer_reg[2]                                            | 31     | 3     | YES          | NO                 | YES               | 0      | 3       | 
|mcml        | u_calc/dropSpin/absorb/photon3/o_y_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mcml        | u_calc/dropSpin/absorb/photon14/o_y_reg                                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|mcml        | u_calc/Roulette/x_Roulette_reg[31]                                                 | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/Roulette/y_Roulette_reg[31]                                                 | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|mcml        | u_calc/Roulette/z_Roulette_reg[31]                                                 | 24     | 11    | YES          | NO                 | YES               | 0      | 11      | 
|mcml        | u_calc/Roulette/z_Roulette_reg[20]                                                 | 39     | 21    | YES          | NO                 | YES               | 0      | 42      | 
|mcml        | u_calc/Roulette/sleftz_Roulette_reg[31]                                            | 68     | 32    | YES          | NO                 | YES               | 0      | 96      | 
|mcml        | u_calc/Roulette/sleftr_Roulette_reg[31]                                            | 67     | 32    | YES          | NO                 | YES               | 0      | 96      | 
|mcml        | u_calc/boundaryChecker/r_dead__59_reg                                              | 59     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|mcml        | u_calc/dropSpin/scattererReflector/reflector_0/pipeReg37/o_uz2_reg[30]             | 22     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|mcml        | u_calc/dropSpin/photon36/o_dead_reg                                                | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|mcml        | r_const__85_reg[29]                                                                | 8      | 30    | YES          | NO                 | YES               | 30     | 0       | 
|mcml        | r_const__79_reg[30]                                                                | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mcml        | r_const__61_reg[31]                                                                | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  7768|
|2     |DSP48E1 |   105|
|3     |LUT1    |  4212|
|4     |LUT2    |  8027|
|5     |LUT3    | 12523|
|6     |LUT4    |  8526|
|7     |LUT5    | 11927|
|8     |LUT6    | 10217|
|9     |MUXF7   |    96|
|10    |MUXF8   |    33|
|11    |RAM32M  |    35|
|12    |SRL16E  |   299|
|13    |SRLC32E |  1328|
|14    |FDCE    |   373|
|15    |FDRE    | 14655|
|16    |FDSE    |   379|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------+------------------------------+------+
|      |Instance                  |Module                        |Cells |
+------+--------------------------+------------------------------+------+
|1     |top                       |                              | 80503|
|2     |  absorptionMatrix        |dual                          |   147|
|3     |    dpram1                |dual_port_ram__parameterized0 |   147|
|4     |  absorptionMatrix2       |dual2                         |    57|
|5     |    dpram1                |dual_port_ram__parameterized1 |    57|
|6     |  absorptionMatrix3       |dual3                         |    26|
|7     |    dpram1                |dual_port_ram__parameterized2 |    26|
|8     |  u_calc                  |PhotonCalculator              | 76557|
|9     |    Roulette              |Roulette                      |   908|
|10    |    boundaryChecker       |Boundary                      | 20448|
|11    |      divide_u1           |signed_div_30                 | 16389|
|12    |        div_replace       |Div_64b_98                    | 16389|
|13    |          div_temp        |Div_64b_unsigned_99           | 16389|
|14    |      mult_u1             |mult_signed_32_bc             |   405|
|15    |      mult_u2             |mult_signed_32_bc_96          |   250|
|16    |      mult_u3             |mult_signed_32_bc_97          |   250|
|17    |    dropSpin              |DropSpinWrapper               | 52703|
|18    |      absorb              |Absorber                      | 13743|
|19    |        photon1           |PhotonBlock2                  |    65|
|20    |        photon12          |PhotonBlock2_79               |     2|
|21    |        photon13          |PhotonBlock2_80               |     4|
|22    |        photon14          |PhotonBlock2_81               |    10|
|23    |        photon15          |PhotonBlock2_82               |    32|
|24    |        photon15q         |PhotonBlock1                  |   112|
|25    |        photon16          |PhotonBlock2_83               |    64|
|26    |        photon16q         |PhotonBlock1_84               |    79|
|27    |        photon17          |PhotonBlock2_85               |    32|
|28    |        photon17q         |PhotonBlock1_86               |   179|
|29    |        photon18q         |PhotonBlock1_87               |    21|
|30    |        photon2           |PhotonBlock2_88               |    35|
|31    |        photon3           |PhotonBlock2_89               |    76|
|32    |        photon35          |PhotonBlock2_90               |    33|
|33    |        photon36          |PhotonBlock2_91               |    64|
|34    |        photon37          |PhotonBlock2_92               |    59|
|35    |        photon4           |PhotonBlock2_93               |    66|
|36    |        photon5           |PhotonBlock2_94               |     1|
|37    |        squareRoot        |Sqrt_64b_95                   | 12295|
|38    |      photon1             |PhotonBlock5                  |   273|
|39    |      photon10            |PhotonBlock5_8                |     1|
|40    |      photon11            |PhotonBlock5_9                |     1|
|41    |      photon12            |PhotonBlock5_10               |    12|
|42    |      photon13            |PhotonBlock5_11               |    23|
|43    |      photon14            |PhotonBlock5_12               |    20|
|44    |      photon15            |PhotonBlock5_13               |     1|
|45    |      photon16            |PhotonBlock5_14               |     1|
|46    |      photon17            |PhotonBlock5_15               |     1|
|47    |      photon18            |PhotonBlock5_16               |     1|
|48    |      photon19            |PhotonBlock5_17               |     1|
|49    |      photon2             |PhotonBlock5_18               |   135|
|50    |      photon20            |PhotonBlock5_19               |     1|
|51    |      photon21            |PhotonBlock5_20               |     1|
|52    |      photon22            |PhotonBlock5_21               |     1|
|53    |      photon23            |PhotonBlock5_22               |     1|
|54    |      photon24            |PhotonBlock5_23               |     1|
|55    |      photon25            |PhotonBlock5_24               |     1|
|56    |      photon26            |PhotonBlock5_25               |     1|
|57    |      photon27            |PhotonBlock5_26               |     1|
|58    |      photon28            |PhotonBlock5_27               |     1|
|59    |      photon29            |PhotonBlock5_28               |     1|
|60    |      photon3             |PhotonBlock5_29               |   397|
|61    |      photon30            |PhotonBlock5_30               |    65|
|62    |      photon31            |PhotonBlock5_31               |   182|
|63    |      photon32            |PhotonBlock5_32               |   304|
|64    |      photon33            |PhotonBlock5_33               |   307|
|65    |      photon34            |PhotonBlock5_34               |   142|
|66    |      photon35            |PhotonBlock5_35               |   864|
|67    |      photon36            |PhotonBlock5_36               |   614|
|68    |      photon37            |PhotonBlock5_37               |   330|
|69    |      photon4             |PhotonBlock5_38               |    68|
|70    |      photon5             |PhotonBlock5_39               |     1|
|71    |      photon6             |PhotonBlock5_40               |     1|
|72    |      photon7             |PhotonBlock5_41               |     1|
|73    |      photon8             |PhotonBlock5_42               |     1|
|74    |      photon9             |PhotonBlock5_43               |     1|
|75    |      scattererReflector  |ScattererReflectorWrapper     | 35202|
|76    |        multiplier3_36    |Mult_32b_53                   |   301|
|77    |        multiplier4_34    |Mult_32b_54                   |   269|
|78    |        divide1_16        |Div_64b                       | 16357|
|79    |          div_temp        |Div_64b_unsigned              | 16357|
|80    |        multiplier1_2     |Mult_32b                      |    63|
|81    |        multiplier1_33    |Mult_32b_44                   |   175|
|82    |        multiplier1_34    |Mult_32b_45                   |   206|
|83    |        multiplier1_36    |Mult_32b_46                   |   280|
|84    |        multiplier1_4     |Mult_32b_47                   |   206|
|85    |        multiplier2_33    |Mult_32b_48                   |   175|
|86    |        multiplier2_34    |Mult_32b_49                   |   269|
|87    |        multiplier2_36    |Mult_32b_50                   |   292|
|88    |        multiplier3_33    |Mult_32b_51                   |   143|
|89    |        multiplier3_34    |Mult_32b_52                   |   332|
|90    |        multiplier4_36    |Mult_32b_55                   |   300|
|91    |        multiplier5_36    |Mult_32b_56                   |   206|
|92    |        multiplier6_36    |Mult_32b_57                   |   206|
|93    |        reflector_0       |Reflector                     |   888|
|94    |          oneMinusUz2_sub |sub_64b_70                    |    31|
|95    |          pipeReg2        |InternalsBlock_Reflector      |    31|
|96    |          pipeReg3        |InternalsBlock_Reflector_71   |    63|
|97    |          pipeReg33       |InternalsBlock_Reflector_72   |     1|
|98    |          pipeReg34       |InternalsBlock_Reflector_73   |     2|
|99    |          pipeReg35       |InternalsBlock_Reflector_74   |    32|
|100   |          pipeReg36       |InternalsBlock_Reflector_75   |   127|
|101   |          pipeReg37       |InternalsBlock_Reflector_76   |   136|
|102   |          pipeReg4        |InternalsBlock_Reflector_77   |    61|
|103   |          pipeReg5        |InternalsBlock_Reflector_78   |   125|
|104   |        scatterer_0       |Scatterer                     |  1868|
|105   |          oneMinusUz2_sub |sub_64b                       |    62|
|106   |          pipeReg2        |InternalsBlock                |    85|
|107   |          pipeReg3        |InternalsBlock_58             |    64|
|108   |          pipeReg31       |InternalsBlock_59             |    32|
|109   |          pipeReg32       |InternalsBlock_60             |    64|
|110   |          pipeReg33       |InternalsBlock_61             |   239|
|111   |          pipeReg34       |InternalsBlock_62             |   318|
|112   |          pipeReg35       |InternalsBlock_63             |   233|
|113   |          pipeReg36       |InternalsBlock_64             |   475|
|114   |          pipeReg4        |InternalsBlock_65             |    64|
|115   |          pipeReg5        |InternalsBlock_66             |    64|
|116   |          uxNumer_sub     |sub_32b                       |     8|
|117   |          ux_add          |add_32b                       |     8|
|118   |          uyNumer_add     |add_32b_67                    |    40|
|119   |          uy_add          |add_32b_68                    |     8|
|120   |          uz_sub          |sub_32b_69                    |     8|
|121   |        squareRoot1_6     |Sqrt_64b                      | 12666|
|122   |    hopper                |Hop                           |   557|
|123   |      u1                  |mult_signed_32                |   141|
|124   |      u2                  |mult_signed_32_6              |   141|
|125   |      u3                  |mult_signed_32_7              |   143|
|126   |    log_u1                |LogCalc                       |   197|
|127   |    mover                 |Move                          |   697|
|128   |    rand_u1               |rng                           |   206|
|129   |    rand_u2               |rng_3                         |   196|
|130   |    rand_u4               |rng_4                         |   179|
|131   |    rand_u5               |rng_5                         |   271|
|132   |  u_cost                  |dual_port_mem_ww              |    39|
|133   |    dpram1                |dual_port_ram_2               |    39|
|134   |  u_fres_down             |dual_port_mem_yy              |    39|
|135   |    dpram1                |dual_port_ram_1               |    39|
|136   |  u_fres_up               |dual_port_mem_zz              |    39|
|137   |    dpram1                |dual_port_ram_0               |    39|
|138   |  u_sint                  |dual_port_mem_xx              |   180|
|139   |    dpram1                |dual_port_ram                 |   180|
+------+--------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:06 . Memory (MB): peak = 2009.680 ; gain = 577.574 ; free physical = 242288 ; free virtual = 310654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1209 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:10 . Memory (MB): peak = 2013.586 ; gain = 581.480 ; free physical = 244511 ; free virtual = 312877
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:02:10 . Memory (MB): peak = 2013.586 ; gain = 581.480 ; free physical = 244519 ; free virtual = 312878
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2106.844 ; gain = 0.000 ; free physical = 244384 ; free virtual = 312742
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 35 instances

INFO: [Common 17-83] Releasing license: Synthesis
503 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:20 . Memory (MB): peak = 2106.844 ; gain = 674.836 ; free physical = 244488 ; free virtual = 312846
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2734.500 ; gain = 627.656 ; free physical = 243905 ; free virtual = 312263
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.500 ; gain = 0.000 ; free physical = 243908 ; free virtual = 312266
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2758.512 ; gain = 0.000 ; free physical = 243818 ; free virtual = 312237
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.520 ; gain = 24.020 ; free physical = 243876 ; free virtual = 312249
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2837.039 ; gain = 78.520 ; free physical = 243787 ; free virtual = 312159
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2946.270 ; gain = 109.230 ; free physical = 243851 ; free virtual = 312223
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2946.273 ; gain = 0.004 ; free physical = 243839 ; free virtual = 312211

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 164154d7f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243841 ; free virtual = 312214

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a4a1678

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312337
INFO: [Opt 31-389] Phase Retarget created 150 cells and removed 275 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 132d91eeb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243974 ; free virtual = 312347
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 172db1501

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243958 ; free virtual = 312331
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 172db1501

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243960 ; free virtual = 312332
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e7e69c78

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243955 ; free virtual = 312328
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e7e69c78

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243972 ; free virtual = 312345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             150  |             275  |                                              0  |
|  Constant propagation         |              17  |              18  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243965 ; free virtual = 312337
Ending Logic Optimization Task | Checksum: e7e69c78

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243966 ; free virtual = 312339

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e7e69c78

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243956 ; free virtual = 312329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e7e69c78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243965 ; free virtual = 312338

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312337
Ending Netlist Obfuscation Task | Checksum: e7e69c78

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2946.273 ; gain = 0.000 ; free physical = 243958 ; free virtual = 312331
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2946.273 ; gain = 0.004 ; free physical = 243965 ; free virtual = 312338
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e7e69c78
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mcml ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.983 | TNS=-25360.165 |
PSMgr Creation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3608.070 ; gain = 109.516 ; free physical = 243115 ; free virtual = 311488
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 3832.422 ; gain = 333.867 ; free physical = 243024 ; free virtual = 311397
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3926.312 ; gain = 93.891 ; free physical = 242975 ; free virtual = 311348
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3926.312 ; gain = 0.000 ; free physical = 242844 ; free virtual = 311217
Power optimization passes: Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3926.312 ; gain = 427.758 ; free physical = 242844 ; free virtual = 311217

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3926.312 ; gain = 0.000 ; free physical = 243723 ; free virtual = 312096


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mcml ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 7 accepted clusters 7

Number of Slice Registers augmented: 0 newly gated: 264 Total: 15406
Number of SRLs augmented: 0  newly gated: 0 Total: 1627
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/265 RAMS dropped: 0/0 Clusters dropped: 0/7 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 14c9525b0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3935.020 ; gain = 8.707 ; free physical = 243634 ; free virtual = 312007
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 14c9525b0
Power optimization: Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 3935.020 ; gain = 988.746 ; free physical = 243796 ; free virtual = 312169
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 13503408 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1417ee256

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243945 ; free virtual = 312318
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1417ee256

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243945 ; free virtual = 312318
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1417ee256

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243931 ; free virtual = 312304
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1417ee256

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243935 ; free virtual = 312307
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8e4d748a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243935 ; free virtual = 312308

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243942 ; free virtual = 312315
Ending Netlist Obfuscation Task | Checksum: 8e4d748a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.020 ; gain = 0.000 ; free physical = 243942 ; free virtual = 312315
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3935.020 ; gain = 988.746 ; free physical = 243942 ; free virtual = 312315
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243929 ; free virtual = 312302
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7135ecb2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243944 ; free virtual = 312317
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243941 ; free virtual = 312314

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a11e8416

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243850 ; free virtual = 312223

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15837b92e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243762 ; free virtual = 312134

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15837b92e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243762 ; free virtual = 312135
Phase 1 Placer Initialization | Checksum: 15837b92e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243762 ; free virtual = 312135

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b634b99e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243725 ; free virtual = 312098

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[9] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[10] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[15] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[12] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[11] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[13] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_18__1 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[15] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[14] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[13] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[8] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[12] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_19__1 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[7] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_24__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[5] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_26__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[14] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[6] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_25__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[9] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_22 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[11] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_20 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[10] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_21 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[3] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_28 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[4] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_27__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[7] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_24 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[5] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_26 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[2] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_29__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[1] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_30__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[3] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_28__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[8] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_23 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[6] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_25 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[4] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_27 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[0] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_31__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[2] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_29 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[1] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_30 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/B[0] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1_i_31 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[27] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[29] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[26] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[23] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[30] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[11] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[21] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[22] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[19] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[8] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[28] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[17] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[18] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[25] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[14] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[10] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[13] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[9] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[20] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[24] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/b_tmp[16] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[12] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[5] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[6] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[7] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[3] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[4] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[2] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[1] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[0] could not be optimized because driver u_calc/dropSpin/photon35/c_tmp1__0_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/A[0] could not be optimized because driver u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_32__14 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[11] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[14] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[16] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[14] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[15] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[12] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[8] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[12] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[13] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[11] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[7] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[5] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[13] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[9] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[5] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[6] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[10] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[1] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_16__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[4] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[3] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_14__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_0[2] could not be optimized because driver u_calc/boundaryChecker/c_tmp1__1_i_15__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[9] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[8] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[3] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[10] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[6] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[2] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[7] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[4] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[1] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_14__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/boundaryChecker/r_sr__59_reg[31]_1[0] could not be optimized because driver u_calc/boundaryChecker/c_tmp1_i_15__3 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon1/b_tmp[11] could not be optimized because driver u_calc/dropSpin/photon1/c_tmp1_i_20__2 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon1/b_tmp[12] could not be optimized because driver u_calc/dropSpin/photon1/c_tmp1_i_19__4 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon1/b_tmp[10] could not be optimized because driver u_calc/dropSpin/photon1/c_tmp1_i_21__2 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon1/b_tmp[9] could not be optimized because driver u_calc/dropSpin/photon1/c_tmp1_i_22__2 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon1/b_tmp[7] could not be optimized because driver u_calc/dropSpin/photon1/c_tmp1_i_24__2 could not be replicated
INFO: [Physopt 32-117] Net u_calc/dropSpin/photon1/b_tmp[4] could not be optimized because driver u_calc/dropSpin/photon1/c_tmp1_i_27__2 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_calc/boundaryChecker/r_sr__59_reg[31]_0[0]. Replicated 2 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg33/Q[0]. Replicated 2 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg33/o_sintSinp_reg[31]_2[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_sint/dpram1/out2_reg[31]_0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]_0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/photon1/Q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net r_const__1[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243707 ; free virtual = 312081
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243707 ; free virtual = 312080

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |           13  |              0  |                     7  |           0  |           1  |  00:00:14  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           13  |              0  |                     7  |           0  |           6  |  00:00:14  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 120d4668b

Time (s): cpu = 00:03:57 ; elapsed = 00:02:00 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243703 ; free virtual = 312077
Phase 2 Global Placement | Checksum: 12d2517ed

Time (s): cpu = 00:04:04 ; elapsed = 00:02:02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243717 ; free virtual = 312090

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12d2517ed

Time (s): cpu = 00:04:05 ; elapsed = 00:02:03 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243712 ; free virtual = 312086

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c23ec10f

Time (s): cpu = 00:04:44 ; elapsed = 00:02:30 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312073

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17d70e9d6

Time (s): cpu = 00:04:46 ; elapsed = 00:02:30 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243696 ; free virtual = 312070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: dad5125a

Time (s): cpu = 00:04:46 ; elapsed = 00:02:31 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243692 ; free virtual = 312066

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: be43e35c

Time (s): cpu = 00:05:06 ; elapsed = 00:02:42 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243699 ; free virtual = 312072

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19d863b66

Time (s): cpu = 00:05:29 ; elapsed = 00:03:02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243670 ; free virtual = 312044

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1427bd3c1

Time (s): cpu = 00:05:32 ; elapsed = 00:03:05 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243676 ; free virtual = 312049

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: da112089

Time (s): cpu = 00:05:33 ; elapsed = 00:03:06 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243681 ; free virtual = 312055

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18a554498

Time (s): cpu = 00:05:51 ; elapsed = 00:03:15 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243680 ; free virtual = 312053
Phase 3 Detail Placement | Checksum: 18a554498

Time (s): cpu = 00:05:51 ; elapsed = 00:03:15 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243682 ; free virtual = 312056

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d8e3fc0d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net enable, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net reset_calculator_reg_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net r_const__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 3 candidate nets, 0 success, 0 bufg driver replicated, 3 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d8e3fc0d

Time (s): cpu = 00:06:16 ; elapsed = 00:03:23 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243705 ; free virtual = 312079
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.897. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 202d0dbcb

Time (s): cpu = 00:07:04 ; elapsed = 00:03:53 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243703 ; free virtual = 312077
Phase 4.1 Post Commit Optimization | Checksum: 202d0dbcb

Time (s): cpu = 00:07:04 ; elapsed = 00:03:53 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243703 ; free virtual = 312076

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 202d0dbcb

Time (s): cpu = 00:07:06 ; elapsed = 00:03:54 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243704 ; free virtual = 312077

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 202d0dbcb

Time (s): cpu = 00:07:06 ; elapsed = 00:03:54 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243696 ; free virtual = 312070

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243702 ; free virtual = 312075
Phase 4.4 Final Placement Cleanup | Checksum: 18234f555

Time (s): cpu = 00:07:07 ; elapsed = 00:03:55 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243700 ; free virtual = 312073
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18234f555

Time (s): cpu = 00:07:07 ; elapsed = 00:03:55 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243691 ; free virtual = 312065
Ending Placer Task | Checksum: ca0ff555

Time (s): cpu = 00:07:07 ; elapsed = 00:03:55 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243742 ; free virtual = 312115
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:13 ; elapsed = 00:04:02 . Memory (MB): peak = 3935.027 ; gain = 0.008 ; free physical = 243751 ; free virtual = 312124
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243714 ; free virtual = 312088

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.021 | TNS=-32446.707 |
Phase 1 Physical Synthesis Initialization | Checksum: 19f99e6dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243688 ; free virtual = 312062
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.021 | TNS=-32446.707 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[61] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_4_n_0. Net driver u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_4 was replaced.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/o_hit_reg_rep__2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.010 | TNS=-32443.990 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243700 ; free virtual = 312073
Phase 2 Fanout Optimization | Checksum: 21b5c6be4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243700 ; free virtual = 312073

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res[31].  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14.  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_75
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[2].  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q_reg[2]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5].  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_61__4
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/B[15].  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_16__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[51].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_13
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/c_tmp1_i_65__0_n_0.  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_65__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_173_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_173
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_244_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_244
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[59].  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_260
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[20].  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[20]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_19_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_19
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_349__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_349__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_35__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_35__0
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_468__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_468__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_489__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_489__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_81__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_81__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_98__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_98__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_10__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_10__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_12__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_12__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_7__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_7__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[20].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[20]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[23].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[23]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[23].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[23]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[21]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[21]_i_7
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_434__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_434__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[13]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[13]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[3].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[3]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_37__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_37__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[3].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[3]
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[25]_i_7_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[25]_i_7
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_432__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_432__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[0].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[0]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[0].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[0]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_80__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_80__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[11].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[11]_i_1
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_392__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_392__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[11].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[11]
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_390__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_390__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1].  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_70__4
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/c_tmp1_i_69__1_n_0.  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_69__1
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[21].  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[21]_i_1
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_334__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_334__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[21].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[21]
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[56].  Re-placed instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_240
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[13].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[13]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[13].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[13]
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[26].  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[26]_i_1
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_332__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_332__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[26].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[26]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_33__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_33__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/D[9].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[9].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[9]
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_274__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_274__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_94__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_94__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4].  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_63__4
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/c_tmp1_i_66_n_0.  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_66
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_272__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_272__0
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_221__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_221__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_31__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_31__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0].  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_72__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/c_tmp1_i_70__0_n_0.  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_70__0
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_219__0_n_0.  Re-placed instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_219__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[57].  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[28]_i_2
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/b_tmp[11].  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_20__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[48].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_19
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/c_tmp1_i_148__0_n_0.  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_148__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/D[23].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[23]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/i__carry__0_i_3__1_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/i__carry__0_i_3__1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_11_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_11
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_15_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_15
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_21_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_21
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[23].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[23]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[57].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_9
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[27]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[27]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[29]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[29]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[23]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[23]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/photon35/b_tmp[15].  Did not re-place instance u_calc/dropSpin/photon35/c_tmp1_i_16__1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[16]_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_145__0
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[61].  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_2
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3
INFO: [Physopt 32-663] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/D[17].  Re-placed instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[17]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[25]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[25]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[17].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[17]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[21]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[21]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_100__0_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[63]_i_100__0
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/D[19].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[19]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[19].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[19]
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[17]_i_7_n_0.  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[17]_i_7
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/D[22].  Did not re-place instance u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[22]_i_1
INFO: [Physopt 32-662] Processed net u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[22].  Did not re-place instance u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[22]
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 20 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 20 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.924 | TNS=-32419.633 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243691 ; free virtual = 312065
Phase 3 Placement Based Optimization | Checksum: 19c47dc64

Time (s): cpu = 00:01:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243693 ; free virtual = 312067

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 31 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_244_n_0. Rewired (signal push) u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[59] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0. Rewired (signal push) u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[51] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[13]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[16]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[63]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[21]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[28]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[29]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[23]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[24]. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243701 ; free virtual = 312075
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.862 | TNS=-32414.842 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243701 ; free virtual = 312075
Phase 4 Rewire | Checksum: 1a3688a08

Time (s): cpu = 00:01:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243686 ; free virtual = 312060

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[6]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__3_q[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[16]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[59] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[52]. Net driver u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[23]_i_2 was replaced.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__3_q[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__3_q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q__0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[59]. Net driver u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[30]_i_5 was replaced.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[12]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[6]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/photon35/b_tmp[14]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[48]. Net driver u_calc/dropSpin/scattererReflector/multiplier1_36/o_ux_transmitted[19]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[20]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[18]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__11_q[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[17]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q[8]. Replicated 3 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__3_q[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier1_36/prod1_36[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[15]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q[6]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q[10]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q[14]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[10]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/o_uz_reg[31]_2[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[9]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[22]. Replicated 3 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/one__11_q[6]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__7_q[21]. Replicated 2 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/scattererReflector/multiplier2_36/prod2_36[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_calc/dropSpin/photon35/b_tmp[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_calc/dropSpin/scattererReflector/squareRoot1_6/res__3_q[12]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 37 nets. Created 81 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 81 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.862 | TNS=-33110.158 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243684 ; free virtual = 312059
Phase 5 Critical Cell Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:47 ; elapsed = 00:02:02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243686 ; free virtual = 312060

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:48 ; elapsed = 00:02:02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243684 ; free virtual = 312058

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:48 ; elapsed = 00:02:02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243681 ; free virtual = 312055

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:48 ; elapsed = 00:02:02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243695 ; free virtual = 312069

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:48 ; elapsed = 00:02:03 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243695 ; free virtual = 312069

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 28 nets.  Swapped 683 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 683 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.710 | TNS=-33019.427 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243696 ; free virtual = 312071
Phase 10 Critical Pin Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:51 ; elapsed = 00:02:04 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243696 ; free virtual = 312071

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:51 ; elapsed = 00:02:04 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243696 ; free virtual = 312070

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 167c89e7d

Time (s): cpu = 00:05:51 ; elapsed = 00:02:04 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243690 ; free virtual = 312065
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243690 ; free virtual = 312064
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.710 | TNS=-33019.427 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.011  |          2.718  |            0  |              0  |                     1  |           0  |           1  |  00:00:08  |
|  Placement Based    |          0.086  |         24.356  |            0  |              0  |                    20  |           0  |           1  |  00:00:05  |
|  Rewire             |          0.062  |          4.791  |            0  |              0  |                     2  |           0  |           1  |  00:00:07  |
|  Critical Cell      |          0.000  |       -695.316  |           81  |              0  |                    37  |           0  |           1  |  00:01:34  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.152  |         90.731  |            0  |              0  |                    28  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.311  |       -572.720  |           81  |              0  |                    88  |           0  |          11  |  00:01:56  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243682 ; free virtual = 312057
Ending Physical Synthesis Task | Checksum: 10a3641d6

Time (s): cpu = 00:05:52 ; elapsed = 00:02:04 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243685 ; free virtual = 312059
INFO: [Common 17-83] Releasing license: Implementation
290 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:13 ; elapsed = 00:02:10 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243719 ; free virtual = 312094
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243731 ; free virtual = 312105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243683 ; free virtual = 312082
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243613 ; free virtual = 312076
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243714 ; free virtual = 312108
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243698 ; free virtual = 312092
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 39ea6422 ConstDB: 0 ShapeSum: c1d2c383 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_constants" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_constants". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "constants[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "constants[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inc_result" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inc_result". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11d749404

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243532 ; free virtual = 311926
Post Restoration Checksum: NetGraph: caf33d0e NumContArr: 528156f6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d749404

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243549 ; free virtual = 311943

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d749404

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243515 ; free virtual = 311909

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d749404

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243515 ; free virtual = 311909
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 116eee2b8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243487 ; free virtual = 311881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.847| TNS=-30734.643| WHS=0.020  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 12a29f089

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243467 ; free virtual = 311861

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 181521aab

Time (s): cpu = 00:01:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243457 ; free virtual = 311851

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8644
 Number of Nodes with overlaps = 968
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.741| TNS=-80120.797| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1381dda1d

Time (s): cpu = 00:03:03 ; elapsed = 00:01:17 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243457 ; free virtual = 311851

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.707| TNS=-75904.062| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1de671365

Time (s): cpu = 00:03:41 ; elapsed = 00:01:41 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243461 ; free virtual = 311855
Phase 4 Rip-up And Reroute | Checksum: 1de671365

Time (s): cpu = 00:03:41 ; elapsed = 00:01:41 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243452 ; free virtual = 311846

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1de671365

Time (s): cpu = 00:03:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243462 ; free virtual = 311856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.707| TNS=-75904.062| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21537a91a

Time (s): cpu = 00:03:46 ; elapsed = 00:01:43 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243449 ; free virtual = 311843

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21537a91a

Time (s): cpu = 00:03:46 ; elapsed = 00:01:43 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243449 ; free virtual = 311843
Phase 5 Delay and Skew Optimization | Checksum: 21537a91a

Time (s): cpu = 00:03:46 ; elapsed = 00:01:43 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243448 ; free virtual = 311842

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 195d1e4b4

Time (s): cpu = 00:03:51 ; elapsed = 00:01:45 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243441 ; free virtual = 311836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.747| TNS=-75802.367| WHS=0.088  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 195d1e4b4

Time (s): cpu = 00:03:51 ; elapsed = 00:01:45 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243443 ; free virtual = 311837
Phase 6 Post Hold Fix | Checksum: 195d1e4b4

Time (s): cpu = 00:03:51 ; elapsed = 00:01:45 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243431 ; free virtual = 311825

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.5572 %
  Global Horizontal Routing Utilization  = 31.0565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y121 -> INT_R_X39Y121
   INT_L_X52Y62 -> INT_L_X52Y62
   INT_L_X54Y61 -> INT_L_X54Y61
   INT_R_X53Y60 -> INT_R_X53Y60
   INT_L_X42Y59 -> INT_L_X42Y59
South Dir 2x2 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y48 -> INT_R_X53Y49
   INT_L_X52Y46 -> INT_R_X53Y47
   INT_L_X42Y44 -> INT_R_X43Y45
   INT_L_X50Y44 -> INT_R_X51Y45
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y83 -> INT_L_X36Y83
   INT_R_X37Y82 -> INT_R_X37Y82
   INT_L_X38Y80 -> INT_L_X38Y80
   INT_R_X35Y73 -> INT_R_X35Y73
   INT_L_X34Y54 -> INT_L_X34Y54
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y56 -> INT_L_X54Y56
   INT_R_X17Y49 -> INT_R_X17Y49
   INT_L_X44Y49 -> INT_L_X44Y49
   INT_R_X51Y49 -> INT_R_X51Y49
   INT_L_X44Y48 -> INT_L_X44Y48

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.272727 Sparse Ratio: 1.125
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 1c33d733b

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243432 ; free virtual = 311826

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c33d733b

Time (s): cpu = 00:03:52 ; elapsed = 00:01:46 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243432 ; free virtual = 311826

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a18db857

Time (s): cpu = 00:03:56 ; elapsed = 00:01:50 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243440 ; free virtual = 311834

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-25.747| TNS=-75802.367| WHS=0.088  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a18db857

Time (s): cpu = 00:03:57 ; elapsed = 00:01:50 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243438 ; free virtual = 311832
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:57 ; elapsed = 00:01:50 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243513 ; free virtual = 311907

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:05 ; elapsed = 00:01:58 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243513 ; free virtual = 311907
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243506 ; free virtual = 311900
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243477 ; free virtual = 311900
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243386 ; free virtual = 311890
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243475 ; free virtual = 311896
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3935.027 ; gain = 0.000 ; free physical = 243456 ; free virtual = 311875
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3959.031 ; gain = 24.004 ; free physical = 243385 ; free virtual = 311805
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3959.031 ; gain = 0.000 ; free physical = 243366 ; free virtual = 311786
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:38:15 2022...
