!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	//
AFBC_FORMAT_MOD_BCH	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_BCH /;"	d
AFBC_FORMAT_MOD_BLOCK_SIZE_16x16	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_BLOCK_SIZE_16x16 /;"	d
AFBC_FORMAT_MOD_BLOCK_SIZE_32x8	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_BLOCK_SIZE_32x8 /;"	d
AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_BLOCK_SIZE_32x8_64x4 /;"	d
AFBC_FORMAT_MOD_BLOCK_SIZE_64x4	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_BLOCK_SIZE_64x4 /;"	d
AFBC_FORMAT_MOD_BLOCK_SIZE_MASK	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_BLOCK_SIZE_MASK /;"	d
AFBC_FORMAT_MOD_CBR	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_CBR /;"	d
AFBC_FORMAT_MOD_DB	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_DB /;"	d
AFBC_FORMAT_MOD_MODE_VALUE_MASK	xf86drm.c	/^#define AFBC_FORMAT_MOD_MODE_VALUE_MASK /;"	d	file:
AFBC_FORMAT_MOD_SC	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_SC /;"	d
AFBC_FORMAT_MOD_SPARSE	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_SPARSE /;"	d
AFBC_FORMAT_MOD_SPLIT	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_SPLIT /;"	d
AFBC_FORMAT_MOD_TILED	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_TILED /;"	d
AFBC_FORMAT_MOD_USM	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_USM	/;"	d
AFBC_FORMAT_MOD_YTR	include/drm/drm_fourcc.h	/^#define AFBC_FORMAT_MOD_YTR /;"	d
AFRC_FORMAT_MOD_CU_SIZE_16	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_CU_SIZE_16 /;"	d
AFRC_FORMAT_MOD_CU_SIZE_24	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_CU_SIZE_24 /;"	d
AFRC_FORMAT_MOD_CU_SIZE_32	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_CU_SIZE_32 /;"	d
AFRC_FORMAT_MOD_CU_SIZE_MASK	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_CU_SIZE_MASK /;"	d
AFRC_FORMAT_MOD_CU_SIZE_P0	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_CU_SIZE_P0(/;"	d
AFRC_FORMAT_MOD_CU_SIZE_P12	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_CU_SIZE_P12(/;"	d
AFRC_FORMAT_MOD_LAYOUT_SCAN	include/drm/drm_fourcc.h	/^#define AFRC_FORMAT_MOD_LAYOUT_SCAN /;"	d
ALIGN	etnaviv/etnaviv_priv.h	/^#define ALIGN(/;"	d
ALIGN	intel/intel_bufmgr_priv.h	/^#define ALIGN(/;"	d
ALIGN	radeon/radeon_surface.c	/^#define ALIGN(/;"	d	file:
ALIGN	util_math.h	/^#define ALIGN(/;"	d
ALIGNMENT	libkms/radeon.c	/^#define ALIGNMENT /;"	d	file:
ALPHA_REG	exynos/fimg2d_reg.h	/^#define ALPHA_REG	/;"	d
AMDGPU_BO_LIST_OP_CREATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_BO_LIST_OP_CREATE	/;"	d
AMDGPU_BO_LIST_OP_DESTROY	include/drm/amdgpu_drm.h	/^#define AMDGPU_BO_LIST_OP_DESTROY	/;"	d
AMDGPU_BO_LIST_OP_UPDATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_BO_LIST_OP_UPDATE	/;"	d
AMDGPU_CHUNK_ID_BO_HANDLES	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_BO_HANDLES /;"	d
AMDGPU_CHUNK_ID_DEPENDENCIES	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_DEPENDENCIES	/;"	d
AMDGPU_CHUNK_ID_FENCE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_FENCE	/;"	d
AMDGPU_CHUNK_ID_IB	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_IB	/;"	d
AMDGPU_CHUNK_ID_SCHEDULED_DEPENDENCIES	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_SCHEDULED_DEPENDENCIES	/;"	d
AMDGPU_CHUNK_ID_SYNCOBJ_IN	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_SYNCOBJ_IN /;"	d
AMDGPU_CHUNK_ID_SYNCOBJ_OUT	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_SYNCOBJ_OUT /;"	d
AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_SIGNAL	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_SIGNAL /;"	d
AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_WAIT	include/drm/amdgpu_drm.h	/^#define AMDGPU_CHUNK_ID_SYNCOBJ_TIMELINE_WAIT /;"	d
AMDGPU_CS_MAX_IBS_PER_SUBMIT	amdgpu/amdgpu.h	/^#define AMDGPU_CS_MAX_IBS_PER_SUBMIT	/;"	d
AMDGPU_CS_MAX_RINGS	amdgpu/amdgpu_internal.h	/^#define AMDGPU_CS_MAX_RINGS /;"	d
AMDGPU_CTX_GUILTY_RESET	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_GUILTY_RESET	/;"	d
AMDGPU_CTX_INNOCENT_RESET	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_INNOCENT_RESET	/;"	d
AMDGPU_CTX_NO_RESET	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_NO_RESET	/;"	d
AMDGPU_CTX_OP_ALLOC_CTX	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_OP_ALLOC_CTX	/;"	d
AMDGPU_CTX_OP_FREE_CTX	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_OP_FREE_CTX	/;"	d
AMDGPU_CTX_OP_GET_STABLE_PSTATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_OP_GET_STABLE_PSTATE	/;"	d
AMDGPU_CTX_OP_QUERY_STATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_OP_QUERY_STATE	/;"	d
AMDGPU_CTX_OP_QUERY_STATE2	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_OP_QUERY_STATE2	/;"	d
AMDGPU_CTX_OP_SET_STABLE_PSTATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_OP_SET_STABLE_PSTATE	/;"	d
AMDGPU_CTX_PRIORITY_HIGH	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_PRIORITY_HIGH /;"	d
AMDGPU_CTX_PRIORITY_LOW	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_PRIORITY_LOW /;"	d
AMDGPU_CTX_PRIORITY_NORMAL	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_PRIORITY_NORMAL /;"	d
AMDGPU_CTX_PRIORITY_UNSET	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_PRIORITY_UNSET /;"	d
AMDGPU_CTX_PRIORITY_VERY_HIGH	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_PRIORITY_VERY_HIGH /;"	d
AMDGPU_CTX_PRIORITY_VERY_LOW	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_PRIORITY_VERY_LOW /;"	d
AMDGPU_CTX_QUERY2_FLAGS_GUILTY	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_QUERY2_FLAGS_GUILTY /;"	d
AMDGPU_CTX_QUERY2_FLAGS_RAS_CE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_QUERY2_FLAGS_RAS_CE /;"	d
AMDGPU_CTX_QUERY2_FLAGS_RAS_UE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_QUERY2_FLAGS_RAS_UE /;"	d
AMDGPU_CTX_QUERY2_FLAGS_RESET	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_QUERY2_FLAGS_RESET /;"	d
AMDGPU_CTX_QUERY2_FLAGS_VRAMLOST	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_QUERY2_FLAGS_VRAMLOST /;"	d
AMDGPU_CTX_STABLE_PSTATE_FLAGS_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_STABLE_PSTATE_FLAGS_MASK /;"	d
AMDGPU_CTX_STABLE_PSTATE_MIN_MCLK	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_STABLE_PSTATE_MIN_MCLK /;"	d
AMDGPU_CTX_STABLE_PSTATE_MIN_SCLK	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_STABLE_PSTATE_MIN_SCLK /;"	d
AMDGPU_CTX_STABLE_PSTATE_NONE	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_STABLE_PSTATE_NONE /;"	d
AMDGPU_CTX_STABLE_PSTATE_PEAK	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_STABLE_PSTATE_PEAK /;"	d
AMDGPU_CTX_STABLE_PSTATE_STANDARD	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_STABLE_PSTATE_STANDARD /;"	d
AMDGPU_CTX_UNKNOWN_RESET	include/drm/amdgpu_drm.h	/^#define AMDGPU_CTX_UNKNOWN_RESET	/;"	d
AMDGPU_FAMILY_AI	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_AI	/;"	d
AMDGPU_FAMILY_CI	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_CI	/;"	d
AMDGPU_FAMILY_CZ	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_CZ	/;"	d
AMDGPU_FAMILY_KV	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_KV	/;"	d
AMDGPU_FAMILY_NV	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_NV	/;"	d
AMDGPU_FAMILY_RV	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_RV	/;"	d
AMDGPU_FAMILY_SI	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_SI	/;"	d
AMDGPU_FAMILY_UNKNOWN	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_UNKNOWN	/;"	d
AMDGPU_FAMILY_VGH	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_VGH	/;"	d
AMDGPU_FAMILY_VI	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_VI	/;"	d
AMDGPU_FAMILY_YC	include/drm/amdgpu_drm.h	/^#define AMDGPU_FAMILY_YC	/;"	d
AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ	include/drm/amdgpu_drm.h	/^#define AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ	/;"	d
AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ_FD	include/drm/amdgpu_drm.h	/^#define AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ_FD	/;"	d
AMDGPU_FENCE_TO_HANDLE_GET_SYNC_FILE_FD	include/drm/amdgpu_drm.h	/^#define AMDGPU_FENCE_TO_HANDLE_GET_SYNC_FILE_FD	/;"	d
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	/;"	d
AMDGPU_GEM_CREATE_CPU_GTT_USWC	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_CPU_GTT_USWC	/;"	d
AMDGPU_GEM_CREATE_CP_MQD_GFX9	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_CP_MQD_GFX9	/;"	d
AMDGPU_GEM_CREATE_ENCRYPTED	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_ENCRYPTED	/;"	d
AMDGPU_GEM_CREATE_EXPLICIT_SYNC	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_EXPLICIT_SYNC	/;"	d
AMDGPU_GEM_CREATE_NO_CPU_ACCESS	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_NO_CPU_ACCESS	/;"	d
AMDGPU_GEM_CREATE_PREEMPTIBLE	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_PREEMPTIBLE	/;"	d
AMDGPU_GEM_CREATE_VM_ALWAYS_VALID	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_VM_ALWAYS_VALID	/;"	d
AMDGPU_GEM_CREATE_VRAM_CLEARED	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_VRAM_CLEARED	/;"	d
AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS	/;"	d
AMDGPU_GEM_CREATE_VRAM_WIPE_ON_RELEASE	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_CREATE_VRAM_WIPE_ON_RELEASE	/;"	d
AMDGPU_GEM_DOMAIN_CPU	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_CPU	/;"	d
AMDGPU_GEM_DOMAIN_GDS	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_GDS	/;"	d
AMDGPU_GEM_DOMAIN_GTT	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_GTT	/;"	d
AMDGPU_GEM_DOMAIN_GWS	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_GWS	/;"	d
AMDGPU_GEM_DOMAIN_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_MASK	/;"	d
AMDGPU_GEM_DOMAIN_OA	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_OA	/;"	d
AMDGPU_GEM_DOMAIN_VRAM	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_DOMAIN_VRAM	/;"	d
AMDGPU_GEM_METADATA_OP_GET_METADATA	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_METADATA_OP_GET_METADATA /;"	d
AMDGPU_GEM_METADATA_OP_SET_METADATA	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_METADATA_OP_SET_METADATA /;"	d
AMDGPU_GEM_OP_GET_GEM_CREATE_INFO	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_OP_GET_GEM_CREATE_INFO	/;"	d
AMDGPU_GEM_OP_SET_PLACEMENT	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_OP_SET_PLACEMENT	/;"	d
AMDGPU_GEM_USERPTR_ANONONLY	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_USERPTR_ANONONLY	/;"	d
AMDGPU_GEM_USERPTR_READONLY	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_USERPTR_READONLY	/;"	d
AMDGPU_GEM_USERPTR_REGISTER	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_USERPTR_REGISTER	/;"	d
AMDGPU_GEM_USERPTR_VALIDATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_GEM_USERPTR_VALIDATE	/;"	d
AMDGPU_HW_IP_COMPUTE	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_COMPUTE /;"	d
AMDGPU_HW_IP_DMA	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_DMA /;"	d
AMDGPU_HW_IP_GFX	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_GFX /;"	d
AMDGPU_HW_IP_INSTANCE_MAX_COUNT	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_INSTANCE_MAX_COUNT /;"	d
AMDGPU_HW_IP_NUM	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_NUM /;"	d
AMDGPU_HW_IP_UVD	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_UVD /;"	d
AMDGPU_HW_IP_UVD_ENC	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_UVD_ENC /;"	d
AMDGPU_HW_IP_VCE	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_VCE /;"	d
AMDGPU_HW_IP_VCN_DEC	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_VCN_DEC /;"	d
AMDGPU_HW_IP_VCN_ENC	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_VCN_ENC /;"	d
AMDGPU_HW_IP_VCN_JPEG	include/drm/amdgpu_drm.h	/^#define AMDGPU_HW_IP_VCN_JPEG /;"	d
AMDGPU_IB_FLAGS_SECURE	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAGS_SECURE /;"	d
AMDGPU_IB_FLAG_CE	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAG_CE	/;"	d
AMDGPU_IB_FLAG_EMIT_MEM_SYNC	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAG_EMIT_MEM_SYNC /;"	d
AMDGPU_IB_FLAG_PREAMBLE	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAG_PREAMBLE /;"	d
AMDGPU_IB_FLAG_PREEMPT	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAG_PREEMPT /;"	d
AMDGPU_IB_FLAG_RESET_GDS_MAX_WAVE_ID	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAG_RESET_GDS_MAX_WAVE_ID /;"	d
AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE /;"	d
AMDGPU_IDS_FLAGS_FUSION	include/drm/amdgpu_drm.h	/^#define AMDGPU_IDS_FLAGS_FUSION /;"	d
AMDGPU_IDS_FLAGS_PREEMPTION	include/drm/amdgpu_drm.h	/^#define AMDGPU_IDS_FLAGS_PREEMPTION /;"	d
AMDGPU_IDS_FLAGS_TMZ	include/drm/amdgpu_drm.h	/^#define AMDGPU_IDS_FLAGS_TMZ /;"	d
AMDGPU_INFO_ACCEL_WORKING	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_ACCEL_WORKING	/;"	d
AMDGPU_INFO_CRTC_FROM_ID	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_CRTC_FROM_ID	/;"	d
AMDGPU_INFO_DEV_INFO	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_DEV_INFO	/;"	d
AMDGPU_INFO_FW_ASD	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_ASD	/;"	d
AMDGPU_INFO_FW_DMCU	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_DMCU	/;"	d
AMDGPU_INFO_FW_DMCUB	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_DMCUB	/;"	d
AMDGPU_INFO_FW_GFX_CE	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_CE	/;"	d
AMDGPU_INFO_FW_GFX_ME	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_ME	/;"	d
AMDGPU_INFO_FW_GFX_MEC	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_MEC	/;"	d
AMDGPU_INFO_FW_GFX_PFP	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_PFP	/;"	d
AMDGPU_INFO_FW_GFX_RLC	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_RLC	/;"	d
AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL /;"	d
AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM /;"	d
AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM /;"	d
AMDGPU_INFO_FW_GMC	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_GMC	/;"	d
AMDGPU_INFO_FW_SDMA	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_SDMA	/;"	d
AMDGPU_INFO_FW_SMC	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_SMC	/;"	d
AMDGPU_INFO_FW_SOS	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_SOS	/;"	d
AMDGPU_INFO_FW_TA	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_TA	/;"	d
AMDGPU_INFO_FW_TOC	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_TOC	/;"	d
AMDGPU_INFO_FW_UVD	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_UVD	/;"	d
AMDGPU_INFO_FW_VCE	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_VCE	/;"	d
AMDGPU_INFO_FW_VCN	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_FW_VCN	/;"	d
AMDGPU_INFO_FW_VERSION	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_FW_VERSION	/;"	d
AMDGPU_INFO_GDS_CONFIG	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_GDS_CONFIG	/;"	d
AMDGPU_INFO_GTT_USAGE	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_GTT_USAGE	/;"	d
AMDGPU_INFO_HW_IP_COUNT	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_HW_IP_COUNT	/;"	d
AMDGPU_INFO_HW_IP_INFO	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_HW_IP_INFO	/;"	d
AMDGPU_INFO_MEMORY	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_MEMORY	/;"	d
AMDGPU_INFO_MMR_SE_INDEX_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_MMR_SE_INDEX_MASK	/;"	d
AMDGPU_INFO_MMR_SE_INDEX_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_MMR_SE_INDEX_SHIFT	/;"	d
AMDGPU_INFO_MMR_SH_INDEX_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_MMR_SH_INDEX_MASK	/;"	d
AMDGPU_INFO_MMR_SH_INDEX_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_MMR_SH_INDEX_SHIFT	/;"	d
AMDGPU_INFO_NUM_BYTES_MOVED	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_NUM_BYTES_MOVED	/;"	d
AMDGPU_INFO_NUM_EVICTIONS	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_NUM_EVICTIONS	/;"	d
AMDGPU_INFO_NUM_HANDLES	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_NUM_HANDLES	/;"	d
AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS	/;"	d
AMDGPU_INFO_RAS_ENABLED_ATHUB	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_ATHUB	/;"	d
AMDGPU_INFO_RAS_ENABLED_DF	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_DF	/;"	d
AMDGPU_INFO_RAS_ENABLED_FEATURES	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_FEATURES	/;"	d
AMDGPU_INFO_RAS_ENABLED_FUSE	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_FUSE	/;"	d
AMDGPU_INFO_RAS_ENABLED_GFX	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_GFX	/;"	d
AMDGPU_INFO_RAS_ENABLED_HDP	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_HDP	/;"	d
AMDGPU_INFO_RAS_ENABLED_MMHUB	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_MMHUB	/;"	d
AMDGPU_INFO_RAS_ENABLED_MP0	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_MP0	/;"	d
AMDGPU_INFO_RAS_ENABLED_MP1	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_MP1	/;"	d
AMDGPU_INFO_RAS_ENABLED_PCIE	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_PCIE	/;"	d
AMDGPU_INFO_RAS_ENABLED_SDMA	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_SDMA	/;"	d
AMDGPU_INFO_RAS_ENABLED_SEM	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_SEM	/;"	d
AMDGPU_INFO_RAS_ENABLED_SMN	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_SMN	/;"	d
AMDGPU_INFO_RAS_ENABLED_UMC	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_UMC	/;"	d
AMDGPU_INFO_RAS_ENABLED_XGMI	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_RAS_ENABLED_XGMI	/;"	d
AMDGPU_INFO_READ_MMR_REG	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_READ_MMR_REG	/;"	d
AMDGPU_INFO_SENSOR	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_SENSOR	/;"	d
AMDGPU_INFO_SENSOR_GFX_MCLK	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_GFX_MCLK	/;"	d
AMDGPU_INFO_SENSOR_GFX_SCLK	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_GFX_SCLK	/;"	d
AMDGPU_INFO_SENSOR_GPU_AVG_POWER	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_GPU_AVG_POWER	/;"	d
AMDGPU_INFO_SENSOR_GPU_LOAD	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_GPU_LOAD	/;"	d
AMDGPU_INFO_SENSOR_GPU_TEMP	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_GPU_TEMP	/;"	d
AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_MCLK	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_MCLK	/;"	d
AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_SCLK	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_SCLK	/;"	d
AMDGPU_INFO_SENSOR_VDDGFX	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_VDDGFX	/;"	d
AMDGPU_INFO_SENSOR_VDDNB	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_SENSOR_VDDNB	/;"	d
AMDGPU_INFO_TIMESTAMP	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_TIMESTAMP	/;"	d
AMDGPU_INFO_VBIOS	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VBIOS	/;"	d
AMDGPU_INFO_VBIOS_IMAGE	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_VBIOS_IMAGE	/;"	d
AMDGPU_INFO_VBIOS_INFO	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_VBIOS_INFO	/;"	d
AMDGPU_INFO_VBIOS_SIZE	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_VBIOS_SIZE	/;"	d
AMDGPU_INFO_VCE_CLOCK_TABLE	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VCE_CLOCK_TABLE	/;"	d
AMDGPU_INFO_VIDEO_CAPS	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_COUNT	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_COUNT	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1	/;"	d
AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9	/;"	d
AMDGPU_INFO_VIDEO_CAPS_DECODE	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_VIDEO_CAPS_DECODE	/;"	d
AMDGPU_INFO_VIDEO_CAPS_ENCODE	include/drm/amdgpu_drm.h	/^	#define AMDGPU_INFO_VIDEO_CAPS_ENCODE	/;"	d
AMDGPU_INFO_VIS_VRAM_USAGE	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VIS_VRAM_USAGE	/;"	d
AMDGPU_INFO_VRAM_GTT	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VRAM_GTT	/;"	d
AMDGPU_INFO_VRAM_LOST_COUNTER	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VRAM_LOST_COUNTER	/;"	d
AMDGPU_INFO_VRAM_USAGE	include/drm/amdgpu_drm.h	/^#define AMDGPU_INFO_VRAM_USAGE	/;"	d
AMDGPU_INVALID_VA_ADDRESS	amdgpu/amdgpu_internal.h	/^#define AMDGPU_INVALID_VA_ADDRESS	/;"	d
AMDGPU_NULL_SUBMIT_SEQ	amdgpu/amdgpu_internal.h	/^#define AMDGPU_NULL_SUBMIT_SEQ	/;"	d
AMDGPU_QUERY_FENCE_TIMEOUT_IS_ABSOLUTE	amdgpu/amdgpu.h	/^#define AMDGPU_QUERY_FENCE_TIMEOUT_IS_ABSOLUTE /;"	d
AMDGPU_RAS_BLOCK_COUNT	tests/amdgpu/ras_tests.c	/^#define AMDGPU_RAS_BLOCK_COUNT /;"	d	file:
AMDGPU_RAS_BLOCK_MASK	tests/amdgpu/ras_tests.c	/^#define AMDGPU_RAS_BLOCK_MASK /;"	d	file:
AMDGPU_RAS_BLOCK__ATHUB	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__ATHUB,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__DF	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__DF,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__FUSE	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__FUSE,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__GFX	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__GFX,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__HDP	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__HDP,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__LAST	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__LAST$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__MMHUB	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__MMHUB,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__MP0	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__MP0,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__MP1	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__MP1,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__PCIE_BIF	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__PCIE_BIF,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__SDMA	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__SDMA,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__SEM	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__SEM,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__SMN	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__SMN,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__UMC	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__UMC = 0,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_BLOCK__XGMI_WAFL	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_BLOCK__XGMI_WAFL,$/;"	e	enum:amdgpu_ras_block	file:
AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE		= 4,$/;"	e	enum:amdgpu_ras_error_type	file:
AMDGPU_RAS_ERROR__NONE	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_ERROR__NONE				= 0,$/;"	e	enum:amdgpu_ras_error_type	file:
AMDGPU_RAS_ERROR__POISON	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_ERROR__POISON			= 8,$/;"	e	enum:amdgpu_ras_error_type	file:
AMDGPU_RAS_ERROR__SINGLE_CORRECTABLE	tests/amdgpu/ras_tests.c	/^	AMDGPU_RAS_ERROR__SINGLE_CORRECTABLE		= 2,$/;"	e	enum:amdgpu_ras_error_type	file:
AMDGPU_SCHED_OP_CONTEXT_PRIORITY_OVERRIDE	include/drm/amdgpu_drm.h	/^#define AMDGPU_SCHED_OP_CONTEXT_PRIORITY_OVERRIDE	/;"	d
AMDGPU_SCHED_OP_PROCESS_PRIORITY_OVERRIDE	include/drm/amdgpu_drm.h	/^#define AMDGPU_SCHED_OP_PROCESS_PRIORITY_OVERRIDE	/;"	d
AMDGPU_TILING_ARRAY_MODE_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_ARRAY_MODE_MASK	/;"	d
AMDGPU_TILING_ARRAY_MODE_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_ARRAY_MODE_SHIFT	/;"	d
AMDGPU_TILING_BANK_HEIGHT_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_BANK_HEIGHT_MASK	/;"	d
AMDGPU_TILING_BANK_HEIGHT_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_BANK_HEIGHT_SHIFT	/;"	d
AMDGPU_TILING_BANK_WIDTH_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_BANK_WIDTH_MASK	/;"	d
AMDGPU_TILING_BANK_WIDTH_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_BANK_WIDTH_SHIFT	/;"	d
AMDGPU_TILING_DCC_INDEPENDENT_128B_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_INDEPENDENT_128B_MASK	/;"	d
AMDGPU_TILING_DCC_INDEPENDENT_128B_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_INDEPENDENT_128B_SHIFT	/;"	d
AMDGPU_TILING_DCC_INDEPENDENT_64B_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_INDEPENDENT_64B_MASK	/;"	d
AMDGPU_TILING_DCC_INDEPENDENT_64B_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_INDEPENDENT_64B_SHIFT	/;"	d
AMDGPU_TILING_DCC_OFFSET_256B_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_OFFSET_256B_MASK	/;"	d
AMDGPU_TILING_DCC_OFFSET_256B_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_OFFSET_256B_SHIFT	/;"	d
AMDGPU_TILING_DCC_PITCH_MAX_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_PITCH_MAX_MASK	/;"	d
AMDGPU_TILING_DCC_PITCH_MAX_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_DCC_PITCH_MAX_SHIFT	/;"	d
AMDGPU_TILING_GET	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_GET(/;"	d
AMDGPU_TILING_MACRO_TILE_ASPECT_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_MACRO_TILE_ASPECT_MASK	/;"	d
AMDGPU_TILING_MACRO_TILE_ASPECT_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_MACRO_TILE_ASPECT_SHIFT	/;"	d
AMDGPU_TILING_MICRO_TILE_MODE_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_MICRO_TILE_MODE_MASK	/;"	d
AMDGPU_TILING_MICRO_TILE_MODE_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_MICRO_TILE_MODE_SHIFT	/;"	d
AMDGPU_TILING_NUM_BANKS_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_NUM_BANKS_MASK	/;"	d
AMDGPU_TILING_NUM_BANKS_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_NUM_BANKS_SHIFT	/;"	d
AMDGPU_TILING_PIPE_CONFIG_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_PIPE_CONFIG_MASK	/;"	d
AMDGPU_TILING_PIPE_CONFIG_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_PIPE_CONFIG_SHIFT	/;"	d
AMDGPU_TILING_SCANOUT_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_SCANOUT_MASK	/;"	d
AMDGPU_TILING_SCANOUT_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_SCANOUT_SHIFT	/;"	d
AMDGPU_TILING_SET	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_SET(/;"	d
AMDGPU_TILING_SWIZZLE_MODE_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_SWIZZLE_MODE_MASK	/;"	d
AMDGPU_TILING_SWIZZLE_MODE_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_SWIZZLE_MODE_SHIFT	/;"	d
AMDGPU_TILING_TILE_SPLIT_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_TILE_SPLIT_MASK	/;"	d
AMDGPU_TILING_TILE_SPLIT_SHIFT	include/drm/amdgpu_drm.h	/^#define AMDGPU_TILING_TILE_SPLIT_SHIFT	/;"	d
AMDGPU_TIMEOUT_INFINITE	amdgpu/amdgpu.h	/^#define AMDGPU_TIMEOUT_INFINITE	/;"	d
AMDGPU_VA_OP_CLEAR	include/drm/amdgpu_drm.h	/^#define AMDGPU_VA_OP_CLEAR	/;"	d
AMDGPU_VA_OP_MAP	include/drm/amdgpu_drm.h	/^#define AMDGPU_VA_OP_MAP	/;"	d
AMDGPU_VA_OP_REPLACE	include/drm/amdgpu_drm.h	/^#define AMDGPU_VA_OP_REPLACE	/;"	d
AMDGPU_VA_OP_UNMAP	include/drm/amdgpu_drm.h	/^#define AMDGPU_VA_OP_UNMAP	/;"	d
AMDGPU_VA_RANGE_32_BIT	amdgpu/amdgpu.h	/^#define AMDGPU_VA_RANGE_32_BIT	/;"	d
AMDGPU_VA_RANGE_HIGH	amdgpu/amdgpu.h	/^#define AMDGPU_VA_RANGE_HIGH	/;"	d
AMDGPU_VCE_CLOCK_TABLE_ENTRIES	include/drm/amdgpu_drm.h	/^#define AMDGPU_VCE_CLOCK_TABLE_ENTRIES	/;"	d
AMDGPU_VM_DELAY_UPDATE	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_DELAY_UPDATE	/;"	d
AMDGPU_VM_MTYPE_CC	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_CC	/;"	d
AMDGPU_VM_MTYPE_DEFAULT	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_DEFAULT	/;"	d
AMDGPU_VM_MTYPE_MASK	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_MASK	/;"	d
AMDGPU_VM_MTYPE_NC	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_NC	/;"	d
AMDGPU_VM_MTYPE_RW	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_RW	/;"	d
AMDGPU_VM_MTYPE_UC	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_UC	/;"	d
AMDGPU_VM_MTYPE_WC	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_MTYPE_WC	/;"	d
AMDGPU_VM_OP_RESERVE_VMID	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_OP_RESERVE_VMID	/;"	d
AMDGPU_VM_OP_UNRESERVE_VMID	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_OP_UNRESERVE_VMID	/;"	d
AMDGPU_VM_PAGE_EXECUTABLE	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_PAGE_EXECUTABLE	/;"	d
AMDGPU_VM_PAGE_PRT	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_PAGE_PRT	/;"	d
AMDGPU_VM_PAGE_READABLE	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_PAGE_READABLE	/;"	d
AMDGPU_VM_PAGE_WRITEABLE	include/drm/amdgpu_drm.h	/^#define AMDGPU_VM_PAGE_WRITEABLE	/;"	d
AMDGPU_VRAM_TYPE_DDR2	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_DDR2 /;"	d
AMDGPU_VRAM_TYPE_DDR3	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_DDR3 /;"	d
AMDGPU_VRAM_TYPE_DDR4	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_DDR4 /;"	d
AMDGPU_VRAM_TYPE_DDR5	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_DDR5 /;"	d
AMDGPU_VRAM_TYPE_GDDR1	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_GDDR1 /;"	d
AMDGPU_VRAM_TYPE_GDDR3	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_GDDR3 /;"	d
AMDGPU_VRAM_TYPE_GDDR4	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_GDDR4 /;"	d
AMDGPU_VRAM_TYPE_GDDR5	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_GDDR5 /;"	d
AMDGPU_VRAM_TYPE_GDDR6	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_GDDR6 /;"	d
AMDGPU_VRAM_TYPE_HBM	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_HBM /;"	d
AMDGPU_VRAM_TYPE_UNKNOWN	include/drm/amdgpu_drm.h	/^#define AMDGPU_VRAM_TYPE_UNKNOWN /;"	d
AMD_FMT_MOD	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD /;"	d
AMD_FMT_MOD_BANK_XOR_BITS_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_BANK_XOR_BITS_MASK /;"	d
AMD_FMT_MOD_BANK_XOR_BITS_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_BANK_XOR_BITS_SHIFT /;"	d
AMD_FMT_MOD_CLEAR	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_CLEAR(/;"	d
AMD_FMT_MOD_DCC_BLOCK_128B	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_BLOCK_128B /;"	d
AMD_FMT_MOD_DCC_BLOCK_256B	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_BLOCK_256B /;"	d
AMD_FMT_MOD_DCC_BLOCK_64B	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_BLOCK_64B /;"	d
AMD_FMT_MOD_DCC_CONSTANT_ENCODE_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_CONSTANT_ENCODE_MASK /;"	d
AMD_FMT_MOD_DCC_CONSTANT_ENCODE_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_CONSTANT_ENCODE_SHIFT /;"	d
AMD_FMT_MOD_DCC_INDEPENDENT_128B_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_INDEPENDENT_128B_MASK /;"	d
AMD_FMT_MOD_DCC_INDEPENDENT_128B_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_INDEPENDENT_128B_SHIFT /;"	d
AMD_FMT_MOD_DCC_INDEPENDENT_64B_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_INDEPENDENT_64B_MASK /;"	d
AMD_FMT_MOD_DCC_INDEPENDENT_64B_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_INDEPENDENT_64B_SHIFT /;"	d
AMD_FMT_MOD_DCC_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_MASK /;"	d
AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_MASK /;"	d
AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_MAX_COMPRESSED_BLOCK_SHIFT /;"	d
AMD_FMT_MOD_DCC_PIPE_ALIGN_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_PIPE_ALIGN_MASK /;"	d
AMD_FMT_MOD_DCC_PIPE_ALIGN_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_PIPE_ALIGN_SHIFT /;"	d
AMD_FMT_MOD_DCC_RETILE_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_RETILE_MASK /;"	d
AMD_FMT_MOD_DCC_RETILE_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_RETILE_SHIFT /;"	d
AMD_FMT_MOD_DCC_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_DCC_SHIFT /;"	d
AMD_FMT_MOD_GET	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_GET(/;"	d
AMD_FMT_MOD_PACKERS_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_PACKERS_MASK /;"	d
AMD_FMT_MOD_PACKERS_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_PACKERS_SHIFT /;"	d
AMD_FMT_MOD_PIPE_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_PIPE_MASK /;"	d
AMD_FMT_MOD_PIPE_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_PIPE_SHIFT /;"	d
AMD_FMT_MOD_PIPE_XOR_BITS_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_PIPE_XOR_BITS_MASK /;"	d
AMD_FMT_MOD_PIPE_XOR_BITS_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_PIPE_XOR_BITS_SHIFT /;"	d
AMD_FMT_MOD_RB_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_RB_MASK /;"	d
AMD_FMT_MOD_RB_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_RB_SHIFT /;"	d
AMD_FMT_MOD_SET	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_SET(/;"	d
AMD_FMT_MOD_TILE_GFX9_64K_D	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_GFX9_64K_D /;"	d
AMD_FMT_MOD_TILE_GFX9_64K_D_X	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_GFX9_64K_D_X /;"	d
AMD_FMT_MOD_TILE_GFX9_64K_R_X	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_GFX9_64K_R_X /;"	d
AMD_FMT_MOD_TILE_GFX9_64K_S	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_GFX9_64K_S /;"	d
AMD_FMT_MOD_TILE_GFX9_64K_S_X	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_GFX9_64K_S_X /;"	d
AMD_FMT_MOD_TILE_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_MASK /;"	d
AMD_FMT_MOD_TILE_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_SHIFT /;"	d
AMD_FMT_MOD_TILE_VERSION_MASK	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_VERSION_MASK /;"	d
AMD_FMT_MOD_TILE_VERSION_SHIFT	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_VERSION_SHIFT /;"	d
AMD_FMT_MOD_TILE_VER_GFX10	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_VER_GFX10 /;"	d
AMD_FMT_MOD_TILE_VER_GFX10_RBPLUS	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_VER_GFX10_RBPLUS /;"	d
AMD_FMT_MOD_TILE_VER_GFX9	include/drm/drm_fourcc.h	/^#define AMD_FMT_MOD_TILE_VER_GFX9 /;"	d
AMLOGIC_FBC_LAYOUT_BASIC	include/drm/drm_fourcc.h	/^#define AMLOGIC_FBC_LAYOUT_BASIC	/;"	d
AMLOGIC_FBC_LAYOUT_SCATTER	include/drm/drm_fourcc.h	/^#define AMLOGIC_FBC_LAYOUT_SCATTER	/;"	d
AMLOGIC_FBC_OPTION_MEM_SAVING	include/drm/drm_fourcc.h	/^#define AMLOGIC_FBC_OPTION_MEM_SAVING	/;"	d
AO_REQUIRE_CAS	xf86atomic.h	/^#define AO_REQUIRE_CAS$/;"	d
APPEND	etnaviv/etnaviv_cmd_stream.c	/^#define APPEND(/;"	d	file:
APPEND	freedreno/msm/msm_priv.h	/^#define APPEND(/;"	d
ARRAY_SIZE	etnaviv/etnaviv_priv.h	/^#define ARRAY_SIZE(/;"	d
ARRAY_SIZE	freedreno/freedreno_priv.h	/^#define ARRAY_SIZE(/;"	d
ARRAY_SIZE	intel/intel_bufmgr_gem.c	/^#define ARRAY_SIZE(/;"	d	file:
ARRAY_SIZE	intel/intel_decode.c	/^#define ARRAY_SIZE(/;"	d	file:
ARRAY_SIZE	tests/util/common.h	/^#define ARRAY_SIZE(/;"	d
ARRAY_SIZE	xf86drm.c	/^#define ARRAY_SIZE(/;"	d	file:
AUB_DUMP_BMP_FORMAT_8BIT	intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_8BIT = 1,$/;"	e	enum:aub_dump_bmp_format
AUB_DUMP_BMP_FORMAT_ARGB_0888	intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_ARGB_0888 = 6,$/;"	e	enum:aub_dump_bmp_format
AUB_DUMP_BMP_FORMAT_ARGB_4444	intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_ARGB_4444 = 4,$/;"	e	enum:aub_dump_bmp_format
AUB_DUMP_BMP_FORMAT_ARGB_8888	intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_ARGB_8888 = 7,$/;"	e	enum:aub_dump_bmp_format
AUB_HEADER_MAJOR_SHIFT	intel/intel_aub.h	/^# define AUB_HEADER_MAJOR_SHIFT	/;"	d
AUB_HEADER_MINOR_SHIFT	intel/intel_aub.h	/^# define AUB_HEADER_MINOR_SHIFT	/;"	d
AUB_MI_BATCH_BUFFER_START	intel/intel_aub.h	/^#define AUB_MI_BATCH_BUFFER_START /;"	d
AUB_MI_NOOP	intel/intel_aub.h	/^#define AUB_MI_NOOP	/;"	d
AUB_PIPE_CONTROL	intel/intel_aub.h	/^#define AUB_PIPE_CONTROL	/;"	d
AUB_TRACE_ADDRESS_SPACE_MASK	intel/intel_aub.h	/^#define AUB_TRACE_ADDRESS_SPACE_MASK	/;"	d
AUB_TRACE_BINDING_TABLE	intel/intel_aub.h	/^   AUB_TRACE_BINDING_TABLE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_SURFACE, 0x100),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_BLEND_STATE	intel/intel_aub.h	/^   AUB_TRACE_BLEND_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0x16),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_CC_STATE	intel/intel_aub.h	/^   AUB_TRACE_CC_STATE =			ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 6),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_CC_VP_STATE	intel/intel_aub.h	/^   AUB_TRACE_CC_VP_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0x9),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_CLIP_STATE	intel/intel_aub.h	/^   AUB_TRACE_CLIP_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 3),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_CLIP_VP_STATE	intel/intel_aub.h	/^   AUB_TRACE_CLIP_VP_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 7),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_DEPTH_STENCIL_STATE	intel/intel_aub.h	/^   AUB_TRACE_DEPTH_STENCIL_STATE =	ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0x17),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_GS_STATE	intel/intel_aub.h	/^   AUB_TRACE_GS_STATE =			ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 2),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_KERNEL_INSTRUCTIONS	intel/intel_aub.h	/^   AUB_TRACE_KERNEL_INSTRUCTIONS =	ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0xb),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_MEMTYPE_GTT	intel/intel_aub.h	/^#define AUB_TRACE_MEMTYPE_GTT	/;"	d
AUB_TRACE_MEMTYPE_GTT_ENTRY	intel/intel_aub.h	/^#define AUB_TRACE_MEMTYPE_GTT_ENTRY /;"	d
AUB_TRACE_MEMTYPE_LOCAL	intel/intel_aub.h	/^#define AUB_TRACE_MEMTYPE_LOCAL	/;"	d
AUB_TRACE_MEMTYPE_NONLOCAL	intel/intel_aub.h	/^#define AUB_TRACE_MEMTYPE_NONLOCAL	/;"	d
AUB_TRACE_MEMTYPE_PCI	intel/intel_aub.h	/^#define AUB_TRACE_MEMTYPE_PCI	/;"	d
AUB_TRACE_OPERATION_MASK	intel/intel_aub.h	/^#define AUB_TRACE_OPERATION_MASK	/;"	d
AUB_TRACE_OP_COMMAND_WRITE	intel/intel_aub.h	/^#define AUB_TRACE_OP_COMMAND_WRITE	/;"	d
AUB_TRACE_OP_COMMENT	intel/intel_aub.h	/^#define AUB_TRACE_OP_COMMENT	/;"	d
AUB_TRACE_OP_DATA_WRITE	intel/intel_aub.h	/^#define AUB_TRACE_OP_DATA_WRITE	/;"	d
AUB_TRACE_OP_MMIO_WRITE	intel/intel_aub.h	/^#define AUB_TRACE_OP_MMIO_WRITE	/;"	d
AUB_TRACE_SAMPLER_DEFAULT_COLOR	intel/intel_aub.h	/^   AUB_TRACE_SAMPLER_DEFAULT_COLOR =	ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0xd),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_SAMPLER_STATE	intel/intel_aub.h	/^   AUB_TRACE_SAMPLER_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0xa),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_SCISSOR_STATE	intel/intel_aub.h	/^   AUB_TRACE_SCISSOR_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0x15),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_SCRATCH_SPACE	intel/intel_aub.h	/^   AUB_TRACE_SCRATCH_SPACE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 0xc),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_SF_STATE	intel/intel_aub.h	/^   AUB_TRACE_SF_STATE =			ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 4),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_SF_VP_STATE	intel/intel_aub.h	/^   AUB_TRACE_SF_VP_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 8),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_SUBTYPE	intel/intel_aub.h	/^static inline uint32_t AUB_TRACE_SUBTYPE(enum aub_state_struct_type ss_type)$/;"	f	typeref:typename:uint32_t
AUB_TRACE_SURFACE_STATE	intel/intel_aub.h	/^   AUB_TRACE_SURFACE_STATE =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_SURFACE, 0x200),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_TYPE	intel/intel_aub.h	/^static inline uint32_t AUB_TRACE_TYPE(enum aub_state_struct_type ss_type)$/;"	f	typeref:typename:uint32_t
AUB_TRACE_TYPE_1D_MAP	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_1D_MAP	/;"	d
AUB_TRACE_TYPE_2D_MAP	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_2D_MAP	/;"	d
AUB_TRACE_TYPE_BATCH	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_BATCH	/;"	d
AUB_TRACE_TYPE_CONSTANT_BUFFER	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_CONSTANT_BUFFER	/;"	d
AUB_TRACE_TYPE_CONSTANT_URB	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_CONSTANT_URB	/;"	d
AUB_TRACE_TYPE_CUBE_MAP	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_CUBE_MAP	/;"	d
AUB_TRACE_TYPE_GENERAL	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_GENERAL	/;"	d
AUB_TRACE_TYPE_INDEX_BUFFER	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_INDEX_BUFFER	/;"	d
AUB_TRACE_TYPE_MASK	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_MASK	/;"	d
AUB_TRACE_TYPE_NOTYPE	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_NOTYPE	/;"	d
AUB_TRACE_TYPE_RING_HWB	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_RING_HWB	/;"	d
AUB_TRACE_TYPE_RING_PRB0	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_RING_PRB0	/;"	d
AUB_TRACE_TYPE_RING_PRB1	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_RING_PRB1	/;"	d
AUB_TRACE_TYPE_RING_PRB2	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_RING_PRB2	/;"	d
AUB_TRACE_TYPE_SURFACE	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_SURFACE	/;"	d
AUB_TRACE_TYPE_VERTEX_BUFFER	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_VERTEX_BUFFER	/;"	d
AUB_TRACE_TYPE_VOLUME_MAP	intel/intel_aub.h	/^#define AUB_TRACE_TYPE_VOLUME_MAP	/;"	d
AUB_TRACE_VERTEX_BUFFER	intel/intel_aub.h	/^   AUB_TRACE_VERTEX_BUFFER =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_VERTEX_BUFFER, 0),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_VS_CONSTANTS	intel/intel_aub.h	/^   AUB_TRACE_VS_CONSTANTS =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_CONSTANT_BUFFER, 0),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_VS_STATE	intel/intel_aub.h	/^   AUB_TRACE_VS_STATE =			ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 1),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_WM_CONSTANTS	intel/intel_aub.h	/^   AUB_TRACE_WM_CONSTANTS =		ENCODE_SS_TYPE(AUB_TRACE_TYPE_CONSTANT_BUFFER, 1),$/;"	e	enum:aub_state_struct_type
AUB_TRACE_WM_STATE	intel/intel_aub.h	/^   AUB_TRACE_WM_STATE =			ENCODE_SS_TYPE(AUB_TRACE_TYPE_GENERAL, 5),$/;"	e	enum:aub_state_struct_type
AXI_MODE_REG	exynos/fimg2d_reg.h	/^#define AXI_MODE_REG	/;"	d
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIAuthConnection	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICloseConnection	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICloseFullScreen	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICreateContext	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICreateDrawable	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIDestroyContext	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIDestroyDrawable	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIGetClientDriverName	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIGetDeviceInfo	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIGetDrawableInfo	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIOpenConnection	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIOpenFullScreen	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIQueryVersion	typeref:typename:CARD16 length
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 majorVersion B16;	       \/* major version of DRI protocol *\/$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD16 majorVersion
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 minorVersion B16;	       \/* minor version of DRI protocol *\/$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD16 minorVersion
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD16 sequenceNumber
B16	tests/ttmtest/src/xf86dristr.h	/^    INT16 backX B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:INT16 backX
B16	tests/ttmtest/src/xf86dristr.h	/^    INT16 backY B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:INT16 backY
B16	tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableHeight B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:INT16 drawableHeight
B16	tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableWidth B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:INT16 drawableWidth
B16	tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableX B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:INT16 drawableX
B16	tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableY B16;$/;"	m	struct:__anon1e52787c0808	typeref:typename:INT16 drawableY
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 authenticated B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 authenticated
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 busIdStringLength B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 busIdStringLength
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 clientDriverNameLength B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 clientDriverNameLength
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 context B32;$/;"	m	struct:_XF86DRICreateContext	typeref:typename:CARD32 context
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 context B32;$/;"	m	struct:_XF86DRIDestroyContext	typeref:typename:CARD32 context
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 ddxDriverMajorVersion B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 ddxDriverMajorVersion
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 ddxDriverMinorVersion B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 ddxDriverMinorVersion
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 ddxDriverPatchVersion B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 ddxDriverPatchVersion
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 devPrivateSize B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 devPrivateSize
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRICloseFullScreen	typeref:typename:CARD32 drawable
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRICreateDrawable	typeref:typename:CARD32 drawable
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRIDestroyDrawable	typeref:typename:CARD32 drawable
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRIGetDrawableInfo	typeref:typename:CARD32 drawable
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRIOpenFullScreen	typeref:typename:CARD32 drawable
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawableTableIndex B32;$/;"	m	struct:__anon1e52787c0808	typeref:typename:CARD32 drawableTableIndex
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawableTableStamp B32;$/;"	m	struct:__anon1e52787c0808	typeref:typename:CARD32 drawableTableStamp
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 framebufferOrigin B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 framebufferOrigin
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 framebufferSize B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 framebufferSize
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 framebufferStride B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 framebufferStride
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 hFrameBufferHigh B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 hFrameBufferHigh
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 hFrameBufferLow B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 hFrameBufferLow
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 hHWContext B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 hHWContext
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 hHWDrawable B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 hHWDrawable
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 hSAREAHigh B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 hSAREAHigh
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 hSAREALow B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 hSAREALow
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 isFullScreen B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 isFullScreen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0808	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0908	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 length
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 magic B32;$/;"	m	struct:_XF86DRIAuthConnection	typeref:typename:CARD32 magic
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 numBackClipRects B32;$/;"	m	struct:__anon1e52787c0808	typeref:typename:CARD32 numBackClipRects
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 numClipRects B32;$/;"	m	struct:__anon1e52787c0808	typeref:typename:CARD32 numClipRects
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 pad2
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 pad2
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 pad2
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 pad2
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 pad2
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD32 pad3
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 pad3
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 pad3
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 pad3
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 pad3
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 pad3
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD32 pad4
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 pad4
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 pad4
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 pad4
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 pad4
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 pad4
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 pad5
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0408	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0508	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0608	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0708	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 pad6
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad7 B32;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD32 pad7
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad7 B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 pad7
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad7 B32;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:CARD32 pad7
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad8 B32;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD32 pad8
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad8 B32;$/;"	m	struct:__anon1e52787c0308	typeref:typename:CARD32 pad8
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad9 B32;$/;"	m	struct:__anon1e52787c0208	typeref:typename:CARD32 pad9
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 patchVersion B32;	       \/* patch version of DRI protocol *\/$/;"	m	struct:__anon1e52787c0108	typeref:typename:CARD32 patchVersion
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIAuthConnection	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICloseConnection	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICloseFullScreen	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICreateContext	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICreateDrawable	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIDestroyContext	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIDestroyDrawable	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIGetClientDriverName	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIGetDeviceInfo	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIGetDrawableInfo	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIOpenConnection	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIOpenFullScreen	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable	typeref:typename:CARD32 screen
B32	tests/ttmtest/src/xf86dristr.h	/^    CARD32 visual B32;$/;"	m	struct:_XF86DRICreateContext	typeref:typename:CARD32 visual
BASIC_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define BASIC_TESTS_STR /;"	d	file:
BDW_IRIS	intel/intel_chipset.h	/^#define BDW_IRIS	/;"	d
BDW_SERVER	intel/intel_chipset.h	/^#define BDW_SERVER	/;"	d
BDW_SPARE	intel/intel_chipset.h	/^#define BDW_SPARE	/;"	d
BDW_ULT	intel/intel_chipset.h	/^#define BDW_ULT	/;"	d
BDW_ULX	intel/intel_chipset.h	/^#define BDW_ULX	/;"	d
BDW_WORKSTATION	intel/intel_chipset.h	/^#define BDW_WORKSTATION	/;"	d
BG_COLOR_REG	exynos/fimg2d_reg.h	/^#define BG_COLOR_REG	/;"	d
BITBLT_COMMAND_REG	exynos/fimg2d_reg.h	/^#define BITBLT_COMMAND_REG	/;"	d
BITBLT_START_REG	exynos/fimg2d_reg.h	/^#define BITBLT_START_REG	/;"	d
BLEND_FUNCTION_REG	exynos/fimg2d_reg.h	/^#define BLEND_FUNCTION_REG	/;"	d
BLUE	tests/util/pattern.c	/^#define BLUE /;"	d	file:
BMP_DUMP_H	tests/etnaviv/write_bmp.h	/^#define BMP_DUMP_H /;"	d
BM_CKFATAL	tests/ttmtest/src/ttmtest.c	/^#define BM_CKFATAL(/;"	d	file:
BM_NO_BACKING_STORE	intel/intel_bufmgr_fake.c	/^#define BM_NO_BACKING_STORE	/;"	d	file:
BM_NO_FENCE_SUBDATA	intel/intel_bufmgr_fake.c	/^#define BM_NO_FENCE_SUBDATA	/;"	d	file:
BM_PINNED	intel/intel_bufmgr_fake.c	/^#define BM_PINNED	/;"	d	file:
BOF_H	radeon/bof.h	/^#define BOF_H$/;"	d
BOF_TYPE_ARRAY	radeon/bof.h	/^#define BOF_TYPE_ARRAY	/;"	d
BOF_TYPE_BLOB	radeon/bof.h	/^#define BOF_TYPE_BLOB	/;"	d
BOF_TYPE_INT32	radeon/bof.h	/^#define BOF_TYPE_INT32	/;"	d
BOF_TYPE_NULL	radeon/bof.h	/^#define BOF_TYPE_NULL	/;"	d
BOF_TYPE_OBJECT	radeon/bof.h	/^#define BOF_TYPE_OBJECT	/;"	d
BOF_TYPE_STRING	radeon/bof.h	/^#define BOF_TYPE_STRING	/;"	d
BO_ALLOC_FOR_RENDER	intel/intel_bufmgr.h	/^#define BO_ALLOC_FOR_RENDER /;"	d
BO_CACHE	freedreno/freedreno_priv.h	/^		BO_CACHE = 1,$/;"	e	enum:fd_bo::__anon72ef713e0103
BO_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define BO_TESTS_STR /;"	d	file:
BS_COLOR_REG	exynos/fimg2d_reg.h	/^#define BS_COLOR_REG	/;"	d
BUFFER_ALIGN	tests/amdgpu/bo_tests.c	/^#define BUFFER_ALIGN /;"	d	file:
BUFFER_FAIL	intel/intel_decode.c	/^#define BUFFER_FAIL(/;"	d	file:
BUFFER_SIZE	tests/amdgpu/basic_tests.c	/^#define BUFFER_SIZE /;"	d	file:
BUFFER_SIZE	tests/amdgpu/bo_tests.c	/^#define BUFFER_SIZE /;"	d	file:
BusID	xf86drm.c	/^	char *BusID;$/;"	m	struct:__anon0ab21c850108	typeref:typename:char *	file:
CAM_PIX_FMT	tests/camera_test/v4l2_test.c	/^#define CAM_PIX_FMT /;"	d	file:
CAPTURE_FILE	tests/camera_test/v4l2_test.c	/^#define CAPTURE_FILE /;"	d	file:
CHECK_RET_RETURN	tests/kmstest/main.c	/^#define CHECK_RET_RETURN(/;"	d	file:
CHIPSET	radeon/radeon_surface.c	/^#define CHIPSET(/;"	d	file:
CHIP_ARUBA	radeon/radeon_surface.c	/^    CHIP_ARUBA,$/;"	e	enum:radeon_family	file:
CHIP_BARTS	radeon/radeon_surface.c	/^    CHIP_BARTS,$/;"	e	enum:radeon_family	file:
CHIP_BONAIRE	radeon/radeon_surface.c	/^    CHIP_BONAIRE,$/;"	e	enum:radeon_family	file:
CHIP_CAICOS	radeon/radeon_surface.c	/^    CHIP_CAICOS,$/;"	e	enum:radeon_family	file:
CHIP_CAYMAN	radeon/radeon_surface.c	/^    CHIP_CAYMAN,$/;"	e	enum:radeon_family	file:
CHIP_CEDAR	radeon/radeon_surface.c	/^    CHIP_CEDAR,$/;"	e	enum:radeon_family	file:
CHIP_CYPRESS	radeon/radeon_surface.c	/^    CHIP_CYPRESS,$/;"	e	enum:radeon_family	file:
CHIP_HAINAN	radeon/radeon_surface.c	/^    CHIP_HAINAN,$/;"	e	enum:radeon_family	file:
CHIP_HAWAII	radeon/radeon_surface.c	/^    CHIP_HAWAII,$/;"	e	enum:radeon_family	file:
CHIP_HEMLOCK	radeon/radeon_surface.c	/^    CHIP_HEMLOCK,$/;"	e	enum:radeon_family	file:
CHIP_JUNIPER	radeon/radeon_surface.c	/^    CHIP_JUNIPER,$/;"	e	enum:radeon_family	file:
CHIP_KABINI	radeon/radeon_surface.c	/^    CHIP_KABINI,$/;"	e	enum:radeon_family	file:
CHIP_KAVERI	radeon/radeon_surface.c	/^    CHIP_KAVERI,$/;"	e	enum:radeon_family	file:
CHIP_LAST	radeon/radeon_surface.c	/^    CHIP_LAST,$/;"	e	enum:radeon_family	file:
CHIP_MULLINS	radeon/radeon_surface.c	/^    CHIP_MULLINS,$/;"	e	enum:radeon_family	file:
CHIP_OLAND	radeon/radeon_surface.c	/^    CHIP_OLAND,$/;"	e	enum:radeon_family	file:
CHIP_PALM	radeon/radeon_surface.c	/^    CHIP_PALM,$/;"	e	enum:radeon_family	file:
CHIP_PITCAIRN	radeon/radeon_surface.c	/^    CHIP_PITCAIRN,$/;"	e	enum:radeon_family	file:
CHIP_R600	radeon/radeon_surface.c	/^    CHIP_R600,$/;"	e	enum:radeon_family	file:
CHIP_REDWOOD	radeon/radeon_surface.c	/^    CHIP_REDWOOD,$/;"	e	enum:radeon_family	file:
CHIP_RS780	radeon/radeon_surface.c	/^    CHIP_RS780,$/;"	e	enum:radeon_family	file:
CHIP_RS880	radeon/radeon_surface.c	/^    CHIP_RS880,$/;"	e	enum:radeon_family	file:
CHIP_RV610	radeon/radeon_surface.c	/^    CHIP_RV610,$/;"	e	enum:radeon_family	file:
CHIP_RV620	radeon/radeon_surface.c	/^    CHIP_RV620,$/;"	e	enum:radeon_family	file:
CHIP_RV630	radeon/radeon_surface.c	/^    CHIP_RV630,$/;"	e	enum:radeon_family	file:
CHIP_RV635	radeon/radeon_surface.c	/^    CHIP_RV635,$/;"	e	enum:radeon_family	file:
CHIP_RV670	radeon/radeon_surface.c	/^    CHIP_RV670,$/;"	e	enum:radeon_family	file:
CHIP_RV710	radeon/radeon_surface.c	/^    CHIP_RV710,$/;"	e	enum:radeon_family	file:
CHIP_RV730	radeon/radeon_surface.c	/^    CHIP_RV730,$/;"	e	enum:radeon_family	file:
CHIP_RV740	radeon/radeon_surface.c	/^    CHIP_RV740,$/;"	e	enum:radeon_family	file:
CHIP_RV770	radeon/radeon_surface.c	/^    CHIP_RV770,$/;"	e	enum:radeon_family	file:
CHIP_SUMO	radeon/radeon_surface.c	/^    CHIP_SUMO,$/;"	e	enum:radeon_family	file:
CHIP_SUMO2	radeon/radeon_surface.c	/^    CHIP_SUMO2,$/;"	e	enum:radeon_family	file:
CHIP_TAHITI	radeon/radeon_surface.c	/^    CHIP_TAHITI,$/;"	e	enum:radeon_family	file:
CHIP_TURKS	radeon/radeon_surface.c	/^    CHIP_TURKS,$/;"	e	enum:radeon_family	file:
CHIP_UNKNOWN	radeon/radeon_surface.c	/^    CHIP_UNKNOWN,$/;"	e	enum:radeon_family	file:
CHIP_VERDE	radeon/radeon_surface.c	/^    CHIP_VERDE,$/;"	e	enum:radeon_family	file:
CIK_TILE_MODE_COLOR_2D	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_COLOR_2D	/;"	d	file:
CIK_TILE_MODE_COLOR_2D_SCANOUT	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_COLOR_2D_SCANOUT	/;"	d	file:
CIK_TILE_MODE_DEPTH_STENCIL_1D	include/drm/radeon_drm.h	/^#define CIK_TILE_MODE_DEPTH_STENCIL_1D	/;"	d
CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_128	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_128 /;"	d	file:
CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_256	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_256 /;"	d	file:
CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_512	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_512 /;"	d	file:
CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_64	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_64 /;"	d	file:
CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_ROW_SIZE	radeon/radeon_surface.c	/^#define CIK_TILE_MODE_DEPTH_STENCIL_2D_TILESPLIT_ROW_SIZE /;"	d	file:
CIK__BANK_HEIGHT__1	radeon/radeon_surface.c	/^#define     CIK__BANK_HEIGHT__1 /;"	d	file:
CIK__BANK_HEIGHT__2	radeon/radeon_surface.c	/^#define     CIK__BANK_HEIGHT__2 /;"	d	file:
CIK__BANK_HEIGHT__4	radeon/radeon_surface.c	/^#define     CIK__BANK_HEIGHT__4 /;"	d	file:
CIK__BANK_HEIGHT__8	radeon/radeon_surface.c	/^#define     CIK__BANK_HEIGHT__8 /;"	d	file:
CIK__BANK_WIDTH__1	radeon/radeon_surface.c	/^#define     CIK__BANK_WIDTH__1 /;"	d	file:
CIK__BANK_WIDTH__2	radeon/radeon_surface.c	/^#define     CIK__BANK_WIDTH__2 /;"	d	file:
CIK__BANK_WIDTH__4	radeon/radeon_surface.c	/^#define     CIK__BANK_WIDTH__4 /;"	d	file:
CIK__BANK_WIDTH__8	radeon/radeon_surface.c	/^#define     CIK__BANK_WIDTH__8 /;"	d	file:
CIK__GB_MACROTILE_MODE__BANK_HEIGHT	radeon/radeon_surface.c	/^#define CIK__GB_MACROTILE_MODE__BANK_HEIGHT(/;"	d	file:
CIK__GB_MACROTILE_MODE__BANK_WIDTH	radeon/radeon_surface.c	/^#define CIK__GB_MACROTILE_MODE__BANK_WIDTH(/;"	d	file:
CIK__GB_MACROTILE_MODE__MACRO_TILE_ASPECT	radeon/radeon_surface.c	/^#define CIK__GB_MACROTILE_MODE__MACRO_TILE_ASPECT(/;"	d	file:
CIK__GB_MACROTILE_MODE__NUM_BANKS	radeon/radeon_surface.c	/^#define CIK__GB_MACROTILE_MODE__NUM_BANKS(/;"	d	file:
CIK__GB_TILE_MODE__PIPE_CONFIG	radeon/radeon_surface.c	/^#define CIK__GB_TILE_MODE__PIPE_CONFIG(/;"	d	file:
CIK__GB_TILE_MODE__SAMPLE_SPLIT	radeon/radeon_surface.c	/^#define CIK__GB_TILE_MODE__SAMPLE_SPLIT(/;"	d	file:
CIK__GB_TILE_MODE__TILE_SPLIT	radeon/radeon_surface.c	/^#define CIK__GB_TILE_MODE__TILE_SPLIT(/;"	d	file:
CIK__MACRO_TILE_ASPECT__1	radeon/radeon_surface.c	/^#define     CIK__MACRO_TILE_ASPECT__1 /;"	d	file:
CIK__MACRO_TILE_ASPECT__2	radeon/radeon_surface.c	/^#define     CIK__MACRO_TILE_ASPECT__2 /;"	d	file:
CIK__MACRO_TILE_ASPECT__4	radeon/radeon_surface.c	/^#define     CIK__MACRO_TILE_ASPECT__4 /;"	d	file:
CIK__MACRO_TILE_ASPECT__8	radeon/radeon_surface.c	/^#define     CIK__MACRO_TILE_ASPECT__8 /;"	d	file:
CIK__NUM_BANKS__16_BANK	radeon/radeon_surface.c	/^#define     CIK__NUM_BANKS__16_BANK /;"	d	file:
CIK__NUM_BANKS__2_BANK	radeon/radeon_surface.c	/^#define     CIK__NUM_BANKS__2_BANK /;"	d	file:
CIK__NUM_BANKS__4_BANK	radeon/radeon_surface.c	/^#define     CIK__NUM_BANKS__4_BANK /;"	d	file:
CIK__NUM_BANKS__8_BANK	radeon/radeon_surface.c	/^#define     CIK__NUM_BANKS__8_BANK /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_16X16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_16X16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_8X16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P16_32X32_8X16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P2	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P2 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P4_16x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_16x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P4_16x32	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_16x32 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P4_32x32	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_32x32 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P4_8x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P4_8x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16 /;"	d	file:
CIK__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32	radeon/radeon_surface.c	/^#define     CIK__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32 /;"	d	file:
CIK__SAMPLE_SPLIT__1	radeon/radeon_surface.c	/^#define     CIK__SAMPLE_SPLIT__1 /;"	d	file:
CIK__SAMPLE_SPLIT__2	radeon/radeon_surface.c	/^#define     CIK__SAMPLE_SPLIT__2 /;"	d	file:
CIK__SAMPLE_SPLIT__4	radeon/radeon_surface.c	/^#define     CIK__SAMPLE_SPLIT__4 /;"	d	file:
CIK__SAMPLE_SPLIT__8	radeon/radeon_surface.c	/^#define     CIK__SAMPLE_SPLIT__8 /;"	d	file:
CIK__TILE_SPLIT__1024B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__1024B /;"	d	file:
CIK__TILE_SPLIT__128B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__128B /;"	d	file:
CIK__TILE_SPLIT__2048B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__2048B /;"	d	file:
CIK__TILE_SPLIT__256B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__256B /;"	d	file:
CIK__TILE_SPLIT__4096B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__4096B /;"	d	file:
CIK__TILE_SPLIT__512B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__512B /;"	d	file:
CIK__TILE_SPLIT__64B	radeon/radeon_surface.c	/^#define     CIK__TILE_SPLIT__64B /;"	d	file:
CLEAR_DEPTH	include/drm/radeon_drm.h	/^#define CLEAR_DEPTH	/;"	d
CLEAR_X1	include/drm/radeon_drm.h	/^#define CLEAR_X1	/;"	d
CLEAR_X2	include/drm/radeon_drm.h	/^#define CLEAR_X2	/;"	d
CLEAR_Y1	include/drm/radeon_drm.h	/^#define CLEAR_Y1	/;"	d
CLEAR_Y2	include/drm/radeon_drm.h	/^#define CLEAR_Y2	/;"	d
CMDSTREAM_XML	tests/etnaviv/cmdstream.xml.h	/^#define CMDSTREAM_XML$/;"	d
CMD_AUB	intel/intel_aub.h	/^#define CMD_AUB	/;"	d
CMD_AUB_DUMP_BMP	intel/intel_aub.h	/^#define CMD_AUB_DUMP_BMP /;"	d
CMD_AUB_HEADER	intel/intel_aub.h	/^#define CMD_AUB_HEADER	/;"	d
CMD_AUB_TRACE_HEADER_BLOCK	intel/intel_aub.h	/^#define CMD_AUB_TRACE_HEADER_BLOCK /;"	d
CODE_OFFSET	tests/amdgpu/basic_tests.c	/^#define CODE_OFFSET /;"	d	file:
CONTEXT_CONTROL_LOAD_CE_RAM	tests/amdgpu/basic_tests.c	/^#define     CONTEXT_CONTROL_LOAD_CE_RAM(/;"	d	file:
CONTEXT_CONTROL_LOAD_ENABLE	tests/amdgpu/basic_tests.c	/^#define     CONTEXT_CONTROL_LOAD_ENABLE(/;"	d	file:
CONTEXT_CONTROL_SHADOW_ENABLE	tests/amdgpu/basic_tests.c	/^#define     CONTEXT_CONTROL_SHADOW_ENABLE(/;"	d	file:
CP_PACKET0_GET_REG	tests/amdgpu/basic_tests.c	/^#define CP_PACKET0_GET_REG(/;"	d	file:
CP_PACKET2	tests/amdgpu/basic_tests.c	/^#define CP_PACKET2	/;"	d	file:
CP_PACKET3_GET_OPCODE	tests/amdgpu/basic_tests.c	/^#define CP_PACKET3_GET_OPCODE(/;"	d	file:
CP_PACKET_GET_COUNT	tests/amdgpu/basic_tests.c	/^#define CP_PACKET_GET_COUNT(/;"	d	file:
CP_PACKET_GET_TYPE	tests/amdgpu/basic_tests.c	/^#define CP_PACKET_GET_TYPE(/;"	d	file:
CS_BOF_DUMP	radeon/radeon_cs_gem.c	/^#define CS_BOF_DUMP /;"	d	file:
CS_BUFFERCLEAR	tests/amdgpu/basic_tests.c	/^	CS_BUFFERCLEAR,$/;"	e	enum:cs_type	file:
CS_BUFFERCOPY	tests/amdgpu/basic_tests.c	/^	CS_BUFFERCOPY$/;"	e	enum:cs_type	file:
CS_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define CS_TESTS_STR /;"	d	file:
CW_LT_REG	exynos/fimg2d_reg.h	/^#define CW_LT_REG	/;"	d
CW_RB_REG	exynos/fimg2d_reg.h	/^#define CW_RB_REG	/;"	d
DATA_OFFSET	tests/amdgpu/basic_tests.c	/^#define DATA_OFFSET /;"	d	file:
DBG	intel/intel_bufmgr_fake.c	/^#define DBG(/;"	d	file:
DBG	intel/intel_bufmgr_gem.c	/^#define DBG(/;"	d	file:
DEADLOCK_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define DEADLOCK_TESTS_STR /;"	d	file:
DEBUG_HANDSHAKE_ACK	intel/intel_debug.h	/^#define DEBUG_HANDSHAKE_ACK /;"	d
DEBUG_HANDSHAKE_VERSION	intel/intel_debug.h	/^#define DEBUG_HANDSHAKE_VERSION /;"	d
DEBUG_MSG	etnaviv/etnaviv_priv.h	/^#define DEBUG_MSG(/;"	d
DEBUG_MSG	freedreno/freedreno_priv.h	/^#define DEBUG_MSG(/;"	d
DECLARE_ARRAY	freedreno/msm/msm_priv.h	/^#define DECLARE_ARRAY(/;"	d
DECLTYPE	intel/uthash.h	/^#define DECLTYPE(/;"	d
DECLTYPE_ASSIGN	intel/uthash.h	/^#define DECLTYPE_ASSIGN(/;"	d
DEFAULT_RAS_BLOCK_MASK_BASIC	tests/amdgpu/ras_tests.c	/^#define DEFAULT_RAS_BLOCK_MASK_BASIC /;"	d	file:
DEFAULT_RAS_BLOCK_MASK_INJECT	tests/amdgpu/ras_tests.c	/^#define DEFAULT_RAS_BLOCK_MASK_INJECT /;"	d	file:
DEFAULT_RAS_BLOCK_MASK_QUERY	tests/amdgpu/ras_tests.c	/^#define DEFAULT_RAS_BLOCK_MASK_QUERY /;"	d	file:
DEV_PATH	tests/camera_test/v4l2_test.c	/^#define DEV_PATH /;"	d	file:
DE_BLENDMODE_COLOR	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_COLOR	/;"	d
DE_BLENDMODE_COLOR_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_COLOR_INVERSED	/;"	d
DE_BLENDMODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_INVERSED	/;"	d
DE_BLENDMODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_NORMAL	/;"	d
DE_BLENDMODE_ONE	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_ONE	/;"	d
DE_BLENDMODE_SATURATED_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_SATURATED_ALPHA	/;"	d
DE_BLENDMODE_SATURATED_DEST_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_SATURATED_DEST_ALPHA	/;"	d
DE_BLENDMODE_ZERO	tests/etnaviv/state_2d.xml.h	/^#define DE_BLENDMODE_ZERO	/;"	d
DE_COLOR_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_ALPHA(/;"	d
DE_COLOR_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_ALPHA__MASK	/;"	d
DE_COLOR_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_ALPHA__SHIFT	/;"	d
DE_COLOR_BLUE	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_BLUE(/;"	d
DE_COLOR_BLUE__MASK	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_BLUE__MASK	/;"	d
DE_COLOR_BLUE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_BLUE__SHIFT	/;"	d
DE_COLOR_GREEN	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_GREEN(/;"	d
DE_COLOR_GREEN__MASK	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_GREEN__MASK	/;"	d
DE_COLOR_GREEN__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_GREEN__SHIFT	/;"	d
DE_COLOR_RED	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_RED(/;"	d
DE_COLOR_RED__MASK	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_RED__MASK	/;"	d
DE_COLOR_RED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define DE_COLOR_RED__SHIFT	/;"	d
DE_COMPONENT_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define DE_COMPONENT_ALPHA	/;"	d
DE_COMPONENT_BLUE	tests/etnaviv/state_2d.xml.h	/^#define DE_COMPONENT_BLUE	/;"	d
DE_COMPONENT_GREEN	tests/etnaviv/state_2d.xml.h	/^#define DE_COMPONENT_GREEN	/;"	d
DE_COMPONENT_RED	tests/etnaviv/state_2d.xml.h	/^#define DE_COMPONENT_RED	/;"	d
DE_FORMAT_A1R5G5B5	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_A1R5G5B5	/;"	d
DE_FORMAT_A4R4G4B4	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_A4R4G4B4	/;"	d
DE_FORMAT_A8	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_A8	/;"	d
DE_FORMAT_A8R8G8B8	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_A8R8G8B8	/;"	d
DE_FORMAT_INDEX8	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_INDEX8	/;"	d
DE_FORMAT_MONOCHROME	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_MONOCHROME	/;"	d
DE_FORMAT_NV12	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_NV12	/;"	d
DE_FORMAT_NV16	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_NV16	/;"	d
DE_FORMAT_R5G6B5	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_R5G6B5	/;"	d
DE_FORMAT_RG16	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_RG16	/;"	d
DE_FORMAT_UYVY	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_UYVY	/;"	d
DE_FORMAT_X1R5G5B5	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_X1R5G5B5	/;"	d
DE_FORMAT_X4R4G4B4	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_X4R4G4B4	/;"	d
DE_FORMAT_X8R8G8B8	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_X8R8G8B8	/;"	d
DE_FORMAT_YUY2	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_YUY2	/;"	d
DE_FORMAT_YV12	tests/etnaviv/state_2d.xml.h	/^#define DE_FORMAT_YV12	/;"	d
DE_MIRROR_MODE_MIRROR_X	tests/etnaviv/state_2d.xml.h	/^#define DE_MIRROR_MODE_MIRROR_X	/;"	d
DE_MIRROR_MODE_MIRROR_XY	tests/etnaviv/state_2d.xml.h	/^#define DE_MIRROR_MODE_MIRROR_XY	/;"	d
DE_MIRROR_MODE_MIRROR_Y	tests/etnaviv/state_2d.xml.h	/^#define DE_MIRROR_MODE_MIRROR_Y	/;"	d
DE_MIRROR_MODE_NONE	tests/etnaviv/state_2d.xml.h	/^#define DE_MIRROR_MODE_NONE	/;"	d
DE_ROT_MODE_FLIP_X	tests/etnaviv/state_2d.xml.h	/^#define DE_ROT_MODE_FLIP_X	/;"	d
DE_ROT_MODE_FLIP_Y	tests/etnaviv/state_2d.xml.h	/^#define DE_ROT_MODE_FLIP_Y	/;"	d
DE_ROT_MODE_ROT0	tests/etnaviv/state_2d.xml.h	/^#define DE_ROT_MODE_ROT0	/;"	d
DE_ROT_MODE_ROT180	tests/etnaviv/state_2d.xml.h	/^#define DE_ROT_MODE_ROT180	/;"	d
DE_ROT_MODE_ROT270	tests/etnaviv/state_2d.xml.h	/^#define DE_ROT_MODE_ROT270	/;"	d
DE_ROT_MODE_ROT90	tests/etnaviv/state_2d.xml.h	/^#define DE_ROT_MODE_ROT90	/;"	d
DE_SWIZZLE_ABGR	tests/etnaviv/state_2d.xml.h	/^#define DE_SWIZZLE_ABGR	/;"	d
DE_SWIZZLE_ARGB	tests/etnaviv/state_2d.xml.h	/^#define DE_SWIZZLE_ARGB	/;"	d
DE_SWIZZLE_BGRA	tests/etnaviv/state_2d.xml.h	/^#define DE_SWIZZLE_BGRA	/;"	d
DE_SWIZZLE_RGBA	tests/etnaviv/state_2d.xml.h	/^#define DE_SWIZZLE_RGBA	/;"	d
DISPLAY_YUV	tests/modeset-showimg/modeset-showimg.c	/^#define DISPLAY_YUV /;"	d	file:
DIST_LIMIT	tests/hash.c	/^#define DIST_LIMIT /;"	d	file:
DMA_COMMAND_REG	exynos/fimg2d_reg.h	/^#define DMA_COMMAND_REG	/;"	d
DMA_EXE_LIST_NUM_REG	exynos/fimg2d_reg.h	/^#define DMA_EXE_LIST_NUM_REG	/;"	d
DMA_HOLD_CMD_REG	exynos/fimg2d_reg.h	/^#define DMA_HOLD_CMD_REG	/;"	d
DMA_SFR_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define DMA_SFR_BASE_ADDR_REG	/;"	d
DMA_STATUS_REG	exynos/fimg2d_reg.h	/^#define DMA_STATUS_REG	/;"	d
DR1	include/drm/i915_drm.h	/^	__u32 DR1;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u32
DR1	include/drm/i915_drm.h	/^	__u32 DR1;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u32
DR1	include/drm/i915_drm.h	/^	int DR1;		\/* hw flags for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:typename:int
DR1	include/drm/i915_drm.h	/^	int DR1;		\/* hw flags for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:typename:int
DR4	include/drm/i915_drm.h	/^	__u32 DR4;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u32
DR4	include/drm/i915_drm.h	/^	__u32 DR4;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u32
DR4	include/drm/i915_drm.h	/^	int DR4;		\/* window origin for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:typename:int
DR4	include/drm/i915_drm.h	/^	int DR4;		\/* window origin for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:typename:int
DRMINITLISTHEAD	libdrm_lists.h	/^#define DRMINITLISTHEAD(/;"	d
DRMLISTADD	libdrm_lists.h	/^#define DRMLISTADD(/;"	d
DRMLISTADDTAIL	libdrm_lists.h	/^#define DRMLISTADDTAIL(/;"	d
DRMLISTDEL	libdrm_lists.h	/^#define DRMLISTDEL(/;"	d
DRMLISTDELINIT	libdrm_lists.h	/^#define DRMLISTDELINIT(/;"	d
DRMLISTEMPTY	libdrm_lists.h	/^#define DRMLISTEMPTY(/;"	d
DRMLISTENTRY	libdrm_lists.h	/^#define DRMLISTENTRY(/;"	d
DRMLISTFOREACH	libdrm_lists.h	/^#define DRMLISTFOREACH(/;"	d
DRMLISTFOREACHENTRY	libdrm_lists.h	/^#define DRMLISTFOREACHENTRY(/;"	d
DRMLISTFOREACHENTRYSAFE	libdrm_lists.h	/^#define DRMLISTFOREACHENTRYSAFE(/;"	d
DRMLISTFOREACHSAFE	libdrm_lists.h	/^#define DRMLISTFOREACHSAFE(/;"	d
DRMLISTFOREACHSAFEREVERSE	libdrm_lists.h	/^#define DRMLISTFOREACHSAFEREVERSE(/;"	d
DRMLISTJOIN	libdrm_lists.h	/^#define DRMLISTJOIN(/;"	d
DRMLISTSINGLE	libdrm_lists.h	/^#define DRMLISTSINGLE(/;"	d
DRM_ADD_COMMAND	include/drm/drm.h	/^		DRM_ADD_COMMAND,$/;"	e	enum:drm_control::__anonc79843c30103
DRM_AGP	xf86drm.h	/^	DRM_AGP = 3, \/**< AGP\/GART *\/$/;"	e	enum:__anon0ab21c8a0203
DRM_AGP_BUFFER	xf86drm.h	/^	DRM_AGP_BUFFER = 0x02,$/;"	e	enum:__anon0ab21c8a0503
DRM_AGP_NO_HANDLE	xf86drm.h	/^#define DRM_AGP_NO_HANDLE /;"	d
DRM_AMDGPU_BO_LIST	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_BO_LIST	/;"	d
DRM_AMDGPU_CS	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_CS	/;"	d
DRM_AMDGPU_CTX	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_CTX	/;"	d
DRM_AMDGPU_FENCE_TO_HANDLE	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_FENCE_TO_HANDLE	/;"	d
DRM_AMDGPU_GEM_CREATE	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_CREATE	/;"	d
DRM_AMDGPU_GEM_METADATA	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_METADATA	/;"	d
DRM_AMDGPU_GEM_MMAP	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_MMAP	/;"	d
DRM_AMDGPU_GEM_OP	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_OP	/;"	d
DRM_AMDGPU_GEM_USERPTR	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_USERPTR	/;"	d
DRM_AMDGPU_GEM_VA	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_VA	/;"	d
DRM_AMDGPU_GEM_WAIT_IDLE	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_GEM_WAIT_IDLE	/;"	d
DRM_AMDGPU_INFO	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_INFO	/;"	d
DRM_AMDGPU_SCHED	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_SCHED	/;"	d
DRM_AMDGPU_VM	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_VM	/;"	d
DRM_AMDGPU_WAIT_CS	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_WAIT_CS	/;"	d
DRM_AMDGPU_WAIT_FENCES	include/drm/amdgpu_drm.h	/^#define DRM_AMDGPU_WAIT_FENCES	/;"	d
DRM_BUS_HOST1X	xf86drm.h	/^#define DRM_BUS_HOST1X /;"	d
DRM_BUS_PCI	xf86drm.h	/^#define DRM_BUS_PCI /;"	d
DRM_BUS_PLATFORM	xf86drm.h	/^#define DRM_BUS_PLATFORM /;"	d
DRM_BUS_USB	xf86drm.h	/^#define DRM_BUS_USB /;"	d
DRM_BUS_VIRTIO	xf86drm.c	/^#define DRM_BUS_VIRTIO /;"	d	file:
DRM_CAP_ADDFB2_MODIFIERS	include/drm/drm.h	/^#define DRM_CAP_ADDFB2_MODIFIERS	/;"	d
DRM_CAP_ASYNC_PAGE_FLIP	include/drm/drm.h	/^#define DRM_CAP_ASYNC_PAGE_FLIP	/;"	d
DRM_CAP_CRTC_IN_VBLANK_EVENT	include/drm/drm.h	/^#define DRM_CAP_CRTC_IN_VBLANK_EVENT	/;"	d
DRM_CAP_CURSOR_HEIGHT	include/drm/drm.h	/^#define DRM_CAP_CURSOR_HEIGHT	/;"	d
DRM_CAP_CURSOR_WIDTH	include/drm/drm.h	/^#define DRM_CAP_CURSOR_WIDTH	/;"	d
DRM_CAP_DUMB_BUFFER	include/drm/drm.h	/^#define DRM_CAP_DUMB_BUFFER	/;"	d
DRM_CAP_DUMB_PREFERRED_DEPTH	include/drm/drm.h	/^#define DRM_CAP_DUMB_PREFERRED_DEPTH	/;"	d
DRM_CAP_DUMB_PREFER_SHADOW	include/drm/drm.h	/^#define DRM_CAP_DUMB_PREFER_SHADOW	/;"	d
DRM_CAP_PAGE_FLIP_TARGET	include/drm/drm.h	/^#define DRM_CAP_PAGE_FLIP_TARGET	/;"	d
DRM_CAP_PRIME	include/drm/drm.h	/^#define DRM_CAP_PRIME	/;"	d
DRM_CAP_SYNCOBJ	include/drm/drm.h	/^#define DRM_CAP_SYNCOBJ	/;"	d
DRM_CAP_SYNCOBJ_TIMELINE	include/drm/drm.h	/^#define DRM_CAP_SYNCOBJ_TIMELINE	/;"	d
DRM_CAP_TIMESTAMP_MONOTONIC	include/drm/drm.h	/^#define DRM_CAP_TIMESTAMP_MONOTONIC	/;"	d
DRM_CAP_VBLANK_HIGH_CRTC	include/drm/drm.h	/^#define DRM_CAP_VBLANK_HIGH_CRTC	/;"	d
DRM_CAS	xf86drm.h	/^#define DRM_CAS(/;"	d
DRM_CAS_RESULT	xf86drm.h	/^#define DRM_CAS_RESULT(/;"	d
DRM_CLIENT_CAP_ASPECT_RATIO	include/drm/drm.h	/^#define DRM_CLIENT_CAP_ASPECT_RATIO /;"	d
DRM_CLIENT_CAP_ATOMIC	include/drm/drm.h	/^#define DRM_CLIENT_CAP_ATOMIC	/;"	d
DRM_CLIENT_CAP_STEREO_3D	include/drm/drm.h	/^#define DRM_CLIENT_CAP_STEREO_3D	/;"	d
DRM_CLIENT_CAP_UNIVERSAL_PLANES	include/drm/drm.h	/^#define DRM_CLIENT_CAP_UNIVERSAL_PLANES /;"	d
DRM_CLIENT_CAP_WRITEBACK_CONNECTORS	include/drm/drm.h	/^#define DRM_CLIENT_CAP_WRITEBACK_CONNECTORS	/;"	d
DRM_CLOEXEC	include/drm/drm.h	/^#define DRM_CLOEXEC /;"	d
DRM_COMMAND_BASE	include/drm/drm.h	/^#define DRM_COMMAND_BASE /;"	d
DRM_COMMAND_END	include/drm/drm.h	/^#define DRM_COMMAND_END	/;"	d
DRM_CONNECTOR_NAME_LEN	include/drm/drm_mode.h	/^#define DRM_CONNECTOR_NAME_LEN	/;"	d
DRM_CONSISTENT	xf86drm.h	/^	DRM_CONSISTENT = 5 \/**< PCI consistent *\/$/;"	e	enum:__anon0ab21c8a0203
DRM_CONTAINS_LOCK	xf86drm.h	/^	DRM_CONTAINS_LOCK = 0x0020, \/**< SHM page that contains lock *\/$/;"	e	enum:__anon0ab21c8a0303
DRM_CONTEXT_2DONLY	xf86drm.h	/^	DRM_CONTEXT_2DONLY = 0x02 \/**< This context is for 2D rendering only. *\/$/;"	e	enum:__anon0ab21c8a0703
DRM_CONTEXT_PRESERVED	xf86drm.h	/^	DRM_CONTEXT_PRESERVED = 0x01, \/**< This context is preserved and$/;"	e	enum:__anon0ab21c8a0703
DRM_CONTROL_DEV_NAME	xf86drm.h	/^#define DRM_CONTROL_DEV_NAME /;"	d
DRM_CONTROL_MINOR_NAME	xf86drm.h	/^#define DRM_CONTROL_MINOR_NAME /;"	d
DRM_CRTC_SEQUENCE_NEXT_ON_MISS	include/drm/drm.h	/^#define DRM_CRTC_SEQUENCE_NEXT_ON_MISS	/;"	d
DRM_CRTC_SEQUENCE_RELATIVE	include/drm/drm.h	/^#define DRM_CRTC_SEQUENCE_RELATIVE	/;"	d
DRM_DEVICE_GET_PCI_REVISION	xf86drm.h	/^#define DRM_DEVICE_GET_PCI_REVISION /;"	d
DRM_DEV_DIRMODE	xf86drm.h	/^#define DRM_DEV_DIRMODE /;"	d
DRM_DEV_GID	xf86drm.h	/^#define DRM_DEV_GID /;"	d
DRM_DEV_MODE	xf86drm.h	/^#define DRM_DEV_MODE /;"	d
DRM_DEV_NAME	xf86drm.h	/^#define DRM_DEV_NAME /;"	d
DRM_DEV_UID	xf86drm.h	/^#define DRM_DEV_UID /;"	d
DRM_DIR_NAME	xf86drm.h	/^#define DRM_DIR_NAME /;"	d
DRM_DISPLAY_MODE_LEN	include/drm/drm_mode.h	/^#define DRM_DISPLAY_MODE_LEN	/;"	d
DRM_DMA_BLOCK	xf86drm.h	/^	DRM_DMA_BLOCK = 0x01, \/**<$/;"	e	enum:__anon0ab21c8a0403
DRM_DMA_LARGER_OK	xf86drm.h	/^	DRM_DMA_LARGER_OK = 0x40 \/**< Larger-than-requested buffers OK *\/$/;"	e	enum:__anon0ab21c8a0403
DRM_DMA_PRIORITY	xf86drm.h	/^	DRM_DMA_PRIORITY = 0x04, \/**< High priority dispatch *\/$/;"	e	enum:__anon0ab21c8a0403
DRM_DMA_RETRY	xf86drm.c	/^#define DRM_DMA_RETRY /;"	d	file:
DRM_DMA_SMALLER_OK	xf86drm.h	/^	DRM_DMA_SMALLER_OK = 0x20, \/**< Smaller-than-requested buffers OK *\/$/;"	e	enum:__anon0ab21c8a0403
DRM_DMA_WAIT	xf86drm.h	/^	DRM_DMA_WAIT = 0x10, \/**< Wait for free buffers *\/$/;"	e	enum:__anon0ab21c8a0403
DRM_DMA_WHILE_LOCKED	xf86drm.h	/^	DRM_DMA_WHILE_LOCKED = 0x02, \/**< Dispatch while lock held *\/$/;"	e	enum:__anon0ab21c8a0403
DRM_DRAWABLE_CLIPRECTS	include/drm/drm.h	/^	DRM_DRAWABLE_CLIPRECTS$/;"	e	enum:__anonc79843c30403
DRM_ERR_INVALID	xf86drm.h	/^#define DRM_ERR_INVALID /;"	d
DRM_ERR_NOT_ROOT	xf86drm.h	/^#define DRM_ERR_NOT_ROOT /;"	d
DRM_ERR_NO_ACCESS	xf86drm.h	/^#define DRM_ERR_NO_ACCESS /;"	d
DRM_ERR_NO_DEVICE	xf86drm.h	/^#define DRM_ERR_NO_DEVICE /;"	d
DRM_ERR_NO_FD	xf86drm.h	/^#define DRM_ERR_NO_FD /;"	d
DRM_ETNAVIV_GEM_CPU_FINI	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_CPU_FINI /;"	d
DRM_ETNAVIV_GEM_CPU_PREP	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_CPU_PREP /;"	d
DRM_ETNAVIV_GEM_INFO	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_INFO /;"	d
DRM_ETNAVIV_GEM_NEW	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_NEW /;"	d
DRM_ETNAVIV_GEM_SUBMIT	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_SUBMIT /;"	d
DRM_ETNAVIV_GEM_USERPTR	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_USERPTR /;"	d
DRM_ETNAVIV_GEM_WAIT	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GEM_WAIT /;"	d
DRM_ETNAVIV_GET_PARAM	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_GET_PARAM /;"	d
DRM_ETNAVIV_NUM_IOCTLS	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_NUM_IOCTLS /;"	d
DRM_ETNAVIV_PM_QUERY_DOM	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_PM_QUERY_DOM /;"	d
DRM_ETNAVIV_PM_QUERY_SIG	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_PM_QUERY_SIG /;"	d
DRM_ETNAVIV_WAIT_FENCE	etnaviv/etnaviv_drm.h	/^#define DRM_ETNAVIV_WAIT_FENCE /;"	d
DRM_ETNA_GEM_CACHE_CACHED	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_GEM_CACHE_CACHED /;"	d
DRM_ETNA_GEM_CACHE_MASK	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_GEM_CACHE_MASK /;"	d
DRM_ETNA_GEM_CACHE_UNCACHED	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_GEM_CACHE_UNCACHED /;"	d
DRM_ETNA_GEM_CACHE_WC	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_GEM_CACHE_WC /;"	d
DRM_ETNA_GEM_FORCE_MMU	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_GEM_FORCE_MMU /;"	d
DRM_ETNA_PREP_NOSYNC	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_PREP_NOSYNC /;"	d
DRM_ETNA_PREP_READ	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_PREP_READ /;"	d
DRM_ETNA_PREP_WRITE	etnaviv/etnaviv_drmif.h	/^#define DRM_ETNA_PREP_WRITE /;"	d
DRM_EVENT_CONTEXT_VERSION	xf86drm.h	/^#define DRM_EVENT_CONTEXT_VERSION /;"	d
DRM_EVENT_CRTC_SEQUENCE	include/drm/drm.h	/^#define DRM_EVENT_CRTC_SEQUENCE	/;"	d
DRM_EVENT_FLIP_COMPLETE	include/drm/drm.h	/^#define DRM_EVENT_FLIP_COMPLETE /;"	d
DRM_EVENT_VBLANK	include/drm/drm.h	/^#define DRM_EVENT_VBLANK /;"	d
DRM_EXYNOS_G2D_EVENT	exynos/exynos_drm.h	/^#define DRM_EXYNOS_G2D_EVENT	/;"	d
DRM_EXYNOS_G2D_EXEC	exynos/exynos_drm.h	/^#define DRM_EXYNOS_G2D_EXEC	/;"	d
DRM_EXYNOS_G2D_GET_VER	exynos/exynos_drm.h	/^#define DRM_EXYNOS_G2D_GET_VER	/;"	d
DRM_EXYNOS_G2D_SET_CMDLIST	exynos/exynos_drm.h	/^#define DRM_EXYNOS_G2D_SET_CMDLIST	/;"	d
DRM_EXYNOS_GEM_CREATE	exynos/exynos_drm.h	/^#define DRM_EXYNOS_GEM_CREATE	/;"	d
DRM_EXYNOS_GEM_GET	exynos/exynos_drm.h	/^#define DRM_EXYNOS_GEM_GET	/;"	d
DRM_EXYNOS_VIDI_CONNECTION	exynos/exynos_drm.h	/^#define DRM_EXYNOS_VIDI_CONNECTION	/;"	d
DRM_FB_BUFFER	xf86drm.h	/^	DRM_FB_BUFFER = 0x08,$/;"	e	enum:__anon0ab21c8a0503
DRM_FORMAT_ABGR1555	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ABGR1555	/;"	d
DRM_FORMAT_ABGR16161616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ABGR16161616	/;"	d
DRM_FORMAT_ABGR16161616F	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ABGR16161616F /;"	d
DRM_FORMAT_ABGR2101010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ABGR2101010	/;"	d
DRM_FORMAT_ABGR4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ABGR4444	/;"	d
DRM_FORMAT_ABGR8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ABGR8888	/;"	d
DRM_FORMAT_ARGB1555	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ARGB1555	/;"	d
DRM_FORMAT_ARGB16161616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ARGB16161616	/;"	d
DRM_FORMAT_ARGB16161616F	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ARGB16161616F /;"	d
DRM_FORMAT_ARGB2101010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ARGB2101010	/;"	d
DRM_FORMAT_ARGB4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ARGB4444	/;"	d
DRM_FORMAT_ARGB8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_ARGB8888	/;"	d
DRM_FORMAT_AXBXGXRX106106106106	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_AXBXGXRX106106106106 /;"	d
DRM_FORMAT_AYUV	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_AYUV	/;"	d
DRM_FORMAT_BGR233	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGR233	/;"	d
DRM_FORMAT_BGR565	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGR565	/;"	d
DRM_FORMAT_BGR565_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGR565_A8	/;"	d
DRM_FORMAT_BGR888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGR888	/;"	d
DRM_FORMAT_BGR888_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGR888_A8	/;"	d
DRM_FORMAT_BGRA1010102	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRA1010102	/;"	d
DRM_FORMAT_BGRA4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRA4444	/;"	d
DRM_FORMAT_BGRA5551	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRA5551	/;"	d
DRM_FORMAT_BGRA8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRA8888	/;"	d
DRM_FORMAT_BGRX1010102	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRX1010102	/;"	d
DRM_FORMAT_BGRX4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRX4444	/;"	d
DRM_FORMAT_BGRX5551	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRX5551	/;"	d
DRM_FORMAT_BGRX8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRX8888	/;"	d
DRM_FORMAT_BGRX8888_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BGRX8888_A8	/;"	d
DRM_FORMAT_BIG_ENDIAN	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_BIG_ENDIAN /;"	d
DRM_FORMAT_C8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_C8	/;"	d
DRM_FORMAT_GR1616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_GR1616	/;"	d
DRM_FORMAT_GR88	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_GR88	/;"	d
DRM_FORMAT_INVALID	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_INVALID	/;"	d
DRM_FORMAT_MOD_ALLWINNER_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ALLWINNER_TILED /;"	d
DRM_FORMAT_MOD_AMLOGIC_FBC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_AMLOGIC_FBC(/;"	d
DRM_FORMAT_MOD_ARM_16X16_BLOCK_U_INTERLEAVED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_16X16_BLOCK_U_INTERLEAVED /;"	d
DRM_FORMAT_MOD_ARM_AFBC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_AFBC(/;"	d
DRM_FORMAT_MOD_ARM_AFRC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_AFRC(/;"	d
DRM_FORMAT_MOD_ARM_CODE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_CODE(/;"	d
DRM_FORMAT_MOD_ARM_TYPE_AFBC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_TYPE_AFBC /;"	d
DRM_FORMAT_MOD_ARM_TYPE_AFRC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_TYPE_AFRC /;"	d
DRM_FORMAT_MOD_ARM_TYPE_MISC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_ARM_TYPE_MISC /;"	d
DRM_FORMAT_MOD_BROADCOM_SAND128	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND128 /;"	d
DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND128_COL_HEIGHT(/;"	d
DRM_FORMAT_MOD_BROADCOM_SAND256	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND256 /;"	d
DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND256_COL_HEIGHT(/;"	d
DRM_FORMAT_MOD_BROADCOM_SAND32	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND32 /;"	d
DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND32_COL_HEIGHT(/;"	d
DRM_FORMAT_MOD_BROADCOM_SAND64	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND64 /;"	d
DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_SAND64_COL_HEIGHT(/;"	d
DRM_FORMAT_MOD_BROADCOM_UIF	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_UIF /;"	d
DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_BROADCOM_VC4_T_TILED /;"	d
DRM_FORMAT_MOD_GENERIC_16_16_TILE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_GENERIC_16_16_TILE /;"	d
DRM_FORMAT_MOD_INVALID	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_INVALID	/;"	d
DRM_FORMAT_MOD_LINEAR	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_LINEAR	/;"	d
DRM_FORMAT_MOD_NONE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NONE	/;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK(/;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_EIGHT_GOB /;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_FOUR_GOB /;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_ONE_GOB /;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_SIXTEEN_GOB /;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_THIRTYTWO_GOB /;"	d
DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_16BX2_BLOCK_TWO_GOB /;"	d
DRM_FORMAT_MOD_NVIDIA_BLOCK_LINEAR_2D	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_BLOCK_LINEAR_2D(/;"	d
DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_NVIDIA_TEGRA_TILED /;"	d
DRM_FORMAT_MOD_QCOM_COMPRESSED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_QCOM_COMPRESSED	/;"	d
DRM_FORMAT_MOD_SAMSUNG_16_16_TILE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_SAMSUNG_16_16_TILE	/;"	d
DRM_FORMAT_MOD_SAMSUNG_64_32_TILE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_SAMSUNG_64_32_TILE	/;"	d
DRM_FORMAT_MOD_VENDOR_ALLWINNER	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_ALLWINNER /;"	d
DRM_FORMAT_MOD_VENDOR_AMD	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_AMD /;"	d
DRM_FORMAT_MOD_VENDOR_AMLOGIC	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_AMLOGIC /;"	d
DRM_FORMAT_MOD_VENDOR_ARM	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_ARM /;"	d
DRM_FORMAT_MOD_VENDOR_BROADCOM	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_BROADCOM /;"	d
DRM_FORMAT_MOD_VENDOR_INTEL	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_INTEL /;"	d
DRM_FORMAT_MOD_VENDOR_NONE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_NONE /;"	d
DRM_FORMAT_MOD_VENDOR_NVIDIA	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_NVIDIA /;"	d
DRM_FORMAT_MOD_VENDOR_QCOM	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_QCOM /;"	d
DRM_FORMAT_MOD_VENDOR_SAMSUNG	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_SAMSUNG /;"	d
DRM_FORMAT_MOD_VENDOR_VIVANTE	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VENDOR_VIVANTE /;"	d
DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VIVANTE_SPLIT_SUPER_TILED /;"	d
DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VIVANTE_SPLIT_TILED	/;"	d
DRM_FORMAT_MOD_VIVANTE_SUPER_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VIVANTE_SUPER_TILED	/;"	d
DRM_FORMAT_MOD_VIVANTE_TILED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_MOD_VIVANTE_TILED	/;"	d
DRM_FORMAT_NV12	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV12	/;"	d
DRM_FORMAT_NV15	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV15	/;"	d
DRM_FORMAT_NV16	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV16	/;"	d
DRM_FORMAT_NV21	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV21	/;"	d
DRM_FORMAT_NV24	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV24	/;"	d
DRM_FORMAT_NV42	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV42	/;"	d
DRM_FORMAT_NV61	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_NV61	/;"	d
DRM_FORMAT_P010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_P010	/;"	d
DRM_FORMAT_P012	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_P012	/;"	d
DRM_FORMAT_P016	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_P016	/;"	d
DRM_FORMAT_P210	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_P210	/;"	d
DRM_FORMAT_Q401	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Q401	/;"	d
DRM_FORMAT_Q410	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Q410	/;"	d
DRM_FORMAT_R16	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_R16	/;"	d
DRM_FORMAT_R8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_R8	/;"	d
DRM_FORMAT_RESERVED	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RESERVED	/;"	d
DRM_FORMAT_RG1616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RG1616	/;"	d
DRM_FORMAT_RG88	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RG88	/;"	d
DRM_FORMAT_RGB332	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGB332	/;"	d
DRM_FORMAT_RGB565	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGB565	/;"	d
DRM_FORMAT_RGB565_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGB565_A8	/;"	d
DRM_FORMAT_RGB888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGB888	/;"	d
DRM_FORMAT_RGB888_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGB888_A8	/;"	d
DRM_FORMAT_RGBA1010102	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBA1010102	/;"	d
DRM_FORMAT_RGBA4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBA4444	/;"	d
DRM_FORMAT_RGBA5551	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBA5551	/;"	d
DRM_FORMAT_RGBA8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBA8888	/;"	d
DRM_FORMAT_RGBX1010102	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBX1010102	/;"	d
DRM_FORMAT_RGBX4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBX4444	/;"	d
DRM_FORMAT_RGBX5551	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBX5551	/;"	d
DRM_FORMAT_RGBX8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBX8888	/;"	d
DRM_FORMAT_RGBX8888_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_RGBX8888_A8	/;"	d
DRM_FORMAT_UYVY	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_UYVY	/;"	d
DRM_FORMAT_VUY101010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_VUY101010	/;"	d
DRM_FORMAT_VUY888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_VUY888	/;"	d
DRM_FORMAT_VYUY	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_VYUY	/;"	d
DRM_FORMAT_X0L0	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_X0L0	/;"	d
DRM_FORMAT_X0L2	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_X0L2	/;"	d
DRM_FORMAT_XBGR1555	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR1555	/;"	d
DRM_FORMAT_XBGR16161616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR16161616	/;"	d
DRM_FORMAT_XBGR16161616F	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR16161616F /;"	d
DRM_FORMAT_XBGR2101010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR2101010	/;"	d
DRM_FORMAT_XBGR4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR4444	/;"	d
DRM_FORMAT_XBGR8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR8888	/;"	d
DRM_FORMAT_XBGR8888_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XBGR8888_A8	/;"	d
DRM_FORMAT_XRGB1555	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB1555	/;"	d
DRM_FORMAT_XRGB16161616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB16161616	/;"	d
DRM_FORMAT_XRGB16161616F	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB16161616F /;"	d
DRM_FORMAT_XRGB2101010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB2101010	/;"	d
DRM_FORMAT_XRGB4444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB4444	/;"	d
DRM_FORMAT_XRGB8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB8888	/;"	d
DRM_FORMAT_XRGB8888_A8	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XRGB8888_A8	/;"	d
DRM_FORMAT_XVYU12_16161616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XVYU12_16161616	/;"	d
DRM_FORMAT_XVYU16161616	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XVYU16161616	/;"	d
DRM_FORMAT_XVYU2101010	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XVYU2101010	/;"	d
DRM_FORMAT_XYUV8888	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_XYUV8888	/;"	d
DRM_FORMAT_Y0L0	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y0L0	/;"	d
DRM_FORMAT_Y0L2	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y0L2	/;"	d
DRM_FORMAT_Y210	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y210 /;"	d
DRM_FORMAT_Y212	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y212 /;"	d
DRM_FORMAT_Y216	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y216 /;"	d
DRM_FORMAT_Y410	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y410 /;"	d
DRM_FORMAT_Y412	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y412 /;"	d
DRM_FORMAT_Y416	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_Y416 /;"	d
DRM_FORMAT_YUV410	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV410	/;"	d
DRM_FORMAT_YUV411	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV411	/;"	d
DRM_FORMAT_YUV420	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV420	/;"	d
DRM_FORMAT_YUV420_10BIT	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV420_10BIT	/;"	d
DRM_FORMAT_YUV420_8BIT	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV420_8BIT	/;"	d
DRM_FORMAT_YUV422	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV422	/;"	d
DRM_FORMAT_YUV444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUV444	/;"	d
DRM_FORMAT_YUYV	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YUYV	/;"	d
DRM_FORMAT_YVU410	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YVU410	/;"	d
DRM_FORMAT_YVU411	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YVU411	/;"	d
DRM_FORMAT_YVU420	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YVU420	/;"	d
DRM_FORMAT_YVU422	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YVU422	/;"	d
DRM_FORMAT_YVU444	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YVU444	/;"	d
DRM_FORMAT_YVYU	include/drm/drm_fourcc.h	/^#define DRM_FORMAT_YVYU	/;"	d
DRM_FOURCC_H	include/drm/drm_fourcc.h	/^#define DRM_FOURCC_H$/;"	d
DRM_FRAME_BUFFER	xf86drm.h	/^	DRM_FRAME_BUFFER = 0, \/**< WC, no caching, no core dump *\/$/;"	e	enum:__anon0ab21c8a0203
DRM_FREEDRENO_GEM_CACHE_MASK	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_CACHE_MASK /;"	d
DRM_FREEDRENO_GEM_CACHE_NONE	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_CACHE_NONE /;"	d
DRM_FREEDRENO_GEM_CACHE_WBACK	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_CACHE_WBACK /;"	d
DRM_FREEDRENO_GEM_CACHE_WBACKWA	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_CACHE_WBACKWA /;"	d
DRM_FREEDRENO_GEM_CACHE_WCOMBINE	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_CACHE_WCOMBINE /;"	d
DRM_FREEDRENO_GEM_CACHE_WTHROUGH	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_CACHE_WTHROUGH /;"	d
DRM_FREEDRENO_GEM_GPUREADONLY	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_GPUREADONLY /;"	d
DRM_FREEDRENO_GEM_TYPE_KMEM	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_TYPE_KMEM /;"	d
DRM_FREEDRENO_GEM_TYPE_MEM_MASK	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_TYPE_MEM_MASK /;"	d
DRM_FREEDRENO_GEM_TYPE_SMI	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_GEM_TYPE_SMI /;"	d
DRM_FREEDRENO_PREP_NOSYNC	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_PREP_NOSYNC /;"	d
DRM_FREEDRENO_PREP_READ	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_PREP_READ /;"	d
DRM_FREEDRENO_PREP_WRITE	freedreno/freedreno_drmif.h	/^#define DRM_FREEDRENO_PREP_WRITE /;"	d
DRM_HALT_ALL_QUEUES	xf86drm.h	/^	DRM_HALT_ALL_QUEUES = 0x10, \/**< Halt all current and future queues *\/$/;"	e	enum:__anon0ab21c8a0603
DRM_HALT_CUR_QUEUES	xf86drm.h	/^	DRM_HALT_CUR_QUEUES = 0x20 \/**< Halt all current queues *\/$/;"	e	enum:__anon0ab21c8a0603
DRM_HOST1X_DEVICE_NAME_LEN	xf86drm.h	/^#define DRM_HOST1X_DEVICE_NAME_LEN /;"	d
DRM_I915_ALLOC	include/drm/i915_drm.h	/^#define DRM_I915_ALLOC	/;"	d
DRM_I915_BATCHBUFFER	include/drm/i915_drm.h	/^#define DRM_I915_BATCHBUFFER	/;"	d
DRM_I915_CMDBUFFER	include/drm/i915_drm.h	/^#define DRM_I915_CMDBUFFER	/;"	d
DRM_I915_DESTROY_HEAP	include/drm/i915_drm.h	/^#define DRM_I915_DESTROY_HEAP	/;"	d
DRM_I915_FLIP	include/drm/i915_drm.h	/^#define DRM_I915_FLIP	/;"	d
DRM_I915_FLUSH	include/drm/i915_drm.h	/^#define DRM_I915_FLUSH	/;"	d
DRM_I915_FREE	include/drm/i915_drm.h	/^#define DRM_I915_FREE	/;"	d
DRM_I915_GEM_BUSY	include/drm/i915_drm.h	/^#define DRM_I915_GEM_BUSY	/;"	d
DRM_I915_GEM_CONTEXT_CREATE	include/drm/i915_drm.h	/^#define DRM_I915_GEM_CONTEXT_CREATE	/;"	d
DRM_I915_GEM_CONTEXT_DESTROY	include/drm/i915_drm.h	/^#define DRM_I915_GEM_CONTEXT_DESTROY	/;"	d
DRM_I915_GEM_CONTEXT_GETPARAM	include/drm/i915_drm.h	/^#define DRM_I915_GEM_CONTEXT_GETPARAM	/;"	d
DRM_I915_GEM_CONTEXT_SETPARAM	include/drm/i915_drm.h	/^#define DRM_I915_GEM_CONTEXT_SETPARAM	/;"	d
DRM_I915_GEM_CREATE	include/drm/i915_drm.h	/^#define DRM_I915_GEM_CREATE	/;"	d
DRM_I915_GEM_ENTERVT	include/drm/i915_drm.h	/^#define DRM_I915_GEM_ENTERVT	/;"	d
DRM_I915_GEM_EXECBUFFER	include/drm/i915_drm.h	/^#define DRM_I915_GEM_EXECBUFFER	/;"	d
DRM_I915_GEM_EXECBUFFER2	include/drm/i915_drm.h	/^#define DRM_I915_GEM_EXECBUFFER2	/;"	d
DRM_I915_GEM_EXECBUFFER2_WR	include/drm/i915_drm.h	/^#define DRM_I915_GEM_EXECBUFFER2_WR	/;"	d
DRM_I915_GEM_GET_APERTURE	include/drm/i915_drm.h	/^#define DRM_I915_GEM_GET_APERTURE /;"	d
DRM_I915_GEM_GET_CACHING	include/drm/i915_drm.h	/^#define DRM_I915_GEM_GET_CACHING	/;"	d
DRM_I915_GEM_GET_TILING	include/drm/i915_drm.h	/^#define DRM_I915_GEM_GET_TILING	/;"	d
DRM_I915_GEM_INIT	include/drm/i915_drm.h	/^#define DRM_I915_GEM_INIT	/;"	d
DRM_I915_GEM_LEAVEVT	include/drm/i915_drm.h	/^#define DRM_I915_GEM_LEAVEVT	/;"	d
DRM_I915_GEM_MADVISE	include/drm/i915_drm.h	/^#define DRM_I915_GEM_MADVISE	/;"	d
DRM_I915_GEM_MMAP	include/drm/i915_drm.h	/^#define DRM_I915_GEM_MMAP	/;"	d
DRM_I915_GEM_MMAP_GTT	include/drm/i915_drm.h	/^#define DRM_I915_GEM_MMAP_GTT	/;"	d
DRM_I915_GEM_PIN	include/drm/i915_drm.h	/^#define DRM_I915_GEM_PIN	/;"	d
DRM_I915_GEM_PREAD	include/drm/i915_drm.h	/^#define DRM_I915_GEM_PREAD	/;"	d
DRM_I915_GEM_PWRITE	include/drm/i915_drm.h	/^#define DRM_I915_GEM_PWRITE	/;"	d
DRM_I915_GEM_SET_CACHING	include/drm/i915_drm.h	/^#define DRM_I915_GEM_SET_CACHING	/;"	d
DRM_I915_GEM_SET_DOMAIN	include/drm/i915_drm.h	/^#define DRM_I915_GEM_SET_DOMAIN	/;"	d
DRM_I915_GEM_SET_TILING	include/drm/i915_drm.h	/^#define DRM_I915_GEM_SET_TILING	/;"	d
DRM_I915_GEM_SW_FINISH	include/drm/i915_drm.h	/^#define DRM_I915_GEM_SW_FINISH	/;"	d
DRM_I915_GEM_THROTTLE	include/drm/i915_drm.h	/^#define DRM_I915_GEM_THROTTLE	/;"	d
DRM_I915_GEM_UNPIN	include/drm/i915_drm.h	/^#define DRM_I915_GEM_UNPIN	/;"	d
DRM_I915_GEM_USERPTR	include/drm/i915_drm.h	/^#define DRM_I915_GEM_USERPTR	/;"	d
DRM_I915_GEM_WAIT	include/drm/i915_drm.h	/^#define DRM_I915_GEM_WAIT	/;"	d
DRM_I915_GETPARAM	include/drm/i915_drm.h	/^#define DRM_I915_GETPARAM	/;"	d
DRM_I915_GET_PIPE_FROM_CRTC_ID	include/drm/i915_drm.h	/^#define DRM_I915_GET_PIPE_FROM_CRTC_ID	/;"	d
DRM_I915_GET_RESET_STATS	include/drm/i915_drm.h	/^#define DRM_I915_GET_RESET_STATS	/;"	d
DRM_I915_GET_SPRITE_COLORKEY	include/drm/i915_drm.h	/^#define DRM_I915_GET_SPRITE_COLORKEY	/;"	d
DRM_I915_GET_VBLANK_PIPE	include/drm/i915_drm.h	/^#define DRM_I915_GET_VBLANK_PIPE	/;"	d
DRM_I915_HWS_ADDR	include/drm/i915_drm.h	/^#define DRM_I915_HWS_ADDR	/;"	d
DRM_I915_INIT	include/drm/i915_drm.h	/^#define DRM_I915_INIT	/;"	d
DRM_I915_INIT_HEAP	include/drm/i915_drm.h	/^#define DRM_I915_INIT_HEAP	/;"	d
DRM_I915_IRQ_EMIT	include/drm/i915_drm.h	/^#define DRM_I915_IRQ_EMIT	/;"	d
DRM_I915_IRQ_WAIT	include/drm/i915_drm.h	/^#define DRM_I915_IRQ_WAIT	/;"	d
DRM_I915_OVERLAY_ATTRS	include/drm/i915_drm.h	/^#define DRM_I915_OVERLAY_ATTRS	/;"	d
DRM_I915_OVERLAY_PUT_IMAGE	include/drm/i915_drm.h	/^#define DRM_I915_OVERLAY_PUT_IMAGE	/;"	d
DRM_I915_PERF_ADD_CONFIG	include/drm/i915_drm.h	/^#define DRM_I915_PERF_ADD_CONFIG	/;"	d
DRM_I915_PERF_OPEN	include/drm/i915_drm.h	/^#define DRM_I915_PERF_OPEN	/;"	d
DRM_I915_PERF_PROP_CTX_HANDLE	include/drm/i915_drm.h	/^	DRM_I915_PERF_PROP_CTX_HANDLE = 1,$/;"	e	enum:drm_i915_perf_property_id
DRM_I915_PERF_PROP_MAX	include/drm/i915_drm.h	/^	DRM_I915_PERF_PROP_MAX \/* non-ABI *\/$/;"	e	enum:drm_i915_perf_property_id
DRM_I915_PERF_PROP_OA_EXPONENT	include/drm/i915_drm.h	/^	DRM_I915_PERF_PROP_OA_EXPONENT,$/;"	e	enum:drm_i915_perf_property_id
DRM_I915_PERF_PROP_OA_FORMAT	include/drm/i915_drm.h	/^	DRM_I915_PERF_PROP_OA_FORMAT,$/;"	e	enum:drm_i915_perf_property_id
DRM_I915_PERF_PROP_OA_METRICS_SET	include/drm/i915_drm.h	/^	DRM_I915_PERF_PROP_OA_METRICS_SET,$/;"	e	enum:drm_i915_perf_property_id
DRM_I915_PERF_PROP_SAMPLE_OA	include/drm/i915_drm.h	/^	DRM_I915_PERF_PROP_SAMPLE_OA,$/;"	e	enum:drm_i915_perf_property_id
DRM_I915_PERF_RECORD_MAX	include/drm/i915_drm.h	/^	DRM_I915_PERF_RECORD_MAX \/* non-ABI *\/$/;"	e	enum:drm_i915_perf_record_type
DRM_I915_PERF_RECORD_OA_BUFFER_LOST	include/drm/i915_drm.h	/^	DRM_I915_PERF_RECORD_OA_BUFFER_LOST = 3,$/;"	e	enum:drm_i915_perf_record_type
DRM_I915_PERF_RECORD_OA_REPORT_LOST	include/drm/i915_drm.h	/^	DRM_I915_PERF_RECORD_OA_REPORT_LOST = 2,$/;"	e	enum:drm_i915_perf_record_type
DRM_I915_PERF_RECORD_SAMPLE	include/drm/i915_drm.h	/^	DRM_I915_PERF_RECORD_SAMPLE = 1,$/;"	e	enum:drm_i915_perf_record_type
DRM_I915_PERF_REMOVE_CONFIG	include/drm/i915_drm.h	/^#define DRM_I915_PERF_REMOVE_CONFIG	/;"	d
DRM_I915_QUERY	include/drm/i915_drm.h	/^#define DRM_I915_QUERY	/;"	d
DRM_I915_QUERY_TOPOLOGY_INFO	include/drm/i915_drm.h	/^#define DRM_I915_QUERY_TOPOLOGY_INFO /;"	d
DRM_I915_REG_READ	include/drm/i915_drm.h	/^#define DRM_I915_REG_READ	/;"	d
DRM_I915_SETPARAM	include/drm/i915_drm.h	/^#define DRM_I915_SETPARAM	/;"	d
DRM_I915_SET_SPRITE_COLORKEY	include/drm/i915_drm.h	/^#define DRM_I915_SET_SPRITE_COLORKEY	/;"	d
DRM_I915_SET_VBLANK_PIPE	include/drm/i915_drm.h	/^#define DRM_I915_SET_VBLANK_PIPE	/;"	d
DRM_I915_VBLANK_PIPE_A	include/drm/i915_drm.h	/^#define	DRM_I915_VBLANK_PIPE_A	/;"	d
DRM_I915_VBLANK_PIPE_B	include/drm/i915_drm.h	/^#define	DRM_I915_VBLANK_PIPE_B	/;"	d
DRM_I915_VBLANK_SWAP	include/drm/i915_drm.h	/^#define DRM_I915_VBLANK_SWAP	/;"	d
DRM_INST_HANDLER	include/drm/drm.h	/^		DRM_INST_HANDLER,$/;"	e	enum:drm_control::__anonc79843c30103
DRM_INTEL_RELOC_FENCE	intel/intel_bufmgr_gem.c	/^#define DRM_INTEL_RELOC_FENCE /;"	d	file:
DRM_IO	include/drm/drm.h	/^#define DRM_IO(/;"	d
DRM_IOC	xf86drm.h	/^#define DRM_IOC(/;"	d
DRM_IOCTL	xf86drmMode.c	/^static inline int DRM_IOCTL(int fd, unsigned long cmd, void *arg)$/;"	f	typeref:typename:int	file:
DRM_IOCTL_ADD_BUFS	include/drm/drm.h	/^#define DRM_IOCTL_ADD_BUFS	/;"	d
DRM_IOCTL_ADD_CTX	include/drm/drm.h	/^#define DRM_IOCTL_ADD_CTX	/;"	d
DRM_IOCTL_ADD_DRAW	include/drm/drm.h	/^#define DRM_IOCTL_ADD_DRAW	/;"	d
DRM_IOCTL_ADD_MAP	include/drm/drm.h	/^#define DRM_IOCTL_ADD_MAP	/;"	d
DRM_IOCTL_AGP_ACQUIRE	include/drm/drm.h	/^#define DRM_IOCTL_AGP_ACQUIRE	/;"	d
DRM_IOCTL_AGP_ALLOC	include/drm/drm.h	/^#define DRM_IOCTL_AGP_ALLOC	/;"	d
DRM_IOCTL_AGP_BIND	include/drm/drm.h	/^#define DRM_IOCTL_AGP_BIND	/;"	d
DRM_IOCTL_AGP_ENABLE	include/drm/drm.h	/^#define DRM_IOCTL_AGP_ENABLE	/;"	d
DRM_IOCTL_AGP_FREE	include/drm/drm.h	/^#define DRM_IOCTL_AGP_FREE	/;"	d
DRM_IOCTL_AGP_INFO	include/drm/drm.h	/^#define DRM_IOCTL_AGP_INFO	/;"	d
DRM_IOCTL_AGP_RELEASE	include/drm/drm.h	/^#define DRM_IOCTL_AGP_RELEASE	/;"	d
DRM_IOCTL_AGP_UNBIND	include/drm/drm.h	/^#define DRM_IOCTL_AGP_UNBIND	/;"	d
DRM_IOCTL_AMDGPU_BO_LIST	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_BO_LIST	/;"	d
DRM_IOCTL_AMDGPU_CS	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_CS	/;"	d
DRM_IOCTL_AMDGPU_CTX	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_CTX	/;"	d
DRM_IOCTL_AMDGPU_FENCE_TO_HANDLE	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_FENCE_TO_HANDLE /;"	d
DRM_IOCTL_AMDGPU_GEM_CREATE	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_CREATE	/;"	d
DRM_IOCTL_AMDGPU_GEM_METADATA	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_METADATA	/;"	d
DRM_IOCTL_AMDGPU_GEM_MMAP	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_MMAP	/;"	d
DRM_IOCTL_AMDGPU_GEM_OP	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_OP	/;"	d
DRM_IOCTL_AMDGPU_GEM_USERPTR	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_USERPTR	/;"	d
DRM_IOCTL_AMDGPU_GEM_VA	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_VA	/;"	d
DRM_IOCTL_AMDGPU_GEM_WAIT_IDLE	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_GEM_WAIT_IDLE	/;"	d
DRM_IOCTL_AMDGPU_INFO	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_INFO	/;"	d
DRM_IOCTL_AMDGPU_SCHED	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_SCHED	/;"	d
DRM_IOCTL_AMDGPU_VM	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_VM	/;"	d
DRM_IOCTL_AMDGPU_WAIT_CS	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_WAIT_CS	/;"	d
DRM_IOCTL_AMDGPU_WAIT_FENCES	include/drm/amdgpu_drm.h	/^#define DRM_IOCTL_AMDGPU_WAIT_FENCES	/;"	d
DRM_IOCTL_AUTH_MAGIC	include/drm/drm.h	/^#define DRM_IOCTL_AUTH_MAGIC	/;"	d
DRM_IOCTL_BASE	include/drm/drm.h	/^#define DRM_IOCTL_BASE	/;"	d
DRM_IOCTL_BLOCK	include/drm/drm.h	/^#define DRM_IOCTL_BLOCK	/;"	d
DRM_IOCTL_CONTROL	include/drm/drm.h	/^#define DRM_IOCTL_CONTROL	/;"	d
DRM_IOCTL_CRTC_GET_SEQUENCE	include/drm/drm.h	/^#define DRM_IOCTL_CRTC_GET_SEQUENCE	/;"	d
DRM_IOCTL_CRTC_QUEUE_SEQUENCE	include/drm/drm.h	/^#define DRM_IOCTL_CRTC_QUEUE_SEQUENCE	/;"	d
DRM_IOCTL_DMA	include/drm/drm.h	/^#define DRM_IOCTL_DMA	/;"	d
DRM_IOCTL_DROP_MASTER	include/drm/drm.h	/^#define DRM_IOCTL_DROP_MASTER /;"	d
DRM_IOCTL_ETNAVIV_GEM_CPU_FINI	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_CPU_FINI /;"	d
DRM_IOCTL_ETNAVIV_GEM_CPU_PREP	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_CPU_PREP /;"	d
DRM_IOCTL_ETNAVIV_GEM_INFO	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_INFO /;"	d
DRM_IOCTL_ETNAVIV_GEM_NEW	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_NEW /;"	d
DRM_IOCTL_ETNAVIV_GEM_SUBMIT	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_SUBMIT /;"	d
DRM_IOCTL_ETNAVIV_GEM_USERPTR	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_USERPTR /;"	d
DRM_IOCTL_ETNAVIV_GEM_WAIT	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GEM_WAIT /;"	d
DRM_IOCTL_ETNAVIV_GET_PARAM	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_GET_PARAM /;"	d
DRM_IOCTL_ETNAVIV_PM_QUERY_DOM	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_PM_QUERY_DOM /;"	d
DRM_IOCTL_ETNAVIV_PM_QUERY_SIG	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_PM_QUERY_SIG /;"	d
DRM_IOCTL_ETNAVIV_WAIT_FENCE	etnaviv/etnaviv_drm.h	/^#define DRM_IOCTL_ETNAVIV_WAIT_FENCE /;"	d
DRM_IOCTL_EXYNOS_G2D_EXEC	exynos/exynos_drm.h	/^#define DRM_IOCTL_EXYNOS_G2D_EXEC	/;"	d
DRM_IOCTL_EXYNOS_G2D_GET_VER	exynos/exynos_drm.h	/^#define DRM_IOCTL_EXYNOS_G2D_GET_VER	/;"	d
DRM_IOCTL_EXYNOS_G2D_SET_CMDLIST	exynos/exynos_drm.h	/^#define DRM_IOCTL_EXYNOS_G2D_SET_CMDLIST	/;"	d
DRM_IOCTL_EXYNOS_GEM_CREATE	exynos/exynos_drm.h	/^#define DRM_IOCTL_EXYNOS_GEM_CREATE	/;"	d
DRM_IOCTL_EXYNOS_GEM_GET	exynos/exynos_drm.h	/^#define DRM_IOCTL_EXYNOS_GEM_GET	/;"	d
DRM_IOCTL_EXYNOS_VIDI_CONNECTION	exynos/exynos_drm.h	/^#define DRM_IOCTL_EXYNOS_VIDI_CONNECTION	/;"	d
DRM_IOCTL_FINISH	include/drm/drm.h	/^#define DRM_IOCTL_FINISH	/;"	d
DRM_IOCTL_FREE_BUFS	include/drm/drm.h	/^#define DRM_IOCTL_FREE_BUFS	/;"	d
DRM_IOCTL_GEM_CLOSE	include/drm/drm.h	/^#define DRM_IOCTL_GEM_CLOSE	/;"	d
DRM_IOCTL_GEM_FLINK	include/drm/drm.h	/^#define DRM_IOCTL_GEM_FLINK	/;"	d
DRM_IOCTL_GEM_OPEN	include/drm/drm.h	/^#define DRM_IOCTL_GEM_OPEN	/;"	d
DRM_IOCTL_GET_CAP	include/drm/drm.h	/^#define DRM_IOCTL_GET_CAP	/;"	d
DRM_IOCTL_GET_CLIENT	include/drm/drm.h	/^#define DRM_IOCTL_GET_CLIENT /;"	d
DRM_IOCTL_GET_CTX	include/drm/drm.h	/^#define DRM_IOCTL_GET_CTX	/;"	d
DRM_IOCTL_GET_MAGIC	include/drm/drm.h	/^#define DRM_IOCTL_GET_MAGIC	/;"	d
DRM_IOCTL_GET_MAP	include/drm/drm.h	/^#define DRM_IOCTL_GET_MAP /;"	d
DRM_IOCTL_GET_PCIINFO	xf86drm.c	/^#define DRM_IOCTL_GET_PCIINFO /;"	d	file:
DRM_IOCTL_GET_SAREA_CTX	include/drm/drm.h	/^#define DRM_IOCTL_GET_SAREA_CTX /;"	d
DRM_IOCTL_GET_STATS	include/drm/drm.h	/^#define DRM_IOCTL_GET_STATS /;"	d
DRM_IOCTL_GET_UNIQUE	include/drm/drm.h	/^#define DRM_IOCTL_GET_UNIQUE	/;"	d
DRM_IOCTL_I915_ALLOC	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_ALLOC /;"	d
DRM_IOCTL_I915_BATCHBUFFER	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_BATCHBUFFER	/;"	d
DRM_IOCTL_I915_CMDBUFFER	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_CMDBUFFER	/;"	d
DRM_IOCTL_I915_DESTROY_HEAP	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_DESTROY_HEAP	/;"	d
DRM_IOCTL_I915_FLIP	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_FLIP	/;"	d
DRM_IOCTL_I915_FLUSH	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_FLUSH	/;"	d
DRM_IOCTL_I915_FREE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_FREE /;"	d
DRM_IOCTL_I915_GEM_BUSY	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_BUSY	/;"	d
DRM_IOCTL_I915_GEM_CONTEXT_CREATE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE	/;"	d
DRM_IOCTL_I915_GEM_CONTEXT_CREATE_EXT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE_EXT	/;"	d
DRM_IOCTL_I915_GEM_CONTEXT_DESTROY	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_CONTEXT_DESTROY	/;"	d
DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_CONTEXT_GETPARAM	/;"	d
DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_CONTEXT_SETPARAM	/;"	d
DRM_IOCTL_I915_GEM_CREATE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_CREATE	/;"	d
DRM_IOCTL_I915_GEM_ENTERVT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_ENTERVT	/;"	d
DRM_IOCTL_I915_GEM_EXECBUFFER	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_EXECBUFFER	/;"	d
DRM_IOCTL_I915_GEM_EXECBUFFER2	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_EXECBUFFER2	/;"	d
DRM_IOCTL_I915_GEM_EXECBUFFER2_WR	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_EXECBUFFER2_WR	/;"	d
DRM_IOCTL_I915_GEM_GET_APERTURE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_GET_APERTURE	/;"	d
DRM_IOCTL_I915_GEM_GET_CACHING	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_GET_CACHING	/;"	d
DRM_IOCTL_I915_GEM_GET_TILING	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_GET_TILING	/;"	d
DRM_IOCTL_I915_GEM_INIT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_INIT	/;"	d
DRM_IOCTL_I915_GEM_LEAVEVT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_LEAVEVT	/;"	d
DRM_IOCTL_I915_GEM_MADVISE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_MADVISE	/;"	d
DRM_IOCTL_I915_GEM_MMAP	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_MMAP	/;"	d
DRM_IOCTL_I915_GEM_MMAP_GTT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_MMAP_GTT	/;"	d
DRM_IOCTL_I915_GEM_PIN	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_PIN	/;"	d
DRM_IOCTL_I915_GEM_PREAD	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_PREAD	/;"	d
DRM_IOCTL_I915_GEM_PWRITE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_PWRITE	/;"	d
DRM_IOCTL_I915_GEM_SET_CACHING	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_SET_CACHING	/;"	d
DRM_IOCTL_I915_GEM_SET_DOMAIN	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_SET_DOMAIN	/;"	d
DRM_IOCTL_I915_GEM_SET_TILING	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_SET_TILING	/;"	d
DRM_IOCTL_I915_GEM_SW_FINISH	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_SW_FINISH	/;"	d
DRM_IOCTL_I915_GEM_THROTTLE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_THROTTLE	/;"	d
DRM_IOCTL_I915_GEM_UNPIN	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_UNPIN	/;"	d
DRM_IOCTL_I915_GEM_USERPTR	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_USERPTR	/;"	d
DRM_IOCTL_I915_GEM_WAIT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GEM_WAIT	/;"	d
DRM_IOCTL_I915_GETPARAM	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GETPARAM /;"	d
DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID /;"	d
DRM_IOCTL_I915_GET_RESET_STATS	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GET_RESET_STATS	/;"	d
DRM_IOCTL_I915_GET_SPRITE_COLORKEY	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GET_SPRITE_COLORKEY /;"	d
DRM_IOCTL_I915_GET_VBLANK_PIPE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_GET_VBLANK_PIPE	/;"	d
DRM_IOCTL_I915_HWS_ADDR	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_HWS_ADDR	/;"	d
DRM_IOCTL_I915_INIT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_INIT	/;"	d
DRM_IOCTL_I915_INIT_HEAP	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_INIT_HEAP /;"	d
DRM_IOCTL_I915_IRQ_EMIT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_IRQ_EMIT /;"	d
DRM_IOCTL_I915_IRQ_WAIT	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_IRQ_WAIT /;"	d
DRM_IOCTL_I915_OVERLAY_ATTRS	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_OVERLAY_ATTRS	/;"	d
DRM_IOCTL_I915_OVERLAY_PUT_IMAGE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_OVERLAY_PUT_IMAGE	/;"	d
DRM_IOCTL_I915_PERF_ADD_CONFIG	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_PERF_ADD_CONFIG	/;"	d
DRM_IOCTL_I915_PERF_OPEN	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_PERF_OPEN	/;"	d
DRM_IOCTL_I915_PERF_REMOVE_CONFIG	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_PERF_REMOVE_CONFIG	/;"	d
DRM_IOCTL_I915_QUERY	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_QUERY	/;"	d
DRM_IOCTL_I915_REG_READ	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_REG_READ	/;"	d
DRM_IOCTL_I915_SETPARAM	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_SETPARAM /;"	d
DRM_IOCTL_I915_SET_SPRITE_COLORKEY	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_SET_SPRITE_COLORKEY /;"	d
DRM_IOCTL_I915_SET_VBLANK_PIPE	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_SET_VBLANK_PIPE	/;"	d
DRM_IOCTL_I915_VBLANK_SWAP	include/drm/i915_drm.h	/^#define DRM_IOCTL_I915_VBLANK_SWAP	/;"	d
DRM_IOCTL_INFO_BUFS	include/drm/drm.h	/^#define DRM_IOCTL_INFO_BUFS	/;"	d
DRM_IOCTL_IRQ_BUSID	include/drm/drm.h	/^#define DRM_IOCTL_IRQ_BUSID	/;"	d
DRM_IOCTL_KGSL_GEM_ALLOC	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_ALLOC /;"	d
DRM_IOCTL_KGSL_GEM_BIND_GPU	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_BIND_GPU /;"	d
DRM_IOCTL_KGSL_GEM_CREATE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_CREATE /;"	d
DRM_IOCTL_KGSL_GEM_CREATE_FD	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_CREATE_FD /;"	d
DRM_IOCTL_KGSL_GEM_GETMEMTYPE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_GETMEMTYPE /;"	d
DRM_IOCTL_KGSL_GEM_GET_BUFINFO	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_GET_BUFINFO /;"	d
DRM_IOCTL_KGSL_GEM_LOCK_HANDLE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_LOCK_HANDLE /;"	d
DRM_IOCTL_KGSL_GEM_MMAP	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_MMAP /;"	d
DRM_IOCTL_KGSL_GEM_PREP	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_PREP /;"	d
DRM_IOCTL_KGSL_GEM_SETMEMTYPE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_SETMEMTYPE /;"	d
DRM_IOCTL_KGSL_GEM_SET_ACTIVE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_SET_ACTIVE /;"	d
DRM_IOCTL_KGSL_GEM_SET_BUFCOUNT	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_SET_BUFCOUNT /;"	d
DRM_IOCTL_KGSL_GEM_UNBIND_GPU	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_UNBIND_GPU /;"	d
DRM_IOCTL_KGSL_GEM_UNLOCK_HANDLE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_UNLOCK_HANDLE /;"	d
DRM_IOCTL_KGSL_GEM_UNLOCK_ON_TS	freedreno/kgsl/kgsl_drm.h	/^#define DRM_IOCTL_KGSL_GEM_UNLOCK_ON_TS /;"	d
DRM_IOCTL_LOCK	include/drm/drm.h	/^#define DRM_IOCTL_LOCK	/;"	d
DRM_IOCTL_MACH64_BLIT	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_BLIT /;"	d
DRM_IOCTL_MACH64_CLEAR	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_CLEAR /;"	d
DRM_IOCTL_MACH64_FLUSH	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_FLUSH /;"	d
DRM_IOCTL_MACH64_GETPARAM	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_GETPARAM /;"	d
DRM_IOCTL_MACH64_IDLE	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_IDLE /;"	d
DRM_IOCTL_MACH64_INIT	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_INIT /;"	d
DRM_IOCTL_MACH64_RESET	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_RESET /;"	d
DRM_IOCTL_MACH64_SWAP	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_SWAP /;"	d
DRM_IOCTL_MACH64_VERTEX	include/drm/mach64_drm.h	/^#define DRM_IOCTL_MACH64_VERTEX /;"	d
DRM_IOCTL_MAP_BUFS	include/drm/drm.h	/^#define DRM_IOCTL_MAP_BUFS	/;"	d
DRM_IOCTL_MARK_BUFS	include/drm/drm.h	/^#define DRM_IOCTL_MARK_BUFS	/;"	d
DRM_IOCTL_MGA_BLIT	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_BLIT /;"	d
DRM_IOCTL_MGA_CLEAR	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_CLEAR /;"	d
DRM_IOCTL_MGA_DMA_BOOTSTRAP	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_DMA_BOOTSTRAP /;"	d
DRM_IOCTL_MGA_FLUSH	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_FLUSH /;"	d
DRM_IOCTL_MGA_GETPARAM	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_GETPARAM /;"	d
DRM_IOCTL_MGA_ILOAD	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_ILOAD /;"	d
DRM_IOCTL_MGA_INDICES	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_INDICES /;"	d
DRM_IOCTL_MGA_INIT	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_INIT /;"	d
DRM_IOCTL_MGA_RESET	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_RESET /;"	d
DRM_IOCTL_MGA_SET_FENCE	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_SET_FENCE /;"	d
DRM_IOCTL_MGA_SWAP	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_SWAP /;"	d
DRM_IOCTL_MGA_VERTEX	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_VERTEX /;"	d
DRM_IOCTL_MGA_WAIT_FENCE	include/drm/mga_drm.h	/^#define DRM_IOCTL_MGA_WAIT_FENCE /;"	d
DRM_IOCTL_MODESET_CTL	include/drm/drm.h	/^#define DRM_IOCTL_MODESET_CTL /;"	d
DRM_IOCTL_MODE_ADDFB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_ADDFB	/;"	d
DRM_IOCTL_MODE_ADDFB2	include/drm/drm.h	/^#define DRM_IOCTL_MODE_ADDFB2	/;"	d
DRM_IOCTL_MODE_ATOMIC	include/drm/drm.h	/^#define DRM_IOCTL_MODE_ATOMIC	/;"	d
DRM_IOCTL_MODE_ATTACHMODE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_ATTACHMODE	/;"	d
DRM_IOCTL_MODE_CREATEPROPBLOB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_CREATEPROPBLOB	/;"	d
DRM_IOCTL_MODE_CREATE_DUMB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_CREATE_DUMB /;"	d
DRM_IOCTL_MODE_CREATE_LEASE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_CREATE_LEASE	/;"	d
DRM_IOCTL_MODE_CURSOR	include/drm/drm.h	/^#define DRM_IOCTL_MODE_CURSOR	/;"	d
DRM_IOCTL_MODE_CURSOR2	include/drm/drm.h	/^#define DRM_IOCTL_MODE_CURSOR2	/;"	d
DRM_IOCTL_MODE_DESTROYPROPBLOB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_DESTROYPROPBLOB	/;"	d
DRM_IOCTL_MODE_DESTROY_DUMB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_DESTROY_DUMB /;"	d
DRM_IOCTL_MODE_DETACHMODE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_DETACHMODE	/;"	d
DRM_IOCTL_MODE_DIRTYFB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_DIRTYFB	/;"	d
DRM_IOCTL_MODE_GETCONNECTOR	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETCONNECTOR	/;"	d
DRM_IOCTL_MODE_GETCRTC	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETCRTC	/;"	d
DRM_IOCTL_MODE_GETENCODER	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETENCODER	/;"	d
DRM_IOCTL_MODE_GETFB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETFB	/;"	d
DRM_IOCTL_MODE_GETFB2	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETFB2	/;"	d
DRM_IOCTL_MODE_GETGAMMA	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETGAMMA	/;"	d
DRM_IOCTL_MODE_GETPLANE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETPLANE	/;"	d
DRM_IOCTL_MODE_GETPLANERESOURCES	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETPLANERESOURCES /;"	d
DRM_IOCTL_MODE_GETPROPBLOB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETPROPBLOB	/;"	d
DRM_IOCTL_MODE_GETPROPERTY	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETPROPERTY	/;"	d
DRM_IOCTL_MODE_GETRESOURCES	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GETRESOURCES	/;"	d
DRM_IOCTL_MODE_GET_LEASE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_GET_LEASE	/;"	d
DRM_IOCTL_MODE_LIST_LESSEES	include/drm/drm.h	/^#define DRM_IOCTL_MODE_LIST_LESSEES	/;"	d
DRM_IOCTL_MODE_MAP_DUMB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_MAP_DUMB /;"	d
DRM_IOCTL_MODE_OBJ_GETPROPERTIES	include/drm/drm.h	/^#define DRM_IOCTL_MODE_OBJ_GETPROPERTIES	/;"	d
DRM_IOCTL_MODE_OBJ_SETPROPERTY	include/drm/drm.h	/^#define DRM_IOCTL_MODE_OBJ_SETPROPERTY	/;"	d
DRM_IOCTL_MODE_PAGE_FLIP	include/drm/drm.h	/^#define DRM_IOCTL_MODE_PAGE_FLIP	/;"	d
DRM_IOCTL_MODE_REVOKE_LEASE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_REVOKE_LEASE	/;"	d
DRM_IOCTL_MODE_RMFB	include/drm/drm.h	/^#define DRM_IOCTL_MODE_RMFB	/;"	d
DRM_IOCTL_MODE_SETCRTC	include/drm/drm.h	/^#define DRM_IOCTL_MODE_SETCRTC	/;"	d
DRM_IOCTL_MODE_SETGAMMA	include/drm/drm.h	/^#define DRM_IOCTL_MODE_SETGAMMA	/;"	d
DRM_IOCTL_MODE_SETPLANE	include/drm/drm.h	/^#define DRM_IOCTL_MODE_SETPLANE	/;"	d
DRM_IOCTL_MODE_SETPROPERTY	include/drm/drm.h	/^#define DRM_IOCTL_MODE_SETPROPERTY	/;"	d
DRM_IOCTL_MOD_CTX	include/drm/drm.h	/^#define DRM_IOCTL_MOD_CTX	/;"	d
DRM_IOCTL_MSM_GEM_CPU_FINI	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GEM_CPU_FINI /;"	d
DRM_IOCTL_MSM_GEM_CPU_PREP	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GEM_CPU_PREP /;"	d
DRM_IOCTL_MSM_GEM_INFO	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GEM_INFO /;"	d
DRM_IOCTL_MSM_GEM_MADVISE	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GEM_MADVISE /;"	d
DRM_IOCTL_MSM_GEM_NEW	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GEM_NEW /;"	d
DRM_IOCTL_MSM_GEM_SUBMIT	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GEM_SUBMIT /;"	d
DRM_IOCTL_MSM_GET_PARAM	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_GET_PARAM /;"	d
DRM_IOCTL_MSM_SUBMITQUEUE_CLOSE	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_SUBMITQUEUE_CLOSE /;"	d
DRM_IOCTL_MSM_SUBMITQUEUE_NEW	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_SUBMITQUEUE_NEW /;"	d
DRM_IOCTL_MSM_WAIT_FENCE	include/drm/msm_drm.h	/^#define DRM_IOCTL_MSM_WAIT_FENCE /;"	d
DRM_IOCTL_NEW_CTX	include/drm/drm.h	/^#define DRM_IOCTL_NEW_CTX	/;"	d
DRM_IOCTL_NR	xf86drm.h	/^#define DRM_IOCTL_NR(/;"	d
DRM_IOCTL_OMAP_GEM_CPU_FINI	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_GEM_CPU_FINI	/;"	d
DRM_IOCTL_OMAP_GEM_CPU_PREP	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_GEM_CPU_PREP	/;"	d
DRM_IOCTL_OMAP_GEM_INFO	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_GEM_INFO	/;"	d
DRM_IOCTL_OMAP_GEM_NEW	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_GEM_NEW	/;"	d
DRM_IOCTL_OMAP_GET_BASE	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_GET_BASE	/;"	d
DRM_IOCTL_OMAP_GET_PARAM	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_GET_PARAM	/;"	d
DRM_IOCTL_OMAP_SET_PARAM	omap/omap_drm.h	/^#define DRM_IOCTL_OMAP_SET_PARAM	/;"	d
DRM_IOCTL_PRIME_FD_TO_HANDLE	include/drm/drm.h	/^#define DRM_IOCTL_PRIME_FD_TO_HANDLE /;"	d
DRM_IOCTL_PRIME_HANDLE_TO_FD	include/drm/drm.h	/^#define DRM_IOCTL_PRIME_HANDLE_TO_FD /;"	d
DRM_IOCTL_QXL_ALLOC	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_ALLOC /;"	d
DRM_IOCTL_QXL_ALLOC_SURF	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_ALLOC_SURF /;"	d
DRM_IOCTL_QXL_CLIENTCAP	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_CLIENTCAP /;"	d
DRM_IOCTL_QXL_EXECBUFFER	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_EXECBUFFER /;"	d
DRM_IOCTL_QXL_GETPARAM	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_GETPARAM /;"	d
DRM_IOCTL_QXL_MAP	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_MAP /;"	d
DRM_IOCTL_QXL_UPDATE_AREA	include/drm/qxl_drm.h	/^#define DRM_IOCTL_QXL_UPDATE_AREA /;"	d
DRM_IOCTL_R128_BLIT	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_BLIT /;"	d
DRM_IOCTL_R128_CCE_IDLE	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_CCE_IDLE /;"	d
DRM_IOCTL_R128_CCE_RESET	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_CCE_RESET /;"	d
DRM_IOCTL_R128_CCE_START	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_CCE_START /;"	d
DRM_IOCTL_R128_CCE_STOP	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_CCE_STOP /;"	d
DRM_IOCTL_R128_CLEAR	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_CLEAR /;"	d
DRM_IOCTL_R128_CLEAR2	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_CLEAR2 /;"	d
DRM_IOCTL_R128_DEPTH	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_DEPTH /;"	d
DRM_IOCTL_R128_FLIP	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_FLIP /;"	d
DRM_IOCTL_R128_FULLSCREEN	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_FULLSCREEN /;"	d
DRM_IOCTL_R128_GETPARAM	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_GETPARAM /;"	d
DRM_IOCTL_R128_INDICES	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_INDICES /;"	d
DRM_IOCTL_R128_INDIRECT	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_INDIRECT /;"	d
DRM_IOCTL_R128_INIT	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_INIT /;"	d
DRM_IOCTL_R128_RESET	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_RESET /;"	d
DRM_IOCTL_R128_STIPPLE	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_STIPPLE /;"	d
DRM_IOCTL_R128_SWAP	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_SWAP /;"	d
DRM_IOCTL_R128_VERTEX	include/drm/r128_drm.h	/^#define DRM_IOCTL_R128_VERTEX /;"	d
DRM_IOCTL_RADEON_ALLOC	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_ALLOC /;"	d
DRM_IOCTL_RADEON_CLEAR	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CLEAR /;"	d
DRM_IOCTL_RADEON_CMDBUF	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CMDBUF /;"	d
DRM_IOCTL_RADEON_CP_IDLE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CP_IDLE /;"	d
DRM_IOCTL_RADEON_CP_INIT	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CP_INIT /;"	d
DRM_IOCTL_RADEON_CP_RESET	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CP_RESET /;"	d
DRM_IOCTL_RADEON_CP_RESUME	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CP_RESUME /;"	d
DRM_IOCTL_RADEON_CP_START	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CP_START /;"	d
DRM_IOCTL_RADEON_CP_STOP	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CP_STOP /;"	d
DRM_IOCTL_RADEON_CS	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_CS	/;"	d
DRM_IOCTL_RADEON_FLIP	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_FLIP /;"	d
DRM_IOCTL_RADEON_FREE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_FREE /;"	d
DRM_IOCTL_RADEON_FULLSCREEN	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_FULLSCREEN /;"	d
DRM_IOCTL_RADEON_GEM_BUSY	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_BUSY	/;"	d
DRM_IOCTL_RADEON_GEM_CREATE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_CREATE	/;"	d
DRM_IOCTL_RADEON_GEM_GET_TILING	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_GET_TILING	/;"	d
DRM_IOCTL_RADEON_GEM_INFO	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_INFO	/;"	d
DRM_IOCTL_RADEON_GEM_MMAP	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_MMAP	/;"	d
DRM_IOCTL_RADEON_GEM_OP	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_OP	/;"	d
DRM_IOCTL_RADEON_GEM_PREAD	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_PREAD	/;"	d
DRM_IOCTL_RADEON_GEM_PWRITE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_PWRITE	/;"	d
DRM_IOCTL_RADEON_GEM_SET_DOMAIN	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_SET_DOMAIN	/;"	d
DRM_IOCTL_RADEON_GEM_SET_TILING	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_SET_TILING	/;"	d
DRM_IOCTL_RADEON_GEM_USERPTR	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_USERPTR	/;"	d
DRM_IOCTL_RADEON_GEM_VA	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_VA	/;"	d
DRM_IOCTL_RADEON_GEM_WAIT_IDLE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GEM_WAIT_IDLE	/;"	d
DRM_IOCTL_RADEON_GETPARAM	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_GETPARAM /;"	d
DRM_IOCTL_RADEON_INDICES	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_INDICES /;"	d
DRM_IOCTL_RADEON_INDIRECT	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_INDIRECT /;"	d
DRM_IOCTL_RADEON_INFO	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_INFO	/;"	d
DRM_IOCTL_RADEON_INIT_HEAP	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_INIT_HEAP /;"	d
DRM_IOCTL_RADEON_IRQ_EMIT	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_IRQ_EMIT /;"	d
DRM_IOCTL_RADEON_IRQ_WAIT	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_IRQ_WAIT /;"	d
DRM_IOCTL_RADEON_RESET	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_RESET /;"	d
DRM_IOCTL_RADEON_SETPARAM	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_SETPARAM /;"	d
DRM_IOCTL_RADEON_STIPPLE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_STIPPLE /;"	d
DRM_IOCTL_RADEON_SURF_ALLOC	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_SURF_ALLOC /;"	d
DRM_IOCTL_RADEON_SURF_FREE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_SURF_FREE /;"	d
DRM_IOCTL_RADEON_SWAP	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_SWAP /;"	d
DRM_IOCTL_RADEON_TEXTURE	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_TEXTURE /;"	d
DRM_IOCTL_RADEON_VERTEX	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_VERTEX /;"	d
DRM_IOCTL_RADEON_VERTEX2	include/drm/radeon_drm.h	/^#define DRM_IOCTL_RADEON_VERTEX2 /;"	d
DRM_IOCTL_RES_CTX	include/drm/drm.h	/^#define DRM_IOCTL_RES_CTX	/;"	d
DRM_IOCTL_RM_CTX	include/drm/drm.h	/^#define DRM_IOCTL_RM_CTX	/;"	d
DRM_IOCTL_RM_DRAW	include/drm/drm.h	/^#define DRM_IOCTL_RM_DRAW	/;"	d
DRM_IOCTL_RM_MAP	include/drm/drm.h	/^#define DRM_IOCTL_RM_MAP	/;"	d
DRM_IOCTL_SAVAGE_BCI_CMDBUF	include/drm/savage_drm.h	/^#define DRM_IOCTL_SAVAGE_BCI_CMDBUF	/;"	d
DRM_IOCTL_SAVAGE_BCI_EVENT_EMIT	include/drm/savage_drm.h	/^#define DRM_IOCTL_SAVAGE_BCI_EVENT_EMIT	/;"	d
DRM_IOCTL_SAVAGE_BCI_EVENT_WAIT	include/drm/savage_drm.h	/^#define DRM_IOCTL_SAVAGE_BCI_EVENT_WAIT	/;"	d
DRM_IOCTL_SAVAGE_BCI_INIT	include/drm/savage_drm.h	/^#define DRM_IOCTL_SAVAGE_BCI_INIT	/;"	d
DRM_IOCTL_SET_CLIENT_CAP	include/drm/drm.h	/^#define DRM_IOCTL_SET_CLIENT_CAP	/;"	d
DRM_IOCTL_SET_MASTER	include/drm/drm.h	/^#define DRM_IOCTL_SET_MASTER /;"	d
DRM_IOCTL_SET_SAREA_CTX	include/drm/drm.h	/^#define DRM_IOCTL_SET_SAREA_CTX	/;"	d
DRM_IOCTL_SET_UNIQUE	include/drm/drm.h	/^#define DRM_IOCTL_SET_UNIQUE	/;"	d
DRM_IOCTL_SET_VERSION	include/drm/drm.h	/^#define DRM_IOCTL_SET_VERSION	/;"	d
DRM_IOCTL_SG_ALLOC	include/drm/drm.h	/^#define DRM_IOCTL_SG_ALLOC	/;"	d
DRM_IOCTL_SG_FREE	include/drm/drm.h	/^#define DRM_IOCTL_SG_FREE	/;"	d
DRM_IOCTL_SIS_AGP_ALLOC	include/drm/sis_drm.h	/^#define DRM_IOCTL_SIS_AGP_ALLOC	/;"	d
DRM_IOCTL_SIS_AGP_FREE	include/drm/sis_drm.h	/^#define DRM_IOCTL_SIS_AGP_FREE	/;"	d
DRM_IOCTL_SIS_AGP_INIT	include/drm/sis_drm.h	/^#define DRM_IOCTL_SIS_AGP_INIT	/;"	d
DRM_IOCTL_SIS_FB_ALLOC	include/drm/sis_drm.h	/^#define DRM_IOCTL_SIS_FB_ALLOC	/;"	d
DRM_IOCTL_SIS_FB_FREE	include/drm/sis_drm.h	/^#define DRM_IOCTL_SIS_FB_FREE	/;"	d
DRM_IOCTL_SIS_FB_INIT	include/drm/sis_drm.h	/^#define DRM_IOCTL_SIS_FB_INIT	/;"	d
DRM_IOCTL_SWITCH_CTX	include/drm/drm.h	/^#define DRM_IOCTL_SWITCH_CTX	/;"	d
DRM_IOCTL_SYNCOBJ_CREATE	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_CREATE	/;"	d
DRM_IOCTL_SYNCOBJ_DESTROY	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_DESTROY	/;"	d
DRM_IOCTL_SYNCOBJ_FD_TO_HANDLE	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_FD_TO_HANDLE	/;"	d
DRM_IOCTL_SYNCOBJ_HANDLE_TO_FD	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_HANDLE_TO_FD	/;"	d
DRM_IOCTL_SYNCOBJ_QUERY	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_QUERY	/;"	d
DRM_IOCTL_SYNCOBJ_RESET	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_RESET	/;"	d
DRM_IOCTL_SYNCOBJ_SIGNAL	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_SIGNAL	/;"	d
DRM_IOCTL_SYNCOBJ_TIMELINE_SIGNAL	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_TIMELINE_SIGNAL	/;"	d
DRM_IOCTL_SYNCOBJ_TIMELINE_WAIT	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_TIMELINE_WAIT	/;"	d
DRM_IOCTL_SYNCOBJ_TRANSFER	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_TRANSFER	/;"	d
DRM_IOCTL_SYNCOBJ_WAIT	include/drm/drm.h	/^#define DRM_IOCTL_SYNCOBJ_WAIT	/;"	d
DRM_IOCTL_TEGRA_CHANNEL_CLOSE	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_CHANNEL_CLOSE /;"	d
DRM_IOCTL_TEGRA_CHANNEL_MAP	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_CHANNEL_MAP /;"	d
DRM_IOCTL_TEGRA_CHANNEL_OPEN	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_CHANNEL_OPEN /;"	d
DRM_IOCTL_TEGRA_CHANNEL_SUBMIT	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_CHANNEL_SUBMIT /;"	d
DRM_IOCTL_TEGRA_CHANNEL_UNMAP	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_CHANNEL_UNMAP /;"	d
DRM_IOCTL_TEGRA_CLOSE_CHANNEL	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_CLOSE_CHANNEL /;"	d
DRM_IOCTL_TEGRA_GEM_CREATE	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GEM_CREATE /;"	d
DRM_IOCTL_TEGRA_GEM_GET_FLAGS	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GEM_GET_FLAGS /;"	d
DRM_IOCTL_TEGRA_GEM_GET_TILING	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GEM_GET_TILING /;"	d
DRM_IOCTL_TEGRA_GEM_MMAP	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GEM_MMAP /;"	d
DRM_IOCTL_TEGRA_GEM_SET_FLAGS	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GEM_SET_FLAGS /;"	d
DRM_IOCTL_TEGRA_GEM_SET_TILING	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GEM_SET_TILING /;"	d
DRM_IOCTL_TEGRA_GET_SYNCPT	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GET_SYNCPT /;"	d
DRM_IOCTL_TEGRA_GET_SYNCPT_BASE	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_GET_SYNCPT_BASE /;"	d
DRM_IOCTL_TEGRA_OPEN_CHANNEL	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_OPEN_CHANNEL /;"	d
DRM_IOCTL_TEGRA_SUBMIT	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SUBMIT /;"	d
DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SYNCPOINT_ALLOCATE /;"	d
DRM_IOCTL_TEGRA_SYNCPOINT_FREE	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SYNCPOINT_FREE /;"	d
DRM_IOCTL_TEGRA_SYNCPOINT_WAIT	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SYNCPOINT_WAIT /;"	d
DRM_IOCTL_TEGRA_SYNCPT_INCR	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SYNCPT_INCR /;"	d
DRM_IOCTL_TEGRA_SYNCPT_READ	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SYNCPT_READ /;"	d
DRM_IOCTL_TEGRA_SYNCPT_WAIT	include/drm/tegra_drm.h	/^#define DRM_IOCTL_TEGRA_SYNCPT_WAIT /;"	d
DRM_IOCTL_UNBLOCK	include/drm/drm.h	/^#define DRM_IOCTL_UNBLOCK	/;"	d
DRM_IOCTL_UNLOCK	include/drm/drm.h	/^#define DRM_IOCTL_UNLOCK	/;"	d
DRM_IOCTL_UPDATE_DRAW	include/drm/drm.h	/^#define DRM_IOCTL_UPDATE_DRAW	/;"	d
DRM_IOCTL_VC4_CREATE_BO	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_CREATE_BO /;"	d
DRM_IOCTL_VC4_CREATE_SHADER_BO	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_CREATE_SHADER_BO /;"	d
DRM_IOCTL_VC4_GEM_MADVISE	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_GEM_MADVISE /;"	d
DRM_IOCTL_VC4_GET_HANG_STATE	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_GET_HANG_STATE /;"	d
DRM_IOCTL_VC4_GET_PARAM	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_GET_PARAM /;"	d
DRM_IOCTL_VC4_GET_TILING	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_GET_TILING /;"	d
DRM_IOCTL_VC4_LABEL_BO	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_LABEL_BO /;"	d
DRM_IOCTL_VC4_MMAP_BO	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_MMAP_BO /;"	d
DRM_IOCTL_VC4_PERFMON_CREATE	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_PERFMON_CREATE /;"	d
DRM_IOCTL_VC4_PERFMON_DESTROY	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_PERFMON_DESTROY /;"	d
DRM_IOCTL_VC4_PERFMON_GET_VALUES	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_PERFMON_GET_VALUES /;"	d
DRM_IOCTL_VC4_SET_TILING	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_SET_TILING /;"	d
DRM_IOCTL_VC4_SUBMIT_CL	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_SUBMIT_CL /;"	d
DRM_IOCTL_VC4_WAIT_BO	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_WAIT_BO /;"	d
DRM_IOCTL_VC4_WAIT_SEQNO	include/drm/vc4_drm.h	/^#define DRM_IOCTL_VC4_WAIT_SEQNO /;"	d
DRM_IOCTL_VERSION	include/drm/drm.h	/^#define DRM_IOCTL_VERSION	/;"	d
DRM_IOCTL_VIA_AGP_INIT	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_AGP_INIT	/;"	d
DRM_IOCTL_VIA_ALLOCMEM	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_ALLOCMEM	/;"	d
DRM_IOCTL_VIA_BLIT_SYNC	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_BLIT_SYNC /;"	d
DRM_IOCTL_VIA_CMDBUFFER	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_CMDBUFFER	/;"	d
DRM_IOCTL_VIA_CMDBUF_SIZE	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_CMDBUF_SIZE /;"	d
DRM_IOCTL_VIA_DEC_FUTEX	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_DEC_FUTEX /;"	d
DRM_IOCTL_VIA_DMA_BLIT	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_DMA_BLIT /;"	d
DRM_IOCTL_VIA_DMA_INIT	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_DMA_INIT	/;"	d
DRM_IOCTL_VIA_FB_INIT	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_FB_INIT	/;"	d
DRM_IOCTL_VIA_FLUSH	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_FLUSH	/;"	d
DRM_IOCTL_VIA_FREEMEM	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_FREEMEM	/;"	d
DRM_IOCTL_VIA_MAP_INIT	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_MAP_INIT	/;"	d
DRM_IOCTL_VIA_PCICMD	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_PCICMD	/;"	d
DRM_IOCTL_VIA_WAIT_IRQ	include/drm/via_drm.h	/^#define DRM_IOCTL_VIA_WAIT_IRQ /;"	d
DRM_IOCTL_VIRTGPU_EXECBUFFER	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_EXECBUFFER /;"	d
DRM_IOCTL_VIRTGPU_GETPARAM	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_GETPARAM /;"	d
DRM_IOCTL_VIRTGPU_GET_CAPS	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_GET_CAPS /;"	d
DRM_IOCTL_VIRTGPU_MAP	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_MAP /;"	d
DRM_IOCTL_VIRTGPU_RESOURCE_CREATE	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_RESOURCE_CREATE	/;"	d
DRM_IOCTL_VIRTGPU_RESOURCE_INFO	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_RESOURCE_INFO /;"	d
DRM_IOCTL_VIRTGPU_TRANSFER_FROM_HOST	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_TRANSFER_FROM_HOST /;"	d
DRM_IOCTL_VIRTGPU_TRANSFER_TO_HOST	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_TRANSFER_TO_HOST /;"	d
DRM_IOCTL_VIRTGPU_WAIT	include/drm/virtgpu_drm.h	/^#define DRM_IOCTL_VIRTGPU_WAIT	/;"	d
DRM_IOCTL_WAIT_VBLANK	include/drm/drm.h	/^#define DRM_IOCTL_WAIT_VBLANK	/;"	d
DRM_IOC_READ	xf86drm.h	/^#define DRM_IOC_READ /;"	d
DRM_IOC_READWRITE	xf86drm.h	/^#define DRM_IOC_READWRITE /;"	d
DRM_IOC_VOID	xf86drm.h	/^#define DRM_IOC_VOID /;"	d
DRM_IOC_WRITE	xf86drm.h	/^#define DRM_IOC_WRITE /;"	d
DRM_IOR	include/drm/drm.h	/^#define DRM_IOR(/;"	d
DRM_IOW	include/drm/drm.h	/^#define DRM_IOW(/;"	d
DRM_IOWR	include/drm/drm.h	/^#define DRM_IOWR(/;"	d
DRM_KERNEL	xf86drm.h	/^	DRM_KERNEL = 0x0008, \/**< Kernel requires access *\/$/;"	e	enum:__anon0ab21c8a0303
DRM_KGSL_GEM_ALLOC	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_ALLOC /;"	d
DRM_KGSL_GEM_BIND_GPU	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_BIND_GPU /;"	d
DRM_KGSL_GEM_CACHE_MASK	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CACHE_MASK /;"	d
DRM_KGSL_GEM_CACHE_NONE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CACHE_NONE /;"	d
DRM_KGSL_GEM_CACHE_WBACK	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CACHE_WBACK /;"	d
DRM_KGSL_GEM_CACHE_WBACKWA	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CACHE_WBACKWA /;"	d
DRM_KGSL_GEM_CACHE_WCOMBINE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CACHE_WCOMBINE /;"	d
DRM_KGSL_GEM_CACHE_WTHROUGH	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CACHE_WTHROUGH /;"	d
DRM_KGSL_GEM_CREATE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CREATE /;"	d
DRM_KGSL_GEM_CREATE_FD	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_CREATE_FD /;"	d
DRM_KGSL_GEM_GETMEMTYPE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_GETMEMTYPE /;"	d
DRM_KGSL_GEM_GET_BUFINFO	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_GET_BUFINFO /;"	d
DRM_KGSL_GEM_LOCK_HANDLE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_LOCK_HANDLE /;"	d
DRM_KGSL_GEM_MAX_BUFFERS	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_MAX_BUFFERS /;"	d
DRM_KGSL_GEM_MMAP	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_MMAP /;"	d
DRM_KGSL_GEM_PMEM_EBI	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_PMEM_EBI /;"	d
DRM_KGSL_GEM_PMEM_SMI	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_PMEM_SMI /;"	d
DRM_KGSL_GEM_PREP	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_PREP /;"	d
DRM_KGSL_GEM_SETMEMTYPE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_SETMEMTYPE /;"	d
DRM_KGSL_GEM_SET_ACTIVE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_SET_ACTIVE /;"	d
DRM_KGSL_GEM_SET_BUFCOUNT	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_SET_BUFCOUNT /;"	d
DRM_KGSL_GEM_TS_2D	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TS_2D /;"	d
DRM_KGSL_GEM_TS_3D	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TS_3D /;"	d
DRM_KGSL_GEM_TYPE_EBI	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_EBI /;"	d
DRM_KGSL_GEM_TYPE_FD_FBMEM	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_FD_FBMEM /;"	d
DRM_KGSL_GEM_TYPE_FD_MASK	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_FD_MASK /;"	d
DRM_KGSL_GEM_TYPE_KMEM	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_KMEM /;"	d
DRM_KGSL_GEM_TYPE_KMEM_NOCACHE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_KMEM_NOCACHE /;"	d
DRM_KGSL_GEM_TYPE_MEM	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_MEM /;"	d
DRM_KGSL_GEM_TYPE_MEM_MASK	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_MEM_MASK /;"	d
DRM_KGSL_GEM_TYPE_PMEM	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_PMEM /;"	d
DRM_KGSL_GEM_TYPE_SMI	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_TYPE_SMI /;"	d
DRM_KGSL_GEM_UNBIND_GPU	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_UNBIND_GPU /;"	d
DRM_KGSL_GEM_UNLOCK_HANDLE	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_UNLOCK_HANDLE /;"	d
DRM_KGSL_GEM_UNLOCK_ON_TS	freedreno/kgsl/kgsl_drm.h	/^#define DRM_KGSL_GEM_UNLOCK_ON_TS /;"	d
DRM_LIGHT_LOCK	xf86drm.h	/^#define DRM_LIGHT_LOCK(/;"	d
DRM_LIGHT_LOCK_COUNT	xf86drm.h	/^#define DRM_LIGHT_LOCK_COUNT(/;"	d
DRM_LOCK	xf86drm.h	/^#define DRM_LOCK(/;"	d
DRM_LOCKED	xf86drm.h	/^	DRM_LOCKED = 0x0004, \/**< Physical pages locked *\/$/;"	e	enum:__anon0ab21c8a0303
DRM_LOCK_CONT	xf86drm.h	/^#define DRM_LOCK_CONT /;"	d
DRM_LOCK_FLUSH	xf86drm.h	/^	DRM_LOCK_FLUSH = 0x04, \/**< Flush this context's DMA queue first *\/$/;"	e	enum:__anon0ab21c8a0603
DRM_LOCK_FLUSH_ALL	xf86drm.h	/^	DRM_LOCK_FLUSH_ALL = 0x08, \/**< Flush all DMA queues first *\/$/;"	e	enum:__anon0ab21c8a0603
DRM_LOCK_HELD	xf86drm.h	/^#define DRM_LOCK_HELD /;"	d
DRM_LOCK_QUIESCENT	xf86drm.h	/^	DRM_LOCK_QUIESCENT = 0x02, \/**< Wait until hardware quiescent *\/$/;"	e	enum:__anon0ab21c8a0603
DRM_LOCK_READY	xf86drm.h	/^	DRM_LOCK_READY = 0x01, \/**< Wait until hardware is ready for DMA *\/$/;"	e	enum:__anon0ab21c8a0603
DRM_MACH64_BLIT	include/drm/mach64_drm.h	/^#define DRM_MACH64_BLIT /;"	d
DRM_MACH64_CLEANUP_DMA	include/drm/mach64_drm.h	/^		DRM_MACH64_CLEANUP_DMA = 0x02$/;"	e	enum:drm_mach64_init::__anonf986fb050203
DRM_MACH64_CLEAR	include/drm/mach64_drm.h	/^#define DRM_MACH64_CLEAR /;"	d
DRM_MACH64_FLUSH	include/drm/mach64_drm.h	/^#define DRM_MACH64_FLUSH /;"	d
DRM_MACH64_GETPARAM	include/drm/mach64_drm.h	/^#define DRM_MACH64_GETPARAM /;"	d
DRM_MACH64_IDLE	include/drm/mach64_drm.h	/^#define DRM_MACH64_IDLE /;"	d
DRM_MACH64_INIT	include/drm/mach64_drm.h	/^#define DRM_MACH64_INIT /;"	d
DRM_MACH64_INIT_DMA	include/drm/mach64_drm.h	/^		DRM_MACH64_INIT_DMA = 0x01,$/;"	e	enum:drm_mach64_init::__anonf986fb050203
DRM_MACH64_RESET	include/drm/mach64_drm.h	/^#define DRM_MACH64_RESET /;"	d
DRM_MACH64_SWAP	include/drm/mach64_drm.h	/^#define DRM_MACH64_SWAP /;"	d
DRM_MACH64_VERTEX	include/drm/mach64_drm.h	/^#define DRM_MACH64_VERTEX /;"	d
DRM_MAJOR	xf86drm.c	/^#define DRM_MAJOR /;"	d	file:
DRM_MAX_FDS	xf86drm.c	/^#define DRM_MAX_FDS /;"	d	file:
DRM_MAX_MINOR	xf86drm.h	/^#define DRM_MAX_MINOR /;"	d
DRM_MAX_ORDER	include/drm/drm.h	/^#define DRM_MAX_ORDER	/;"	d
DRM_MGA_BLIT	include/drm/mga_drm.h	/^#define DRM_MGA_BLIT /;"	d
DRM_MGA_CLEAR	include/drm/mga_drm.h	/^#define DRM_MGA_CLEAR /;"	d
DRM_MGA_DMA_BOOTSTRAP	include/drm/mga_drm.h	/^#define DRM_MGA_DMA_BOOTSTRAP /;"	d
DRM_MGA_FLUSH	include/drm/mga_drm.h	/^#define DRM_MGA_FLUSH /;"	d
DRM_MGA_GETPARAM	include/drm/mga_drm.h	/^#define DRM_MGA_GETPARAM /;"	d
DRM_MGA_IDLE_RETRY	include/drm/mga_drm.h	/^#define  DRM_MGA_IDLE_RETRY /;"	d
DRM_MGA_ILOAD	include/drm/mga_drm.h	/^#define DRM_MGA_ILOAD /;"	d
DRM_MGA_INDICES	include/drm/mga_drm.h	/^#define DRM_MGA_INDICES /;"	d
DRM_MGA_INIT	include/drm/mga_drm.h	/^#define DRM_MGA_INIT /;"	d
DRM_MGA_RESET	include/drm/mga_drm.h	/^#define DRM_MGA_RESET /;"	d
DRM_MGA_SET_FENCE	include/drm/mga_drm.h	/^#define DRM_MGA_SET_FENCE /;"	d
DRM_MGA_SWAP	include/drm/mga_drm.h	/^#define DRM_MGA_SWAP /;"	d
DRM_MGA_VERTEX	include/drm/mga_drm.h	/^#define DRM_MGA_VERTEX /;"	d
DRM_MGA_WAIT_FENCE	include/drm/mga_drm.h	/^#define DRM_MGA_WAIT_FENCE /;"	d
DRM_MIN_ORDER	include/drm/drm.h	/^#define DRM_MIN_ORDER	/;"	d
DRM_MODE_ATOMIC_ALLOW_MODESET	include/drm/drm_mode.h	/^#define DRM_MODE_ATOMIC_ALLOW_MODESET /;"	d
DRM_MODE_ATOMIC_FLAGS	include/drm/drm_mode.h	/^#define DRM_MODE_ATOMIC_FLAGS /;"	d
DRM_MODE_ATOMIC_NONBLOCK	include/drm/drm_mode.h	/^#define DRM_MODE_ATOMIC_NONBLOCK /;"	d
DRM_MODE_ATOMIC_TEST_ONLY	include/drm/drm_mode.h	/^#define DRM_MODE_ATOMIC_TEST_ONLY /;"	d
DRM_MODE_CONNECTED	xf86drmMode.h	/^	DRM_MODE_CONNECTED = 1,$/;"	e	enum:__anon6128726f0103
DRM_MODE_CONNECTOR_9PinDIN	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_9PinDIN	/;"	d
DRM_MODE_CONNECTOR_Component	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_Component	/;"	d
DRM_MODE_CONNECTOR_Composite	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_Composite	/;"	d
DRM_MODE_CONNECTOR_DPI	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_DPI	/;"	d
DRM_MODE_CONNECTOR_DSI	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_DSI	/;"	d
DRM_MODE_CONNECTOR_DVIA	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_DVIA	/;"	d
DRM_MODE_CONNECTOR_DVID	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_DVID	/;"	d
DRM_MODE_CONNECTOR_DVII	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_DVII	/;"	d
DRM_MODE_CONNECTOR_DisplayPort	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_DisplayPort	/;"	d
DRM_MODE_CONNECTOR_HDMIA	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_HDMIA	/;"	d
DRM_MODE_CONNECTOR_HDMIB	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_HDMIB	/;"	d
DRM_MODE_CONNECTOR_LVDS	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_LVDS	/;"	d
DRM_MODE_CONNECTOR_SPI	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_SPI	/;"	d
DRM_MODE_CONNECTOR_SVIDEO	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_SVIDEO	/;"	d
DRM_MODE_CONNECTOR_TV	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_TV	/;"	d
DRM_MODE_CONNECTOR_USB	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_USB	/;"	d
DRM_MODE_CONNECTOR_Unknown	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_Unknown	/;"	d
DRM_MODE_CONNECTOR_VGA	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_VGA	/;"	d
DRM_MODE_CONNECTOR_VIRTUAL	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_VIRTUAL /;"	d
DRM_MODE_CONNECTOR_WRITEBACK	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_WRITEBACK	/;"	d
DRM_MODE_CONNECTOR_eDP	include/drm/drm_mode.h	/^#define DRM_MODE_CONNECTOR_eDP	/;"	d
DRM_MODE_CONTENT_PROTECTION_DESIRED	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_PROTECTION_DESIRED /;"	d
DRM_MODE_CONTENT_PROTECTION_ENABLED	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_PROTECTION_ENABLED /;"	d
DRM_MODE_CONTENT_PROTECTION_UNDESIRED	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_PROTECTION_UNDESIRED	/;"	d
DRM_MODE_CONTENT_TYPE_CINEMA	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_TYPE_CINEMA	/;"	d
DRM_MODE_CONTENT_TYPE_GAME	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_TYPE_GAME	/;"	d
DRM_MODE_CONTENT_TYPE_GRAPHICS	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_TYPE_GRAPHICS	/;"	d
DRM_MODE_CONTENT_TYPE_NO_DATA	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_TYPE_NO_DATA	/;"	d
DRM_MODE_CONTENT_TYPE_PHOTO	include/drm/drm_mode.h	/^#define DRM_MODE_CONTENT_TYPE_PHOTO	/;"	d
DRM_MODE_CURSOR_BO	include/drm/drm_mode.h	/^#define DRM_MODE_CURSOR_BO	/;"	d
DRM_MODE_CURSOR_FLAGS	include/drm/drm_mode.h	/^#define DRM_MODE_CURSOR_FLAGS	/;"	d
DRM_MODE_CURSOR_MOVE	include/drm/drm_mode.h	/^#define DRM_MODE_CURSOR_MOVE	/;"	d
DRM_MODE_DIRTY_ANNOTATE	include/drm/drm_mode.h	/^#define DRM_MODE_DIRTY_ANNOTATE /;"	d
DRM_MODE_DIRTY_OFF	include/drm/drm_mode.h	/^#define DRM_MODE_DIRTY_OFF /;"	d
DRM_MODE_DIRTY_ON	include/drm/drm_mode.h	/^#define DRM_MODE_DIRTY_ON /;"	d
DRM_MODE_DISCONNECTED	xf86drmMode.h	/^	DRM_MODE_DISCONNECTED = 2,$/;"	e	enum:__anon6128726f0103
DRM_MODE_DITHERING_AUTO	include/drm/drm_mode.h	/^#define DRM_MODE_DITHERING_AUTO /;"	d
DRM_MODE_DITHERING_OFF	include/drm/drm_mode.h	/^#define DRM_MODE_DITHERING_OFF	/;"	d
DRM_MODE_DITHERING_ON	include/drm/drm_mode.h	/^#define DRM_MODE_DITHERING_ON	/;"	d
DRM_MODE_DPMS_OFF	include/drm/drm_mode.h	/^#define DRM_MODE_DPMS_OFF	/;"	d
DRM_MODE_DPMS_ON	include/drm/drm_mode.h	/^#define DRM_MODE_DPMS_ON	/;"	d
DRM_MODE_DPMS_STANDBY	include/drm/drm_mode.h	/^#define DRM_MODE_DPMS_STANDBY	/;"	d
DRM_MODE_DPMS_SUSPEND	include/drm/drm_mode.h	/^#define DRM_MODE_DPMS_SUSPEND	/;"	d
DRM_MODE_ENCODER_DAC	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_DAC	/;"	d
DRM_MODE_ENCODER_DPI	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_DPI	/;"	d
DRM_MODE_ENCODER_DPMST	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_DPMST	/;"	d
DRM_MODE_ENCODER_DSI	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_DSI	/;"	d
DRM_MODE_ENCODER_LVDS	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_LVDS	/;"	d
DRM_MODE_ENCODER_NONE	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_NONE	/;"	d
DRM_MODE_ENCODER_TMDS	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_TMDS	/;"	d
DRM_MODE_ENCODER_TVDAC	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_TVDAC	/;"	d
DRM_MODE_ENCODER_VIRTUAL	include/drm/drm_mode.h	/^#define DRM_MODE_ENCODER_VIRTUAL /;"	d
DRM_MODE_FB_DIRTY_ANNOTATE_COPY	include/drm/drm_mode.h	/^#define DRM_MODE_FB_DIRTY_ANNOTATE_COPY /;"	d
DRM_MODE_FB_DIRTY_ANNOTATE_FILL	include/drm/drm_mode.h	/^#define DRM_MODE_FB_DIRTY_ANNOTATE_FILL /;"	d
DRM_MODE_FB_DIRTY_FLAGS	include/drm/drm_mode.h	/^#define DRM_MODE_FB_DIRTY_FLAGS /;"	d
DRM_MODE_FB_DIRTY_MAX_CLIPS	include/drm/drm_mode.h	/^#define DRM_MODE_FB_DIRTY_MAX_CLIPS /;"	d
DRM_MODE_FB_INTERLACED	include/drm/drm_mode.h	/^#define DRM_MODE_FB_INTERLACED	/;"	d
DRM_MODE_FB_MODIFIERS	include/drm/drm_mode.h	/^#define DRM_MODE_FB_MODIFIERS	/;"	d
DRM_MODE_FEATURE_DIRTYFB	xf86drmMode.h	/^#define DRM_MODE_FEATURE_DIRTYFB /;"	d
DRM_MODE_FEATURE_KMS	xf86drmMode.h	/^#define DRM_MODE_FEATURE_KMS /;"	d
DRM_MODE_FLAG_3D_FIELD_ALTERNATIVE	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_FIELD_ALTERNATIVE	/;"	d
DRM_MODE_FLAG_3D_FRAME_PACKING	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_FRAME_PACKING	/;"	d
DRM_MODE_FLAG_3D_LINE_ALTERNATIVE	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_LINE_ALTERNATIVE	/;"	d
DRM_MODE_FLAG_3D_L_DEPTH	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_L_DEPTH	/;"	d
DRM_MODE_FLAG_3D_L_DEPTH_GFX_GFX_DEPTH	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_L_DEPTH_GFX_GFX_DEPTH	/;"	d
DRM_MODE_FLAG_3D_MASK	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_3D_MASK	/;"	d
DRM_MODE_FLAG_3D_NONE	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_NONE	/;"	d
DRM_MODE_FLAG_3D_SIDE_BY_SIDE_FULL	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_SIDE_BY_SIDE_FULL	/;"	d
DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF	/;"	d
DRM_MODE_FLAG_3D_TOP_AND_BOTTOM	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_3D_TOP_AND_BOTTOM	/;"	d
DRM_MODE_FLAG_ALL	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_ALL	/;"	d
DRM_MODE_FLAG_BCAST	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_BCAST	/;"	d
DRM_MODE_FLAG_CLKDIV2	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_CLKDIV2	/;"	d
DRM_MODE_FLAG_CSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_CSYNC	/;"	d
DRM_MODE_FLAG_DBLCLK	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_DBLCLK	/;"	d
DRM_MODE_FLAG_DBLSCAN	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_DBLSCAN	/;"	d
DRM_MODE_FLAG_HSKEW	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_HSKEW	/;"	d
DRM_MODE_FLAG_INTERLACE	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_INTERLACE	/;"	d
DRM_MODE_FLAG_NCSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_NCSYNC	/;"	d
DRM_MODE_FLAG_NHSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_NHSYNC	/;"	d
DRM_MODE_FLAG_NVSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_NVSYNC	/;"	d
DRM_MODE_FLAG_PCSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_PCSYNC	/;"	d
DRM_MODE_FLAG_PHSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_PHSYNC	/;"	d
DRM_MODE_FLAG_PIC_AR_16_9	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_PIC_AR_16_9 /;"	d
DRM_MODE_FLAG_PIC_AR_256_135	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_PIC_AR_256_135 /;"	d
DRM_MODE_FLAG_PIC_AR_4_3	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_PIC_AR_4_3 /;"	d
DRM_MODE_FLAG_PIC_AR_64_27	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_PIC_AR_64_27 /;"	d
DRM_MODE_FLAG_PIC_AR_MASK	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_PIC_AR_MASK	/;"	d
DRM_MODE_FLAG_PIC_AR_NONE	include/drm/drm_mode.h	/^#define  DRM_MODE_FLAG_PIC_AR_NONE /;"	d
DRM_MODE_FLAG_PIXMUX	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_PIXMUX	/;"	d
DRM_MODE_FLAG_PVSYNC	include/drm/drm_mode.h	/^#define DRM_MODE_FLAG_PVSYNC	/;"	d
DRM_MODE_LINK_STATUS_BAD	include/drm/drm_mode.h	/^#define DRM_MODE_LINK_STATUS_BAD	/;"	d
DRM_MODE_LINK_STATUS_GOOD	include/drm/drm_mode.h	/^#define DRM_MODE_LINK_STATUS_GOOD	/;"	d
DRM_MODE_OBJECT_ANY	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_ANY /;"	d
DRM_MODE_OBJECT_BLOB	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_BLOB /;"	d
DRM_MODE_OBJECT_CONNECTOR	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_CONNECTOR /;"	d
DRM_MODE_OBJECT_CRTC	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_CRTC /;"	d
DRM_MODE_OBJECT_ENCODER	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_ENCODER /;"	d
DRM_MODE_OBJECT_FB	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_FB /;"	d
DRM_MODE_OBJECT_MODE	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_MODE /;"	d
DRM_MODE_OBJECT_PLANE	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_PLANE /;"	d
DRM_MODE_OBJECT_PROPERTY	include/drm/drm_mode.h	/^#define DRM_MODE_OBJECT_PROPERTY /;"	d
DRM_MODE_PAGE_FLIP_ASYNC	include/drm/drm_mode.h	/^#define DRM_MODE_PAGE_FLIP_ASYNC /;"	d
DRM_MODE_PAGE_FLIP_EVENT	include/drm/drm_mode.h	/^#define DRM_MODE_PAGE_FLIP_EVENT /;"	d
DRM_MODE_PAGE_FLIP_FLAGS	include/drm/drm_mode.h	/^#define DRM_MODE_PAGE_FLIP_FLAGS /;"	d
DRM_MODE_PAGE_FLIP_TARGET	include/drm/drm_mode.h	/^#define DRM_MODE_PAGE_FLIP_TARGET /;"	d
DRM_MODE_PAGE_FLIP_TARGET_ABSOLUTE	include/drm/drm_mode.h	/^#define DRM_MODE_PAGE_FLIP_TARGET_ABSOLUTE /;"	d
DRM_MODE_PAGE_FLIP_TARGET_RELATIVE	include/drm/drm_mode.h	/^#define DRM_MODE_PAGE_FLIP_TARGET_RELATIVE /;"	d
DRM_MODE_PICTURE_ASPECT_16_9	include/drm/drm_mode.h	/^#define DRM_MODE_PICTURE_ASPECT_16_9	/;"	d
DRM_MODE_PICTURE_ASPECT_256_135	include/drm/drm_mode.h	/^#define DRM_MODE_PICTURE_ASPECT_256_135	/;"	d
DRM_MODE_PICTURE_ASPECT_4_3	include/drm/drm_mode.h	/^#define DRM_MODE_PICTURE_ASPECT_4_3	/;"	d
DRM_MODE_PICTURE_ASPECT_64_27	include/drm/drm_mode.h	/^#define DRM_MODE_PICTURE_ASPECT_64_27	/;"	d
DRM_MODE_PICTURE_ASPECT_NONE	include/drm/drm_mode.h	/^#define DRM_MODE_PICTURE_ASPECT_NONE	/;"	d
DRM_MODE_PRESENT_BOTTOM_FIELD	include/drm/drm_mode.h	/^#define DRM_MODE_PRESENT_BOTTOM_FIELD	/;"	d
DRM_MODE_PRESENT_TOP_FIELD	include/drm/drm_mode.h	/^#define DRM_MODE_PRESENT_TOP_FIELD	/;"	d
DRM_MODE_PROP_ATOMIC	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_ATOMIC /;"	d
DRM_MODE_PROP_BITMASK	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_BITMASK	/;"	d
DRM_MODE_PROP_BLOB	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_BLOB	/;"	d
DRM_MODE_PROP_ENUM	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_ENUM	/;"	d
DRM_MODE_PROP_EXTENDED_TYPE	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_EXTENDED_TYPE	/;"	d
DRM_MODE_PROP_IMMUTABLE	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_IMMUTABLE	/;"	d
DRM_MODE_PROP_LEGACY_TYPE	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_LEGACY_TYPE /;"	d
DRM_MODE_PROP_OBJECT	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_OBJECT	/;"	d
DRM_MODE_PROP_PENDING	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_PENDING	/;"	d
DRM_MODE_PROP_RANGE	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_RANGE	/;"	d
DRM_MODE_PROP_SIGNED_RANGE	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_SIGNED_RANGE	/;"	d
DRM_MODE_PROP_TYPE	include/drm/drm_mode.h	/^#define DRM_MODE_PROP_TYPE(/;"	d
DRM_MODE_REFLECT_MASK	include/drm/drm_mode.h	/^#define DRM_MODE_REFLECT_MASK /;"	d
DRM_MODE_REFLECT_X	include/drm/drm_mode.h	/^#define DRM_MODE_REFLECT_X /;"	d
DRM_MODE_REFLECT_Y	include/drm/drm_mode.h	/^#define DRM_MODE_REFLECT_Y /;"	d
DRM_MODE_ROTATE_0	include/drm/drm_mode.h	/^#define DRM_MODE_ROTATE_0 /;"	d
DRM_MODE_ROTATE_180	include/drm/drm_mode.h	/^#define DRM_MODE_ROTATE_180 /;"	d
DRM_MODE_ROTATE_270	include/drm/drm_mode.h	/^#define DRM_MODE_ROTATE_270 /;"	d
DRM_MODE_ROTATE_90	include/drm/drm_mode.h	/^#define DRM_MODE_ROTATE_90 /;"	d
DRM_MODE_ROTATE_MASK	include/drm/drm_mode.h	/^#define DRM_MODE_ROTATE_MASK /;"	d
DRM_MODE_SCALE_ASPECT	include/drm/drm_mode.h	/^#define DRM_MODE_SCALE_ASPECT	/;"	d
DRM_MODE_SCALE_CENTER	include/drm/drm_mode.h	/^#define DRM_MODE_SCALE_CENTER	/;"	d
DRM_MODE_SCALE_FULLSCREEN	include/drm/drm_mode.h	/^#define DRM_MODE_SCALE_FULLSCREEN	/;"	d
DRM_MODE_SCALE_NONE	include/drm/drm_mode.h	/^#define DRM_MODE_SCALE_NONE	/;"	d
DRM_MODE_SUBCONNECTOR_Automatic	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_Automatic   = 0,  \/* DVI-I, TV     *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_Component	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_Component   = 8,  \/*        TV     *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_Composite	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_Composite   = 5,  \/*        TV     *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_DVIA	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_DVIA	  = 4,  \/* DVI-I         *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_DVID	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_DVID	  = 3,  \/* DVI-I      DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_DisplayPort	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_DisplayPort = 10, \/*            DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_HDMIA	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_HDMIA       = 11, \/*            DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_Native	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_Native      = 15, \/*            DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_SCART	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_SCART	  = 9,  \/*        TV     *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_SVIDEO	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_SVIDEO	  = 6,  \/*        TV     *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_Unknown	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_Unknown     = 0,  \/* DVI-I, TV, DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_VGA	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_VGA	  = 1,  \/*            DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBCONNECTOR_Wireless	include/drm/drm_mode.h	/^	DRM_MODE_SUBCONNECTOR_Wireless    = 18, \/*            DP *\/$/;"	e	enum:drm_mode_subconnector
DRM_MODE_SUBPIXEL_HORIZONTAL_BGR	xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_HORIZONTAL_BGR = 3,$/;"	e	enum:__anon6128726f0203
DRM_MODE_SUBPIXEL_HORIZONTAL_RGB	xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_HORIZONTAL_RGB = 2,$/;"	e	enum:__anon6128726f0203
DRM_MODE_SUBPIXEL_NONE	xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_NONE = 6$/;"	e	enum:__anon6128726f0203
DRM_MODE_SUBPIXEL_UNKNOWN	xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_UNKNOWN = 1,$/;"	e	enum:__anon6128726f0203
DRM_MODE_SUBPIXEL_VERTICAL_BGR	xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_VERTICAL_BGR = 5,$/;"	e	enum:__anon6128726f0203
DRM_MODE_SUBPIXEL_VERTICAL_RGB	xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_VERTICAL_RGB = 4,$/;"	e	enum:__anon6128726f0203
DRM_MODE_TYPE_ALL	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_ALL	/;"	d
DRM_MODE_TYPE_BUILTIN	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_BUILTIN	/;"	d
DRM_MODE_TYPE_CLOCK_C	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_CLOCK_C	/;"	d
DRM_MODE_TYPE_CRTC_C	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_CRTC_C	/;"	d
DRM_MODE_TYPE_DEFAULT	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_DEFAULT	/;"	d
DRM_MODE_TYPE_DRIVER	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_DRIVER	/;"	d
DRM_MODE_TYPE_PREFERRED	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_PREFERRED	/;"	d
DRM_MODE_TYPE_USERDEF	include/drm/drm_mode.h	/^#define DRM_MODE_TYPE_USERDEF	/;"	d
DRM_MODE_UNKNOWNCONNECTION	xf86drmMode.h	/^	DRM_MODE_UNKNOWNCONNECTION = 3$/;"	e	enum:__anon6128726f0103
DRM_MODIFIER	xf86drm.c	/^#define DRM_MODIFIER(/;"	d	file:
DRM_MODIFIER_INTEL	xf86drm.c	/^#define DRM_MODIFIER_INTEL(/;"	d	file:
DRM_MODIFIER_INVALID	xf86drm.c	/^#define DRM_MODIFIER_INVALID(/;"	d	file:
DRM_MODIFIER_LINEAR	xf86drm.c	/^#define DRM_MODIFIER_LINEAR(/;"	d	file:
DRM_MODULE_NAME	tests/exynos/exynos_fimg2d_test.c	/^#define DRM_MODULE_NAME	/;"	d	file:
DRM_MSG_VERBOSITY	xf86drm.c	/^#define DRM_MSG_VERBOSITY /;"	d	file:
DRM_MSM_GEM_CPU_FINI	include/drm/msm_drm.h	/^#define DRM_MSM_GEM_CPU_FINI /;"	d
DRM_MSM_GEM_CPU_PREP	include/drm/msm_drm.h	/^#define DRM_MSM_GEM_CPU_PREP /;"	d
DRM_MSM_GEM_INFO	include/drm/msm_drm.h	/^#define DRM_MSM_GEM_INFO /;"	d
DRM_MSM_GEM_MADVISE	include/drm/msm_drm.h	/^#define DRM_MSM_GEM_MADVISE /;"	d
DRM_MSM_GEM_NEW	include/drm/msm_drm.h	/^#define DRM_MSM_GEM_NEW /;"	d
DRM_MSM_GEM_SUBMIT	include/drm/msm_drm.h	/^#define DRM_MSM_GEM_SUBMIT /;"	d
DRM_MSM_GET_PARAM	include/drm/msm_drm.h	/^#define DRM_MSM_GET_PARAM /;"	d
DRM_MSM_SUBMITQUEUE_CLOSE	include/drm/msm_drm.h	/^#define DRM_MSM_SUBMITQUEUE_CLOSE /;"	d
DRM_MSM_SUBMITQUEUE_NEW	include/drm/msm_drm.h	/^#define DRM_MSM_SUBMITQUEUE_NEW /;"	d
DRM_MSM_WAIT_FENCE	include/drm/msm_drm.h	/^#define DRM_MSM_WAIT_FENCE /;"	d
DRM_NAME	include/drm/drm.h	/^#define DRM_NAME	/;"	d
DRM_NODE_CONTROL	xf86drm.h	/^#define DRM_NODE_CONTROL /;"	d
DRM_NODE_MAX	xf86drm.h	/^#define DRM_NODE_MAX /;"	d
DRM_NODE_NAME_MAX	xf86drm.h	/^#define DRM_NODE_NAME_MAX /;"	d
DRM_NODE_PRIMARY	xf86drm.h	/^#define DRM_NODE_PRIMARY /;"	d
DRM_NODE_RENDER	xf86drm.h	/^#define DRM_NODE_RENDER /;"	d
DRM_NOUVEAU_CHANNEL_ALLOC	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_CHANNEL_ALLOC /;"	d
DRM_NOUVEAU_CHANNEL_FREE	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_CHANNEL_FREE /;"	d
DRM_NOUVEAU_GEM_CPU_FINI	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GEM_CPU_FINI /;"	d
DRM_NOUVEAU_GEM_CPU_PREP	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GEM_CPU_PREP /;"	d
DRM_NOUVEAU_GEM_INFO	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GEM_INFO /;"	d
DRM_NOUVEAU_GEM_NEW	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GEM_NEW /;"	d
DRM_NOUVEAU_GEM_PUSHBUF	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GEM_PUSHBUF /;"	d
DRM_NOUVEAU_GETPARAM	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GETPARAM /;"	d
DRM_NOUVEAU_GPUOBJ_FREE	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GPUOBJ_FREE /;"	d
DRM_NOUVEAU_GROBJ_ALLOC	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_GROBJ_ALLOC /;"	d
DRM_NOUVEAU_NOTIFIEROBJ_ALLOC	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_NOTIFIEROBJ_ALLOC /;"	d
DRM_NOUVEAU_NVIF	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_NVIF /;"	d
DRM_NOUVEAU_SETPARAM	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_SETPARAM /;"	d
DRM_NOUVEAU_SVM_BIND	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_SVM_BIND /;"	d
DRM_NOUVEAU_SVM_INIT	include/drm/nouveau_drm.h	/^#define DRM_NOUVEAU_SVM_INIT /;"	d
DRM_OMAP_GEM_CPU_FINI	omap/omap_drm.h	/^#define DRM_OMAP_GEM_CPU_FINI	/;"	d
DRM_OMAP_GEM_CPU_PREP	omap/omap_drm.h	/^#define DRM_OMAP_GEM_CPU_PREP	/;"	d
DRM_OMAP_GEM_INFO	omap/omap_drm.h	/^#define DRM_OMAP_GEM_INFO	/;"	d
DRM_OMAP_GEM_NEW	omap/omap_drm.h	/^#define DRM_OMAP_GEM_NEW	/;"	d
DRM_OMAP_GET_BASE	omap/omap_drm.h	/^#define DRM_OMAP_GET_BASE	/;"	d
DRM_OMAP_GET_PARAM	omap/omap_drm.h	/^#define DRM_OMAP_GET_PARAM	/;"	d
DRM_OMAP_NUM_IOCTLS	omap/omap_drm.h	/^#define DRM_OMAP_NUM_IOCTLS	/;"	d
DRM_OMAP_SET_PARAM	omap/omap_drm.h	/^#define DRM_OMAP_SET_PARAM	/;"	d
DRM_PAGE_ALIGN	xf86drm.h	/^	DRM_PAGE_ALIGN = 0x01,$/;"	e	enum:__anon0ab21c8a0503
DRM_PCI_BUFFER_RO	xf86drm.h	/^	DRM_PCI_BUFFER_RO = 0x10$/;"	e	enum:__anon0ab21c8a0503
DRM_PLANE_TYPE_CURSOR	xf86drmMode.h	/^#define DRM_PLANE_TYPE_CURSOR /;"	d
DRM_PLANE_TYPE_OVERLAY	xf86drmMode.h	/^#define DRM_PLANE_TYPE_OVERLAY /;"	d
DRM_PLANE_TYPE_PRIMARY	xf86drmMode.h	/^#define DRM_PLANE_TYPE_PRIMARY /;"	d
DRM_PLATFORM_DEVICE_NAME_LEN	xf86drm.h	/^#define DRM_PLATFORM_DEVICE_NAME_LEN /;"	d
DRM_PRIMARY_MINOR_NAME	xf86drm.h	/^#define DRM_PRIMARY_MINOR_NAME /;"	d
DRM_PRIME_CAP_EXPORT	include/drm/drm.h	/^#define  DRM_PRIME_CAP_EXPORT	/;"	d
DRM_PRIME_CAP_IMPORT	include/drm/drm.h	/^#define  DRM_PRIME_CAP_IMPORT	/;"	d
DRM_PRINTFLIKE	xf86drm.h	/^#define DRM_PRINTFLIKE(/;"	d
DRM_PROP_NAME_LEN	include/drm/drm_mode.h	/^#define DRM_PROP_NAME_LEN	/;"	d
DRM_QXL_ALLOC	include/drm/qxl_drm.h	/^#define DRM_QXL_ALLOC /;"	d
DRM_QXL_ALLOC_SURF	include/drm/qxl_drm.h	/^#define DRM_QXL_ALLOC_SURF /;"	d
DRM_QXL_CLIENTCAP	include/drm/qxl_drm.h	/^#define DRM_QXL_CLIENTCAP /;"	d
DRM_QXL_EXECBUFFER	include/drm/qxl_drm.h	/^#define DRM_QXL_EXECBUFFER /;"	d
DRM_QXL_GETPARAM	include/drm/qxl_drm.h	/^#define DRM_QXL_GETPARAM /;"	d
DRM_QXL_MAP	include/drm/qxl_drm.h	/^#define DRM_QXL_MAP /;"	d
DRM_QXL_UPDATE_AREA	include/drm/qxl_drm.h	/^#define DRM_QXL_UPDATE_AREA /;"	d
DRM_R128_BLIT	include/drm/r128_drm.h	/^#define DRM_R128_BLIT /;"	d
DRM_R128_CCE_IDLE	include/drm/r128_drm.h	/^#define DRM_R128_CCE_IDLE /;"	d
DRM_R128_CCE_RESET	include/drm/r128_drm.h	/^#define DRM_R128_CCE_RESET /;"	d
DRM_R128_CCE_START	include/drm/r128_drm.h	/^#define DRM_R128_CCE_START /;"	d
DRM_R128_CCE_STOP	include/drm/r128_drm.h	/^#define DRM_R128_CCE_STOP /;"	d
DRM_R128_CLEAR	include/drm/r128_drm.h	/^#define DRM_R128_CLEAR /;"	d
DRM_R128_CLEAR2	include/drm/r128_drm.h	/^#define DRM_R128_CLEAR2 /;"	d
DRM_R128_DEPTH	include/drm/r128_drm.h	/^#define DRM_R128_DEPTH /;"	d
DRM_R128_FLIP	include/drm/r128_drm.h	/^#define DRM_R128_FLIP /;"	d
DRM_R128_FULLSCREEN	include/drm/r128_drm.h	/^#define DRM_R128_FULLSCREEN /;"	d
DRM_R128_GETPARAM	include/drm/r128_drm.h	/^#define DRM_R128_GETPARAM /;"	d
DRM_R128_INDICES	include/drm/r128_drm.h	/^#define DRM_R128_INDICES /;"	d
DRM_R128_INDIRECT	include/drm/r128_drm.h	/^#define DRM_R128_INDIRECT /;"	d
DRM_R128_INIT	include/drm/r128_drm.h	/^#define DRM_R128_INIT /;"	d
DRM_R128_RESET	include/drm/r128_drm.h	/^#define DRM_R128_RESET /;"	d
DRM_R128_STIPPLE	include/drm/r128_drm.h	/^#define DRM_R128_STIPPLE /;"	d
DRM_R128_SWAP	include/drm/r128_drm.h	/^#define DRM_R128_SWAP /;"	d
DRM_R128_VERTEX	include/drm/r128_drm.h	/^#define DRM_R128_VERTEX /;"	d
DRM_RADEON_ALLOC	include/drm/radeon_drm.h	/^#define DRM_RADEON_ALLOC /;"	d
DRM_RADEON_CLEAR	include/drm/radeon_drm.h	/^#define DRM_RADEON_CLEAR /;"	d
DRM_RADEON_CMDBUF	include/drm/radeon_drm.h	/^#define DRM_RADEON_CMDBUF /;"	d
DRM_RADEON_CP_IDLE	include/drm/radeon_drm.h	/^#define DRM_RADEON_CP_IDLE /;"	d
DRM_RADEON_CP_INIT	include/drm/radeon_drm.h	/^#define DRM_RADEON_CP_INIT /;"	d
DRM_RADEON_CP_RESET	include/drm/radeon_drm.h	/^#define DRM_RADEON_CP_RESET /;"	d
DRM_RADEON_CP_RESUME	include/drm/radeon_drm.h	/^#define DRM_RADEON_CP_RESUME /;"	d
DRM_RADEON_CP_START	include/drm/radeon_drm.h	/^#define DRM_RADEON_CP_START /;"	d
DRM_RADEON_CP_STOP	include/drm/radeon_drm.h	/^#define DRM_RADEON_CP_STOP /;"	d
DRM_RADEON_CS	include/drm/radeon_drm.h	/^#define DRM_RADEON_CS	/;"	d
DRM_RADEON_FLIP	include/drm/radeon_drm.h	/^#define DRM_RADEON_FLIP /;"	d
DRM_RADEON_FREE	include/drm/radeon_drm.h	/^#define DRM_RADEON_FREE /;"	d
DRM_RADEON_FULLSCREEN	include/drm/radeon_drm.h	/^#define DRM_RADEON_FULLSCREEN /;"	d
DRM_RADEON_GEM_BUSY	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_BUSY	/;"	d
DRM_RADEON_GEM_CREATE	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_CREATE	/;"	d
DRM_RADEON_GEM_GET_TILING	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_GET_TILING	/;"	d
DRM_RADEON_GEM_INFO	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_INFO	/;"	d
DRM_RADEON_GEM_MMAP	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_MMAP	/;"	d
DRM_RADEON_GEM_OP	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_OP	/;"	d
DRM_RADEON_GEM_PREAD	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_PREAD	/;"	d
DRM_RADEON_GEM_PWRITE	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_PWRITE	/;"	d
DRM_RADEON_GEM_SET_DOMAIN	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_SET_DOMAIN	/;"	d
DRM_RADEON_GEM_SET_TILING	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_SET_TILING	/;"	d
DRM_RADEON_GEM_USERPTR	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_USERPTR	/;"	d
DRM_RADEON_GEM_VA	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_VA	/;"	d
DRM_RADEON_GEM_WAIT_IDLE	include/drm/radeon_drm.h	/^#define DRM_RADEON_GEM_WAIT_IDLE	/;"	d
DRM_RADEON_GETPARAM	include/drm/radeon_drm.h	/^#define DRM_RADEON_GETPARAM /;"	d
DRM_RADEON_INDICES	include/drm/radeon_drm.h	/^#define DRM_RADEON_INDICES /;"	d
DRM_RADEON_INDIRECT	include/drm/radeon_drm.h	/^#define DRM_RADEON_INDIRECT /;"	d
DRM_RADEON_INFO	include/drm/radeon_drm.h	/^#define DRM_RADEON_INFO	/;"	d
DRM_RADEON_INIT_HEAP	include/drm/radeon_drm.h	/^#define DRM_RADEON_INIT_HEAP /;"	d
DRM_RADEON_IRQ_EMIT	include/drm/radeon_drm.h	/^#define DRM_RADEON_IRQ_EMIT /;"	d
DRM_RADEON_IRQ_WAIT	include/drm/radeon_drm.h	/^#define DRM_RADEON_IRQ_WAIT /;"	d
DRM_RADEON_NOT_USED	include/drm/radeon_drm.h	/^#define DRM_RADEON_NOT_USED$/;"	d
DRM_RADEON_RESET	include/drm/radeon_drm.h	/^#define DRM_RADEON_RESET /;"	d
DRM_RADEON_SETPARAM	include/drm/radeon_drm.h	/^#define DRM_RADEON_SETPARAM /;"	d
DRM_RADEON_STIPPLE	include/drm/radeon_drm.h	/^#define DRM_RADEON_STIPPLE /;"	d
DRM_RADEON_SURF_ALLOC	include/drm/radeon_drm.h	/^#define DRM_RADEON_SURF_ALLOC /;"	d
DRM_RADEON_SURF_FREE	include/drm/radeon_drm.h	/^#define DRM_RADEON_SURF_FREE /;"	d
DRM_RADEON_SWAP	include/drm/radeon_drm.h	/^#define DRM_RADEON_SWAP /;"	d
DRM_RADEON_TEXTURE	include/drm/radeon_drm.h	/^#define DRM_RADEON_TEXTURE /;"	d
DRM_RADEON_VBLANK_CRTC1	include/drm/radeon_drm.h	/^#define	DRM_RADEON_VBLANK_CRTC1	/;"	d
DRM_RADEON_VBLANK_CRTC2	include/drm/radeon_drm.h	/^#define	DRM_RADEON_VBLANK_CRTC2	/;"	d
DRM_RADEON_VERTEX	include/drm/radeon_drm.h	/^#define DRM_RADEON_VERTEX /;"	d
DRM_RADEON_VERTEX2	include/drm/radeon_drm.h	/^#define DRM_RADEON_VERTEX2 /;"	d
DRM_RAM_PERCENT	include/drm/drm.h	/^#define DRM_RAM_PERCENT /;"	d
DRM_RDWR	include/drm/drm.h	/^#define DRM_RDWR /;"	d
DRM_READ_ONLY	xf86drm.h	/^	DRM_READ_ONLY = 0x0002, \/**< Read-only in client-virtual *\/$/;"	e	enum:__anon0ab21c8a0303
DRM_REGISTERS	xf86drm.h	/^	DRM_REGISTERS = 1, \/**< no caching, no core dump *\/$/;"	e	enum:__anon0ab21c8a0203
DRM_REMOVABLE	xf86drm.h	/^	DRM_REMOVABLE = 0x0040 \/**< Removable mapping *\/$/;"	e	enum:__anon0ab21c8a0303
DRM_RENDER_DEV_NAME	xf86drm.h	/^#define DRM_RENDER_DEV_NAME /;"	d
DRM_RENDER_MINOR_NAME	xf86drm.h	/^#define DRM_RENDER_MINOR_NAME /;"	d
DRM_RESTRICTED	xf86drm.h	/^	DRM_RESTRICTED = 0x0001, \/**< Cannot be mapped to client-virtual *\/$/;"	e	enum:__anon0ab21c8a0303
DRM_RM_COMMAND	include/drm/drm.h	/^		DRM_RM_COMMAND,$/;"	e	enum:drm_control::__anonc79843c30103
DRM_SAVAGE_BCI_CMDBUF	include/drm/savage_drm.h	/^#define DRM_SAVAGE_BCI_CMDBUF /;"	d
DRM_SAVAGE_BCI_EVENT_EMIT	include/drm/savage_drm.h	/^#define DRM_SAVAGE_BCI_EVENT_EMIT	/;"	d
DRM_SAVAGE_BCI_EVENT_WAIT	include/drm/savage_drm.h	/^#define DRM_SAVAGE_BCI_EVENT_WAIT	/;"	d
DRM_SAVAGE_BCI_INIT	include/drm/savage_drm.h	/^#define DRM_SAVAGE_BCI_INIT	/;"	d
DRM_SCATTER_GATHER	xf86drm.h	/^	DRM_SCATTER_GATHER = 4, \/**< PCI scatter\/gather *\/$/;"	e	enum:__anon0ab21c8a0203
DRM_SG_BUFFER	xf86drm.h	/^	DRM_SG_BUFFER = 0x04,$/;"	e	enum:__anon0ab21c8a0503
DRM_SHM	xf86drm.h	/^	DRM_SHM = 2, \/**< shared, cached *\/$/;"	e	enum:__anon0ab21c8a0203
DRM_SIS_AGP_ALLOC	include/drm/sis_drm.h	/^#define DRM_SIS_AGP_ALLOC	/;"	d
DRM_SIS_AGP_FREE	include/drm/sis_drm.h	/^#define DRM_SIS_AGP_FREE	/;"	d
DRM_SIS_AGP_INIT	include/drm/sis_drm.h	/^#define DRM_SIS_AGP_INIT	/;"	d
DRM_SIS_FB_ALLOC	include/drm/sis_drm.h	/^#define DRM_SIS_FB_ALLOC	/;"	d
DRM_SIS_FB_FREE	include/drm/sis_drm.h	/^#define DRM_SIS_FB_FREE	/;"	d
DRM_SIS_FB_INIT	include/drm/sis_drm.h	/^#define DRM_SIS_FB_INIT	/;"	d
DRM_SPINLOCK	xf86drm.h	/^#define DRM_SPINLOCK(/;"	d
DRM_SPINLOCK_COUNT	xf86drm.h	/^#define DRM_SPINLOCK_COUNT(/;"	d
DRM_SPINLOCK_TAKE	xf86drm.h	/^#define DRM_SPINLOCK_TAKE(/;"	d
DRM_SPINUNLOCK	xf86drm.h	/^#define DRM_SPINUNLOCK(/;"	d
DRM_SYNCOBJ_CREATE_SIGNALED	include/drm/drm.h	/^#define DRM_SYNCOBJ_CREATE_SIGNALED /;"	d
DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE	include/drm/drm.h	/^#define DRM_SYNCOBJ_FD_TO_HANDLE_FLAGS_IMPORT_SYNC_FILE /;"	d
DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE	include/drm/drm.h	/^#define DRM_SYNCOBJ_HANDLE_TO_FD_FLAGS_EXPORT_SYNC_FILE /;"	d
DRM_SYNCOBJ_QUERY_FLAGS_LAST_SUBMITTED	include/drm/drm.h	/^#define DRM_SYNCOBJ_QUERY_FLAGS_LAST_SUBMITTED /;"	d
DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL	include/drm/drm.h	/^#define DRM_SYNCOBJ_WAIT_FLAGS_WAIT_ALL /;"	d
DRM_SYNCOBJ_WAIT_FLAGS_WAIT_AVAILABLE	include/drm/drm.h	/^#define DRM_SYNCOBJ_WAIT_FLAGS_WAIT_AVAILABLE /;"	d
DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT	include/drm/drm.h	/^#define DRM_SYNCOBJ_WAIT_FLAGS_WAIT_FOR_SUBMIT /;"	d
DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_CHANNEL_CAP_CACHE_COHERENT /;"	d
DRM_TEGRA_CHANNEL_MAP_READ	include/drm/tegra_drm.h	/^#define DRM_TEGRA_CHANNEL_MAP_READ /;"	d
DRM_TEGRA_CHANNEL_MAP_READ_WRITE	include/drm/tegra_drm.h	/^#define DRM_TEGRA_CHANNEL_MAP_READ_WRITE /;"	d
DRM_TEGRA_CHANNEL_MAP_WRITE	include/drm/tegra_drm.h	/^#define DRM_TEGRA_CHANNEL_MAP_WRITE /;"	d
DRM_TEGRA_CLOSE_CHANNEL	include/drm/tegra_drm.h	/^#define DRM_TEGRA_CLOSE_CHANNEL	/;"	d
DRM_TEGRA_GEM_BOTTOM_UP	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_BOTTOM_UP	/;"	d
DRM_TEGRA_GEM_CREATE	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_CREATE	/;"	d
DRM_TEGRA_GEM_CREATE_BOTTOM_UP	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_CREATE_BOTTOM_UP /;"	d
DRM_TEGRA_GEM_CREATE_TILED	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_CREATE_TILED /;"	d
DRM_TEGRA_GEM_FLAGS	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_FLAGS	/;"	d
DRM_TEGRA_GEM_GET_FLAGS	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_GET_FLAGS	/;"	d
DRM_TEGRA_GEM_GET_TILING	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_GET_TILING	/;"	d
DRM_TEGRA_GEM_MMAP	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_MMAP	/;"	d
DRM_TEGRA_GEM_SET_FLAGS	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_SET_FLAGS	/;"	d
DRM_TEGRA_GEM_SET_TILING	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_SET_TILING	/;"	d
DRM_TEGRA_GEM_TILING_MODE_BLOCK	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_TILING_MODE_BLOCK /;"	d
DRM_TEGRA_GEM_TILING_MODE_PITCH	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_TILING_MODE_PITCH /;"	d
DRM_TEGRA_GEM_TILING_MODE_TILED	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GEM_TILING_MODE_TILED /;"	d
DRM_TEGRA_GET_SYNCPT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GET_SYNCPT	/;"	d
DRM_TEGRA_GET_SYNCPT_BASE	include/drm/tegra_drm.h	/^#define DRM_TEGRA_GET_SYNCPT_BASE	/;"	d
DRM_TEGRA_NO_TIMEOUT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_NO_TIMEOUT	/;"	d
DRM_TEGRA_OPEN_CHANNEL	include/drm/tegra_drm.h	/^#define DRM_TEGRA_OPEN_CHANNEL	/;"	d
DRM_TEGRA_SUBMIT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SUBMIT	/;"	d
DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SUBMIT_CMD_GATHER_UPTR	/;"	d
DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT	/;"	d
DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SUBMIT_CMD_WAIT_SYNCPT_RELATIVE	/;"	d
DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SUBMIT_RELOC_SECTOR_LAYOUT /;"	d
DRM_TEGRA_SYNCPT_INCR	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SYNCPT_INCR	/;"	d
DRM_TEGRA_SYNCPT_READ	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SYNCPT_READ	/;"	d
DRM_TEGRA_SYNCPT_WAIT	include/drm/tegra_drm.h	/^#define DRM_TEGRA_SYNCPT_WAIT	/;"	d
DRM_UNINST_HANDLER	include/drm/drm.h	/^		DRM_UNINST_HANDLER$/;"	e	enum:drm_control::__anonc79843c30103
DRM_UNLOCK	xf86drm.h	/^#define DRM_UNLOCK(/;"	d
DRM_VBLANK_ABSOLUTE	xf86drm.h	/^	DRM_VBLANK_ABSOLUTE =$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_EVENT	xf86drm.h	/^	DRM_VBLANK_EVENT = 0x4000000, \/**< Send event instead of blocking *\/$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_FLIP	xf86drm.h	/^	DRM_VBLANK_FLIP = 0x8000000, \/**< Scheduled buffer swap should flip *\/$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_HIGH_CRTC_MASK	xf86drm.h	/^	DRM_VBLANK_HIGH_CRTC_MASK = 0x0000003e,$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_HIGH_CRTC_SHIFT	xf86drm.h	/^#define DRM_VBLANK_HIGH_CRTC_SHIFT /;"	d
DRM_VBLANK_NEXTONMISS	xf86drm.h	/^	DRM_VBLANK_NEXTONMISS =$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_RELATIVE	xf86drm.h	/^	DRM_VBLANK_RELATIVE = 0x1, \/**< Wait for given number of vblanks *\/$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_SECONDARY	xf86drm.h	/^	DRM_VBLANK_SECONDARY = 0x20000000, \/**< Secondary display controller *\/$/;"	e	enum:__anon0ab21c8a0803
DRM_VBLANK_SIGNAL	xf86drm.h	/^	DRM_VBLANK_SIGNAL = 0x40000000 \/* Send signal instead of blocking *\/$/;"	e	enum:__anon0ab21c8a0803
DRM_VC4_CREATE_BO	include/drm/vc4_drm.h	/^#define DRM_VC4_CREATE_BO /;"	d
DRM_VC4_CREATE_SHADER_BO	include/drm/vc4_drm.h	/^#define DRM_VC4_CREATE_SHADER_BO /;"	d
DRM_VC4_GEM_MADVISE	include/drm/vc4_drm.h	/^#define DRM_VC4_GEM_MADVISE /;"	d
DRM_VC4_GET_HANG_STATE	include/drm/vc4_drm.h	/^#define DRM_VC4_GET_HANG_STATE /;"	d
DRM_VC4_GET_PARAM	include/drm/vc4_drm.h	/^#define DRM_VC4_GET_PARAM /;"	d
DRM_VC4_GET_TILING	include/drm/vc4_drm.h	/^#define DRM_VC4_GET_TILING /;"	d
DRM_VC4_LABEL_BO	include/drm/vc4_drm.h	/^#define DRM_VC4_LABEL_BO /;"	d
DRM_VC4_MAX_PERF_COUNTERS	include/drm/vc4_drm.h	/^#define DRM_VC4_MAX_PERF_COUNTERS	/;"	d
DRM_VC4_MMAP_BO	include/drm/vc4_drm.h	/^#define DRM_VC4_MMAP_BO /;"	d
DRM_VC4_PARAM_SUPPORTS_BRANCHES	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_SUPPORTS_BRANCHES	/;"	d
DRM_VC4_PARAM_SUPPORTS_ETC1	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_SUPPORTS_ETC1	/;"	d
DRM_VC4_PARAM_SUPPORTS_FIXED_RCL_ORDER	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_SUPPORTS_FIXED_RCL_ORDER	/;"	d
DRM_VC4_PARAM_SUPPORTS_MADVISE	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_SUPPORTS_MADVISE	/;"	d
DRM_VC4_PARAM_SUPPORTS_PERFMON	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_SUPPORTS_PERFMON	/;"	d
DRM_VC4_PARAM_SUPPORTS_THREADED_FS	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_SUPPORTS_THREADED_FS	/;"	d
DRM_VC4_PARAM_V3D_IDENT0	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_V3D_IDENT0	/;"	d
DRM_VC4_PARAM_V3D_IDENT1	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_V3D_IDENT1	/;"	d
DRM_VC4_PARAM_V3D_IDENT2	include/drm/vc4_drm.h	/^#define DRM_VC4_PARAM_V3D_IDENT2	/;"	d
DRM_VC4_PERFMON_CREATE	include/drm/vc4_drm.h	/^#define DRM_VC4_PERFMON_CREATE /;"	d
DRM_VC4_PERFMON_DESTROY	include/drm/vc4_drm.h	/^#define DRM_VC4_PERFMON_DESTROY /;"	d
DRM_VC4_PERFMON_GET_VALUES	include/drm/vc4_drm.h	/^#define DRM_VC4_PERFMON_GET_VALUES /;"	d
DRM_VC4_SET_TILING	include/drm/vc4_drm.h	/^#define DRM_VC4_SET_TILING /;"	d
DRM_VC4_SUBMIT_CL	include/drm/vc4_drm.h	/^#define DRM_VC4_SUBMIT_CL /;"	d
DRM_VC4_WAIT_BO	include/drm/vc4_drm.h	/^#define DRM_VC4_WAIT_BO /;"	d
DRM_VC4_WAIT_SEQNO	include/drm/vc4_drm.h	/^#define DRM_VC4_WAIT_SEQNO /;"	d
DRM_VIA_AGP_INIT	include/drm/via_drm.h	/^#define DRM_VIA_AGP_INIT	/;"	d
DRM_VIA_ALLOCMEM	include/drm/via_drm.h	/^#define DRM_VIA_ALLOCMEM	/;"	d
DRM_VIA_BLIT_SYNC	include/drm/via_drm.h	/^#define DRM_VIA_BLIT_SYNC /;"	d
DRM_VIA_CMDBUFFER	include/drm/via_drm.h	/^#define DRM_VIA_CMDBUFFER	/;"	d
DRM_VIA_CMDBUF_SIZE	include/drm/via_drm.h	/^#define DRM_VIA_CMDBUF_SIZE	/;"	d
DRM_VIA_DEC_FUTEX	include/drm/via_drm.h	/^#define DRM_VIA_DEC_FUTEX /;"	d
DRM_VIA_DMA_BLIT	include/drm/via_drm.h	/^#define DRM_VIA_DMA_BLIT /;"	d
DRM_VIA_DMA_INIT	include/drm/via_drm.h	/^#define DRM_VIA_DMA_INIT	/;"	d
DRM_VIA_FB_INIT	include/drm/via_drm.h	/^#define DRM_VIA_FB_INIT	/;"	d
DRM_VIA_FLUSH	include/drm/via_drm.h	/^#define DRM_VIA_FLUSH	/;"	d
DRM_VIA_FREEMEM	include/drm/via_drm.h	/^#define DRM_VIA_FREEMEM	/;"	d
DRM_VIA_MAP_INIT	include/drm/via_drm.h	/^#define DRM_VIA_MAP_INIT	/;"	d
DRM_VIA_PCICMD	include/drm/via_drm.h	/^#define DRM_VIA_PCICMD	/;"	d
DRM_VIA_WAIT_IRQ	include/drm/via_drm.h	/^#define DRM_VIA_WAIT_IRQ /;"	d
DRM_VIRTGPU_EXECBUFFER	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_EXECBUFFER /;"	d
DRM_VIRTGPU_GETPARAM	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_GETPARAM /;"	d
DRM_VIRTGPU_GET_CAPS	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_GET_CAPS /;"	d
DRM_VIRTGPU_MAP	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_MAP /;"	d
DRM_VIRTGPU_RESOURCE_CREATE	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_RESOURCE_CREATE /;"	d
DRM_VIRTGPU_RESOURCE_INFO	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_RESOURCE_INFO /;"	d
DRM_VIRTGPU_TRANSFER_FROM_HOST	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_TRANSFER_FROM_HOST /;"	d
DRM_VIRTGPU_TRANSFER_TO_HOST	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_TRANSFER_TO_HOST /;"	d
DRM_VIRTGPU_WAIT	include/drm/virtgpu_drm.h	/^#define DRM_VIRTGPU_WAIT /;"	d
DRM_VMW_ALLOC_DMABUF	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_ALLOC_DMABUF /;"	d
DRM_VMW_CLAIM_STREAM	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CLAIM_STREAM /;"	d
DRM_VMW_CONTROL_STREAM	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CONTROL_STREAM /;"	d
DRM_VMW_CREATE_CONTEXT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CREATE_CONTEXT /;"	d
DRM_VMW_CREATE_EXTENDED_CONTEXT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CREATE_EXTENDED_CONTEXT /;"	d
DRM_VMW_CREATE_SHADER	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CREATE_SHADER /;"	d
DRM_VMW_CREATE_SURFACE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CREATE_SURFACE /;"	d
DRM_VMW_CURSOR_BYPASS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CURSOR_BYPASS /;"	d
DRM_VMW_CURSOR_BYPASS_ALL	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CURSOR_BYPASS_ALL /;"	d
DRM_VMW_CURSOR_BYPASS_FLAGS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_CURSOR_BYPASS_FLAGS /;"	d
DRM_VMW_EVENT_FENCE_SIGNALED	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_EVENT_FENCE_SIGNALED /;"	d
DRM_VMW_EXECBUF	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_EXECBUF /;"	d
DRM_VMW_EXECBUF_FLAG_EXPORT_FENCE_FD	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_EXECBUF_FLAG_EXPORT_FENCE_FD /;"	d
DRM_VMW_EXECBUF_FLAG_IMPORT_FENCE_FD	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_EXECBUF_FLAG_IMPORT_FENCE_FD /;"	d
DRM_VMW_EXECBUF_VERSION	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_EXECBUF_VERSION /;"	d
DRM_VMW_FENCE_EVENT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FENCE_EVENT /;"	d
DRM_VMW_FENCE_FLAG_EXEC	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FENCE_FLAG_EXEC /;"	d
DRM_VMW_FENCE_FLAG_QUERY	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FENCE_FLAG_QUERY /;"	d
DRM_VMW_FENCE_SIGNALED	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FENCE_SIGNALED /;"	d
DRM_VMW_FENCE_UNREF	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FENCE_UNREF /;"	d
DRM_VMW_FENCE_WAIT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FENCE_WAIT /;"	d
DRM_VMW_FE_FLAG_REQ_TIME	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_FE_FLAG_REQ_TIME /;"	d
DRM_VMW_GB_SURFACE_CREATE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_GB_SURFACE_CREATE /;"	d
DRM_VMW_GB_SURFACE_REF	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_GB_SURFACE_REF /;"	d
DRM_VMW_GET_3D_CAP	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_GET_3D_CAP /;"	d
DRM_VMW_GET_PARAM	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_GET_PARAM /;"	d
DRM_VMW_HANDLE_CLOSE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_HANDLE_CLOSE /;"	d
DRM_VMW_HANDLE_LEGACY	include/drm/vmwgfx_drm.h	/^	DRM_VMW_HANDLE_LEGACY = 0,$/;"	e	enum:drm_vmw_handle_type
DRM_VMW_HANDLE_PRIME	include/drm/vmwgfx_drm.h	/^	DRM_VMW_HANDLE_PRIME = 1$/;"	e	enum:drm_vmw_handle_type
DRM_VMW_MAX_MIP_LEVELS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_MAX_MIP_LEVELS /;"	d
DRM_VMW_MAX_SURFACE_FACES	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_MAX_SURFACE_FACES /;"	d
DRM_VMW_PARAM_3D	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_3D /;"	d
DRM_VMW_PARAM_3D_CAPS_SIZE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_3D_CAPS_SIZE /;"	d
DRM_VMW_PARAM_DX	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_DX /;"	d
DRM_VMW_PARAM_FIFO_CAPS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_FIFO_CAPS /;"	d
DRM_VMW_PARAM_FIFO_HW_VERSION	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_FIFO_HW_VERSION /;"	d
DRM_VMW_PARAM_HW_CAPS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_HW_CAPS /;"	d
DRM_VMW_PARAM_MAX_FB_SIZE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_MAX_FB_SIZE /;"	d
DRM_VMW_PARAM_MAX_MOB_MEMORY	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_MAX_MOB_MEMORY /;"	d
DRM_VMW_PARAM_MAX_MOB_SIZE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_MAX_MOB_SIZE /;"	d
DRM_VMW_PARAM_MAX_SURF_MEMORY	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_MAX_SURF_MEMORY /;"	d
DRM_VMW_PARAM_NUM_FREE_STREAMS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_NUM_FREE_STREAMS /;"	d
DRM_VMW_PARAM_NUM_STREAMS	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_NUM_STREAMS /;"	d
DRM_VMW_PARAM_SCREEN_TARGET	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PARAM_SCREEN_TARGET /;"	d
DRM_VMW_PRESENT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PRESENT /;"	d
DRM_VMW_PRESENT_READBACK	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_PRESENT_READBACK /;"	d
DRM_VMW_REF_SURFACE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_REF_SURFACE /;"	d
DRM_VMW_SYNCCPU	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_SYNCCPU /;"	d
DRM_VMW_UNREF_CONTEXT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_UNREF_CONTEXT /;"	d
DRM_VMW_UNREF_DMABUF	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_UNREF_DMABUF /;"	d
DRM_VMW_UNREF_SHADER	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_UNREF_SHADER /;"	d
DRM_VMW_UNREF_STREAM	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_UNREF_STREAM /;"	d
DRM_VMW_UNREF_SURFACE	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_UNREF_SURFACE /;"	d
DRM_VMW_UPDATE_LAYOUT	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_UPDATE_LAYOUT /;"	d
DRM_VMW_WAIT_OPTION_UNREF	include/drm/vmwgfx_drm.h	/^#define DRM_VMW_WAIT_OPTION_UNREF /;"	d
DRM_WRITE_COMBINING	xf86drm.h	/^	DRM_WRITE_COMBINING = 0x0010, \/**< Use write-combining, if available *\/$/;"	e	enum:__anon0ab21c8a0303
DST_A8_RGB_EXT_REG	exynos/fimg2d_reg.h	/^#define DST_A8_RGB_EXT_REG	/;"	d
DST_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define DST_BASE_ADDR_REG	/;"	d
DST_COLORKEY_CTRL_REG	exynos/fimg2d_reg.h	/^#define DST_COLORKEY_CTRL_REG	/;"	d
DST_COLORKEY_DR_MAX_REG	exynos/fimg2d_reg.h	/^#define DST_COLORKEY_DR_MAX_REG	/;"	d
DST_COLORKEY_DR_MIN_REG	exynos/fimg2d_reg.h	/^#define DST_COLORKEY_DR_MIN_REG	/;"	d
DST_COLOR_MODE_REG	exynos/fimg2d_reg.h	/^#define DST_COLOR_MODE_REG	/;"	d
DST_LEFT_TOP_REG	exynos/fimg2d_reg.h	/^#define DST_LEFT_TOP_REG	/;"	d
DST_PAT_DIRECT_REG	exynos/fimg2d_reg.h	/^#define DST_PAT_DIRECT_REG	/;"	d
DST_PLANE2_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define DST_PLANE2_BASE_ADDR_REG	/;"	d
DST_RIGHT_BOTTOM_REG	exynos/fimg2d_reg.h	/^#define DST_RIGHT_BOTTOM_REG	/;"	d
DST_SELECT_REG	exynos/fimg2d_reg.h	/^#define DST_SELECT_REG	/;"	d
DST_STRIDE_REG	exynos/fimg2d_reg.h	/^#define DST_STRIDE_REG	/;"	d
ELMT_FROM_HH	intel/uthash.h	/^#define ELMT_FROM_HH(/;"	d
ENCODE_SS_TYPE	intel/intel_aub.h	/^#define ENCODE_SS_TYPE(/;"	d
ERROR_MSG	etnaviv/etnaviv_priv.h	/^#define ERROR_MSG(/;"	d
ERROR_MSG	freedreno/freedreno_priv.h	/^#define ERROR_MSG(/;"	d
ETIME	intel/intel_bufmgr_gem.c	/^#define ETIME /;"	d	file:
ETIME	tests/modetest/modetest.c	/^#define ETIME /;"	d	file:
ETNAVIV_DRMIF_H_	etnaviv/etnaviv_drmif.h	/^#define ETNAVIV_DRMIF_H_$/;"	d
ETNAVIV_PARAM_GPU_BUFFER_SIZE	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_BUFFER_SIZE /;"	d
ETNAVIV_PARAM_GPU_FEATURES_0	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_0 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_1	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_1 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_10	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_10 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_11	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_11 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_12	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_12 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_2	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_2 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_3	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_3 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_4	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_4 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_5	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_5 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_6	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_6 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_7	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_7 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_8	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_8 /;"	d
ETNAVIV_PARAM_GPU_FEATURES_9	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_FEATURES_9 /;"	d
ETNAVIV_PARAM_GPU_INSTRUCTION_COUNT	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_INSTRUCTION_COUNT /;"	d
ETNAVIV_PARAM_GPU_MODEL	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_MODEL /;"	d
ETNAVIV_PARAM_GPU_NUM_CONSTANTS	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_NUM_CONSTANTS /;"	d
ETNAVIV_PARAM_GPU_NUM_VARYINGS	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_NUM_VARYINGS /;"	d
ETNAVIV_PARAM_GPU_PIXEL_PIPES	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_PIXEL_PIPES /;"	d
ETNAVIV_PARAM_GPU_REGISTER_MAX	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_REGISTER_MAX /;"	d
ETNAVIV_PARAM_GPU_REVISION	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_REVISION /;"	d
ETNAVIV_PARAM_GPU_SHADER_CORE_COUNT	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_SHADER_CORE_COUNT /;"	d
ETNAVIV_PARAM_GPU_STREAM_COUNT	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_STREAM_COUNT /;"	d
ETNAVIV_PARAM_GPU_THREAD_COUNT	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_THREAD_COUNT /;"	d
ETNAVIV_PARAM_GPU_VERTEX_CACHE_SIZE	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_VERTEX_CACHE_SIZE /;"	d
ETNAVIV_PARAM_GPU_VERTEX_OUTPUT_BUFFER_SIZE	etnaviv/etnaviv_drm.h	/^#define ETNAVIV_PARAM_GPU_VERTEX_OUTPUT_BUFFER_SIZE /;"	d
ETNAVIV_PRIV_H_	etnaviv/etnaviv_priv.h	/^#define ETNAVIV_PRIV_H_$/;"	d
ETNA_BO_CACHED	etnaviv/etnaviv_drm.h	/^#define ETNA_BO_CACHED /;"	d
ETNA_BO_CACHE_MASK	etnaviv/etnaviv_drm.h	/^#define ETNA_BO_CACHE_MASK /;"	d
ETNA_BO_FORCE_MMU	etnaviv/etnaviv_drm.h	/^#define ETNA_BO_FORCE_MMU /;"	d
ETNA_BO_UNCACHED	etnaviv/etnaviv_drm.h	/^#define ETNA_BO_UNCACHED /;"	d
ETNA_BO_WC	etnaviv/etnaviv_drm.h	/^#define ETNA_BO_WC /;"	d
ETNA_GPU_BUFFER_SIZE	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_BUFFER_SIZE               = 0x17,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_0	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_0                = 0x3,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_1	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_1                = 0x4,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_2	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_2                = 0x5,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_3	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_3                = 0x6,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_4	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_4                = 0x7,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_5	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_5                = 0x8,$/;"	e	enum:etna_param_id
ETNA_GPU_FEATURES_6	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_FEATURES_6                = 0x9,$/;"	e	enum:etna_param_id
ETNA_GPU_INSTRUCTION_COUNT	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_INSTRUCTION_COUNT         = 0x18,$/;"	e	enum:etna_param_id
ETNA_GPU_MODEL	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_MODEL                     = 0x1,$/;"	e	enum:etna_param_id
ETNA_GPU_NUM_CONSTANTS	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_NUM_CONSTANTS             = 0x19,$/;"	e	enum:etna_param_id
ETNA_GPU_NUM_VARYINGS	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_NUM_VARYINGS              = 0x1a$/;"	e	enum:etna_param_id
ETNA_GPU_PIXEL_PIPES	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_PIXEL_PIPES               = 0x15,$/;"	e	enum:etna_param_id
ETNA_GPU_REGISTER_MAX	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_REGISTER_MAX              = 0x11,$/;"	e	enum:etna_param_id
ETNA_GPU_REVISION	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_REVISION                  = 0x2,$/;"	e	enum:etna_param_id
ETNA_GPU_SHADER_CORE_COUNT	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_SHADER_CORE_COUNT         = 0x14,$/;"	e	enum:etna_param_id
ETNA_GPU_STREAM_COUNT	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_STREAM_COUNT              = 0x10,$/;"	e	enum:etna_param_id
ETNA_GPU_THREAD_COUNT	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_THREAD_COUNT              = 0x12,$/;"	e	enum:etna_param_id
ETNA_GPU_VERTEX_CACHE_SIZE	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_VERTEX_CACHE_SIZE         = 0x13,$/;"	e	enum:etna_param_id
ETNA_GPU_VERTEX_OUTPUT_BUFFER_SIZE	etnaviv/etnaviv_drmif.h	/^	ETNA_GPU_VERTEX_OUTPUT_BUFFER_SIZE = 0x16,$/;"	e	enum:etna_param_id
ETNA_MAX_PIPES	etnaviv/etnaviv_drm.h	/^#define ETNA_MAX_PIPES /;"	d
ETNA_PIPE_2D	etnaviv/etnaviv_drm.h	/^#define ETNA_PIPE_2D /;"	d
ETNA_PIPE_2D	etnaviv/etnaviv_drmif.h	/^	ETNA_PIPE_2D = 1,$/;"	e	enum:etna_pipe_id
ETNA_PIPE_3D	etnaviv/etnaviv_drm.h	/^#define ETNA_PIPE_3D /;"	d
ETNA_PIPE_3D	etnaviv/etnaviv_drmif.h	/^	ETNA_PIPE_3D = 0,$/;"	e	enum:etna_pipe_id
ETNA_PIPE_MAX	etnaviv/etnaviv_drmif.h	/^	ETNA_PIPE_MAX$/;"	e	enum:etna_pipe_id
ETNA_PIPE_VG	etnaviv/etnaviv_drm.h	/^#define ETNA_PIPE_VG /;"	d
ETNA_PIPE_VG	etnaviv/etnaviv_drmif.h	/^	ETNA_PIPE_VG = 2,$/;"	e	enum:etna_pipe_id
ETNA_PM_PROCESS_POST	etnaviv/etnaviv_drm.h	/^#define ETNA_PM_PROCESS_POST /;"	d
ETNA_PM_PROCESS_POST	etnaviv/etnaviv_drmif.h	/^#define ETNA_PM_PROCESS_POST /;"	d
ETNA_PM_PROCESS_PRE	etnaviv/etnaviv_drm.h	/^#define ETNA_PM_PROCESS_PRE /;"	d
ETNA_PM_PROCESS_PRE	etnaviv/etnaviv_drmif.h	/^#define ETNA_PM_PROCESS_PRE /;"	d
ETNA_PREP_NOSYNC	etnaviv/etnaviv_drm.h	/^#define ETNA_PREP_NOSYNC /;"	d
ETNA_PREP_READ	etnaviv/etnaviv_drm.h	/^#define ETNA_PREP_READ /;"	d
ETNA_PREP_WRITE	etnaviv/etnaviv_drm.h	/^#define ETNA_PREP_WRITE /;"	d
ETNA_RELOC_READ	etnaviv/etnaviv_drmif.h	/^#define ETNA_RELOC_READ /;"	d
ETNA_RELOC_WRITE	etnaviv/etnaviv_drmif.h	/^#define ETNA_RELOC_WRITE /;"	d
ETNA_SUBMIT_BO_READ	etnaviv/etnaviv_drm.h	/^#define ETNA_SUBMIT_BO_READ /;"	d
ETNA_SUBMIT_BO_WRITE	etnaviv/etnaviv_drm.h	/^#define ETNA_SUBMIT_BO_WRITE /;"	d
ETNA_SUBMIT_FENCE_FD_IN	etnaviv/etnaviv_drm.h	/^#define ETNA_SUBMIT_FENCE_FD_IN /;"	d
ETNA_SUBMIT_FENCE_FD_OUT	etnaviv/etnaviv_drm.h	/^#define ETNA_SUBMIT_FENCE_FD_OUT /;"	d
ETNA_SUBMIT_FLAGS	etnaviv/etnaviv_drm.h	/^#define ETNA_SUBMIT_FLAGS	/;"	d
ETNA_SUBMIT_NO_IMPLICIT	etnaviv/etnaviv_drm.h	/^#define ETNA_SUBMIT_NO_IMPLICIT /;"	d
ETNA_USERPTR_READ	etnaviv/etnaviv_drm.h	/^#define ETNA_USERPTR_READ	/;"	d
ETNA_USERPTR_WRITE	etnaviv/etnaviv_drm.h	/^#define ETNA_USERPTR_WRITE	/;"	d
ETNA_WAIT_NONBLOCK	etnaviv/etnaviv_drm.h	/^#define ETNA_WAIT_NONBLOCK /;"	d
EXEC_OBJECT_ASYNC	include/drm/i915_drm.h	/^#define EXEC_OBJECT_ASYNC	/;"	d
EXEC_OBJECT_CAPTURE	include/drm/i915_drm.h	/^#define EXEC_OBJECT_CAPTURE	/;"	d
EXEC_OBJECT_NEEDS_FENCE	include/drm/i915_drm.h	/^#define EXEC_OBJECT_NEEDS_FENCE	/;"	d
EXEC_OBJECT_NEEDS_GTT	include/drm/i915_drm.h	/^#define EXEC_OBJECT_NEEDS_GTT	/;"	d
EXEC_OBJECT_PAD_TO_SIZE	include/drm/i915_drm.h	/^#define EXEC_OBJECT_PAD_TO_SIZE	/;"	d
EXEC_OBJECT_PINNED	include/drm/i915_drm.h	/^#define EXEC_OBJECT_PINNED	/;"	d
EXEC_OBJECT_SUPPORTS_48B_ADDRESS	include/drm/i915_drm.h	/^#define EXEC_OBJECT_SUPPORTS_48B_ADDRESS /;"	d
EXEC_OBJECT_WRITE	include/drm/i915_drm.h	/^#define EXEC_OBJECT_WRITE	/;"	d
EXYNOS_BO_CACHABLE	exynos/exynos_drm.h	/^	EXYNOS_BO_CACHABLE	= 1 << 1,$/;"	e	enum:e_drm_exynos_gem_mem_type
EXYNOS_BO_CONTIG	exynos/exynos_drm.h	/^	EXYNOS_BO_CONTIG	= 0 << 0,$/;"	e	enum:e_drm_exynos_gem_mem_type
EXYNOS_BO_MASK	exynos/exynos_drm.h	/^	EXYNOS_BO_MASK		= EXYNOS_BO_NONCONTIG | EXYNOS_BO_CACHABLE |$/;"	e	enum:e_drm_exynos_gem_mem_type
EXYNOS_BO_NONCACHABLE	exynos/exynos_drm.h	/^	EXYNOS_BO_NONCACHABLE	= 0 << 1,$/;"	e	enum:e_drm_exynos_gem_mem_type
EXYNOS_BO_NONCONTIG	exynos/exynos_drm.h	/^	EXYNOS_BO_NONCONTIG	= 1 << 0,$/;"	e	enum:e_drm_exynos_gem_mem_type
EXYNOS_BO_WC	exynos/exynos_drm.h	/^	EXYNOS_BO_WC		= 1 << 2,$/;"	e	enum:e_drm_exynos_gem_mem_type
EXYNOS_DRMIF_H_	exynos/exynos_drmif.h	/^#define EXYNOS_DRMIF_H_$/;"	d
EXYNOS_EVENT_CONTEXT_VERSION	exynos/exynos_drmif.h	/^#define EXYNOS_EVENT_CONTEXT_VERSION /;"	d
FALSE	freedreno/freedreno_priv.h	/^#  define FALSE /;"	d
FD_CHIP_ID	freedreno/freedreno_drmif.h	/^	FD_CHIP_ID,$/;"	e	enum:fd_param_id
FD_DEVICE_ID	freedreno/freedreno_drmif.h	/^	FD_DEVICE_ID,$/;"	e	enum:fd_param_id
FD_GMEM_SIZE	freedreno/freedreno_drmif.h	/^	FD_GMEM_SIZE,$/;"	e	enum:fd_param_id
FD_GPU_ID	freedreno/freedreno_drmif.h	/^	FD_GPU_ID,$/;"	e	enum:fd_param_id
FD_MAX_FREQ	freedreno/freedreno_drmif.h	/^	FD_MAX_FREQ,$/;"	e	enum:fd_param_id
FD_NR_RINGS	freedreno/freedreno_drmif.h	/^	FD_NR_RINGS,      \/* # of rings == # of distinct priority levels *\/$/;"	e	enum:fd_param_id
FD_PIPE_2D	freedreno/freedreno_drmif.h	/^	FD_PIPE_2D = 2,$/;"	e	enum:fd_pipe_id
FD_PIPE_3D	freedreno/freedreno_drmif.h	/^	FD_PIPE_3D = 1,$/;"	e	enum:fd_pipe_id
FD_PIPE_MAX	freedreno/freedreno_drmif.h	/^	FD_PIPE_MAX$/;"	e	enum:fd_pipe_id
FD_RELOC_READ	freedreno/freedreno_ringbuffer.h	/^#define FD_RELOC_READ /;"	d
FD_RELOC_WRITE	freedreno/freedreno_ringbuffer.h	/^#define FD_RELOC_WRITE /;"	d
FD_RINGBUFFER_OBJECT	freedreno/freedreno_ringbuffer.h	/^	FD_RINGBUFFER_OBJECT = 0x1,$/;"	e	enum:fd_ringbuffer_flags
FD_RINGBUFFER_STREAMING	freedreno/freedreno_ringbuffer.h	/^	FD_RINGBUFFER_STREAMING = 0x2,$/;"	e	enum:fd_ringbuffer_flags
FD_TIMESTAMP	freedreno/freedreno_drmif.h	/^	FD_TIMESTAMP,$/;"	e	enum:fd_param_id
FD_VERSION_BO_IOVA	freedreno/freedreno_drmif.h	/^	FD_VERSION_BO_IOVA = 3,            \/* supports fd_bo_get\/put_iova() *\/$/;"	e	enum:fd_version
FD_VERSION_FENCE_FD	freedreno/freedreno_drmif.h	/^	FD_VERSION_FENCE_FD = 2,           \/* submit command supports in\/out fences *\/$/;"	e	enum:fd_version
FD_VERSION_MADVISE	freedreno/freedreno_drmif.h	/^	FD_VERSION_MADVISE = 1,            \/* kernel supports madvise *\/$/;"	e	enum:fd_version
FD_VERSION_SUBMIT_QUEUES	freedreno/freedreno_drmif.h	/^	FD_VERSION_SUBMIT_QUEUES = 3,      \/* submit queues and multiple priority levels *\/$/;"	e	enum:fd_version
FD_VERSION_UNLIMITED_CMDS	freedreno/freedreno_drmif.h	/^	FD_VERSION_UNLIMITED_CMDS = 1,     \/* submits w\/ >4 cmd buffers (growable ringbuffer) *\/$/;"	e	enum:fd_version
FENCE_LTE	intel/intel_bufmgr_fake.c	/^FENCE_LTE(unsigned a, unsigned b)$/;"	f	typeref:typename:int	file:
FERMI_A	nouveau/nvif/class.h	/^#define FERMI_A /;"	d
FERMI_A_ZBC_COLOR	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_A2B10G10R10	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_A2B10G10R10 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_A2R10G10B10	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_A2R10G10B10 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_A8B8G8R8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_A8B8G8R8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_A8BL8GL8RL8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_A8BL8GL8RL8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_A8R8G8B8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_A8R8G8B8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_A8RL8GL8BL8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_A8RL8GL8BL8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_AN8BN8GN8RN8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_AN8BN8GN8RN8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_AS8BS8GS8RS8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_AS8BS8GS8RS8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_AU2BU10GU10RU10	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_AU2BU10GU10RU10 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_AU8BU8GU8RU8	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_AU8BU8GU8RU8 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_BF10GF11RF11	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_BF10GF11RF11 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_R16_G16_B16_A16	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_R16_G16_B16_A16 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_RF16_GF16_BF16_AF16	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_RF16_GF16_BF16_AF16 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_RF32_GF32_BF32_AF32	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_RF32_GF32_BF32_AF32 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_RN16_GN16_BN16_AN16	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_RN16_GN16_BN16_AN16 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_RS16_GS16_BS16_AS16	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_RS16_GS16_BS16_AS16 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_RU16_GU16_BU16_AU16	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_RU16_GU16_BU16_AU16 /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_UNORM_ONE	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_UNORM_ONE /;"	d
FERMI_A_ZBC_COLOR_V0_FMT_ZERO	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_COLOR_V0_FMT_ZERO /;"	d
FERMI_A_ZBC_DEPTH	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_DEPTH /;"	d
FERMI_A_ZBC_DEPTH_V0_FMT_FP32	nouveau/nvif/cl9097.h	/^#define FERMI_A_ZBC_DEPTH_V0_FMT_FP32 /;"	d
FERMI_B	nouveau/nvif/class.h	/^#define FERMI_B /;"	d
FERMI_C	nouveau/nvif/class.h	/^#define FERMI_C /;"	d
FERMI_CHANNEL_GPFIFO	nouveau/nvif/class.h	/^#define FERMI_CHANNEL_GPFIFO /;"	d
FERMI_COMPUTE_A	nouveau/nvif/class.h	/^#define FERMI_COMPUTE_A /;"	d
FERMI_COMPUTE_B	nouveau/nvif/class.h	/^#define FERMI_COMPUTE_B /;"	d
FERMI_DECOMPRESS	nouveau/nvif/class.h	/^#define FERMI_DECOMPRESS /;"	d
FERMI_DMA	nouveau/nvif/class.h	/^#define FERMI_DMA /;"	d
FERMI_MEMORY_TO_MEMORY_FORMAT_A	nouveau/nvif/class.h	/^#define FERMI_MEMORY_TO_MEMORY_FORMAT_A /;"	d
FERMI_TWOD_A	nouveau/nvif/class.h	/^#define FERMI_TWOD_A /;"	d
FE_OPCODE_CALL	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_CALL	/;"	d
FE_OPCODE_CHIP_SELECT	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_CHIP_SELECT	/;"	d
FE_OPCODE_DRAW_2D	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_DRAW_2D	/;"	d
FE_OPCODE_DRAW_INDEXED_PRIMITIVES	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_DRAW_INDEXED_PRIMITIVES	/;"	d
FE_OPCODE_DRAW_PRIMITIVES	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_DRAW_PRIMITIVES	/;"	d
FE_OPCODE_END	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_END	/;"	d
FE_OPCODE_LINK	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_LINK	/;"	d
FE_OPCODE_LOAD_STATE	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_LOAD_STATE	/;"	d
FE_OPCODE_NOP	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_NOP	/;"	d
FE_OPCODE_RETURN	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_RETURN	/;"	d
FE_OPCODE_STALL	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_STALL	/;"	d
FE_OPCODE_WAIT	tests/etnaviv/cmdstream.xml.h	/^#define FE_OPCODE_WAIT	/;"	d
FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE	tests/etnaviv/state.xml.h	/^#define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE(/;"	d
FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK	tests/etnaviv/state.xml.h	/^#define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK	/;"	d
FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT	tests/etnaviv/state.xml.h	/^#define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT	/;"	d
FG_COLOR_REG	exynos/fimg2d_reg.h	/^#define FG_COLOR_REG	/;"	d
FIFO_STAT_REG	exynos/fimg2d_reg.h	/^#define FIFO_STAT_REG	/;"	d
FILENAME_SIZE	tests/etnaviv/write_bmp.c	/^#define FILENAME_SIZE /;"	d	file:
FILL_COLOR	tests/util/pattern.c	/^#define FILL_COLOR(/;"	d	file:
FORMAT_BLOB_CURRENT	include/drm/drm_mode.h	/^#define FORMAT_BLOB_CURRENT /;"	d
FREEDRENO_DRMIF_H_	freedreno/freedreno_drmif.h	/^#define FREEDRENO_DRMIF_H_$/;"	d
FREEDRENO_PRIV_H_	freedreno/freedreno_priv.h	/^#define FREEDRENO_PRIV_H_$/;"	d
FREEDRENO_RINGBUFFER_H_	freedreno/freedreno_ringbuffer.h	/^#define FREEDRENO_RINGBUFFER_H_$/;"	d
FW_53_0_03	tests/amdgpu/vce_tests.c	/^#define FW_53_0_03 /;"	d	file:
G2D_ACOEFF_MODE_A	exynos/exynos_fimg2d.h	/^	G2D_ACOEFF_MODE_A,          \/* alpha *\/$/;"	e	enum:e_g2d_acoeff_mode
G2D_ACOEFF_MODE_AMGA	exynos/exynos_fimg2d.h	/^	G2D_ACOEFF_MODE_AMGA,	\/* alpha * global alpha *\/$/;"	e	enum:e_g2d_acoeff_mode
G2D_ACOEFF_MODE_APGA	exynos/exynos_fimg2d.h	/^	G2D_ACOEFF_MODE_APGA,	\/* alpha + global alpha *\/$/;"	e	enum:e_g2d_acoeff_mode
G2D_ACOEFF_MODE_MASK	exynos/exynos_fimg2d.h	/^	G2D_ACOEFF_MODE_MASK$/;"	e	enum:e_g2d_acoeff_mode
G2D_ALPHA_BLEND_MODE_DISABLE	exynos/exynos_fimg2d.h	/^	G2D_ALPHA_BLEND_MODE_DISABLE,$/;"	e	enum:e_g2d_alpha_blend_mode
G2D_ALPHA_BLEND_MODE_ENABLE	exynos/exynos_fimg2d.h	/^	G2D_ALPHA_BLEND_MODE_ENABLE,$/;"	e	enum:e_g2d_alpha_blend_mode
G2D_ALPHA_BLEND_MODE_FADING	exynos/exynos_fimg2d.h	/^	G2D_ALPHA_BLEND_MODE_FADING,				\/* VER3.0 *\/$/;"	e	enum:e_g2d_alpha_blend_mode
G2D_ALPHA_BLEND_MODE_MAX	exynos/exynos_fimg2d.h	/^	G2D_ALPHA_BLEND_MODE_MAX,$/;"	e	enum:e_g2d_alpha_blend_mode
G2D_BUF_USERPTR	exynos/exynos_drm.h	/^	G2D_BUF_USERPTR = 1 << 31,$/;"	e	enum:drm_exynos_g2d_buf_type
G2D_COEFF_MODE_CONJOINT_D	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_CONJOINT_D,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_CONJOINT_S	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_CONJOINT_S,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_DISJOINT_D	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_DISJOINT_D,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_DISJOINT_S	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_DISJOINT_S,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_DST_ALPHA	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_DST_ALPHA,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_DST_COLOR	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_DST_COLOR,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_GB_ALPHA	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_GB_ALPHA,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_GB_COLOR	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_GB_COLOR,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_MASK	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_MASK$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_ONE	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_ONE,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_SRC_ALPHA	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_SRC_ALPHA,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_SRC_COLOR	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_SRC_COLOR,$/;"	e	enum:e_g2d_coeff_mode
G2D_COEFF_MODE_ZERO	exynos/exynos_fimg2d.h	/^	G2D_COEFF_MODE_ZERO,$/;"	e	enum:e_g2d_coeff_mode
G2D_COLORKEY_MODE_DISABLE	exynos/exynos_fimg2d.h	/^	G2D_COLORKEY_MODE_DISABLE	= 0,$/;"	e	enum:e_g2d_color_key_mode
G2D_COLORKEY_MODE_DST_RGBA	exynos/exynos_fimg2d.h	/^	G2D_COLORKEY_MODE_DST_RGBA	= (1<<1),$/;"	e	enum:e_g2d_color_key_mode
G2D_COLORKEY_MODE_DST_YCbCr	exynos/exynos_fimg2d.h	/^	G2D_COLORKEY_MODE_DST_YCbCr	= (1<<3),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_key_mode
G2D_COLORKEY_MODE_MASK	exynos/exynos_fimg2d.h	/^	G2D_COLORKEY_MODE_MASK		= 15,$/;"	e	enum:e_g2d_color_key_mode
G2D_COLORKEY_MODE_SRC_RGBA	exynos/exynos_fimg2d.h	/^	G2D_COLORKEY_MODE_SRC_RGBA	= (1<<0),$/;"	e	enum:e_g2d_color_key_mode
G2D_COLORKEY_MODE_SRC_YCbCr	exynos/exynos_fimg2d.h	/^	G2D_COLORKEY_MODE_SRC_YCbCr	= (1<<2),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_key_mode
G2D_COLOR_FMT_A1	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_A1,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_A4	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_A4,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_A8	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_A8,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_ARGB1555	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_ARGB1555,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_ARGB4444	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_ARGB4444,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_ARGB8888	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_ARGB8888,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_L8	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_L8,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_MASK	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_MASK,				\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_PRGB888	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_PRGB888,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_RGB565	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_RGB565,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_XRGB1555	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_XRGB1555,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_XRGB4444	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_XRGB4444,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_XRGB8888	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_XRGB8888,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_YCbCr420	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_YCbCr420,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_YCbCr422	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_YCbCr422,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_FMT_YCbCr444	exynos/exynos_fimg2d.h	/^	G2D_COLOR_FMT_YCbCr444,$/;"	e	enum:e_g2d_color_mode
G2D_COLOR_MODE_MASK	exynos/exynos_fimg2d.h	/^	G2D_COLOR_MODE_MASK = 0xFFFFFFFF,$/;"	e	enum:e_g2d_color_mode
G2D_CSC_601	exynos/exynos_fimg2d.h	/^	G2D_CSC_601 = (0 << 16),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_CSC_709	exynos/exynos_fimg2d.h	/^	G2D_CSC_709 = (1 << 16),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_CSC_MASK	exynos/exynos_fimg2d.h	/^	G2D_CSC_MASK = (1 << 16),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_DIR_MODE_NEGATIVE	exynos/exynos_fimg2d.c	/^	G2D_DIR_MODE_NEGATIVE = 1$/;"	e	enum:e_g2d_dir_mode	file:
G2D_DIR_MODE_POSITIVE	exynos/exynos_fimg2d.c	/^	G2D_DIR_MODE_POSITIVE = 0,$/;"	e	enum:e_g2d_dir_mode	file:
G2D_EVENT_NONSTOP	exynos/exynos_drm.h	/^	G2D_EVENT_NONSTOP,$/;"	e	enum:drm_exynos_g2d_event_type
G2D_EVENT_NOT	exynos/exynos_drm.h	/^	G2D_EVENT_NOT,$/;"	e	enum:drm_exynos_g2d_event_type
G2D_EVENT_STOP	exynos/exynos_drm.h	/^	G2D_EVENT_STOP,		\/* not yet *\/$/;"	e	enum:drm_exynos_g2d_event_type
G2D_IMGBUF_COLOR	exynos/exynos_fimg2d.h	/^	G2D_IMGBUF_COLOR,$/;"	e	enum:e_g2d_buf_type
G2D_IMGBUF_GEM	exynos/exynos_fimg2d.h	/^	G2D_IMGBUF_GEM,$/;"	e	enum:e_g2d_buf_type
G2D_IMGBUF_USERPTR	exynos/exynos_fimg2d.h	/^	G2D_IMGBUF_USERPTR,$/;"	e	enum:e_g2d_buf_type
G2D_MAX_CMD_LIST_NR	exynos/exynos_fimg2d.c	/^#define G2D_MAX_CMD_LIST_NR	/;"	d	file:
G2D_MAX_CMD_NR	exynos/exynos_fimg2d.c	/^#define G2D_MAX_CMD_NR	/;"	d	file:
G2D_MAX_GEM_CMD_NR	exynos/exynos_fimg2d.c	/^#define G2D_MAX_GEM_CMD_NR	/;"	d	file:
G2D_OP_CLEAR	exynos/exynos_fimg2d.h	/^	G2D_OP_CLEAR			= 0x00,$/;"	e	enum:e_g2d_op
G2D_OP_CONJOINT_CLEAR	exynos/exynos_fimg2d.h	/^	G2D_OP_CONJOINT_CLEAR		= 0x20,$/;"	e	enum:e_g2d_op
G2D_OP_CONJOINT_DST	exynos/exynos_fimg2d.h	/^	G2D_OP_CONJOINT_DST		= 0x22,$/;"	e	enum:e_g2d_op
G2D_OP_CONJOINT_SRC	exynos/exynos_fimg2d.h	/^	G2D_OP_CONJOINT_SRC		= 0x21,$/;"	e	enum:e_g2d_op
G2D_OP_DISJOINT_CLEAR	exynos/exynos_fimg2d.h	/^	G2D_OP_DISJOINT_CLEAR		= 0x10,$/;"	e	enum:e_g2d_op
G2D_OP_DISJOINT_DST	exynos/exynos_fimg2d.h	/^	G2D_OP_DISJOINT_DST		= 0x12,$/;"	e	enum:e_g2d_op
G2D_OP_DISJOINT_SRC	exynos/exynos_fimg2d.h	/^	G2D_OP_DISJOINT_SRC		= 0x11,$/;"	e	enum:e_g2d_op
G2D_OP_DST	exynos/exynos_fimg2d.h	/^	G2D_OP_DST			= 0x02,$/;"	e	enum:e_g2d_op
G2D_OP_INTERPOLATE	exynos/exynos_fimg2d.h	/^	G2D_OP_INTERPOLATE		= 0x04,$/;"	e	enum:e_g2d_op
G2D_OP_OVER	exynos/exynos_fimg2d.h	/^	G2D_OP_OVER			= 0x03,$/;"	e	enum:e_g2d_op
G2D_OP_SRC	exynos/exynos_fimg2d.h	/^	G2D_OP_SRC			= 0x01,$/;"	e	enum:e_g2d_op
G2D_ORDER_AXBGR	exynos/exynos_fimg2d.h	/^	G2D_ORDER_AXBGR		= (2 << 4),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_ORDER_AXRGB	exynos/exynos_fimg2d.h	/^	G2D_ORDER_AXRGB		= (0 << 4),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_ORDER_BGRAX	exynos/exynos_fimg2d.h	/^	G2D_ORDER_BGRAX		= (3 << 4),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_ORDER_MASK	exynos/exynos_fimg2d.h	/^	G2D_ORDER_MASK		= (3 << 4),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_ORDER_RGBAX	exynos/exynos_fimg2d.h	/^	G2D_ORDER_RGBAX		= (1 << 4),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_PLANE_MAX_NR	exynos/exynos_fimg2d.h	/^#define G2D_PLANE_MAX_NR	/;"	d
G2D_REPEAT_MODE_CLAMP	exynos/exynos_fimg2d.h	/^	G2D_REPEAT_MODE_CLAMP,$/;"	e	enum:e_g2d_repeat_mode
G2D_REPEAT_MODE_NONE	exynos/exynos_fimg2d.h	/^	G2D_REPEAT_MODE_NONE,$/;"	e	enum:e_g2d_repeat_mode
G2D_REPEAT_MODE_PAD	exynos/exynos_fimg2d.h	/^	G2D_REPEAT_MODE_PAD,$/;"	e	enum:e_g2d_repeat_mode
G2D_REPEAT_MODE_REFLECT	exynos/exynos_fimg2d.h	/^	G2D_REPEAT_MODE_REFLECT,$/;"	e	enum:e_g2d_repeat_mode
G2D_REPEAT_MODE_REPEAT	exynos/exynos_fimg2d.h	/^	G2D_REPEAT_MODE_REPEAT,$/;"	e	enum:e_g2d_repeat_mode
G2D_ROP3_3RD	exynos/exynos_fimg2d.h	/^	G2D_ROP3_3RD = 0xF0,$/;"	e	enum:e_g2d_rop3_type
G2D_ROP3_DST	exynos/exynos_fimg2d.h	/^	G2D_ROP3_DST = 0xAA,$/;"	e	enum:e_g2d_rop3_type
G2D_ROP3_MASK	exynos/exynos_fimg2d.h	/^	G2D_ROP3_MASK = 0xFF,$/;"	e	enum:e_g2d_rop3_type
G2D_ROP3_SRC	exynos/exynos_fimg2d.h	/^	G2D_ROP3_SRC = 0xCC,$/;"	e	enum:e_g2d_rop3_type
G2D_SCALE_MODE_BILINEAR	exynos/exynos_fimg2d.h	/^	G2D_SCALE_MODE_BILINEAR,$/;"	e	enum:e_g2d_scale_mode
G2D_SCALE_MODE_MAX	exynos/exynos_fimg2d.h	/^	G2D_SCALE_MODE_MAX,$/;"	e	enum:e_g2d_scale_mode
G2D_SCALE_MODE_NEAREST	exynos/exynos_fimg2d.h	/^	G2D_SCALE_MODE_NEAREST,$/;"	e	enum:e_g2d_scale_mode
G2D_SCALE_MODE_NONE	exynos/exynos_fimg2d.h	/^	G2D_SCALE_MODE_NONE = 0,$/;"	e	enum:e_g2d_scale_mode
G2D_SELECT_MODE_BGCOLOR	exynos/exynos_fimg2d.h	/^	G2D_SELECT_MODE_BGCOLOR = (2 << 0),$/;"	e	enum:e_g2d_select_mode
G2D_SELECT_MODE_FGCOLOR	exynos/exynos_fimg2d.h	/^	G2D_SELECT_MODE_FGCOLOR = (1 << 0),$/;"	e	enum:e_g2d_select_mode
G2D_SELECT_MODE_NORMAL	exynos/exynos_fimg2d.h	/^	G2D_SELECT_MODE_NORMAL	= (0 << 0),$/;"	e	enum:e_g2d_select_mode
G2D_SELECT_ROP_FOR_ALPHA_BLEND	exynos/exynos_fimg2d.h	/^	G2D_SELECT_ROP_FOR_ALPHA_BLEND,	\/* VER4.1 *\/$/;"	e	enum:e_g2d_select_alpha_src
G2D_SELECT_SRC_FOR_ALPHA_BLEND	exynos/exynos_fimg2d.h	/^	G2D_SELECT_SRC_FOR_ALPHA_BLEND,	\/* VER4.1 *\/$/;"	e	enum:e_g2d_select_alpha_src
G2D_TRANSPARENT_MODE_BLUESCREEN	exynos/exynos_fimg2d.h	/^	G2D_TRANSPARENT_MODE_BLUESCREEN,$/;"	e	enum:e_g2d_transparent_mode
G2D_TRANSPARENT_MODE_MAX	exynos/exynos_fimg2d.h	/^	G2D_TRANSPARENT_MODE_MAX,$/;"	e	enum:e_g2d_transparent_mode
G2D_TRANSPARENT_MODE_OPAQUE	exynos/exynos_fimg2d.h	/^	G2D_TRANSPARENT_MODE_OPAQUE,$/;"	e	enum:e_g2d_transparent_mode
G2D_TRANSPARENT_MODE_TRANSPARENT	exynos/exynos_fimg2d.h	/^	G2D_TRANSPARENT_MODE_TRANSPARENT,$/;"	e	enum:e_g2d_transparent_mode
G2D_YCbCr_1PLANE	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_1PLANE	= (0 << 8),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_2PLANE	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_2PLANE	= (1 << 8),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_CbCr	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_CbCr = G2D_YCbCr_ORDER_CbY1CrY0,	\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_CbY1CrY0	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_CbY1CrY0 = (1 << 12),			\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_CrCb	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_CrCb = G2D_YCbCr_ORDER_CrY1CbY0,	\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_CrY1CbY0	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_CrY1CbY0 = (0 << 12),			\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_MASK	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_MASK = (3 < 12),			\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_Y1CbY0Cr	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_Y1CbY0Cr = (3 << 12),			\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_ORDER_Y1CrY0Cb	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_ORDER_Y1CrY0Cb = (2 << 12),			\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_PLANE_MASK	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_PLANE_MASK	= (3 << 8),		\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_RANGE_MASK	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_RANGE_MASK = (1 << 17),	\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_RANGE_NARROW	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_RANGE_NARROW = (0 << 17),	\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G2D_YCbCr_RANGE_WIDE	exynos/exynos_fimg2d.h	/^	G2D_YCbCr_RANGE_WIDE = (1 << 17),	\/* VER4.1 *\/$/;"	e	enum:e_g2d_color_mode
G82_CHANNEL_DMA	nouveau/nvif/class.h	/^#define G82_CHANNEL_DMA /;"	d
G82_CHANNEL_GPFIFO	nouveau/nvif/class.h	/^#define G82_CHANNEL_GPFIFO /;"	d
G82_DISP	nouveau/nvif/class.h	/^#define G82_DISP /;"	d
G82_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define G82_DISP_BASE_CHANNEL_DMA /;"	d
G82_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define G82_DISP_CORE_CHANNEL_DMA /;"	d
G82_DISP_CURSOR	nouveau/nvif/class.h	/^#define G82_DISP_CURSOR /;"	d
G82_DISP_OVERLAY	nouveau/nvif/class.h	/^#define G82_DISP_OVERLAY /;"	d
G82_DISP_OVERLAY_CHANNEL_DMA	nouveau/nvif/class.h	/^#define G82_DISP_OVERLAY_CHANNEL_DMA /;"	d
G82_MPEG	nouveau/nvif/class.h	/^#define G82_MPEG /;"	d
G98_MSPDEC	nouveau/nvif/class.h	/^#define G98_MSPDEC /;"	d
G98_MSPPP	nouveau/nvif/class.h	/^#define G98_MSPPP /;"	d
G98_MSVLD	nouveau/nvif/class.h	/^#define G98_MSVLD /;"	d
G98_SEC	nouveau/nvif/class.h	/^#define G98_SEC /;"	d
GETPROP	freedreno/kgsl/kgsl_pipe.c	/^#define GETPROP(/;"	d	file:
GF100_MSPDEC	nouveau/nvif/class.h	/^#define GF100_MSPDEC /;"	d
GF100_MSPPP	nouveau/nvif/class.h	/^#define GF100_MSPPP /;"	d
GF100_MSVLD	nouveau/nvif/class.h	/^#define GF100_MSVLD /;"	d
GF110_DISP	nouveau/nvif/class.h	/^#define GF110_DISP /;"	d
GF110_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GF110_DISP_BASE_CHANNEL_DMA /;"	d
GF110_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GF110_DISP_CORE_CHANNEL_DMA /;"	d
GF110_DISP_CURSOR	nouveau/nvif/class.h	/^#define GF110_DISP_CURSOR /;"	d
GF110_DISP_OVERLAY	nouveau/nvif/class.h	/^#define GF110_DISP_OVERLAY /;"	d
GF110_DISP_OVERLAY_CONTROL_DMA	nouveau/nvif/class.h	/^#define GF110_DISP_OVERLAY_CONTROL_DMA /;"	d
GFX_COMPUTE_NOP	tests/amdgpu/basic_tests.c	/^#define GFX_COMPUTE_NOP /;"	d	file:
GFX_COMPUTE_NOP	tests/amdgpu/syncobj_tests.c	/^#define GFX_COMPUTE_NOP /;"	d	file:
GFX_COMPUTE_NOP_SI	tests/amdgpu/basic_tests.c	/^#define GFX_COMPUTE_NOP_SI /;"	d	file:
GK104_DISP	nouveau/nvif/class.h	/^#define GK104_DISP /;"	d
GK104_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GK104_DISP_BASE_CHANNEL_DMA /;"	d
GK104_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GK104_DISP_CORE_CHANNEL_DMA /;"	d
GK104_DISP_CURSOR	nouveau/nvif/class.h	/^#define GK104_DISP_CURSOR /;"	d
GK104_DISP_OVERLAY	nouveau/nvif/class.h	/^#define GK104_DISP_OVERLAY /;"	d
GK104_DISP_OVERLAY_CONTROL_DMA	nouveau/nvif/class.h	/^#define GK104_DISP_OVERLAY_CONTROL_DMA /;"	d
GK104_MSPDEC	nouveau/nvif/class.h	/^#define GK104_MSPDEC /;"	d
GK104_MSVLD	nouveau/nvif/class.h	/^#define GK104_MSVLD /;"	d
GK110_DISP	nouveau/nvif/class.h	/^#define GK110_DISP /;"	d
GK110_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GK110_DISP_BASE_CHANNEL_DMA /;"	d
GK110_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GK110_DISP_CORE_CHANNEL_DMA /;"	d
GM107_DISP	nouveau/nvif/class.h	/^#define GM107_DISP /;"	d
GM107_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GM107_DISP_CORE_CHANNEL_DMA /;"	d
GM204_DISP	nouveau/nvif/class.h	/^#define GM204_DISP /;"	d
GM204_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GM204_DISP_CORE_CHANNEL_DMA /;"	d
GRALLOC_HANDLE_MAGIC	android/gralloc_handle.h	/^#define GRALLOC_HANDLE_MAGIC /;"	d
GRALLOC_HANDLE_NUM_FDS	android/gralloc_handle.h	/^#define GRALLOC_HANDLE_NUM_FDS /;"	d
GRALLOC_HANDLE_NUM_INTS	android/gralloc_handle.h	/^#define GRALLOC_HANDLE_NUM_INTS /;"	d
GRALLOC_HANDLE_VERSION	android/gralloc_handle.h	/^#define GRALLOC_HANDLE_VERSION /;"	d
GREEN	tests/util/pattern.c	/^#define GREEN /;"	d	file:
GT200_DISP	nouveau/nvif/class.h	/^#define GT200_DISP /;"	d
GT200_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT200_DISP_BASE_CHANNEL_DMA /;"	d
GT200_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT200_DISP_CORE_CHANNEL_DMA /;"	d
GT200_DISP_OVERLAY_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT200_DISP_OVERLAY_CHANNEL_DMA /;"	d
GT206_DISP	nouveau/nvif/class.h	/^#define GT206_DISP /;"	d
GT206_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT206_DISP_CORE_CHANNEL_DMA /;"	d
GT212_DMA	nouveau/nvif/class.h	/^#define GT212_DMA /;"	d
GT212_MSPDEC	nouveau/nvif/class.h	/^#define GT212_MSPDEC /;"	d
GT212_MSPPP	nouveau/nvif/class.h	/^#define GT212_MSPPP /;"	d
GT212_MSVLD	nouveau/nvif/class.h	/^#define GT212_MSVLD /;"	d
GT214_DISP	nouveau/nvif/class.h	/^#define GT214_DISP /;"	d
GT214_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT214_DISP_BASE_CHANNEL_DMA /;"	d
GT214_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT214_DISP_CORE_CHANNEL_DMA /;"	d
GT214_DISP_CURSOR	nouveau/nvif/class.h	/^#define GT214_DISP_CURSOR /;"	d
GT214_DISP_OVERLAY	nouveau/nvif/class.h	/^#define GT214_DISP_OVERLAY /;"	d
GT214_DISP_OVERLAY_CHANNEL_DMA	nouveau/nvif/class.h	/^#define GT214_DISP_OVERLAY_CHANNEL_DMA /;"	d
HASH_ADD	intel/uthash.h	/^#define HASH_ADD(/;"	d
HASH_ADD_BYHASHVALUE	intel/uthash.h	/^#define HASH_ADD_BYHASHVALUE(/;"	d
HASH_ADD_BYHASHVALUE_INORDER	intel/uthash.h	/^#define HASH_ADD_BYHASHVALUE_INORDER(/;"	d
HASH_ADD_INORDER	intel/uthash.h	/^#define HASH_ADD_INORDER(/;"	d
HASH_ADD_INT	intel/uthash.h	/^#define HASH_ADD_INT(/;"	d
HASH_ADD_KEYPTR	intel/uthash.h	/^#define HASH_ADD_KEYPTR(/;"	d
HASH_ADD_KEYPTR_BYHASHVALUE	intel/uthash.h	/^#define HASH_ADD_KEYPTR_BYHASHVALUE(/;"	d
HASH_ADD_KEYPTR_BYHASHVALUE_INORDER	intel/uthash.h	/^#define HASH_ADD_KEYPTR_BYHASHVALUE_INORDER(/;"	d
HASH_ADD_KEYPTR_INORDER	intel/uthash.h	/^#define HASH_ADD_KEYPTR_INORDER(/;"	d
HASH_ADD_PTR	intel/uthash.h	/^#define HASH_ADD_PTR(/;"	d
HASH_ADD_STR	intel/uthash.h	/^#define HASH_ADD_STR(/;"	d
HASH_ADD_TO_BKT	intel/uthash.h	/^#define HASH_ADD_TO_BKT(/;"	d
HASH_APPEND_LIST	intel/uthash.h	/^#define HASH_APPEND_LIST(/;"	d
HASH_BER	intel/uthash.h	/^#define HASH_BER(/;"	d
HASH_BKT_CAPACITY_THRESH	intel/uthash.h	/^#define HASH_BKT_CAPACITY_THRESH /;"	d
HASH_BLOOM_ADD	intel/uthash.h	/^#define HASH_BLOOM_ADD(/;"	d
HASH_BLOOM_BITLEN	intel/uthash.h	/^#define HASH_BLOOM_BITLEN /;"	d
HASH_BLOOM_BITSET	intel/uthash.h	/^#define HASH_BLOOM_BITSET(/;"	d
HASH_BLOOM_BITTEST	intel/uthash.h	/^#define HASH_BLOOM_BITTEST(/;"	d
HASH_BLOOM_BYTELEN	intel/uthash.h	/^#define HASH_BLOOM_BYTELEN /;"	d
HASH_BLOOM_FREE	intel/uthash.h	/^#define HASH_BLOOM_FREE(/;"	d
HASH_BLOOM_MAKE	intel/uthash.h	/^#define HASH_BLOOM_MAKE(/;"	d
HASH_BLOOM_SIGNATURE	intel/uthash.h	/^#define HASH_BLOOM_SIGNATURE /;"	d
HASH_BLOOM_TEST	intel/uthash.h	/^#define HASH_BLOOM_TEST(/;"	d
HASH_CLEAR	intel/uthash.h	/^#define HASH_CLEAR(/;"	d
HASH_CNT	intel/uthash.h	/^#define HASH_CNT(/;"	d
HASH_COUNT	intel/uthash.h	/^#define HASH_COUNT(/;"	d
HASH_DEL	intel/uthash.h	/^#define HASH_DEL(/;"	d
HASH_DELETE	intel/uthash.h	/^#define HASH_DELETE(/;"	d
HASH_DEL_IN_BKT	intel/uthash.h	/^#define HASH_DEL_IN_BKT(/;"	d
HASH_EMIT_KEY	intel/uthash.h	/^#define HASH_EMIT_KEY(/;"	d
HASH_EXPAND_BUCKETS	intel/uthash.h	/^#define HASH_EXPAND_BUCKETS(/;"	d
HASH_FCN	intel/uthash.h	/^#define HASH_FCN /;"	d
HASH_FIND	intel/uthash.h	/^#define HASH_FIND(/;"	d
HASH_FIND_BYHASHVALUE	intel/uthash.h	/^#define HASH_FIND_BYHASHVALUE(/;"	d
HASH_FIND_INT	intel/uthash.h	/^#define HASH_FIND_INT(/;"	d
HASH_FIND_IN_BKT	intel/uthash.h	/^#define HASH_FIND_IN_BKT(/;"	d
HASH_FIND_PTR	intel/uthash.h	/^#define HASH_FIND_PTR(/;"	d
HASH_FIND_STR	intel/uthash.h	/^#define HASH_FIND_STR(/;"	d
HASH_FNV	intel/uthash.h	/^#define HASH_FNV(/;"	d
HASH_FSCK	intel/uthash.h	/^#define HASH_FSCK(/;"	d
HASH_INITIAL_NUM_BUCKETS	intel/uthash.h	/^#define HASH_INITIAL_NUM_BUCKETS /;"	d
HASH_INITIAL_NUM_BUCKETS_LOG2	intel/uthash.h	/^#define HASH_INITIAL_NUM_BUCKETS_LOG2 /;"	d
HASH_ITER	intel/uthash.h	/^#define HASH_ITER(/;"	d
HASH_JEN	intel/uthash.h	/^#define HASH_JEN(/;"	d
HASH_JEN_MIX	intel/uthash.h	/^#define HASH_JEN_MIX(/;"	d
HASH_MAGIC	xf86drmHash.c	/^#define HASH_MAGIC /;"	d	file:
HASH_MAKE_TABLE	intel/uthash.h	/^#define HASH_MAKE_TABLE(/;"	d
HASH_MUR	intel/uthash.h	/^#define HASH_MUR(/;"	d
HASH_OAT	intel/uthash.h	/^#define HASH_OAT(/;"	d
HASH_OOPS	intel/uthash.h	/^#define HASH_OOPS(/;"	d
HASH_OVERHEAD	intel/uthash.h	/^#define HASH_OVERHEAD(/;"	d
HASH_REPLACE	intel/uthash.h	/^#define HASH_REPLACE(/;"	d
HASH_REPLACE_BYHASHVALUE	intel/uthash.h	/^#define HASH_REPLACE_BYHASHVALUE(/;"	d
HASH_REPLACE_BYHASHVALUE_INORDER	intel/uthash.h	/^#define HASH_REPLACE_BYHASHVALUE_INORDER(/;"	d
HASH_REPLACE_INORDER	intel/uthash.h	/^#define HASH_REPLACE_INORDER(/;"	d
HASH_REPLACE_INT	intel/uthash.h	/^#define HASH_REPLACE_INT(/;"	d
HASH_REPLACE_PTR	intel/uthash.h	/^#define HASH_REPLACE_PTR(/;"	d
HASH_REPLACE_STR	intel/uthash.h	/^#define HASH_REPLACE_STR(/;"	d
HASH_SAX	intel/uthash.h	/^#define HASH_SAX(/;"	d
HASH_SELECT	intel/uthash.h	/^#define HASH_SELECT(/;"	d
HASH_SFH	intel/uthash.h	/^#define HASH_SFH(/;"	d
HASH_SIGNATURE	intel/uthash.h	/^#define HASH_SIGNATURE /;"	d
HASH_SIZE	xf86drmHash.h	/^#define HASH_SIZE /;"	d
HASH_SORT	intel/uthash.h	/^#define HASH_SORT(/;"	d
HASH_SRT	intel/uthash.h	/^#define HASH_SRT(/;"	d
HASH_TO_BKT	intel/uthash.h	/^#define HASH_TO_BKT(/;"	d
HASH_VALUE	intel/uthash.h	/^#define HASH_VALUE(/;"	d
HAS_ATOMIC_OPS	xf86atomic.h	/^#define HAS_ATOMIC_OPS /;"	d
HAVE_ALLOCA_H	build/config.h	/^#define HAVE_ALLOCA_H /;"	d
HAVE_CAIRO	build/config.h	/^#define HAVE_CAIRO /;"	d
HAVE_DRM_INTEL_GEM_BO_DISABLE_IMPLICIT_SYNC	intel/intel_bufmgr.h	/^#define HAVE_DRM_INTEL_GEM_BO_DISABLE_IMPLICIT_SYNC /;"	d
HAVE_EXYNOS	build/config.h	/^#define HAVE_EXYNOS /;"	d
HAVE_FREEDRENO_KGSL	build/config.h	/^#define HAVE_FREEDRENO_KGSL /;"	d
HAVE_INTEL	build/config.h	/^#define HAVE_INTEL /;"	d
HAVE_LIBDRM_ATOMIC_PRIMITIVES	build/config.h	/^#define HAVE_LIBDRM_ATOMIC_PRIMITIVES /;"	d
HAVE_LIB_ATOMIC_OPS	build/config.h	/^#define HAVE_LIB_ATOMIC_OPS /;"	d
HAVE_NOUVEAU	build/config.h	/^#define HAVE_NOUVEAU /;"	d
HAVE_OPEN_MEMSTREAM	build/config.h	/^#define HAVE_OPEN_MEMSTREAM /;"	d
HAVE_RADEON	build/config.h	/^#define HAVE_RADEON /;"	d
HAVE_SYS_SELECT_H	build/config.h	/^#define HAVE_SYS_SELECT_H /;"	d
HAVE_SYS_SYSCTL_H	build/config.h	/^#define HAVE_SYS_SYSCTL_H /;"	d
HAVE_VALGRIND	build/config.h	/^#define HAVE_VALGRIND /;"	d
HAVE_VC4	build/config.h	/^#define HAVE_VC4 /;"	d
HAVE_VISIBILITY	build/config.h	/^#define HAVE_VISIBILITY /;"	d
HAVE_VMWGFX	build/config.h	/^#define HAVE_VMWGFX /;"	d
HH_FROM_ELMT	intel/uthash.h	/^#define HH_FROM_ELMT(/;"	d
HW_OFFSET	intel/test_decode.c	/^#define HW_OFFSET /;"	d	file:
HashBucket	xf86drmHash.h	/^typedef struct HashBucket {$/;"	s
HashBucket	xf86drmHash.h	/^} HashBucket, *HashBucketPtr;$/;"	t	typeref:struct:HashBucket
HashBucketPtr	xf86drmHash.h	/^} HashBucket, *HashBucketPtr;$/;"	t	typeref:struct:HashBucket *
HashFind	xf86drmHash.c	/^static HashBucketPtr HashFind(HashTablePtr table, unsigned long key,$/;"	f	typeref:typename:HashBucketPtr	file:
HashHash	xf86drmHash.c	/^static unsigned long HashHash(unsigned long key)$/;"	f	typeref:typename:unsigned long	file:
HashTable	xf86drmHash.h	/^typedef struct HashTable {$/;"	s
HashTable	xf86drmHash.h	/^} HashTable, *HashTablePtr;$/;"	t	typeref:struct:HashTable
HashTablePtr	xf86drmHash.h	/^} HashTable, *HashTablePtr;$/;"	t	typeref:struct:HashTable *
I915_BIT_6_SWIZZLE_9	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_9	/;"	d
I915_BIT_6_SWIZZLE_9_10	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_9_10	/;"	d
I915_BIT_6_SWIZZLE_9_10_11	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_9_10_11	/;"	d
I915_BIT_6_SWIZZLE_9_10_17	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_9_10_17	/;"	d
I915_BIT_6_SWIZZLE_9_11	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_9_11	/;"	d
I915_BIT_6_SWIZZLE_9_17	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_9_17	/;"	d
I915_BIT_6_SWIZZLE_NONE	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_NONE	/;"	d
I915_BIT_6_SWIZZLE_UNKNOWN	include/drm/i915_drm.h	/^#define I915_BIT_6_SWIZZLE_UNKNOWN	/;"	d
I915_BOX_FLIP	include/drm/i915_drm.h	/^#define I915_BOX_FLIP /;"	d
I915_BOX_LOST_CONTEXT	include/drm/i915_drm.h	/^#define I915_BOX_LOST_CONTEXT /;"	d
I915_BOX_RING_EMPTY	include/drm/i915_drm.h	/^#define I915_BOX_RING_EMPTY /;"	d
I915_BOX_TEXTURE_LOAD	include/drm/i915_drm.h	/^#define I915_BOX_TEXTURE_LOAD /;"	d
I915_BOX_WAIT	include/drm/i915_drm.h	/^#define I915_BOX_WAIT /;"	d
I915_CACHING_CACHED	include/drm/i915_drm.h	/^#define I915_CACHING_CACHED	/;"	d
I915_CACHING_DISPLAY	include/drm/i915_drm.h	/^#define I915_CACHING_DISPLAY	/;"	d
I915_CACHING_NONE	include/drm/i915_drm.h	/^#define I915_CACHING_NONE	/;"	d
I915_CLEANUP_DMA	include/drm/i915_drm.h	/^		I915_CLEANUP_DMA = 0x02,$/;"	e	enum:_drm_i915_init::__anon2955048a0103
I915_CONTEXT_CREATE_EXT_SETPARAM	include/drm/i915_drm.h	/^#define I915_CONTEXT_CREATE_EXT_SETPARAM /;"	d
I915_CONTEXT_CREATE_FLAGS_UNKNOWN	include/drm/i915_drm.h	/^#define I915_CONTEXT_CREATE_FLAGS_UNKNOWN /;"	d
I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS	include/drm/i915_drm.h	/^#define I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS	/;"	d
I915_CONTEXT_DEFAULT_PRIORITY	include/drm/i915_drm.h	/^#define   I915_CONTEXT_DEFAULT_PRIORITY	/;"	d
I915_CONTEXT_MAX_USER_PRIORITY	include/drm/i915_drm.h	/^#define   I915_CONTEXT_MAX_USER_PRIORITY	/;"	d
I915_CONTEXT_MIN_USER_PRIORITY	include/drm/i915_drm.h	/^#define   I915_CONTEXT_MIN_USER_PRIORITY	/;"	d
I915_CONTEXT_PARAM_BANNABLE	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_BANNABLE	/;"	d
I915_CONTEXT_PARAM_BAN_PERIOD	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_BAN_PERIOD	/;"	d
I915_CONTEXT_PARAM_GTT_SIZE	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_GTT_SIZE	/;"	d
I915_CONTEXT_PARAM_NO_ERROR_CAPTURE	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_NO_ERROR_CAPTURE	/;"	d
I915_CONTEXT_PARAM_NO_ZEROMAP	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_NO_ZEROMAP	/;"	d
I915_CONTEXT_PARAM_PRIORITY	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_PRIORITY	/;"	d
I915_CONTEXT_PARAM_RECOVERABLE	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_RECOVERABLE	/;"	d
I915_CONTEXT_PARAM_SSEU	include/drm/i915_drm.h	/^#define I915_CONTEXT_PARAM_SSEU	/;"	d
I915_ENGINE_CLASS_COPY	include/drm/i915_drm.h	/^	I915_ENGINE_CLASS_COPY		= 1,$/;"	e	enum:drm_i915_gem_engine_class
I915_ENGINE_CLASS_INVALID	include/drm/i915_drm.h	/^	I915_ENGINE_CLASS_INVALID	= -1$/;"	e	enum:drm_i915_gem_engine_class
I915_ENGINE_CLASS_RENDER	include/drm/i915_drm.h	/^	I915_ENGINE_CLASS_RENDER	= 0,$/;"	e	enum:drm_i915_gem_engine_class
I915_ENGINE_CLASS_VIDEO	include/drm/i915_drm.h	/^	I915_ENGINE_CLASS_VIDEO		= 2,$/;"	e	enum:drm_i915_gem_engine_class
I915_ENGINE_CLASS_VIDEO_ENHANCE	include/drm/i915_drm.h	/^	I915_ENGINE_CLASS_VIDEO_ENHANCE	= 3,$/;"	e	enum:drm_i915_gem_engine_class
I915_ERROR_UEVENT	include/drm/i915_drm.h	/^#define I915_ERROR_UEVENT	/;"	d
I915_EXEC_BATCH_FIRST	include/drm/i915_drm.h	/^#define I915_EXEC_BATCH_FIRST	/;"	d
I915_EXEC_BLT	include/drm/i915_drm.h	/^#define I915_EXEC_BLT /;"	d
I915_EXEC_BSD	include/drm/i915_drm.h	/^#define I915_EXEC_BSD /;"	d
I915_EXEC_BSD_DEFAULT	include/drm/i915_drm.h	/^#define I915_EXEC_BSD_DEFAULT	/;"	d
I915_EXEC_BSD_MASK	include/drm/i915_drm.h	/^#define I915_EXEC_BSD_MASK	/;"	d
I915_EXEC_BSD_RING1	include/drm/i915_drm.h	/^#define I915_EXEC_BSD_RING1	/;"	d
I915_EXEC_BSD_RING2	include/drm/i915_drm.h	/^#define I915_EXEC_BSD_RING2	/;"	d
I915_EXEC_BSD_SHIFT	include/drm/i915_drm.h	/^#define I915_EXEC_BSD_SHIFT	/;"	d
I915_EXEC_CONSTANTS_ABSOLUTE	include/drm/i915_drm.h	/^#define I915_EXEC_CONSTANTS_ABSOLUTE /;"	d
I915_EXEC_CONSTANTS_MASK	include/drm/i915_drm.h	/^#define I915_EXEC_CONSTANTS_MASK /;"	d
I915_EXEC_CONSTANTS_REL_GENERAL	include/drm/i915_drm.h	/^#define I915_EXEC_CONSTANTS_REL_GENERAL /;"	d
I915_EXEC_CONSTANTS_REL_SURFACE	include/drm/i915_drm.h	/^#define I915_EXEC_CONSTANTS_REL_SURFACE /;"	d
I915_EXEC_CONTEXT_ID_MASK	include/drm/i915_drm.h	/^#define I915_EXEC_CONTEXT_ID_MASK	/;"	d
I915_EXEC_DEFAULT	include/drm/i915_drm.h	/^#define I915_EXEC_DEFAULT /;"	d
I915_EXEC_FENCE_ARRAY	include/drm/i915_drm.h	/^#define I915_EXEC_FENCE_ARRAY /;"	d
I915_EXEC_FENCE_IN	include/drm/i915_drm.h	/^#define I915_EXEC_FENCE_IN	/;"	d
I915_EXEC_FENCE_OUT	include/drm/i915_drm.h	/^#define I915_EXEC_FENCE_OUT	/;"	d
I915_EXEC_FENCE_SIGNAL	include/drm/i915_drm.h	/^#define I915_EXEC_FENCE_SIGNAL /;"	d
I915_EXEC_FENCE_WAIT	include/drm/i915_drm.h	/^#define I915_EXEC_FENCE_WAIT /;"	d
I915_EXEC_GEN7_SOL_RESET	include/drm/i915_drm.h	/^#define I915_EXEC_GEN7_SOL_RESET	/;"	d
I915_EXEC_HANDLE_LUT	include/drm/i915_drm.h	/^#define I915_EXEC_HANDLE_LUT	/;"	d
I915_EXEC_IS_PINNED	include/drm/i915_drm.h	/^#define I915_EXEC_IS_PINNED	/;"	d
I915_EXEC_NO_RELOC	include/drm/i915_drm.h	/^#define I915_EXEC_NO_RELOC	/;"	d
I915_EXEC_RENDER	include/drm/i915_drm.h	/^#define I915_EXEC_RENDER /;"	d
I915_EXEC_RESOURCE_STREAMER	include/drm/i915_drm.h	/^#define I915_EXEC_RESOURCE_STREAMER /;"	d
I915_EXEC_RING_MASK	include/drm/i915_drm.h	/^#define I915_EXEC_RING_MASK /;"	d
I915_EXEC_SECURE	include/drm/i915_drm.h	/^#define I915_EXEC_SECURE	/;"	d
I915_EXEC_VEBOX	include/drm/i915_drm.h	/^#define I915_EXEC_VEBOX /;"	d
I915_FORMAT_MOD_X_TILED	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_X_TILED	/;"	d
I915_FORMAT_MOD_Y_TILED	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Y_TILED	/;"	d
I915_FORMAT_MOD_Y_TILED_CCS	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Y_TILED_CCS	/;"	d
I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Y_TILED_GEN12_MC_CCS /;"	d
I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS /;"	d
I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS_CC	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS_CC /;"	d
I915_FORMAT_MOD_Yf_TILED	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Yf_TILED /;"	d
I915_FORMAT_MOD_Yf_TILED_CCS	include/drm/drm_fourcc.h	/^#define I915_FORMAT_MOD_Yf_TILED_CCS	/;"	d
I915_GEM_DOMAIN_COMMAND	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_COMMAND	/;"	d
I915_GEM_DOMAIN_CPU	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_CPU	/;"	d
I915_GEM_DOMAIN_GTT	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_GTT	/;"	d
I915_GEM_DOMAIN_INSTRUCTION	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_INSTRUCTION	/;"	d
I915_GEM_DOMAIN_RENDER	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_RENDER	/;"	d
I915_GEM_DOMAIN_SAMPLER	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_SAMPLER	/;"	d
I915_GEM_DOMAIN_VERTEX	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_VERTEX	/;"	d
I915_GEM_DOMAIN_WC	include/drm/i915_drm.h	/^#define I915_GEM_DOMAIN_WC	/;"	d
I915_GEM_PPGTT_ALIASING	include/drm/i915_drm.h	/^#define I915_GEM_PPGTT_ALIASING	/;"	d
I915_GEM_PPGTT_FULL	include/drm/i915_drm.h	/^#define I915_GEM_PPGTT_FULL	/;"	d
I915_GEM_PPGTT_NONE	include/drm/i915_drm.h	/^#define I915_GEM_PPGTT_NONE	/;"	d
I915_INIT_DMA	include/drm/i915_drm.h	/^		I915_INIT_DMA = 0x01,$/;"	e	enum:_drm_i915_init::__anon2955048a0103
I915_L3_PARITY_UEVENT	include/drm/i915_drm.h	/^#define I915_L3_PARITY_UEVENT	/;"	d
I915_LOG_MIN_TEX_REGION_SIZE	include/drm/i915_drm.h	/^#define I915_LOG_MIN_TEX_REGION_SIZE /;"	d
I915_MADV_DONTNEED	include/drm/i915_drm.h	/^#define I915_MADV_DONTNEED /;"	d
I915_MADV_WILLNEED	include/drm/i915_drm.h	/^#define I915_MADV_WILLNEED /;"	d
I915_MEM_REGION_AGP	include/drm/i915_drm.h	/^#define I915_MEM_REGION_AGP /;"	d
I915_MMAP_WC	include/drm/i915_drm.h	/^#define I915_MMAP_WC /;"	d
I915_MOCS_CACHED	include/drm/i915_drm.h	/^	I915_MOCS_CACHED,$/;"	e	enum:i915_mocs_table_index
I915_MOCS_PTE	include/drm/i915_drm.h	/^	I915_MOCS_PTE,$/;"	e	enum:i915_mocs_table_index
I915_MOCS_UNCACHED	include/drm/i915_drm.h	/^	I915_MOCS_UNCACHED,$/;"	e	enum:i915_mocs_table_index
I915_NR_TEX_REGIONS	include/drm/i915_drm.h	/^#define I915_NR_TEX_REGIONS /;"	d
I915_OA_FORMAT_A12	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A12,$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_A12_B8_C8	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A12_B8_C8,$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_A13	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A13 = 1,	    \/* HSW only *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_A13_B8_C8	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A13_B8_C8,   \/* HSW only *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_A29	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A29,	    \/* HSW only *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_A32u40_A4u32_B8_C8	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A32u40_A4u32_B8_C8,$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_A45_B8_C8	include/drm/i915_drm.h	/^	I915_OA_FORMAT_A45_B8_C8,   \/* HSW only *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_B4_C8	include/drm/i915_drm.h	/^	I915_OA_FORMAT_B4_C8,	    \/* HSW only *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_B4_C8_A16	include/drm/i915_drm.h	/^	I915_OA_FORMAT_B4_C8_A16,   \/* HSW only *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_C4_B8	include/drm/i915_drm.h	/^	I915_OA_FORMAT_C4_B8,	    \/* HSW+ *\/$/;"	e	enum:drm_i915_oa_format
I915_OA_FORMAT_MAX	include/drm/i915_drm.h	/^	I915_OA_FORMAT_MAX	    \/* non-ABI *\/$/;"	e	enum:drm_i915_oa_format
I915_OVERLAY_DEPTH_MASK	include/drm/i915_drm.h	/^#define I915_OVERLAY_DEPTH_MASK	/;"	d
I915_OVERLAY_DISABLE_DEST_COLORKEY	include/drm/i915_drm.h	/^#define I915_OVERLAY_DISABLE_DEST_COLORKEY	/;"	d
I915_OVERLAY_ENABLE	include/drm/i915_drm.h	/^#define I915_OVERLAY_ENABLE	/;"	d
I915_OVERLAY_FLAGS_MASK	include/drm/i915_drm.h	/^#define I915_OVERLAY_FLAGS_MASK	/;"	d
I915_OVERLAY_NO_SWAP	include/drm/i915_drm.h	/^#define I915_OVERLAY_NO_SWAP	/;"	d
I915_OVERLAY_RGB	include/drm/i915_drm.h	/^#define I915_OVERLAY_RGB	/;"	d
I915_OVERLAY_RGB15	include/drm/i915_drm.h	/^#define I915_OVERLAY_RGB15	/;"	d
I915_OVERLAY_RGB16	include/drm/i915_drm.h	/^#define I915_OVERLAY_RGB16	/;"	d
I915_OVERLAY_RGB24	include/drm/i915_drm.h	/^#define I915_OVERLAY_RGB24	/;"	d
I915_OVERLAY_SWAP_MASK	include/drm/i915_drm.h	/^#define I915_OVERLAY_SWAP_MASK	/;"	d
I915_OVERLAY_TYPE_MASK	include/drm/i915_drm.h	/^#define I915_OVERLAY_TYPE_MASK /;"	d
I915_OVERLAY_UPDATE_ATTRS	include/drm/i915_drm.h	/^#define I915_OVERLAY_UPDATE_ATTRS	/;"	d
I915_OVERLAY_UPDATE_GAMMA	include/drm/i915_drm.h	/^#define I915_OVERLAY_UPDATE_GAMMA	/;"	d
I915_OVERLAY_UV_SWAP	include/drm/i915_drm.h	/^#define I915_OVERLAY_UV_SWAP	/;"	d
I915_OVERLAY_YUV410	include/drm/i915_drm.h	/^#define I915_OVERLAY_YUV410	/;"	d
I915_OVERLAY_YUV411	include/drm/i915_drm.h	/^#define I915_OVERLAY_YUV411	/;"	d
I915_OVERLAY_YUV420	include/drm/i915_drm.h	/^#define I915_OVERLAY_YUV420	/;"	d
I915_OVERLAY_YUV422	include/drm/i915_drm.h	/^#define I915_OVERLAY_YUV422	/;"	d
I915_OVERLAY_YUV_PACKED	include/drm/i915_drm.h	/^#define I915_OVERLAY_YUV_PACKED /;"	d
I915_OVERLAY_YUV_PLANAR	include/drm/i915_drm.h	/^#define I915_OVERLAY_YUV_PLANAR /;"	d
I915_OVERLAY_Y_AND_UV_SWAP	include/drm/i915_drm.h	/^#define I915_OVERLAY_Y_AND_UV_SWAP	/;"	d
I915_OVERLAY_Y_SWAP	include/drm/i915_drm.h	/^#define I915_OVERLAY_Y_SWAP	/;"	d
I915_PARAM_ALLOW_BATCHBUFFER	include/drm/i915_drm.h	/^#define I915_PARAM_ALLOW_BATCHBUFFER /;"	d
I915_PARAM_CHIPSET_ID	include/drm/i915_drm.h	/^#define I915_PARAM_CHIPSET_ID /;"	d
I915_PARAM_CMD_PARSER_VERSION	include/drm/i915_drm.h	/^#define I915_PARAM_CMD_PARSER_VERSION	/;"	d
I915_PARAM_CS_TIMESTAMP_FREQUENCY	include/drm/i915_drm.h	/^#define I915_PARAM_CS_TIMESTAMP_FREQUENCY /;"	d
I915_PARAM_EU_TOTAL	include/drm/i915_drm.h	/^#define I915_PARAM_EU_TOTAL	/;"	d
I915_PARAM_HAS_ALIASING_PPGTT	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_ALIASING_PPGTT	/;"	d
I915_PARAM_HAS_BLT	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_BLT	/;"	d
I915_PARAM_HAS_BSD	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_BSD	/;"	d
I915_PARAM_HAS_BSD2	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_BSD2	/;"	d
I915_PARAM_HAS_COHERENT_PHYS_GTT	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_COHERENT_PHYS_GTT /;"	d
I915_PARAM_HAS_COHERENT_RINGS	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_COHERENT_RINGS	/;"	d
I915_PARAM_HAS_CONTEXT_ISOLATION	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_CONTEXT_ISOLATION /;"	d
I915_PARAM_HAS_EXECBUF2	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXECBUF2 /;"	d
I915_PARAM_HAS_EXEC_ASYNC	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_ASYNC	/;"	d
I915_PARAM_HAS_EXEC_BATCH_FIRST	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_BATCH_FIRST	/;"	d
I915_PARAM_HAS_EXEC_CAPTURE	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_CAPTURE	/;"	d
I915_PARAM_HAS_EXEC_CONSTANTS	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_CONSTANTS	/;"	d
I915_PARAM_HAS_EXEC_FENCE	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_FENCE	/;"	d
I915_PARAM_HAS_EXEC_FENCE_ARRAY	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_FENCE_ARRAY /;"	d
I915_PARAM_HAS_EXEC_HANDLE_LUT	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_HANDLE_LUT /;"	d
I915_PARAM_HAS_EXEC_NO_RELOC	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_NO_RELOC	/;"	d
I915_PARAM_HAS_EXEC_SOFTPIN	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_EXEC_SOFTPIN	/;"	d
I915_PARAM_HAS_GEM	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_GEM /;"	d
I915_PARAM_HAS_GEN7_SOL_RESET	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_GEN7_SOL_RESET	/;"	d
I915_PARAM_HAS_GPU_RESET	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_GPU_RESET	/;"	d
I915_PARAM_HAS_LLC	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_LLC /;"	d
I915_PARAM_HAS_OVERLAY	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_OVERLAY /;"	d
I915_PARAM_HAS_PAGEFLIPPING	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_PAGEFLIPPING	/;"	d
I915_PARAM_HAS_PINNED_BATCHES	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_PINNED_BATCHES	/;"	d
I915_PARAM_HAS_POOLED_EU	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_POOLED_EU	/;"	d
I915_PARAM_HAS_PRIME_VMAP_FLUSH	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_PRIME_VMAP_FLUSH	/;"	d
I915_PARAM_HAS_RELAXED_DELTA	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_RELAXED_DELTA	/;"	d
I915_PARAM_HAS_RELAXED_FENCING	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_RELAXED_FENCING	/;"	d
I915_PARAM_HAS_RESOURCE_STREAMER	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_RESOURCE_STREAMER /;"	d
I915_PARAM_HAS_SCHEDULER	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_SCHEDULER	/;"	d
I915_PARAM_HAS_SECURE_BATCHES	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_SECURE_BATCHES	/;"	d
I915_PARAM_HAS_SEMAPHORES	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_SEMAPHORES	/;"	d
I915_PARAM_HAS_VEBOX	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_VEBOX	/;"	d
I915_PARAM_HAS_WAIT_TIMEOUT	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_WAIT_TIMEOUT	/;"	d
I915_PARAM_HAS_WT	include/drm/i915_drm.h	/^#define I915_PARAM_HAS_WT /;"	d
I915_PARAM_HUC_STATUS	include/drm/i915_drm.h	/^#define I915_PARAM_HUC_STATUS	/;"	d
I915_PARAM_IRQ_ACTIVE	include/drm/i915_drm.h	/^#define I915_PARAM_IRQ_ACTIVE /;"	d
I915_PARAM_LAST_DISPATCH	include/drm/i915_drm.h	/^#define I915_PARAM_LAST_DISPATCH /;"	d
I915_PARAM_MIN_EU_IN_POOL	include/drm/i915_drm.h	/^#define I915_PARAM_MIN_EU_IN_POOL	/;"	d
I915_PARAM_MMAP_GTT_COHERENT	include/drm/i915_drm.h	/^#define I915_PARAM_MMAP_GTT_COHERENT	/;"	d
I915_PARAM_MMAP_GTT_VERSION	include/drm/i915_drm.h	/^#define I915_PARAM_MMAP_GTT_VERSION	/;"	d
I915_PARAM_MMAP_VERSION	include/drm/i915_drm.h	/^#define I915_PARAM_MMAP_VERSION /;"	d
I915_PARAM_NUM_FENCES_AVAIL	include/drm/i915_drm.h	/^#define I915_PARAM_NUM_FENCES_AVAIL /;"	d
I915_PARAM_REVISION	include/drm/i915_drm.h	/^#define I915_PARAM_REVISION /;"	d
I915_PARAM_SLICE_MASK	include/drm/i915_drm.h	/^#define I915_PARAM_SLICE_MASK	/;"	d
I915_PARAM_SUBSLICE_MASK	include/drm/i915_drm.h	/^#define I915_PARAM_SUBSLICE_MASK	/;"	d
I915_PARAM_SUBSLICE_TOTAL	include/drm/i915_drm.h	/^#define I915_PARAM_SUBSLICE_TOTAL	/;"	d
I915_PERF_FLAG_DISABLED	include/drm/i915_drm.h	/^#define I915_PERF_FLAG_DISABLED	/;"	d
I915_PERF_FLAG_FD_CLOEXEC	include/drm/i915_drm.h	/^#define I915_PERF_FLAG_FD_CLOEXEC	/;"	d
I915_PERF_FLAG_FD_NONBLOCK	include/drm/i915_drm.h	/^#define I915_PERF_FLAG_FD_NONBLOCK	/;"	d
I915_PERF_IOCTL_DISABLE	include/drm/i915_drm.h	/^#define I915_PERF_IOCTL_DISABLE	/;"	d
I915_PERF_IOCTL_ENABLE	include/drm/i915_drm.h	/^#define I915_PERF_IOCTL_ENABLE	/;"	d
I915_PMU_ACTUAL_FREQUENCY	include/drm/i915_drm.h	/^#define I915_PMU_ACTUAL_FREQUENCY	/;"	d
I915_PMU_CLASS_SHIFT	include/drm/i915_drm.h	/^#define I915_PMU_CLASS_SHIFT /;"	d
I915_PMU_ENGINE_BUSY	include/drm/i915_drm.h	/^#define I915_PMU_ENGINE_BUSY(/;"	d
I915_PMU_ENGINE_SEMA	include/drm/i915_drm.h	/^#define I915_PMU_ENGINE_SEMA(/;"	d
I915_PMU_ENGINE_WAIT	include/drm/i915_drm.h	/^#define I915_PMU_ENGINE_WAIT(/;"	d
I915_PMU_INTERRUPTS	include/drm/i915_drm.h	/^#define I915_PMU_INTERRUPTS	/;"	d
I915_PMU_LAST	include/drm/i915_drm.h	/^#define I915_PMU_LAST /;"	d
I915_PMU_RC6_RESIDENCY	include/drm/i915_drm.h	/^#define I915_PMU_RC6_RESIDENCY	/;"	d
I915_PMU_REQUESTED_FREQUENCY	include/drm/i915_drm.h	/^#define I915_PMU_REQUESTED_FREQUENCY	/;"	d
I915_PMU_SAMPLE_BITS	include/drm/i915_drm.h	/^#define I915_PMU_SAMPLE_BITS /;"	d
I915_PMU_SAMPLE_INSTANCE_BITS	include/drm/i915_drm.h	/^#define I915_PMU_SAMPLE_INSTANCE_BITS /;"	d
I915_PMU_SAMPLE_MASK	include/drm/i915_drm.h	/^#define I915_PMU_SAMPLE_MASK /;"	d
I915_REG_READ_8B_WA	include/drm/i915_drm.h	/^#define I915_REG_READ_8B_WA /;"	d
I915_RESET_UEVENT	include/drm/i915_drm.h	/^#define I915_RESET_UEVENT	/;"	d
I915_RESUME_DMA	include/drm/i915_drm.h	/^		I915_RESUME_DMA = 0x03$/;"	e	enum:_drm_i915_init::__anon2955048a0103
I915_SAMPLE_BUSY	include/drm/i915_drm.h	/^	I915_SAMPLE_BUSY = 0,$/;"	e	enum:drm_i915_pmu_engine_sample
I915_SAMPLE_SEMA	include/drm/i915_drm.h	/^	I915_SAMPLE_SEMA = 2$/;"	e	enum:drm_i915_pmu_engine_sample
I915_SAMPLE_WAIT	include/drm/i915_drm.h	/^	I915_SAMPLE_WAIT = 1,$/;"	e	enum:drm_i915_pmu_engine_sample
I915_SCHEDULER_CAP_ENABLED	include/drm/i915_drm.h	/^#define   I915_SCHEDULER_CAP_ENABLED	/;"	d
I915_SCHEDULER_CAP_PREEMPTION	include/drm/i915_drm.h	/^#define   I915_SCHEDULER_CAP_PREEMPTION	/;"	d
I915_SCHEDULER_CAP_PRIORITY	include/drm/i915_drm.h	/^#define   I915_SCHEDULER_CAP_PRIORITY	/;"	d
I915_SCHEDULER_CAP_SEMAPHORES	include/drm/i915_drm.h	/^#define   I915_SCHEDULER_CAP_SEMAPHORES	/;"	d
I915_SETPARAM_ALLOW_BATCHBUFFER	include/drm/i915_drm.h	/^#define I915_SETPARAM_ALLOW_BATCHBUFFER /;"	d
I915_SETPARAM_NUM_USED_FENCES	include/drm/i915_drm.h	/^#define I915_SETPARAM_NUM_USED_FENCES /;"	d
I915_SETPARAM_TEX_LRU_LOG_GRANULARITY	include/drm/i915_drm.h	/^#define I915_SETPARAM_TEX_LRU_LOG_GRANULARITY /;"	d
I915_SETPARAM_USE_MI_BATCHBUFFER_START	include/drm/i915_drm.h	/^#define I915_SETPARAM_USE_MI_BATCHBUFFER_START /;"	d
I915_SET_COLORKEY_DESTINATION	include/drm/i915_drm.h	/^#define I915_SET_COLORKEY_DESTINATION	/;"	d
I915_SET_COLORKEY_NONE	include/drm/i915_drm.h	/^#define I915_SET_COLORKEY_NONE	/;"	d
I915_SET_COLORKEY_SOURCE	include/drm/i915_drm.h	/^#define I915_SET_COLORKEY_SOURCE	/;"	d
I915_TILING_LAST	include/drm/i915_drm.h	/^#define I915_TILING_LAST	/;"	d
I915_TILING_NONE	include/drm/i915_drm.h	/^#define I915_TILING_NONE	/;"	d
I915_TILING_X	include/drm/i915_drm.h	/^#define I915_TILING_X	/;"	d
I915_TILING_Y	include/drm/i915_drm.h	/^#define I915_TILING_Y	/;"	d
I915_USERPTR_READ_ONLY	include/drm/i915_drm.h	/^#define I915_USERPTR_READ_ONLY /;"	d
I915_USERPTR_UNSYNCHRONIZED	include/drm/i915_drm.h	/^#define I915_USERPTR_UNSYNCHRONIZED /;"	d
IB_SIZE	tests/amdgpu/cs_tests.c	/^#define IB_SIZE	/;"	d	file:
IB_SIZE	tests/amdgpu/uvd_enc_tests.c	/^#define IB_SIZE	/;"	d	file:
IB_SIZE	tests/amdgpu/vce_tests.c	/^#define IB_SIZE	/;"	d	file:
IB_SIZE	tests/amdgpu/vcn_tests.c	/^#define IB_SIZE	/;"	d	file:
IGT21A_MSVLD	nouveau/nvif/class.h	/^#define IGT21A_MSVLD /;"	d
IMG_HEIGHT_PX	tests/modeset-showimg/modeset-showimg.c	/^#define IMG_HEIGHT_PX /;"	d	file:
IMG_HEIGHT_PX_1	tests/modeset-showimg/modeset-showimg.c	/^#define IMG_HEIGHT_PX_1 /;"	d	file:
IMG_WIDTH_PX	tests/modeset-showimg/modeset-showimg.c	/^#define IMG_WIDTH_PX /;"	d	file:
IMG_WIDTH_PX_1	tests/modeset-showimg/modeset-showimg.c	/^#define IMG_WIDTH_PX_1 /;"	d	file:
INFO_MSG	etnaviv/etnaviv_priv.h	/^#define INFO_MSG(/;"	d
INFO_MSG	freedreno/freedreno_priv.h	/^#define INFO_MSG(/;"	d
INIT_SIZE	freedreno/msm/msm_ringbuffer.c	/^#define INIT_SIZE /;"	d	file:
INTC_PEND_REG	exynos/fimg2d_reg.h	/^#define INTC_PEND_REG	/;"	d
INTEL_AML_CFL_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_AML_CFL_GT2_IDS(/;"	d
INTEL_AML_KBL_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_AML_KBL_GT2_IDS(/;"	d
INTEL_BDW_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_BDW_GT1_IDS(/;"	d
INTEL_BDW_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_BDW_GT2_IDS(/;"	d
INTEL_BDW_GT3_IDS	intel/i915_pciids.h	/^#define INTEL_BDW_GT3_IDS(/;"	d
INTEL_BDW_IDS	intel/i915_pciids.h	/^#define INTEL_BDW_IDS(/;"	d
INTEL_BDW_RSVD_IDS	intel/i915_pciids.h	/^#define INTEL_BDW_RSVD_IDS(/;"	d
INTEL_BUFMGR_H	intel/intel_bufmgr.h	/^#define INTEL_BUFMGR_H$/;"	d
INTEL_BUFMGR_PRIV_H	intel/intel_bufmgr_priv.h	/^#define INTEL_BUFMGR_PRIV_H$/;"	d
INTEL_BXT_IDS	intel/i915_pciids.h	/^#define INTEL_BXT_IDS(/;"	d
INTEL_CFL_H_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_H_GT1_IDS(/;"	d
INTEL_CFL_H_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_H_GT2_IDS(/;"	d
INTEL_CFL_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_IDS(/;"	d
INTEL_CFL_S_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_S_GT1_IDS(/;"	d
INTEL_CFL_S_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_S_GT2_IDS(/;"	d
INTEL_CFL_U_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_U_GT2_IDS(/;"	d
INTEL_CFL_U_GT3_IDS	intel/i915_pciids.h	/^#define INTEL_CFL_U_GT3_IDS(/;"	d
INTEL_CHV_IDS	intel/i915_pciids.h	/^#define INTEL_CHV_IDS(/;"	d
INTEL_CML_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_CML_GT1_IDS(/;"	d
INTEL_CML_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_CML_GT2_IDS(/;"	d
INTEL_CNL_IDS	intel/i915_pciids.h	/^#define INTEL_CNL_IDS(/;"	d
INTEL_DEBUG_H	intel/intel_debug.h	/^#define INTEL_DEBUG_H$/;"	d
INTEL_EHL_IDS	intel/i915_pciids.h	/^#define INTEL_EHL_IDS(/;"	d
INTEL_G33_IDS	intel/i915_pciids.h	/^#define INTEL_G33_IDS(/;"	d
INTEL_G45_IDS	intel/i915_pciids.h	/^#define INTEL_G45_IDS(/;"	d
INTEL_GLK_IDS	intel/i915_pciids.h	/^#define INTEL_GLK_IDS(/;"	d
INTEL_GM45_IDS	intel/i915_pciids.h	/^#define INTEL_GM45_IDS(/;"	d
INTEL_HSW_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_HSW_GT1_IDS(/;"	d
INTEL_HSW_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_HSW_GT2_IDS(/;"	d
INTEL_HSW_GT3_IDS	intel/i915_pciids.h	/^#define INTEL_HSW_GT3_IDS(/;"	d
INTEL_HSW_IDS	intel/i915_pciids.h	/^#define INTEL_HSW_IDS(/;"	d
INTEL_I810_IDS	intel/i915_pciids.h	/^#define INTEL_I810_IDS(/;"	d
INTEL_I815_IDS	intel/i915_pciids.h	/^#define INTEL_I815_IDS(/;"	d
INTEL_I830_IDS	intel/i915_pciids.h	/^#define INTEL_I830_IDS(/;"	d
INTEL_I845G_IDS	intel/i915_pciids.h	/^#define INTEL_I845G_IDS(/;"	d
INTEL_I85X_IDS	intel/i915_pciids.h	/^#define INTEL_I85X_IDS(/;"	d
INTEL_I865G_IDS	intel/i915_pciids.h	/^#define INTEL_I865G_IDS(/;"	d
INTEL_I915GM_IDS	intel/i915_pciids.h	/^#define INTEL_I915GM_IDS(/;"	d
INTEL_I915G_IDS	intel/i915_pciids.h	/^#define INTEL_I915G_IDS(/;"	d
INTEL_I945GM_IDS	intel/i915_pciids.h	/^#define INTEL_I945GM_IDS(/;"	d
INTEL_I945G_IDS	intel/i915_pciids.h	/^#define INTEL_I945G_IDS(/;"	d
INTEL_I965GM_IDS	intel/i915_pciids.h	/^#define INTEL_I965GM_IDS(/;"	d
INTEL_I965G_IDS	intel/i915_pciids.h	/^#define INTEL_I965G_IDS(/;"	d
INTEL_ICL_11_IDS	intel/i915_pciids.h	/^#define INTEL_ICL_11_IDS(/;"	d
INTEL_IRONLAKE_D_IDS	intel/i915_pciids.h	/^#define INTEL_IRONLAKE_D_IDS(/;"	d
INTEL_IRONLAKE_M_IDS	intel/i915_pciids.h	/^#define INTEL_IRONLAKE_M_IDS(/;"	d
INTEL_IVB_D_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_D_GT1_IDS(/;"	d
INTEL_IVB_D_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_D_GT2_IDS(/;"	d
INTEL_IVB_D_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_D_IDS(/;"	d
INTEL_IVB_M_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_M_GT1_IDS(/;"	d
INTEL_IVB_M_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_M_GT2_IDS(/;"	d
INTEL_IVB_M_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_M_IDS(/;"	d
INTEL_IVB_Q_IDS	intel/i915_pciids.h	/^#define INTEL_IVB_Q_IDS(/;"	d
INTEL_KBL_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_KBL_GT1_IDS(/;"	d
INTEL_KBL_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_KBL_GT2_IDS(/;"	d
INTEL_KBL_GT3_IDS	intel/i915_pciids.h	/^#define INTEL_KBL_GT3_IDS(/;"	d
INTEL_KBL_GT4_IDS	intel/i915_pciids.h	/^#define INTEL_KBL_GT4_IDS(/;"	d
INTEL_KBL_IDS	intel/i915_pciids.h	/^#define INTEL_KBL_IDS(/;"	d
INTEL_PINEVIEW_IDS	intel/i915_pciids.h	/^#define INTEL_PINEVIEW_IDS(/;"	d
INTEL_QUANTA_VGA_DEVICE	intel/i915_pciids.h	/^#define INTEL_QUANTA_VGA_DEVICE(/;"	d
INTEL_SKL_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_SKL_GT1_IDS(/;"	d
INTEL_SKL_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_SKL_GT2_IDS(/;"	d
INTEL_SKL_GT3_IDS	intel/i915_pciids.h	/^#define INTEL_SKL_GT3_IDS(/;"	d
INTEL_SKL_GT4_IDS	intel/i915_pciids.h	/^#define INTEL_SKL_GT4_IDS(/;"	d
INTEL_SKL_IDS	intel/i915_pciids.h	/^#define INTEL_SKL_IDS(/;"	d
INTEL_SNB_D_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_SNB_D_GT1_IDS(/;"	d
INTEL_SNB_D_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_SNB_D_GT2_IDS(/;"	d
INTEL_SNB_D_IDS	intel/i915_pciids.h	/^#define INTEL_SNB_D_IDS(/;"	d
INTEL_SNB_M_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_SNB_M_GT1_IDS(/;"	d
INTEL_SNB_M_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_SNB_M_GT2_IDS(/;"	d
INTEL_SNB_M_IDS	intel/i915_pciids.h	/^#define INTEL_SNB_M_IDS(/;"	d
INTEL_VGA_DEVICE	intel/i915_pciids.h	/^#define INTEL_VGA_DEVICE(/;"	d
INTEL_VGA_DEVICE	intel/intel_chipset.c	/^#define INTEL_VGA_DEVICE(/;"	d	file:
INTEL_VLV_IDS	intel/i915_pciids.h	/^#define INTEL_VLV_IDS(/;"	d
INTEL_WHL_U_GT1_IDS	intel/i915_pciids.h	/^#define INTEL_WHL_U_GT1_IDS(/;"	d
INTEL_WHL_U_GT2_IDS	intel/i915_pciids.h	/^#define INTEL_WHL_U_GT2_IDS(/;"	d
INTEL_WHL_U_GT3_IDS	intel/i915_pciids.h	/^#define INTEL_WHL_U_GT3_IDS(/;"	d
INTEN_REG	exynos/fimg2d_reg.h	/^#define INTEN_REG	/;"	d
INTERNAL_H_	libkms/internal.h	/^#define INTERNAL_H_$/;"	d
IOCTL_KGSL_CFF_SYNCMEM	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CFF_SYNCMEM /;"	d
IOCTL_KGSL_CFF_USER_EVENT	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CFF_USER_EVENT /;"	d
IOCTL_KGSL_CMDSTREAM_FREEMEMONTIMESTAMP	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDSTREAM_FREEMEMONTIMESTAMP /;"	d
IOCTL_KGSL_CMDSTREAM_FREEMEMONTIMESTAMP_CTXTID	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDSTREAM_FREEMEMONTIMESTAMP_CTXTID /;"	d
IOCTL_KGSL_CMDSTREAM_FREEMEMONTIMESTAMP_OLD	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDSTREAM_FREEMEMONTIMESTAMP_OLD /;"	d
IOCTL_KGSL_CMDSTREAM_READTIMESTAMP	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDSTREAM_READTIMESTAMP /;"	d
IOCTL_KGSL_CMDSTREAM_READTIMESTAMP_CTXTID	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDSTREAM_READTIMESTAMP_CTXTID /;"	d
IOCTL_KGSL_CMDSTREAM_READTIMESTAMP_OLD	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDSTREAM_READTIMESTAMP_OLD /;"	d
IOCTL_KGSL_CMDWINDOW_WRITE	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_CMDWINDOW_WRITE /;"	d
IOCTL_KGSL_DEVICE_GETPROPERTY	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DEVICE_GETPROPERTY /;"	d
IOCTL_KGSL_DEVICE_WAITTIMESTAMP	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DEVICE_WAITTIMESTAMP /;"	d
IOCTL_KGSL_DEVICE_WAITTIMESTAMP_CTXTID	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DEVICE_WAITTIMESTAMP_CTXTID /;"	d
IOCTL_KGSL_DRAWCTXT_BIND_GMEM_SHADOW	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DRAWCTXT_BIND_GMEM_SHADOW /;"	d
IOCTL_KGSL_DRAWCTXT_CREATE	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DRAWCTXT_CREATE /;"	d
IOCTL_KGSL_DRAWCTXT_DESTROY	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DRAWCTXT_DESTROY /;"	d
IOCTL_KGSL_DRAWCTXT_SET_BIN_BASE_OFFSET	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_DRAWCTXT_SET_BIN_BASE_OFFSET /;"	d
IOCTL_KGSL_GPUMEM_ALLOC	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_GPUMEM_ALLOC /;"	d
IOCTL_KGSL_MAP_USER_MEM	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_MAP_USER_MEM /;"	d
IOCTL_KGSL_RINGBUFFER_ISSUEIBCMDS	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_RINGBUFFER_ISSUEIBCMDS /;"	d
IOCTL_KGSL_SETPROPERTY	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_SETPROPERTY /;"	d
IOCTL_KGSL_SHAREDMEM_FLUSH_CACHE	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_SHAREDMEM_FLUSH_CACHE /;"	d
IOCTL_KGSL_SHAREDMEM_FREE	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_SHAREDMEM_FREE /;"	d
IOCTL_KGSL_SHAREDMEM_FROM_PMEM	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_SHAREDMEM_FROM_PMEM /;"	d
IOCTL_KGSL_SHAREDMEM_FROM_VMALLOC	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_SHAREDMEM_FROM_VMALLOC /;"	d
IOCTL_KGSL_TIMESTAMP_EVENT	freedreno/kgsl/msm_kgsl.h	/^#define IOCTL_KGSL_TIMESTAMP_EVENT /;"	d
IS_915	intel/intel_chipset.h	/^#define IS_915(/;"	d
IS_945	intel/intel_chipset.h	/^#define IS_945(/;"	d
IS_945GM	intel/intel_chipset.h	/^#define IS_945GM(/;"	d
IS_9XX	intel/intel_chipset.h	/^#define IS_9XX(/;"	d
IS_AMD_FMT_MOD	include/drm/drm_fourcc.h	/^#define IS_AMD_FMT_MOD(/;"	d
IS_BROADWELL	intel/intel_chipset.h	/^#define IS_BROADWELL(/;"	d
IS_CHERRYVIEW	intel/intel_chipset.h	/^#define IS_CHERRYVIEW(/;"	d
IS_G33	intel/intel_chipset.h	/^#define IS_G33(/;"	d
IS_G45	intel/intel_chipset.h	/^#define IS_G45(/;"	d
IS_G4X	intel/intel_chipset.h	/^#define IS_G4X(/;"	d
IS_GEN10	intel/intel_chipset.h	/^#define IS_GEN10(/;"	d
IS_GEN11	intel/intel_chipset.h	/^#define IS_GEN11(/;"	d
IS_GEN2	intel/intel_chipset.h	/^#define IS_GEN2(/;"	d
IS_GEN3	intel/intel_chipset.h	/^#define IS_GEN3(/;"	d
IS_GEN4	intel/intel_chipset.h	/^#define IS_GEN4(/;"	d
IS_GEN5	intel/intel_chipset.h	/^#define IS_GEN5(/;"	d
IS_GEN6	intel/intel_chipset.h	/^#define IS_GEN6(/;"	d
IS_GEN7	intel/intel_chipset.h	/^#define IS_GEN7(/;"	d
IS_GEN8	intel/intel_chipset.h	/^#define IS_GEN8(/;"	d
IS_GEN9	intel/intel_chipset.h	/^#define IS_GEN9(/;"	d
IS_GM45	intel/intel_chipset.h	/^#define IS_GM45(/;"	d
IS_HASWELL	intel/intel_chipset.h	/^#define IS_HASWELL(/;"	d
IS_HSW_GT1	intel/intel_chipset.h	/^#define IS_HSW_GT1(/;"	d
IS_HSW_GT2	intel/intel_chipset.h	/^#define IS_HSW_GT2(/;"	d
IS_HSW_GT3	intel/intel_chipset.h	/^#define IS_HSW_GT3(/;"	d
IS_IGD	intel/intel_chipset.h	/^#define IS_IGD(/;"	d
IS_IGDG	intel/intel_chipset.h	/^#define IS_IGDG(/;"	d
IS_IGDGM	intel/intel_chipset.h	/^#define IS_IGDGM(/;"	d
IS_ILD	intel/intel_chipset.h	/^#define IS_ILD(/;"	d
IS_ILM	intel/intel_chipset.h	/^#define IS_ILM(/;"	d
IS_IVYBRIDGE	intel/intel_chipset.h	/^#define IS_IVYBRIDGE(/;"	d
IS_MOBILE	intel/intel_chipset.h	/^#define IS_MOBILE(/;"	d
IS_VALLEYVIEW	intel/intel_chipset.h	/^#define IS_VALLEYVIEW(/;"	d
Join2Blocks	intel/mm.c	/^static int Join2Blocks(struct mem_block *p)$/;"	f	typeref:typename:int	file:
KEPLER_A	nouveau/nvif/class.h	/^#define KEPLER_A /;"	d
KEPLER_B	nouveau/nvif/class.h	/^#define KEPLER_B /;"	d
KEPLER_C	nouveau/nvif/class.h	/^#define KEPLER_C /;"	d
KEPLER_CHANNEL_GPFIFO_A	nouveau/nvif/class.h	/^#define KEPLER_CHANNEL_GPFIFO_A /;"	d
KEPLER_COMPUTE_A	nouveau/nvif/class.h	/^#define KEPLER_COMPUTE_A /;"	d
KEPLER_COMPUTE_B	nouveau/nvif/class.h	/^#define KEPLER_COMPUTE_B /;"	d
KEPLER_DMA_COPY_A	nouveau/nvif/class.h	/^#define KEPLER_DMA_COPY_A /;"	d
KEPLER_INLINE_TO_MEMORY_A	nouveau/nvif/class.h	/^#define KEPLER_INLINE_TO_MEMORY_A /;"	d
KEPLER_INLINE_TO_MEMORY_B	nouveau/nvif/class.h	/^#define KEPLER_INLINE_TO_MEMORY_B /;"	d
KGSL_2D0_IRQ	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_2D0_IRQ	/;"	d
KGSL_2D0_REG_MEMORY	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_2D0_REG_MEMORY	/;"	d
KGSL_2D1_IRQ	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_2D1_IRQ	/;"	d
KGSL_2D1_REG_MEMORY	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_2D1_REG_MEMORY	/;"	d
KGSL_3D0_IRQ	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_3D0_IRQ	/;"	d
KGSL_3D0_REG_MEMORY	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_3D0_REG_MEMORY	/;"	d
KGSL_CLK_AXI	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CLK_AXI	/;"	d
KGSL_CLK_CORE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CLK_CORE	/;"	d
KGSL_CLK_IFACE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CLK_IFACE	/;"	d
KGSL_CLK_MEM	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CLK_MEM	/;"	d
KGSL_CLK_MEM_IFACE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CLK_MEM_IFACE /;"	d
KGSL_CLK_SRC	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CLK_SRC	/;"	d
KGSL_CMDWINDOW_2D	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CMDWINDOW_2D      = 0x00000000,$/;"	e	enum:kgsl_cmdwindow_type
KGSL_CMDWINDOW_3D	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CMDWINDOW_3D      = 0x00000001, \/* legacy *\/$/;"	e	enum:kgsl_cmdwindow_type
KGSL_CMDWINDOW_ARBITER	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CMDWINDOW_ARBITER = 0x000000FF,$/;"	e	enum:kgsl_cmdwindow_type
KGSL_CMDWINDOW_MAX	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CMDWINDOW_MAX     = 0x000000FF,$/;"	e	enum:kgsl_cmdwindow_type
KGSL_CMDWINDOW_MIN	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CMDWINDOW_MIN     = 0x00000000,$/;"	e	enum:kgsl_cmdwindow_type
KGSL_CMDWINDOW_MMU	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CMDWINDOW_MMU     = 0x00000002,$/;"	e	enum:kgsl_cmdwindow_type
KGSL_CONTEXT_CTX_SWITCH	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_CTX_SWITCH	/;"	d
KGSL_CONTEXT_INVALID	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_INVALID /;"	d
KGSL_CONTEXT_NO_GMEM_ALLOC	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_NO_GMEM_ALLOC	/;"	d
KGSL_CONTEXT_PER_CONTEXT_TS	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_PER_CONTEXT_TS	/;"	d
KGSL_CONTEXT_PREAMBLE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_PREAMBLE	/;"	d
KGSL_CONTEXT_SAVE_GMEM	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_SAVE_GMEM	/;"	d
KGSL_CONTEXT_SUBMIT_IB_LIST	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_SUBMIT_IB_LIST	/;"	d
KGSL_CONTEXT_TRASH_STATE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONTEXT_TRASH_STATE	/;"	d
KGSL_CONVERT_TO_MBPS	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_CONVERT_TO_MBPS(/;"	d
KGSL_CTX_STAT_GUILTY_CONTEXT_RESET_EXT	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CTX_STAT_GUILTY_CONTEXT_RESET_EXT		= 0x00000001,$/;"	e	enum:kgsl_ctx_reset_stat
KGSL_CTX_STAT_INNOCENT_CONTEXT_RESET_EXT	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CTX_STAT_INNOCENT_CONTEXT_RESET_EXT	= 0x00000002,$/;"	e	enum:kgsl_ctx_reset_stat
KGSL_CTX_STAT_NO_ERROR	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CTX_STAT_NO_ERROR				= 0x00000000,$/;"	e	enum:kgsl_ctx_reset_stat
KGSL_CTX_STAT_UNKNOWN_CONTEXT_RESET_EXT	freedreno/kgsl/msm_kgsl.h	/^	KGSL_CTX_STAT_UNKNOWN_CONTEXT_RESET_EXT		= 0x00000003$/;"	e	enum:kgsl_ctx_reset_stat
KGSL_DEVICE_2D0	freedreno/kgsl/msm_kgsl.h	/^	KGSL_DEVICE_2D0		= 0x00000001,$/;"	e	enum:kgsl_deviceid
KGSL_DEVICE_2D1	freedreno/kgsl/msm_kgsl.h	/^	KGSL_DEVICE_2D1		= 0x00000002,$/;"	e	enum:kgsl_deviceid
KGSL_DEVICE_3D0	freedreno/kgsl/msm_kgsl.h	/^	KGSL_DEVICE_3D0		= 0x00000000,$/;"	e	enum:kgsl_deviceid
KGSL_DEVICE_MAX	freedreno/kgsl/msm_kgsl.h	/^	KGSL_DEVICE_MAX		= 0x00000003$/;"	e	enum:kgsl_deviceid
KGSL_FLAGS_ACTIVE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_ACTIVE /;"	d
KGSL_FLAGS_INITIALIZED	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_INITIALIZED /;"	d
KGSL_FLAGS_INITIALIZED0	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_INITIALIZED0 /;"	d
KGSL_FLAGS_NORMALMODE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_NORMALMODE /;"	d
KGSL_FLAGS_PER_CONTEXT_TIMESTAMPS	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_PER_CONTEXT_TIMESTAMPS /;"	d
KGSL_FLAGS_RESERVED0	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_RESERVED0 /;"	d
KGSL_FLAGS_RESERVED1	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_RESERVED1 /;"	d
KGSL_FLAGS_RESERVED2	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_RESERVED2 /;"	d
KGSL_FLAGS_SAFEMODE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_SAFEMODE /;"	d
KGSL_FLAGS_SOFT_RESET	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_SOFT_RESET /;"	d
KGSL_FLAGS_STARTED	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_FLAGS_STARTED /;"	d
KGSL_IOC_TYPE	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_IOC_TYPE /;"	d
KGSL_IOMMU_CONTEXT_PRIV	freedreno/kgsl/msm_kgsl.h	/^	KGSL_IOMMU_CONTEXT_PRIV = 1,$/;"	e	enum:kgsl_iommu_context_id
KGSL_IOMMU_CONTEXT_USER	freedreno/kgsl/msm_kgsl.h	/^	KGSL_IOMMU_CONTEXT_USER = 0,$/;"	e	enum:kgsl_iommu_context_id
KGSL_MAX_PWRLEVELS	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_MAX_PWRLEVELS /;"	d
KGSL_MEMFLAGS_GPUREADONLY	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_MEMFLAGS_GPUREADONLY	/;"	d
KGSL_MEMSTORE_OFFSET	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_MEMSTORE_OFFSET(/;"	d
KGSL_PRIV_H_	freedreno/kgsl/kgsl_priv.h	/^#define KGSL_PRIV_H_$/;"	d
KGSL_PROP_DEVICE_INFO	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_DEVICE_INFO     = 0x00000001,$/;"	e	enum:kgsl_property_type
KGSL_PROP_DEVICE_POWER	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_DEVICE_POWER    = 0x00000003,$/;"	e	enum:kgsl_property_type
KGSL_PROP_DEVICE_SHADOW	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_DEVICE_SHADOW   = 0x00000002,$/;"	e	enum:kgsl_property_type
KGSL_PROP_GPU_RESET_STAT	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_GPU_RESET_STAT  = 0x00000009,$/;"	e	enum:kgsl_property_type
KGSL_PROP_INTERRUPT_WAITS	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_INTERRUPT_WAITS = 0x00000007,$/;"	e	enum:kgsl_property_type
KGSL_PROP_MMU_ENABLE	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_MMU_ENABLE 	  = 0x00000006,$/;"	e	enum:kgsl_property_type
KGSL_PROP_PWRCTRL	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_PWRCTRL         = 0x0000000E,$/;"	e	enum:kgsl_property_type
KGSL_PROP_SHMEM	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_SHMEM           = 0x00000004,$/;"	e	enum:kgsl_property_type
KGSL_PROP_SHMEM_APERTURES	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_SHMEM_APERTURES = 0x00000005,$/;"	e	enum:kgsl_property_type
KGSL_PROP_VERSION	freedreno/kgsl/msm_kgsl.h	/^	KGSL_PROP_VERSION         = 0x00000008,$/;"	e	enum:kgsl_property_type
KGSL_TIMESTAMP_CONSUMED	freedreno/kgsl/msm_kgsl.h	/^	KGSL_TIMESTAMP_CONSUMED = 0x00000001, \/* start-of-pipeline timestamp *\/$/;"	e	enum:kgsl_timestamp_type
KGSL_TIMESTAMP_EVENT_GENLOCK	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_TIMESTAMP_EVENT_GENLOCK /;"	d
KGSL_TIMESTAMP_QUEUED	freedreno/kgsl/msm_kgsl.h	/^	KGSL_TIMESTAMP_QUEUED   = 0x00000003,$/;"	e	enum:kgsl_timestamp_type
KGSL_TIMESTAMP_RETIRED	freedreno/kgsl/msm_kgsl.h	/^	KGSL_TIMESTAMP_RETIRED  = 0x00000002, \/* end-of-pipeline timestamp*\/$/;"	e	enum:kgsl_timestamp_type
KGSL_USER_MEM_TYPE_ADDR	freedreno/kgsl/msm_kgsl.h	/^	KGSL_USER_MEM_TYPE_ADDR		= 0x00000002,$/;"	e	enum:kgsl_user_mem_type
KGSL_USER_MEM_TYPE_ASHMEM	freedreno/kgsl/msm_kgsl.h	/^	KGSL_USER_MEM_TYPE_ASHMEM	= 0x00000001,$/;"	e	enum:kgsl_user_mem_type
KGSL_USER_MEM_TYPE_ION	freedreno/kgsl/msm_kgsl.h	/^	KGSL_USER_MEM_TYPE_ION		= 0x00000003,$/;"	e	enum:kgsl_user_mem_type
KGSL_USER_MEM_TYPE_MAX	freedreno/kgsl/msm_kgsl.h	/^	KGSL_USER_MEM_TYPE_MAX		= 0x00000004,$/;"	e	enum:kgsl_user_mem_type
KGSL_USER_MEM_TYPE_PMEM	freedreno/kgsl/msm_kgsl.h	/^	KGSL_USER_MEM_TYPE_PMEM		= 0x00000000,$/;"	e	enum:kgsl_user_mem_type
KGSL_VERSION_MAJOR	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_VERSION_MAJOR /;"	d
KGSL_VERSION_MINOR	freedreno/kgsl/msm_kgsl.h	/^#define KGSL_VERSION_MINOR /;"	d
KMS_BO_TYPE	libkms/libkms.h	/^	KMS_BO_TYPE,$/;"	e	enum:kms_attrib
KMS_BO_TYPE	libkms/libkms.h	/^#define KMS_BO_TYPE /;"	d
KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8	libkms/libkms.h	/^	KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8 =  (1 << 1),$/;"	e	enum:kms_bo_type
KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8	libkms/libkms.h	/^#define KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8 /;"	d
KMS_BO_TYPE_SCANOUT_X8R8G8B8	libkms/libkms.h	/^	KMS_BO_TYPE_SCANOUT_X8R8G8B8 = (1 << 0),$/;"	e	enum:kms_bo_type
KMS_BO_TYPE_SCANOUT_X8R8G8B8	libkms/libkms.h	/^#define KMS_BO_TYPE_SCANOUT_X8R8G8B8 /;"	d
KMS_HANDLE	libkms/libkms.h	/^	KMS_HANDLE,$/;"	e	enum:kms_attrib
KMS_HANDLE	libkms/libkms.h	/^#define KMS_HANDLE /;"	d
KMS_HEIGHT	libkms/libkms.h	/^	KMS_HEIGHT,$/;"	e	enum:kms_attrib
KMS_HEIGHT	libkms/libkms.h	/^#define KMS_HEIGHT /;"	d
KMS_PITCH	libkms/libkms.h	/^	KMS_PITCH,$/;"	e	enum:kms_attrib
KMS_PITCH	libkms/libkms.h	/^#define KMS_PITCH /;"	d
KMS_TERMINATE_PROP_LIST	libkms/libkms.h	/^	KMS_TERMINATE_PROP_LIST,$/;"	e	enum:kms_attrib
KMS_TERMINATE_PROP_LIST	libkms/libkms.h	/^#define KMS_TERMINATE_PROP_LIST /;"	d
KMS_WIDTH	libkms/libkms.h	/^	KMS_WIDTH,$/;"	e	enum:kms_attrib
KMS_WIDTH	libkms/libkms.h	/^#define KMS_WIDTH /;"	d
LARGE_OFF_T	libdrm_macros.h	/^#define LARGE_OFF_T /;"	d
LIBDRM_ATOMICS_H	xf86atomic.h	/^#define LIBDRM_ATOMICS_H$/;"	d
LIBDRM_ATOMIC_TYPE	xf86atomic.h	/^#define LIBDRM_ATOMIC_TYPE /;"	d
LIBDRM_LIBDRM_H	libdrm_macros.h	/^#define LIBDRM_LIBDRM_H$/;"	d
LIBKMS_TEST_H	tests/kms/libkms-test.h	/^#define LIBKMS_TEST_H$/;"	d
LIST_ADD	util_double_list.h	/^#define LIST_ADD(/;"	d
LIST_ADDTAIL	util_double_list.h	/^#define LIST_ADDTAIL(/;"	d
LIST_DEL	util_double_list.h	/^#define LIST_DEL(/;"	d
LIST_DELINIT	util_double_list.h	/^#define LIST_DELINIT(/;"	d
LIST_ENTRY	util_double_list.h	/^#define LIST_ENTRY(/;"	d
LIST_FIRST_ENTRY	util_double_list.h	/^#define LIST_FIRST_ENTRY(/;"	d
LIST_FOR_EACH_ENTRY	util_double_list.h	/^#define LIST_FOR_EACH_ENTRY(/;"	d
LIST_FOR_EACH_ENTRY_FROM	util_double_list.h	/^#define LIST_FOR_EACH_ENTRY_FROM(/;"	d
LIST_FOR_EACH_ENTRY_FROM_REV	util_double_list.h	/^#define LIST_FOR_EACH_ENTRY_FROM_REV(/;"	d
LIST_FOR_EACH_ENTRY_SAFE	util_double_list.h	/^#define LIST_FOR_EACH_ENTRY_SAFE(/;"	d
LIST_FOR_EACH_ENTRY_SAFE_REV	util_double_list.h	/^#define LIST_FOR_EACH_ENTRY_SAFE_REV(/;"	d
LIST_INITHEAD	util_double_list.h	/^#define LIST_INITHEAD(/;"	d
LIST_IS_EMPTY	util_double_list.h	/^#define LIST_IS_EMPTY(/;"	d
LIST_LAST_ENTRY	util_double_list.h	/^#define LIST_LAST_ENTRY(/;"	d
LIST_REPLACE	util_double_list.h	/^#define LIST_REPLACE(/;"	d
LOCAL_MODULE	tests/modetest/Android.mk	/^LOCAL_MODULE := modetest$/;"	m
LOCAL_PATH	tests/modetest/Android.mk	/^LOCAL_PATH := $(call my-dir)$/;"	m
LOCAL_SHARED_LIBRARIES	tests/modetest/Android.mk	/^LOCAL_SHARED_LIBRARIES := libdrm$/;"	m
LOCAL_SRC_FILES	tests/modetest/Android.mk	/^LOCAL_SRC_FILES := $(MODETEST_FILES)$/;"	m
LOCAL_STATIC_LIBRARIES	tests/modetest/Android.mk	/^LOCAL_STATIC_LIBRARIES := libdrm_util$/;"	m
MACH64_AGP_HEAP	include/drm/mach64_drm.h	/^#define MACH64_AGP_HEAP	/;"	d
MACH64_BACK	include/drm/mach64_drm.h	/^#define MACH64_BACK	/;"	d
MACH64_BUFFER_SIZE	include/drm/mach64_drm.h	/^#define MACH64_BUFFER_SIZE	/;"	d
MACH64_CARD_HEAP	include/drm/mach64_drm.h	/^#define MACH64_CARD_HEAP	/;"	d
MACH64_DEPTH	include/drm/mach64_drm.h	/^#define MACH64_DEPTH	/;"	d
MACH64_FRONT	include/drm/mach64_drm.h	/^#define MACH64_FRONT	/;"	d
MACH64_HOSTDATA_BLIT_OFFSET	include/drm/mach64_drm.h	/^#define MACH64_HOSTDATA_BLIT_OFFSET	/;"	d
MACH64_LOG_TEX_GRANULARITY	include/drm/mach64_drm.h	/^#define MACH64_LOG_TEX_GRANULARITY	/;"	d
MACH64_MAX_QUEUED_FRAMES	include/drm/mach64_drm.h	/^#define MACH64_MAX_QUEUED_FRAMES /;"	d
MACH64_MODE_DMA_ASYNC	include/drm/mach64_drm.h	/^	MACH64_MODE_DMA_ASYNC,$/;"	e	enum:_drm_mach64_dma_mode_t
MACH64_MODE_DMA_SYNC	include/drm/mach64_drm.h	/^	MACH64_MODE_DMA_SYNC,$/;"	e	enum:_drm_mach64_dma_mode_t
MACH64_MODE_MMIO	include/drm/mach64_drm.h	/^	MACH64_MODE_MMIO$/;"	e	enum:_drm_mach64_dma_mode_t
MACH64_NR_CONTEXT_REGS	include/drm/mach64_drm.h	/^#define MACH64_NR_CONTEXT_REGS	/;"	d
MACH64_NR_SAREA_CLIPRECTS	include/drm/mach64_drm.h	/^#define MACH64_NR_SAREA_CLIPRECTS	/;"	d
MACH64_NR_TEXTURE_REGS	include/drm/mach64_drm.h	/^#define MACH64_NR_TEXTURE_REGS	/;"	d
MACH64_NR_TEX_HEAPS	include/drm/mach64_drm.h	/^#define MACH64_NR_TEX_HEAPS	/;"	d
MACH64_NR_TEX_REGIONS	include/drm/mach64_drm.h	/^#define MACH64_NR_TEX_REGIONS	/;"	d
MACH64_PARAM_FRAMES_QUEUED	include/drm/mach64_drm.h	/^		MACH64_PARAM_FRAMES_QUEUED = 0x01,$/;"	e	enum:drm_mach64_getparam::__anonf986fb050303
MACH64_PARAM_IRQ_NR	include/drm/mach64_drm.h	/^		MACH64_PARAM_IRQ_NR = 0x02$/;"	e	enum:drm_mach64_getparam::__anonf986fb050303
MACH64_PRIM_LINES	include/drm/mach64_drm.h	/^#define MACH64_PRIM_LINES	/;"	d
MACH64_PRIM_LINE_LOOP	include/drm/mach64_drm.h	/^#define MACH64_PRIM_LINE_LOOP	/;"	d
MACH64_PRIM_LINE_STRIP	include/drm/mach64_drm.h	/^#define MACH64_PRIM_LINE_STRIP	/;"	d
MACH64_PRIM_POINTS	include/drm/mach64_drm.h	/^#define MACH64_PRIM_POINTS	/;"	d
MACH64_PRIM_POLYGON	include/drm/mach64_drm.h	/^#define MACH64_PRIM_POLYGON	/;"	d
MACH64_PRIM_QUADS	include/drm/mach64_drm.h	/^#define MACH64_PRIM_QUADS	/;"	d
MACH64_PRIM_QUAD_STRIP	include/drm/mach64_drm.h	/^#define MACH64_PRIM_QUAD_STRIP	/;"	d
MACH64_PRIM_TRIANGLES	include/drm/mach64_drm.h	/^#define MACH64_PRIM_TRIANGLES	/;"	d
MACH64_PRIM_TRIANGLE_FAN	include/drm/mach64_drm.h	/^#define MACH64_PRIM_TRIANGLE_FAN	/;"	d
MACH64_PRIM_TRIANGLE_STRIP	include/drm/mach64_drm.h	/^#define MACH64_PRIM_TRIANGLE_STRIP	/;"	d
MACH64_TEX_MAXLEVELS	include/drm/mach64_drm.h	/^#define MACH64_TEX_MAXLEVELS	/;"	d
MACH64_UPLOAD_ALL	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_ALL	/;"	d
MACH64_UPLOAD_CLIPRECTS	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_CLIPRECTS	/;"	d
MACH64_UPLOAD_CONTEXT	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_CONTEXT	/;"	d
MACH64_UPLOAD_DP_FOG_CLR	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_DP_FOG_CLR	/;"	d
MACH64_UPLOAD_DP_PIX_WIDTH	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_DP_PIX_WIDTH	/;"	d
MACH64_UPLOAD_DP_WRITE_MASK	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_DP_WRITE_MASK	/;"	d
MACH64_UPLOAD_DST_OFF_PITCH	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_DST_OFF_PITCH	/;"	d
MACH64_UPLOAD_MISC	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_MISC	/;"	d
MACH64_UPLOAD_SCALE_3D_CNTL	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_SCALE_3D_CNTL	/;"	d
MACH64_UPLOAD_SETUP_CNTL	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_SETUP_CNTL	/;"	d
MACH64_UPLOAD_TEX0IMAGE	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_TEX0IMAGE	/;"	d
MACH64_UPLOAD_TEX1IMAGE	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_TEX1IMAGE	/;"	d
MACH64_UPLOAD_TEXTURE	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_TEXTURE	/;"	d
MACH64_UPLOAD_Z_ALPHA_CNTL	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_Z_ALPHA_CNTL	/;"	d
MACH64_UPLOAD_Z_OFF_PITCH	include/drm/mach64_drm.h	/^#define MACH64_UPLOAD_Z_OFF_PITCH	/;"	d
MAJOR_IN_SYSMACROS	build/config.h	/^#define MAJOR_IN_SYSMACROS /;"	d
MAKE_RGB24	tests/util/pattern.c	/^#define MAKE_RGB24(/;"	d	file:
MAKE_RGBA	tests/util/pattern.c	/^#define MAKE_RGBA(/;"	d	file:
MAKE_RGBA10	tests/util/pattern.c	/^#define MAKE_RGBA10(/;"	d	file:
MAKE_RGBA10FP16	tests/util/pattern.c	/^#define MAKE_RGBA10FP16(/;"	d	file:
MAKE_RGBA8FP16	tests/util/pattern.c	/^#define MAKE_RGBA8FP16(/;"	d	file:
MAKE_RGB_INFO	tests/util/format.c	/^#define MAKE_RGB_INFO(/;"	d	file:
MAKE_YUV_601	tests/util/pattern.c	/^#define MAKE_YUV_601(/;"	d	file:
MAKE_YUV_601_U	tests/util/pattern.c	/^#define MAKE_YUV_601_U(/;"	d	file:
MAKE_YUV_601_V	tests/util/pattern.c	/^#define MAKE_YUV_601_V(/;"	d	file:
MAKE_YUV_601_Y	tests/util/pattern.c	/^#define MAKE_YUV_601_Y(/;"	d	file:
MAKE_YUV_INFO	tests/util/format.c	/^#define MAKE_YUV_INFO(/;"	d	file:
MAP_FAILED	xf86drm.c	/^#define MAP_FAILED /;"	d	file:
MASK_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define MASK_BASE_ADDR_REG	/;"	d
MASK_LEFT_TOP_REG	exynos/fimg2d_reg.h	/^#define MASK_LEFT_TOP_REG	/;"	d
MASK_MODE_REG	exynos/fimg2d_reg.h	/^#define MASK_MODE_REG	/;"	d
MASK_PAD_VALUE_REG	exynos/fimg2d_reg.h	/^#define MASK_PAD_VALUE_REG	/;"	d
MASK_REPEAT_MODE_REG	exynos/fimg2d_reg.h	/^#define MASK_REPEAT_MODE_REG	/;"	d
MASK_RIGHT_BOTTOM_REG	exynos/fimg2d_reg.h	/^#define MASK_RIGHT_BOTTOM_REG	/;"	d
MASK_SCALE_CTRL_REG	exynos/fimg2d_reg.h	/^#define MASK_SCALE_CTRL_REG	/;"	d
MASK_STRIDE_REG	exynos/fimg2d_reg.h	/^#define MASK_STRIDE_REG	/;"	d
MASK_XSCALE_REG	exynos/fimg2d_reg.h	/^#define MASK_XSCALE_REG	/;"	d
MASK_YSCALE_REG	exynos/fimg2d_reg.h	/^#define MASK_YSCALE_REG	/;"	d
MAX2	intel/intel_bufmgr_gem.c	/^#define MAX2(/;"	d	file:
MAX2	radeon/radeon_surface.c	/^#define MAX2(/;"	d	file:
MAX2	util_math.h	/^#define MAX2(/;"	d
MAX3	util_math.h	/^#define MAX3(/;"	d
MAXFENCE	intel/intel_bufmgr_fake.c	/^#define MAXFENCE /;"	d	file:
MAXWELL_A	nouveau/nvif/class.h	/^#define MAXWELL_A /;"	d
MAXWELL_B	nouveau/nvif/class.h	/^#define MAXWELL_B /;"	d
MAXWELL_CHANNEL_GPFIFO_A	nouveau/nvif/class.h	/^#define MAXWELL_CHANNEL_GPFIFO_A /;"	d
MAXWELL_COMPUTE_A	nouveau/nvif/class.h	/^#define MAXWELL_COMPUTE_A /;"	d
MAXWELL_COMPUTE_B	nouveau/nvif/class.h	/^#define MAXWELL_COMPUTE_B /;"	d
MAXWELL_DMA_COPY_A	nouveau/nvif/class.h	/^#define MAXWELL_DMA_COPY_A /;"	d
MAX_CARDS_SUPPORTED	tests/amdgpu/amdgpu_test.h	/^#define MAX_CARDS_SUPPORTED /;"	d
MAX_CURSORS	tests/modetest/cursor.c	/^#define MAX_CURSORS /;"	d	file:
MAX_DRM_NODES	xf86drm.c	/^#define MAX_DRM_NODES /;"	d	file:
MAX_RELOCS	intel/intel_bufmgr_fake.c	/^#define MAX_RELOCS /;"	d	file:
MAX_RESOURCES	tests/amdgpu/cs_tests.c	/^#define MAX_RESOURCES	/;"	d	file:
MAX_RESOURCES	tests/amdgpu/uvd_enc_tests.c	/^#define MAX_RESOURCES	/;"	d	file:
MAX_RESOURCES	tests/amdgpu/vce_tests.c	/^#define MAX_RESOURCES	/;"	d	file:
MAX_RESOURCES	tests/amdgpu/vcn_tests.c	/^#define MAX_RESOURCES	/;"	d	file:
MAX_SPACE_BOS	radeon/radeon_cs.h	/^#define MAX_SPACE_BOS /;"	d
MGA_A	include/drm/mga_drm.h	/^#define MGA_A	/;"	d
MGA_AGP_HEAP	include/drm/mga_drm.h	/^#define MGA_AGP_HEAP	/;"	d
MGA_BACK	include/drm/mga_drm.h	/^#define MGA_BACK	/;"	d
MGA_BUFFER_SIZE	include/drm/mga_drm.h	/^#define MGA_BUFFER_SIZE	/;"	d
MGA_CARD_HEAP	include/drm/mga_drm.h	/^#define MGA_CARD_HEAP	/;"	d
MGA_CARD_TYPE_G200	include/drm/mga_drm.h	/^#define MGA_CARD_TYPE_G200	/;"	d
MGA_CARD_TYPE_G400	include/drm/mga_drm.h	/^#define MGA_CARD_TYPE_G400	/;"	d
MGA_CARD_TYPE_G450	include/drm/mga_drm.h	/^#define MGA_CARD_TYPE_G450	/;"	d
MGA_CARD_TYPE_G550	include/drm/mga_drm.h	/^#define MGA_CARD_TYPE_G550	/;"	d
MGA_CLEANUP_DMA	include/drm/mga_drm.h	/^		MGA_CLEANUP_DMA = 0x02$/;"	e	enum:drm_mga_init::__anon65e025970503
MGA_DEPTH	include/drm/mga_drm.h	/^#define MGA_DEPTH	/;"	d
MGA_F	include/drm/mga_drm.h	/^#define MGA_F	/;"	d
MGA_FRONT	include/drm/mga_drm.h	/^#define MGA_FRONT	/;"	d
MGA_INIT_DMA	include/drm/mga_drm.h	/^		MGA_INIT_DMA = 0x01,$/;"	e	enum:drm_mga_init::__anon65e025970503
MGA_LOG_MIN_TEX_REGION_SIZE	include/drm/mga_drm.h	/^#define MGA_LOG_MIN_TEX_REGION_SIZE	/;"	d
MGA_MAX_G200_PIPES	include/drm/mga_drm.h	/^#define MGA_MAX_G200_PIPES	/;"	d
MGA_MAX_G400_PIPES	include/drm/mga_drm.h	/^#define MGA_MAX_G400_PIPES	/;"	d
MGA_MAX_WARP_PIPES	include/drm/mga_drm.h	/^#define MGA_MAX_WARP_PIPES	/;"	d
MGA_NR_SAREA_CLIPRECTS	include/drm/mga_drm.h	/^#define MGA_NR_SAREA_CLIPRECTS	/;"	d
MGA_NR_TEX_HEAPS	include/drm/mga_drm.h	/^#define MGA_NR_TEX_HEAPS	/;"	d
MGA_NR_TEX_REGIONS	include/drm/mga_drm.h	/^#define MGA_NR_TEX_REGIONS	/;"	d
MGA_NUM_BUFFERS	include/drm/mga_drm.h	/^#define MGA_NUM_BUFFERS	/;"	d
MGA_PARAM_CARD_TYPE	include/drm/mga_drm.h	/^#define MGA_PARAM_CARD_TYPE /;"	d
MGA_PARAM_IRQ_NR	include/drm/mga_drm.h	/^#define MGA_PARAM_IRQ_NR /;"	d
MGA_S	include/drm/mga_drm.h	/^#define MGA_S	/;"	d
MGA_T2	include/drm/mga_drm.h	/^#define MGA_T2	/;"	d
MGA_UPLOAD_2D	include/drm/mga_drm.h	/^#define MGA_UPLOAD_2D	/;"	d
MGA_UPLOAD_CLIPRECTS	include/drm/mga_drm.h	/^#define MGA_UPLOAD_CLIPRECTS	/;"	d
MGA_UPLOAD_CONTEXT	include/drm/mga_drm.h	/^#define MGA_UPLOAD_CONTEXT	/;"	d
MGA_UPLOAD_PIPE	include/drm/mga_drm.h	/^#define MGA_UPLOAD_PIPE	/;"	d
MGA_UPLOAD_TEX0	include/drm/mga_drm.h	/^#define MGA_UPLOAD_TEX0	/;"	d
MGA_UPLOAD_TEX0IMAGE	include/drm/mga_drm.h	/^#define MGA_UPLOAD_TEX0IMAGE	/;"	d
MGA_UPLOAD_TEX1	include/drm/mga_drm.h	/^#define MGA_UPLOAD_TEX1	/;"	d
MGA_UPLOAD_TEX1IMAGE	include/drm/mga_drm.h	/^#define MGA_UPLOAD_TEX1IMAGE	/;"	d
MGA_WAIT_AGE	include/drm/mga_drm.h	/^#define MGA_WAIT_AGE	/;"	d
MGA_WARP_T2GZ	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZ	/;"	d
MGA_WARP_T2GZA	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZA	/;"	d
MGA_WARP_T2GZAF	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZAF	/;"	d
MGA_WARP_T2GZF	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZF	/;"	d
MGA_WARP_T2GZS	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZS	/;"	d
MGA_WARP_T2GZSA	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZSA	/;"	d
MGA_WARP_T2GZSAF	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZSAF	/;"	d
MGA_WARP_T2GZSF	include/drm/mga_drm.h	/^#define MGA_WARP_T2GZSF	/;"	d
MGA_WARP_TGZ	include/drm/mga_drm.h	/^#define MGA_WARP_TGZ	/;"	d
MGA_WARP_TGZA	include/drm/mga_drm.h	/^#define MGA_WARP_TGZA	/;"	d
MGA_WARP_TGZAF	include/drm/mga_drm.h	/^#define MGA_WARP_TGZAF	/;"	d
MGA_WARP_TGZF	include/drm/mga_drm.h	/^#define MGA_WARP_TGZF	/;"	d
MGA_WARP_TGZS	include/drm/mga_drm.h	/^#define MGA_WARP_TGZS	/;"	d
MGA_WARP_TGZSA	include/drm/mga_drm.h	/^#define MGA_WARP_TGZSA	/;"	d
MGA_WARP_TGZSAF	include/drm/mga_drm.h	/^#define MGA_WARP_TGZSAF	/;"	d
MGA_WARP_TGZSF	include/drm/mga_drm.h	/^#define MGA_WARP_TGZSF	/;"	d
MGA_WARP_UCODE_SIZE	include/drm/mga_drm.h	/^#define MGA_WARP_UCODE_SIZE	/;"	d
MIN	exynos/exynos_fimg2d.c	/^#define MIN(/;"	d	file:
MIN2	radeon/radeon_surface.c	/^#define MIN2(/;"	d	file:
MIN2	util_math.h	/^#define MIN2(/;"	d
MM_H	intel/mm.h	/^#define MM_H$/;"	d
MSG_PREFIX	exynos/exynos_fimg2d.c	/^#define MSG_PREFIX /;"	d	file:
MSM_BO_CACHED	include/drm/msm_drm.h	/^#define MSM_BO_CACHED /;"	d
MSM_BO_CACHE_MASK	include/drm/msm_drm.h	/^#define MSM_BO_CACHE_MASK /;"	d
MSM_BO_FLAGS	include/drm/msm_drm.h	/^#define MSM_BO_FLAGS /;"	d
MSM_BO_GPU_READONLY	include/drm/msm_drm.h	/^#define MSM_BO_GPU_READONLY /;"	d
MSM_BO_SCANOUT	include/drm/msm_drm.h	/^#define MSM_BO_SCANOUT /;"	d
MSM_BO_UNCACHED	include/drm/msm_drm.h	/^#define MSM_BO_UNCACHED /;"	d
MSM_BO_WC	include/drm/msm_drm.h	/^#define MSM_BO_WC /;"	d
MSM_INFO_FLAGS	include/drm/msm_drm.h	/^#define MSM_INFO_FLAGS /;"	d
MSM_INFO_IOVA	include/drm/msm_drm.h	/^#define MSM_INFO_IOVA	/;"	d
MSM_MADV_DONTNEED	include/drm/msm_drm.h	/^#define MSM_MADV_DONTNEED /;"	d
MSM_MADV_WILLNEED	include/drm/msm_drm.h	/^#define MSM_MADV_WILLNEED /;"	d
MSM_PARAM_CHIP_ID	include/drm/msm_drm.h	/^#define MSM_PARAM_CHIP_ID /;"	d
MSM_PARAM_GMEM_BASE	include/drm/msm_drm.h	/^#define MSM_PARAM_GMEM_BASE /;"	d
MSM_PARAM_GMEM_SIZE	include/drm/msm_drm.h	/^#define MSM_PARAM_GMEM_SIZE /;"	d
MSM_PARAM_GPU_ID	include/drm/msm_drm.h	/^#define MSM_PARAM_GPU_ID /;"	d
MSM_PARAM_MAX_FREQ	include/drm/msm_drm.h	/^#define MSM_PARAM_MAX_FREQ /;"	d
MSM_PARAM_NR_RINGS	include/drm/msm_drm.h	/^#define MSM_PARAM_NR_RINGS /;"	d
MSM_PARAM_TIMESTAMP	include/drm/msm_drm.h	/^#define MSM_PARAM_TIMESTAMP /;"	d
MSM_PIPE_2D0	include/drm/msm_drm.h	/^#define MSM_PIPE_2D0 /;"	d
MSM_PIPE_2D1	include/drm/msm_drm.h	/^#define MSM_PIPE_2D1 /;"	d
MSM_PIPE_3D0	include/drm/msm_drm.h	/^#define MSM_PIPE_3D0 /;"	d
MSM_PIPE_FLAGS	include/drm/msm_drm.h	/^#define MSM_PIPE_FLAGS(/;"	d
MSM_PIPE_ID	include/drm/msm_drm.h	/^#define MSM_PIPE_ID(/;"	d
MSM_PIPE_ID_MASK	include/drm/msm_drm.h	/^#define MSM_PIPE_ID_MASK /;"	d
MSM_PIPE_NONE	include/drm/msm_drm.h	/^#define MSM_PIPE_NONE /;"	d
MSM_PREP_FLAGS	include/drm/msm_drm.h	/^#define MSM_PREP_FLAGS /;"	d
MSM_PREP_NOSYNC	include/drm/msm_drm.h	/^#define MSM_PREP_NOSYNC /;"	d
MSM_PREP_READ	include/drm/msm_drm.h	/^#define MSM_PREP_READ /;"	d
MSM_PREP_WRITE	include/drm/msm_drm.h	/^#define MSM_PREP_WRITE /;"	d
MSM_PRIV_H_	freedreno/msm/msm_priv.h	/^#define MSM_PRIV_H_$/;"	d
MSM_SUBMITQUEUE_FLAGS	include/drm/msm_drm.h	/^#define MSM_SUBMITQUEUE_FLAGS /;"	d
MSM_SUBMIT_BO_FLAGS	include/drm/msm_drm.h	/^#define MSM_SUBMIT_BO_FLAGS /;"	d
MSM_SUBMIT_BO_READ	include/drm/msm_drm.h	/^#define MSM_SUBMIT_BO_READ /;"	d
MSM_SUBMIT_BO_WRITE	include/drm/msm_drm.h	/^#define MSM_SUBMIT_BO_WRITE /;"	d
MSM_SUBMIT_CMD_BUF	include/drm/msm_drm.h	/^#define MSM_SUBMIT_CMD_BUF /;"	d
MSM_SUBMIT_CMD_CTX_RESTORE_BUF	include/drm/msm_drm.h	/^#define MSM_SUBMIT_CMD_CTX_RESTORE_BUF /;"	d
MSM_SUBMIT_CMD_IB_TARGET_BUF	include/drm/msm_drm.h	/^#define MSM_SUBMIT_CMD_IB_TARGET_BUF /;"	d
MSM_SUBMIT_FENCE_FD_IN	include/drm/msm_drm.h	/^#define MSM_SUBMIT_FENCE_FD_IN /;"	d
MSM_SUBMIT_FENCE_FD_OUT	include/drm/msm_drm.h	/^#define MSM_SUBMIT_FENCE_FD_OUT /;"	d
MSM_SUBMIT_FLAGS	include/drm/msm_drm.h	/^#define MSM_SUBMIT_FLAGS /;"	d
MSM_SUBMIT_NO_IMPLICIT	include/drm/msm_drm.h	/^#define MSM_SUBMIT_NO_IMPLICIT /;"	d
MSM_SUBMIT_SUDO	include/drm/msm_drm.h	/^#define MSM_SUBMIT_SUDO /;"	d
MUR_FMIX	intel/uthash.h	/^#define MUR_FMIX(/;"	d
MUR_GETBLOCK	intel/uthash.h	/^#define MUR_GETBLOCK(/;"	d
MUR_ONE_THREE	intel/uthash.h	/^#define MUR_ONE_THREE(/;"	d
MUR_PLUS0_ALIGNED	intel/uthash.h	/^#define MUR_PLUS0_ALIGNED(/;"	d
MUR_PLUS1_ALIGNED	intel/uthash.h	/^#define MUR_PLUS1_ALIGNED(/;"	d
MUR_PLUS2_ALIGNED	intel/uthash.h	/^#define MUR_PLUS2_ALIGNED(/;"	d
MUR_PLUS3_ALIGNED	intel/uthash.h	/^#define MUR_PLUS3_ALIGNED(/;"	d
MUR_ROTL32	intel/uthash.h	/^#define MUR_ROTL32(/;"	d
MUR_THREE_ONE	intel/uthash.h	/^#define MUR_THREE_ONE(/;"	d
MUR_TWO_TWO	intel/uthash.h	/^#define MUR_TWO_TWO(/;"	d
NOT_USED	include/drm/via_drm.h	/^#define NOT_USED$/;"	d
NOT_USED_0_3	include/drm/sis_drm.h	/^#define NOT_USED_0_3$/;"	d
NOT_USED_6_12	include/drm/sis_drm.h	/^#define NOT_USED_6_12$/;"	d
NOUVEAU_BO_APER	nouveau/nouveau.h	/^#define NOUVEAU_BO_APER /;"	d
NOUVEAU_BO_COHERENT	nouveau/nouveau.h	/^#define NOUVEAU_BO_COHERENT /;"	d
NOUVEAU_BO_CONTIG	nouveau/nouveau.h	/^#define NOUVEAU_BO_CONTIG /;"	d
NOUVEAU_BO_GART	nouveau/nouveau.h	/^#define NOUVEAU_BO_GART /;"	d
NOUVEAU_BO_HIGH	nouveau/nouveau.h	/^#define NOUVEAU_BO_HIGH /;"	d
NOUVEAU_BO_LOW	nouveau/nouveau.h	/^#define NOUVEAU_BO_LOW /;"	d
NOUVEAU_BO_MAP	nouveau/nouveau.h	/^#define NOUVEAU_BO_MAP /;"	d
NOUVEAU_BO_NOBLOCK	nouveau/nouveau.h	/^#define NOUVEAU_BO_NOBLOCK /;"	d
NOUVEAU_BO_NOSNOOP	nouveau/nouveau.h	/^#define NOUVEAU_BO_NOSNOOP /;"	d
NOUVEAU_BO_OR	nouveau/nouveau.h	/^#define NOUVEAU_BO_OR /;"	d
NOUVEAU_BO_RD	nouveau/nouveau.h	/^#define NOUVEAU_BO_RD /;"	d
NOUVEAU_BO_RDWR	nouveau/nouveau.h	/^#define NOUVEAU_BO_RDWR /;"	d
NOUVEAU_BO_VRAM	nouveau/nouveau.h	/^#define NOUVEAU_BO_VRAM /;"	d
NOUVEAU_BO_WR	nouveau/nouveau.h	/^#define NOUVEAU_BO_WR /;"	d
NOUVEAU_DEVICE_CLASS	nouveau/nouveau.h	/^#define NOUVEAU_DEVICE_CLASS /;"	d
NOUVEAU_DRM_HEADER_PATCHLEVEL	include/drm/nouveau_drm.h	/^#define NOUVEAU_DRM_HEADER_PATCHLEVEL /;"	d
NOUVEAU_FIFO_CHANNEL_CLASS	nouveau/nouveau.h	/^#define NOUVEAU_FIFO_CHANNEL_CLASS /;"	d
NOUVEAU_GEM_CPU_PREP_NOWAIT	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_CPU_PREP_NOWAIT /;"	d
NOUVEAU_GEM_CPU_PREP_WRITE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_CPU_PREP_WRITE /;"	d
NOUVEAU_GEM_DOMAIN_COHERENT	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_DOMAIN_COHERENT /;"	d
NOUVEAU_GEM_DOMAIN_CPU	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_DOMAIN_CPU /;"	d
NOUVEAU_GEM_DOMAIN_GART	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_DOMAIN_GART /;"	d
NOUVEAU_GEM_DOMAIN_MAPPABLE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_DOMAIN_MAPPABLE /;"	d
NOUVEAU_GEM_DOMAIN_VRAM	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_DOMAIN_VRAM /;"	d
NOUVEAU_GEM_MAX_BUFFERS	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_MAX_BUFFERS /;"	d
NOUVEAU_GEM_MAX_PUSH	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_MAX_PUSH /;"	d
NOUVEAU_GEM_MAX_RELOCS	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_MAX_RELOCS /;"	d
NOUVEAU_GEM_PUSHBUF_SYNC	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_PUSHBUF_SYNC /;"	d
NOUVEAU_GEM_RELOC_HIGH	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_RELOC_HIGH /;"	d
NOUVEAU_GEM_RELOC_LOW	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_RELOC_LOW /;"	d
NOUVEAU_GEM_RELOC_OR	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_RELOC_OR /;"	d
NOUVEAU_GEM_TILE_16BPP	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_TILE_16BPP /;"	d
NOUVEAU_GEM_TILE_32BPP	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_TILE_32BPP /;"	d
NOUVEAU_GEM_TILE_COMP	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_TILE_COMP /;"	d
NOUVEAU_GEM_TILE_LAYOUT_MASK	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_TILE_LAYOUT_MASK /;"	d
NOUVEAU_GEM_TILE_NONCONTIG	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_TILE_NONCONTIG /;"	d
NOUVEAU_GEM_TILE_ZETA	include/drm/nouveau_drm.h	/^#define NOUVEAU_GEM_TILE_ZETA /;"	d
NOUVEAU_GETPARAM_AGP_SIZE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_AGP_SIZE /;"	d
NOUVEAU_GETPARAM_BUS_TYPE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_BUS_TYPE /;"	d
NOUVEAU_GETPARAM_CHIPSET_ID	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_CHIPSET_ID /;"	d
NOUVEAU_GETPARAM_FB_SIZE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_FB_SIZE /;"	d
NOUVEAU_GETPARAM_GRAPH_UNITS	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_GRAPH_UNITS /;"	d
NOUVEAU_GETPARAM_HAS_BO_USAGE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_HAS_BO_USAGE /;"	d
NOUVEAU_GETPARAM_HAS_PAGEFLIP	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_HAS_PAGEFLIP /;"	d
NOUVEAU_GETPARAM_PCI_DEVICE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_PCI_DEVICE /;"	d
NOUVEAU_GETPARAM_PCI_VENDOR	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_PCI_VENDOR /;"	d
NOUVEAU_GETPARAM_PTIMER_TIME	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_PTIMER_TIME /;"	d
NOUVEAU_GETPARAM_VM_VRAM_BASE	include/drm/nouveau_drm.h	/^#define NOUVEAU_GETPARAM_VM_VRAM_BASE /;"	d
NOUVEAU_NOTIFIER_CLASS	nouveau/nouveau.h	/^#define NOUVEAU_NOTIFIER_CLASS /;"	d
NOUVEAU_SVM_BIND_COMMAND_BITS	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_COMMAND_BITS /;"	d
NOUVEAU_SVM_BIND_COMMAND_MASK	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_COMMAND_MASK /;"	d
NOUVEAU_SVM_BIND_COMMAND_SHIFT	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_COMMAND_SHIFT /;"	d
NOUVEAU_SVM_BIND_COMMAND__MIGRATE	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_COMMAND__MIGRATE /;"	d
NOUVEAU_SVM_BIND_PRIORITY_BITS	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_PRIORITY_BITS /;"	d
NOUVEAU_SVM_BIND_PRIORITY_MASK	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_PRIORITY_MASK /;"	d
NOUVEAU_SVM_BIND_PRIORITY_SHIFT	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_PRIORITY_SHIFT /;"	d
NOUVEAU_SVM_BIND_TARGET_BITS	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_TARGET_BITS /;"	d
NOUVEAU_SVM_BIND_TARGET_MASK	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_TARGET_MASK /;"	d
NOUVEAU_SVM_BIND_TARGET_SHIFT	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_TARGET_SHIFT /;"	d
NOUVEAU_SVM_BIND_TARGET__GPU_VRAM	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_TARGET__GPU_VRAM /;"	d
NOUVEAU_SVM_BIND_VALID_BITS	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_VALID_BITS /;"	d
NOUVEAU_SVM_BIND_VALID_MASK	include/drm/nouveau_drm.h	/^#define NOUVEAU_SVM_BIND_VALID_MASK /;"	d
NO_CACHE	freedreno/freedreno_priv.h	/^		NO_CACHE = 0,$/;"	e	enum:fd_bo::__anon72ef713e0103
NO_DECLTYPE	intel/uthash.h	/^#define NO_DECLTYPE$/;"	d
NV03_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV03_CHANNEL_DMA /;"	d
NV04_BO_16BPP	nouveau/nouveau.h	/^#define NV04_BO_16BPP /;"	d
NV04_BO_32BPP	nouveau/nouveau.h	/^#define NV04_BO_32BPP /;"	d
NV04_BO_ZETA	nouveau/nouveau.h	/^#define NV04_BO_ZETA /;"	d
NV04_DISP	nouveau/nvif/class.h	/^#define NV04_DISP /;"	d
NV10_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV10_CHANNEL_DMA /;"	d
NV17_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV17_CHANNEL_DMA /;"	d
NV31_MPEG	nouveau/nvif/class.h	/^#define NV31_MPEG /;"	d
NV40_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV40_CHANNEL_DMA /;"	d
NV50_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV50_CHANNEL_DMA /;"	d
NV50_CHANNEL_GPFIFO	nouveau/nvif/class.h	/^#define NV50_CHANNEL_GPFIFO /;"	d
NV50_DISP	nouveau/nvif/class.h	/^#define NV50_DISP /;"	d
NV50_DISP_BASE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV50_DISP_BASE_CHANNEL_DMA /;"	d
NV50_DISP_CORE_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV50_DISP_CORE_CHANNEL_DMA /;"	d
NV50_DISP_CURSOR	nouveau/nvif/class.h	/^#define NV50_DISP_CURSOR /;"	d
NV50_DISP_OVERLAY	nouveau/nvif/class.h	/^#define NV50_DISP_OVERLAY /;"	d
NV50_DISP_OVERLAY_CHANNEL_DMA	nouveau/nvif/class.h	/^#define NV50_DISP_OVERLAY_CHANNEL_DMA /;"	d
NV74_BSP	nouveau/nvif/class.h	/^#define NV74_BSP /;"	d
NV74_CIPHER	nouveau/nvif/class.h	/^#define NV74_CIPHER /;"	d
NV74_VP2	nouveau/nvif/class.h	/^#define NV74_VP2 /;"	d
NVE0_FIFO_ENGINE_BSP	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_BSP /;"	d
NVE0_FIFO_ENGINE_CE0	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_CE0 /;"	d
NVE0_FIFO_ENGINE_CE1	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_CE1 /;"	d
NVE0_FIFO_ENGINE_ENC	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_ENC /;"	d
NVE0_FIFO_ENGINE_GR	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_GR /;"	d
NVE0_FIFO_ENGINE_PPP	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_PPP /;"	d
NVE0_FIFO_ENGINE_VP	nouveau/nouveau.h	/^#define NVE0_FIFO_ENGINE_VP /;"	d
NVIF_CLASS_CONTROL	nouveau/nvif/class.h	/^#define NVIF_CLASS_CONTROL /;"	d
NVIF_CLASS_PERFDOM	nouveau/nvif/class.h	/^#define NVIF_CLASS_PERFDOM /;"	d
NVIF_CLASS_PERFMON	nouveau/nvif/class.h	/^#define NVIF_CLASS_PERFMON /;"	d
NVIF_CLASS_SW_GF100	nouveau/nvif/class.h	/^#define NVIF_CLASS_SW_GF100 /;"	d
NVIF_CLASS_SW_NV04	nouveau/nvif/class.h	/^#define NVIF_CLASS_SW_NV04 /;"	d
NVIF_CLASS_SW_NV10	nouveau/nvif/class.h	/^#define NVIF_CLASS_SW_NV10 /;"	d
NVIF_CLASS_SW_NV50	nouveau/nvif/class.h	/^#define NVIF_CLASS_SW_NV50 /;"	d
NVIF_IOCTL_V0_DEL	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_DEL /;"	d
NVIF_IOCTL_V0_MAP	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_MAP /;"	d
NVIF_IOCTL_V0_MTHD	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_MTHD /;"	d
NVIF_IOCTL_V0_NEW	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_NEW /;"	d
NVIF_IOCTL_V0_NOP	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_NOP /;"	d
NVIF_IOCTL_V0_NTFY_DEL	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_NTFY_DEL /;"	d
NVIF_IOCTL_V0_NTFY_GET	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_NTFY_GET /;"	d
NVIF_IOCTL_V0_NTFY_NEW	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_NTFY_NEW /;"	d
NVIF_IOCTL_V0_NTFY_PUT	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_NTFY_PUT /;"	d
NVIF_IOCTL_V0_OWNER_ANY	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_OWNER_ANY /;"	d
NVIF_IOCTL_V0_OWNER_NVIF	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_OWNER_NVIF /;"	d
NVIF_IOCTL_V0_RD	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_RD /;"	d
NVIF_IOCTL_V0_ROUTE_HIDDEN	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_ROUTE_HIDDEN /;"	d
NVIF_IOCTL_V0_ROUTE_NVIF	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_ROUTE_NVIF /;"	d
NVIF_IOCTL_V0_SCLASS	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_SCLASS /;"	d
NVIF_IOCTL_V0_UNMAP	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_UNMAP /;"	d
NVIF_IOCTL_V0_WR	nouveau/nvif/ioctl.h	/^#define NVIF_IOCTL_V0_WR /;"	d
NVIF_PERFDOM_V0_INIT	nouveau/nvif/if0003.h	/^#define NVIF_PERFDOM_V0_INIT /;"	d
NVIF_PERFDOM_V0_READ	nouveau/nvif/if0003.h	/^#define NVIF_PERFDOM_V0_READ /;"	d
NVIF_PERFDOM_V0_SAMPLE	nouveau/nvif/if0003.h	/^#define NVIF_PERFDOM_V0_SAMPLE /;"	d
NVIF_PERFMON_V0_QUERY_DOMAIN	nouveau/nvif/if0002.h	/^#define NVIF_PERFMON_V0_QUERY_DOMAIN /;"	d
NVIF_PERFMON_V0_QUERY_SIGNAL	nouveau/nvif/if0002.h	/^#define NVIF_PERFMON_V0_QUERY_SIGNAL /;"	d
NVIF_PERFMON_V0_QUERY_SOURCE	nouveau/nvif/if0002.h	/^#define NVIF_PERFMON_V0_QUERY_SOURCE /;"	d
NVIF_VERSION_LATEST	nouveau/nvif/ioctl.h	/^#define NVIF_VERSION_LATEST /;"	d
NV_DEVICE	nouveau/nvif/class.h	/^#define NV_DEVICE /;"	d
NV_DEVICE_INFO_V0_AGP	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_AGP /;"	d
NV_DEVICE_INFO_V0_CELSIUS	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_CELSIUS /;"	d
NV_DEVICE_INFO_V0_CURIE	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_CURIE /;"	d
NV_DEVICE_INFO_V0_FERMI	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_FERMI /;"	d
NV_DEVICE_INFO_V0_IGP	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_IGP /;"	d
NV_DEVICE_INFO_V0_KELVIN	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_KELVIN /;"	d
NV_DEVICE_INFO_V0_KEPLER	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_KEPLER /;"	d
NV_DEVICE_INFO_V0_MAXWELL	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_MAXWELL /;"	d
NV_DEVICE_INFO_V0_PCI	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_PCI /;"	d
NV_DEVICE_INFO_V0_PCIE	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_PCIE /;"	d
NV_DEVICE_INFO_V0_RANKINE	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_RANKINE /;"	d
NV_DEVICE_INFO_V0_SOC	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_SOC /;"	d
NV_DEVICE_INFO_V0_TESLA	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_TESLA /;"	d
NV_DEVICE_INFO_V0_TNT	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_INFO_V0_TNT /;"	d
NV_DEVICE_V0_INFO	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_V0_INFO /;"	d
NV_DEVICE_V0_TIME	nouveau/nvif/cl0080.h	/^#define NV_DEVICE_V0_TIME /;"	d
NV_DMA_FROM_MEMORY	nouveau/nvif/class.h	/^#define NV_DMA_FROM_MEMORY /;"	d
NV_DMA_IN_MEMORY	nouveau/nvif/class.h	/^#define NV_DMA_IN_MEMORY /;"	d
NV_DMA_TO_MEMORY	nouveau/nvif/class.h	/^#define NV_DMA_TO_MEMORY /;"	d
OMAP_BO_CACHED	omap/omap_drm.h	/^#define OMAP_BO_CACHED	/;"	d
OMAP_BO_CACHE_MASK	omap/omap_drm.h	/^#define OMAP_BO_CACHE_MASK	/;"	d
OMAP_BO_SCANOUT	omap/omap_drm.h	/^#define OMAP_BO_SCANOUT	/;"	d
OMAP_BO_TILED	omap/omap_drm.h	/^#define OMAP_BO_TILED	/;"	d
OMAP_BO_TILED_16	omap/omap_drm.h	/^#define OMAP_BO_TILED_16	/;"	d
OMAP_BO_TILED_32	omap/omap_drm.h	/^#define OMAP_BO_TILED_32	/;"	d
OMAP_BO_TILED_8	omap/omap_drm.h	/^#define OMAP_BO_TILED_8	/;"	d
OMAP_BO_TILED_MASK	omap/omap_drm.h	/^#define OMAP_BO_TILED_MASK	/;"	d
OMAP_BO_UNCACHED	omap/omap_drm.h	/^#define OMAP_BO_UNCACHED	/;"	d
OMAP_BO_WC	omap/omap_drm.h	/^#define OMAP_BO_WC	/;"	d
OMAP_DRMIF_H_	omap/omap_drmif.h	/^#define OMAP_DRMIF_H_$/;"	d
OMAP_GEM_READ	omap/omap_drm.h	/^	OMAP_GEM_READ = 0x01,$/;"	e	enum:omap_gem_op
OMAP_GEM_WRITE	omap/omap_drm.h	/^	OMAP_GEM_WRITE = 0x02,$/;"	e	enum:omap_gem_op
OMAP_PARAM_CHIPSET_ID	omap/omap_drm.h	/^#define OMAP_PARAM_CHIPSET_ID	/;"	d
PACKET0	tests/amdgpu/basic_tests.c	/^#define PACKET0(/;"	d	file:
PACKET2	tests/amdgpu/basic_tests.c	/^#define PACKET2(/;"	d	file:
PACKET2_PAD_MASK	tests/amdgpu/basic_tests.c	/^#define		PACKET2_PAD_MASK	/;"	d	file:
PACKET2_PAD_SHIFT	tests/amdgpu/basic_tests.c	/^#define		PACKET2_PAD_SHIFT	/;"	d	file:
PACKET3	tests/amdgpu/basic_tests.c	/^#define PACKET3(/;"	d	file:
PACKET3	tests/amdgpu/deadlock_tests.c	/^#define PACKET3(/;"	d	file:
PACKET3_ACQUIRE_MEM	tests/amdgpu/basic_tests.c	/^#define PACKET3_ACQUIRE_MEM	/;"	d	file:
PACKET3_COMPUTE	tests/amdgpu/basic_tests.c	/^#define PACKET3_COMPUTE(/;"	d	file:
PACKET3_DISPATCH_DIRECT	tests/amdgpu/basic_tests.c	/^#define	PACKET3_DISPATCH_DIRECT	/;"	d	file:
PACKET3_DMA_DATA	tests/amdgpu/basic_tests.c	/^#define	PACKET3_DMA_DATA	/;"	d	file:
PACKET3_DMA_DATA_CMD_DAIC	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_DAIC /;"	d	file:
PACKET3_DMA_DATA_CMD_DAS	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_DAS /;"	d	file:
PACKET3_DMA_DATA_CMD_DST_SWAP	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_DST_SWAP(/;"	d	file:
PACKET3_DMA_DATA_CMD_RAW_WAIT	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_RAW_WAIT /;"	d	file:
PACKET3_DMA_DATA_CMD_SAIC	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_SAIC /;"	d	file:
PACKET3_DMA_DATA_CMD_SAS	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_SAS /;"	d	file:
PACKET3_DMA_DATA_CMD_SRC_SWAP	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CMD_SRC_SWAP(/;"	d	file:
PACKET3_DMA_DATA_CP_SYNC	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_CP_SYNC /;"	d	file:
PACKET3_DMA_DATA_DIS_WC	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_DIS_WC /;"	d	file:
PACKET3_DMA_DATA_DST_CACHE_POLICY	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_DST_CACHE_POLICY(/;"	d	file:
PACKET3_DMA_DATA_DST_SEL	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_DST_SEL(/;"	d	file:
PACKET3_DMA_DATA_DST_VOLATILE	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_DST_VOLATILE /;"	d	file:
PACKET3_DMA_DATA_ENGINE	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_ENGINE(/;"	d	file:
PACKET3_DMA_DATA_SI	tests/amdgpu/basic_tests.c	/^#define	PACKET3_DMA_DATA_SI	/;"	d	file:
PACKET3_DMA_DATA_SI_CP_SYNC	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SI_CP_SYNC /;"	d	file:
PACKET3_DMA_DATA_SI_DST_SEL	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SI_DST_SEL(/;"	d	file:
PACKET3_DMA_DATA_SI_ENGINE	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SI_ENGINE(/;"	d	file:
PACKET3_DMA_DATA_SI_SRC_SEL	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SI_SRC_SEL(/;"	d	file:
PACKET3_DMA_DATA_SRC_CACHE_POLICY	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SRC_CACHE_POLICY(/;"	d	file:
PACKET3_DMA_DATA_SRC_SEL	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SRC_SEL(/;"	d	file:
PACKET3_DMA_DATA_SRC_VOLATILE	tests/amdgpu/basic_tests.c	/^#              define PACKET3_DMA_DATA_SRC_VOLATILE /;"	d	file:
PACKET3_DRAW_INDEX_AUTO	tests/amdgpu/basic_tests.c	/^#define PACKET3_DRAW_INDEX_AUTO	/;"	d	file:
PACKET3_EVENT_WRITE	tests/amdgpu/basic_tests.c	/^#define PACKET3_EVENT_WRITE	/;"	d	file:
PACKET3_NOP	tests/amdgpu/basic_tests.c	/^#define	PACKET3_NOP	/;"	d	file:
PACKET3_SET_CONTEXT_REG	tests/amdgpu/basic_tests.c	/^#define PACKET3_SET_CONTEXT_REG	/;"	d	file:
PACKET3_SET_SH_REG_START	tests/amdgpu/basic_tests.c	/^#define		PACKET3_SET_SH_REG_START	/;"	d	file:
PACKET3_SET_UCONFIG_REG	tests/amdgpu/basic_tests.c	/^#define PACKET3_SET_UCONFIG_REG	/;"	d	file:
PACKET3_WAIT_REG_MEM	tests/amdgpu/deadlock_tests.c	/^#define	PACKET3_WAIT_REG_MEM	/;"	d	file:
PACKET3_WRITE_DATA	tests/amdgpu/basic_tests.c	/^#define	PACKET3_WRITE_DATA	/;"	d	file:
PACKET3_WRITE_DATA	tests/amdgpu/deadlock_tests.c	/^#define	PACKET3_WRITE_DATA	/;"	d	file:
PACKET_TYPE0	tests/amdgpu/basic_tests.c	/^#define	PACKET_TYPE0	/;"	d	file:
PACKET_TYPE1	tests/amdgpu/basic_tests.c	/^#define	PACKET_TYPE1	/;"	d	file:
PACKET_TYPE2	tests/amdgpu/basic_tests.c	/^#define	PACKET_TYPE2	/;"	d	file:
PACKET_TYPE3	tests/amdgpu/basic_tests.c	/^#define	PACKET_TYPE3	/;"	d	file:
PACKET_TYPE3	tests/amdgpu/deadlock_tests.c	/^#define	PACKET_TYPE3	/;"	d	file:
PAGE_SIZE	omap/omap_drm.c	/^#define PAGE_SIZE /;"	d	file:
PATH_SIZE	libkms/linux.c	/^#define PATH_SIZE /;"	d	file:
PAT_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define PAT_BASE_ADDR_REG	/;"	d
PAT_COLOR_MODE_REG	exynos/fimg2d_reg.h	/^#define PAT_COLOR_MODE_REG	/;"	d
PAT_OFFSET_REG	exynos/fimg2d_reg.h	/^#define PAT_OFFSET_REG	/;"	d
PAT_SIZE_REG	exynos/fimg2d_reg.h	/^#define PAT_SIZE_REG	/;"	d
PAT_STRIDE_REG	exynos/fimg2d_reg.h	/^#define PAT_STRIDE_REG	/;"	d
PCI_CHIP_845_G	intel/intel_chipset.h	/^#define PCI_CHIP_845_G	/;"	d
PCI_CHIP_CHERRYVIEW_0	intel/intel_chipset.h	/^#define PCI_CHIP_CHERRYVIEW_0	/;"	d
PCI_CHIP_CHERRYVIEW_1	intel/intel_chipset.h	/^#define PCI_CHIP_CHERRYVIEW_1	/;"	d
PCI_CHIP_CHERRYVIEW_2	intel/intel_chipset.h	/^#define PCI_CHIP_CHERRYVIEW_2	/;"	d
PCI_CHIP_CHERRYVIEW_3	intel/intel_chipset.h	/^#define PCI_CHIP_CHERRYVIEW_3	/;"	d
PCI_CHIP_E7221_G	intel/intel_chipset.h	/^#define PCI_CHIP_E7221_G	/;"	d
PCI_CHIP_G33_G	intel/intel_chipset.h	/^#define PCI_CHIP_G33_G	/;"	d
PCI_CHIP_G41_G	intel/intel_chipset.h	/^#define PCI_CHIP_G41_G	/;"	d
PCI_CHIP_G45_G	intel/intel_chipset.h	/^#define PCI_CHIP_G45_G	/;"	d
PCI_CHIP_GM45_GM	intel/intel_chipset.h	/^#define PCI_CHIP_GM45_GM	/;"	d
PCI_CHIP_HASWELL_B_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_B_GT1	/;"	d
PCI_CHIP_HASWELL_B_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_B_GT2	/;"	d
PCI_CHIP_HASWELL_B_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_B_GT3	/;"	d
PCI_CHIP_HASWELL_CRW_B_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_B_GT1	/;"	d
PCI_CHIP_HASWELL_CRW_B_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_B_GT2	/;"	d
PCI_CHIP_HASWELL_CRW_B_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_B_GT3	/;"	d
PCI_CHIP_HASWELL_CRW_E_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_E_GT1	/;"	d
PCI_CHIP_HASWELL_CRW_E_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_E_GT2	/;"	d
PCI_CHIP_HASWELL_CRW_E_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_E_GT3	/;"	d
PCI_CHIP_HASWELL_CRW_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_GT1	/;"	d
PCI_CHIP_HASWELL_CRW_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_GT2	/;"	d
PCI_CHIP_HASWELL_CRW_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_GT3	/;"	d
PCI_CHIP_HASWELL_CRW_M_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_M_GT1	/;"	d
PCI_CHIP_HASWELL_CRW_M_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_M_GT2	/;"	d
PCI_CHIP_HASWELL_CRW_M_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_M_GT3	/;"	d
PCI_CHIP_HASWELL_CRW_S_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_S_GT1	/;"	d
PCI_CHIP_HASWELL_CRW_S_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_S_GT2	/;"	d
PCI_CHIP_HASWELL_CRW_S_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_CRW_S_GT3	/;"	d
PCI_CHIP_HASWELL_E_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_E_GT1	/;"	d
PCI_CHIP_HASWELL_E_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_E_GT2	/;"	d
PCI_CHIP_HASWELL_E_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_E_GT3	/;"	d
PCI_CHIP_HASWELL_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_GT1	/;"	d
PCI_CHIP_HASWELL_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_GT2	/;"	d
PCI_CHIP_HASWELL_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_GT3	/;"	d
PCI_CHIP_HASWELL_M_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_M_GT1	/;"	d
PCI_CHIP_HASWELL_M_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_M_GT2	/;"	d
PCI_CHIP_HASWELL_M_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_M_GT3	/;"	d
PCI_CHIP_HASWELL_SDV_B_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_B_GT1	/;"	d
PCI_CHIP_HASWELL_SDV_B_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_B_GT2	/;"	d
PCI_CHIP_HASWELL_SDV_B_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_B_GT3	/;"	d
PCI_CHIP_HASWELL_SDV_E_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_E_GT1	/;"	d
PCI_CHIP_HASWELL_SDV_E_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_E_GT2	/;"	d
PCI_CHIP_HASWELL_SDV_E_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_E_GT3	/;"	d
PCI_CHIP_HASWELL_SDV_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_GT1	/;"	d
PCI_CHIP_HASWELL_SDV_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_GT2	/;"	d
PCI_CHIP_HASWELL_SDV_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_GT3	/;"	d
PCI_CHIP_HASWELL_SDV_M_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_M_GT1	/;"	d
PCI_CHIP_HASWELL_SDV_M_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_M_GT2	/;"	d
PCI_CHIP_HASWELL_SDV_M_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_M_GT3	/;"	d
PCI_CHIP_HASWELL_SDV_S_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_S_GT1	/;"	d
PCI_CHIP_HASWELL_SDV_S_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_S_GT2	/;"	d
PCI_CHIP_HASWELL_SDV_S_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_SDV_S_GT3	/;"	d
PCI_CHIP_HASWELL_S_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_S_GT1	/;"	d
PCI_CHIP_HASWELL_S_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_S_GT2	/;"	d
PCI_CHIP_HASWELL_S_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_S_GT3	/;"	d
PCI_CHIP_HASWELL_ULT_B_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_B_GT1	/;"	d
PCI_CHIP_HASWELL_ULT_B_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_B_GT2	/;"	d
PCI_CHIP_HASWELL_ULT_B_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_B_GT3	/;"	d
PCI_CHIP_HASWELL_ULT_E_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_E_GT1	/;"	d
PCI_CHIP_HASWELL_ULT_E_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_E_GT2	/;"	d
PCI_CHIP_HASWELL_ULT_E_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_E_GT3	/;"	d
PCI_CHIP_HASWELL_ULT_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_GT1	/;"	d
PCI_CHIP_HASWELL_ULT_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_GT2	/;"	d
PCI_CHIP_HASWELL_ULT_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_GT3	/;"	d
PCI_CHIP_HASWELL_ULT_M_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_M_GT1	/;"	d
PCI_CHIP_HASWELL_ULT_M_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_M_GT2	/;"	d
PCI_CHIP_HASWELL_ULT_M_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_M_GT3	/;"	d
PCI_CHIP_HASWELL_ULT_S_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_S_GT1	/;"	d
PCI_CHIP_HASWELL_ULT_S_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_S_GT2	/;"	d
PCI_CHIP_HASWELL_ULT_S_GT3	intel/intel_chipset.h	/^#define PCI_CHIP_HASWELL_ULT_S_GT3	/;"	d
PCI_CHIP_I810	intel/intel_chipset.h	/^#define PCI_CHIP_I810	/;"	d
PCI_CHIP_I810_DC100	intel/intel_chipset.h	/^#define PCI_CHIP_I810_DC100	/;"	d
PCI_CHIP_I810_E	intel/intel_chipset.h	/^#define PCI_CHIP_I810_E	/;"	d
PCI_CHIP_I815	intel/intel_chipset.h	/^#define PCI_CHIP_I815	/;"	d
PCI_CHIP_I830_M	intel/intel_chipset.h	/^#define PCI_CHIP_I830_M	/;"	d
PCI_CHIP_I855_GM	intel/intel_chipset.h	/^#define PCI_CHIP_I855_GM	/;"	d
PCI_CHIP_I865_G	intel/intel_chipset.h	/^#define PCI_CHIP_I865_G	/;"	d
PCI_CHIP_I915_G	intel/intel_chipset.h	/^#define PCI_CHIP_I915_G	/;"	d
PCI_CHIP_I915_GM	intel/intel_chipset.h	/^#define PCI_CHIP_I915_GM	/;"	d
PCI_CHIP_I945_G	intel/intel_chipset.h	/^#define PCI_CHIP_I945_G	/;"	d
PCI_CHIP_I945_GM	intel/intel_chipset.h	/^#define PCI_CHIP_I945_GM	/;"	d
PCI_CHIP_I945_GME	intel/intel_chipset.h	/^#define PCI_CHIP_I945_GME	/;"	d
PCI_CHIP_I946_GZ	intel/intel_chipset.h	/^#define PCI_CHIP_I946_GZ	/;"	d
PCI_CHIP_I965_G	intel/intel_chipset.h	/^#define PCI_CHIP_I965_G	/;"	d
PCI_CHIP_I965_GM	intel/intel_chipset.h	/^#define PCI_CHIP_I965_GM	/;"	d
PCI_CHIP_I965_GME	intel/intel_chipset.h	/^#define PCI_CHIP_I965_GME	/;"	d
PCI_CHIP_I965_G_1	intel/intel_chipset.h	/^#define PCI_CHIP_I965_G_1	/;"	d
PCI_CHIP_I965_Q	intel/intel_chipset.h	/^#define PCI_CHIP_I965_Q	/;"	d
PCI_CHIP_IGD_E_G	intel/intel_chipset.h	/^#define PCI_CHIP_IGD_E_G	/;"	d
PCI_CHIP_IGD_G	intel/intel_chipset.h	/^#define PCI_CHIP_IGD_G	/;"	d
PCI_CHIP_IGD_GM	intel/intel_chipset.h	/^#define PCI_CHIP_IGD_GM	/;"	d
PCI_CHIP_ILD_G	intel/intel_chipset.h	/^#define PCI_CHIP_ILD_G	/;"	d
PCI_CHIP_ILM_G	intel/intel_chipset.h	/^#define PCI_CHIP_ILM_G	/;"	d
PCI_CHIP_IVYBRIDGE_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_IVYBRIDGE_GT1	/;"	d
PCI_CHIP_IVYBRIDGE_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_IVYBRIDGE_GT2	/;"	d
PCI_CHIP_IVYBRIDGE_M_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_IVYBRIDGE_M_GT1	/;"	d
PCI_CHIP_IVYBRIDGE_M_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_IVYBRIDGE_M_GT2	/;"	d
PCI_CHIP_IVYBRIDGE_S	intel/intel_chipset.h	/^#define PCI_CHIP_IVYBRIDGE_S	/;"	d
PCI_CHIP_IVYBRIDGE_S_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_IVYBRIDGE_S_GT2	/;"	d
PCI_CHIP_KABYLAKE_DT_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_KABYLAKE_DT_GT2	/;"	d
PCI_CHIP_Q33_G	intel/intel_chipset.h	/^#define PCI_CHIP_Q33_G	/;"	d
PCI_CHIP_Q35_G	intel/intel_chipset.h	/^#define PCI_CHIP_Q35_G	/;"	d
PCI_CHIP_Q45_G	intel/intel_chipset.h	/^#define PCI_CHIP_Q45_G	/;"	d
PCI_CHIP_SANDYBRIDGE_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_GT1	/;"	d
PCI_CHIP_SANDYBRIDGE_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_GT2	/;"	d
PCI_CHIP_SANDYBRIDGE_GT2_PLUS	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_GT2_PLUS	/;"	d
PCI_CHIP_SANDYBRIDGE_M_GT1	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_M_GT1	/;"	d
PCI_CHIP_SANDYBRIDGE_M_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_M_GT2	/;"	d
PCI_CHIP_SANDYBRIDGE_M_GT2_PLUS	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_M_GT2_PLUS	/;"	d
PCI_CHIP_SANDYBRIDGE_S	intel/intel_chipset.h	/^#define PCI_CHIP_SANDYBRIDGE_S	/;"	d
PCI_CHIP_SKYLAKE_DT_GT2	intel/intel_chipset.h	/^#define PCI_CHIP_SKYLAKE_DT_GT2	/;"	d
PCI_CHIP_VALLEYVIEW_1	intel/intel_chipset.h	/^#define PCI_CHIP_VALLEYVIEW_1	/;"	d
PCI_CHIP_VALLEYVIEW_2	intel/intel_chipset.h	/^#define PCI_CHIP_VALLEYVIEW_2	/;"	d
PCI_CHIP_VALLEYVIEW_3	intel/intel_chipset.h	/^#define PCI_CHIP_VALLEYVIEW_3	/;"	d
PCI_CHIP_VALLEYVIEW_PO	intel/intel_chipset.h	/^#define PCI_CHIP_VALLEYVIEW_PO	/;"	d
PKT3_CLEAR_STATE	tests/amdgpu/basic_tests.c	/^#define PKT3_CLEAR_STATE /;"	d	file:
PKT3_CONTEXT_CONTROL	tests/amdgpu/basic_tests.c	/^#define PKT3_CONTEXT_CONTROL /;"	d	file:
PKT3_SET_SH_REG	tests/amdgpu/basic_tests.c	/^#define PKT3_SET_SH_REG /;"	d	file:
PRIMITIVE_TYPE_LINES	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_LINES	/;"	d
PRIMITIVE_TYPE_LINE_LOOP	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_LINE_LOOP	/;"	d
PRIMITIVE_TYPE_LINE_STRIP	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_LINE_STRIP	/;"	d
PRIMITIVE_TYPE_POINTS	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_POINTS	/;"	d
PRIMITIVE_TYPE_QUADS	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_QUADS	/;"	d
PRIMITIVE_TYPE_TRIANGLES	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_TRIANGLES	/;"	d
PRIMITIVE_TYPE_TRIANGLE_FAN	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_TRIANGLE_FAN	/;"	d
PRIMITIVE_TYPE_TRIANGLE_STRIP	tests/etnaviv/cmdstream.xml.h	/^#define PRIMITIVE_TYPE_TRIANGLE_STRIP	/;"	d
PS_CONST	tests/amdgpu/basic_tests.c	/^	PS_CONST,$/;"	e	enum:ps_type	file:
PS_TEX	tests/amdgpu/basic_tests.c	/^	PS_TEX$/;"	e	enum:ps_type	file:
PTR_TO_UINT	amdgpu/amdgpu_device.c	/^#define PTR_TO_UINT(/;"	d	file:
QPU_ADD_A_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_ADD_A_MASK /;"	d
QPU_ADD_A_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_ADD_A_SHIFT /;"	d
QPU_ADD_B_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_ADD_B_MASK /;"	d
QPU_ADD_B_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_ADD_B_SHIFT /;"	d
QPU_A_ADD	vc4/vc4_qpu_defines.h	/^        QPU_A_ADD = 12,$/;"	e	enum:qpu_op_add
QPU_A_AND	vc4/vc4_qpu_defines.h	/^        QPU_A_AND,$/;"	e	enum:qpu_op_add
QPU_A_ASR	vc4/vc4_qpu_defines.h	/^        QPU_A_ASR,$/;"	e	enum:qpu_op_add
QPU_A_CLZ	vc4/vc4_qpu_defines.h	/^        QPU_A_CLZ,$/;"	e	enum:qpu_op_add
QPU_A_FADD	vc4/vc4_qpu_defines.h	/^        QPU_A_FADD,$/;"	e	enum:qpu_op_add
QPU_A_FMAX	vc4/vc4_qpu_defines.h	/^        QPU_A_FMAX,$/;"	e	enum:qpu_op_add
QPU_A_FMAXABS	vc4/vc4_qpu_defines.h	/^        QPU_A_FMAXABS,$/;"	e	enum:qpu_op_add
QPU_A_FMIN	vc4/vc4_qpu_defines.h	/^        QPU_A_FMIN,$/;"	e	enum:qpu_op_add
QPU_A_FMINABS	vc4/vc4_qpu_defines.h	/^        QPU_A_FMINABS,$/;"	e	enum:qpu_op_add
QPU_A_FSUB	vc4/vc4_qpu_defines.h	/^        QPU_A_FSUB,$/;"	e	enum:qpu_op_add
QPU_A_FTOI	vc4/vc4_qpu_defines.h	/^        QPU_A_FTOI,$/;"	e	enum:qpu_op_add
QPU_A_ITOF	vc4/vc4_qpu_defines.h	/^        QPU_A_ITOF,$/;"	e	enum:qpu_op_add
QPU_A_MAX	vc4/vc4_qpu_defines.h	/^        QPU_A_MAX,$/;"	e	enum:qpu_op_add
QPU_A_MIN	vc4/vc4_qpu_defines.h	/^        QPU_A_MIN,$/;"	e	enum:qpu_op_add
QPU_A_NOP	vc4/vc4_qpu_defines.h	/^        QPU_A_NOP,$/;"	e	enum:qpu_op_add
QPU_A_NOT	vc4/vc4_qpu_defines.h	/^        QPU_A_NOT,$/;"	e	enum:qpu_op_add
QPU_A_OR	vc4/vc4_qpu_defines.h	/^        QPU_A_OR,$/;"	e	enum:qpu_op_add
QPU_A_ROR	vc4/vc4_qpu_defines.h	/^        QPU_A_ROR,$/;"	e	enum:qpu_op_add
QPU_A_SHL	vc4/vc4_qpu_defines.h	/^        QPU_A_SHL,$/;"	e	enum:qpu_op_add
QPU_A_SHR	vc4/vc4_qpu_defines.h	/^        QPU_A_SHR,$/;"	e	enum:qpu_op_add
QPU_A_SUB	vc4/vc4_qpu_defines.h	/^        QPU_A_SUB,$/;"	e	enum:qpu_op_add
QPU_A_V8ADDS	vc4/vc4_qpu_defines.h	/^        QPU_A_V8ADDS = 30,$/;"	e	enum:qpu_op_add
QPU_A_V8SUBS	vc4/vc4_qpu_defines.h	/^        QPU_A_V8SUBS = 31,$/;"	e	enum:qpu_op_add
QPU_A_XOR	vc4/vc4_qpu_defines.h	/^        QPU_A_XOR,$/;"	e	enum:qpu_op_add
QPU_COND_ADD_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_COND_ADD_MASK /;"	d
QPU_COND_ADD_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_COND_ADD_SHIFT /;"	d
QPU_COND_ALWAYS	vc4/vc4_qpu_defines.h	/^        QPU_COND_ALWAYS,$/;"	e	enum:qpu_cond
QPU_COND_CC	vc4/vc4_qpu_defines.h	/^        QPU_COND_CC,$/;"	e	enum:qpu_cond
QPU_COND_CS	vc4/vc4_qpu_defines.h	/^        QPU_COND_CS,$/;"	e	enum:qpu_cond
QPU_COND_MUL_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_COND_MUL_MASK /;"	d
QPU_COND_MUL_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_COND_MUL_SHIFT /;"	d
QPU_COND_NC	vc4/vc4_qpu_defines.h	/^        QPU_COND_NC,$/;"	e	enum:qpu_cond
QPU_COND_NEVER	vc4/vc4_qpu_defines.h	/^        QPU_COND_NEVER,$/;"	e	enum:qpu_cond
QPU_COND_NS	vc4/vc4_qpu_defines.h	/^        QPU_COND_NS,$/;"	e	enum:qpu_cond
QPU_COND_ZC	vc4/vc4_qpu_defines.h	/^        QPU_COND_ZC,$/;"	e	enum:qpu_cond
QPU_COND_ZS	vc4/vc4_qpu_defines.h	/^        QPU_COND_ZS,$/;"	e	enum:qpu_cond
QPU_GET_FIELD	vc4/vc4_qpu_defines.h	/^#define QPU_GET_FIELD(/;"	d
QPU_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_MASK(/;"	d
QPU_MUL_A_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_MUL_A_MASK /;"	d
QPU_MUL_A_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_MUL_A_SHIFT /;"	d
QPU_MUL_B_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_MUL_B_MASK /;"	d
QPU_MUL_B_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_MUL_B_SHIFT /;"	d
QPU_MUX_A	vc4/vc4_qpu_defines.h	/^        QPU_MUX_A,$/;"	e	enum:qpu_mux
QPU_MUX_B	vc4/vc4_qpu_defines.h	/^        QPU_MUX_B,$/;"	e	enum:qpu_mux
QPU_MUX_R0	vc4/vc4_qpu_defines.h	/^        QPU_MUX_R0,$/;"	e	enum:qpu_mux
QPU_MUX_R1	vc4/vc4_qpu_defines.h	/^        QPU_MUX_R1,$/;"	e	enum:qpu_mux
QPU_MUX_R2	vc4/vc4_qpu_defines.h	/^        QPU_MUX_R2,$/;"	e	enum:qpu_mux
QPU_MUX_R3	vc4/vc4_qpu_defines.h	/^        QPU_MUX_R3,$/;"	e	enum:qpu_mux
QPU_MUX_R4	vc4/vc4_qpu_defines.h	/^        QPU_MUX_R4,$/;"	e	enum:qpu_mux
QPU_MUX_R5	vc4/vc4_qpu_defines.h	/^        QPU_MUX_R5,$/;"	e	enum:qpu_mux
QPU_MUX_SMALL_IMM	vc4/vc4_qpu_defines.h	/^        QPU_MUX_SMALL_IMM,$/;"	e	enum:qpu_mux
QPU_M_FMUL	vc4/vc4_qpu_defines.h	/^        QPU_M_FMUL,$/;"	e	enum:qpu_op_mul
QPU_M_MUL24	vc4/vc4_qpu_defines.h	/^        QPU_M_MUL24,$/;"	e	enum:qpu_op_mul
QPU_M_NOP	vc4/vc4_qpu_defines.h	/^        QPU_M_NOP,$/;"	e	enum:qpu_op_mul
QPU_M_V8ADDS	vc4/vc4_qpu_defines.h	/^        QPU_M_V8ADDS,$/;"	e	enum:qpu_op_mul
QPU_M_V8MAX	vc4/vc4_qpu_defines.h	/^        QPU_M_V8MAX,$/;"	e	enum:qpu_op_mul
QPU_M_V8MIN	vc4/vc4_qpu_defines.h	/^        QPU_M_V8MIN,$/;"	e	enum:qpu_op_mul
QPU_M_V8MULD	vc4/vc4_qpu_defines.h	/^        QPU_M_V8MULD,$/;"	e	enum:qpu_op_mul
QPU_M_V8SUBS	vc4/vc4_qpu_defines.h	/^        QPU_M_V8SUBS,$/;"	e	enum:qpu_op_mul
QPU_OP_ADD_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_OP_ADD_MASK /;"	d
QPU_OP_ADD_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_OP_ADD_SHIFT /;"	d
QPU_OP_MUL_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_OP_MUL_MASK /;"	d
QPU_OP_MUL_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_OP_MUL_SHIFT /;"	d
QPU_PACK_A_16A	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_16A,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_16A_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_16A_SAT, \/* int or float *\/$/;"	e	enum:qpu_pack_a
QPU_PACK_A_16B	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_16B,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_16B_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_16B_SAT,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_32_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_32_SAT, \/* int-only *\/$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8888	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8888,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8888_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8888_SAT,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8A	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8A,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8A_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8A_SAT,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8B	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8B,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8B_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8B_SAT,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8C	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8C,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8C_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8C_SAT,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8D	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8D,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_8D_SAT	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_8D_SAT,$/;"	e	enum:qpu_pack_a
QPU_PACK_A_NOP	vc4/vc4_qpu_defines.h	/^        QPU_PACK_A_NOP,$/;"	e	enum:qpu_pack_a
QPU_PACK_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_PACK_MASK /;"	d
QPU_PACK_MUL_8888	vc4/vc4_qpu_defines.h	/^        QPU_PACK_MUL_8888 = 3, \/* replicated to each 8 bits of the 32-bit dst. *\/$/;"	e	enum:qpu_pack_mul
QPU_PACK_MUL_8A	vc4/vc4_qpu_defines.h	/^        QPU_PACK_MUL_8A,$/;"	e	enum:qpu_pack_mul
QPU_PACK_MUL_8B	vc4/vc4_qpu_defines.h	/^        QPU_PACK_MUL_8B,$/;"	e	enum:qpu_pack_mul
QPU_PACK_MUL_8C	vc4/vc4_qpu_defines.h	/^        QPU_PACK_MUL_8C,$/;"	e	enum:qpu_pack_mul
QPU_PACK_MUL_8D	vc4/vc4_qpu_defines.h	/^        QPU_PACK_MUL_8D,$/;"	e	enum:qpu_pack_mul
QPU_PACK_MUL_NOP	vc4/vc4_qpu_defines.h	/^        QPU_PACK_MUL_NOP,$/;"	e	enum:qpu_pack_mul
QPU_PACK_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_PACK_SHIFT /;"	d
QPU_PM	vc4/vc4_qpu_defines.h	/^#define QPU_PM /;"	d
QPU_RADDR_A_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_RADDR_A_MASK /;"	d
QPU_RADDR_A_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_RADDR_A_SHIFT /;"	d
QPU_RADDR_B_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_RADDR_B_MASK /;"	d
QPU_RADDR_B_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_RADDR_B_SHIFT /;"	d
QPU_R_ELEM_QPU	vc4/vc4_qpu_defines.h	/^        QPU_R_ELEM_QPU = 38,$/;"	e	enum:qpu_raddr
QPU_R_FRAG_PAYLOAD_ZW	vc4/vc4_qpu_defines.h	/^        QPU_R_FRAG_PAYLOAD_ZW = 15, \/* W for A file, Z for B file *\/$/;"	e	enum:qpu_raddr
QPU_R_MS_REV_FLAGS	vc4/vc4_qpu_defines.h	/^        QPU_R_MS_REV_FLAGS = 42,$/;"	e	enum:qpu_raddr
QPU_R_MUTEX_ACQUIRE	vc4/vc4_qpu_defines.h	/^        QPU_R_MUTEX_ACQUIRE,$/;"	e	enum:qpu_raddr
QPU_R_NOP	vc4/vc4_qpu_defines.h	/^        QPU_R_NOP,$/;"	e	enum:qpu_raddr
QPU_R_UNIF	vc4/vc4_qpu_defines.h	/^        QPU_R_UNIF = 32,$/;"	e	enum:qpu_raddr
QPU_R_VARY	vc4/vc4_qpu_defines.h	/^        QPU_R_VARY = 35,$/;"	e	enum:qpu_raddr
QPU_R_VPM	vc4/vc4_qpu_defines.h	/^        QPU_R_VPM = 48,$/;"	e	enum:qpu_raddr
QPU_R_VPM_LD_BUSY	vc4/vc4_qpu_defines.h	/^        QPU_R_VPM_LD_BUSY,$/;"	e	enum:qpu_raddr
QPU_R_VPM_LD_WAIT	vc4/vc4_qpu_defines.h	/^        QPU_R_VPM_LD_WAIT,$/;"	e	enum:qpu_raddr
QPU_R_XY_PIXEL_COORD	vc4/vc4_qpu_defines.h	/^        QPU_R_XY_PIXEL_COORD = 41,$/;"	e	enum:qpu_raddr
QPU_SET_FIELD	vc4/vc4_qpu_defines.h	/^#define QPU_SET_FIELD(/;"	d
QPU_SF	vc4/vc4_qpu_defines.h	/^#define QPU_SF /;"	d
QPU_SIG_ALPHA_MASK_LOAD	vc4/vc4_qpu_defines.h	/^        QPU_SIG_ALPHA_MASK_LOAD,$/;"	e	enum:qpu_sig_bits
QPU_SIG_BRANCH	vc4/vc4_qpu_defines.h	/^        QPU_SIG_BRANCH$/;"	e	enum:qpu_sig_bits
QPU_SIG_COLOR_LOAD	vc4/vc4_qpu_defines.h	/^        QPU_SIG_COLOR_LOAD,$/;"	e	enum:qpu_sig_bits
QPU_SIG_COLOR_LOAD_END	vc4/vc4_qpu_defines.h	/^        QPU_SIG_COLOR_LOAD_END,$/;"	e	enum:qpu_sig_bits
QPU_SIG_COVERAGE_LOAD	vc4/vc4_qpu_defines.h	/^        QPU_SIG_COVERAGE_LOAD,$/;"	e	enum:qpu_sig_bits
QPU_SIG_LAST_THREAD_SWITCH	vc4/vc4_qpu_defines.h	/^        QPU_SIG_LAST_THREAD_SWITCH,$/;"	e	enum:qpu_sig_bits
QPU_SIG_LOAD_IMM	vc4/vc4_qpu_defines.h	/^        QPU_SIG_LOAD_IMM,$/;"	e	enum:qpu_sig_bits
QPU_SIG_LOAD_TMU0	vc4/vc4_qpu_defines.h	/^        QPU_SIG_LOAD_TMU0,$/;"	e	enum:qpu_sig_bits
QPU_SIG_LOAD_TMU1	vc4/vc4_qpu_defines.h	/^        QPU_SIG_LOAD_TMU1,$/;"	e	enum:qpu_sig_bits
QPU_SIG_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_SIG_MASK /;"	d
QPU_SIG_NONE	vc4/vc4_qpu_defines.h	/^        QPU_SIG_NONE,$/;"	e	enum:qpu_sig_bits
QPU_SIG_PROG_END	vc4/vc4_qpu_defines.h	/^        QPU_SIG_PROG_END,$/;"	e	enum:qpu_sig_bits
QPU_SIG_SCOREBOARD_UNLOCK	vc4/vc4_qpu_defines.h	/^        QPU_SIG_SCOREBOARD_UNLOCK,$/;"	e	enum:qpu_sig_bits
QPU_SIG_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_SIG_SHIFT /;"	d
QPU_SIG_SMALL_IMM	vc4/vc4_qpu_defines.h	/^        QPU_SIG_SMALL_IMM,$/;"	e	enum:qpu_sig_bits
QPU_SIG_SW_BREAKPOINT	vc4/vc4_qpu_defines.h	/^        QPU_SIG_SW_BREAKPOINT,$/;"	e	enum:qpu_sig_bits
QPU_SIG_THREAD_SWITCH	vc4/vc4_qpu_defines.h	/^        QPU_SIG_THREAD_SWITCH,$/;"	e	enum:qpu_sig_bits
QPU_SIG_WAIT_FOR_SCOREBOARD	vc4/vc4_qpu_defines.h	/^        QPU_SIG_WAIT_FOR_SCOREBOARD,$/;"	e	enum:qpu_sig_bits
QPU_SMALL_IMM_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_SMALL_IMM_MASK /;"	d
QPU_SMALL_IMM_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_SMALL_IMM_SHIFT /;"	d
QPU_UNPACK_16A	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_16A,$/;"	e	enum:qpu_unpack
QPU_UNPACK_16B	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_16B,$/;"	e	enum:qpu_unpack
QPU_UNPACK_8A	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_8A,$/;"	e	enum:qpu_unpack
QPU_UNPACK_8B	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_8B,$/;"	e	enum:qpu_unpack
QPU_UNPACK_8C	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_8C,$/;"	e	enum:qpu_unpack
QPU_UNPACK_8D	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_8D,$/;"	e	enum:qpu_unpack
QPU_UNPACK_8D_REP	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_8D_REP,$/;"	e	enum:qpu_unpack
QPU_UNPACK_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_UNPACK_MASK /;"	d
QPU_UNPACK_NOP	vc4/vc4_qpu_defines.h	/^        QPU_UNPACK_NOP,$/;"	e	enum:qpu_unpack
QPU_UNPACK_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_UNPACK_SHIFT /;"	d
QPU_UPDATE_FIELD	vc4/vc4_qpu_defines.h	/^#define QPU_UPDATE_FIELD(/;"	d
QPU_WADDR_ADD_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_WADDR_ADD_MASK /;"	d
QPU_WADDR_ADD_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_WADDR_ADD_SHIFT /;"	d
QPU_WADDR_MUL_MASK	vc4/vc4_qpu_defines.h	/^#define QPU_WADDR_MUL_MASK /;"	d
QPU_WADDR_MUL_SHIFT	vc4/vc4_qpu_defines.h	/^#define QPU_WADDR_MUL_SHIFT /;"	d
QPU_WS	vc4/vc4_qpu_defines.h	/^#define QPU_WS /;"	d
QPU_W_ACC0	vc4/vc4_qpu_defines.h	/^        QPU_W_ACC0 = 32, \/* aka r0 *\/$/;"	e	enum:qpu_waddr
QPU_W_ACC1	vc4/vc4_qpu_defines.h	/^        QPU_W_ACC1,$/;"	e	enum:qpu_waddr
QPU_W_ACC2	vc4/vc4_qpu_defines.h	/^        QPU_W_ACC2,$/;"	e	enum:qpu_waddr
QPU_W_ACC3	vc4/vc4_qpu_defines.h	/^        QPU_W_ACC3,$/;"	e	enum:qpu_waddr
QPU_W_ACC5	vc4/vc4_qpu_defines.h	/^        QPU_W_ACC5,$/;"	e	enum:qpu_waddr
QPU_W_HOST_INT	vc4/vc4_qpu_defines.h	/^        QPU_W_HOST_INT,$/;"	e	enum:qpu_waddr
QPU_W_MS_FLAGS	vc4/vc4_qpu_defines.h	/^        QPU_W_MS_FLAGS = 42,$/;"	e	enum:qpu_waddr
QPU_W_MUTEX_RELEASE	vc4/vc4_qpu_defines.h	/^        QPU_W_MUTEX_RELEASE,$/;"	e	enum:qpu_waddr
QPU_W_NOP	vc4/vc4_qpu_defines.h	/^        QPU_W_NOP,$/;"	e	enum:qpu_waddr
QPU_W_QUAD_XY	vc4/vc4_qpu_defines.h	/^        QPU_W_QUAD_XY, \/* X for regfile a, Y for regfile b *\/$/;"	e	enum:qpu_waddr
QPU_W_REV_FLAG	vc4/vc4_qpu_defines.h	/^        QPU_W_REV_FLAG = 42,$/;"	e	enum:qpu_waddr
QPU_W_SFU_EXP	vc4/vc4_qpu_defines.h	/^        QPU_W_SFU_EXP,$/;"	e	enum:qpu_waddr
QPU_W_SFU_LOG	vc4/vc4_qpu_defines.h	/^        QPU_W_SFU_LOG,$/;"	e	enum:qpu_waddr
QPU_W_SFU_RECIP	vc4/vc4_qpu_defines.h	/^        QPU_W_SFU_RECIP,$/;"	e	enum:qpu_waddr
QPU_W_SFU_RECIPSQRT	vc4/vc4_qpu_defines.h	/^        QPU_W_SFU_RECIPSQRT,$/;"	e	enum:qpu_waddr
QPU_W_TLB_ALPHA_MASK	vc4/vc4_qpu_defines.h	/^        QPU_W_TLB_ALPHA_MASK,$/;"	e	enum:qpu_waddr
QPU_W_TLB_COLOR_ALL	vc4/vc4_qpu_defines.h	/^        QPU_W_TLB_COLOR_ALL,$/;"	e	enum:qpu_waddr
QPU_W_TLB_COLOR_MS	vc4/vc4_qpu_defines.h	/^        QPU_W_TLB_COLOR_MS,$/;"	e	enum:qpu_waddr
QPU_W_TLB_STENCIL_SETUP	vc4/vc4_qpu_defines.h	/^        QPU_W_TLB_STENCIL_SETUP = 43,$/;"	e	enum:qpu_waddr
QPU_W_TLB_Z	vc4/vc4_qpu_defines.h	/^        QPU_W_TLB_Z,$/;"	e	enum:qpu_waddr
QPU_W_TMU0_B	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU0_B,$/;"	e	enum:qpu_waddr
QPU_W_TMU0_R	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU0_R,$/;"	e	enum:qpu_waddr
QPU_W_TMU0_S	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU0_S,$/;"	e	enum:qpu_waddr
QPU_W_TMU0_T	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU0_T,$/;"	e	enum:qpu_waddr
QPU_W_TMU1_B	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU1_B,$/;"	e	enum:qpu_waddr
QPU_W_TMU1_R	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU1_R,$/;"	e	enum:qpu_waddr
QPU_W_TMU1_S	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU1_S,$/;"	e	enum:qpu_waddr
QPU_W_TMU1_T	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU1_T,$/;"	e	enum:qpu_waddr
QPU_W_TMU_NOSWAP	vc4/vc4_qpu_defines.h	/^        QPU_W_TMU_NOSWAP,$/;"	e	enum:qpu_waddr
QPU_W_UNIFORMS_ADDRESS	vc4/vc4_qpu_defines.h	/^        QPU_W_UNIFORMS_ADDRESS,$/;"	e	enum:qpu_waddr
QPU_W_VPM	vc4/vc4_qpu_defines.h	/^        QPU_W_VPM,$/;"	e	enum:qpu_waddr
QPU_W_VPMVCD_SETUP	vc4/vc4_qpu_defines.h	/^        QPU_W_VPMVCD_SETUP, \/* LD for regfile a, ST for regfile b *\/$/;"	e	enum:qpu_waddr
QPU_W_VPM_ADDR	vc4/vc4_qpu_defines.h	/^        QPU_W_VPM_ADDR, \/* LD for regfile a, ST for regfile b *\/$/;"	e	enum:qpu_waddr
QXL_DRM_H	include/drm/qxl_drm.h	/^#define QXL_DRM_H$/;"	d
QXL_GEM_DOMAIN_CPU	include/drm/qxl_drm.h	/^#define QXL_GEM_DOMAIN_CPU /;"	d
QXL_GEM_DOMAIN_SURFACE	include/drm/qxl_drm.h	/^#define QXL_GEM_DOMAIN_SURFACE /;"	d
QXL_GEM_DOMAIN_VRAM	include/drm/qxl_drm.h	/^#define QXL_GEM_DOMAIN_VRAM /;"	d
QXL_PARAM_MAX_RELOCS	include/drm/qxl_drm.h	/^#define QXL_PARAM_MAX_RELOCS /;"	d
QXL_PARAM_NUM_SURFACES	include/drm/qxl_drm.h	/^#define QXL_PARAM_NUM_SURFACES /;"	d
QXL_RELOC_TYPE_BO	include/drm/qxl_drm.h	/^#define QXL_RELOC_TYPE_BO /;"	d
QXL_RELOC_TYPE_SURF	include/drm/qxl_drm.h	/^#define QXL_RELOC_TYPE_SURF /;"	d
R128_AGP_TEX_HEAP	include/drm/r128_drm.h	/^#define R128_AGP_TEX_HEAP	/;"	d
R128_BACK	include/drm/r128_drm.h	/^#define R128_BACK	/;"	d
R128_BUFFER_SIZE	include/drm/r128_drm.h	/^#define R128_BUFFER_SIZE	/;"	d
R128_CLEANUP_CCE	include/drm/r128_drm.h	/^		R128_CLEANUP_CCE = 0x02$/;"	e	enum:drm_r128_init::__anon7d0121cf0303
R128_CLEANUP_FULLSCREEN	include/drm/r128_drm.h	/^		R128_CLEANUP_FULLSCREEN = 0x02$/;"	e	enum:drm_r128_fullscreen::__anon7d0121cf0503
R128_DEPTH	include/drm/r128_drm.h	/^#define R128_DEPTH	/;"	d
R128_FRONT	include/drm/r128_drm.h	/^#define R128_FRONT	/;"	d
R128_HOSTDATA_BLIT_OFFSET	include/drm/r128_drm.h	/^#define R128_HOSTDATA_BLIT_OFFSET	/;"	d
R128_INDEX_PRIM_OFFSET	include/drm/r128_drm.h	/^#define R128_INDEX_PRIM_OFFSET	/;"	d
R128_INIT_CCE	include/drm/r128_drm.h	/^		R128_INIT_CCE = 0x01,$/;"	e	enum:drm_r128_init::__anon7d0121cf0303
R128_INIT_FULLSCREEN	include/drm/r128_drm.h	/^		R128_INIT_FULLSCREEN = 0x01,$/;"	e	enum:drm_r128_fullscreen::__anon7d0121cf0503
R128_LINES	include/drm/r128_drm.h	/^#define R128_LINES	/;"	d
R128_LINE_STRIP	include/drm/r128_drm.h	/^#define R128_LINE_STRIP	/;"	d
R128_LOCAL_TEX_HEAP	include/drm/r128_drm.h	/^#define R128_LOCAL_TEX_HEAP	/;"	d
R128_LOG_TEX_GRANULARITY	include/drm/r128_drm.h	/^#define R128_LOG_TEX_GRANULARITY	/;"	d
R128_MAX_TEXTURE_LEVELS	include/drm/r128_drm.h	/^#define R128_MAX_TEXTURE_LEVELS	/;"	d
R128_MAX_TEXTURE_UNITS	include/drm/r128_drm.h	/^#define R128_MAX_TEXTURE_UNITS	/;"	d
R128_NR_CONTEXT_REGS	include/drm/r128_drm.h	/^#define R128_NR_CONTEXT_REGS	/;"	d
R128_NR_SAREA_CLIPRECTS	include/drm/r128_drm.h	/^#define R128_NR_SAREA_CLIPRECTS	/;"	d
R128_NR_TEX_HEAPS	include/drm/r128_drm.h	/^#define R128_NR_TEX_HEAPS	/;"	d
R128_NR_TEX_REGIONS	include/drm/r128_drm.h	/^#define R128_NR_TEX_REGIONS	/;"	d
R128_PARAM_IRQ_NR	include/drm/r128_drm.h	/^#define R128_PARAM_IRQ_NR /;"	d
R128_POINTS	include/drm/r128_drm.h	/^#define R128_POINTS	/;"	d
R128_READ_PIXELS	include/drm/r128_drm.h	/^		R128_READ_PIXELS = 0x04$/;"	e	enum:drm_r128_depth::__anon7d0121cf0403
R128_READ_SPAN	include/drm/r128_drm.h	/^		R128_READ_SPAN = 0x03,$/;"	e	enum:drm_r128_depth::__anon7d0121cf0403
R128_REQUIRE_QUIESCENCE	include/drm/r128_drm.h	/^#define R128_REQUIRE_QUIESCENCE	/;"	d
R128_TRIANGLES	include/drm/r128_drm.h	/^#define R128_TRIANGLES	/;"	d
R128_TRIANGLE_FAN	include/drm/r128_drm.h	/^#define R128_TRIANGLE_FAN	/;"	d
R128_TRIANGLE_STRIP	include/drm/r128_drm.h	/^#define R128_TRIANGLE_STRIP	/;"	d
R128_UPLOAD_ALL	include/drm/r128_drm.h	/^#define R128_UPLOAD_ALL	/;"	d
R128_UPLOAD_CLIPRECTS	include/drm/r128_drm.h	/^#define R128_UPLOAD_CLIPRECTS	/;"	d
R128_UPLOAD_CONTEXT	include/drm/r128_drm.h	/^#define R128_UPLOAD_CONTEXT	/;"	d
R128_UPLOAD_CORE	include/drm/r128_drm.h	/^#define R128_UPLOAD_CORE	/;"	d
R128_UPLOAD_MASKS	include/drm/r128_drm.h	/^#define R128_UPLOAD_MASKS	/;"	d
R128_UPLOAD_SETUP	include/drm/r128_drm.h	/^#define R128_UPLOAD_SETUP	/;"	d
R128_UPLOAD_TEX0	include/drm/r128_drm.h	/^#define R128_UPLOAD_TEX0	/;"	d
R128_UPLOAD_TEX0IMAGES	include/drm/r128_drm.h	/^#define R128_UPLOAD_TEX0IMAGES	/;"	d
R128_UPLOAD_TEX1	include/drm/r128_drm.h	/^#define R128_UPLOAD_TEX1	/;"	d
R128_UPLOAD_TEX1IMAGES	include/drm/r128_drm.h	/^#define R128_UPLOAD_TEX1IMAGES	/;"	d
R128_UPLOAD_WINDOW	include/drm/r128_drm.h	/^#define R128_UPLOAD_WINDOW	/;"	d
R128_WRITE_PIXELS	include/drm/r128_drm.h	/^		R128_WRITE_PIXELS = 0x02,$/;"	e	enum:drm_r128_depth::__anon7d0121cf0403
R128_WRITE_SPAN	include/drm/r128_drm.h	/^		R128_WRITE_SPAN = 0x01,$/;"	e	enum:drm_r128_depth::__anon7d0121cf0403
R200_EMIT_ATF_TFACTOR	include/drm/radeon_drm.h	/^#define R200_EMIT_ATF_TFACTOR /;"	d
R200_EMIT_MATRIX_SELECT_0	include/drm/radeon_drm.h	/^#define R200_EMIT_MATRIX_SELECT_0 /;"	d
R200_EMIT_OUTPUT_VTX_COMP_SEL	include/drm/radeon_drm.h	/^#define R200_EMIT_OUTPUT_VTX_COMP_SEL /;"	d
R200_EMIT_PP_AFS_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_AFS_0 /;"	d
R200_EMIT_PP_AFS_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_AFS_1 /;"	d
R200_EMIT_PP_CNTL_X	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CNTL_X /;"	d
R200_EMIT_PP_CUBIC_FACES_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_FACES_0 /;"	d
R200_EMIT_PP_CUBIC_FACES_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_FACES_1 /;"	d
R200_EMIT_PP_CUBIC_FACES_2	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_FACES_2 /;"	d
R200_EMIT_PP_CUBIC_FACES_3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_FACES_3 /;"	d
R200_EMIT_PP_CUBIC_FACES_4	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_FACES_4 /;"	d
R200_EMIT_PP_CUBIC_FACES_5	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_FACES_5 /;"	d
R200_EMIT_PP_CUBIC_OFFSETS_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_OFFSETS_0 /;"	d
R200_EMIT_PP_CUBIC_OFFSETS_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_OFFSETS_1 /;"	d
R200_EMIT_PP_CUBIC_OFFSETS_2	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_OFFSETS_2 /;"	d
R200_EMIT_PP_CUBIC_OFFSETS_3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_OFFSETS_3 /;"	d
R200_EMIT_PP_CUBIC_OFFSETS_4	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_OFFSETS_4 /;"	d
R200_EMIT_PP_CUBIC_OFFSETS_5	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_CUBIC_OFFSETS_5 /;"	d
R200_EMIT_PP_TAM_DEBUG3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TAM_DEBUG3 /;"	d
R200_EMIT_PP_TRI_PERF_CNTL	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TRI_PERF_CNTL /;"	d
R200_EMIT_PP_TXCBLEND_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_0 /;"	d
R200_EMIT_PP_TXCBLEND_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_1 /;"	d
R200_EMIT_PP_TXCBLEND_2	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_2 /;"	d
R200_EMIT_PP_TXCBLEND_3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_3 /;"	d
R200_EMIT_PP_TXCBLEND_4	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_4 /;"	d
R200_EMIT_PP_TXCBLEND_5	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_5 /;"	d
R200_EMIT_PP_TXCBLEND_6	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_6 /;"	d
R200_EMIT_PP_TXCBLEND_7	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCBLEND_7 /;"	d
R200_EMIT_PP_TXCTLALL_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCTLALL_0 /;"	d
R200_EMIT_PP_TXCTLALL_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCTLALL_1 /;"	d
R200_EMIT_PP_TXCTLALL_2	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCTLALL_2 /;"	d
R200_EMIT_PP_TXCTLALL_3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCTLALL_3 /;"	d
R200_EMIT_PP_TXCTLALL_4	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCTLALL_4 /;"	d
R200_EMIT_PP_TXCTLALL_5	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXCTLALL_5 /;"	d
R200_EMIT_PP_TXFILTER_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXFILTER_0 /;"	d
R200_EMIT_PP_TXFILTER_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXFILTER_1 /;"	d
R200_EMIT_PP_TXFILTER_2	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXFILTER_2 /;"	d
R200_EMIT_PP_TXFILTER_3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXFILTER_3 /;"	d
R200_EMIT_PP_TXFILTER_4	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXFILTER_4 /;"	d
R200_EMIT_PP_TXFILTER_5	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXFILTER_5 /;"	d
R200_EMIT_PP_TXOFFSET_0	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXOFFSET_0 /;"	d
R200_EMIT_PP_TXOFFSET_1	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXOFFSET_1 /;"	d
R200_EMIT_PP_TXOFFSET_2	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXOFFSET_2 /;"	d
R200_EMIT_PP_TXOFFSET_3	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXOFFSET_3 /;"	d
R200_EMIT_PP_TXOFFSET_4	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXOFFSET_4 /;"	d
R200_EMIT_PP_TXOFFSET_5	include/drm/radeon_drm.h	/^#define R200_EMIT_PP_TXOFFSET_5 /;"	d
R200_EMIT_RB3D_BLENDCOLOR	include/drm/radeon_drm.h	/^#define R200_EMIT_RB3D_BLENDCOLOR /;"	d
R200_EMIT_RB3D_DEPTHXY_OFFSET	include/drm/radeon_drm.h	/^#define R200_EMIT_RB3D_DEPTHXY_OFFSET /;"	d
R200_EMIT_RE_AUX_SCISSOR_CNTL	include/drm/radeon_drm.h	/^#define R200_EMIT_RE_AUX_SCISSOR_CNTL /;"	d
R200_EMIT_RE_POINTSIZE	include/drm/radeon_drm.h	/^#define R200_EMIT_RE_POINTSIZE /;"	d
R200_EMIT_RE_SCISSOR_TL_0	include/drm/radeon_drm.h	/^#define R200_EMIT_RE_SCISSOR_TL_0 /;"	d
R200_EMIT_RE_SCISSOR_TL_1	include/drm/radeon_drm.h	/^#define R200_EMIT_RE_SCISSOR_TL_1 /;"	d
R200_EMIT_RE_SCISSOR_TL_2	include/drm/radeon_drm.h	/^#define R200_EMIT_RE_SCISSOR_TL_2 /;"	d
R200_EMIT_SE_VAP_CNTL_STATUS	include/drm/radeon_drm.h	/^#define R200_EMIT_SE_VAP_CNTL_STATUS /;"	d
R200_EMIT_SE_VTX_STATE_CNTL	include/drm/radeon_drm.h	/^#define R200_EMIT_SE_VTX_STATE_CNTL /;"	d
R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0	include/drm/radeon_drm.h	/^#define R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0 /;"	d
R200_EMIT_TCL_LIGHT_MODEL_CTL_0	include/drm/radeon_drm.h	/^#define R200_EMIT_TCL_LIGHT_MODEL_CTL_0 /;"	d
R200_EMIT_TCL_POINT_SPRITE_CNTL	include/drm/radeon_drm.h	/^#define R200_EMIT_TCL_POINT_SPRITE_CNTL /;"	d
R200_EMIT_TCL_UCP_VERT_BLEND_CTL	include/drm/radeon_drm.h	/^#define R200_EMIT_TCL_UCP_VERT_BLEND_CTL /;"	d
R200_EMIT_TEX_PROC_CTL_2	include/drm/radeon_drm.h	/^#define R200_EMIT_TEX_PROC_CTL_2 /;"	d
R200_EMIT_TFACTOR_0	include/drm/radeon_drm.h	/^#define R200_EMIT_TFACTOR_0 /;"	d
R200_EMIT_VAP_CTL	include/drm/radeon_drm.h	/^#define R200_EMIT_VAP_CTL /;"	d
R200_EMIT_VAP_PVS_CNTL	include/drm/radeon_drm.h	/^#define R200_EMIT_VAP_PVS_CNTL /;"	d
R200_EMIT_VTE_CNTL	include/drm/radeon_drm.h	/^#define R200_EMIT_VTE_CNTL /;"	d
R200_EMIT_VTX_FMT_0	include/drm/radeon_drm.h	/^#define R200_EMIT_VTX_FMT_0 /;"	d
R300_CMD_CP_DELAY	include/drm/radeon_drm.h	/^#define R300_CMD_CP_DELAY	/;"	d
R300_CMD_DMA_DISCARD	include/drm/radeon_drm.h	/^#define R300_CMD_DMA_DISCARD	/;"	d
R300_CMD_END3D	include/drm/radeon_drm.h	/^#define R300_CMD_END3D	/;"	d
R300_CMD_PACKET0	include/drm/radeon_drm.h	/^#define R300_CMD_PACKET0	/;"	d
R300_CMD_PACKET3	include/drm/radeon_drm.h	/^#define R300_CMD_PACKET3	/;"	d
R300_CMD_PACKET3_CLEAR	include/drm/radeon_drm.h	/^#define R300_CMD_PACKET3_CLEAR	/;"	d
R300_CMD_PACKET3_RAW	include/drm/radeon_drm.h	/^#define R300_CMD_PACKET3_RAW	/;"	d
R300_CMD_R500FP	include/drm/radeon_drm.h	/^#define R300_CMD_R500FP /;"	d
R300_CMD_SCRATCH	include/drm/radeon_drm.h	/^#define R300_CMD_SCRATCH	/;"	d
R300_CMD_VPU	include/drm/radeon_drm.h	/^#define R300_CMD_VPU	/;"	d
R300_CMD_WAIT	include/drm/radeon_drm.h	/^#define R300_CMD_WAIT	/;"	d
R300_NEW_WAIT_2D_2D_CLEAN	include/drm/radeon_drm.h	/^#	define R300_NEW_WAIT_2D_2D_CLEAN	/;"	d
R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN	include/drm/radeon_drm.h	/^#	define R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN	/;"	d
R300_NEW_WAIT_2D_3D	include/drm/radeon_drm.h	/^#	define R300_NEW_WAIT_2D_3D	/;"	d
R300_NEW_WAIT_3D_3D_CLEAN	include/drm/radeon_drm.h	/^#	define R300_NEW_WAIT_3D_3D_CLEAN	/;"	d
R300_WAIT_2D	include/drm/radeon_drm.h	/^#	define R300_WAIT_2D	/;"	d
R300_WAIT_2D_CLEAN	include/drm/radeon_drm.h	/^#	define R300_WAIT_2D_CLEAN	/;"	d
R300_WAIT_3D	include/drm/radeon_drm.h	/^#	define R300_WAIT_3D	/;"	d
R300_WAIT_3D_CLEAN	include/drm/radeon_drm.h	/^#	define R300_WAIT_3D_CLEAN	/;"	d
R500FP_CONSTANT_CLAMP	include/drm/radeon_drm.h	/^#define R500FP_CONSTANT_CLAMP /;"	d
R500FP_CONSTANT_TYPE	include/drm/radeon_drm.h	/^#define R500FP_CONSTANT_TYPE /;"	d
R600_SCRATCH_REG_OFFSET	include/drm/radeon_drm.h	/^#define R600_SCRATCH_REG_OFFSET /;"	d
RADEON_BACK	include/drm/radeon_drm.h	/^#define RADEON_BACK	/;"	d
RADEON_BO_FLAGS_MACRO_TILE	radeon/radeon_bo.h	/^#define RADEON_BO_FLAGS_MACRO_TILE /;"	d
RADEON_BO_FLAGS_MICRO_TILE	radeon/radeon_bo.h	/^#define RADEON_BO_FLAGS_MICRO_TILE /;"	d
RADEON_BO_FLAGS_MICRO_TILE_SQUARE	radeon/radeon_bo.h	/^#define RADEON_BO_FLAGS_MICRO_TILE_SQUARE /;"	d
RADEON_BO_GEM_H	radeon/radeon_bo_gem.h	/^#define RADEON_BO_GEM_H$/;"	d
RADEON_BO_H	radeon/radeon_bo.h	/^#define RADEON_BO_H$/;"	d
RADEON_BO_INT	radeon/radeon_bo_int.h	/^#define RADEON_BO_INT$/;"	d
RADEON_BUFFER_SIZE	include/drm/radeon_drm.h	/^#define RADEON_BUFFER_SIZE	/;"	d
RADEON_CARD_AGP	include/drm/radeon_drm.h	/^#define RADEON_CARD_AGP /;"	d
RADEON_CARD_PCI	include/drm/radeon_drm.h	/^#define RADEON_CARD_PCI /;"	d
RADEON_CARD_PCIE	include/drm/radeon_drm.h	/^#define RADEON_CARD_PCIE /;"	d
RADEON_CHUNK_ID_CONST_IB	include/drm/radeon_drm.h	/^#define RADEON_CHUNK_ID_CONST_IB	/;"	d
RADEON_CHUNK_ID_FLAGS	include/drm/radeon_drm.h	/^#define RADEON_CHUNK_ID_FLAGS	/;"	d
RADEON_CHUNK_ID_IB	include/drm/radeon_drm.h	/^#define RADEON_CHUNK_ID_IB	/;"	d
RADEON_CHUNK_ID_RELOCS	include/drm/radeon_drm.h	/^#define RADEON_CHUNK_ID_RELOCS	/;"	d
RADEON_CLEANUP_CP	include/drm/radeon_drm.h	/^		RADEON_CLEANUP_CP = 0x02,$/;"	e	enum:drm_radeon_init::__anona03735db1a03
RADEON_CLEANUP_FULLSCREEN	include/drm/radeon_drm.h	/^		RADEON_CLEANUP_FULLSCREEN = 0x02$/;"	e	enum:drm_radeon_fullscreen::__anona03735db1b03
RADEON_CLEAR_FASTZ	include/drm/radeon_drm.h	/^#define RADEON_CLEAR_FASTZ	/;"	d
RADEON_CMD_DMA_DISCARD	include/drm/radeon_drm.h	/^#define RADEON_CMD_DMA_DISCARD /;"	d
RADEON_CMD_PACKET	include/drm/radeon_drm.h	/^#define RADEON_CMD_PACKET /;"	d
RADEON_CMD_PACKET3	include/drm/radeon_drm.h	/^#define RADEON_CMD_PACKET3 /;"	d
RADEON_CMD_PACKET3_CLIP	include/drm/radeon_drm.h	/^#define RADEON_CMD_PACKET3_CLIP /;"	d
RADEON_CMD_SCALARS	include/drm/radeon_drm.h	/^#define RADEON_CMD_SCALARS /;"	d
RADEON_CMD_SCALARS2	include/drm/radeon_drm.h	/^#define RADEON_CMD_SCALARS2 /;"	d
RADEON_CMD_VECLINEAR	include/drm/radeon_drm.h	/^#define RADEON_CMD_VECLINEAR	/;"	d
RADEON_CMD_VECTORS	include/drm/radeon_drm.h	/^#define RADEON_CMD_VECTORS /;"	d
RADEON_CMD_WAIT	include/drm/radeon_drm.h	/^#define RADEON_CMD_WAIT /;"	d
RADEON_CS_END_OF_FRAME	include/drm/radeon_drm.h	/^#define RADEON_CS_END_OF_FRAME /;"	d
RADEON_CS_GEM_H	radeon/radeon_cs_gem.h	/^#define RADEON_CS_GEM_H$/;"	d
RADEON_CS_H	radeon/radeon_cs.h	/^#define RADEON_CS_H$/;"	d
RADEON_CS_KEEP_TILING_FLAGS	include/drm/radeon_drm.h	/^#define RADEON_CS_KEEP_TILING_FLAGS /;"	d
RADEON_CS_RING_COMPUTE	include/drm/radeon_drm.h	/^#define RADEON_CS_RING_COMPUTE /;"	d
RADEON_CS_RING_DMA	include/drm/radeon_drm.h	/^#define RADEON_CS_RING_DMA /;"	d
RADEON_CS_RING_GFX	include/drm/radeon_drm.h	/^#define RADEON_CS_RING_GFX /;"	d
RADEON_CS_RING_UVD	include/drm/radeon_drm.h	/^#define RADEON_CS_RING_UVD /;"	d
RADEON_CS_RING_VCE	include/drm/radeon_drm.h	/^#define RADEON_CS_RING_VCE /;"	d
RADEON_CS_SPACE_FLUSH	radeon/radeon_cs.h	/^#define RADEON_CS_SPACE_FLUSH /;"	d
RADEON_CS_SPACE_OK	radeon/radeon_cs.h	/^#define RADEON_CS_SPACE_OK /;"	d
RADEON_CS_SPACE_OP_TO_BIG	radeon/radeon_cs.h	/^#define RADEON_CS_SPACE_OP_TO_BIG /;"	d
RADEON_CS_USE_VM	include/drm/radeon_drm.h	/^#define RADEON_CS_USE_VM /;"	d
RADEON_DEPTH	include/drm/radeon_drm.h	/^#define RADEON_DEPTH	/;"	d
RADEON_EMIT_PP_BORDER_COLOR_0	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_BORDER_COLOR_0 /;"	d
RADEON_EMIT_PP_BORDER_COLOR_1	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_BORDER_COLOR_1 /;"	d
RADEON_EMIT_PP_BORDER_COLOR_2	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_BORDER_COLOR_2 /;"	d
RADEON_EMIT_PP_CNTL	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CNTL /;"	d
RADEON_EMIT_PP_CUBIC_FACES_0	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CUBIC_FACES_0 /;"	d
RADEON_EMIT_PP_CUBIC_FACES_1	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CUBIC_FACES_1 /;"	d
RADEON_EMIT_PP_CUBIC_FACES_2	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CUBIC_FACES_2 /;"	d
RADEON_EMIT_PP_CUBIC_OFFSETS_T0	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CUBIC_OFFSETS_T0 /;"	d
RADEON_EMIT_PP_CUBIC_OFFSETS_T1	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CUBIC_OFFSETS_T1 /;"	d
RADEON_EMIT_PP_CUBIC_OFFSETS_T2	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_CUBIC_OFFSETS_T2 /;"	d
RADEON_EMIT_PP_LUM_MATRIX	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_LUM_MATRIX /;"	d
RADEON_EMIT_PP_MISC	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_MISC /;"	d
RADEON_EMIT_PP_ROT_MATRIX_0	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_ROT_MATRIX_0 /;"	d
RADEON_EMIT_PP_TEX_SIZE_0	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_TEX_SIZE_0 /;"	d
RADEON_EMIT_PP_TEX_SIZE_1	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_TEX_SIZE_1 /;"	d
RADEON_EMIT_PP_TEX_SIZE_2	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_TEX_SIZE_2 /;"	d
RADEON_EMIT_PP_TXFILTER_0	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_TXFILTER_0 /;"	d
RADEON_EMIT_PP_TXFILTER_1	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_TXFILTER_1 /;"	d
RADEON_EMIT_PP_TXFILTER_2	include/drm/radeon_drm.h	/^#define RADEON_EMIT_PP_TXFILTER_2 /;"	d
RADEON_EMIT_RB3D_COLORPITCH	include/drm/radeon_drm.h	/^#define RADEON_EMIT_RB3D_COLORPITCH /;"	d
RADEON_EMIT_RB3D_STENCILREFMASK	include/drm/radeon_drm.h	/^#define RADEON_EMIT_RB3D_STENCILREFMASK /;"	d
RADEON_EMIT_RE_LINE_PATTERN	include/drm/radeon_drm.h	/^#define RADEON_EMIT_RE_LINE_PATTERN /;"	d
RADEON_EMIT_RE_MISC	include/drm/radeon_drm.h	/^#define RADEON_EMIT_RE_MISC /;"	d
RADEON_EMIT_SE_CNTL	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_CNTL /;"	d
RADEON_EMIT_SE_CNTL_STATUS	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_CNTL_STATUS /;"	d
RADEON_EMIT_SE_LINE_WIDTH	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_LINE_WIDTH /;"	d
RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED /;"	d
RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT /;"	d
RADEON_EMIT_SE_VPORT_XSCALE	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_VPORT_XSCALE /;"	d
RADEON_EMIT_SE_ZBIAS_FACTOR	include/drm/radeon_drm.h	/^#define RADEON_EMIT_SE_ZBIAS_FACTOR /;"	d
RADEON_FRONT	include/drm/radeon_drm.h	/^#define RADEON_FRONT	/;"	d
RADEON_GART_TEX_HEAP	include/drm/radeon_drm.h	/^#define RADEON_GART_TEX_HEAP	/;"	d
RADEON_GEM_CPU_ACCESS	include/drm/radeon_drm.h	/^#define RADEON_GEM_CPU_ACCESS	/;"	d
RADEON_GEM_DOMAIN_CPU	include/drm/radeon_drm.h	/^#define RADEON_GEM_DOMAIN_CPU	/;"	d
RADEON_GEM_DOMAIN_GTT	include/drm/radeon_drm.h	/^#define RADEON_GEM_DOMAIN_GTT	/;"	d
RADEON_GEM_DOMAIN_VRAM	include/drm/radeon_drm.h	/^#define RADEON_GEM_DOMAIN_VRAM	/;"	d
RADEON_GEM_GTT_UC	include/drm/radeon_drm.h	/^#define RADEON_GEM_GTT_UC	/;"	d
RADEON_GEM_GTT_WC	include/drm/radeon_drm.h	/^#define RADEON_GEM_GTT_WC	/;"	d
RADEON_GEM_NO_BACKING_STORE	include/drm/radeon_drm.h	/^#define RADEON_GEM_NO_BACKING_STORE	/;"	d
RADEON_GEM_NO_CPU_ACCESS	include/drm/radeon_drm.h	/^#define RADEON_GEM_NO_CPU_ACCESS	/;"	d
RADEON_GEM_OP_GET_INITIAL_DOMAIN	include/drm/radeon_drm.h	/^#define RADEON_GEM_OP_GET_INITIAL_DOMAIN	/;"	d
RADEON_GEM_OP_SET_INITIAL_DOMAIN	include/drm/radeon_drm.h	/^#define RADEON_GEM_OP_SET_INITIAL_DOMAIN	/;"	d
RADEON_GEM_USERPTR_ANONONLY	include/drm/radeon_drm.h	/^#define RADEON_GEM_USERPTR_ANONONLY	/;"	d
RADEON_GEM_USERPTR_READONLY	include/drm/radeon_drm.h	/^#define RADEON_GEM_USERPTR_READONLY	/;"	d
RADEON_GEM_USERPTR_REGISTER	include/drm/radeon_drm.h	/^#define RADEON_GEM_USERPTR_REGISTER	/;"	d
RADEON_GEM_USERPTR_VALIDATE	include/drm/radeon_drm.h	/^#define RADEON_GEM_USERPTR_VALIDATE	/;"	d
RADEON_INDEX_PRIM_OFFSET	include/drm/radeon_drm.h	/^#define RADEON_INDEX_PRIM_OFFSET	/;"	d
RADEON_INFO_ACCEL_WORKING	include/drm/radeon_drm.h	/^#define RADEON_INFO_ACCEL_WORKING	/;"	d
RADEON_INFO_ACCEL_WORKING2	include/drm/radeon_drm.h	/^#define RADEON_INFO_ACCEL_WORKING2	/;"	d
RADEON_INFO_ACTIVE_CU_COUNT	include/drm/radeon_drm.h	/^#define RADEON_INFO_ACTIVE_CU_COUNT	/;"	d
RADEON_INFO_BACKEND_MAP	include/drm/radeon_drm.h	/^#define RADEON_INFO_BACKEND_MAP	/;"	d
RADEON_INFO_CIK_MACROTILE_MODE_ARRAY	include/drm/radeon_drm.h	/^#define RADEON_INFO_CIK_MACROTILE_MODE_ARRAY	/;"	d
RADEON_INFO_CLOCK_CRYSTAL_FREQ	include/drm/radeon_drm.h	/^#define RADEON_INFO_CLOCK_CRYSTAL_FREQ	/;"	d
RADEON_INFO_CRTC_FROM_ID	include/drm/radeon_drm.h	/^#define RADEON_INFO_CRTC_FROM_ID	/;"	d
RADEON_INFO_CURRENT_GPU_MCLK	include/drm/radeon_drm.h	/^#define RADEON_INFO_CURRENT_GPU_MCLK	/;"	d
RADEON_INFO_CURRENT_GPU_SCLK	include/drm/radeon_drm.h	/^#define RADEON_INFO_CURRENT_GPU_SCLK	/;"	d
RADEON_INFO_CURRENT_GPU_TEMP	include/drm/radeon_drm.h	/^#define RADEON_INFO_CURRENT_GPU_TEMP	/;"	d
RADEON_INFO_DEVICE_ID	include/drm/radeon_drm.h	/^#define RADEON_INFO_DEVICE_ID	/;"	d
RADEON_INFO_FASTFB_WORKING	include/drm/radeon_drm.h	/^#define RADEON_INFO_FASTFB_WORKING	/;"	d
RADEON_INFO_FUSION_GART_WORKING	include/drm/radeon_drm.h	/^#define RADEON_INFO_FUSION_GART_WORKING	/;"	d
RADEON_INFO_GPU_RESET_COUNTER	include/drm/radeon_drm.h	/^#define RADEON_INFO_GPU_RESET_COUNTER	/;"	d
RADEON_INFO_GTT_USAGE	include/drm/radeon_drm.h	/^#define RADEON_INFO_GTT_USAGE	/;"	d
RADEON_INFO_IB_VM_MAX_SIZE	include/drm/radeon_drm.h	/^#define RADEON_INFO_IB_VM_MAX_SIZE	/;"	d
RADEON_INFO_MAX_PIPES	include/drm/radeon_drm.h	/^#define RADEON_INFO_MAX_PIPES	/;"	d
RADEON_INFO_MAX_SCLK	include/drm/radeon_drm.h	/^#define RADEON_INFO_MAX_SCLK	/;"	d
RADEON_INFO_MAX_SE	include/drm/radeon_drm.h	/^#define RADEON_INFO_MAX_SE	/;"	d
RADEON_INFO_MAX_SH_PER_SE	include/drm/radeon_drm.h	/^#define RADEON_INFO_MAX_SH_PER_SE	/;"	d
RADEON_INFO_NUM_BACKENDS	include/drm/radeon_drm.h	/^#define RADEON_INFO_NUM_BACKENDS	/;"	d
RADEON_INFO_NUM_BYTES_MOVED	include/drm/radeon_drm.h	/^#define RADEON_INFO_NUM_BYTES_MOVED	/;"	d
RADEON_INFO_NUM_GB_PIPES	include/drm/radeon_drm.h	/^#define RADEON_INFO_NUM_GB_PIPES	/;"	d
RADEON_INFO_NUM_TILE_PIPES	include/drm/radeon_drm.h	/^#define RADEON_INFO_NUM_TILE_PIPES	/;"	d
RADEON_INFO_NUM_Z_PIPES	include/drm/radeon_drm.h	/^#define RADEON_INFO_NUM_Z_PIPES /;"	d
RADEON_INFO_READ_REG	include/drm/radeon_drm.h	/^#define RADEON_INFO_READ_REG	/;"	d
RADEON_INFO_RING_WORKING	include/drm/radeon_drm.h	/^#define RADEON_INFO_RING_WORKING	/;"	d
RADEON_INFO_SI_BACKEND_ENABLED_MASK	include/drm/radeon_drm.h	/^#define RADEON_INFO_SI_BACKEND_ENABLED_MASK	/;"	d
RADEON_INFO_SI_CP_DMA_COMPUTE	include/drm/radeon_drm.h	/^#define RADEON_INFO_SI_CP_DMA_COMPUTE	/;"	d
RADEON_INFO_SI_TILE_MODE_ARRAY	include/drm/radeon_drm.h	/^#define RADEON_INFO_SI_TILE_MODE_ARRAY	/;"	d
RADEON_INFO_TILING_CONFIG	include/drm/radeon_drm.h	/^#define RADEON_INFO_TILING_CONFIG	/;"	d
RADEON_INFO_TIMESTAMP	include/drm/radeon_drm.h	/^#define RADEON_INFO_TIMESTAMP	/;"	d
RADEON_INFO_VA_START	include/drm/radeon_drm.h	/^#define RADEON_INFO_VA_START	/;"	d
RADEON_INFO_VA_UNMAP_WORKING	include/drm/radeon_drm.h	/^#define RADEON_INFO_VA_UNMAP_WORKING	/;"	d
RADEON_INFO_VCE_FB_VERSION	include/drm/radeon_drm.h	/^#define RADEON_INFO_VCE_FB_VERSION	/;"	d
RADEON_INFO_VCE_FW_VERSION	include/drm/radeon_drm.h	/^#define RADEON_INFO_VCE_FW_VERSION	/;"	d
RADEON_INFO_VRAM_USAGE	include/drm/radeon_drm.h	/^#define RADEON_INFO_VRAM_USAGE	/;"	d
RADEON_INFO_WANT_CMASK	include/drm/radeon_drm.h	/^#define RADEON_INFO_WANT_CMASK	/;"	d
RADEON_INFO_WANT_HYPERZ	include/drm/radeon_drm.h	/^#define RADEON_INFO_WANT_HYPERZ	/;"	d
RADEON_INIT_CP	include/drm/radeon_drm.h	/^		RADEON_INIT_CP = 0x01,$/;"	e	enum:drm_radeon_init::__anona03735db1a03
RADEON_INIT_FULLSCREEN	include/drm/radeon_drm.h	/^		RADEON_INIT_FULLSCREEN = 0x01,$/;"	e	enum:drm_radeon_fullscreen::__anona03735db1b03
RADEON_INIT_R200_CP	include/drm/radeon_drm.h	/^		RADEON_INIT_R200_CP = 0x03,$/;"	e	enum:drm_radeon_init::__anona03735db1a03
RADEON_INIT_R300_CP	include/drm/radeon_drm.h	/^		RADEON_INIT_R300_CP = 0x04,$/;"	e	enum:drm_radeon_init::__anona03735db1a03
RADEON_INIT_R600_CP	include/drm/radeon_drm.h	/^		RADEON_INIT_R600_CP = 0x05$/;"	e	enum:drm_radeon_init::__anona03735db1a03
RADEON_LINES	include/drm/radeon_drm.h	/^#define RADEON_LINES	/;"	d
RADEON_LINE_STRIP	include/drm/radeon_drm.h	/^#define RADEON_LINE_STRIP	/;"	d
RADEON_LOCAL_TEX_HEAP	include/drm/radeon_drm.h	/^#define RADEON_LOCAL_TEX_HEAP	/;"	d
RADEON_LOG_TEX_GRANULARITY	include/drm/radeon_drm.h	/^#define RADEON_LOG_TEX_GRANULARITY	/;"	d
RADEON_MAX_STATE_PACKETS	include/drm/radeon_drm.h	/^#define RADEON_MAX_STATE_PACKETS /;"	d
RADEON_MAX_SURFACES	include/drm/radeon_drm.h	/^#define RADEON_MAX_SURFACES	/;"	d
RADEON_MAX_TEXTURE_LEVELS	include/drm/radeon_drm.h	/^#define RADEON_MAX_TEXTURE_LEVELS	/;"	d
RADEON_MAX_TEXTURE_UNITS	include/drm/radeon_drm.h	/^#define RADEON_MAX_TEXTURE_UNITS	/;"	d
RADEON_MEM_REGION_FB	include/drm/radeon_drm.h	/^#define RADEON_MEM_REGION_FB /;"	d
RADEON_MEM_REGION_GART	include/drm/radeon_drm.h	/^#define RADEON_MEM_REGION_GART /;"	d
RADEON_NR_SAREA_CLIPRECTS	include/drm/radeon_drm.h	/^#define RADEON_NR_SAREA_CLIPRECTS	/;"	d
RADEON_NR_TEX_HEAPS	include/drm/radeon_drm.h	/^#define RADEON_NR_TEX_HEAPS	/;"	d
RADEON_NR_TEX_REGIONS	include/drm/radeon_drm.h	/^#define RADEON_NR_TEX_REGIONS	/;"	d
RADEON_OFFSET_ALIGN	include/drm/radeon_drm.h	/^#define RADEON_OFFSET_ALIGN /;"	d
RADEON_OFFSET_MASK	include/drm/radeon_drm.h	/^#define RADEON_OFFSET_MASK /;"	d
RADEON_OFFSET_SHIFT	include/drm/radeon_drm.h	/^#define RADEON_OFFSET_SHIFT /;"	d
RADEON_PARAM_CARD_TYPE	include/drm/radeon_drm.h	/^#define RADEON_PARAM_CARD_TYPE /;"	d
RADEON_PARAM_DEVICE_ID	include/drm/radeon_drm.h	/^#define RADEON_PARAM_DEVICE_ID /;"	d
RADEON_PARAM_FB_LOCATION	include/drm/radeon_drm.h	/^#define RADEON_PARAM_FB_LOCATION /;"	d
RADEON_PARAM_GART_BASE	include/drm/radeon_drm.h	/^#define RADEON_PARAM_GART_BASE /;"	d
RADEON_PARAM_GART_BUFFER_OFFSET	include/drm/radeon_drm.h	/^#define RADEON_PARAM_GART_BUFFER_OFFSET /;"	d
RADEON_PARAM_GART_TEX_HANDLE	include/drm/radeon_drm.h	/^#define RADEON_PARAM_GART_TEX_HANDLE /;"	d
RADEON_PARAM_IRQ_NR	include/drm/radeon_drm.h	/^#define RADEON_PARAM_IRQ_NR /;"	d
RADEON_PARAM_LAST_CLEAR	include/drm/radeon_drm.h	/^#define RADEON_PARAM_LAST_CLEAR /;"	d
RADEON_PARAM_LAST_DISPATCH	include/drm/radeon_drm.h	/^#define RADEON_PARAM_LAST_DISPATCH /;"	d
RADEON_PARAM_LAST_FRAME	include/drm/radeon_drm.h	/^#define RADEON_PARAM_LAST_FRAME /;"	d
RADEON_PARAM_NUM_GB_PIPES	include/drm/radeon_drm.h	/^#define RADEON_PARAM_NUM_GB_PIPES /;"	d
RADEON_PARAM_NUM_Z_PIPES	include/drm/radeon_drm.h	/^#define RADEON_PARAM_NUM_Z_PIPES /;"	d
RADEON_PARAM_REGISTER_HANDLE	include/drm/radeon_drm.h	/^#define RADEON_PARAM_REGISTER_HANDLE /;"	d
RADEON_PARAM_SAREA_HANDLE	include/drm/radeon_drm.h	/^#define RADEON_PARAM_SAREA_HANDLE /;"	d
RADEON_PARAM_SCRATCH_OFFSET	include/drm/radeon_drm.h	/^#define RADEON_PARAM_SCRATCH_OFFSET /;"	d
RADEON_PARAM_STATUS_HANDLE	include/drm/radeon_drm.h	/^#define RADEON_PARAM_STATUS_HANDLE /;"	d
RADEON_PARAM_VBLANK_CRTC	include/drm/radeon_drm.h	/^#define RADEON_PARAM_VBLANK_CRTC /;"	d
RADEON_POINTS	include/drm/radeon_drm.h	/^#define RADEON_POINTS	/;"	d
RADEON_RELOC_PRIO_MASK	include/drm/radeon_drm.h	/^#define RADEON_RELOC_PRIO_MASK	/;"	d
RADEON_REQUIRE_QUIESCENCE	include/drm/radeon_drm.h	/^#define RADEON_REQUIRE_QUIESCENCE	/;"	d
RADEON_SCRATCH_REG_OFFSET	include/drm/radeon_drm.h	/^#define RADEON_SCRATCH_REG_OFFSET	/;"	d
RADEON_SETPARAM_FB_LOCATION	include/drm/radeon_drm.h	/^#define RADEON_SETPARAM_FB_LOCATION /;"	d
RADEON_SETPARAM_NEW_MEMMAP	include/drm/radeon_drm.h	/^#define RADEON_SETPARAM_NEW_MEMMAP /;"	d
RADEON_SETPARAM_PCIGART_LOCATION	include/drm/radeon_drm.h	/^#define RADEON_SETPARAM_PCIGART_LOCATION /;"	d
RADEON_SETPARAM_PCIGART_TABLE_SIZE	include/drm/radeon_drm.h	/^#define RADEON_SETPARAM_PCIGART_TABLE_SIZE /;"	d
RADEON_SETPARAM_SWITCH_TILING	include/drm/radeon_drm.h	/^#define RADEON_SETPARAM_SWITCH_TILING /;"	d
RADEON_SETPARAM_VBLANK_CRTC	include/drm/radeon_drm.h	/^#define RADEON_SETPARAM_VBLANK_CRTC /;"	d
RADEON_STENCIL	include/drm/radeon_drm.h	/^#define RADEON_STENCIL	/;"	d
RADEON_SURFACE_H	radeon/radeon_surface.h	/^#define RADEON_SURFACE_H$/;"	d
RADEON_SURF_CLR	radeon/radeon_surface.h	/^#define RADEON_SURF_CLR(/;"	d
RADEON_SURF_FMASK	radeon/radeon_surface.h	/^#define RADEON_SURF_FMASK /;"	d
RADEON_SURF_GET	radeon/radeon_surface.h	/^#define RADEON_SURF_GET(/;"	d
RADEON_SURF_HAS_SBUFFER_MIPTREE	radeon/radeon_surface.h	/^#define RADEON_SURF_HAS_SBUFFER_MIPTREE /;"	d
RADEON_SURF_HAS_TILE_MODE_INDEX	radeon/radeon_surface.h	/^#define RADEON_SURF_HAS_TILE_MODE_INDEX /;"	d
RADEON_SURF_MAX_LEVEL	radeon/radeon_surface.h	/^#define RADEON_SURF_MAX_LEVEL /;"	d
RADEON_SURF_MODE_1D	radeon/radeon_surface.h	/^#define     RADEON_SURF_MODE_1D /;"	d
RADEON_SURF_MODE_2D	radeon/radeon_surface.h	/^#define     RADEON_SURF_MODE_2D /;"	d
RADEON_SURF_MODE_LINEAR	radeon/radeon_surface.h	/^#define     RADEON_SURF_MODE_LINEAR /;"	d
RADEON_SURF_MODE_LINEAR_ALIGNED	radeon/radeon_surface.h	/^#define     RADEON_SURF_MODE_LINEAR_ALIGNED /;"	d
RADEON_SURF_MODE_MASK	radeon/radeon_surface.h	/^#define RADEON_SURF_MODE_MASK /;"	d
RADEON_SURF_MODE_SHIFT	radeon/radeon_surface.h	/^#define RADEON_SURF_MODE_SHIFT /;"	d
RADEON_SURF_SBUFFER	radeon/radeon_surface.h	/^#define RADEON_SURF_SBUFFER /;"	d
RADEON_SURF_SCANOUT	radeon/radeon_surface.h	/^#define RADEON_SURF_SCANOUT /;"	d
RADEON_SURF_SET	radeon/radeon_surface.h	/^#define RADEON_SURF_SET(/;"	d
RADEON_SURF_TYPE_1D	radeon/radeon_surface.h	/^#define     RADEON_SURF_TYPE_1D /;"	d
RADEON_SURF_TYPE_1D_ARRAY	radeon/radeon_surface.h	/^#define     RADEON_SURF_TYPE_1D_ARRAY /;"	d
RADEON_SURF_TYPE_2D	radeon/radeon_surface.h	/^#define     RADEON_SURF_TYPE_2D /;"	d
RADEON_SURF_TYPE_2D_ARRAY	radeon/radeon_surface.h	/^#define     RADEON_SURF_TYPE_2D_ARRAY /;"	d
RADEON_SURF_TYPE_3D	radeon/radeon_surface.h	/^#define     RADEON_SURF_TYPE_3D /;"	d
RADEON_SURF_TYPE_CUBEMAP	radeon/radeon_surface.h	/^#define     RADEON_SURF_TYPE_CUBEMAP /;"	d
RADEON_SURF_TYPE_MASK	radeon/radeon_surface.h	/^#define RADEON_SURF_TYPE_MASK /;"	d
RADEON_SURF_TYPE_SHIFT	radeon/radeon_surface.h	/^#define RADEON_SURF_TYPE_SHIFT /;"	d
RADEON_SURF_ZBUFFER	radeon/radeon_surface.h	/^#define RADEON_SURF_ZBUFFER /;"	d
RADEON_SURF_Z_OR_SBUFFER	radeon/radeon_surface.h	/^#define RADEON_SURF_Z_OR_SBUFFER /;"	d
RADEON_TILING_EG_BANKH_MASK	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_BANKH_MASK	/;"	d
RADEON_TILING_EG_BANKH_SHIFT	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_BANKH_SHIFT	/;"	d
RADEON_TILING_EG_BANKW_MASK	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_BANKW_MASK	/;"	d
RADEON_TILING_EG_BANKW_SHIFT	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_BANKW_SHIFT	/;"	d
RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK	/;"	d
RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT	/;"	d
RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK	/;"	d
RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT	/;"	d
RADEON_TILING_EG_TILE_SPLIT_MASK	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_TILE_SPLIT_MASK	/;"	d
RADEON_TILING_EG_TILE_SPLIT_SHIFT	include/drm/radeon_drm.h	/^#define RADEON_TILING_EG_TILE_SPLIT_SHIFT	/;"	d
RADEON_TILING_MACRO	include/drm/radeon_drm.h	/^#define RADEON_TILING_MACRO	/;"	d
RADEON_TILING_MICRO	include/drm/radeon_drm.h	/^#define RADEON_TILING_MICRO	/;"	d
RADEON_TILING_MICRO_SQUARE	include/drm/radeon_drm.h	/^#define RADEON_TILING_MICRO_SQUARE	/;"	d
RADEON_TILING_R600_NO_SCANOUT	include/drm/radeon_drm.h	/^#define RADEON_TILING_R600_NO_SCANOUT /;"	d
RADEON_TILING_SURFACE	include/drm/radeon_drm.h	/^#define RADEON_TILING_SURFACE	/;"	d
RADEON_TILING_SWAP_16BIT	include/drm/radeon_drm.h	/^#define RADEON_TILING_SWAP_16BIT	/;"	d
RADEON_TILING_SWAP_32BIT	include/drm/radeon_drm.h	/^#define RADEON_TILING_SWAP_32BIT	/;"	d
RADEON_TRIANGLES	include/drm/radeon_drm.h	/^#define RADEON_TRIANGLES	/;"	d
RADEON_TRIANGLE_FAN	include/drm/radeon_drm.h	/^#define RADEON_TRIANGLE_FAN	/;"	d
RADEON_TRIANGLE_STRIP	include/drm/radeon_drm.h	/^#define RADEON_TRIANGLE_STRIP	/;"	d
RADEON_UPLOAD_ALL	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_ALL	/;"	d
RADEON_UPLOAD_BUMPMAP	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_BUMPMAP	/;"	d
RADEON_UPLOAD_CLIPRECTS	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_CLIPRECTS	/;"	d
RADEON_UPLOAD_CONTEXT	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_CONTEXT	/;"	d
RADEON_UPLOAD_CONTEXT_ALL	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_CONTEXT_ALL /;"	d
RADEON_UPLOAD_LINE	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_LINE	/;"	d
RADEON_UPLOAD_MASKS	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_MASKS	/;"	d
RADEON_UPLOAD_MISC	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_MISC	/;"	d
RADEON_UPLOAD_SETUP	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_SETUP	/;"	d
RADEON_UPLOAD_TCL	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TCL	/;"	d
RADEON_UPLOAD_TEX0	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TEX0	/;"	d
RADEON_UPLOAD_TEX0IMAGES	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TEX0IMAGES	/;"	d
RADEON_UPLOAD_TEX1	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TEX1	/;"	d
RADEON_UPLOAD_TEX1IMAGES	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TEX1IMAGES	/;"	d
RADEON_UPLOAD_TEX2	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TEX2	/;"	d
RADEON_UPLOAD_TEX2IMAGES	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_TEX2IMAGES	/;"	d
RADEON_UPLOAD_VERTFMT	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_VERTFMT	/;"	d
RADEON_UPLOAD_VIEWPORT	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_VIEWPORT	/;"	d
RADEON_UPLOAD_ZBIAS	include/drm/radeon_drm.h	/^#define RADEON_UPLOAD_ZBIAS	/;"	d
RADEON_USE_COMP_ZBUF	include/drm/radeon_drm.h	/^#define RADEON_USE_COMP_ZBUF	/;"	d
RADEON_USE_HIERZ	include/drm/radeon_drm.h	/^#define RADEON_USE_HIERZ	/;"	d
RADEON_VA_MAP	include/drm/radeon_drm.h	/^#define RADEON_VA_MAP	/;"	d
RADEON_VA_RESULT_ERROR	include/drm/radeon_drm.h	/^#define RADEON_VA_RESULT_ERROR	/;"	d
RADEON_VA_RESULT_OK	include/drm/radeon_drm.h	/^#define RADEON_VA_RESULT_OK	/;"	d
RADEON_VA_RESULT_VA_EXIST	include/drm/radeon_drm.h	/^#define RADEON_VA_RESULT_VA_EXIST	/;"	d
RADEON_VA_UNMAP	include/drm/radeon_drm.h	/^#define RADEON_VA_UNMAP	/;"	d
RADEON_VM_PAGE_READABLE	include/drm/radeon_drm.h	/^#define RADEON_VM_PAGE_READABLE	/;"	d
RADEON_VM_PAGE_SNOOPED	include/drm/radeon_drm.h	/^#define RADEON_VM_PAGE_SNOOPED	/;"	d
RADEON_VM_PAGE_SYSTEM	include/drm/radeon_drm.h	/^#define RADEON_VM_PAGE_SYSTEM	/;"	d
RADEON_VM_PAGE_VALID	include/drm/radeon_drm.h	/^#define RADEON_VM_PAGE_VALID	/;"	d
RADEON_VM_PAGE_WRITEABLE	include/drm/radeon_drm.h	/^#define RADEON_VM_PAGE_WRITEABLE	/;"	d
RADEON_WAIT_2D	include/drm/radeon_drm.h	/^#define RADEON_WAIT_2D /;"	d
RADEON_WAIT_3D	include/drm/radeon_drm.h	/^#define RADEON_WAIT_3D /;"	d
RANDOM_MAGIC	xf86drmRandom.c	/^#define RANDOM_MAGIC /;"	d	file:
RAS_BLOCK_MASK_ALL	tests/amdgpu/ras_tests.c	/^#define RAS_BLOCK_MASK_ALL /;"	d	file:
RAS_BLOCK_MASK_QUERY_BASIC	tests/amdgpu/ras_tests.c	/^#define RAS_BLOCK_MASK_QUERY_BASIC /;"	d	file:
RAS_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define RAS_TESTS_STR /;"	d	file:
RBO_H	tests/radeon/rbo.h	/^#define RBO_H$/;"	d
RED	tests/util/pattern.c	/^#define RED /;"	d	file:
RELOC_BUF_SIZE	intel/intel_bufmgr_gem.c	/^#define RELOC_BUF_SIZE(/;"	d	file:
RELOC_SIZE	radeon/radeon_cs_gem.c	/^#define RELOC_SIZE /;"	d	file:
RING_CACHE	freedreno/freedreno_priv.h	/^		RING_CACHE = 2,$/;"	e	enum:fd_bo::__anon72ef713e0103
ROP4_REG	exynos/fimg2d_reg.h	/^#define ROP4_REG	/;"	d
ROTATE_REG	exynos/fimg2d_reg.h	/^#define ROTATE_REG	/;"	d
ROUND_DOWN	amdgpu/amdgpu_internal.h	/^#define ROUND_DOWN(/;"	d
ROUND_MODE_REG	exynos/fimg2d_reg.h	/^#define ROUND_MODE_REG	/;"	d
ROUND_UP	amdgpu/amdgpu_internal.h	/^#define ROUND_UP(/;"	d
ROUND_UP_TO	intel/intel_bufmgr_priv.h	/^#define ROUND_UP_TO(/;"	d
ROUND_UP_TO_MB	intel/intel_bufmgr_priv.h	/^#define ROUND_UP_TO_MB(/;"	d
RandomState	xf86drmRandom.h	/^typedef struct RandomState {$/;"	s
RandomState	xf86drmRandom.h	/^} RandomState;$/;"	t	typeref:struct:RandomState
SAREA_DRAWABLE_CLAIMED_ENTRY	include/drm/drm_sarea.h	/^#define SAREA_DRAWABLE_CLAIMED_ENTRY /;"	d
SAREA_MAX	include/drm/drm_sarea.h	/^#define SAREA_MAX /;"	d
SAREA_MAX_DRAWABLES	include/drm/drm_sarea.h	/^#define SAREA_MAX_DRAWABLES	/;"	d
SAVAGE_AGP_HEAP	include/drm/savage_drm.h	/^#define SAVAGE_AGP_HEAP	/;"	d
SAVAGE_BACK	include/drm/savage_drm.h	/^#define SAVAGE_BACK	/;"	d
SAVAGE_CARD_HEAP	include/drm/savage_drm.h	/^#define SAVAGE_CARD_HEAP	/;"	d
SAVAGE_CLEANUP_BCI	include/drm/savage_drm.h	/^		SAVAGE_CLEANUP_BCI = 2$/;"	e	enum:drm_savage_init::__anon311c39b90103
SAVAGE_CMD_CLEAR	include/drm/savage_drm.h	/^#define SAVAGE_CMD_CLEAR	/;"	d
SAVAGE_CMD_DMA_IDX	include/drm/savage_drm.h	/^#define SAVAGE_CMD_DMA_IDX	/;"	d
SAVAGE_CMD_DMA_PRIM	include/drm/savage_drm.h	/^#define SAVAGE_CMD_DMA_PRIM	/;"	d
SAVAGE_CMD_STATE	include/drm/savage_drm.h	/^#define SAVAGE_CMD_STATE	/;"	d
SAVAGE_CMD_SWAP	include/drm/savage_drm.h	/^#define SAVAGE_CMD_SWAP	/;"	d
SAVAGE_CMD_VB_IDX	include/drm/savage_drm.h	/^#define SAVAGE_CMD_VB_IDX	/;"	d
SAVAGE_CMD_VB_PRIM	include/drm/savage_drm.h	/^#define SAVAGE_CMD_VB_PRIM	/;"	d
SAVAGE_DEPTH	include/drm/savage_drm.h	/^#define SAVAGE_DEPTH	/;"	d
SAVAGE_DMA_AGP	include/drm/savage_drm.h	/^#define SAVAGE_DMA_AGP	/;"	d
SAVAGE_DMA_PCI	include/drm/savage_drm.h	/^#define SAVAGE_DMA_PCI	/;"	d
SAVAGE_FRONT	include/drm/savage_drm.h	/^#define SAVAGE_FRONT	/;"	d
SAVAGE_INIT_BCI	include/drm/savage_drm.h	/^		SAVAGE_INIT_BCI = 1,$/;"	e	enum:drm_savage_init::__anon311c39b90103
SAVAGE_LOG_MIN_TEX_REGION_SIZE	include/drm/savage_drm.h	/^#define SAVAGE_LOG_MIN_TEX_REGION_SIZE	/;"	d
SAVAGE_NR_TEX_HEAPS	include/drm/savage_drm.h	/^#define SAVAGE_NR_TEX_HEAPS	/;"	d
SAVAGE_NR_TEX_REGIONS	include/drm/savage_drm.h	/^#define SAVAGE_NR_TEX_REGIONS	/;"	d
SAVAGE_PRIM_TRIFAN	include/drm/savage_drm.h	/^#define SAVAGE_PRIM_TRIFAN	/;"	d
SAVAGE_PRIM_TRILIST	include/drm/savage_drm.h	/^#define SAVAGE_PRIM_TRILIST	/;"	d
SAVAGE_PRIM_TRILIST_201	include/drm/savage_drm.h	/^#define SAVAGE_PRIM_TRILIST_201	/;"	d
SAVAGE_PRIM_TRISTRIP	include/drm/savage_drm.h	/^#define SAVAGE_PRIM_TRISTRIP	/;"	d
SAVAGE_SKIP_ALL_S3D	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_ALL_S3D	/;"	d
SAVAGE_SKIP_ALL_S4	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_ALL_S4	/;"	d
SAVAGE_SKIP_C0	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_C0	/;"	d
SAVAGE_SKIP_C1	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_C1	/;"	d
SAVAGE_SKIP_S0	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_S0	/;"	d
SAVAGE_SKIP_S1	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_S1	/;"	d
SAVAGE_SKIP_ST0	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_ST0	/;"	d
SAVAGE_SKIP_ST1	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_ST1	/;"	d
SAVAGE_SKIP_T0	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_T0	/;"	d
SAVAGE_SKIP_T1	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_T1	/;"	d
SAVAGE_SKIP_W	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_W	/;"	d
SAVAGE_SKIP_Z	include/drm/savage_drm.h	/^#define SAVAGE_SKIP_Z	/;"	d
SAVAGE_WAIT_2D	include/drm/savage_drm.h	/^#define SAVAGE_WAIT_2D /;"	d
SAVAGE_WAIT_3D	include/drm/savage_drm.h	/^#define SAVAGE_WAIT_3D /;"	d
SAVAGE_WAIT_IRQ	include/drm/savage_drm.h	/^#define SAVAGE_WAIT_IRQ /;"	d
SDMA_CONSTANT_FILL_EXTRA_SIZE	tests/amdgpu/basic_tests.c	/^#       define SDMA_CONSTANT_FILL_EXTRA_SIZE(/;"	d	file:
SDMA_COPY_SUB_OPCODE_LINEAR	tests/amdgpu/basic_tests.c	/^#       define SDMA_COPY_SUB_OPCODE_LINEAR /;"	d	file:
SDMA_NOP	tests/amdgpu/basic_tests.c	/^#define SDMA_NOP /;"	d	file:
SDMA_NOP	tests/amdgpu/syncobj_tests.c	/^#define SDMA_NOP /;"	d	file:
SDMA_NOP_SI	tests/amdgpu/basic_tests.c	/^#define SDMA_NOP_SI /;"	d	file:
SDMA_OPCODE_CONSTANT_FILL	tests/amdgpu/basic_tests.c	/^#define SDMA_OPCODE_CONSTANT_FILL /;"	d	file:
SDMA_OPCODE_CONSTANT_FILL_SI	tests/amdgpu/basic_tests.c	/^#define SDMA_OPCODE_CONSTANT_FILL_SI	/;"	d	file:
SDMA_OPCODE_COPY	tests/amdgpu/basic_tests.c	/^#define	SDMA_OPCODE_COPY	/;"	d	file:
SDMA_OPCODE_COPY_SI	tests/amdgpu/basic_tests.c	/^#define	SDMA_OPCODE_COPY_SI	/;"	d	file:
SDMA_OPCODE_WRITE	tests/amdgpu/basic_tests.c	/^#define	SDMA_OPCODE_WRITE	/;"	d	file:
SDMA_OP_POLL_REGMEM	tests/amdgpu/deadlock_tests.c	/^#define SDMA_OP_POLL_REGMEM /;"	d	file:
SDMA_PACKET	tests/amdgpu/basic_tests.c	/^#define SDMA_PACKET(/;"	d	file:
SDMA_PACKET_SI	tests/amdgpu/basic_tests.c	/^#define SDMA_PACKET_SI(/;"	d	file:
SDMA_PKT_HEADER_OP	tests/amdgpu/basic_tests.c	/^#define SDMA_PKT_HEADER_OP(/;"	d	file:
SDMA_PKT_HEADER_OP	tests/amdgpu/deadlock_tests.c	/^#define SDMA_PKT_HEADER_OP(/;"	d	file:
SDMA_PKT_HEADER_op_mask	tests/amdgpu/basic_tests.c	/^#define SDMA_PKT_HEADER_op_mask /;"	d	file:
SDMA_PKT_HEADER_op_offset	tests/amdgpu/basic_tests.c	/^#define SDMA_PKT_HEADER_op_offset /;"	d	file:
SDMA_PKT_HEADER_op_shift	tests/amdgpu/basic_tests.c	/^#define SDMA_PKT_HEADER_op_shift /;"	d	file:
SDMA_WRITE_SUB_OPCODE_LINEAR	tests/amdgpu/basic_tests.c	/^#       define SDMA_WRITE_SUB_OPCODE_LINEAR /;"	d	file:
SDMA_WRTIE_SUB_OPCODE_TILED	tests/amdgpu/basic_tests.c	/^#       define SDMA_WRTIE_SUB_OPCODE_TILED /;"	d	file:
SET_BF	exynos/exynos_fimg2d.c	/^#define		SET_BF(/;"	d	file:
SET_BYTE	xf86drm.c	/^#define SET_BYTE /;"	d	file:
SET_COUNT	xf86drm.c	/^#define SET_COUNT /;"	d	file:
SET_VALUE	xf86drm.c	/^#define SET_VALUE /;"	d	file:
SF_COLOR_REG	exynos/fimg2d_reg.h	/^#define SF_COLOR_REG	/;"	d
SHADER_DEBUG_SOCKET	intel/intel_debug.h	/^#define SHADER_DEBUG_SOCKET /;"	d
SI_TILE_MODE_COLOR_1D	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_1D	/;"	d
SI_TILE_MODE_COLOR_1D_SCANOUT	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_1D_SCANOUT	/;"	d
SI_TILE_MODE_COLOR_2D_16BPP	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_2D_16BPP	/;"	d
SI_TILE_MODE_COLOR_2D_32BPP	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_2D_32BPP	/;"	d
SI_TILE_MODE_COLOR_2D_64BPP	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_2D_64BPP	/;"	d
SI_TILE_MODE_COLOR_2D_8BPP	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_2D_8BPP	/;"	d
SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP	/;"	d
SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP	/;"	d
SI_TILE_MODE_COLOR_LINEAR_ALIGNED	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_COLOR_LINEAR_ALIGNED	/;"	d
SI_TILE_MODE_DEPTH_STENCIL_1D	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_DEPTH_STENCIL_1D	/;"	d
SI_TILE_MODE_DEPTH_STENCIL_2D	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_DEPTH_STENCIL_2D	/;"	d
SI_TILE_MODE_DEPTH_STENCIL_2D_2AA	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_DEPTH_STENCIL_2D_2AA	/;"	d
SI_TILE_MODE_DEPTH_STENCIL_2D_4AA	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_DEPTH_STENCIL_2D_4AA	/;"	d
SI_TILE_MODE_DEPTH_STENCIL_2D_8AA	include/drm/radeon_drm.h	/^#define SI_TILE_MODE_DEPTH_STENCIL_2D_8AA	/;"	d
SI_TILING_AUTO	radeon/radeon_surface.h	/^    SI_TILING_AUTO = 0,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_1D	radeon/radeon_surface.h	/^    SI_TILING_COLOR_1D,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_1D_SCANOUT	radeon/radeon_surface.h	/^    SI_TILING_COLOR_1D_SCANOUT,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_2D_16BPP	radeon/radeon_surface.h	/^    SI_TILING_COLOR_2D_16BPP,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_2D_32BPP	radeon/radeon_surface.h	/^    SI_TILING_COLOR_2D_32BPP,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_2D_64BPP	radeon/radeon_surface.h	/^    SI_TILING_COLOR_2D_64BPP,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_2D_8BPP	radeon/radeon_surface.h	/^    SI_TILING_COLOR_2D_8BPP,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_2D_SCANOUT_16BPP	radeon/radeon_surface.h	/^    SI_TILING_COLOR_2D_SCANOUT_16BPP,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_2D_SCANOUT_32BPP	radeon/radeon_surface.h	/^    SI_TILING_COLOR_2D_SCANOUT_32BPP,$/;"	e	enum:si_tiling_mode
SI_TILING_COLOR_LINEAR	radeon/radeon_surface.h	/^    SI_TILING_COLOR_LINEAR,$/;"	e	enum:si_tiling_mode
SI_TILING_DEPTH_1D	radeon/radeon_surface.h	/^    SI_TILING_DEPTH_1D,$/;"	e	enum:si_tiling_mode
SI_TILING_DEPTH_2D	radeon/radeon_surface.h	/^    SI_TILING_DEPTH_2D,$/;"	e	enum:si_tiling_mode
SI_TILING_DEPTH_2D_2AA	radeon/radeon_surface.h	/^    SI_TILING_DEPTH_2D_2AA,$/;"	e	enum:si_tiling_mode
SI_TILING_DEPTH_2D_4AA	radeon/radeon_surface.h	/^    SI_TILING_DEPTH_2D_4AA,$/;"	e	enum:si_tiling_mode
SI_TILING_DEPTH_2D_8AA	radeon/radeon_surface.h	/^    SI_TILING_DEPTH_2D_8AA,$/;"	e	enum:si_tiling_mode
SI_TILING_LAST_MODE	radeon/radeon_surface.h	/^    SI_TILING_LAST_MODE,$/;"	e	enum:si_tiling_mode
SI_TILING_STENCIL_1D	radeon/radeon_surface.h	/^    SI_TILING_STENCIL_1D,$/;"	e	enum:si_tiling_mode
SI_TILING_STENCIL_2D	radeon/radeon_surface.h	/^    SI_TILING_STENCIL_2D,$/;"	e	enum:si_tiling_mode
SI_TILING_STENCIL_2D_2AA	radeon/radeon_surface.h	/^    SI_TILING_STENCIL_2D_2AA,$/;"	e	enum:si_tiling_mode
SI_TILING_STENCIL_2D_4AA	radeon/radeon_surface.h	/^    SI_TILING_STENCIL_2D_4AA,$/;"	e	enum:si_tiling_mode
SI_TILING_STENCIL_2D_8AA	radeon/radeon_surface.h	/^    SI_TILING_STENCIL_2D_8AA,$/;"	e	enum:si_tiling_mode
SI__BANK_HEIGHT__1	radeon/radeon_surface.c	/^#define     SI__BANK_HEIGHT__1 /;"	d	file:
SI__BANK_HEIGHT__2	radeon/radeon_surface.c	/^#define     SI__BANK_HEIGHT__2 /;"	d	file:
SI__BANK_HEIGHT__4	radeon/radeon_surface.c	/^#define     SI__BANK_HEIGHT__4 /;"	d	file:
SI__BANK_HEIGHT__8	radeon/radeon_surface.c	/^#define     SI__BANK_HEIGHT__8 /;"	d	file:
SI__BANK_WIDTH__1	radeon/radeon_surface.c	/^#define     SI__BANK_WIDTH__1 /;"	d	file:
SI__BANK_WIDTH__2	radeon/radeon_surface.c	/^#define     SI__BANK_WIDTH__2 /;"	d	file:
SI__BANK_WIDTH__4	radeon/radeon_surface.c	/^#define     SI__BANK_WIDTH__4 /;"	d	file:
SI__BANK_WIDTH__8	radeon/radeon_surface.c	/^#define     SI__BANK_WIDTH__8 /;"	d	file:
SI__GB_TILE_MODE__BANK_HEIGHT	radeon/radeon_surface.c	/^#define SI__GB_TILE_MODE__BANK_HEIGHT(/;"	d	file:
SI__GB_TILE_MODE__BANK_WIDTH	radeon/radeon_surface.c	/^#define SI__GB_TILE_MODE__BANK_WIDTH(/;"	d	file:
SI__GB_TILE_MODE__MACRO_TILE_ASPECT	radeon/radeon_surface.c	/^#define SI__GB_TILE_MODE__MACRO_TILE_ASPECT(/;"	d	file:
SI__GB_TILE_MODE__NUM_BANKS	radeon/radeon_surface.c	/^#define SI__GB_TILE_MODE__NUM_BANKS(/;"	d	file:
SI__GB_TILE_MODE__PIPE_CONFIG	radeon/radeon_surface.c	/^#define SI__GB_TILE_MODE__PIPE_CONFIG(/;"	d	file:
SI__GB_TILE_MODE__TILE_SPLIT	radeon/radeon_surface.c	/^#define SI__GB_TILE_MODE__TILE_SPLIT(/;"	d	file:
SI__MACRO_TILE_ASPECT__1	radeon/radeon_surface.c	/^#define     SI__MACRO_TILE_ASPECT__1 /;"	d	file:
SI__MACRO_TILE_ASPECT__2	radeon/radeon_surface.c	/^#define     SI__MACRO_TILE_ASPECT__2 /;"	d	file:
SI__MACRO_TILE_ASPECT__4	radeon/radeon_surface.c	/^#define     SI__MACRO_TILE_ASPECT__4 /;"	d	file:
SI__MACRO_TILE_ASPECT__8	radeon/radeon_surface.c	/^#define     SI__MACRO_TILE_ASPECT__8 /;"	d	file:
SI__NUM_BANKS__16_BANK	radeon/radeon_surface.c	/^#define     SI__NUM_BANKS__16_BANK /;"	d	file:
SI__NUM_BANKS__2_BANK	radeon/radeon_surface.c	/^#define     SI__NUM_BANKS__2_BANK /;"	d	file:
SI__NUM_BANKS__4_BANK	radeon/radeon_surface.c	/^#define     SI__NUM_BANKS__4_BANK /;"	d	file:
SI__NUM_BANKS__8_BANK	radeon/radeon_surface.c	/^#define     SI__NUM_BANKS__8_BANK /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P2	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P2 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P4_16x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P4_16x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P4_16x32	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P4_16x32 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P4_32x32	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P4_32x32 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P4_8x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P4_8x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_16x16_8x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_16x32_16x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_16x32_8x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_32x32_16x32 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_32x32_8x16 /;"	d	file:
SI__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32	radeon/radeon_surface.c	/^#define     SI__PIPE_CONFIG__ADDR_SURF_P8_32x64_32x32 /;"	d	file:
SI__TILE_SPLIT__1024B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__1024B /;"	d	file:
SI__TILE_SPLIT__128B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__128B /;"	d	file:
SI__TILE_SPLIT__2048B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__2048B /;"	d	file:
SI__TILE_SPLIT__256B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__256B /;"	d	file:
SI__TILE_SPLIT__4096B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__4096B /;"	d	file:
SI__TILE_SPLIT__512B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__512B /;"	d	file:
SI__TILE_SPLIT__64B	radeon/radeon_surface.c	/^#define     SI__TILE_SPLIT__64B /;"	d	file:
SLCreateEntry	xf86drmSL.c	/^static SLEntryPtr SLCreateEntry(int max_level, unsigned long key, void *value)$/;"	f	typeref:typename:SLEntryPtr	file:
SLEntry	xf86drmSL.c	/^typedef struct SLEntry {$/;"	s	file:
SLEntry	xf86drmSL.c	/^} SLEntry, *SLEntryPtr;$/;"	t	typeref:struct:SLEntry	file:
SLEntryPtr	xf86drmSL.c	/^} SLEntry, *SLEntryPtr;$/;"	t	typeref:struct:SLEntry *	file:
SLLocate	xf86drmSL.c	/^static SLEntryPtr SLLocate(void *l, unsigned long key, SLEntryPtr *update)$/;"	f	typeref:typename:SLEntryPtr	file:
SLRandomLevel	xf86drmSL.c	/^static int SLRandomLevel(void)$/;"	f	typeref:typename:int	file:
SL_ENTRY_MAGIC	xf86drmSL.c	/^#define SL_ENTRY_MAGIC /;"	d	file:
SL_FREED_MAGIC	xf86drmSL.c	/^#define SL_FREED_MAGIC /;"	d	file:
SL_LIST_MAGIC	xf86drmSL.c	/^#define SL_LIST_MAGIC /;"	d	file:
SL_MAX_LEVEL	xf86drmSL.c	/^#define SL_MAX_LEVEL /;"	d	file:
SL_RANDOM	xf86drmSL.c	/^#define SL_RANDOM /;"	d	file:
SL_RANDOM_DECL	xf86drmSL.c	/^#define SL_RANDOM_DECL /;"	d	file:
SL_RANDOM_INIT	xf86drmSL.c	/^#define SL_RANDOM_INIT(/;"	d	file:
SL_RANDOM_SEED	xf86drmSL.c	/^#define SL_RANDOM_SEED /;"	d	file:
SOFT_RESET_REG	exynos/fimg2d_reg.h	/^#define SOFT_RESET_REG	/;"	d
SRC_A8_RGB_EXT_REG	exynos/fimg2d_reg.h	/^#define SRC_A8_RGB_EXT_REG	/;"	d
SRC_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define SRC_BASE_ADDR_REG	/;"	d
SRC_COLORKEY_CTRL_REG	exynos/fimg2d_reg.h	/^#define SRC_COLORKEY_CTRL_REG	/;"	d
SRC_COLORKEY_DR_MAX_REG	exynos/fimg2d_reg.h	/^#define SRC_COLORKEY_DR_MAX_REG	/;"	d
SRC_COLORKEY_DR_MIN_REG	exynos/fimg2d_reg.h	/^#define SRC_COLORKEY_DR_MIN_REG	/;"	d
SRC_COLOR_MODE_REG	exynos/fimg2d_reg.h	/^#define SRC_COLOR_MODE_REG	/;"	d
SRC_LEFT_TOP_REG	exynos/fimg2d_reg.h	/^#define SRC_LEFT_TOP_REG	/;"	d
SRC_MASK_DIRECT_REG	exynos/fimg2d_reg.h	/^#define SRC_MASK_DIRECT_REG	/;"	d
SRC_PAD_VALUE_REG	exynos/fimg2d_reg.h	/^#define SRC_PAD_VALUE_REG	/;"	d
SRC_PLANE2_BASE_ADDR_REG	exynos/fimg2d_reg.h	/^#define SRC_PLANE2_BASE_ADDR_REG	/;"	d
SRC_REPEAT_MODE_REG	exynos/fimg2d_reg.h	/^#define SRC_REPEAT_MODE_REG	/;"	d
SRC_RIGHT_BOTTOM_REG	exynos/fimg2d_reg.h	/^#define SRC_RIGHT_BOTTOM_REG	/;"	d
SRC_SCALE_CTRL_REG	exynos/fimg2d_reg.h	/^#define SRC_SCALE_CTRL_REG	/;"	d
SRC_SELECT_REG	exynos/fimg2d_reg.h	/^#define SRC_SELECT_REG	/;"	d
SRC_STRIDE_REG	exynos/fimg2d_reg.h	/^#define SRC_STRIDE_REG	/;"	d
SRC_XSCALE_REG	exynos/fimg2d_reg.h	/^#define SRC_XSCALE_REG	/;"	d
SRC_YSCALE_REG	exynos/fimg2d_reg.h	/^#define SRC_YSCALE_REG	/;"	d
STATE_2D_XML	tests/etnaviv/state_2d.xml.h	/^#define STATE_2D_XML$/;"	d
STATE_XML	tests/etnaviv/state.xml.h	/^#define STATE_XML$/;"	d
STATIC_ASSERT	libdrm_macros.h	/^#define STATIC_ASSERT(/;"	d
SUM_DECODE	tests/amdgpu/decode_messages.h	/^#define SUM_DECODE /;"	d
SWAP_32	tests/amdgpu/basic_tests.c	/^#define SWAP_32(/;"	d	file:
SYNCOBJ_TIMELINE_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define SYNCOBJ_TIMELINE_TESTS_STR /;"	d	file:
SYNC_IOC_MAGIC	libsync.h	/^#define SYNC_IOC_MAGIC	/;"	d
SYNC_IOC_MERGE	libsync.h	/^#define SYNC_IOC_MERGE	/;"	d
SkipList	xf86drmSL.c	/^typedef struct SkipList {$/;"	s	file:
SkipList	xf86drmSL.c	/^} SkipList, *SkipListPtr;$/;"	t	typeref:struct:SkipList	file:
SkipListPtr	xf86drmSL.c	/^} SkipList, *SkipListPtr;$/;"	t	typeref:struct:SkipList *	file:
SliceBlock	intel/mm.c	/^static struct mem_block *SliceBlock(struct mem_block *p,$/;"	f	typeref:struct:mem_block *	file:
Suites_Active_Status	tests/amdgpu/amdgpu_test.c	/^typedef struct Suites_Active_Status {$/;"	s	file:
Suites_Active_Status	tests/amdgpu/amdgpu_test.c	/^}Suites_Active_Status;$/;"	t	typeref:struct:Suites_Active_Status	file:
THIRD_OPERAND_REG	exynos/fimg2d_reg.h	/^#define THIRD_OPERAND_REG	/;"	d
TRACE	tests/ttmtest/src/xf86dri.c	/^#define TRACE(/;"	d	file:
TRUE	freedreno/freedreno_priv.h	/^#  define TRUE /;"	d
TinyDRIContext	tests/ttmtest/src/ttmtest.c	/^} TinyDRIContext;$/;"	t	typeref:struct:__anonfe3d8fa80108	file:
U642I64	tests/modetest/modetest.c	/^static inline int64_t U642I64(uint64_t val)$/;"	f	typeref:typename:int64_t	file:
U642I64	tests/proptest/proptest.c	/^static inline int64_t U642I64(uint64_t val)$/;"	f	typeref:typename:int64_t	file:
U642VOID	exynos/exynos_drm.c	/^#define U642VOID(/;"	d	file:
U642VOID	freedreno/freedreno_priv.h	/^#define U642VOID(/;"	d
U642VOID	xf86drmMode.c	/^#define U642VOID(/;"	d	file:
UDEV	build/config.h	/^#define UDEV /;"	d
UTHASH_H	intel/uthash.h	/^#define UTHASH_H$/;"	d
UTHASH_VERSION	intel/uthash.h	/^#define UTHASH_VERSION /;"	d
UTIL_COMMON_H	tests/util/common.h	/^#define UTIL_COMMON_H$/;"	d
UTIL_FORMAT_H	tests/util/format.h	/^#define UTIL_FORMAT_H$/;"	d
UTIL_H	tests/modeset-vsync-1/util.h	/^#define UTIL_H$/;"	d
UTIL_H	tests/modesetting/util.h	/^#define UTIL_H$/;"	d
UTIL_KMS_H	tests/util/kms.h	/^#define UTIL_KMS_H$/;"	d
UTIL_PATTERN_GRADIENT	tests/util/pattern.h	/^	UTIL_PATTERN_GRADIENT,$/;"	e	enum:util_fill_pattern
UTIL_PATTERN_H	tests/util/pattern.h	/^#define UTIL_PATTERN_H$/;"	d
UTIL_PATTERN_PLAIN	tests/util/pattern.h	/^	UTIL_PATTERN_PLAIN,$/;"	e	enum:util_fill_pattern
UTIL_PATTERN_SMPTE	tests/util/pattern.h	/^	UTIL_PATTERN_SMPTE,$/;"	e	enum:util_fill_pattern
UTIL_PATTERN_TILES	tests/util/pattern.h	/^	UTIL_PATTERN_TILES,$/;"	e	enum:util_fill_pattern
UT_hash_bucket	intel/uthash.h	/^typedef struct UT_hash_bucket {$/;"	s
UT_hash_bucket	intel/uthash.h	/^} UT_hash_bucket;$/;"	t	typeref:struct:UT_hash_bucket
UT_hash_handle	intel/uthash.h	/^typedef struct UT_hash_handle {$/;"	s
UT_hash_handle	intel/uthash.h	/^} UT_hash_handle;$/;"	t	typeref:struct:UT_hash_handle
UT_hash_table	intel/uthash.h	/^typedef struct UT_hash_table {$/;"	s
UT_hash_table	intel/uthash.h	/^} UT_hash_table;$/;"	t	typeref:struct:UT_hash_table
UVD_ENC_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define UVD_ENC_TESTS_STR /;"	d	file:
VARYING_COMPONENT_USE_POINTCOORD_X	tests/etnaviv/state.xml.h	/^#define VARYING_COMPONENT_USE_POINTCOORD_X	/;"	d
VARYING_COMPONENT_USE_POINTCOORD_Y	tests/etnaviv/state.xml.h	/^#define VARYING_COMPONENT_USE_POINTCOORD_Y	/;"	d
VARYING_COMPONENT_USE_UNUSED	tests/etnaviv/state.xml.h	/^#define VARYING_COMPONENT_USE_UNUSED	/;"	d
VARYING_COMPONENT_USE_USED	tests/etnaviv/state.xml.h	/^#define VARYING_COMPONENT_USE_USED	/;"	d
VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_128	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_128 /;"	d
VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_256	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_256 /;"	d
VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_32	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_32 /;"	d
VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_64	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_64 /;"	d
VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_MASK	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_MASK /;"	d
VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_SHIFT	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_BLOCK_SIZE_SHIFT /;"	d
VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_128	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_128 /;"	d
VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_256	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_256 /;"	d
VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_32	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_32 /;"	d
VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_64	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_64 /;"	d
VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_MASK	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_MASK /;"	d
VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_SHIFT	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_ALLOC_INIT_BLOCK_SIZE_SHIFT /;"	d
VC4_BIN_CONFIG_AUTO_INIT_TSDA	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_AUTO_INIT_TSDA /;"	d
VC4_BIN_CONFIG_DB_NON_MS	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_DB_NON_MS /;"	d
VC4_BIN_CONFIG_MS_MODE_4X	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_MS_MODE_4X /;"	d
VC4_BIN_CONFIG_TILE_BUFFER_64BIT	vc4/vc4_packet.h	/^#define VC4_BIN_CONFIG_TILE_BUFFER_64BIT /;"	d
VC4_CONFIG_BITS_AA_POINTS_AND_LINES	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_AA_POINTS_AND_LINES /;"	d
VC4_CONFIG_BITS_COVERAGE_PIPE_SELECT	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_COVERAGE_PIPE_SELECT /;"	d
VC4_CONFIG_BITS_COVERAGE_READ_LEAVE	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_COVERAGE_READ_LEAVE /;"	d
VC4_CONFIG_BITS_COVERAGE_UPDATE_NONZERO	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_COVERAGE_UPDATE_NONZERO /;"	d
VC4_CONFIG_BITS_COVERAGE_UPDATE_ODD	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_COVERAGE_UPDATE_ODD /;"	d
VC4_CONFIG_BITS_COVERAGE_UPDATE_OR	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_COVERAGE_UPDATE_OR /;"	d
VC4_CONFIG_BITS_COVERAGE_UPDATE_ZERO	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_COVERAGE_UPDATE_ZERO /;"	d
VC4_CONFIG_BITS_CW_PRIMITIVES	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_CW_PRIMITIVES /;"	d
VC4_CONFIG_BITS_DEPTH_FUNC_SHIFT	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_DEPTH_FUNC_SHIFT /;"	d
VC4_CONFIG_BITS_EARLY_Z	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_EARLY_Z /;"	d
VC4_CONFIG_BITS_EARLY_Z_UPDATE	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_EARLY_Z_UPDATE /;"	d
VC4_CONFIG_BITS_ENABLE_DEPTH_OFFSET	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_ENABLE_DEPTH_OFFSET /;"	d
VC4_CONFIG_BITS_ENABLE_PRIM_BACK	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_ENABLE_PRIM_BACK /;"	d
VC4_CONFIG_BITS_ENABLE_PRIM_FRONT	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_ENABLE_PRIM_FRONT /;"	d
VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_16X	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_16X /;"	d
VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_4X	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_4X /;"	d
VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_MASK	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_MASK /;"	d
VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_NONE	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_RASTERIZER_OVERSAMPLE_NONE /;"	d
VC4_CONFIG_BITS_Z_UPDATE	vc4/vc4_packet.h	/^#define VC4_CONFIG_BITS_Z_UPDATE /;"	d
VC4_GET_FIELD	vc4/vc4_packet.h	/^#define VC4_GET_FIELD(/;"	d
VC4_INDEX_BUFFER_U16	vc4/vc4_packet.h	/^#define VC4_INDEX_BUFFER_U16 /;"	d
VC4_INDEX_BUFFER_U8	vc4/vc4_packet.h	/^#define VC4_INDEX_BUFFER_U8 /;"	d
VC4_LOADSTORE_FULL_RES_DISABLE_CLEAR_ALL	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_FULL_RES_DISABLE_CLEAR_ALL /;"	d
VC4_LOADSTORE_FULL_RES_DISABLE_COLOR	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_FULL_RES_DISABLE_COLOR /;"	d
VC4_LOADSTORE_FULL_RES_DISABLE_ZS	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_FULL_RES_DISABLE_ZS /;"	d
VC4_LOADSTORE_FULL_RES_EOF	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_FULL_RES_EOF /;"	d
VC4_LOADSTORE_TILE_BUFFER_BGR565	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_BGR565 /;"	d
VC4_LOADSTORE_TILE_BUFFER_BGR565_DITHER	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_BGR565_DITHER /;"	d
VC4_LOADSTORE_TILE_BUFFER_BUFFER_MASK	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_BUFFER_MASK /;"	d
VC4_LOADSTORE_TILE_BUFFER_BUFFER_SHIFT	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_BUFFER_SHIFT /;"	d
VC4_LOADSTORE_TILE_BUFFER_COLOR	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_COLOR /;"	d
VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_COLOR	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_COLOR /;"	d
VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_VG_MASK	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_VG_MASK /;"	d
VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_ZS	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_DISABLE_FULL_ZS /;"	d
VC4_LOADSTORE_TILE_BUFFER_EOF	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_EOF /;"	d
VC4_LOADSTORE_TILE_BUFFER_FORMAT_MASK	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_FORMAT_MASK /;"	d
VC4_LOADSTORE_TILE_BUFFER_FORMAT_SHIFT	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_FORMAT_SHIFT /;"	d
VC4_LOADSTORE_TILE_BUFFER_FULL	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_FULL /;"	d
VC4_LOADSTORE_TILE_BUFFER_NONE	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_NONE /;"	d
VC4_LOADSTORE_TILE_BUFFER_RGBA8888	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_RGBA8888 /;"	d
VC4_LOADSTORE_TILE_BUFFER_TILING_MASK	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_TILING_MASK /;"	d
VC4_LOADSTORE_TILE_BUFFER_TILING_SHIFT	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_TILING_SHIFT /;"	d
VC4_LOADSTORE_TILE_BUFFER_VG_MASK	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_VG_MASK /;"	d
VC4_LOADSTORE_TILE_BUFFER_Z	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_Z /;"	d
VC4_LOADSTORE_TILE_BUFFER_ZS	vc4/vc4_packet.h	/^#define VC4_LOADSTORE_TILE_BUFFER_ZS /;"	d
VC4_MADV_DONTNEED	include/drm/vc4_drm.h	/^#define VC4_MADV_DONTNEED	/;"	d
VC4_MADV_WILLNEED	include/drm/vc4_drm.h	/^#define VC4_MADV_WILLNEED	/;"	d
VC4_MASK	vc4/vc4_packet.h	/^#define VC4_MASK(/;"	d
VC4_PACKET_BRANCH	vc4/vc4_packet.h	/^        VC4_PACKET_BRANCH = 16,$/;"	e	enum:vc4_packet
VC4_PACKET_BRANCH_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_BRANCH_SIZE	/;"	d
VC4_PACKET_BRANCH_TO_SUB_LIST	vc4/vc4_packet.h	/^        VC4_PACKET_BRANCH_TO_SUB_LIST = 17,$/;"	e	enum:vc4_packet
VC4_PACKET_BRANCH_TO_SUB_LIST_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_BRANCH_TO_SUB_LIST_SIZE	/;"	d
VC4_PACKET_CLEAR_COLORS	vc4/vc4_packet.h	/^        VC4_PACKET_CLEAR_COLORS = 114,$/;"	e	enum:vc4_packet
VC4_PACKET_CLEAR_COLORS_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_CLEAR_COLORS_SIZE	/;"	d
VC4_PACKET_CLIPPED_COMPRESSED_PRIMITIVE	vc4/vc4_packet.h	/^        VC4_PACKET_CLIPPED_COMPRESSED_PRIMITIVE = 49,$/;"	e	enum:vc4_packet
VC4_PACKET_CLIPPED_COMPRESSED_PRIMITIVE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_CLIPPED_COMPRESSED_PRIMITIVE_SIZE	/;"	d
VC4_PACKET_CLIPPER_XY_SCALING	vc4/vc4_packet.h	/^        VC4_PACKET_CLIPPER_XY_SCALING = 105,$/;"	e	enum:vc4_packet
VC4_PACKET_CLIPPER_XY_SCALING_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_CLIPPER_XY_SCALING_SIZE	/;"	d
VC4_PACKET_CLIPPER_Z_SCALING	vc4/vc4_packet.h	/^        VC4_PACKET_CLIPPER_Z_SCALING = 106,$/;"	e	enum:vc4_packet
VC4_PACKET_CLIPPER_Z_SCALING_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_CLIPPER_Z_SCALING_SIZE	/;"	d
VC4_PACKET_CLIP_WINDOW	vc4/vc4_packet.h	/^        VC4_PACKET_CLIP_WINDOW = 102,$/;"	e	enum:vc4_packet
VC4_PACKET_CLIP_WINDOW_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_CLIP_WINDOW_SIZE	/;"	d
VC4_PACKET_COMPRESSED_PRIMITIVE	vc4/vc4_packet.h	/^        VC4_PACKET_COMPRESSED_PRIMITIVE = 48,$/;"	e	enum:vc4_packet
VC4_PACKET_COMPRESSED_PRIMITIVE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_COMPRESSED_PRIMITIVE_SIZE	/;"	d
VC4_PACKET_CONFIGURATION_BITS	vc4/vc4_packet.h	/^        VC4_PACKET_CONFIGURATION_BITS = 96,$/;"	e	enum:vc4_packet
VC4_PACKET_CONFIGURATION_BITS_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_CONFIGURATION_BITS_SIZE	/;"	d
VC4_PACKET_DEPTH_OFFSET	vc4/vc4_packet.h	/^        VC4_PACKET_DEPTH_OFFSET = 101,$/;"	e	enum:vc4_packet
VC4_PACKET_DEPTH_OFFSET_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_DEPTH_OFFSET_SIZE	/;"	d
VC4_PACKET_FLAT_SHADE_FLAGS	vc4/vc4_packet.h	/^        VC4_PACKET_FLAT_SHADE_FLAGS = 97,$/;"	e	enum:vc4_packet
VC4_PACKET_FLAT_SHADE_FLAGS_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_FLAT_SHADE_FLAGS_SIZE	/;"	d
VC4_PACKET_FLUSH	vc4/vc4_packet.h	/^        VC4_PACKET_FLUSH = 4,$/;"	e	enum:vc4_packet
VC4_PACKET_FLUSH_ALL	vc4/vc4_packet.h	/^        VC4_PACKET_FLUSH_ALL = 5,$/;"	e	enum:vc4_packet
VC4_PACKET_FLUSH_ALL_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_FLUSH_ALL_SIZE	/;"	d
VC4_PACKET_FLUSH_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_FLUSH_SIZE	/;"	d
VC4_PACKET_GEM_HANDLES	vc4/vc4_packet.h	/^        VC4_PACKET_GEM_HANDLES = 254,$/;"	e	enum:vc4_packet
VC4_PACKET_GEM_HANDLES_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_GEM_HANDLES_SIZE	/;"	d
VC4_PACKET_GL_ARRAY_PRIMITIVE	vc4/vc4_packet.h	/^        VC4_PACKET_GL_ARRAY_PRIMITIVE = 33,$/;"	e	enum:vc4_packet
VC4_PACKET_GL_ARRAY_PRIMITIVE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_GL_ARRAY_PRIMITIVE_SIZE	/;"	d
VC4_PACKET_GL_INDEXED_PRIMITIVE	vc4/vc4_packet.h	/^        VC4_PACKET_GL_INDEXED_PRIMITIVE = 32,$/;"	e	enum:vc4_packet
VC4_PACKET_GL_INDEXED_PRIMITIVE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_GL_INDEXED_PRIMITIVE_SIZE	/;"	d
VC4_PACKET_GL_SHADER_STATE	vc4/vc4_packet.h	/^        VC4_PACKET_GL_SHADER_STATE = 64,$/;"	e	enum:vc4_packet
VC4_PACKET_GL_SHADER_STATE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_GL_SHADER_STATE_SIZE	/;"	d
VC4_PACKET_H	vc4/vc4_packet.h	/^#define VC4_PACKET_H$/;"	d
VC4_PACKET_HALT	vc4/vc4_packet.h	/^        VC4_PACKET_HALT = 0,$/;"	e	enum:vc4_packet
VC4_PACKET_HALT_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_HALT_SIZE	/;"	d
VC4_PACKET_INCREMENT_SEMAPHORE	vc4/vc4_packet.h	/^        VC4_PACKET_INCREMENT_SEMAPHORE = 7,$/;"	e	enum:vc4_packet
VC4_PACKET_INCREMENT_SEMAPHORE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_INCREMENT_SEMAPHORE_SIZE	/;"	d
VC4_PACKET_LINE_WIDTH	vc4/vc4_packet.h	/^        VC4_PACKET_LINE_WIDTH = 99,$/;"	e	enum:vc4_packet
VC4_PACKET_LINE_WIDTH_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_LINE_WIDTH_SIZE	/;"	d
VC4_PACKET_LOAD_FULL_RES_TILE_BUFFER	vc4/vc4_packet.h	/^        VC4_PACKET_LOAD_FULL_RES_TILE_BUFFER = 27,$/;"	e	enum:vc4_packet
VC4_PACKET_LOAD_FULL_RES_TILE_BUFFER_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_LOAD_FULL_RES_TILE_BUFFER_SIZE	/;"	d
VC4_PACKET_LOAD_TILE_BUFFER_GENERAL	vc4/vc4_packet.h	/^        VC4_PACKET_LOAD_TILE_BUFFER_GENERAL = 29,$/;"	e	enum:vc4_packet
VC4_PACKET_LOAD_TILE_BUFFER_GENERAL_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_LOAD_TILE_BUFFER_GENERAL_SIZE	/;"	d
VC4_PACKET_NOP	vc4/vc4_packet.h	/^        VC4_PACKET_NOP = 1,$/;"	e	enum:vc4_packet
VC4_PACKET_NOP_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_NOP_SIZE	/;"	d
VC4_PACKET_NV_SHADER_STATE	vc4/vc4_packet.h	/^        VC4_PACKET_NV_SHADER_STATE = 65,$/;"	e	enum:vc4_packet
VC4_PACKET_NV_SHADER_STATE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_NV_SHADER_STATE_SIZE	/;"	d
VC4_PACKET_POINT_SIZE	vc4/vc4_packet.h	/^        VC4_PACKET_POINT_SIZE = 98,$/;"	e	enum:vc4_packet
VC4_PACKET_POINT_SIZE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_POINT_SIZE_SIZE	/;"	d
VC4_PACKET_PRIMITIVE_LIST_FORMAT	vc4/vc4_packet.h	/^        VC4_PACKET_PRIMITIVE_LIST_FORMAT = 56,$/;"	e	enum:vc4_packet
VC4_PACKET_PRIMITIVE_LIST_FORMAT_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_PRIMITIVE_LIST_FORMAT_SIZE	/;"	d
VC4_PACKET_RETURN_FROM_SUB_LIST	vc4/vc4_packet.h	/^        VC4_PACKET_RETURN_FROM_SUB_LIST = 18,$/;"	e	enum:vc4_packet
VC4_PACKET_RETURN_FROM_SUB_LIST_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_RETURN_FROM_SUB_LIST_SIZE	/;"	d
VC4_PACKET_RHT_X_BOUNDARY	vc4/vc4_packet.h	/^        VC4_PACKET_RHT_X_BOUNDARY = 100,$/;"	e	enum:vc4_packet
VC4_PACKET_RHT_X_BOUNDARY_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_RHT_X_BOUNDARY_SIZE	/;"	d
VC4_PACKET_START_TILE_BINNING	vc4/vc4_packet.h	/^        VC4_PACKET_START_TILE_BINNING = 6,$/;"	e	enum:vc4_packet
VC4_PACKET_START_TILE_BINNING_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_START_TILE_BINNING_SIZE	/;"	d
VC4_PACKET_STORE_FULL_RES_TILE_BUFFER	vc4/vc4_packet.h	/^        VC4_PACKET_STORE_FULL_RES_TILE_BUFFER = 26,$/;"	e	enum:vc4_packet
VC4_PACKET_STORE_FULL_RES_TILE_BUFFER_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_STORE_FULL_RES_TILE_BUFFER_SIZE	/;"	d
VC4_PACKET_STORE_MS_TILE_BUFFER	vc4/vc4_packet.h	/^        VC4_PACKET_STORE_MS_TILE_BUFFER = 24,$/;"	e	enum:vc4_packet
VC4_PACKET_STORE_MS_TILE_BUFFER_AND_EOF	vc4/vc4_packet.h	/^        VC4_PACKET_STORE_MS_TILE_BUFFER_AND_EOF = 25,$/;"	e	enum:vc4_packet
VC4_PACKET_STORE_MS_TILE_BUFFER_AND_EOF_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_STORE_MS_TILE_BUFFER_AND_EOF_SIZE	/;"	d
VC4_PACKET_STORE_MS_TILE_BUFFER_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_STORE_MS_TILE_BUFFER_SIZE	/;"	d
VC4_PACKET_STORE_TILE_BUFFER_GENERAL	vc4/vc4_packet.h	/^        VC4_PACKET_STORE_TILE_BUFFER_GENERAL = 28,$/;"	e	enum:vc4_packet
VC4_PACKET_STORE_TILE_BUFFER_GENERAL_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_STORE_TILE_BUFFER_GENERAL_SIZE	/;"	d
VC4_PACKET_TILE_BINNING_MODE_CONFIG	vc4/vc4_packet.h	/^        VC4_PACKET_TILE_BINNING_MODE_CONFIG = 112,$/;"	e	enum:vc4_packet
VC4_PACKET_TILE_BINNING_MODE_CONFIG_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_TILE_BINNING_MODE_CONFIG_SIZE	/;"	d
VC4_PACKET_TILE_COORDINATES	vc4/vc4_packet.h	/^        VC4_PACKET_TILE_COORDINATES = 115,$/;"	e	enum:vc4_packet
VC4_PACKET_TILE_COORDINATES_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_TILE_COORDINATES_SIZE	/;"	d
VC4_PACKET_TILE_RENDERING_MODE_CONFIG	vc4/vc4_packet.h	/^        VC4_PACKET_TILE_RENDERING_MODE_CONFIG = 113,$/;"	e	enum:vc4_packet
VC4_PACKET_TILE_RENDERING_MODE_CONFIG_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_TILE_RENDERING_MODE_CONFIG_SIZE	/;"	d
VC4_PACKET_VG_SHADER_STATE	vc4/vc4_packet.h	/^        VC4_PACKET_VG_SHADER_STATE = 66,$/;"	e	enum:vc4_packet
VC4_PACKET_VG_SHADER_STATE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_VG_SHADER_STATE_SIZE	/;"	d
VC4_PACKET_VIEWPORT_OFFSET	vc4/vc4_packet.h	/^        VC4_PACKET_VIEWPORT_OFFSET = 103,$/;"	e	enum:vc4_packet
VC4_PACKET_VIEWPORT_OFFSET_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_VIEWPORT_OFFSET_SIZE	/;"	d
VC4_PACKET_WAIT_ON_SEMAPHORE	vc4/vc4_packet.h	/^        VC4_PACKET_WAIT_ON_SEMAPHORE = 8,$/;"	e	enum:vc4_packet
VC4_PACKET_WAIT_ON_SEMAPHORE_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_WAIT_ON_SEMAPHORE_SIZE	/;"	d
VC4_PACKET_Z_CLIPPING	vc4/vc4_packet.h	/^        VC4_PACKET_Z_CLIPPING = 104,$/;"	e	enum:vc4_packet
VC4_PACKET_Z_CLIPPING_SIZE	vc4/vc4_packet.h	/^#define VC4_PACKET_Z_CLIPPING_SIZE	/;"	d
VC4_PERFCNT_FEP_CLIPPED_QUADS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_FEP_CLIPPED_QUADS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_FEP_VALID_PRIMS_NO_RENDER	include/drm/vc4_drm.h	/^	VC4_PERFCNT_FEP_VALID_PRIMS_NO_RENDER,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_FEP_VALID_PRIMS_RENDER	include/drm/vc4_drm.h	/^	VC4_PERFCNT_FEP_VALID_PRIMS_RENDER,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_FEP_VALID_QUADS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_FEP_VALID_QUADS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_L2C_TOTAL_L2_CACHE_HIT	include/drm/vc4_drm.h	/^	VC4_PERFCNT_L2C_TOTAL_L2_CACHE_HIT,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_L2C_TOTAL_L2_CACHE_MISS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_L2C_TOTAL_L2_CACHE_MISS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_NUM_EVENTS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_NUM_EVENTS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_PLB_PRIMS_NEED_CLIPPING	include/drm/vc4_drm.h	/^	VC4_PERFCNT_PLB_PRIMS_NEED_CLIPPING,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_PLB_PRIMS_OUTSIDE_VIEWPORT	include/drm/vc4_drm.h	/^	VC4_PERFCNT_PLB_PRIMS_OUTSIDE_VIEWPORT,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_PSE_PRIMS_REVERSED	include/drm/vc4_drm.h	/^	VC4_PERFCNT_PSE_PRIMS_REVERSED,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_EXEC_VALID_INST	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_EXEC_VALID_INST,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_FRAGMENT_SHADING	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_FRAGMENT_SHADING,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_VERTEX_COORD_SHADING	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_VERTEX_COORD_SHADING,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_SCOREBOARD	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_SCOREBOARD,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_TMUS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_TMUS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_VARYINGS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_CLK_CYCLES_WAITING_VARYINGS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_IDLE_CYCLES	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_IDLE_CYCLES,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_INST_CACHE_HIT	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_INST_CACHE_HIT,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_INST_CACHE_MISS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_INST_CACHE_MISS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_UNIFORM_CACHE_HIT	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_UNIFORM_CACHE_HIT,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_QPU_TOTAL_UNIFORM_CACHE_MISS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_QPU_TOTAL_UNIFORM_CACHE_MISS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TLB_QUADS_NON_ZERO_COVERAGE	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TLB_QUADS_NON_ZERO_COVERAGE,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TLB_QUADS_NOT_PASSING_STENCIL	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TLB_QUADS_NOT_PASSING_STENCIL,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TLB_QUADS_NOT_PASSING_Z_AND_STENCIL	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TLB_QUADS_NOT_PASSING_Z_AND_STENCIL,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TLB_QUADS_PASSING_Z_AND_STENCIL	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TLB_QUADS_PASSING_Z_AND_STENCIL,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TLB_QUADS_WRITTEN_TO_COLOR_BUF	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TLB_QUADS_WRITTEN_TO_COLOR_BUF,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TLB_QUADS_ZERO_COVERAGE	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TLB_QUADS_ZERO_COVERAGE,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TMU_TOTAL_TEXT_CACHE_MISS	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TMU_TOTAL_TEXT_CACHE_MISS,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_TMU_TOTAL_TEXT_QUADS_PROCESSED	include/drm/vc4_drm.h	/^	VC4_PERFCNT_TMU_TOTAL_TEXT_QUADS_PROCESSED,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_VPM_TOTAL_CLK_CYCLES_VCD_STALLED	include/drm/vc4_drm.h	/^	VC4_PERFCNT_VPM_TOTAL_CLK_CYCLES_VCD_STALLED,$/;"	e	enum:__anon453c1d2f0103
VC4_PERFCNT_VPM_TOTAL_CLK_CYCLES_VDW_STALLED	include/drm/vc4_drm.h	/^	VC4_PERFCNT_VPM_TOTAL_CLK_CYCLES_VDW_STALLED,$/;"	e	enum:__anon453c1d2f0103
VC4_PRIMITIVE_LIST_FORMAT_16_INDEX	vc4/vc4_packet.h	/^#define VC4_PRIMITIVE_LIST_FORMAT_16_INDEX /;"	d
VC4_PRIMITIVE_LIST_FORMAT_32_XY	vc4/vc4_packet.h	/^#define VC4_PRIMITIVE_LIST_FORMAT_32_XY /;"	d
VC4_PRIMITIVE_LIST_FORMAT_TYPE_LINES	vc4/vc4_packet.h	/^#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_LINES /;"	d
VC4_PRIMITIVE_LIST_FORMAT_TYPE_POINTS	vc4/vc4_packet.h	/^#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_POINTS /;"	d
VC4_PRIMITIVE_LIST_FORMAT_TYPE_RHT	vc4/vc4_packet.h	/^#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_RHT /;"	d
VC4_PRIMITIVE_LIST_FORMAT_TYPE_TRIANGLES	vc4/vc4_packet.h	/^#define VC4_PRIMITIVE_LIST_FORMAT_TYPE_TRIANGLES /;"	d
VC4_QPU_DEFINES_H	vc4/vc4_qpu_defines.h	/^#define VC4_QPU_DEFINES_H$/;"	d
VC4_RENDER_CONFIG_COVERAGE_MODE	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_COVERAGE_MODE /;"	d
VC4_RENDER_CONFIG_DB_NON_MS	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_DB_NON_MS /;"	d
VC4_RENDER_CONFIG_DECIMATE_MODE_16X	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_DECIMATE_MODE_16X /;"	d
VC4_RENDER_CONFIG_DECIMATE_MODE_1X	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_DECIMATE_MODE_1X /;"	d
VC4_RENDER_CONFIG_DECIMATE_MODE_4X	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_DECIMATE_MODE_4X /;"	d
VC4_RENDER_CONFIG_DECIMATE_MODE_MASK	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_DECIMATE_MODE_MASK /;"	d
VC4_RENDER_CONFIG_EARLY_Z_COVERAGE_DISABLE	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_EARLY_Z_COVERAGE_DISABLE /;"	d
VC4_RENDER_CONFIG_EARLY_Z_DIRECTION_G	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_EARLY_Z_DIRECTION_G /;"	d
VC4_RENDER_CONFIG_ENABLE_VG_MASK	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_ENABLE_VG_MASK /;"	d
VC4_RENDER_CONFIG_FORMAT_BGR565	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_FORMAT_BGR565 /;"	d
VC4_RENDER_CONFIG_FORMAT_BGR565_DITHERED	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_FORMAT_BGR565_DITHERED /;"	d
VC4_RENDER_CONFIG_FORMAT_MASK	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_FORMAT_MASK /;"	d
VC4_RENDER_CONFIG_FORMAT_RGBA8888	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_FORMAT_RGBA8888 /;"	d
VC4_RENDER_CONFIG_FORMAT_SHIFT	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_FORMAT_SHIFT /;"	d
VC4_RENDER_CONFIG_MEMORY_FORMAT_MASK	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_MEMORY_FORMAT_MASK /;"	d
VC4_RENDER_CONFIG_MEMORY_FORMAT_SHIFT	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_MEMORY_FORMAT_SHIFT /;"	d
VC4_RENDER_CONFIG_MS_MODE_4X	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_MS_MODE_4X /;"	d
VC4_RENDER_CONFIG_TILE_BUFFER_64BIT	vc4/vc4_packet.h	/^#define VC4_RENDER_CONFIG_TILE_BUFFER_64BIT /;"	d
VC4_SET_FIELD	vc4/vc4_packet.h	/^#define VC4_SET_FIELD(/;"	d
VC4_SHADER_FLAG_ENABLE_CLIPPING	vc4/vc4_packet.h	/^#define VC4_SHADER_FLAG_ENABLE_CLIPPING /;"	d
VC4_SHADER_FLAG_FS_SINGLE_THREAD	vc4/vc4_packet.h	/^#define VC4_SHADER_FLAG_FS_SINGLE_THREAD /;"	d
VC4_SHADER_FLAG_SHADED_CLIP_COORDS	vc4/vc4_packet.h	/^#define VC4_SHADER_FLAG_SHADED_CLIP_COORDS /;"	d
VC4_SHADER_FLAG_VS_POINT_SIZE	vc4/vc4_packet.h	/^#define VC4_SHADER_FLAG_VS_POINT_SIZE /;"	d
VC4_STORE_TILE_BUFFER_DISABLE_COLOR_CLEAR	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_DISABLE_COLOR_CLEAR /;"	d
VC4_STORE_TILE_BUFFER_DISABLE_SWAP	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_DISABLE_SWAP /;"	d
VC4_STORE_TILE_BUFFER_DISABLE_VG_MASK_CLEAR	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_DISABLE_VG_MASK_CLEAR /;"	d
VC4_STORE_TILE_BUFFER_DISABLE_ZS_CLEAR	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_DISABLE_ZS_CLEAR /;"	d
VC4_STORE_TILE_BUFFER_MODE_DECIMATE_X16	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_MODE_DECIMATE_X16 /;"	d
VC4_STORE_TILE_BUFFER_MODE_DECIMATE_X4	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_MODE_DECIMATE_X4 /;"	d
VC4_STORE_TILE_BUFFER_MODE_MASK	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_MODE_MASK /;"	d
VC4_STORE_TILE_BUFFER_MODE_SAMPLE0	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_MODE_SAMPLE0 /;"	d
VC4_STORE_TILE_BUFFER_MODE_SHIFT	vc4/vc4_packet.h	/^#define VC4_STORE_TILE_BUFFER_MODE_SHIFT /;"	d
VC4_SUBMIT_CL_FIXED_RCL_ORDER	include/drm/vc4_drm.h	/^#define VC4_SUBMIT_CL_FIXED_RCL_ORDER	/;"	d
VC4_SUBMIT_CL_RCL_ORDER_INCREASING_X	include/drm/vc4_drm.h	/^#define VC4_SUBMIT_CL_RCL_ORDER_INCREASING_X	/;"	d
VC4_SUBMIT_CL_RCL_ORDER_INCREASING_Y	include/drm/vc4_drm.h	/^#define VC4_SUBMIT_CL_RCL_ORDER_INCREASING_Y	/;"	d
VC4_SUBMIT_CL_USE_CLEAR_COLOR	include/drm/vc4_drm.h	/^#define VC4_SUBMIT_CL_USE_CLEAR_COLOR	/;"	d
VC4_SUBMIT_RCL_SURFACE_READ_IS_FULL_RES	include/drm/vc4_drm.h	/^#define VC4_SUBMIT_RCL_SURFACE_READ_IS_FULL_RES	/;"	d
VC4_TEXTURE_TYPE_A1	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_A1 = 14,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_A4	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_A4 = 13,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_ALPHA	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_ALPHA = 6,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_BW1	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_BW1 = 12,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_ETC1	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_ETC1 = 8,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_LUMALPHA	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_LUMALPHA = 7,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_LUMINANCE	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_LUMINANCE = 5,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGB565	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGB565 = 4,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGBA32R	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGBA32R = 16,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGBA4444	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGBA4444 = 2,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGBA5551	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGBA5551 = 3,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGBA64	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGBA64 = 15,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGBA8888	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGBA8888 = 0,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_RGBX8888	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_RGBX8888 = 1,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_S16	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_S16 = 11,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_S16F	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_S16F = 9,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_S8	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_S8 = 10,$/;"	e	enum:vc4_texture_data_type
VC4_TEXTURE_TYPE_YUV422R	vc4/vc4_packet.h	/^        VC4_TEXTURE_TYPE_YUV422R = 17,$/;"	e	enum:vc4_texture_data_type
VC4_TEX_P0_CMMODE_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P0_CMMODE_MASK /;"	d
VC4_TEX_P0_CMMODE_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P0_CMMODE_SHIFT /;"	d
VC4_TEX_P0_CSWIZ_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P0_CSWIZ_MASK /;"	d
VC4_TEX_P0_CSWIZ_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P0_CSWIZ_SHIFT /;"	d
VC4_TEX_P0_FLIPY_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P0_FLIPY_MASK /;"	d
VC4_TEX_P0_FLIPY_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P0_FLIPY_SHIFT /;"	d
VC4_TEX_P0_MIPLVLS_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P0_MIPLVLS_MASK /;"	d
VC4_TEX_P0_MIPLVLS_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P0_MIPLVLS_SHIFT /;"	d
VC4_TEX_P0_OFFSET_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P0_OFFSET_MASK /;"	d
VC4_TEX_P0_OFFSET_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P0_OFFSET_SHIFT /;"	d
VC4_TEX_P0_TYPE_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P0_TYPE_MASK /;"	d
VC4_TEX_P0_TYPE_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P0_TYPE_SHIFT /;"	d
VC4_TEX_P1_ETCFLIP_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_ETCFLIP_MASK /;"	d
VC4_TEX_P1_ETCFLIP_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_ETCFLIP_SHIFT /;"	d
VC4_TEX_P1_HEIGHT_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_HEIGHT_MASK /;"	d
VC4_TEX_P1_HEIGHT_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_HEIGHT_SHIFT /;"	d
VC4_TEX_P1_MAGFILT_LINEAR	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MAGFILT_LINEAR /;"	d
VC4_TEX_P1_MAGFILT_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_MAGFILT_MASK /;"	d
VC4_TEX_P1_MAGFILT_NEAREST	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MAGFILT_NEAREST /;"	d
VC4_TEX_P1_MAGFILT_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_MAGFILT_SHIFT /;"	d
VC4_TEX_P1_MINFILT_LINEAR	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MINFILT_LINEAR /;"	d
VC4_TEX_P1_MINFILT_LIN_MIP_LIN	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MINFILT_LIN_MIP_LIN /;"	d
VC4_TEX_P1_MINFILT_LIN_MIP_NEAR	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MINFILT_LIN_MIP_NEAR /;"	d
VC4_TEX_P1_MINFILT_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_MINFILT_MASK /;"	d
VC4_TEX_P1_MINFILT_NEAREST	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MINFILT_NEAREST /;"	d
VC4_TEX_P1_MINFILT_NEAR_MIP_LIN	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MINFILT_NEAR_MIP_LIN /;"	d
VC4_TEX_P1_MINFILT_NEAR_MIP_NEAR	vc4/vc4_packet.h	/^# define VC4_TEX_P1_MINFILT_NEAR_MIP_NEAR /;"	d
VC4_TEX_P1_MINFILT_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_MINFILT_SHIFT /;"	d
VC4_TEX_P1_TYPE4_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_TYPE4_MASK /;"	d
VC4_TEX_P1_TYPE4_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_TYPE4_SHIFT /;"	d
VC4_TEX_P1_WIDTH_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_WIDTH_MASK /;"	d
VC4_TEX_P1_WIDTH_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_WIDTH_SHIFT /;"	d
VC4_TEX_P1_WRAP_BORDER	vc4/vc4_packet.h	/^# define VC4_TEX_P1_WRAP_BORDER /;"	d
VC4_TEX_P1_WRAP_CLAMP	vc4/vc4_packet.h	/^# define VC4_TEX_P1_WRAP_CLAMP /;"	d
VC4_TEX_P1_WRAP_MIRROR	vc4/vc4_packet.h	/^# define VC4_TEX_P1_WRAP_MIRROR /;"	d
VC4_TEX_P1_WRAP_REPEAT	vc4/vc4_packet.h	/^# define VC4_TEX_P1_WRAP_REPEAT /;"	d
VC4_TEX_P1_WRAP_S_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_WRAP_S_MASK /;"	d
VC4_TEX_P1_WRAP_S_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_WRAP_S_SHIFT /;"	d
VC4_TEX_P1_WRAP_T_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P1_WRAP_T_MASK /;"	d
VC4_TEX_P1_WRAP_T_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P1_WRAP_T_SHIFT /;"	d
VC4_TEX_P2_BSLOD_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_BSLOD_MASK /;"	d
VC4_TEX_P2_BSLOD_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_BSLOD_SHIFT /;"	d
VC4_TEX_P2_CHEIGHT_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CHEIGHT_MASK /;"	d
VC4_TEX_P2_CHEIGHT_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CHEIGHT_SHIFT /;"	d
VC4_TEX_P2_CMST_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CMST_MASK /;"	d
VC4_TEX_P2_CMST_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CMST_SHIFT /;"	d
VC4_TEX_P2_CWIDTH_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CWIDTH_MASK /;"	d
VC4_TEX_P2_CWIDTH_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CWIDTH_SHIFT /;"	d
VC4_TEX_P2_CXOFF_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CXOFF_MASK /;"	d
VC4_TEX_P2_CXOFF_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CXOFF_SHIFT /;"	d
VC4_TEX_P2_CYOFF_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CYOFF_MASK /;"	d
VC4_TEX_P2_CYOFF_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_CYOFF_SHIFT /;"	d
VC4_TEX_P2_PTYPE_CHILD_IMAGE_DIMENSIONS	vc4/vc4_packet.h	/^# define VC4_TEX_P2_PTYPE_CHILD_IMAGE_DIMENSIONS /;"	d
VC4_TEX_P2_PTYPE_CHILD_IMAGE_OFFSETS	vc4/vc4_packet.h	/^# define VC4_TEX_P2_PTYPE_CHILD_IMAGE_OFFSETS /;"	d
VC4_TEX_P2_PTYPE_CUBE_MAP_STRIDE	vc4/vc4_packet.h	/^# define VC4_TEX_P2_PTYPE_CUBE_MAP_STRIDE /;"	d
VC4_TEX_P2_PTYPE_IGNORED	vc4/vc4_packet.h	/^# define VC4_TEX_P2_PTYPE_IGNORED /;"	d
VC4_TEX_P2_PTYPE_MASK	vc4/vc4_packet.h	/^#define VC4_TEX_P2_PTYPE_MASK /;"	d
VC4_TEX_P2_PTYPE_SHIFT	vc4/vc4_packet.h	/^#define VC4_TEX_P2_PTYPE_SHIFT /;"	d
VC4_TILING_FORMAT_LINEAR	vc4/vc4_packet.h	/^#define VC4_TILING_FORMAT_LINEAR /;"	d
VC4_TILING_FORMAT_LT	vc4/vc4_packet.h	/^#define VC4_TILING_FORMAT_LT /;"	d
VC4_TILING_FORMAT_T	vc4/vc4_packet.h	/^#define VC4_TILING_FORMAT_T /;"	d
VCE_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define VCE_TESTS_STR /;"	d	file:
VCN_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define VCN_TESTS_STR /;"	d	file:
VERTEX_OUT	intel/intel_decode.c	/^#define VERTEX_OUT(/;"	d	file:
VG	intel/intel_bufmgr_gem.c	/^#define VG(/;"	d	file:
VG_BO_ALLOC	freedreno/freedreno_priv.h	/^static inline void VG_BO_ALLOC(struct fd_bo *bo)   {}$/;"	f	typeref:typename:void
VG_BO_ALLOC	freedreno/freedreno_priv.h	/^static inline void VG_BO_ALLOC(struct fd_bo *bo)$/;"	f	typeref:typename:void
VG_BO_FREE	freedreno/freedreno_priv.h	/^static inline void VG_BO_FREE(struct fd_bo *bo)    {}$/;"	f	typeref:typename:void
VG_BO_FREE	freedreno/freedreno_priv.h	/^static inline void VG_BO_FREE(struct fd_bo *bo)$/;"	f	typeref:typename:void
VG_BO_OBTAIN	freedreno/freedreno_priv.h	/^static inline void VG_BO_OBTAIN(struct fd_bo *bo)  {}$/;"	f	typeref:typename:void
VG_BO_OBTAIN	freedreno/freedreno_priv.h	/^static inline void VG_BO_OBTAIN(struct fd_bo *bo)$/;"	f	typeref:typename:void
VG_BO_RELEASE	freedreno/freedreno_priv.h	/^static inline void VG_BO_RELEASE(struct fd_bo *bo) {}$/;"	f	typeref:typename:void
VG_BO_RELEASE	freedreno/freedreno_priv.h	/^static inline void VG_BO_RELEASE(struct fd_bo *bo)$/;"	f	typeref:typename:void
VIA_BACK	include/drm/via_drm.h	/^#define VIA_BACK /;"	d
VIA_CLEANUP_DMA	include/drm/via_drm.h	/^		VIA_CLEANUP_DMA = 0x02,$/;"	e	enum:_drm_via_dma_init::__anon56c3c8620603
VIA_CLEANUP_MAP	include/drm/via_drm.h	/^		VIA_CLEANUP_MAP = 0x02$/;"	e	enum:_drm_via_init::__anon56c3c8620403
VIA_CMDBUF_LAG	include/drm/via_drm.h	/^		VIA_CMDBUF_LAG = 0x02$/;"	e	enum:_drm_via_cmdbuf_size::__anon56c3c8620703
VIA_CMDBUF_SPACE	include/drm/via_drm.h	/^		VIA_CMDBUF_SPACE = 0x01,$/;"	e	enum:_drm_via_cmdbuf_size::__anon56c3c8620703
VIA_DEPTH	include/drm/via_drm.h	/^#define VIA_DEPTH /;"	d
VIA_DMA_INITIALIZED	include/drm/via_drm.h	/^		VIA_DMA_INITIALIZED = 0x03$/;"	e	enum:_drm_via_dma_init::__anon56c3c8620603
VIA_FRONT	include/drm/via_drm.h	/^#define VIA_FRONT /;"	d
VIA_FUTEX_WAIT	include/drm/via_drm.h	/^		VIA_FUTEX_WAIT = 0x00,$/;"	e	enum:_drm_via_futex::__anon56c3c8620503
VIA_FUTEX_WAKE	include/drm/via_drm.h	/^		VIA_FUTEX_WAKE = 0X01$/;"	e	enum:_drm_via_futex::__anon56c3c8620503
VIA_INIT_DMA	include/drm/via_drm.h	/^		VIA_INIT_DMA = 0x01,$/;"	e	enum:_drm_via_dma_init::__anon56c3c8620603
VIA_INIT_MAP	include/drm/via_drm.h	/^		VIA_INIT_MAP = 0x01,$/;"	e	enum:_drm_via_init::__anon56c3c8620403
VIA_IRQ_ABSOLUTE	include/drm/via_drm.h	/^	VIA_IRQ_ABSOLUTE = 0x0,$/;"	e	enum:__anon56c3c8620803
VIA_IRQ_FLAGS_MASK	include/drm/via_drm.h	/^#define VIA_IRQ_FLAGS_MASK /;"	d
VIA_IRQ_FORCE_SEQUENCE	include/drm/via_drm.h	/^	VIA_IRQ_FORCE_SEQUENCE = 0x20000000$/;"	e	enum:__anon56c3c8620803
VIA_IRQ_RELATIVE	include/drm/via_drm.h	/^	VIA_IRQ_RELATIVE = 0x1,$/;"	e	enum:__anon56c3c8620803
VIA_IRQ_SIGNAL	include/drm/via_drm.h	/^	VIA_IRQ_SIGNAL = 0x10000000,$/;"	e	enum:__anon56c3c8620803
VIA_LOG_MIN_TEX_REGION_SIZE	include/drm/via_drm.h	/^#define VIA_LOG_MIN_TEX_REGION_SIZE /;"	d
VIA_MAX_CACHELINE_SIZE	include/drm/via_drm.h	/^#define VIA_MAX_CACHELINE_SIZE /;"	d
VIA_MEM_AGP	include/drm/via_drm.h	/^#define VIA_MEM_AGP /;"	d
VIA_MEM_MIXED	include/drm/via_drm.h	/^#define VIA_MEM_MIXED /;"	d
VIA_MEM_SYSTEM	include/drm/via_drm.h	/^#define VIA_MEM_SYSTEM /;"	d
VIA_MEM_UNKNOWN	include/drm/via_drm.h	/^#define VIA_MEM_UNKNOWN /;"	d
VIA_MEM_VIDEO	include/drm/via_drm.h	/^#define VIA_MEM_VIDEO /;"	d
VIA_NR_SAREA_CLIPRECTS	include/drm/via_drm.h	/^#define VIA_NR_SAREA_CLIPRECTS	/;"	d
VIA_NR_TEX_REGIONS	include/drm/via_drm.h	/^#define VIA_NR_TEX_REGIONS /;"	d
VIA_NR_XVMC_LOCKS	include/drm/via_drm.h	/^#define VIA_NR_XVMC_LOCKS /;"	d
VIA_NR_XVMC_PORTS	include/drm/via_drm.h	/^#define VIA_NR_XVMC_PORTS /;"	d
VIA_STENCIL	include/drm/via_drm.h	/^#define VIA_STENCIL /;"	d
VIA_TEX_SETUP_SIZE	include/drm/via_drm.h	/^#define VIA_TEX_SETUP_SIZE /;"	d
VIA_UPLOAD_ALL	include/drm/via_drm.h	/^#define VIA_UPLOAD_ALL /;"	d
VIA_UPLOAD_BUFFERS	include/drm/via_drm.h	/^#define VIA_UPLOAD_BUFFERS /;"	d
VIA_UPLOAD_CLIPRECTS	include/drm/via_drm.h	/^#define VIA_UPLOAD_CLIPRECTS /;"	d
VIA_UPLOAD_CTX	include/drm/via_drm.h	/^#define VIA_UPLOAD_CTX /;"	d
VIA_UPLOAD_TEX0	include/drm/via_drm.h	/^#define VIA_UPLOAD_TEX0 /;"	d
VIA_UPLOAD_TEX0IMAGE	include/drm/via_drm.h	/^#define VIA_UPLOAD_TEX0IMAGE /;"	d
VIA_UPLOAD_TEX1	include/drm/via_drm.h	/^#define VIA_UPLOAD_TEX1 /;"	d
VIA_UPLOAD_TEX1IMAGE	include/drm/via_drm.h	/^#define VIA_UPLOAD_TEX1IMAGE /;"	d
VIDEO_HEIGHT	tests/camera_test/v4l2_test.c	/^#define VIDEO_HEIGHT /;"	d	file:
VIDEO_WIDTH	tests/camera_test/v4l2_test.c	/^#define VIDEO_WIDTH /;"	d	file:
VIRTGPU_DRM_H	include/drm/virtgpu_drm.h	/^#define VIRTGPU_DRM_H$/;"	d
VIRTGPU_EXECBUF_FENCE_FD_IN	include/drm/virtgpu_drm.h	/^#define VIRTGPU_EXECBUF_FENCE_FD_IN	/;"	d
VIRTGPU_EXECBUF_FENCE_FD_OUT	include/drm/virtgpu_drm.h	/^#define VIRTGPU_EXECBUF_FENCE_FD_OUT	/;"	d
VIRTGPU_EXECBUF_FLAGS	include/drm/virtgpu_drm.h	/^#define VIRTGPU_EXECBUF_FLAGS /;"	d
VIRTGPU_PARAM_3D_FEATURES	include/drm/virtgpu_drm.h	/^#define VIRTGPU_PARAM_3D_FEATURES /;"	d
VIRTGPU_PARAM_CAPSET_QUERY_FIX	include/drm/virtgpu_drm.h	/^#define VIRTGPU_PARAM_CAPSET_QUERY_FIX /;"	d
VIRTGPU_WAIT_NOWAIT	include/drm/virtgpu_drm.h	/^#define VIRTGPU_WAIT_NOWAIT /;"	d
VIVS_DE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE	/;"	d
VIVS_DE_ALPHA_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL	/;"	d
VIVS_DE_ALPHA_CONTROL_ENABLE_OFF	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_ENABLE_OFF	/;"	d
VIVS_DE_ALPHA_CONTROL_ENABLE_ON	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_ENABLE_ON	/;"	d
VIVS_DE_ALPHA_CONTROL_ENABLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_ENABLE__MASK	/;"	d
VIVS_DE_ALPHA_CONTROL_ENABLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_ENABLE__SHIFT	/;"	d
VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA(/;"	d
VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__MASK	/;"	d
VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__SHIFT	/;"	d
VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA(/;"	d
VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__MASK	/;"	d
VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR_DISABLE	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR_ENABLE	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR__MASK	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_FACTOR__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE_INVERSED	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE__MASK	/;"	d
VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_DST_BLENDING_MODE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_BLENDING_MODE(/;"	d
VIVS_DE_ALPHA_MODES_DST_BLENDING_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_BLENDING_MODE__MASK	/;"	d
VIVS_DE_ALPHA_MODES_DST_BLENDING_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_DST_BLENDING_MODE__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_GLOBAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_GLOBAL	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_SCALED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_SCALED	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__MASK	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_GLOBAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_GLOBAL	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_SCALED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_SCALED	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__MASK	/;"	d
VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_DISABLE	/;"	d
VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_ENABLE	/;"	d
VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__MASK	/;"	d
VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_DISABLE	/;"	d
VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_ENABLE	/;"	d
VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__MASK	/;"	d
VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR_DISABLE	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR_ENABLE	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR__MASK	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_FACTOR__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE_INVERSED	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE__MASK	/;"	d
VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_ALPHA_MODES_SRC_BLENDING_MODE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_BLENDING_MODE(/;"	d
VIVS_DE_ALPHA_MODES_SRC_BLENDING_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_BLENDING_MODE__MASK	/;"	d
VIVS_DE_ALPHA_MODES_SRC_BLENDING_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ALPHA_MODES_SRC_BLENDING_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4	/;"	d
VIVS_DE_BLOCK4_ADDRESS_U	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ADDRESS_U(/;"	d
VIVS_DE_BLOCK4_ADDRESS_U__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ADDRESS_U__ESIZE	/;"	d
VIVS_DE_BLOCK4_ADDRESS_U__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ADDRESS_U__LEN	/;"	d
VIVS_DE_BLOCK4_ADDRESS_V	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ADDRESS_V(/;"	d
VIVS_DE_BLOCK4_ADDRESS_V__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ADDRESS_V__ESIZE	/;"	d
VIVS_DE_BLOCK4_ADDRESS_V__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ADDRESS_V__LEN	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL(/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE_OFF	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE_OFF	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE_ON	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE_ON	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_ENABLE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA(/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA(/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL__ESIZE	/;"	d
VIVS_DE_BLOCK4_ALPHA_CONTROL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_CONTROL__LEN	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES(/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR_DISABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR_ENABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_FACTOR__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE_INVERSED	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_BLENDING_MODE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_BLENDING_MODE(/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_BLENDING_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_BLENDING_MODE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_DST_BLENDING_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_DST_BLENDING_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_GLOBAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_GLOBAL	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_SCALED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_SCALED	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_GLOBAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_GLOBAL	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_SCALED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_SCALED	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR_DISABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR_ENABLE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_FACTOR__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE_INVERSED	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_BLENDING_MODE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_BLENDING_MODE(/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_BLENDING_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_BLENDING_MODE__MASK	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES_SRC_BLENDING_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES_SRC_BLENDING_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES__ESIZE	/;"	d
VIVS_DE_BLOCK4_ALPHA_MODES__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ALPHA_MODES__LEN	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES(/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_ALPHA	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_COLOR	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES__ESIZE	/;"	d
VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_COLOR_MULTIPLY_MODES__LEN	/;"	d
VIVS_DE_BLOCK4_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL(/;"	d
VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE_MASK	/;"	d
VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE_UV	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE_UV	/;"	d
VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE_VU	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE_VU	/;"	d
VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE__MASK	/;"	d
VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_UV_SWIZZLE__SHIFT	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUVRGB_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUVRGB_DISABLE	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUVRGB_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUVRGB_ENABLE	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUVRGB_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUVRGB_MASK	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUVRGB__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUVRGB__MASK	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUVRGB__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUVRGB__SHIFT	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUV_601	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUV_601	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUV_709	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUV_709	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUV_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUV_MASK	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUV__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUV__MASK	/;"	d
VIVS_DE_BLOCK4_CONTROL_YUV__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL_YUV__SHIFT	/;"	d
VIVS_DE_BLOCK4_CONTROL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL__ESIZE	/;"	d
VIVS_DE_BLOCK4_CONTROL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_CONTROL__LEN	/;"	d
VIVS_DE_BLOCK4_GLOBAL_DEST_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_GLOBAL_DEST_COLOR(/;"	d
VIVS_DE_BLOCK4_GLOBAL_DEST_COLOR__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_GLOBAL_DEST_COLOR__ESIZE	/;"	d
VIVS_DE_BLOCK4_GLOBAL_DEST_COLOR__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_GLOBAL_DEST_COLOR__LEN	/;"	d
VIVS_DE_BLOCK4_GLOBAL_SRC_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_GLOBAL_SRC_COLOR(/;"	d
VIVS_DE_BLOCK4_GLOBAL_SRC_COLOR__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_GLOBAL_SRC_COLOR__ESIZE	/;"	d
VIVS_DE_BLOCK4_GLOBAL_SRC_COLOR__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_GLOBAL_SRC_COLOR__LEN	/;"	d
VIVS_DE_BLOCK4_ROP	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP(/;"	d
VIVS_DE_BLOCK4_ROP_ROP_BG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_ROP_BG(/;"	d
VIVS_DE_BLOCK4_ROP_ROP_BG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_ROP_BG__MASK	/;"	d
VIVS_DE_BLOCK4_ROP_ROP_BG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_ROP_BG__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROP_ROP_FG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_ROP_FG(/;"	d
VIVS_DE_BLOCK4_ROP_ROP_FG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_ROP_FG__MASK	/;"	d
VIVS_DE_BLOCK4_ROP_ROP_FG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_ROP_FG__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROP_TYPE_ROP2_PATTERN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_TYPE_ROP2_PATTERN	/;"	d
VIVS_DE_BLOCK4_ROP_TYPE_ROP2_SOURCE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_TYPE_ROP2_SOURCE	/;"	d
VIVS_DE_BLOCK4_ROP_TYPE_ROP3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_TYPE_ROP3	/;"	d
VIVS_DE_BLOCK4_ROP_TYPE_ROP4	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_TYPE_ROP4	/;"	d
VIVS_DE_BLOCK4_ROP_TYPE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_TYPE__MASK	/;"	d
VIVS_DE_BLOCK4_ROP_TYPE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP_TYPE__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROP__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP__ESIZE	/;"	d
VIVS_DE_BLOCK4_ROP__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROP__LEN	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE(/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST(/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST_MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR(/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR_MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR__MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST_MIRROR__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST__MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_DST__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_DST__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC(/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR(/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR_MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR__MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC_MIRROR__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC__MASK	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE_SRC__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE_SRC__SHIFT	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE__ESIZE	/;"	d
VIVS_DE_BLOCK4_ROT_ANGLE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_ROT_ANGLE__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ADDRESS(/;"	d
VIVS_DE_BLOCK4_SRC_ADDRESS__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ADDRESS__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_ADDRESS__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ADDRESS__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_COLOR_BG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_COLOR_BG(/;"	d
VIVS_DE_BLOCK4_SRC_COLOR_BG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_COLOR_BG__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_COLOR_BG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_COLOR_BG__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_COLOR_KEY_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_COLOR_KEY_HIGH(/;"	d
VIVS_DE_BLOCK4_SRC_COLOR_KEY_HIGH__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_COLOR_KEY_HIGH__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_COLOR_KEY_HIGH__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_COLOR_KEY_HIGH__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG(/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_DISABLE420_L2_CACHE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_DISABLE420_L2_CACHE	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_ENDIAN_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_ENDIAN_CONTROL(/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_ENDIAN_CONTROL__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_ENDIAN_CONTROL__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_ENDIAN_CONTROL__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_ENDIAN_CONTROL__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION_MEMORY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION_MEMORY	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION_STREAM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION_STREAM	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_LOCATION__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY_BACKGROUND	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY_BACKGROUND	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY_FOREGROUND	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY_FOREGROUND	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_MONO_TRANSPARENCY__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PACK_PACKED16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PACK_PACKED16	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PACK_PACKED32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PACK_PACKED32	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PACK_PACKED8	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PACK_PACKED8	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PACK_UNPACKED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PACK_UNPACKED	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PACK__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PACK__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PACK__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PACK__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PE10_SOURCE_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PE10_SOURCE_FORMAT(/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PE10_SOURCE_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PE10_SOURCE_FORMAT__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_PE10_SOURCE_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_PE10_SOURCE_FORMAT__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SOURCE_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SOURCE_FORMAT(/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SOURCE_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SOURCE_FORMAT__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SOURCE_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SOURCE_FORMAT__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE_ABSOLUTE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE_ABSOLUTE	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE_RELATIVE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE_RELATIVE	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SRC_RELATIVE__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SWIZZLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SWIZZLE(/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SWIZZLE__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_SWIZZLE__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TILED__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TRANSPARENCY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TRANSPARENCY(/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TRANSPARENCY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TRANSPARENCY__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_TRANSPARENCY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_TRANSPARENCY__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG_UNK16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG_UNK16	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_CONFIG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_CONFIG__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_EX_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_ADDRESS(/;"	d
VIVS_DE_BLOCK4_SRC_EX_ADDRESS__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_ADDRESS__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_ADDRESS__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_ADDRESS__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG(/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MINOR_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_MULTI_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG_SUPER_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_EX_CONFIG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_EX_CONFIG__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN(/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN_X(/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN_X__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN_X__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN_Y(/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN_Y__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN_Y__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_ORIGIN__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ORIGIN__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG(/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION_DISABLE	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION_ENABLE	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_ROTATION__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_WIDTH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_WIDTH(/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_WIDTH__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG_WIDTH__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_CONFIG__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT(/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT_HEIGHT(/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT_HEIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT_HEIGHT__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT_HEIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT_HEIGHT__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_ROTATION_HEIGHT__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_SIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE(/;"	d
VIVS_DE_BLOCK4_SRC_SIZE_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE_X(/;"	d
VIVS_DE_BLOCK4_SRC_SIZE_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE_X__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_SIZE_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE_X__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_SIZE_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE_Y(/;"	d
VIVS_DE_BLOCK4_SRC_SIZE_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE_Y__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_SIZE_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE_Y__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_SIZE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_SIZE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_SIZE__LEN	/;"	d
VIVS_DE_BLOCK4_SRC_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_STRIDE(/;"	d
VIVS_DE_BLOCK4_SRC_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_STRIDE_STRIDE(/;"	d
VIVS_DE_BLOCK4_SRC_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_BLOCK4_SRC_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK4_SRC_STRIDE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_STRIDE__ESIZE	/;"	d
VIVS_DE_BLOCK4_SRC_STRIDE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_SRC_STRIDE__LEN	/;"	d
VIVS_DE_BLOCK4_STRIDE_U	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_U(/;"	d
VIVS_DE_BLOCK4_STRIDE_U_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_U_STRIDE(/;"	d
VIVS_DE_BLOCK4_STRIDE_U_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_U_STRIDE__MASK	/;"	d
VIVS_DE_BLOCK4_STRIDE_U_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_U_STRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK4_STRIDE_U__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_U__ESIZE	/;"	d
VIVS_DE_BLOCK4_STRIDE_U__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_U__LEN	/;"	d
VIVS_DE_BLOCK4_STRIDE_V	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_V(/;"	d
VIVS_DE_BLOCK4_STRIDE_V_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_V_STRIDE(/;"	d
VIVS_DE_BLOCK4_STRIDE_V_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_V_STRIDE__MASK	/;"	d
VIVS_DE_BLOCK4_STRIDE_V_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_V_STRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK4_STRIDE_V__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_V__ESIZE	/;"	d
VIVS_DE_BLOCK4_STRIDE_V__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_STRIDE_V__LEN	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY(/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION_KEY	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION_MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION_OPAQUE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DESTINATION__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY_DISABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY_ENABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY_MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_DFB_COLOR_KEY__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN_KEY	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN_MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN_OPAQUE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_PATTERN__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_RESOURCE_OVERRIDE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_RESOURCE_OVERRIDE_MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE_KEY	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE_MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE_OPAQUE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_SOURCE__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_TRANSPARENCY_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_TRANSPARENCY_MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_DST_OVERRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_PAT_OVERRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE__MASK	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY_USE_SRC_OVERRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY__ESIZE	/;"	d
VIVS_DE_BLOCK4_TRANSPARENCY__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK4_TRANSPARENCY__LEN	/;"	d
VIVS_DE_BLOCK8	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8	/;"	d
VIVS_DE_BLOCK8_ADDRESS_U	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ADDRESS_U(/;"	d
VIVS_DE_BLOCK8_ADDRESS_U__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ADDRESS_U__ESIZE	/;"	d
VIVS_DE_BLOCK8_ADDRESS_U__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ADDRESS_U__LEN	/;"	d
VIVS_DE_BLOCK8_ADDRESS_V	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ADDRESS_V(/;"	d
VIVS_DE_BLOCK8_ADDRESS_V__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ADDRESS_V__ESIZE	/;"	d
VIVS_DE_BLOCK8_ADDRESS_V__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ADDRESS_V__LEN	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL(/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE_OFF	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE_OFF	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE_ON	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE_ON	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_ENABLE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA(/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_DST_ALPHA__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA(/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL_PE10_GLOBAL_SRC_ALPHA__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL__ESIZE	/;"	d
VIVS_DE_BLOCK8_ALPHA_CONTROL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_CONTROL__LEN	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES(/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR_DISABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR_ENABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_FACTOR__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE_INVERSED	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_BLENDING_MODE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_BLENDING_MODE(/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_BLENDING_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_BLENDING_MODE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_DST_BLENDING_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_DST_BLENDING_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_GLOBAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_GLOBAL	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_SCALED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE_SCALED	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_DST_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_GLOBAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_GLOBAL	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_SCALED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE_SCALED	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_GLOBAL_SRC_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_DST_COLOR_MULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_PE10_SRC_COLOR_MULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR_DISABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR_ENABLE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_FACTOR__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE_INVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE_INVERSED	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE_NORMAL	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_ALPHA_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_BLENDING_MODE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_BLENDING_MODE(/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_BLENDING_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_BLENDING_MODE__MASK	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES_SRC_BLENDING_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES_SRC_BLENDING_MODE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES__ESIZE	/;"	d
VIVS_DE_BLOCK8_ALPHA_MODES__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ALPHA_MODES__LEN	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES(/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_ALPHA	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_COLOR	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_ENABLE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__MASK	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES__ESIZE	/;"	d
VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_COLOR_MULTIPLY_MODES__LEN	/;"	d
VIVS_DE_BLOCK8_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL(/;"	d
VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE_MASK	/;"	d
VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE_UV	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE_UV	/;"	d
VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE_VU	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE_VU	/;"	d
VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE__MASK	/;"	d
VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_UV_SWIZZLE__SHIFT	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUVRGB_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUVRGB_DISABLE	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUVRGB_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUVRGB_ENABLE	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUVRGB_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUVRGB_MASK	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUVRGB__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUVRGB__MASK	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUVRGB__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUVRGB__SHIFT	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUV_601	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUV_601	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUV_709	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUV_709	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUV_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUV_MASK	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUV__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUV__MASK	/;"	d
VIVS_DE_BLOCK8_CONTROL_YUV__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL_YUV__SHIFT	/;"	d
VIVS_DE_BLOCK8_CONTROL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL__ESIZE	/;"	d
VIVS_DE_BLOCK8_CONTROL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_CONTROL__LEN	/;"	d
VIVS_DE_BLOCK8_GLOBAL_DEST_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_GLOBAL_DEST_COLOR(/;"	d
VIVS_DE_BLOCK8_GLOBAL_DEST_COLOR__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_GLOBAL_DEST_COLOR__ESIZE	/;"	d
VIVS_DE_BLOCK8_GLOBAL_DEST_COLOR__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_GLOBAL_DEST_COLOR__LEN	/;"	d
VIVS_DE_BLOCK8_GLOBAL_SRC_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_GLOBAL_SRC_COLOR(/;"	d
VIVS_DE_BLOCK8_GLOBAL_SRC_COLOR__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_GLOBAL_SRC_COLOR__ESIZE	/;"	d
VIVS_DE_BLOCK8_GLOBAL_SRC_COLOR__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_GLOBAL_SRC_COLOR__LEN	/;"	d
VIVS_DE_BLOCK8_ROP	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP(/;"	d
VIVS_DE_BLOCK8_ROP_ROP_BG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_ROP_BG(/;"	d
VIVS_DE_BLOCK8_ROP_ROP_BG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_ROP_BG__MASK	/;"	d
VIVS_DE_BLOCK8_ROP_ROP_BG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_ROP_BG__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROP_ROP_FG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_ROP_FG(/;"	d
VIVS_DE_BLOCK8_ROP_ROP_FG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_ROP_FG__MASK	/;"	d
VIVS_DE_BLOCK8_ROP_ROP_FG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_ROP_FG__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROP_TYPE_ROP2_PATTERN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_TYPE_ROP2_PATTERN	/;"	d
VIVS_DE_BLOCK8_ROP_TYPE_ROP2_SOURCE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_TYPE_ROP2_SOURCE	/;"	d
VIVS_DE_BLOCK8_ROP_TYPE_ROP3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_TYPE_ROP3	/;"	d
VIVS_DE_BLOCK8_ROP_TYPE_ROP4	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_TYPE_ROP4	/;"	d
VIVS_DE_BLOCK8_ROP_TYPE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_TYPE__MASK	/;"	d
VIVS_DE_BLOCK8_ROP_TYPE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP_TYPE__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROP__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP__ESIZE	/;"	d
VIVS_DE_BLOCK8_ROP__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROP__LEN	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE(/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST(/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST_MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR(/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR_MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR__MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST_MIRROR__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST__MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_DST__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_DST__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC(/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR(/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR_MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR__MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC_MIRROR__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC__MASK	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE_SRC__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE_SRC__SHIFT	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE__ESIZE	/;"	d
VIVS_DE_BLOCK8_ROT_ANGLE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_ROT_ANGLE__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ADDRESS(/;"	d
VIVS_DE_BLOCK8_SRC_ADDRESS__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ADDRESS__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_ADDRESS__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ADDRESS__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_COLOR_BG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_COLOR_BG(/;"	d
VIVS_DE_BLOCK8_SRC_COLOR_BG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_COLOR_BG__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_COLOR_BG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_COLOR_BG__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_COLOR_KEY_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_COLOR_KEY_HIGH(/;"	d
VIVS_DE_BLOCK8_SRC_COLOR_KEY_HIGH__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_COLOR_KEY_HIGH__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_COLOR_KEY_HIGH__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_COLOR_KEY_HIGH__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG(/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_DISABLE420_L2_CACHE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_DISABLE420_L2_CACHE	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_ENDIAN_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_ENDIAN_CONTROL(/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_ENDIAN_CONTROL__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_ENDIAN_CONTROL__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_ENDIAN_CONTROL__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_ENDIAN_CONTROL__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION_MEMORY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION_MEMORY	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION_STREAM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION_STREAM	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_LOCATION__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY_BACKGROUND	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY_BACKGROUND	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY_FOREGROUND	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY_FOREGROUND	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_MONO_TRANSPARENCY__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PACK_PACKED16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PACK_PACKED16	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PACK_PACKED32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PACK_PACKED32	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PACK_PACKED8	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PACK_PACKED8	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PACK_UNPACKED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PACK_UNPACKED	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PACK__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PACK__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PACK__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PACK__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PE10_SOURCE_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PE10_SOURCE_FORMAT(/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PE10_SOURCE_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PE10_SOURCE_FORMAT__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_PE10_SOURCE_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_PE10_SOURCE_FORMAT__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SOURCE_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SOURCE_FORMAT(/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SOURCE_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SOURCE_FORMAT__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SOURCE_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SOURCE_FORMAT__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE_ABSOLUTE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE_ABSOLUTE	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE_RELATIVE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE_RELATIVE	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SRC_RELATIVE__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SWIZZLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SWIZZLE(/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SWIZZLE__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_SWIZZLE__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TILED__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TRANSPARENCY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TRANSPARENCY(/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TRANSPARENCY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TRANSPARENCY__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_TRANSPARENCY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_TRANSPARENCY__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG_UNK16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG_UNK16	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_CONFIG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_CONFIG__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_EX_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_ADDRESS(/;"	d
VIVS_DE_BLOCK8_SRC_EX_ADDRESS__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_ADDRESS__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_ADDRESS__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_ADDRESS__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG(/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MINOR_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_MULTI_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED_DISABLE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED_ENABLE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG_SUPER_TILED__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_EX_CONFIG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_EX_CONFIG__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN(/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN_X(/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN_X__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN_X__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN_Y(/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN_Y__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN_Y__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_ORIGIN__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ORIGIN__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG(/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION_DISABLE	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION_ENABLE	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_ROTATION__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_WIDTH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_WIDTH(/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_WIDTH__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG_WIDTH__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_CONFIG__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT(/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT_HEIGHT(/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT_HEIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT_HEIGHT__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT_HEIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT_HEIGHT__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_ROTATION_HEIGHT__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_SIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE(/;"	d
VIVS_DE_BLOCK8_SRC_SIZE_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE_X(/;"	d
VIVS_DE_BLOCK8_SRC_SIZE_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE_X__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_SIZE_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE_X__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_SIZE_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE_Y(/;"	d
VIVS_DE_BLOCK8_SRC_SIZE_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE_Y__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_SIZE_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE_Y__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_SIZE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_SIZE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_SIZE__LEN	/;"	d
VIVS_DE_BLOCK8_SRC_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_STRIDE(/;"	d
VIVS_DE_BLOCK8_SRC_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_STRIDE_STRIDE(/;"	d
VIVS_DE_BLOCK8_SRC_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_BLOCK8_SRC_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK8_SRC_STRIDE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_STRIDE__ESIZE	/;"	d
VIVS_DE_BLOCK8_SRC_STRIDE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_SRC_STRIDE__LEN	/;"	d
VIVS_DE_BLOCK8_STRIDE_U	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_U(/;"	d
VIVS_DE_BLOCK8_STRIDE_U_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_U_STRIDE(/;"	d
VIVS_DE_BLOCK8_STRIDE_U_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_U_STRIDE__MASK	/;"	d
VIVS_DE_BLOCK8_STRIDE_U_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_U_STRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK8_STRIDE_U__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_U__ESIZE	/;"	d
VIVS_DE_BLOCK8_STRIDE_U__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_U__LEN	/;"	d
VIVS_DE_BLOCK8_STRIDE_V	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_V(/;"	d
VIVS_DE_BLOCK8_STRIDE_V_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_V_STRIDE(/;"	d
VIVS_DE_BLOCK8_STRIDE_V_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_V_STRIDE__MASK	/;"	d
VIVS_DE_BLOCK8_STRIDE_V_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_V_STRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK8_STRIDE_V__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_V__ESIZE	/;"	d
VIVS_DE_BLOCK8_STRIDE_V__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_STRIDE_V__LEN	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY(/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION_KEY	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION_MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION_OPAQUE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DESTINATION__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY_DISABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY_ENABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY_MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_DFB_COLOR_KEY__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN_KEY	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN_MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN_OPAQUE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_PATTERN__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_RESOURCE_OVERRIDE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_RESOURCE_OVERRIDE_MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE_KEY	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE_MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE_OPAQUE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_SOURCE__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_TRANSPARENCY_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_TRANSPARENCY_MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_DST_OVERRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_PAT_OVERRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE__MASK	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY_USE_SRC_OVERRIDE__SHIFT	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY__ESIZE	/;"	d
VIVS_DE_BLOCK8_TRANSPARENCY__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BLOCK8_TRANSPARENCY__LEN	/;"	d
VIVS_DE_BW_BLOCK_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK	/;"	d
VIVS_DE_BW_BLOCK_MASK_HORIZONTAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK_HORIZONTAL(/;"	d
VIVS_DE_BW_BLOCK_MASK_HORIZONTAL__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK_HORIZONTAL__MASK	/;"	d
VIVS_DE_BW_BLOCK_MASK_HORIZONTAL__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK_HORIZONTAL__SHIFT	/;"	d
VIVS_DE_BW_BLOCK_MASK_VERTICAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK_VERTICAL(/;"	d
VIVS_DE_BW_BLOCK_MASK_VERTICAL__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK_VERTICAL__MASK	/;"	d
VIVS_DE_BW_BLOCK_MASK_VERTICAL__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_MASK_VERTICAL__SHIFT	/;"	d
VIVS_DE_BW_BLOCK_SIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE	/;"	d
VIVS_DE_BW_BLOCK_SIZE_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE_HEIGHT(/;"	d
VIVS_DE_BW_BLOCK_SIZE_HEIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE_HEIGHT__MASK	/;"	d
VIVS_DE_BW_BLOCK_SIZE_HEIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE_HEIGHT__SHIFT	/;"	d
VIVS_DE_BW_BLOCK_SIZE_WIDTH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE_WIDTH(/;"	d
VIVS_DE_BW_BLOCK_SIZE_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE_WIDTH__MASK	/;"	d
VIVS_DE_BW_BLOCK_SIZE_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_BLOCK_SIZE_WIDTH__SHIFT	/;"	d
VIVS_DE_BW_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_CONFIG_AUTO	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_CONFIG_AUTO	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_CONFIG_CUSTOMIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_CONFIG_CUSTOMIZE	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_CONFIG_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_CONFIG_MASK	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_CONFIG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_CONFIG__MASK	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_CONFIG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_CONFIG__SHIFT	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION_BOTTOM_RIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION_BOTTOM_RIGHT	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION_MASK	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION_RIGHT_BOTTOM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION_RIGHT_BOTTOM	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION__MASK	/;"	d
VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_BLOCK_WALK_DIRECTION__SHIFT	/;"	d
VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION_BOTTOM_RIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION_BOTTOM_RIGHT	/;"	d
VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION_MASK	/;"	d
VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION_RIGHT_BOTTOM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION_RIGHT_BOTTOM	/;"	d
VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION__MASK	/;"	d
VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_PIXEL_WALK_DIRECTION__SHIFT	/;"	d
VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION_BOTTOM_RIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION_BOTTOM_RIGHT	/;"	d
VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION_MASK	/;"	d
VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION_RIGHT_BOTTOM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION_RIGHT_BOTTOM	/;"	d
VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION__MASK	/;"	d
VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_CONFIG_TILE_WALK_DIRECTION__SHIFT	/;"	d
VIVS_DE_BW_TILE_SIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE	/;"	d
VIVS_DE_BW_TILE_SIZE_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE_HEIGHT(/;"	d
VIVS_DE_BW_TILE_SIZE_HEIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE_HEIGHT__MASK	/;"	d
VIVS_DE_BW_TILE_SIZE_HEIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE_HEIGHT__SHIFT	/;"	d
VIVS_DE_BW_TILE_SIZE_WIDTH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE_WIDTH(/;"	d
VIVS_DE_BW_TILE_SIZE_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE_WIDTH__MASK	/;"	d
VIVS_DE_BW_TILE_SIZE_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_BW_TILE_SIZE_WIDTH__SHIFT	/;"	d
VIVS_DE_CLEAR_BYTE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLEAR_BYTE_MASK	/;"	d
VIVS_DE_CLEAR_PIXEL_VALUE32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLEAR_PIXEL_VALUE32	/;"	d
VIVS_DE_CLEAR_PIXEL_VALUE_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLEAR_PIXEL_VALUE_HIGH	/;"	d
VIVS_DE_CLEAR_PIXEL_VALUE_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLEAR_PIXEL_VALUE_LOW	/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT	/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT_X(/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT_X__MASK	/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT_X__SHIFT	/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT_Y(/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT_Y__MASK	/;"	d
VIVS_DE_CLIP_BOTTOM_RIGHT_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_BOTTOM_RIGHT_Y__SHIFT	/;"	d
VIVS_DE_CLIP_TOP_LEFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT	/;"	d
VIVS_DE_CLIP_TOP_LEFT_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT_X(/;"	d
VIVS_DE_CLIP_TOP_LEFT_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT_X__MASK	/;"	d
VIVS_DE_CLIP_TOP_LEFT_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT_X__SHIFT	/;"	d
VIVS_DE_CLIP_TOP_LEFT_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT_Y(/;"	d
VIVS_DE_CLIP_TOP_LEFT_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT_Y__MASK	/;"	d
VIVS_DE_CLIP_TOP_LEFT_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CLIP_TOP_LEFT_Y__SHIFT	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_DISABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY_ENABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__MASK	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_DEMULTIPLY__SHIFT	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY_ENABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__MASK	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_DST_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_ALPHA	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_ALPHA	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_COLOR	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__MASK	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_GLOBAL_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_DISABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY_ENABLE	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__MASK	/;"	d
VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_COLOR_MULTIPLY_MODES_SRC_PREMULTIPLY__SHIFT	/;"	d
VIVS_DE_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG	/;"	d
VIVS_DE_CONFIG_DESTINATION_SELECT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_DESTINATION_SELECT(/;"	d
VIVS_DE_CONFIG_DESTINATION_SELECT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_DESTINATION_SELECT__MASK	/;"	d
VIVS_DE_CONFIG_DESTINATION_SELECT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_DESTINATION_SELECT__SHIFT	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_ENABLE_OFF	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_ENABLE_OFF	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_ENABLE_ON	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_ENABLE_ON	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_ENABLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_ENABLE__MASK	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_ENABLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_ENABLE__SHIFT	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_MODE_FULL_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_MODE_FULL_MIRROR	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_MODE_HMIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_MODE_HMIRROR	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_MODE_NORMAL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_MODE_NORMAL	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_MODE_VMIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_MODE_VMIRROR	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_MODE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_MODE__MASK	/;"	d
VIVS_DE_CONFIG_MIRROR_BLT_MODE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_MIRROR_BLT_MODE__SHIFT	/;"	d
VIVS_DE_CONFIG_SOURCE_SELECT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_SOURCE_SELECT(/;"	d
VIVS_DE_CONFIG_SOURCE_SELECT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_SOURCE_SELECT__MASK	/;"	d
VIVS_DE_CONFIG_SOURCE_SELECT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_CONFIG_SOURCE_SELECT__SHIFT	/;"	d
VIVS_DE_DEST_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ADDRESS	/;"	d
VIVS_DE_DEST_COLOR_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_COLOR_KEY	/;"	d
VIVS_DE_DEST_COLOR_KEY_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_COLOR_KEY_HIGH	/;"	d
VIVS_DE_DEST_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_BIT_BLT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_BIT_BLT	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_BIT_BLT_REVERSED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_BIT_BLT_REVERSED	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_CLEAR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_CLEAR	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_HOR_FILTER_BLT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_HOR_FILTER_BLT	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_LINE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_LINE	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_MULTI_SOURCE_BLT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_MULTI_SOURCE_BLT	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_ONE_PASS_FILTER_BLT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_ONE_PASS_FILTER_BLT	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_STRETCH_BLT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_STRETCH_BLT	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND_VER_FILTER_BLT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND_VER_FILTER_BLT	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND__MASK	/;"	d
VIVS_DE_DEST_CONFIG_COMMAND__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_COMMAND__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_ENDIAN_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_ENDIAN_CONTROL(/;"	d
VIVS_DE_DEST_CONFIG_ENDIAN_CONTROL__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_ENDIAN_CONTROL__MASK	/;"	d
VIVS_DE_DEST_CONFIG_ENDIAN_CONTROL__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_ENDIAN_CONTROL__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_FORMAT(/;"	d
VIVS_DE_DEST_CONFIG_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_FORMAT__MASK	/;"	d
VIVS_DE_DEST_CONFIG_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_FORMAT__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_GDI_STRE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_GDI_STRE_DISABLE	/;"	d
VIVS_DE_DEST_CONFIG_GDI_STRE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_GDI_STRE_ENABLE	/;"	d
VIVS_DE_DEST_CONFIG_GDI_STRE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_GDI_STRE__MASK	/;"	d
VIVS_DE_DEST_CONFIG_GDI_STRE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_GDI_STRE__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX_DISABLED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX_DISABLED	/;"	d
VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX_ENABLED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX_ENABLED	/;"	d
VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX__MASK	/;"	d
VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_INTER_TILE_PER_FIX__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_MINOR_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_MINOR_TILED_DISABLE	/;"	d
VIVS_DE_DEST_CONFIG_MINOR_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_MINOR_TILED_ENABLE	/;"	d
VIVS_DE_DEST_CONFIG_MINOR_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_MINOR_TILED__MASK	/;"	d
VIVS_DE_DEST_CONFIG_MINOR_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_MINOR_TILED__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_SWIZZLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_SWIZZLE(/;"	d
VIVS_DE_DEST_CONFIG_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_SWIZZLE__MASK	/;"	d
VIVS_DE_DEST_CONFIG_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_SWIZZLE__SHIFT	/;"	d
VIVS_DE_DEST_CONFIG_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_TILED_DISABLE	/;"	d
VIVS_DE_DEST_CONFIG_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_TILED_ENABLE	/;"	d
VIVS_DE_DEST_CONFIG_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_TILED__MASK	/;"	d
VIVS_DE_DEST_CONFIG_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_CONFIG_TILED__SHIFT	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_ROTATION_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_ROTATION_DISABLE	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_ROTATION_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_ROTATION_ENABLE	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_ROTATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_ROTATION__MASK	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_ROTATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_ROTATION__SHIFT	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_WIDTH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_WIDTH(/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_WIDTH__MASK	/;"	d
VIVS_DE_DEST_ROTATION_CONFIG_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_CONFIG_WIDTH__SHIFT	/;"	d
VIVS_DE_DEST_ROTATION_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_HEIGHT	/;"	d
VIVS_DE_DEST_ROTATION_HEIGHT_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_HEIGHT_HEIGHT(/;"	d
VIVS_DE_DEST_ROTATION_HEIGHT_HEIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_HEIGHT_HEIGHT__MASK	/;"	d
VIVS_DE_DEST_ROTATION_HEIGHT_HEIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_ROTATION_HEIGHT_HEIGHT__SHIFT	/;"	d
VIVS_DE_DEST_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_STRIDE	/;"	d
VIVS_DE_DEST_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_STRIDE_STRIDE(/;"	d
VIVS_DE_DEST_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_DEST_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEST_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION	/;"	d
VIVS_DE_DEYUV_CONVERSION_ENABLE_OFF	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_ENABLE_OFF	/;"	d
VIVS_DE_DEYUV_CONVERSION_ENABLE_PLANE1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_ENABLE_PLANE1	/;"	d
VIVS_DE_DEYUV_CONVERSION_ENABLE_PLANE2	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_ENABLE_PLANE2	/;"	d
VIVS_DE_DEYUV_CONVERSION_ENABLE_PLANE3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_ENABLE_PLANE3	/;"	d
VIVS_DE_DEYUV_CONVERSION_ENABLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_ENABLE__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_ENABLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_ENABLE__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_COUNT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_COUNT(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_COUNT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_COUNT__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_COUNT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_COUNT__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_A	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_A(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_A__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_A__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_A__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_A__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_B	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_B(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_B__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_B__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_B__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_B__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_G	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_G(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_G__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_G__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_G__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_G__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_R	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_R(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_R__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_R__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_R__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE1_SWIZZLE_R__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_COUNT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_COUNT(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_COUNT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_COUNT__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_COUNT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_COUNT__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_A	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_A(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_A__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_A__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_A__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_A__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_B	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_B(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_B__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_B__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_B__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_B__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_G	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_G(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_G__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_G__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_G__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_G__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_R	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_R(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_R__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_R__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_R__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE2_SWIZZLE_R__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_COUNT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_COUNT(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_COUNT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_COUNT__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_COUNT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_COUNT__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_A	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_A(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_A__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_A__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_A__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_A__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_B	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_B(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_B__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_B__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_B__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_B__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_G	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_G(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_G__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_G__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_G__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_G__SHIFT	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_R	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_R(/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_R__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_R__MASK	/;"	d
VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_R__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DEYUV_CONVERSION_PLANE3_SWIZZLE_R__SHIFT	/;"	d
VIVS_DE_DE_MULTI_SOURCE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL128	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL128	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL16	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL256	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL256	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL32	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL512	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL512	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL64	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK_PIXEL64	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK__MASK	/;"	d
VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_HORIZONTAL_BLOCK__SHIFT	/;"	d
VIVS_DE_DE_MULTI_SOURCE_MAX_SOURCE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_MAX_SOURCE(/;"	d
VIVS_DE_DE_MULTI_SOURCE_MAX_SOURCE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_MAX_SOURCE__MASK	/;"	d
VIVS_DE_DE_MULTI_SOURCE_MAX_SOURCE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_MAX_SOURCE__SHIFT	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE1	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE128	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE128	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE16	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE2	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE2	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE32	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE4	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE4	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE64	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE64	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE8	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK_LINE8	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK__MASK	/;"	d
VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_MULTI_SOURCE_VERTICAL_BLOCK__SHIFT	/;"	d
VIVS_DE_DE_PLANE2_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE2_ADDRESS	/;"	d
VIVS_DE_DE_PLANE2_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE2_STRIDE	/;"	d
VIVS_DE_DE_PLANE2_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE2_STRIDE_STRIDE(/;"	d
VIVS_DE_DE_PLANE2_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE2_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_DE_PLANE2_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE2_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_DE_PLANE3_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE3_ADDRESS	/;"	d
VIVS_DE_DE_PLANE3_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE3_STRIDE	/;"	d
VIVS_DE_DE_PLANE3_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE3_STRIDE_STRIDE(/;"	d
VIVS_DE_DE_PLANE3_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE3_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_DE_PLANE3_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_PLANE3_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_DE_STALL_DE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_STALL_DE	/;"	d
VIVS_DE_DE_STALL_DE_ENABLE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_STALL_DE_ENABLE_DISABLE	/;"	d
VIVS_DE_DE_STALL_DE_ENABLE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_STALL_DE_ENABLE_ENABLE	/;"	d
VIVS_DE_DE_STALL_DE_ENABLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_STALL_DE_ENABLE__MASK	/;"	d
VIVS_DE_DE_STALL_DE_ENABLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_DE_STALL_DE_ENABLE__SHIFT	/;"	d
VIVS_DE_FILTER_KERNEL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL(/;"	d
VIVS_DE_FILTER_KERNEL_COEFFICIENT0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL_COEFFICIENT0(/;"	d
VIVS_DE_FILTER_KERNEL_COEFFICIENT0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL_COEFFICIENT0__MASK	/;"	d
VIVS_DE_FILTER_KERNEL_COEFFICIENT0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL_COEFFICIENT0__SHIFT	/;"	d
VIVS_DE_FILTER_KERNEL_COEFFICIENT1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL_COEFFICIENT1(/;"	d
VIVS_DE_FILTER_KERNEL_COEFFICIENT1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL_COEFFICIENT1__MASK	/;"	d
VIVS_DE_FILTER_KERNEL_COEFFICIENT1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL_COEFFICIENT1__SHIFT	/;"	d
VIVS_DE_FILTER_KERNEL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL__ESIZE	/;"	d
VIVS_DE_FILTER_KERNEL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_FILTER_KERNEL__LEN	/;"	d
VIVS_DE_GLOBAL_DEST_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_GLOBAL_DEST_COLOR	/;"	d
VIVS_DE_GLOBAL_SRC_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_GLOBAL_SRC_COLOR	/;"	d
VIVS_DE_HORI_FILTER_KERNEL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL(/;"	d
VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT0(/;"	d
VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT0__MASK	/;"	d
VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT0__SHIFT	/;"	d
VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT1(/;"	d
VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT1__MASK	/;"	d
VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL_COEFFICIENT1__SHIFT	/;"	d
VIVS_DE_HORI_FILTER_KERNEL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL__ESIZE	/;"	d
VIVS_DE_HORI_FILTER_KERNEL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_HORI_FILTER_KERNEL__LEN	/;"	d
VIVS_DE_INDEX_COLOR_TABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_INDEX_COLOR_TABLE(/;"	d
VIVS_DE_INDEX_COLOR_TABLE32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_INDEX_COLOR_TABLE32(/;"	d
VIVS_DE_INDEX_COLOR_TABLE32__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_INDEX_COLOR_TABLE32__ESIZE	/;"	d
VIVS_DE_INDEX_COLOR_TABLE32__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_INDEX_COLOR_TABLE32__LEN	/;"	d
VIVS_DE_INDEX_COLOR_TABLE__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_INDEX_COLOR_TABLE__ESIZE	/;"	d
VIVS_DE_INDEX_COLOR_TABLE__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_INDEX_COLOR_TABLE__LEN	/;"	d
VIVS_DE_PATTERN_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_ADDRESS	/;"	d
VIVS_DE_PATTERN_BG_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_BG_COLOR	/;"	d
VIVS_DE_PATTERN_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG	/;"	d
VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT_DISABLE	/;"	d
VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT_ENABLE	/;"	d
VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT__MASK	/;"	d
VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_COLOR_CONVERT__SHIFT	/;"	d
VIVS_DE_PATTERN_CONFIG_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_FORMAT(/;"	d
VIVS_DE_PATTERN_CONFIG_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_FORMAT__MASK	/;"	d
VIVS_DE_PATTERN_CONFIG_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_FORMAT__SHIFT	/;"	d
VIVS_DE_PATTERN_CONFIG_INIT_TRIGGER	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_INIT_TRIGGER(/;"	d
VIVS_DE_PATTERN_CONFIG_INIT_TRIGGER__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_INIT_TRIGGER__MASK	/;"	d
VIVS_DE_PATTERN_CONFIG_INIT_TRIGGER__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_INIT_TRIGGER__SHIFT	/;"	d
VIVS_DE_PATTERN_CONFIG_ORIGIN_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_ORIGIN_X(/;"	d
VIVS_DE_PATTERN_CONFIG_ORIGIN_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_ORIGIN_X__MASK	/;"	d
VIVS_DE_PATTERN_CONFIG_ORIGIN_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_ORIGIN_X__SHIFT	/;"	d
VIVS_DE_PATTERN_CONFIG_ORIGIN_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_ORIGIN_Y(/;"	d
VIVS_DE_PATTERN_CONFIG_ORIGIN_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_ORIGIN_Y__MASK	/;"	d
VIVS_DE_PATTERN_CONFIG_ORIGIN_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_ORIGIN_Y__SHIFT	/;"	d
VIVS_DE_PATTERN_CONFIG_TYPE_PATTERN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_TYPE_PATTERN	/;"	d
VIVS_DE_PATTERN_CONFIG_TYPE_SOLID_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_TYPE_SOLID_COLOR	/;"	d
VIVS_DE_PATTERN_CONFIG_TYPE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_TYPE__MASK	/;"	d
VIVS_DE_PATTERN_CONFIG_TYPE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_CONFIG_TYPE__SHIFT	/;"	d
VIVS_DE_PATTERN_FG_COLOR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_FG_COLOR	/;"	d
VIVS_DE_PATTERN_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_HIGH	/;"	d
VIVS_DE_PATTERN_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_LOW	/;"	d
VIVS_DE_PATTERN_MASK_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_MASK_HIGH	/;"	d
VIVS_DE_PATTERN_MASK_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PATTERN_MASK_LOW	/;"	d
VIVS_DE_PE_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG	/;"	d
VIVS_DE_PE_CONFIG_DESTINATION_FETCH_ALWAYS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG_DESTINATION_FETCH_ALWAYS	/;"	d
VIVS_DE_PE_CONFIG_DESTINATION_FETCH_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG_DESTINATION_FETCH_DEFAULT	/;"	d
VIVS_DE_PE_CONFIG_DESTINATION_FETCH_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG_DESTINATION_FETCH_DISABLE	/;"	d
VIVS_DE_PE_CONFIG_DESTINATION_FETCH_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG_DESTINATION_FETCH_MASK	/;"	d
VIVS_DE_PE_CONFIG_DESTINATION_FETCH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG_DESTINATION_FETCH__MASK	/;"	d
VIVS_DE_PE_CONFIG_DESTINATION_FETCH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONFIG_DESTINATION_FETCH__SHIFT	/;"	d
VIVS_DE_PE_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL	/;"	d
VIVS_DE_PE_CONTROL_UV_SWIZZLE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_UV_SWIZZLE_MASK	/;"	d
VIVS_DE_PE_CONTROL_UV_SWIZZLE_UV	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_UV_SWIZZLE_UV	/;"	d
VIVS_DE_PE_CONTROL_UV_SWIZZLE_VU	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_UV_SWIZZLE_VU	/;"	d
VIVS_DE_PE_CONTROL_UV_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_UV_SWIZZLE__MASK	/;"	d
VIVS_DE_PE_CONTROL_UV_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_UV_SWIZZLE__SHIFT	/;"	d
VIVS_DE_PE_CONTROL_YUVRGB_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUVRGB_DISABLE	/;"	d
VIVS_DE_PE_CONTROL_YUVRGB_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUVRGB_ENABLE	/;"	d
VIVS_DE_PE_CONTROL_YUVRGB_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUVRGB_MASK	/;"	d
VIVS_DE_PE_CONTROL_YUVRGB__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUVRGB__MASK	/;"	d
VIVS_DE_PE_CONTROL_YUVRGB__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUVRGB__SHIFT	/;"	d
VIVS_DE_PE_CONTROL_YUV_601	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUV_601	/;"	d
VIVS_DE_PE_CONTROL_YUV_709	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUV_709	/;"	d
VIVS_DE_PE_CONTROL_YUV_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUV_MASK	/;"	d
VIVS_DE_PE_CONTROL_YUV__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUV__MASK	/;"	d
VIVS_DE_PE_CONTROL_YUV__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_CONTROL_YUV__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y2	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y2(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y2__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y2__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y2__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y2__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y3(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y3__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y3__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y3__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X0_Y3__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y2	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y2(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y2__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y2__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y2__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y2__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y3(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y3__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y3__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y3__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X1_Y3__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y2	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y2(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y2__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y2__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y2__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y2__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y3(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y3__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y3__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y3__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X2_Y3__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y2	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y2(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y2__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y2__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y2__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y2__SHIFT	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y3(/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y3__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y3__MASK	/;"	d
VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y3__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_HIGH_PIXEL_X3_Y3__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y0(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y0__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y0__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y1(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y1__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X0_Y1__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y0(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y0__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y0__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y1(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y1__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X1_Y1__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y0(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y0__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y0__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y1(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y1__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X2_Y1__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y0(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y0__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y0__SHIFT	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y1(/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y1__MASK	/;"	d
VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_DITHER_LOW_PIXEL_X3_Y1__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY	/;"	d
VIVS_DE_PE_TRANSPARENCY_DESTINATION_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DESTINATION_KEY	/;"	d
VIVS_DE_PE_TRANSPARENCY_DESTINATION_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DESTINATION_MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_DESTINATION_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DESTINATION_OPAQUE	/;"	d
VIVS_DE_PE_TRANSPARENCY_DESTINATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DESTINATION__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_DESTINATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DESTINATION__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY_DISABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY_ENABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY_MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_DFB_COLOR_KEY__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY_PATTERN_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_PATTERN_KEY	/;"	d
VIVS_DE_PE_TRANSPARENCY_PATTERN_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_PATTERN_MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_PATTERN_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_PATTERN_OPAQUE	/;"	d
VIVS_DE_PE_TRANSPARENCY_PATTERN__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_PATTERN__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_PATTERN__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_PATTERN__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY_RESOURCE_OVERRIDE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_RESOURCE_OVERRIDE_MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_SOURCE_KEY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_SOURCE_KEY	/;"	d
VIVS_DE_PE_TRANSPARENCY_SOURCE_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_SOURCE_MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_SOURCE_OPAQUE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_SOURCE_OPAQUE	/;"	d
VIVS_DE_PE_TRANSPARENCY_SOURCE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_SOURCE__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_SOURCE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_SOURCE__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY_TRANSPARENCY_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_TRANSPARENCY_MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_DST_OVERRIDE__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_PAT_OVERRIDE__SHIFT	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE_DEFAULT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE_DEFAULT	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE_USE_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE_USE_DISABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE_USE_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE_USE_ENABLE	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE__MASK	/;"	d
VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_PE_TRANSPARENCY_USE_SRC_OVERRIDE__SHIFT	/;"	d
VIVS_DE_ROP	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP	/;"	d
VIVS_DE_ROP_ROP_BG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_ROP_BG(/;"	d
VIVS_DE_ROP_ROP_BG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_ROP_BG__MASK	/;"	d
VIVS_DE_ROP_ROP_BG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_ROP_BG__SHIFT	/;"	d
VIVS_DE_ROP_ROP_FG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_ROP_FG(/;"	d
VIVS_DE_ROP_ROP_FG__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_ROP_FG__MASK	/;"	d
VIVS_DE_ROP_ROP_FG__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_ROP_FG__SHIFT	/;"	d
VIVS_DE_ROP_TYPE_ROP2_PATTERN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_TYPE_ROP2_PATTERN	/;"	d
VIVS_DE_ROP_TYPE_ROP2_SOURCE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_TYPE_ROP2_SOURCE	/;"	d
VIVS_DE_ROP_TYPE_ROP3	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_TYPE_ROP3	/;"	d
VIVS_DE_ROP_TYPE_ROP4	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_TYPE_ROP4	/;"	d
VIVS_DE_ROP_TYPE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_TYPE__MASK	/;"	d
VIVS_DE_ROP_TYPE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROP_TYPE__SHIFT	/;"	d
VIVS_DE_ROT_ANGLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE	/;"	d
VIVS_DE_ROT_ANGLE_DST	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST(/;"	d
VIVS_DE_ROT_ANGLE_DST_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST_MASK	/;"	d
VIVS_DE_ROT_ANGLE_DST_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST_MIRROR(/;"	d
VIVS_DE_ROT_ANGLE_DST_MIRROR_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST_MIRROR_MASK	/;"	d
VIVS_DE_ROT_ANGLE_DST_MIRROR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST_MIRROR__MASK	/;"	d
VIVS_DE_ROT_ANGLE_DST_MIRROR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST_MIRROR__SHIFT	/;"	d
VIVS_DE_ROT_ANGLE_DST__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST__MASK	/;"	d
VIVS_DE_ROT_ANGLE_DST__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_DST__SHIFT	/;"	d
VIVS_DE_ROT_ANGLE_SRC	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC(/;"	d
VIVS_DE_ROT_ANGLE_SRC_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC_MASK	/;"	d
VIVS_DE_ROT_ANGLE_SRC_MIRROR	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC_MIRROR(/;"	d
VIVS_DE_ROT_ANGLE_SRC_MIRROR_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC_MIRROR_MASK	/;"	d
VIVS_DE_ROT_ANGLE_SRC_MIRROR__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC_MIRROR__MASK	/;"	d
VIVS_DE_ROT_ANGLE_SRC_MIRROR__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC_MIRROR__SHIFT	/;"	d
VIVS_DE_ROT_ANGLE_SRC__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC__MASK	/;"	d
VIVS_DE_ROT_ANGLE_SRC__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_ROT_ANGLE_SRC__SHIFT	/;"	d
VIVS_DE_SRC_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ADDRESS	/;"	d
VIVS_DE_SRC_COLOR_BG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_COLOR_BG	/;"	d
VIVS_DE_SRC_COLOR_FG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_COLOR_FG	/;"	d
VIVS_DE_SRC_COLOR_KEY_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_COLOR_KEY_HIGH	/;"	d
VIVS_DE_SRC_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG	/;"	d
VIVS_DE_SRC_CONFIG_DISABLE420_L2_CACHE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_DISABLE420_L2_CACHE	/;"	d
VIVS_DE_SRC_CONFIG_ENDIAN_CONTROL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_ENDIAN_CONTROL(/;"	d
VIVS_DE_SRC_CONFIG_ENDIAN_CONTROL__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_ENDIAN_CONTROL__MASK	/;"	d
VIVS_DE_SRC_CONFIG_ENDIAN_CONTROL__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_ENDIAN_CONTROL__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_LOCATION_MEMORY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_LOCATION_MEMORY	/;"	d
VIVS_DE_SRC_CONFIG_LOCATION_STREAM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_LOCATION_STREAM	/;"	d
VIVS_DE_SRC_CONFIG_LOCATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_LOCATION__MASK	/;"	d
VIVS_DE_SRC_CONFIG_LOCATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_LOCATION__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY_BACKGROUND	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY_BACKGROUND	/;"	d
VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY_FOREGROUND	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY_FOREGROUND	/;"	d
VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY__MASK	/;"	d
VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_MONO_TRANSPARENCY__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_PACK_PACKED16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PACK_PACKED16	/;"	d
VIVS_DE_SRC_CONFIG_PACK_PACKED32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PACK_PACKED32	/;"	d
VIVS_DE_SRC_CONFIG_PACK_PACKED8	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PACK_PACKED8	/;"	d
VIVS_DE_SRC_CONFIG_PACK_UNPACKED	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PACK_UNPACKED	/;"	d
VIVS_DE_SRC_CONFIG_PACK__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PACK__MASK	/;"	d
VIVS_DE_SRC_CONFIG_PACK__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PACK__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_PE10_SOURCE_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PE10_SOURCE_FORMAT(/;"	d
VIVS_DE_SRC_CONFIG_PE10_SOURCE_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PE10_SOURCE_FORMAT__MASK	/;"	d
VIVS_DE_SRC_CONFIG_PE10_SOURCE_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_PE10_SOURCE_FORMAT__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_SOURCE_FORMAT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SOURCE_FORMAT(/;"	d
VIVS_DE_SRC_CONFIG_SOURCE_FORMAT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SOURCE_FORMAT__MASK	/;"	d
VIVS_DE_SRC_CONFIG_SOURCE_FORMAT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SOURCE_FORMAT__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_SRC_RELATIVE_ABSOLUTE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SRC_RELATIVE_ABSOLUTE	/;"	d
VIVS_DE_SRC_CONFIG_SRC_RELATIVE_RELATIVE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SRC_RELATIVE_RELATIVE	/;"	d
VIVS_DE_SRC_CONFIG_SRC_RELATIVE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SRC_RELATIVE__MASK	/;"	d
VIVS_DE_SRC_CONFIG_SRC_RELATIVE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SRC_RELATIVE__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_SWIZZLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SWIZZLE(/;"	d
VIVS_DE_SRC_CONFIG_SWIZZLE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SWIZZLE__MASK	/;"	d
VIVS_DE_SRC_CONFIG_SWIZZLE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_SWIZZLE__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TILED_DISABLE	/;"	d
VIVS_DE_SRC_CONFIG_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TILED_ENABLE	/;"	d
VIVS_DE_SRC_CONFIG_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TILED__MASK	/;"	d
VIVS_DE_SRC_CONFIG_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TILED__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_TRANSPARENCY	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TRANSPARENCY(/;"	d
VIVS_DE_SRC_CONFIG_TRANSPARENCY__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TRANSPARENCY__MASK	/;"	d
VIVS_DE_SRC_CONFIG_TRANSPARENCY__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_TRANSPARENCY__SHIFT	/;"	d
VIVS_DE_SRC_CONFIG_UNK16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_CONFIG_UNK16	/;"	d
VIVS_DE_SRC_EX_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_ADDRESS	/;"	d
VIVS_DE_SRC_EX_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG	/;"	d
VIVS_DE_SRC_EX_CONFIG_MINOR_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MINOR_TILED_DISABLE	/;"	d
VIVS_DE_SRC_EX_CONFIG_MINOR_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MINOR_TILED_ENABLE	/;"	d
VIVS_DE_SRC_EX_CONFIG_MINOR_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MINOR_TILED__MASK	/;"	d
VIVS_DE_SRC_EX_CONFIG_MINOR_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MINOR_TILED__SHIFT	/;"	d
VIVS_DE_SRC_EX_CONFIG_MULTI_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MULTI_TILED_DISABLE	/;"	d
VIVS_DE_SRC_EX_CONFIG_MULTI_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MULTI_TILED_ENABLE	/;"	d
VIVS_DE_SRC_EX_CONFIG_MULTI_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MULTI_TILED__MASK	/;"	d
VIVS_DE_SRC_EX_CONFIG_MULTI_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_MULTI_TILED__SHIFT	/;"	d
VIVS_DE_SRC_EX_CONFIG_SUPER_TILED_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_SUPER_TILED_DISABLE	/;"	d
VIVS_DE_SRC_EX_CONFIG_SUPER_TILED_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_SUPER_TILED_ENABLE	/;"	d
VIVS_DE_SRC_EX_CONFIG_SUPER_TILED__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_SUPER_TILED__MASK	/;"	d
VIVS_DE_SRC_EX_CONFIG_SUPER_TILED__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_EX_CONFIG_SUPER_TILED__SHIFT	/;"	d
VIVS_DE_SRC_ORIGIN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN	/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION	/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION_X(/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION_X__MASK	/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION_X__SHIFT	/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION_Y(/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION_Y__MASK	/;"	d
VIVS_DE_SRC_ORIGIN_FRACTION_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_FRACTION_Y__SHIFT	/;"	d
VIVS_DE_SRC_ORIGIN_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_X(/;"	d
VIVS_DE_SRC_ORIGIN_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_X__MASK	/;"	d
VIVS_DE_SRC_ORIGIN_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_X__SHIFT	/;"	d
VIVS_DE_SRC_ORIGIN_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_Y(/;"	d
VIVS_DE_SRC_ORIGIN_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_Y__MASK	/;"	d
VIVS_DE_SRC_ORIGIN_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ORIGIN_Y__SHIFT	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_ROTATION_DISABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_ROTATION_DISABLE	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_ROTATION_ENABLE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_ROTATION_ENABLE	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_ROTATION__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_ROTATION__MASK	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_ROTATION__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_ROTATION__SHIFT	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_WIDTH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_WIDTH(/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_WIDTH__MASK	/;"	d
VIVS_DE_SRC_ROTATION_CONFIG_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_CONFIG_WIDTH__SHIFT	/;"	d
VIVS_DE_SRC_ROTATION_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_HEIGHT	/;"	d
VIVS_DE_SRC_ROTATION_HEIGHT_HEIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_HEIGHT_HEIGHT(/;"	d
VIVS_DE_SRC_ROTATION_HEIGHT_HEIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_HEIGHT_HEIGHT__MASK	/;"	d
VIVS_DE_SRC_ROTATION_HEIGHT_HEIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_ROTATION_HEIGHT_HEIGHT__SHIFT	/;"	d
VIVS_DE_SRC_SIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE	/;"	d
VIVS_DE_SRC_SIZE_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE_X(/;"	d
VIVS_DE_SRC_SIZE_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE_X__MASK	/;"	d
VIVS_DE_SRC_SIZE_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE_X__SHIFT	/;"	d
VIVS_DE_SRC_SIZE_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE_Y(/;"	d
VIVS_DE_SRC_SIZE_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE_Y__MASK	/;"	d
VIVS_DE_SRC_SIZE_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_SIZE_Y__SHIFT	/;"	d
VIVS_DE_SRC_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_STRIDE	/;"	d
VIVS_DE_SRC_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_STRIDE_STRIDE(/;"	d
VIVS_DE_SRC_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_SRC_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_SRC_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_STRETCH_FACTOR_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_HIGH	/;"	d
VIVS_DE_STRETCH_FACTOR_HIGH_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_HIGH_Y(/;"	d
VIVS_DE_STRETCH_FACTOR_HIGH_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_HIGH_Y__MASK	/;"	d
VIVS_DE_STRETCH_FACTOR_HIGH_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_HIGH_Y__SHIFT	/;"	d
VIVS_DE_STRETCH_FACTOR_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_LOW	/;"	d
VIVS_DE_STRETCH_FACTOR_LOW_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_LOW_X(/;"	d
VIVS_DE_STRETCH_FACTOR_LOW_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_LOW_X__MASK	/;"	d
VIVS_DE_STRETCH_FACTOR_LOW_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_STRETCH_FACTOR_LOW_X__SHIFT	/;"	d
VIVS_DE_UPLANE_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_UPLANE_ADDRESS	/;"	d
VIVS_DE_UPLANE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_UPLANE_STRIDE	/;"	d
VIVS_DE_UPLANE_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_UPLANE_STRIDE_STRIDE(/;"	d
VIVS_DE_UPLANE_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_UPLANE_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_UPLANE_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_UPLANE_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_VERTI_FILTER_KERNEL	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL(/;"	d
VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT0	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT0(/;"	d
VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT0__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT0__MASK	/;"	d
VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT0__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT0__SHIFT	/;"	d
VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT1	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT1(/;"	d
VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT1__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT1__MASK	/;"	d
VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT1__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL_COEFFICIENT1__SHIFT	/;"	d
VIVS_DE_VERTI_FILTER_KERNEL__ESIZE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL__ESIZE	/;"	d
VIVS_DE_VERTI_FILTER_KERNEL__LEN	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VERTI_FILTER_KERNEL__LEN	/;"	d
VIVS_DE_VPLANE_ADDRESS	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VPLANE_ADDRESS	/;"	d
VIVS_DE_VPLANE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VPLANE_STRIDE	/;"	d
VIVS_DE_VPLANE_STRIDE_STRIDE	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VPLANE_STRIDE_STRIDE(/;"	d
VIVS_DE_VPLANE_STRIDE_STRIDE__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VPLANE_STRIDE_STRIDE__MASK	/;"	d
VIVS_DE_VPLANE_STRIDE_STRIDE__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VPLANE_STRIDE_STRIDE__SHIFT	/;"	d
VIVS_DE_VR_CONFIG	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG	/;"	d
VIVS_DE_VR_CONFIG_EX	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX	/;"	d
VIVS_DE_VR_CONFIG_EX_FILTER_TAP	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_FILTER_TAP(/;"	d
VIVS_DE_VR_CONFIG_EX_FILTER_TAP_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_FILTER_TAP_MASK	/;"	d
VIVS_DE_VR_CONFIG_EX_FILTER_TAP__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_FILTER_TAP__MASK	/;"	d
VIVS_DE_VR_CONFIG_EX_FILTER_TAP__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_FILTER_TAP__SHIFT	/;"	d
VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_AUTO	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_AUTO	/;"	d
VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_MASK	/;"	d
VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_PIXELS16	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_PIXELS16	/;"	d
VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_PIXELS32	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH_PIXELS32	/;"	d
VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH__MASK	/;"	d
VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_EX_VERTICAL_LINE_WIDTH__SHIFT	/;"	d
VIVS_DE_VR_CONFIG_START_HORIZONTAL_BLIT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_START_HORIZONTAL_BLIT	/;"	d
VIVS_DE_VR_CONFIG_START_MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_START_MASK	/;"	d
VIVS_DE_VR_CONFIG_START_ONE_PASS_BLIT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_START_ONE_PASS_BLIT	/;"	d
VIVS_DE_VR_CONFIG_START_VERTICAL_BLIT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_START_VERTICAL_BLIT	/;"	d
VIVS_DE_VR_CONFIG_START__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_START__MASK	/;"	d
VIVS_DE_VR_CONFIG_START__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_CONFIG_START__SHIFT	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH_BOTTOM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH_BOTTOM(/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH_BOTTOM__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH_BOTTOM__MASK	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH_BOTTOM__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH_BOTTOM__SHIFT	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH_RIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH_RIGHT(/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH_RIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH_RIGHT__MASK	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_HIGH_RIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_HIGH_RIGHT__SHIFT	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW_LEFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW_LEFT(/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW_LEFT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW_LEFT__MASK	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW_LEFT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW_LEFT__SHIFT	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW_TOP	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW_TOP(/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW_TOP__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW_TOP__MASK	/;"	d
VIVS_DE_VR_SOURCE_IMAGE_LOW_TOP__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_IMAGE_LOW_TOP__SHIFT	/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_HIGH	/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_HIGH_Y	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_HIGH_Y(/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_HIGH_Y__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_HIGH_Y__MASK	/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_HIGH_Y__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_HIGH_Y__SHIFT	/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_LOW	/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_LOW_X	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_LOW_X(/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_LOW_X__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_LOW_X__MASK	/;"	d
VIVS_DE_VR_SOURCE_ORIGIN_LOW_X__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_SOURCE_ORIGIN_LOW_X__SHIFT	/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH	/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH_BOTTOM	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH_BOTTOM(/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH_BOTTOM__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH_BOTTOM__MASK	/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH_BOTTOM__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH_BOTTOM__SHIFT	/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH_RIGHT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH_RIGHT(/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH_RIGHT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH_RIGHT__MASK	/;"	d
VIVS_DE_VR_TARGET_WINDOW_HIGH_RIGHT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_HIGH_RIGHT__SHIFT	/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW	/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW_LEFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW_LEFT(/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW_LEFT__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW_LEFT__MASK	/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW_LEFT__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW_LEFT__SHIFT	/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW_TOP	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW_TOP(/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW_TOP__MASK	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW_TOP__MASK	/;"	d
VIVS_DE_VR_TARGET_WINDOW_LOW_TOP__SHIFT	tests/etnaviv/state_2d.xml.h	/^#define VIVS_DE_VR_TARGET_WINDOW_LOW_TOP__SHIFT	/;"	d
VIVS_DUMMY	tests/etnaviv/state.xml.h	/^#define VIVS_DUMMY	/;"	d
VIVS_DUMMY_DUMMY	tests/etnaviv/state.xml.h	/^#define VIVS_DUMMY_DUMMY	/;"	d
VIVS_FE	tests/etnaviv/state.xml.h	/^#define VIVS_FE	/;"	d
VIVS_FE_AUTO_FLUSH	tests/etnaviv/state.xml.h	/^#define VIVS_FE_AUTO_FLUSH	/;"	d
VIVS_FE_CMD_STREAM_BASE_ADDR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_CMD_STREAM_BASE_ADDR	/;"	d
VIVS_FE_COMMAND_ADDRESS	tests/etnaviv/state.xml.h	/^#define VIVS_FE_COMMAND_ADDRESS	/;"	d
VIVS_FE_COMMAND_CONTROL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_COMMAND_CONTROL	/;"	d
VIVS_FE_COMMAND_CONTROL_ENABLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_COMMAND_CONTROL_ENABLE	/;"	d
VIVS_FE_COMMAND_CONTROL_PREFETCH	tests/etnaviv/state.xml.h	/^#define VIVS_FE_COMMAND_CONTROL_PREFETCH(/;"	d
VIVS_FE_COMMAND_CONTROL_PREFETCH__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_COMMAND_CONTROL_PREFETCH__MASK	/;"	d
VIVS_FE_COMMAND_CONTROL_PREFETCH__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_COMMAND_CONTROL_PREFETCH__SHIFT	/;"	d
VIVS_FE_DMA_ADDRESS	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_ADDRESS	/;"	d
VIVS_FE_DMA_DEBUG_STATE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDLE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDXCALC	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDXCALC	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_LDADR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_LDADR	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__MASK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__SHIFT	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_END	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_END	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_IDLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_IDLE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_REQ	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_REQ	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_START	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_START	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__MASK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__SHIFT	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_IDLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_IDLE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_RAMVALID	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_RAMVALID	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_VALID	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_VALID	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__MASK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__SHIFT	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA0	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA0	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA1	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA1	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT0	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT0	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT1	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT1	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DADR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DADR	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCMD	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCMD	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCNTL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCNTL	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DIDXCNTL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DIDXCNTL	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR0	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR0	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR1	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR1	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DEC	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DEC	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAW	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAW	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAWIDX	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAWIDX	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_END	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_END	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_IDLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_IDLE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_INITREQDMA	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_INITREQDMA	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LINK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LINK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD0	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD0	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD1	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD1	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_STALL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_STALL	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAIT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAIT	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAITFIFO	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAITFIFO	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__MASK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__SHIFT	/;"	d
VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_CAL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_CAL	/;"	d
VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_IDLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_IDLE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_WAITIDX	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_WAITIDX	/;"	d
VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__MASK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__SHIFT	/;"	d
VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_CKCACHE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_CKCACHE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_IDLE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_IDLE	/;"	d
VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_MISS	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_MISS	/;"	d
VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__MASK	/;"	d
VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__SHIFT	/;"	d
VIVS_FE_DMA_HIGH	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_HIGH	/;"	d
VIVS_FE_DMA_LOW	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_LOW	/;"	d
VIVS_FE_DMA_STATUS	tests/etnaviv/state.xml.h	/^#define VIVS_FE_DMA_STATUS	/;"	d
VIVS_FE_INDEX_STREAM_BASE_ADDR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_BASE_ADDR	/;"	d
VIVS_FE_INDEX_STREAM_CONTROL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_CONTROL	/;"	d
VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_CHAR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_CHAR	/;"	d
VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_INT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_INT	/;"	d
VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_SHORT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_SHORT	/;"	d
VIVS_FE_INDEX_STREAM_CONTROL_TYPE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE__MASK	/;"	d
VIVS_FE_INDEX_STREAM_CONTROL_TYPE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE__SHIFT	/;"	d
VIVS_FE_UNK00678	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00678	/;"	d
VIVS_FE_UNK0067C	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK0067C	/;"	d
VIVS_FE_UNK00700	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00700(/;"	d
VIVS_FE_UNK00700__ESIZE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00700__ESIZE	/;"	d
VIVS_FE_UNK00700__LEN	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00700__LEN	/;"	d
VIVS_FE_UNK00740	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00740(/;"	d
VIVS_FE_UNK00740__ESIZE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00740__ESIZE	/;"	d
VIVS_FE_UNK00740__LEN	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00740__LEN	/;"	d
VIVS_FE_UNK00780	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00780(/;"	d
VIVS_FE_UNK00780__ESIZE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00780__ESIZE	/;"	d
VIVS_FE_UNK00780__LEN	tests/etnaviv/state.xml.h	/^#define VIVS_FE_UNK00780__LEN	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG(/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_END	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_END(/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN(/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_END__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_END__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NONCONSECUTIVE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NONCONSECUTIVE	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_OFF	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_OFF	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_ON	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_ON	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM(/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_START	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_START(/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_START__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_START__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM(/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_BYTE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_BYTE	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_FIXED	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_FIXED	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_FLOAT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_FLOAT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_HALF_FLOAT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_HALF_FLOAT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_INT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_INT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_INT_10_10_10_2	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_INT_10_10_10_2	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_SHORT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_SHORT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_BYTE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_BYTE	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_INT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_INT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_INT_10_10_10_2	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_INT_10_10_10_2	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_SHORT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_SHORT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG__ESIZE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG__ESIZE	/;"	d
VIVS_FE_VERTEX_ELEMENT_CONFIG__LEN	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_ELEMENT_CONFIG__LEN	/;"	d
VIVS_FE_VERTEX_STREAMS	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAMS(/;"	d
VIVS_FE_VERTEX_STREAMS_BASE_ADDR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAMS_BASE_ADDR(/;"	d
VIVS_FE_VERTEX_STREAMS_CONTROL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAMS_CONTROL(/;"	d
VIVS_FE_VERTEX_STREAMS__ESIZE	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAMS__ESIZE	/;"	d
VIVS_FE_VERTEX_STREAMS__LEN	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAMS__LEN	/;"	d
VIVS_FE_VERTEX_STREAM_BASE_ADDR	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAM_BASE_ADDR	/;"	d
VIVS_FE_VERTEX_STREAM_CONTROL	tests/etnaviv/state.xml.h	/^#define VIVS_FE_VERTEX_STREAM_CONTROL	/;"	d
VIVS_GL	tests/etnaviv/state.xml.h	/^#define VIVS_GL	/;"	d
VIVS_GL_API_MODE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_API_MODE	/;"	d
VIVS_GL_API_MODE_OPENCL	tests/etnaviv/state.xml.h	/^#define VIVS_GL_API_MODE_OPENCL	/;"	d
VIVS_GL_API_MODE_OPENGL	tests/etnaviv/state.xml.h	/^#define VIVS_GL_API_MODE_OPENGL	/;"	d
VIVS_GL_API_MODE_OPENVG	tests/etnaviv/state.xml.h	/^#define VIVS_GL_API_MODE_OPENVG	/;"	d
VIVS_GL_CONTEXT_POINTER	tests/etnaviv/state.xml.h	/^#define VIVS_GL_CONTEXT_POINTER	/;"	d
VIVS_GL_EVENT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT	/;"	d
VIVS_GL_EVENT_EVENT_ID	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_EVENT_ID(/;"	d
VIVS_GL_EVENT_EVENT_ID__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_EVENT_ID__MASK	/;"	d
VIVS_GL_EVENT_EVENT_ID__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_EVENT_ID__SHIFT	/;"	d
VIVS_GL_EVENT_FROM_FE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_FROM_FE	/;"	d
VIVS_GL_EVENT_FROM_PE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_FROM_PE	/;"	d
VIVS_GL_EVENT_SOURCE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_SOURCE(/;"	d
VIVS_GL_EVENT_SOURCE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_SOURCE__MASK	/;"	d
VIVS_GL_EVENT_SOURCE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_EVENT_SOURCE__SHIFT	/;"	d
VIVS_GL_FLUSH_CACHE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE	/;"	d
VIVS_GL_FLUSH_CACHE_COLOR	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_COLOR	/;"	d
VIVS_GL_FLUSH_CACHE_DEPTH	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_DEPTH	/;"	d
VIVS_GL_FLUSH_CACHE_PE2D	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_PE2D	/;"	d
VIVS_GL_FLUSH_CACHE_SHADER_L1	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_SHADER_L1	/;"	d
VIVS_GL_FLUSH_CACHE_SHADER_L2	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_SHADER_L2	/;"	d
VIVS_GL_FLUSH_CACHE_TEXTURE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_TEXTURE	/;"	d
VIVS_GL_FLUSH_CACHE_TEXTUREVS	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_CACHE_TEXTUREVS	/;"	d
VIVS_GL_FLUSH_MMU	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_MMU	/;"	d
VIVS_GL_FLUSH_MMU_FLUSH_FEMMU	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_MMU_FLUSH_FEMMU	/;"	d
VIVS_GL_FLUSH_MMU_FLUSH_PEMMU	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_MMU_FLUSH_PEMMU	/;"	d
VIVS_GL_FLUSH_MMU_FLUSH_UNK1	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_MMU_FLUSH_UNK1	/;"	d
VIVS_GL_FLUSH_MMU_FLUSH_UNK2	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_MMU_FLUSH_UNK2	/;"	d
VIVS_GL_FLUSH_MMU_FLUSH_UNK4	tests/etnaviv/state.xml.h	/^#define VIVS_GL_FLUSH_MMU_FLUSH_UNK4	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES(/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES_MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES_MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__SHIFT	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_2X	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_2X	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_4X	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_4X	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_NONE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_NONE	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__SHIFT	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12(/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12_MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12_MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16(/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16_MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16_MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK	/;"	d
VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT	/;"	d
VIVS_GL_PIPE_SELECT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_PIPE_SELECT	/;"	d
VIVS_GL_PIPE_SELECT_PIPE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_PIPE_SELECT_PIPE(/;"	d
VIVS_GL_PIPE_SELECT_PIPE__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_PIPE_SELECT_PIPE__MASK	/;"	d
VIVS_GL_PIPE_SELECT_PIPE__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_PIPE_SELECT_PIPE__SHIFT	/;"	d
VIVS_GL_SEMAPHORE_TOKEN	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN	/;"	d
VIVS_GL_SEMAPHORE_TOKEN_FROM	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN_FROM(/;"	d
VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK	/;"	d
VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT	/;"	d
VIVS_GL_SEMAPHORE_TOKEN_TO	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN_TO(/;"	d
VIVS_GL_SEMAPHORE_TOKEN_TO__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN_TO__MASK	/;"	d
VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT	/;"	d
VIVS_GL_STALL_TOKEN	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN	/;"	d
VIVS_GL_STALL_TOKEN_FLIP0	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_FLIP0	/;"	d
VIVS_GL_STALL_TOKEN_FLIP1	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_FLIP1	/;"	d
VIVS_GL_STALL_TOKEN_FROM	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_FROM(/;"	d
VIVS_GL_STALL_TOKEN_FROM__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_FROM__MASK	/;"	d
VIVS_GL_STALL_TOKEN_FROM__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_FROM__SHIFT	/;"	d
VIVS_GL_STALL_TOKEN_TO	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_TO(/;"	d
VIVS_GL_STALL_TOKEN_TO__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_TO__MASK	/;"	d
VIVS_GL_STALL_TOKEN_TO__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_STALL_TOKEN_TO__SHIFT	/;"	d
VIVS_GL_UNK03834	tests/etnaviv/state.xml.h	/^#define VIVS_GL_UNK03834	/;"	d
VIVS_GL_UNK03838	tests/etnaviv/state.xml.h	/^#define VIVS_GL_UNK03838	/;"	d
VIVS_GL_UNK03A00	tests/etnaviv/state.xml.h	/^#define VIVS_GL_UNK03A00	/;"	d
VIVS_GL_VARYING_COMPONENT_USE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP0	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP0(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP0__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP0__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP0__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP0__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP1	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP1(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP10	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP10(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP10__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP10__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP10__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP10__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP11	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP11(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP11__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP11__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP11__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP11__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP12	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP12(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP12__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP12__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP12__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP12__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP13	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP13(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP13__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP13__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP13__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP13__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP14	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP14(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP14__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP14__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP14__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP14__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP15	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP15(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP15__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP15__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP15__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP15__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP1__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP1__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP1__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP1__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP2	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP2(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP2__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP2__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP2__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP2__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP3	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP3(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP3__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP3__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP3__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP3__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP4	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP4(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP4__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP4__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP4__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP4__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP5	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP5(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP5__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP5__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP5__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP5__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP6	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP6(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP6__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP6__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP6__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP6__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP7	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP7(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP7__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP7__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP7__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP7__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP8	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP8(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP8__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP8__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP8__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP8__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP9	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP9(/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP9__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP9__MASK	/;"	d
VIVS_GL_VARYING_COMPONENT_USE_COMP9__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE_COMP9__SHIFT	/;"	d
VIVS_GL_VARYING_COMPONENT_USE__ESIZE	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE__ESIZE	/;"	d
VIVS_GL_VARYING_COMPONENT_USE__LEN	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_COMPONENT_USE__LEN	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR0	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR0(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR0__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR0__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR0__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR0__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR1	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR1(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR1__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR1__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR1__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR1__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR2	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR2(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR2__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR2__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR2__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR2__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR3	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR3(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR3__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR3__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR3__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR3__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR4	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR4(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR4__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR4__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR4__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR4__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR5	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR5(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR5__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR5__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR5__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR5__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR6	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR6(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR6__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR6__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR6__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR6__SHIFT	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR7	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR7(/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR7__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR7__MASK	/;"	d
VIVS_GL_VARYING_NUM_COMPONENTS_VAR7__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_NUM_COMPONENTS_VAR7__SHIFT	/;"	d
VIVS_GL_VARYING_TOTAL_COMPONENTS	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_TOTAL_COMPONENTS	/;"	d
VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM(/;"	d
VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__MASK	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__MASK	/;"	d
VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__SHIFT	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__SHIFT	/;"	d
VIVS_GL_VERTEX_ELEMENT_CONFIG	tests/etnaviv/state.xml.h	/^#define VIVS_GL_VERTEX_ELEMENT_CONFIG	/;"	d
VIV_FE_CALL	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL	/;"	d
VIV_FE_CALL_ADDRESS	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_ADDRESS	/;"	d
VIV_FE_CALL_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER	/;"	d
VIV_FE_CALL_HEADER_OP_CALL	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER_OP_CALL	/;"	d
VIV_FE_CALL_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER_OP__MASK	/;"	d
VIV_FE_CALL_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER_OP__SHIFT	/;"	d
VIV_FE_CALL_HEADER_PREFETCH	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER_PREFETCH(/;"	d
VIV_FE_CALL_HEADER_PREFETCH__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER_PREFETCH__MASK	/;"	d
VIV_FE_CALL_HEADER_PREFETCH__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_HEADER_PREFETCH__SHIFT	/;"	d
VIV_FE_CALL_RETURN_ADDRESS	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_RETURN_ADDRESS	/;"	d
VIV_FE_CALL_RETURN_PREFETCH	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CALL_RETURN_PREFETCH	/;"	d
VIV_FE_CHIP_SELECT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT	/;"	d
VIV_FE_CHIP_SELECT_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP0	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP0	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP1	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP1	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP10	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP10	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP11	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP11	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP12	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP12	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP13	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP13	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP14	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP14	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP15	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP15	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP2	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP2	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP3	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP3	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP4	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP4	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP5	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP5	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP6	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP6	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP7	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP7	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP8	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP8	/;"	d
VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP9	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_ENABLE_CHIP9	/;"	d
VIV_FE_CHIP_SELECT_HEADER_OP_CHIP_SELECT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_OP_CHIP_SELECT	/;"	d
VIV_FE_CHIP_SELECT_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_OP__MASK	/;"	d
VIV_FE_CHIP_SELECT_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_CHIP_SELECT_HEADER_OP__SHIFT	/;"	d
VIV_FE_DRAW_2D	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D	/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT	/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT_X	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT_X(/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT_X__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT_X__MASK	/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT_X__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT_X__SHIFT	/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT_Y	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT_Y(/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT_Y__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT_Y__MASK	/;"	d
VIV_FE_DRAW_2D_BOTTOM_RIGHT_Y__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_BOTTOM_RIGHT_Y__SHIFT	/;"	d
VIV_FE_DRAW_2D_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER	/;"	d
VIV_FE_DRAW_2D_HEADER_COUNT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_COUNT(/;"	d
VIV_FE_DRAW_2D_HEADER_COUNT__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_COUNT__MASK	/;"	d
VIV_FE_DRAW_2D_HEADER_COUNT__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_COUNT__SHIFT	/;"	d
VIV_FE_DRAW_2D_HEADER_DATA_COUNT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_DATA_COUNT(/;"	d
VIV_FE_DRAW_2D_HEADER_DATA_COUNT__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_DATA_COUNT__MASK	/;"	d
VIV_FE_DRAW_2D_HEADER_DATA_COUNT__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_DATA_COUNT__SHIFT	/;"	d
VIV_FE_DRAW_2D_HEADER_OP_DRAW_2D	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_OP_DRAW_2D	/;"	d
VIV_FE_DRAW_2D_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_OP__MASK	/;"	d
VIV_FE_DRAW_2D_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_HEADER_OP__SHIFT	/;"	d
VIV_FE_DRAW_2D_TOP_LEFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT	/;"	d
VIV_FE_DRAW_2D_TOP_LEFT_X	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT_X(/;"	d
VIV_FE_DRAW_2D_TOP_LEFT_X__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT_X__MASK	/;"	d
VIV_FE_DRAW_2D_TOP_LEFT_X__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT_X__SHIFT	/;"	d
VIV_FE_DRAW_2D_TOP_LEFT_Y	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT_Y(/;"	d
VIV_FE_DRAW_2D_TOP_LEFT_Y__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT_Y__MASK	/;"	d
VIV_FE_DRAW_2D_TOP_LEFT_Y__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_2D_TOP_LEFT_Y__SHIFT	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND_TYPE	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND_TYPE(/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND_TYPE__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND_TYPE__MASK	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND_TYPE__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_COMMAND_TYPE__SHIFT	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_COUNT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_COUNT	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER_OP_DRAW_INDEXED_PRIMITIVES	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER_OP_DRAW_INDEXED_PRIMITIVES	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER_OP__MASK	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_HEADER_OP__SHIFT	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_OFFSET	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_OFFSET	/;"	d
VIV_FE_DRAW_INDEXED_PRIMITIVES_START	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_INDEXED_PRIMITIVES_START	/;"	d
VIV_FE_DRAW_PRIMITIVES	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES	/;"	d
VIV_FE_DRAW_PRIMITIVES_COMMAND	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_COMMAND	/;"	d
VIV_FE_DRAW_PRIMITIVES_COMMAND_TYPE	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_COMMAND_TYPE(/;"	d
VIV_FE_DRAW_PRIMITIVES_COMMAND_TYPE__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_COMMAND_TYPE__MASK	/;"	d
VIV_FE_DRAW_PRIMITIVES_COMMAND_TYPE__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_COMMAND_TYPE__SHIFT	/;"	d
VIV_FE_DRAW_PRIMITIVES_COUNT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_COUNT	/;"	d
VIV_FE_DRAW_PRIMITIVES_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_HEADER	/;"	d
VIV_FE_DRAW_PRIMITIVES_HEADER_OP_DRAW_PRIMITIVES	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_HEADER_OP_DRAW_PRIMITIVES	/;"	d
VIV_FE_DRAW_PRIMITIVES_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_HEADER_OP__MASK	/;"	d
VIV_FE_DRAW_PRIMITIVES_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_HEADER_OP__SHIFT	/;"	d
VIV_FE_DRAW_PRIMITIVES_START	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_DRAW_PRIMITIVES_START	/;"	d
VIV_FE_END	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END	/;"	d
VIV_FE_END_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER	/;"	d
VIV_FE_END_HEADER_EVENT_ENABLE	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_EVENT_ENABLE	/;"	d
VIV_FE_END_HEADER_EVENT_ID	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_EVENT_ID(/;"	d
VIV_FE_END_HEADER_EVENT_ID__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_EVENT_ID__MASK	/;"	d
VIV_FE_END_HEADER_EVENT_ID__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_EVENT_ID__SHIFT	/;"	d
VIV_FE_END_HEADER_OP_END	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_OP_END	/;"	d
VIV_FE_END_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_OP__MASK	/;"	d
VIV_FE_END_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_END_HEADER_OP__SHIFT	/;"	d
VIV_FE_LINK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK	/;"	d
VIV_FE_LINK_ADDRESS	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_ADDRESS	/;"	d
VIV_FE_LINK_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER	/;"	d
VIV_FE_LINK_HEADER_OP_LINK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER_OP_LINK	/;"	d
VIV_FE_LINK_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER_OP__MASK	/;"	d
VIV_FE_LINK_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER_OP__SHIFT	/;"	d
VIV_FE_LINK_HEADER_PREFETCH	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER_PREFETCH(/;"	d
VIV_FE_LINK_HEADER_PREFETCH__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER_PREFETCH__MASK	/;"	d
VIV_FE_LINK_HEADER_PREFETCH__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LINK_HEADER_PREFETCH__SHIFT	/;"	d
VIV_FE_LOAD_STATE	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE	/;"	d
VIV_FE_LOAD_STATE_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER	/;"	d
VIV_FE_LOAD_STATE_HEADER_COUNT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_COUNT(/;"	d
VIV_FE_LOAD_STATE_HEADER_COUNT__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_COUNT__MASK	/;"	d
VIV_FE_LOAD_STATE_HEADER_COUNT__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_COUNT__SHIFT	/;"	d
VIV_FE_LOAD_STATE_HEADER_FIXP	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_FIXP	/;"	d
VIV_FE_LOAD_STATE_HEADER_OFFSET	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OFFSET(/;"	d
VIV_FE_LOAD_STATE_HEADER_OFFSET__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OFFSET__MASK	/;"	d
VIV_FE_LOAD_STATE_HEADER_OFFSET__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OFFSET__SHIFT	/;"	d
VIV_FE_LOAD_STATE_HEADER_OFFSET__SHR	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OFFSET__SHR	/;"	d
VIV_FE_LOAD_STATE_HEADER_OP_LOAD_STATE	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OP_LOAD_STATE	/;"	d
VIV_FE_LOAD_STATE_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OP__MASK	/;"	d
VIV_FE_LOAD_STATE_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_LOAD_STATE_HEADER_OP__SHIFT	/;"	d
VIV_FE_NOP	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_NOP	/;"	d
VIV_FE_NOP_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_NOP_HEADER	/;"	d
VIV_FE_NOP_HEADER_OP_NOP	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_NOP_HEADER_OP_NOP	/;"	d
VIV_FE_NOP_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_NOP_HEADER_OP__MASK	/;"	d
VIV_FE_NOP_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_NOP_HEADER_OP__SHIFT	/;"	d
VIV_FE_RETURN	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_RETURN	/;"	d
VIV_FE_RETURN_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_RETURN_HEADER	/;"	d
VIV_FE_RETURN_HEADER_OP_RETURN	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_RETURN_HEADER_OP_RETURN	/;"	d
VIV_FE_RETURN_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_RETURN_HEADER_OP__MASK	/;"	d
VIV_FE_RETURN_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_RETURN_HEADER_OP__SHIFT	/;"	d
VIV_FE_STALL	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL	/;"	d
VIV_FE_STALL_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_HEADER	/;"	d
VIV_FE_STALL_HEADER_OP_STALL	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_HEADER_OP_STALL	/;"	d
VIV_FE_STALL_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_HEADER_OP__MASK	/;"	d
VIV_FE_STALL_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_HEADER_OP__SHIFT	/;"	d
VIV_FE_STALL_TOKEN	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN	/;"	d
VIV_FE_STALL_TOKEN_FROM	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN_FROM(/;"	d
VIV_FE_STALL_TOKEN_FROM__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN_FROM__MASK	/;"	d
VIV_FE_STALL_TOKEN_FROM__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN_FROM__SHIFT	/;"	d
VIV_FE_STALL_TOKEN_TO	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN_TO(/;"	d
VIV_FE_STALL_TOKEN_TO__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN_TO__MASK	/;"	d
VIV_FE_STALL_TOKEN_TO__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_STALL_TOKEN_TO__SHIFT	/;"	d
VIV_FE_WAIT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT	/;"	d
VIV_FE_WAIT_HEADER	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER	/;"	d
VIV_FE_WAIT_HEADER_DELAY	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER_DELAY(/;"	d
VIV_FE_WAIT_HEADER_DELAY__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER_DELAY__MASK	/;"	d
VIV_FE_WAIT_HEADER_DELAY__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER_DELAY__SHIFT	/;"	d
VIV_FE_WAIT_HEADER_OP_WAIT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER_OP_WAIT	/;"	d
VIV_FE_WAIT_HEADER_OP__MASK	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER_OP__MASK	/;"	d
VIV_FE_WAIT_HEADER_OP__SHIFT	tests/etnaviv/cmdstream.xml.h	/^#define VIV_FE_WAIT_HEADER_OP__SHIFT	/;"	d
VM_TESTS_STR	tests/amdgpu/amdgpu_test.c	/^#define VM_TESTS_STR /;"	d	file:
VOID2U64	etnaviv/etnaviv_priv.h	/^#define VOID2U64(/;"	d
VOID2U64	freedreno/freedreno_priv.h	/^#define VOID2U64(/;"	d
VOID2U64	xf86drmMode.c	/^#define VOID2U64(/;"	d	file:
WAIT_REG_MEM_ENGINE	tests/amdgpu/deadlock_tests.c	/^#define		WAIT_REG_MEM_ENGINE(/;"	d	file:
WAIT_REG_MEM_FUNCTION	tests/amdgpu/deadlock_tests.c	/^#define		WAIT_REG_MEM_FUNCTION(/;"	d	file:
WAIT_REG_MEM_MEM_SPACE	tests/amdgpu/deadlock_tests.c	/^#define		WAIT_REG_MEM_MEM_SPACE(/;"	d	file:
WAIT_REG_MEM_OPERATION	tests/amdgpu/deadlock_tests.c	/^#define		WAIT_REG_MEM_OPERATION(/;"	d	file:
WARN_MSG	etnaviv/etnaviv_priv.h	/^#define WARN_MSG(/;"	d
WARN_MSG	freedreno/freedreno_priv.h	/^#define WARN_MSG(/;"	d
WP	intel/uthash.h	/^#define WP(/;"	d
WRITE_DATA_CACHE_POLICY	tests/amdgpu/basic_tests.c	/^#define		WRITE_DATA_CACHE_POLICY(/;"	d	file:
WRITE_DATA_CACHE_POLICY	tests/amdgpu/deadlock_tests.c	/^#define		WRITE_DATA_CACHE_POLICY(/;"	d	file:
WRITE_DATA_DST_SEL	tests/amdgpu/basic_tests.c	/^#define		WRITE_DATA_DST_SEL(/;"	d	file:
WRITE_DATA_DST_SEL	tests/amdgpu/deadlock_tests.c	/^#define		WRITE_DATA_DST_SEL(/;"	d	file:
WRITE_DATA_ENGINE_SEL	tests/amdgpu/basic_tests.c	/^#define		WRITE_DATA_ENGINE_SEL(/;"	d	file:
WRITE_DATA_ENGINE_SEL	tests/amdgpu/deadlock_tests.c	/^#define		WRITE_DATA_ENGINE_SEL(/;"	d	file:
WRITE_MEM_ADDRESS_DELAY_MS	tests/amdgpu/deadlock_tests.c	/^#define WRITE_MEM_ADDRESS_DELAY_MS /;"	d	file:
WR_CONFIRM	tests/amdgpu/basic_tests.c	/^#define		WR_CONFIRM /;"	d	file:
WR_CONFIRM	tests/amdgpu/deadlock_tests.c	/^#define		WR_CONFIRM /;"	d	file:
WR_ONE_ADDR	tests/amdgpu/basic_tests.c	/^#define		WR_ONE_ADDR /;"	d	file:
WR_ONE_ADDR	tests/amdgpu/deadlock_tests.c	/^#define		WR_ONE_ADDR /;"	d	file:
XF86DRIClientNotLocal	tests/ttmtest/src/xf86dri.h	/^#define XF86DRIClientNotLocal	/;"	d
XF86DRINAME	tests/ttmtest/src/xf86dristr.h	/^#define XF86DRINAME /;"	d
XF86DRINumberErrors	tests/ttmtest/src/xf86dri.h	/^#define XF86DRINumberErrors	/;"	d
XF86DRINumberEvents	tests/ttmtest/src/xf86dri.h	/^#define XF86DRINumberEvents	/;"	d
XF86DRIOperationNotSupported	tests/ttmtest/src/xf86dri.h	/^#define XF86DRIOperationNotSupported	/;"	d
XF86DRI_MAJOR_VERSION	tests/ttmtest/src/xf86dristr.h	/^#define XF86DRI_MAJOR_VERSION	/;"	d
XF86DRI_MINOR_VERSION	tests/ttmtest/src/xf86dristr.h	/^#define XF86DRI_MINOR_VERSION	/;"	d
XF86DRI_PATCH_VERSION	tests/ttmtest/src/xf86dristr.h	/^#define XF86DRI_PATCH_VERSION	/;"	d
XVMCLOCKPTR	include/drm/via_drm.h	/^#define XVMCLOCKPTR(/;"	d
X_XF86DRIAuthConnection	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIAuthConnection /;"	d
X_XF86DRICloseConnection	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRICloseConnection	/;"	d
X_XF86DRICloseFullScreen	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRICloseFullScreen /;"	d
X_XF86DRICreateContext	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRICreateContext	/;"	d
X_XF86DRICreateDrawable	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRICreateDrawable	/;"	d
X_XF86DRIDestroyContext	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIDestroyContext	/;"	d
X_XF86DRIDestroyDrawable	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIDestroyDrawable	/;"	d
X_XF86DRIGetClientDriverName	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIGetClientDriverName	/;"	d
X_XF86DRIGetDeviceInfo	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIGetDeviceInfo	/;"	d
X_XF86DRIGetDrawableInfo	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIGetDrawableInfo	/;"	d
X_XF86DRIOpenConnection	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIOpenConnection	/;"	d
X_XF86DRIOpenFullScreen	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIOpenFullScreen /;"	d
X_XF86DRIQueryDirectRenderingCapable	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIQueryDirectRenderingCapable	/;"	d
X_XF86DRIQueryVersion	tests/ttmtest/src/xf86dri.h	/^#define X_XF86DRIQueryVersion	/;"	d
XvMCCtxNoGrabbed	include/drm/via_drm.h	/^	unsigned int XvMCCtxNoGrabbed;	\/* Last context to hold decoder *\/$/;"	m	struct:_drm_via_sarea	typeref:typename:unsigned int
XvMCDisplaying	include/drm/via_drm.h	/^	unsigned int XvMCDisplaying[VIA_NR_XVMC_PORTS];$/;"	m	struct:_drm_via_sarea	typeref:typename:unsigned int[]
XvMCLockArea	include/drm/via_drm.h	/^	char XvMCLockArea[VIA_MAX_CACHELINE_SIZE * (VIA_NR_XVMC_LOCKS + 1)];$/;"	m	struct:_drm_via_sarea	typeref:typename:char[]
XvMCSubPicOn	include/drm/via_drm.h	/^	unsigned int XvMCSubPicOn[VIA_NR_XVMC_PORTS];$/;"	m	struct:_drm_via_sarea	typeref:typename:unsigned int[]
YCbCr_DST_COLORKEY_CTRL_REG	exynos/fimg2d_reg.h	/^#define YCbCr_DST_COLORKEY_CTRL_REG	/;"	d
YCbCr_DST_COLORKEY_DR_MAX_REG	exynos/fimg2d_reg.h	/^#define YCbCr_DST_COLORKEY_DR_MAX_REG	/;"	d
YCbCr_DST_COLORKEY_DR_MIN_REG	exynos/fimg2d_reg.h	/^#define YCbCr_DST_COLORKEY_DR_MIN_REG	/;"	d
YCbCr_SRC_COLORKEY_CTRL_REG	exynos/fimg2d_reg.h	/^#define YCbCr_SRC_COLORKEY_CTRL_REG	/;"	d
YCbCr_SRC_COLORKEY_DR_MAX_REG	exynos/fimg2d_reg.h	/^#define YCbCr_SRC_COLORKEY_DR_MAX_REG	/;"	d
YCbCr_SRC_COLORKEY_DR_MIN_REG	exynos/fimg2d_reg.h	/^#define YCbCr_SRC_COLORKEY_DR_MIN_REG	/;"	d
YUV_CY	tests/util/format.h	/^	YUV_CY = 8,$/;"	e	enum:util_yuv_order
YUV_YC	tests/util/format.h	/^	YUV_YC = 4,$/;"	e	enum:util_yuv_order
YUV_YCbCr	tests/util/format.h	/^	YUV_YCbCr = 1,$/;"	e	enum:util_yuv_order
YUV_YCrCb	tests/util/format.h	/^	YUV_YCrCb = 2,$/;"	e	enum:util_yuv_order
_AMDGPU_H_	amdgpu/amdgpu.h	/^#define _AMDGPU_H_$/;"	d
_AMDGPU_INTERNAL_H_	amdgpu/amdgpu_internal.h	/^#define _AMDGPU_INTERNAL_H_$/;"	d
_AMDGPU_TEST_H_	tests/amdgpu/amdgpu_test.h	/^#define _AMDGPU_TEST_H_$/;"	d
_DECODE_MESSAGES_H_	tests/amdgpu/decode_messages.h	/^#define _DECODE_MESSAGES_H_$/;"	d
_DRM_AGP	include/drm/drm.h	/^	_DRM_AGP = 3,		  \/**< AGP\/GART *\/$/;"	e	enum:drm_map_type
_DRM_AGP_BUFFER	include/drm/drm.h	/^		_DRM_AGP_BUFFER = 0x02,	\/**< Buffer is in AGP space *\/$/;"	e	enum:drm_buf_desc::__anonc79843c30303
_DRM_CONSISTENT	include/drm/drm.h	/^	_DRM_CONSISTENT = 5	  \/**< Consistent memory for PCI DMA *\/$/;"	e	enum:drm_map_type
_DRM_CONTAINS_LOCK	include/drm/drm.h	/^	_DRM_CONTAINS_LOCK = 0x20,   \/**< SHM page that contains lock *\/$/;"	e	enum:drm_map_flags
_DRM_CONTEXT_2DONLY	include/drm/drm.h	/^	_DRM_CONTEXT_2DONLY = 0x02$/;"	e	enum:drm_ctx_flags
_DRM_CONTEXT_PRESERVED	include/drm/drm.h	/^	_DRM_CONTEXT_PRESERVED = 0x01,$/;"	e	enum:drm_ctx_flags
_DRM_DMA_BLOCK	include/drm/drm.h	/^	_DRM_DMA_BLOCK = 0x01,	      \/**<$/;"	e	enum:drm_dma_flags
_DRM_DMA_LARGER_OK	include/drm/drm.h	/^	_DRM_DMA_LARGER_OK = 0x40     \/**< Larger-than-requested buffers OK *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_PRIORITY	include/drm/drm.h	/^	_DRM_DMA_PRIORITY = 0x04,     \/**< High priority dispatch *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_SMALLER_OK	include/drm/drm.h	/^	_DRM_DMA_SMALLER_OK = 0x20,   \/**< Smaller-than-requested buffers OK *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_WAIT	include/drm/drm.h	/^	_DRM_DMA_WAIT = 0x10,	      \/**< Wait for free buffers *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_WHILE_LOCKED	include/drm/drm.h	/^	_DRM_DMA_WHILE_LOCKED = 0x02, \/**< Dispatch while lock held *\/$/;"	e	enum:drm_dma_flags
_DRM_DRIVER	include/drm/drm.h	/^	_DRM_DRIVER = 0x80	     \/**< Managed by driver *\/$/;"	e	enum:drm_map_flags
_DRM_FB_BUFFER	include/drm/drm.h	/^		_DRM_FB_BUFFER = 0x08,	\/**< Buffer is in frame buffer *\/$/;"	e	enum:drm_buf_desc::__anonc79843c30303
_DRM_FRAME_BUFFER	include/drm/drm.h	/^	_DRM_FRAME_BUFFER = 0,	  \/**< WC (no caching), no core dump *\/$/;"	e	enum:drm_map_type
_DRM_HALT_ALL_QUEUES	include/drm/drm.h	/^	_DRM_HALT_ALL_QUEUES = 0x10, \/**< Halt all current and future queues *\/$/;"	e	enum:drm_lock_flags
_DRM_HALT_CUR_QUEUES	include/drm/drm.h	/^	_DRM_HALT_CUR_QUEUES = 0x20  \/**< Halt all current queues *\/$/;"	e	enum:drm_lock_flags
_DRM_H_	include/drm/drm.h	/^#define _DRM_H_$/;"	d
_DRM_KERNEL	include/drm/drm.h	/^	_DRM_KERNEL = 0x08,	     \/**< kernel requires access *\/$/;"	e	enum:drm_map_flags
_DRM_LOCKED	include/drm/drm.h	/^	_DRM_LOCKED = 0x04,	     \/**< shared, cached, locked *\/$/;"	e	enum:drm_map_flags
_DRM_LOCKING_CONTEXT	include/drm/drm.h	/^#define _DRM_LOCKING_CONTEXT(/;"	d
_DRM_LOCK_CONT	include/drm/drm.h	/^#define _DRM_LOCK_CONT	/;"	d
_DRM_LOCK_FLUSH	include/drm/drm.h	/^	_DRM_LOCK_FLUSH = 0x04,	     \/**< Flush this context's DMA queue first *\/$/;"	e	enum:drm_lock_flags
_DRM_LOCK_FLUSH_ALL	include/drm/drm.h	/^	_DRM_LOCK_FLUSH_ALL = 0x08,  \/**< Flush all DMA queues first *\/$/;"	e	enum:drm_lock_flags
_DRM_LOCK_HELD	include/drm/drm.h	/^#define _DRM_LOCK_HELD	/;"	d
_DRM_LOCK_IS_CONT	include/drm/drm.h	/^#define _DRM_LOCK_IS_CONT(/;"	d
_DRM_LOCK_IS_HELD	include/drm/drm.h	/^#define _DRM_LOCK_IS_HELD(/;"	d
_DRM_LOCK_QUIESCENT	include/drm/drm.h	/^	_DRM_LOCK_QUIESCENT = 0x02,  \/**< Wait until hardware quiescent *\/$/;"	e	enum:drm_lock_flags
_DRM_LOCK_READY	include/drm/drm.h	/^	_DRM_LOCK_READY = 0x01,	     \/**< Wait until hardware is ready for DMA *\/$/;"	e	enum:drm_lock_flags
_DRM_MODE_H	include/drm/drm_mode.h	/^#define _DRM_MODE_H$/;"	d
_DRM_PAGE_ALIGN	include/drm/drm.h	/^		_DRM_PAGE_ALIGN = 0x01,	\/**< Align on page boundaries for DMA *\/$/;"	e	enum:drm_buf_desc::__anonc79843c30303
_DRM_PCI_BUFFER_RO	include/drm/drm.h	/^		_DRM_PCI_BUFFER_RO = 0x10 \/**< Map PCI DMA buffer read-only *\/$/;"	e	enum:drm_buf_desc::__anonc79843c30303
_DRM_POST_MODESET	include/drm/drm.h	/^#define _DRM_POST_MODESET /;"	d
_DRM_PRE_MODESET	include/drm/drm.h	/^#define _DRM_PRE_MODESET /;"	d
_DRM_READ_ONLY	include/drm/drm.h	/^	_DRM_READ_ONLY = 0x02,$/;"	e	enum:drm_map_flags
_DRM_REGISTERS	include/drm/drm.h	/^	_DRM_REGISTERS = 1,	  \/**< no caching, no core dump *\/$/;"	e	enum:drm_map_type
_DRM_REMOVABLE	include/drm/drm.h	/^	_DRM_REMOVABLE = 0x40,	     \/**< Removable mapping *\/$/;"	e	enum:drm_map_flags
_DRM_RESTRICTED	include/drm/drm.h	/^	_DRM_RESTRICTED = 0x01,	     \/**< Cannot be mapped to user-virtual *\/$/;"	e	enum:drm_map_flags
_DRM_SAREA_H_	include/drm/drm_sarea.h	/^#define _DRM_SAREA_H_$/;"	d
_DRM_SCATTER_GATHER	include/drm/drm.h	/^	_DRM_SCATTER_GATHER = 4,  \/**< Scatter\/gather memory for PCI DMA *\/$/;"	e	enum:drm_map_type
_DRM_SG_BUFFER	include/drm/drm.h	/^		_DRM_SG_BUFFER = 0x04,	\/**< Scatter\/gather memory buffer *\/$/;"	e	enum:drm_buf_desc::__anonc79843c30303
_DRM_SHM	include/drm/drm.h	/^	_DRM_SHM = 2,		  \/**< shared, cached *\/$/;"	e	enum:drm_map_type
_DRM_STAT_BYTE	include/drm/drm.h	/^	_DRM_STAT_BYTE,		\/**< Generic byte counter (1024bytes\/K) *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_CLOSES	include/drm/drm.h	/^	_DRM_STAT_CLOSES,$/;"	e	enum:drm_stat_type
_DRM_STAT_COUNT	include/drm/drm.h	/^	_DRM_STAT_COUNT,	\/**< Generic non-byte counter (1000\/k) *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_DMA	include/drm/drm.h	/^	_DRM_STAT_DMA,		\/**< DMA *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_IOCTLS	include/drm/drm.h	/^	_DRM_STAT_IOCTLS,$/;"	e	enum:drm_stat_type
_DRM_STAT_IRQ	include/drm/drm.h	/^	_DRM_STAT_IRQ,		\/**< IRQ *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_LOCK	include/drm/drm.h	/^	_DRM_STAT_LOCK,$/;"	e	enum:drm_stat_type
_DRM_STAT_LOCKS	include/drm/drm.h	/^	_DRM_STAT_LOCKS,$/;"	e	enum:drm_stat_type
_DRM_STAT_MISSED	include/drm/drm.h	/^	_DRM_STAT_MISSED	\/**< Missed DMA opportunity *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_OPENS	include/drm/drm.h	/^	_DRM_STAT_OPENS,$/;"	e	enum:drm_stat_type
_DRM_STAT_PRIMARY	include/drm/drm.h	/^	_DRM_STAT_PRIMARY,	\/**< Primary DMA bytes *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_SECONDARY	include/drm/drm.h	/^	_DRM_STAT_SECONDARY,	\/**< Secondary DMA bytes *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_SPECIAL	include/drm/drm.h	/^	_DRM_STAT_SPECIAL,	\/**< Special DMA (e.g., priority or polled) *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_UNLOCKS	include/drm/drm.h	/^	_DRM_STAT_UNLOCKS,$/;"	e	enum:drm_stat_type
_DRM_STAT_VALUE	include/drm/drm.h	/^	_DRM_STAT_VALUE,	\/**< Generic value *\/$/;"	e	enum:drm_stat_type
_DRM_VBLANK_ABSOLUTE	include/drm/drm.h	/^	_DRM_VBLANK_ABSOLUTE = 0x0,	\/**< Wait for specific vblank sequence number *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_EVENT	include/drm/drm.h	/^	_DRM_VBLANK_EVENT = 0x4000000,   \/**< Send event instead of blocking *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_FLAGS_MASK	include/drm/drm.h	/^#define _DRM_VBLANK_FLAGS_MASK /;"	d
_DRM_VBLANK_FLIP	include/drm/drm.h	/^	_DRM_VBLANK_FLIP = 0x8000000,   \/**< Scheduled buffer swap should flip *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_HIGH_CRTC_MASK	include/drm/drm.h	/^	_DRM_VBLANK_HIGH_CRTC_MASK = 0x0000003e,$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_HIGH_CRTC_SHIFT	include/drm/drm.h	/^#define _DRM_VBLANK_HIGH_CRTC_SHIFT /;"	d
_DRM_VBLANK_NEXTONMISS	include/drm/drm.h	/^	_DRM_VBLANK_NEXTONMISS = 0x10000000,	\/**< If missed, wait for next vblank *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_RELATIVE	include/drm/drm.h	/^	_DRM_VBLANK_RELATIVE = 0x1,	\/**< Wait for given number of vblanks *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_SECONDARY	include/drm/drm.h	/^	_DRM_VBLANK_SECONDARY = 0x20000000,	\/**< Secondary display controller *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_SIGNAL	include/drm/drm.h	/^	_DRM_VBLANK_SIGNAL = 0x40000000	\/**< Send signal instead of blocking, unsupported *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_TYPES_MASK	include/drm/drm.h	/^#define _DRM_VBLANK_TYPES_MASK /;"	d
_DRM_WRITE_COMBINING	include/drm/drm.h	/^	_DRM_WRITE_COMBINING = 0x10, \/**< use write-combining if available *\/$/;"	e	enum:drm_map_flags
_EXYNOS_DRM_H_	exynos/exynos_drm.h	/^#define _EXYNOS_DRM_H_$/;"	d
_FILE_OFFSET_BITS	tests/radeon/rbo.c	/^#define _FILE_OFFSET_BITS /;"	d	file:
_FIMG2D_H_	exynos/exynos_fimg2d.h	/^#define _FIMG2D_H_$/;"	d
_FIMG2D_REG_H_	exynos/fimg2d_reg.h	/^#define _FIMG2D_REG_H_$/;"	d
_GNU_SOURCE	build/config.h	/^#define _GNU_SOURCE /;"	d
_GNU_SOURCE	tests/camera_test/camera_plane.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-atomic/modeset-atomic.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-double-buffer/modeset-double-buffer.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-double-buffered/modeset-double-buffered.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-page-flip/modeset-page-flip.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-plane-move/modeset-plane-move.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-plane-scale/modeset-plane-scale.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-showimg/modeset-showimg.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset-vsync/modeset-vsync.c	/^#define _GNU_SOURCE$/;"	d	file:
_GNU_SOURCE	tests/modeset/modeset.c	/^#define _GNU_SOURCE$/;"	d	file:
_HANDLE_TABLE_H_	amdgpu/handle_table.h	/^#define _HANDLE_TABLE_H_$/;"	d
_I915_DRM_H_	include/drm/i915_drm.h	/^#define _I915_DRM_H_$/;"	d
_I915_PCIIDS_H	intel/i915_pciids.h	/^#define _I915_PCIIDS_H$/;"	d
_IMAGE_H_	tests/image/abgr888_640x480.h	/^#define _IMAGE_H_$/;"	d
_INTEL_AUB_H	intel/intel_aub.h	/^#define _INTEL_AUB_H$/;"	d
_INTEL_CHIPSET_H	intel/intel_chipset.h	/^#define _INTEL_CHIPSET_H$/;"	d
_KGSL_DRM_H_	freedreno/kgsl/kgsl_drm.h	/^#define _KGSL_DRM_H_$/;"	d
_LIBKMS_H_	libkms/libkms.h	/^#define _LIBKMS_H_$/;"	d
_LIBSYNC_H	libsync.h	/^#define _LIBSYNC_H$/;"	d
_MSM_KGSL_H	freedreno/kgsl/msm_kgsl.h	/^#define _MSM_KGSL_H$/;"	d
_RADEON_CS_INT_H_	radeon/radeon_cs_int.h	/^#define _RADEON_CS_INT_H_$/;"	d
_UAPI_TEGRA_DRM_H_	include/drm/tegra_drm.h	/^#define _UAPI_TEGRA_DRM_H_$/;"	d
_UTIL_MATH_H_	util_math.h	/^#define _UTIL_MATH_H_$/;"	d
_U_DOUBLE_LIST_H_	util_double_list.h	/^#define _U_DOUBLE_LIST_H_$/;"	d
_VC4_DRM_H_	include/drm/vc4_drm.h	/^#define _VC4_DRM_H_$/;"	d
_VIA_DEFINES_	include/drm/via_drm.h	/^#define _VIA_DEFINES_$/;"	d
_VIA_DRM_H_	include/drm/via_drm.h	/^#define _VIA_DRM_H_$/;"	d
_XF86DRIAuthConnection	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIAuthConnection$/;"	s
_XF86DRICloseConnection	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICloseConnection$/;"	s
_XF86DRICloseFullScreen	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICloseFullScreen$/;"	s
_XF86DRICreateContext	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICreateContext$/;"	s
_XF86DRICreateDrawable	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICreateDrawable$/;"	s
_XF86DRIDestroyContext	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIDestroyContext$/;"	s
_XF86DRIDestroyDrawable	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIDestroyDrawable$/;"	s
_XF86DRIGetClientDriverName	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIGetClientDriverName$/;"	s
_XF86DRIGetDeviceInfo	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIGetDeviceInfo$/;"	s
_XF86DRIGetDrawableInfo	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIGetDrawableInfo$/;"	s
_XF86DRIOpenConnection	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIOpenConnection$/;"	s
_XF86DRIOpenFullScreen	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIOpenFullScreen$/;"	s
_XF86DRIQueryDirectRenderingCapable	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIQueryDirectRenderingCapable$/;"	s
_XF86DRIQueryVersion	tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIQueryVersion$/;"	s
_XF86DRISTR_H_	tests/ttmtest/src/xf86dristr.h	/^#define _XF86DRISTR_H_$/;"	d
_XF86DRI_H_	tests/ttmtest/src/xf86dri.h	/^#define _XF86DRI_H_$/;"	d
_XF86DRMMODE_H_	xf86drmMode.h	/^#define _XF86DRMMODE_H_$/;"	d
_XF86DRM_H_	xf86drm.h	/^#define _XF86DRM_H_$/;"	d
__AMDGPU_DRM_H__	include/drm/amdgpu_drm.h	/^#define __AMDGPU_DRM_H__$/;"	d
__ANDROID_GRALLOC_HANDLE_H__	android/gralloc_handle.h	/^#define __ANDROID_GRALLOC_HANDLE_H__$/;"	d
__BUFFERS_H__	tests/modetest/buffers.h	/^#define __BUFFERS_H__$/;"	d
__CURSOR_H__	tests/modetest/cursor.h	/^#define __CURSOR_H__$/;"	d
__DRM_TEGRA_H__	tegra/tegra.h	/^#define __DRM_TEGRA_H__ /;"	d
__DRM_TEGRA_PRIVATE_H__	tegra/private.h	/^#define __DRM_TEGRA_PRIVATE_H__ /;"	d
__ETNAVIV_DRM_H__	etnaviv/etnaviv_drm.h	/^#define __ETNAVIV_DRM_H__$/;"	d
__EXEC_OBJECT_UNKNOWN_FLAGS	include/drm/i915_drm.h	/^#define __EXEC_OBJECT_UNKNOWN_FLAGS /;"	d
__I915_EXEC_FENCE_UNKNOWN_FLAGS	include/drm/i915_drm.h	/^#define __I915_EXEC_FENCE_UNKNOWN_FLAGS /;"	d
__I915_EXEC_UNKNOWN_FLAGS	include/drm/i915_drm.h	/^#define __I915_EXEC_UNKNOWN_FLAGS /;"	d
__I915_MADV_PURGED	include/drm/i915_drm.h	/^#define __I915_MADV_PURGED /;"	d
__I915_PMU_ENGINE	include/drm/i915_drm.h	/^#define __I915_PMU_ENGINE(/;"	d
__I915_PMU_OTHER	include/drm/i915_drm.h	/^#define __I915_PMU_OTHER(/;"	d
__MACH64_DRM_H__	include/drm/mach64_drm.h	/^#define __MACH64_DRM_H__$/;"	d
__MACH64_SAREA_DEFINES__	include/drm/mach64_drm.h	/^#define __MACH64_SAREA_DEFINES__$/;"	d
__MGA_DRM_H__	include/drm/mga_drm.h	/^#define __MGA_DRM_H__$/;"	d
__MGA_SAREA_DEFINES__	include/drm/mga_drm.h	/^#define __MGA_SAREA_DEFINES__$/;"	d
__MSM_DRM_H__	include/drm/msm_drm.h	/^#define __MSM_DRM_H__$/;"	d
__MSM_MADV_PURGED	include/drm/msm_drm.h	/^#define __MSM_MADV_PURGED /;"	d
__NOUVEAU_DRM_H__	include/drm/nouveau_drm.h	/^#define __NOUVEAU_DRM_H__$/;"	d
__NOUVEAU_H__	nouveau/nouveau.h	/^#define __NOUVEAU_H__$/;"	d
__NOUVEAU_LIBDRM_PRIVATE_H__	nouveau/private.h	/^#define __NOUVEAU_LIBDRM_PRIVATE_H__$/;"	d
__NVIF_CL0080_H__	nouveau/nvif/cl0080.h	/^#define __NVIF_CL0080_H__$/;"	d
__NVIF_CL9097_H__	nouveau/nvif/cl9097.h	/^#define __NVIF_CL9097_H__$/;"	d
__NVIF_CLASS_H__	nouveau/nvif/class.h	/^#define __NVIF_CLASS_H__$/;"	d
__NVIF_IF0002_H__	nouveau/nvif/if0002.h	/^#define __NVIF_IF0002_H__$/;"	d
__NVIF_IF0003_H__	nouveau/nvif/if0003.h	/^#define __NVIF_IF0003_H__$/;"	d
__NVIF_IOCTL_H__	nouveau/nvif/ioctl.h	/^#define __NVIF_IOCTL_H__$/;"	d
__NVIF_UNPACK_H__	nouveau/nvif/unpack.h	/^#define __NVIF_UNPACK_H__$/;"	d
__OMAP_DRM_H__	omap/omap_drm.h	/^#define __OMAP_DRM_H__$/;"	d
__R128_DRM_H__	include/drm/r128_drm.h	/^#define __R128_DRM_H__$/;"	d
__R128_SAREA_DEFINES__	include/drm/r128_drm.h	/^#define __R128_SAREA_DEFINES__$/;"	d
__RADEON_DRM_H__	include/drm/radeon_drm.h	/^#define __RADEON_DRM_H__$/;"	d
__RADEON_SAREA_DEFINES__	include/drm/radeon_drm.h	/^#define __RADEON_SAREA_DEFINES__$/;"	d
__SAVAGE_DRM_H__	include/drm/savage_drm.h	/^#define __SAVAGE_DRM_H__$/;"	d
__SAVAGE_SAREA_DEFINES__	include/drm/savage_drm.h	/^#define __SAVAGE_SAREA_DEFINES__$/;"	d
__SIS_DRM_H__	include/drm/sis_drm.h	/^#define __SIS_DRM_H__$/;"	d
__VC4_MADV_NOTSUPP	include/drm/vc4_drm.h	/^#define __VC4_MADV_NOTSUPP	/;"	d
__VC4_MADV_PURGED	include/drm/vc4_drm.h	/^#define __VC4_MADV_PURGED	/;"	d
__VMWGFX_DRM_H__	include/drm/vmwgfx_drm.h	/^#define __VMWGFX_DRM_H__$/;"	d
__YUV420_P2_8_640_480_H__	tests/image/yuv420_p2_8_640_480.h	/^#define __YUV420_P2_8_640_480_H__$/;"	d
__align_mask	util_math.h	/^#define __align_mask(/;"	d
__amdgpu_ras_inject_test	tests/amdgpu/ras_tests.c	/^static void __amdgpu_ras_inject_test(void)$/;"	f	typeref:typename:void	file:
__amdgpu_ras_query_test	tests/amdgpu/ras_tests.c	/^static void __amdgpu_ras_query_test(void)$/;"	f	typeref:typename:void	file:
__anon09e055a60108	omap/omap_drm.h	/^	struct {$/;"	s	union:omap_gem_size
__anon0ab21c850108	xf86drm.c	/^static struct {$/;"	s	file:
__anon0ab21c850208	xf86drm.c	/^	struct {$/;"	s	function:get_subsystem_type	file:
__anon0ab21c8a0108	xf86drm.h	/^	struct {$/;"	s	struct:_drmStats
__anon0ab21c8a0203	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a0303	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a0403	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a0503	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a0603	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a0703	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a0803	xf86drm.h	/^typedef enum {$/;"	g
__anon0ab21c8a090a	xf86drm.h	/^	union {$/;"	u	struct:_drmDevice
__anon0ab21c8a0a0a	xf86drm.h	/^	union {$/;"	u	struct:_drmDevice
__anon0c59e6600108	intel/intel_decode.c	/^	struct {$/;"	s	function:decode_mi	file:
__anon0c59e6600208	intel/intel_decode.c	/^	struct {$/;"	s	function:decode_2d	file:
__anon0c59e6600308	intel/intel_decode.c	/^	struct {$/;"	s	function:decode_3d_1d	file:
__anon0c59e6600408	intel/intel_decode.c	/^	struct {$/;"	s	function:decode_3d	file:
__anon0c59e6600508	intel/intel_decode.c	/^	struct {$/;"	s	function:decode_3d_965	file:
__anon0c59e6600608	intel/intel_decode.c	/^	struct {$/;"	s	function:decode_3d_i830	file:
__anon10fa76970108	intel/intel_bufmgr_gem.c	/^	struct {$/;"	s	struct:_drm_intel_bufmgr_gem	file:
__anon10fa76970208	intel/intel_bufmgr_gem.c	/^	static const struct {$/;"	s	function:parse_devid_override	file:
__anon1e52787c0108	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0208	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0308	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0408	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0508	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0608	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0708	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0808	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0908	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0a08	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon1e52787c0b08	tests/ttmtest/src/xf86dristr.h	/^{$/;"	s
__anon20276d8b010a	nouveau/nouveau.c	/^	union {$/;"	u	function:nouveau_object_ioctl	file:
__anon20276d8b0208	nouveau/nouveau.c	/^	struct {$/;"	s	function:nouveau_object_mthd	file:
__anon20276d8b0308	nouveau/nouveau.c	/^	struct {$/;"	s	function:nouveau_object_sclass_get	file:
__anon20276d8b0408	nouveau/nouveau.c	/^	struct {$/;"	s	function:nouveau_object_fini	file:
__anon20276d8b0508	nouveau/nouveau.c	/^	struct {$/;"	s	function:nouveau_object_init	file:
__anon20276d8b060a	nouveau/nouveau.c	/^	union {$/;"	u	function:nouveau_device_new	file:
__anon20276d900108	nouveau/nouveau.h	/^	struct {$/;"	s	union:nouveau_bo_config
__anon20276d900208	nouveau/nouveau.h	/^	struct {$/;"	s	union:nouveau_bo_config
__anon20276d900308	nouveau/nouveau.h	/^	struct {$/;"	s	union:nouveau_bo_config
__anon20276d900408	nouveau/nouveau.h	/^	struct {$/;"	s	struct:nve0_fifo
__anon26b8ab870108	include/drm/drm_mode.h	/^	struct {$/;"	s	struct:hdr_metadata_infoframe
__anon26b8ab870208	include/drm/drm_mode.h	/^	struct {$/;"	s	struct:hdr_metadata_infoframe
__anon26b8ab87030a	include/drm/drm_mode.h	/^	union {$/;"	u	struct:hdr_output_metadata
__anon2955048a0103	include/drm/i915_drm.h	/^	enum {$/;"	g	struct:_drm_i915_init
__anon2955048a020a	include/drm/i915_drm.h	/^	union {$/;"	u	struct:drm_i915_gem_exec_object2
__anon2c02fb350108	include/drm/tegra_drm.h	/^	struct {$/;"	s	struct:drm_tegra_reloc
__anon2c02fb350208	include/drm/tegra_drm.h	/^	struct {$/;"	s	struct:drm_tegra_reloc
__anon2c02fb350308	include/drm/tegra_drm.h	/^	struct {$/;"	s	struct:drm_tegra_submit_buf
__anon2c02fb35040a	include/drm/tegra_drm.h	/^	union {$/;"	u	struct:drm_tegra_submit_cmd
__anon311c39b90103	include/drm/savage_drm.h	/^	enum {$/;"	g	struct:drm_savage_init
__anon311c39b90208	include/drm/savage_drm.h	/^	struct {$/;"	s	union:drm_savage_cmd_header
__anon311c39b90308	include/drm/savage_drm.h	/^	struct {$/;"	s	union:drm_savage_cmd_header
__anon311c39b90408	include/drm/savage_drm.h	/^	struct {$/;"	s	union:drm_savage_cmd_header
__anon311c39b90508	include/drm/savage_drm.h	/^	struct {$/;"	s	union:drm_savage_cmd_header
__anon311c39b90608	include/drm/savage_drm.h	/^	struct {$/;"	s	union:drm_savage_cmd_header
__anon311c39b90708	include/drm/savage_drm.h	/^	struct {$/;"	s	union:drm_savage_cmd_header
__anon3b7632c50108	include/drm/nouveau_drm.h	/^	struct {$/;"	s	struct:drm_nouveau_channel_alloc
__anon453c1d2f0103	include/drm/vc4_drm.h	/^enum {$/;"	g
__anon5367d4040108	xf86atomic.h	/^typedef struct {$/;"	s
__anon5367d4040208	xf86atomic.h	/^typedef struct {$/;"	s
__anon5367d4040308	xf86atomic.h	/^typedef struct {$/;"	s
__anon56c3c8620108	include/drm/via_drm.h	/^typedef struct {$/;"	s
__anon56c3c8620208	include/drm/via_drm.h	/^typedef struct {$/;"	s
__anon56c3c8620308	include/drm/via_drm.h	/^typedef struct {$/;"	s
__anon56c3c8620403	include/drm/via_drm.h	/^	enum {$/;"	g	struct:_drm_via_init
__anon56c3c8620503	include/drm/via_drm.h	/^	enum {$/;"	g	struct:_drm_via_futex
__anon56c3c8620603	include/drm/via_drm.h	/^	enum {$/;"	g	struct:_drm_via_dma_init
__anon56c3c8620703	include/drm/via_drm.h	/^	enum {$/;"	g	struct:_drm_via_cmdbuf_size
__anon56c3c8620803	include/drm/via_drm.h	/^typedef enum {$/;"	g
__anon6128726f0103	xf86drmMode.h	/^typedef enum {$/;"	g
__anon6128726f0203	xf86drmMode.h	/^typedef enum {$/;"	g
__anon62e6baf10108	include/drm/sis_drm.h	/^typedef struct {$/;"	s
__anon62e6baf10208	include/drm/sis_drm.h	/^typedef struct {$/;"	s
__anon62e6baf10308	include/drm/sis_drm.h	/^typedef struct {$/;"	s
__anon65e025970108	include/drm/mga_drm.h	/^typedef struct {$/;"	s
__anon65e025970208	include/drm/mga_drm.h	/^typedef struct {$/;"	s
__anon65e025970308	include/drm/mga_drm.h	/^typedef struct {$/;"	s
__anon65e025970408	include/drm/mga_drm.h	/^typedef struct {$/;"	s
__anon65e025970503	include/drm/mga_drm.h	/^	enum {$/;"	g	struct:drm_mga_init
__anon72ef713e0103	freedreno/freedreno_priv.h	/^	enum {$/;"	g	struct:fd_bo
__anon7d0121cf0108	include/drm/r128_drm.h	/^typedef struct {$/;"	s
__anon7d0121cf0208	include/drm/r128_drm.h	/^typedef struct {$/;"	s
__anon7d0121cf0303	include/drm/r128_drm.h	/^	enum {$/;"	g	struct:drm_r128_init
__anon7d0121cf0403	include/drm/r128_drm.h	/^	enum {$/;"	g	struct:drm_r128_depth
__anon7d0121cf0503	include/drm/r128_drm.h	/^	enum {$/;"	g	struct:drm_r128_fullscreen
__anon89ebcaf10108	tests/modetest/modetest.c	/^	struct {$/;"	s	struct:device	file:
__anon9078e1a00108	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_ctx_out
__anon9078e1a00208	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_ctx_out
__anon9078e1a00308	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_ctx_out
__anon9078e1a00408	include/drm/amdgpu_drm.h	/^	struct {$/;"	s	struct:drm_amdgpu_gem_metadata
__anon9078e1a00508	include/drm/amdgpu_drm.h	/^	struct {$/;"	s	union:drm_amdgpu_fence_to_handle
__anon9078e1a00608	include/drm/amdgpu_drm.h	/^	struct {$/;"	s	union:drm_amdgpu_fence_to_handle
__anon9078e1a0070a	include/drm/amdgpu_drm.h	/^	union {$/;"	u	struct:drm_amdgpu_cs_chunk_data
__anon9078e1a0080a	include/drm/amdgpu_drm.h	/^	union {$/;"	u	struct:drm_amdgpu_info
__anon9078e1a00908	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_info::__anon9078e1a0080a
__anon9078e1a00a08	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_info::__anon9078e1a0080a
__anon9078e1a00b08	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_info::__anon9078e1a0080a
__anon9078e1a00c08	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_info::__anon9078e1a0080a
__anon9078e1a00d08	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_info::__anon9078e1a0080a
__anon9078e1a00e08	include/drm/amdgpu_drm.h	/^		struct {$/;"	s	union:drm_amdgpu_info::__anon9078e1a0080a
__anon919b0e67010a	freedreno/freedreno_ringbuffer.h	/^	union {$/;"	u	struct:fd_ringbuffer
__anona03735db010a	include/drm/radeon_drm.h	/^typedef union {$/;"	u
__anona03735db0208	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db0308	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db0408	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db0508	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db0608	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db0708	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db0808	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db010a
__anona03735db090a	include/drm/radeon_drm.h	/^typedef union {$/;"	u
__anona03735db0a08	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db0b08	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db0c08	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db0d08	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db0e08	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db0f08	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db1008	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db1108	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db1208	include/drm/radeon_drm.h	/^	struct {$/;"	s	union:__anona03735db090a
__anona03735db1308	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1408	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1508	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1608	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1708	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1808	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1908	include/drm/radeon_drm.h	/^typedef struct {$/;"	s
__anona03735db1a03	include/drm/radeon_drm.h	/^	enum {$/;"	g	struct:drm_radeon_init
__anona03735db1b03	include/drm/radeon_drm.h	/^	enum {$/;"	g	struct:drm_radeon_fullscreen
__anona7759b040108	etnaviv/etnaviv_priv.h	/^	struct {$/;"	s	struct:etna_cmd_stream_priv
__anona9103cdd010a	tests/amdgpu/ras_tests.c	/^	union {$/;"	u	struct:ras_debug_if	file:
__anona9103cdd020a	tests/amdgpu/ras_tests.c	/^	union {$/;"	u	function:amdgpu_ras_lookup_capability	file:
__anona9103cdd0308	tests/amdgpu/ras_tests.c	/^		struct {$/;"	s	union:amdgpu_ras_lookup_capability::__anona9103cdd020a	file:
__anonb14b007a010a	android/gralloc_handle.h	/^	union {$/;"	u	struct:gralloc_handle_t
__anonbddf1a210108	nouveau/nvif/if0003.h	/^	struct {$/;"	s	struct:nvif_perfdom_v0
__anonc79843c30103	include/drm/drm.h	/^	enum {$/;"	g	struct:drm_control
__anonc79843c30208	include/drm/drm.h	/^	struct {$/;"	s	struct:drm_stats
__anonc79843c30303	include/drm/drm.h	/^	enum {$/;"	g	struct:drm_buf_desc
__anonc79843c30403	include/drm/drm.h	/^typedef enum {$/;"	g
__anoncf2496290108	exynos/exynos_fimg2d.c	/^	struct {$/;"	s	union:g2d_direction_val	file:
__anoncf24962e0108	exynos/exynos_fimg2d.h	/^	struct {$/;"	s	union:g2d_point_val
__anoncf24962e0208	exynos/exynos_fimg2d.h	/^	struct {$/;"	s	union:g2d_rop4_val
__anoncf24962e0308	exynos/exynos_fimg2d.h	/^	struct {$/;"	s	union:g2d_bitblt_cmd_val
__anoncf24962e0408	exynos/exynos_fimg2d.h	/^	struct {$/;"	s	union:g2d_blend_func_val
__anond3da11510108	freedreno/msm/msm_ringbuffer.c	/^	struct {$/;"	s	struct:msm_ringbuffer	file:
__anonf986fb050108	include/drm/mach64_drm.h	/^typedef struct {$/;"	s
__anonf986fb050203	include/drm/mach64_drm.h	/^	enum {$/;"	g	struct:drm_mach64_init
__anonf986fb050303	include/drm/mach64_drm.h	/^	enum {$/;"	g	struct:drm_mach64_getparam
__anonfe3d8fa80108	tests/ttmtest/src/ttmtest.c	/^{$/;"	s	file:
__anonfe3d8fa80203	tests/ttmtest/src/ttmtest.c	/^    {$/;"	g	struct:__anonfe3d8fa80108	file:
__anonff69f8440108	intel/test_decode.c	/^	struct {$/;"	s	function:infer_devid	file:
__drm_dummy_lock	xf86drm.h	/^#define __drm_dummy_lock(/;"	d
__fourcc_mod_amlogic_layout_mask	include/drm/drm_fourcc.h	/^#define __fourcc_mod_amlogic_layout_mask /;"	d
__fourcc_mod_amlogic_options_mask	include/drm/drm_fourcc.h	/^#define __fourcc_mod_amlogic_options_mask /;"	d
__fourcc_mod_amlogic_options_shift	include/drm/drm_fourcc.h	/^#define __fourcc_mod_amlogic_options_shift /;"	d
__fourcc_mod_broadcom_param_bits	include/drm/drm_fourcc.h	/^#define __fourcc_mod_broadcom_param_bits /;"	d
__fourcc_mod_broadcom_param_shift	include/drm/drm_fourcc.h	/^#define __fourcc_mod_broadcom_param_shift /;"	d
__kernel_size_t	include/drm/drm.h	/^typedef size_t   __kernel_size_t;$/;"	t	typeref:typename:size_t
__pad	freedreno/freedreno_ringbuffer.h	/^		uint64_t __pad;$/;"	m	union:fd_ringbuffer::__anon919b0e67010a	typeref:typename:uint64_t
__pad	freedreno/kgsl/msm_kgsl.h	/^	unsigned int __pad[2]; \/* For future binary compatibility *\/$/;"	m	struct:kgsl_cff_syncmem	typeref:typename:unsigned int[2]
__pad	freedreno/kgsl/msm_kgsl.h	/^	unsigned int __pad[2];$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned int[2]
__pad	omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_gem_cpu_fini	typeref:typename:uint32_t
__pad	omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_gem_info	typeref:typename:uint32_t
__pad	omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_gem_new	typeref:typename:uint32_t
__pad	omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_get_base	typeref:typename:uint32_t
__round_mask	amdgpu/amdgpu_internal.h	/^#define __round_mask(/;"	d
__round_mask	omap/omap_drm.c	/^#define __round_mask(/;"	d	file:
__s16	include/drm/drm.h	/^typedef int16_t  __s16;$/;"	t	typeref:typename:int16_t
__s32	include/drm/drm.h	/^typedef int32_t  __s32;$/;"	t	typeref:typename:int32_t
__s64	include/drm/drm.h	/^typedef int64_t  __s64;$/;"	t	typeref:typename:int64_t
__s8	include/drm/drm.h	/^typedef int8_t   __s8;$/;"	t	typeref:typename:int8_t
__u16	include/drm/drm.h	/^typedef uint16_t __u16;$/;"	t	typeref:typename:uint16_t
__u32	include/drm/drm.h	/^typedef uint32_t __u32;$/;"	t	typeref:typename:uint32_t
__u64	include/drm/drm.h	/^typedef uint64_t __u64;$/;"	t	typeref:typename:uint64_t
__u8	include/drm/drm.h	/^typedef uint8_t  __u8;$/;"	t	typeref:typename:uint8_t
__user	freedreno/msm/msm_priv.h	/^#  define __user$/;"	d
_bufmgr_fake	intel/intel_bufmgr_fake.c	/^typedef struct _bufmgr_fake {$/;"	s	file:
_drmBuf	xf86drm.h	/^typedef struct _drmBuf {$/;"	s
_drmBufDesc	xf86drm.h	/^typedef struct _drmBufDesc {$/;"	s
_drmBufInfo	xf86drm.h	/^typedef struct _drmBufInfo {$/;"	s
_drmBufMap	xf86drm.h	/^typedef struct _drmBufMap {$/;"	s
_drmDMAReq	xf86drm.h	/^typedef struct _drmDMAReq {$/;"	s
_drmDevice	xf86drm.h	/^typedef struct _drmDevice {$/;"	s
_drmEventContext	xf86drm.h	/^typedef struct _drmEventContext {$/;"	s
_drmHost1xBusInfo	xf86drm.h	/^typedef struct _drmHost1xBusInfo {$/;"	s
_drmHost1xDeviceInfo	xf86drm.h	/^typedef struct _drmHost1xDeviceInfo {$/;"	s
_drmLock	xf86drm.h	/^typedef struct _drmLock {$/;"	s
_drmMMListHead	libdrm_lists.h	/^typedef struct _drmMMListHead$/;"	s
_drmModeAtomicReq	xf86drmMode.c	/^struct _drmModeAtomicReq {$/;"	s	file:
_drmModeAtomicReqItem	xf86drmMode.c	/^struct _drmModeAtomicReqItem {$/;"	s	file:
_drmModeConnector	xf86drmMode.h	/^typedef struct _drmModeConnector {$/;"	s
_drmModeCrtc	xf86drmMode.h	/^typedef struct _drmModeCrtc {$/;"	s
_drmModeEncoder	xf86drmMode.h	/^typedef struct _drmModeEncoder {$/;"	s
_drmModeFB	xf86drmMode.h	/^typedef struct _drmModeFB {$/;"	s
_drmModeFB2	xf86drmMode.h	/^typedef struct _drmModeFB2 {$/;"	s
_drmModeFormatModifierGetNext	xf86drmMode.c	/^static bool _drmModeFormatModifierGetNext(const drmModePropertyBlobRes *blob,$/;"	f	typeref:typename:bool	file:
_drmModeFormatModifierIterator	xf86drmMode.h	/^typedef struct _drmModeFormatModifierIterator {$/;"	s
_drmModeGetConnector	xf86drmMode.c	/^static drmModeConnectorPtr _drmModeGetConnector(int fd, uint32_t connector_id,$/;"	f	typeref:typename:drmModeConnectorPtr	file:
_drmModeModeInfo	xf86drmMode.h	/^typedef struct _drmModeModeInfo {$/;"	s
_drmModeObjectProperties	xf86drmMode.h	/^typedef struct _drmModeObjectProperties {$/;"	s
_drmModePlane	xf86drmMode.h	/^typedef struct _drmModePlane {$/;"	s
_drmModePlaneRes	xf86drmMode.h	/^typedef struct _drmModePlaneRes {$/;"	s
_drmModeProperty	xf86drmMode.h	/^typedef struct _drmModeProperty {$/;"	s
_drmModePropertyBlob	xf86drmMode.h	/^typedef struct _drmModePropertyBlob {$/;"	s
_drmModeRes	xf86drmMode.h	/^typedef struct _drmModeRes {$/;"	s
_drmPciBusInfo	xf86drm.h	/^typedef struct _drmPciBusInfo {$/;"	s
_drmPciDeviceInfo	xf86drm.h	/^typedef struct _drmPciDeviceInfo {$/;"	s
_drmPlatformBusInfo	xf86drm.h	/^typedef struct _drmPlatformBusInfo {$/;"	s
_drmPlatformDeviceInfo	xf86drm.h	/^typedef struct _drmPlatformDeviceInfo {$/;"	s
_drmRegion	xf86drm.h	/^typedef struct _drmRegion {$/;"	s
_drmServerInfo	xf86drm.h	/^typedef struct _drmServerInfo {$/;"	s
_drmSetVersion	xf86drm.h	/^typedef struct _drmSetVersion {$/;"	s
_drmStats	xf86drm.h	/^typedef struct _drmStats {$/;"	s
_drmTextureRegion	xf86drm.h	/^typedef struct _drmTextureRegion {$/;"	s
_drmUsbBusInfo	xf86drm.h	/^typedef struct _drmUsbBusInfo {$/;"	s
_drmUsbDeviceInfo	xf86drm.h	/^typedef struct _drmUsbDeviceInfo {$/;"	s
_drmVBlank	xf86drm.h	/^typedef union _drmVBlank {$/;"	u
_drmVBlankReply	xf86drm.h	/^typedef struct _drmVBlankReply {$/;"	s
_drmVBlankReq	xf86drm.h	/^typedef struct _drmVBlankReq {$/;"	s
_drmVersion	xf86drm.h	/^typedef struct _drmVersion {$/;"	s
_drm_i915_cmdbuffer	include/drm/i915_drm.h	/^typedef struct _drm_i915_cmdbuffer {$/;"	s
_drm_i915_init	include/drm/i915_drm.h	/^typedef struct _drm_i915_init {$/;"	s
_drm_i915_sarea	include/drm/i915_drm.h	/^typedef struct _drm_i915_sarea {$/;"	s
_drm_intel_aub_annotation	intel/intel_bufmgr.h	/^typedef struct _drm_intel_aub_annotation {$/;"	s
_drm_intel_bo	intel/intel_bufmgr.h	/^struct _drm_intel_bo {$/;"	s
_drm_intel_bo_fake	intel/intel_bufmgr_fake.c	/^typedef struct _drm_intel_bo_fake {$/;"	s	file:
_drm_intel_bo_gem	intel/intel_bufmgr_gem.c	/^struct _drm_intel_bo_gem {$/;"	s	file:
_drm_intel_bufmgr	intel/intel_bufmgr_priv.h	/^struct _drm_intel_bufmgr {$/;"	s
_drm_intel_bufmgr_gem	intel/intel_bufmgr_gem.c	/^typedef struct _drm_intel_bufmgr_gem {$/;"	s	file:
_drm_intel_context	intel/intel_bufmgr_priv.h	/^struct _drm_intel_context {$/;"	s
_drm_intel_gem_bo_references	intel/intel_bufmgr_gem.c	/^_drm_intel_gem_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f	typeref:typename:int	file:
_drm_intel_reloc_target_info	intel/intel_bufmgr_gem.c	/^typedef struct _drm_intel_reloc_target_info {$/;"	s	file:
_drm_mach64_dma_mode_t	include/drm/mach64_drm.h	/^typedef enum _drm_mach64_dma_mode_t {$/;"	g
_drm_mga_blit	include/drm/mga_drm.h	/^typedef struct _drm_mga_blit {$/;"	s
_drm_mga_sarea	include/drm/mga_drm.h	/^typedef struct _drm_mga_sarea {$/;"	s
_drm_mga_warp_index	include/drm/mga_drm.h	/^typedef struct _drm_mga_warp_index {$/;"	s
_drm_savage_sarea	include/drm/savage_drm.h	/^typedef struct _drm_savage_sarea {$/;"	s
_drm_via_cmdbuf_size	include/drm/via_drm.h	/^typedef struct _drm_via_cmdbuf_size {$/;"	s
_drm_via_cmdbuffer	include/drm/via_drm.h	/^typedef struct _drm_via_cmdbuffer {$/;"	s
_drm_via_dma_init	include/drm/via_drm.h	/^typedef struct _drm_via_dma_init {$/;"	s
_drm_via_futex	include/drm/via_drm.h	/^typedef struct _drm_via_futex {$/;"	s
_drm_via_init	include/drm/via_drm.h	/^typedef struct _drm_via_init {$/;"	s
_drm_via_sarea	include/drm/via_drm.h	/^typedef struct _drm_via_sarea {$/;"	s
_drm_via_tex_region	include/drm/via_drm.h	/^typedef struct _drm_via_tex_region {$/;"	s
_fence_emit_internal	intel/intel_bufmgr_fake.c	/^_fence_emit_internal(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	typeref:typename:unsigned int	file:
_fence_test	intel/intel_bufmgr_fake.c	/^_fence_test(drm_intel_bufmgr_fake *bufmgr_fake, unsigned fence)$/;"	f	typeref:typename:int	file:
_fence_wait_internal	intel/intel_bufmgr_fake.c	/^_fence_wait_internal(drm_intel_bufmgr_fake *bufmgr_fake, int seq)$/;"	f	typeref:typename:void	file:
_frame_h_	tests/amdgpu/frame.h	/^#define _frame_h_$/;"	d
_pad	include/drm/amdgpu_drm.h	/^			__u32	_pad;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00108	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^			__u32	_pad;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00308	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^			__u32 _pad;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00908	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32  _pad;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_bo_list_out	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_gem_create_out	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_gem_mmap_in	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
_pad	include/drm/amdgpu_drm.h	/^	__u32 _pad;$/;"	m	struct:drm_amdgpu_query_fw	typeref:typename:__u32
_pad1	include/drm/amdgpu_drm.h	/^	__u32 _pad1;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
_uve_ib_h_	tests/amdgpu/uve_ib.h	/^#define _uve_ib_h_$/;"	d
_vce_ib_h_	tests/amdgpu/vce_ib.h	/^#define _vce_ib_h_$/;"	d
_xf86dri_info_data	tests/ttmtest/src/xf86dri.c	/^static XExtensionInfo _xf86dri_info_data;$/;"	v	typeref:typename:XExtensionInfo	file:
a	xf86drmRandom.h	/^	unsigned long a;$/;"	m	struct:RandomState	typeref:typename:unsigned long
abi16_bo_info	nouveau/abi16.c	/^abi16_bo_info(struct nouveau_bo *bo, struct drm_nouveau_gem_info *info)$/;"	f	typeref:typename:drm_private void
abi16_bo_init	nouveau/abi16.c	/^abi16_bo_init(struct nouveau_bo *bo, uint32_t alignment,$/;"	f	typeref:typename:drm_private int
abi16_chan_nv04	nouveau/abi16.c	/^abi16_chan_nv04(struct nouveau_object *obj)$/;"	f	typeref:typename:int	file:
abi16_chan_nvc0	nouveau/abi16.c	/^abi16_chan_nvc0(struct nouveau_object *obj)$/;"	f	typeref:typename:int	file:
abi16_chan_nve0	nouveau/abi16.c	/^abi16_chan_nve0(struct nouveau_object *obj)$/;"	f	typeref:typename:int	file:
abi16_delete	nouveau/abi16.c	/^abi16_delete(struct nouveau_object *obj)$/;"	f	typeref:typename:drm_private void
abi16_engobj	nouveau/abi16.c	/^abi16_engobj(struct nouveau_object *obj)$/;"	f	typeref:typename:int	file:
abi16_ntfy	nouveau/abi16.c	/^abi16_ntfy(struct nouveau_object *obj)$/;"	f	typeref:typename:int	file:
abi16_object	nouveau/abi16.c	/^abi16_object(struct nouveau_object *obj, int (**func)(struct nouveau_object *))$/;"	f	typeref:typename:drm_private bool
abi16_sclass	nouveau/abi16.c	/^abi16_sclass(struct nouveau_object *obj, struct nouveau_sclass **psclass)$/;"	f	typeref:typename:drm_private int
access	nouveau/private.h	/^	uint32_t access;$/;"	m	struct:nouveau_bo_priv	typeref:typename:uint32_t
active	freedreno/kgsl/kgsl_drm.h	/^	uint32_t active;$/;"	m	struct:drm_kgsl_gem_active	typeref:typename:uint32_t
active	freedreno/kgsl/kgsl_drm.h	/^	uint32_t active;$/;"	m	struct:drm_kgsl_gem_bufinfo	typeref:typename:uint32_t
active	include/drm/drm.h	/^	__u32 active;		\/* return: crtc output is active *\/$/;"	m	struct:drm_crtc_get_sequence	typeref:typename:__u32
active__stat_func	tests/amdgpu/amdgpu_test.c	/^typedef CU_BOOL (*active__stat_func)(void);$/;"	t	typeref:typename:CU_BOOL (*)(void)	file:
add_bucket	etnaviv/etnaviv_bo_cache.c	/^static void add_bucket(struct etna_bo_cache *cache, int size)$/;"	f	typeref:typename:void	file:
add_bucket	freedreno/freedreno_bo_cache.c	/^add_bucket(struct fd_bo_cache *cache, int size)$/;"	f	typeref:typename:void	file:
add_bucket	intel/intel_bufmgr_gem.c	/^add_bucket(drm_intel_bufmgr_gem *bufmgr_gem, int size)$/;"	f	typeref:typename:void	file:
add_property	tests/animatefb/animatefb.c	/^void add_property(int drm_fd, drmModeAtomicReq *req, uint32_t object_id,$/;"	f	typeref:typename:void
add_property	tests/modetest/modetest.c	/^static void add_property(struct device *dev, uint32_t obj_id, const char *name,$/;"	f	typeref:typename:void	file:
add_property	tests/showfb/showfb.c	/^void add_property(int drm_fd, drmModeAtomicReq *req, uint32_t object_id,$/;"	f	typeref:typename:void
add_property_optional	tests/modetest/modetest.c	/^static bool add_property_optional(struct device *dev, uint32_t obj_id,$/;"	f	typeref:typename:bool	file:
addr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int addr;$/;"	m	struct:kgsl_cmdwindow_write	typeref:typename:unsigned int
addr	include/drm/amdgpu_drm.h	/^	__u64		addr;$/;"	m	struct:drm_amdgpu_gem_userptr	typeref:typename:__u64
addr	include/drm/i915_drm.h	/^	__u64 addr;$/;"	m	struct:drm_i915_hws_addr	typeref:typename:__u64
addr	include/drm/radeon_drm.h	/^	__u64		addr;$/;"	m	struct:drm_radeon_gem_userptr	typeref:typename:__u64
addr	include/drm/virtgpu_drm.h	/^	__u64 addr;$/;"	m	struct:drm_virtgpu_get_caps	typeref:typename:__u64
addr	nouveau/nvif/ioctl.h	/^	__u64 addr;$/;"	m	struct:nvif_ioctl_rd_v0	typeref:typename:__u64
addr	nouveau/nvif/ioctl.h	/^	__u64 addr;$/;"	m	struct:nvif_ioctl_wr_v0	typeref:typename:__u64
addr	tests/amdgpu/uvd_enc_tests.c	/^	uint64_t addr;$/;"	m	struct:amdgpu_uvd_enc_bo	typeref:typename:uint64_t	file:
addr	tests/amdgpu/vce_tests.c	/^	uint64_t addr;$/;"	m	struct:amdgpu_vce_bo	typeref:typename:uint64_t	file:
addr	tests/amdgpu/vcn_tests.c	/^	uint64_t addr;$/;"	m	struct:amdgpu_vcn_bo	typeref:typename:uint64_t	file:
addr_hi	include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anona03735db010a::__anona03735db0608	typeref:typename:unsigned char
addr_lo	include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anona03735db010a::__anona03735db0608	typeref:typename:unsigned char
addr_ptr	include/drm/amdgpu_drm.h	/^	__u64 addr_ptr;$/;"	m	struct:drm_amdgpu_gem_mmap_out	typeref:typename:__u64
addr_ptr	include/drm/i915_drm.h	/^	__u64 addr_ptr;$/;"	m	struct:drm_i915_gem_mmap	typeref:typename:__u64
addr_ptr	include/drm/radeon_drm.h	/^	__u64	addr_ptr;$/;"	m	struct:drm_radeon_gem_mmap	typeref:typename:__u64
address	amdgpu/amdgpu_internal.h	/^	uint64_t address;$/;"	m	struct:amdgpu_va	typeref:typename:uint64_t
address	include/drm/drm.h	/^	void *address;	       \/**< Address of buffer *\/$/;"	m	struct:drm_buf_pub	typeref:typename:void *
address	include/drm/radeon_drm.h	/^	unsigned int address;$/;"	m	struct:drm_radeon_surface_alloc	typeref:typename:unsigned int
address	include/drm/radeon_drm.h	/^	unsigned int address;$/;"	m	struct:drm_radeon_surface_free	typeref:typename:unsigned int
address	tests/amdgpu/ras_tests.c	/^	uint64_t address;$/;"	m	struct:ras_inject_if	typeref:typename:uint64_t	file:
address	xf86drm.h	/^	drmAddress address; \/**< Address *\/$/;"	m	struct:_drmBuf	typeref:typename:drmAddress
adrhi	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anona03735db090a::__anona03735db0c08	typeref:typename:unsigned char
adrhi_flags	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anona03735db090a::__anona03735db1208	typeref:typename:unsigned char
adrlo	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anona03735db090a::__anona03735db0c08	typeref:typename:unsigned char
adrlo	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anona03735db090a::__anona03735db1208	typeref:typename:unsigned char
age	include/drm/drm.h	/^	unsigned int age;$/;"	m	struct:drm_tex_region	typeref:typename:unsigned int
age	include/drm/via_drm.h	/^	int age;		\/* tracked by clients to update local LRU's *\/$/;"	m	struct:_drm_via_tex_region	typeref:typename:int
age	xf86drm.h	/^	unsigned int age;$/;"	m	struct:_drmTextureRegion	typeref:typename:unsigned int
agpAddr	include/drm/via_drm.h	/^	unsigned long agpAddr;$/;"	m	struct:_drm_via_init	typeref:typename:unsigned long
agp_mode	include/drm/mga_drm.h	/^	__u32 agp_mode;$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:__u32
agp_size	include/drm/mga_drm.h	/^	__u8 agp_size;$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:__u8
agp_start	include/drm/drm.h	/^	unsigned long agp_start; \/**<$/;"	m	struct:drm_buf_desc	typeref:typename:unsigned long
agp_textures_offset	include/drm/mach64_drm.h	/^	unsigned long agp_textures_offset;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned long
agp_textures_offset	include/drm/r128_drm.h	/^	unsigned long agp_textures_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
agp_textures_offset	include/drm/savage_drm.h	/^	unsigned long agp_textures_offset;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned long
agp_version_major	include/drm/drm.h	/^	int agp_version_major;$/;"	m	struct:drm_agp_info	typeref:typename:int
agp_version_minor	include/drm/drm.h	/^	int agp_version_minor;$/;"	m	struct:drm_agp_info	typeref:typename:int
align	include/drm/nouveau_drm.h	/^	__u32 align;$/;"	m	struct:drm_nouveau_gem_new	typeref:typename:__u32
align	intel/intel_bufmgr.h	/^	unsigned long align;$/;"	m	struct:_drm_intel_bo	typeref:typename:unsigned long
alignment	include/drm/amdgpu_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_amdgpu_gem_create_in	typeref:typename:__u64
alignment	include/drm/i915_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_i915_gem_exec_object	typeref:typename:__u64
alignment	include/drm/i915_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u64
alignment	include/drm/i915_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_i915_gem_pin	typeref:typename:__u64
alignment	include/drm/i915_drm.h	/^	int alignment;$/;"	m	struct:drm_i915_mem_alloc	typeref:typename:int
alignment	include/drm/radeon_drm.h	/^	__u64	alignment;$/;"	m	struct:drm_radeon_gem_create	typeref:typename:__u64
alignment	include/drm/radeon_drm.h	/^	int alignment;$/;"	m	struct:drm_radeon_mem_alloc	typeref:typename:int
alignment	intel/intel_bufmgr_fake.c	/^	unsigned int alignment;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned int	file:
alignment	radeon/radeon_bo_int.h	/^    uint32_t                    alignment;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
alignment	tests/radeon/rbo.h	/^    unsigned            alignment;$/;"	m	struct:rbo	typeref:typename:unsigned
all	Android.sources.bp.mk	/^all:$/;"	t
alloc	include/drm/amdgpu_drm.h	/^		} alloc;$/;"	m	union:drm_amdgpu_ctx_out	typeref:struct:drm_amdgpu_ctx_out::__anon9078e1a00108
alloc_backing_store	intel/intel_bufmgr_fake.c	/^alloc_backing_store(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
alloc_block	intel/intel_bufmgr_fake.c	/^alloc_block(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
alloc_flags	amdgpu/amdgpu.h	/^	uint64_t alloc_flags;$/;"	m	struct:amdgpu_bo_info	typeref:typename:uint64_t
alloc_resource	tests/amdgpu/uvd_enc_tests.c	/^static void alloc_resource(struct amdgpu_uvd_enc_bo *uvd_enc_bo,$/;"	f	typeref:typename:void	file:
alloc_resource	tests/amdgpu/vce_tests.c	/^static void alloc_resource(struct amdgpu_vce_bo *vce_bo, unsigned size, unsigned domain)$/;"	f	typeref:typename:void	file:
alloc_resource	tests/amdgpu/vcn_tests.c	/^static void alloc_resource(struct amdgpu_vcn_bo *vcn_bo,$/;"	f	typeref:typename:void	file:
alloc_size	amdgpu/amdgpu.h	/^	uint64_t alloc_size;$/;"	m	struct:amdgpu_bo_alloc_request	typeref:typename:uint64_t
alloc_size	amdgpu/amdgpu.h	/^	uint64_t alloc_size;$/;"	m	struct:amdgpu_bo_import_result	typeref:typename:uint64_t
alloc_size	amdgpu/amdgpu.h	/^	uint64_t alloc_size;$/;"	m	struct:amdgpu_bo_info	typeref:typename:uint64_t
alloc_size	amdgpu/amdgpu_internal.h	/^	uint64_t alloc_size;$/;"	m	struct:amdgpu_bo	typeref:typename:uint64_t
allow_2d	radeon/radeon_surface.c	/^    unsigned                        allow_2d;$/;"	m	struct:radeon_hw_info	typeref:typename:unsigned	file:
alpha	include/drm/radeon_drm.h	/^	unsigned int alpha;$/;"	m	struct:__anona03735db1308	typeref:typename:unsigned int
alpha	tests/util/format.h	/^	struct util_color_component alpha;$/;"	m	struct:util_rgb_info	typeref:struct:util_color_component
alpha_mask	tests/etnaviv/write_bmp.c	/^	unsigned int alpha_mask;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
alpha_tst_cntl	include/drm/mach64_drm.h	/^	unsigned int alpha_tst_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
alphactrl	include/drm/mga_drm.h	/^	unsigned int alphactrl;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
always_active	tests/amdgpu/amdgpu_test.c	/^static CU_BOOL always_active()$/;"	f	typeref:typename:CU_BOOL	file:
amdgpu_bo	amdgpu/amdgpu_internal.h	/^struct amdgpu_bo {$/;"	s
amdgpu_bo_alloc	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_alloc(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_alloc_and_map	tests/amdgpu/amdgpu_test.h	/^amdgpu_bo_alloc_and_map(amdgpu_device_handle dev, unsigned size,$/;"	f	typeref:typename:int
amdgpu_bo_alloc_and_map_raw	tests/amdgpu/basic_tests.c	/^int amdgpu_bo_alloc_and_map_raw(amdgpu_device_handle dev, unsigned size,$/;"	f	typeref:typename:int
amdgpu_bo_alloc_request	amdgpu/amdgpu.h	/^struct amdgpu_bo_alloc_request {$/;"	s
amdgpu_bo_alloc_wrap	tests/amdgpu/amdgpu_test.h	/^amdgpu_bo_alloc_wrap(amdgpu_device_handle dev, unsigned size,$/;"	f	typeref:typename:int
amdgpu_bo_cpu_map	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_cpu_map(amdgpu_bo_handle bo, void **cpu)$/;"	f	typeref:typename:drm_public int
amdgpu_bo_cpu_unmap	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_cpu_unmap(amdgpu_bo_handle bo)$/;"	f	typeref:typename:drm_public int
amdgpu_bo_create	amdgpu/amdgpu_bo.c	/^static int amdgpu_bo_create(amdgpu_device_handle dev,$/;"	f	typeref:typename:int	file:
amdgpu_bo_eviction_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_bo_eviction_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_bo_export	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_export(amdgpu_bo_handle bo,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_export_flink	amdgpu/amdgpu_bo.c	/^static int amdgpu_bo_export_flink(amdgpu_bo_handle bo)$/;"	f	typeref:typename:int	file:
amdgpu_bo_export_import	tests/amdgpu/bo_tests.c	/^static void amdgpu_bo_export_import(void)$/;"	f	typeref:typename:void	file:
amdgpu_bo_export_import_do_type	tests/amdgpu/bo_tests.c	/^static void amdgpu_bo_export_import_do_type(enum amdgpu_bo_handle_type type)$/;"	f	typeref:typename:void	file:
amdgpu_bo_find_by_cpu_mapping	tests/amdgpu/bo_tests.c	/^static void amdgpu_bo_find_by_cpu_mapping(void)$/;"	f	typeref:typename:void	file:
amdgpu_bo_free	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_free(amdgpu_bo_handle buf_handle)$/;"	f	typeref:typename:drm_public int
amdgpu_bo_handle	amdgpu/amdgpu.h	/^typedef struct amdgpu_bo *amdgpu_bo_handle;$/;"	t	typeref:struct:amdgpu_bo *
amdgpu_bo_handle_type	amdgpu/amdgpu.h	/^enum amdgpu_bo_handle_type {$/;"	g
amdgpu_bo_handle_type_dma_buf_fd	amdgpu/amdgpu.h	/^	amdgpu_bo_handle_type_dma_buf_fd = 2,$/;"	e	enum:amdgpu_bo_handle_type
amdgpu_bo_handle_type_gem_flink_name	amdgpu/amdgpu.h	/^	amdgpu_bo_handle_type_gem_flink_name = 0,$/;"	e	enum:amdgpu_bo_handle_type
amdgpu_bo_handle_type_kms	amdgpu/amdgpu.h	/^	amdgpu_bo_handle_type_kms = 1,$/;"	e	enum:amdgpu_bo_handle_type
amdgpu_bo_handle_type_kms_noimport	amdgpu/amdgpu.h	/^	amdgpu_bo_handle_type_kms_noimport = 3,$/;"	e	enum:amdgpu_bo_handle_type
amdgpu_bo_import	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_import(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_import_result	amdgpu/amdgpu.h	/^struct amdgpu_bo_import_result {$/;"	s
amdgpu_bo_inc_ref	amdgpu/amdgpu_bo.c	/^drm_public void amdgpu_bo_inc_ref(amdgpu_bo_handle bo)$/;"	f	typeref:typename:drm_public void
amdgpu_bo_info	amdgpu/amdgpu.h	/^struct amdgpu_bo_info {$/;"	s
amdgpu_bo_list	amdgpu/amdgpu_internal.h	/^struct amdgpu_bo_list {$/;"	s
amdgpu_bo_list_create	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_list_create(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_list_create_raw	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_list_create_raw(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_list_destroy	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_list_destroy(amdgpu_bo_list_handle list)$/;"	f	typeref:typename:drm_public int
amdgpu_bo_list_destroy_raw	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_list_destroy_raw(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_list_handle	amdgpu/amdgpu.h	/^typedef struct amdgpu_bo_list *amdgpu_bo_list_handle;$/;"	t	typeref:struct:amdgpu_bo_list *
amdgpu_bo_list_update	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_list_update(amdgpu_bo_list_handle handle,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_map_unmap	tests/amdgpu/bo_tests.c	/^static void amdgpu_bo_map_unmap(void)$/;"	f	typeref:typename:void	file:
amdgpu_bo_metadata	amdgpu/amdgpu.h	/^struct amdgpu_bo_metadata {$/;"	s
amdgpu_bo_metadata	tests/amdgpu/bo_tests.c	/^static void amdgpu_bo_metadata(void)$/;"	f	typeref:typename:void	file:
amdgpu_bo_query_info	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_query_info(amdgpu_bo_handle bo,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_set_metadata	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_set_metadata(amdgpu_bo_handle bo,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_unmap_and_free	tests/amdgpu/amdgpu_test.h	/^amdgpu_bo_unmap_and_free(amdgpu_bo_handle bo, amdgpu_va_handle va_handle,$/;"	f	typeref:typename:int
amdgpu_bo_va_hole	amdgpu/amdgpu_internal.h	/^struct amdgpu_bo_va_hole {$/;"	s
amdgpu_bo_va_mgr	amdgpu/amdgpu_internal.h	/^struct amdgpu_bo_va_mgr {$/;"	s
amdgpu_bo_va_op	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_va_op(amdgpu_bo_handle bo,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_va_op_raw	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_va_op_raw(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_bo_wait_for_idle	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_bo_wait_for_idle(amdgpu_bo_handle bo,$/;"	f	typeref:typename:drm_public int
amdgpu_buffer_size_alignments	amdgpu/amdgpu.h	/^struct amdgpu_buffer_size_alignments {$/;"	s
amdgpu_close_devices	tests/amdgpu/amdgpu_test.c	/^static void amdgpu_close_devices()$/;"	f	typeref:typename:void	file:
amdgpu_close_kms_handle	amdgpu/amdgpu_bo.c	/^static int amdgpu_close_kms_handle(int fd, uint32_t handle)$/;"	f	typeref:typename:int	file:
amdgpu_command_submission_compute	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_compute(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_compute_cp_const_fill	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_compute_cp_const_fill(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_compute_cp_copy_data	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_compute_cp_copy_data(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_compute_cp_write_data	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_compute_cp_write_data(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_compute_nop	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_compute_nop(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_const_fill_helper	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_const_fill_helper(unsigned ip_type)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_copy_linear_helper	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_copy_linear_helper(unsigned ip_type)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_gfx	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_gfx(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_gfx_cp_const_fill	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_gfx_cp_const_fill(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_gfx_cp_copy_data	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_gfx_cp_copy_data(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_gfx_cp_write_data	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_gfx_cp_write_data(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_gfx_separate_ibs	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_gfx_separate_ibs(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_gfx_shared_ib	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_gfx_shared_ib(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_multi_fence	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_multi_fence(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_multi_fence_wait_all	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_multi_fence_wait_all(bool wait_all)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_sdma	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_sdma(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_sdma_const_fill	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_sdma_const_fill(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_sdma_copy_linear	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_sdma_copy_linear(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_sdma_write_linear	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_sdma_write_linear(void)$/;"	f	typeref:typename:void	file:
amdgpu_command_submission_write_linear_helper	tests/amdgpu/basic_tests.c	/^static void amdgpu_command_submission_write_linear_helper(unsigned ip_type)$/;"	f	typeref:typename:void	file:
amdgpu_context	amdgpu/amdgpu_internal.h	/^struct amdgpu_context {$/;"	s
amdgpu_context_handle	amdgpu/amdgpu.h	/^typedef struct amdgpu_context *amdgpu_context_handle;$/;"	t	typeref:struct:amdgpu_context *
amdgpu_create_bo_from_user_mem	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_create_bo_from_user_mem(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_calculate_timeout	amdgpu/amdgpu_cs.c	/^drm_private uint64_t amdgpu_cs_calculate_timeout(uint64_t timeout)$/;"	f	typeref:typename:drm_private uint64_t
amdgpu_cs_chunk_fence_info_to_data	amdgpu/amdgpu_cs.c	/^drm_public void amdgpu_cs_chunk_fence_info_to_data(struct amdgpu_cs_fence_info *fence_info,$/;"	f	typeref:typename:drm_public void
amdgpu_cs_chunk_fence_to_dep	amdgpu/amdgpu_cs.c	/^drm_public void amdgpu_cs_chunk_fence_to_dep(struct amdgpu_cs_fence *fence,$/;"	f	typeref:typename:drm_public void
amdgpu_cs_create_semaphore	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_create_semaphore(amdgpu_semaphore_handle *sem)$/;"	f	typeref:typename:drm_public int
amdgpu_cs_create_syncobj	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_create_syncobj(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_create_syncobj2	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_create_syncobj2(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_ctx_create	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_ctx_create(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_ctx_create2	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_ctx_create2(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_ctx_free	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_ctx_free(amdgpu_context_handle context)$/;"	f	typeref:typename:drm_public int
amdgpu_cs_ctx_override_priority	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_ctx_override_priority(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_destroy_semaphore	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_destroy_semaphore(amdgpu_semaphore_handle sem)$/;"	f	typeref:typename:drm_public int
amdgpu_cs_destroy_syncobj	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_destroy_syncobj(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_export_syncobj	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_export_syncobj(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_fence	amdgpu/amdgpu.h	/^struct amdgpu_cs_fence {$/;"	s
amdgpu_cs_fence_info	amdgpu/amdgpu.h	/^struct amdgpu_cs_fence_info {$/;"	s
amdgpu_cs_fence_to_handle	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_fence_to_handle(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_ib_info	amdgpu/amdgpu.h	/^struct amdgpu_cs_ib_info {$/;"	s
amdgpu_cs_import_syncobj	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_import_syncobj(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_query_fence_status	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_query_fence_status(struct amdgpu_cs_fence *fence,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_query_reset_state	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_query_reset_state(amdgpu_context_handle context,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_request	amdgpu/amdgpu.h	/^struct amdgpu_cs_request {$/;"	s
amdgpu_cs_reset_sem	amdgpu/amdgpu_cs.c	/^static int amdgpu_cs_reset_sem(amdgpu_semaphore_handle sem)$/;"	f	typeref:typename:int	file:
amdgpu_cs_signal_semaphore	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_signal_semaphore(amdgpu_context_handle ctx,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_submit	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_submit(amdgpu_context_handle context,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_submit_one	amdgpu/amdgpu_cs.c	/^static int amdgpu_cs_submit_one(amdgpu_context_handle context,$/;"	f	typeref:typename:int	file:
amdgpu_cs_submit_raw	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_submit_raw(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_submit_raw2	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_submit_raw2(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_export_sync_file	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_export_sync_file(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_export_sync_file2	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_export_sync_file2(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_import_sync_file	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_import_sync_file(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_import_sync_file2	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_import_sync_file2(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_query	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_query(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_reset	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_reset(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_signal	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_signal(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_timeline_signal	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_timeline_signal(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_timeline_wait	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_timeline_wait(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_transfer	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_transfer(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_syncobj_wait	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_syncobj_wait(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_unreference_sem	amdgpu/amdgpu_cs.c	/^static int amdgpu_cs_unreference_sem(amdgpu_semaphore_handle sem)$/;"	f	typeref:typename:int	file:
amdgpu_cs_uvd_create	tests/amdgpu/cs_tests.c	/^static void amdgpu_cs_uvd_create(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_uvd_decode	tests/amdgpu/cs_tests.c	/^static void amdgpu_cs_uvd_decode(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_uvd_destroy	tests/amdgpu/cs_tests.c	/^static void amdgpu_cs_uvd_destroy(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_uvd_enc_create	tests/amdgpu/uvd_enc_tests.c	/^static void amdgpu_cs_uvd_enc_create(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_uvd_enc_destroy	tests/amdgpu/uvd_enc_tests.c	/^static void amdgpu_cs_uvd_enc_destroy(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_uvd_enc_encode	tests/amdgpu/uvd_enc_tests.c	/^static void amdgpu_cs_uvd_enc_encode(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_uvd_enc_session_init	tests/amdgpu/uvd_enc_tests.c	/^static void amdgpu_cs_uvd_enc_session_init(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_config	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_config(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_create	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_create(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_destroy	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_destroy(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_encode	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_encode(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_encode_idr	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_encode_idr(struct amdgpu_vce_encode *enc)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_encode_mv	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_encode_mv(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_encode_p	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_encode_p(struct amdgpu_vce_encode *enc)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vce_mv	tests/amdgpu/vce_tests.c	/^static void amdgpu_cs_vce_mv(struct amdgpu_vce_encode *enc)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vcn_dec_create	tests/amdgpu/vcn_tests.c	/^static void amdgpu_cs_vcn_dec_create(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vcn_dec_decode	tests/amdgpu/vcn_tests.c	/^static void amdgpu_cs_vcn_dec_decode(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vcn_dec_destroy	tests/amdgpu/vcn_tests.c	/^static void amdgpu_cs_vcn_dec_destroy(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vcn_enc_create	tests/amdgpu/vcn_tests.c	/^static void amdgpu_cs_vcn_enc_create(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vcn_enc_destroy	tests/amdgpu/vcn_tests.c	/^static void amdgpu_cs_vcn_enc_destroy(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_vcn_enc_encode	tests/amdgpu/vcn_tests.c	/^static void amdgpu_cs_vcn_enc_encode(void)$/;"	f	typeref:typename:void	file:
amdgpu_cs_wait_fences	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_wait_fences(struct amdgpu_cs_fence *fences,$/;"	f	typeref:typename:drm_public int
amdgpu_cs_wait_semaphore	amdgpu/amdgpu_cs.c	/^drm_public int amdgpu_cs_wait_semaphore(amdgpu_context_handle ctx,$/;"	f	typeref:typename:drm_public int
amdgpu_deadlock_compute	tests/amdgpu/deadlock_tests.c	/^static void amdgpu_deadlock_compute(void)$/;"	f	typeref:typename:void	file:
amdgpu_deadlock_gfx	tests/amdgpu/deadlock_tests.c	/^static void amdgpu_deadlock_gfx(void)$/;"	f	typeref:typename:void	file:
amdgpu_deadlock_helper	tests/amdgpu/deadlock_tests.c	/^static void amdgpu_deadlock_helper(unsigned ip_type)$/;"	f	typeref:typename:void	file:
amdgpu_deadlock_sdma	tests/amdgpu/deadlock_tests.c	/^static void amdgpu_deadlock_sdma(void)$/;"	f	typeref:typename:void	file:
amdgpu_device	amdgpu/amdgpu_internal.h	/^struct amdgpu_device {$/;"	s
amdgpu_device_deinitialize	amdgpu/amdgpu_device.c	/^drm_public int amdgpu_device_deinitialize(amdgpu_device_handle dev)$/;"	f	typeref:typename:drm_public int
amdgpu_device_free_internal	amdgpu/amdgpu_device.c	/^static void amdgpu_device_free_internal(amdgpu_device_handle dev)$/;"	f	typeref:typename:void	file:
amdgpu_device_handle	amdgpu/amdgpu.h	/^typedef struct amdgpu_device *amdgpu_device_handle;$/;"	t	typeref:struct:amdgpu_device *
amdgpu_device_initialize	amdgpu/amdgpu_device.c	/^drm_public int amdgpu_device_initialize(int fd,$/;"	f	typeref:typename:drm_public int
amdgpu_device_reference	amdgpu/amdgpu_device.c	/^static void amdgpu_device_reference(struct amdgpu_device **dst,$/;"	f	typeref:typename:void	file:
amdgpu_disable_suites	tests/amdgpu/amdgpu_test.c	/^static void amdgpu_disable_suites()$/;"	f	typeref:typename:void	file:
amdgpu_dispatch_init	tests/amdgpu/basic_tests.c	/^static int amdgpu_dispatch_init(uint32_t *ptr, uint32_t ip_type)$/;"	f	typeref:typename:int	file:
amdgpu_dispatch_load_cs_shader	tests/amdgpu/basic_tests.c	/^static int amdgpu_dispatch_load_cs_shader(uint8_t *ptr,$/;"	f	typeref:typename:int	file:
amdgpu_dispatch_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_dispatch_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_dispatch_write2hw	tests/amdgpu/basic_tests.c	/^static int amdgpu_dispatch_write2hw(uint32_t *ptr, uint64_t shader_addr)$/;"	f	typeref:typename:int	file:
amdgpu_dispatch_write_cumask	tests/amdgpu/basic_tests.c	/^static int amdgpu_dispatch_write_cumask(uint32_t *ptr)$/;"	f	typeref:typename:int	file:
amdgpu_draw_draw	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_draw(uint32_t *ptr)$/;"	f	typeref:typename:int	file:
amdgpu_draw_init	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_init(uint32_t *ptr)$/;"	f	typeref:typename:int	file:
amdgpu_draw_load_ps_shader	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_load_ps_shader(uint8_t *ptr, int ps_type)$/;"	f	typeref:typename:int	file:
amdgpu_draw_load_vs_shader	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_load_vs_shader(uint8_t *ptr)$/;"	f	typeref:typename:int	file:
amdgpu_draw_ps_write2hw	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_ps_write2hw(uint32_t *ptr,$/;"	f	typeref:typename:int	file:
amdgpu_draw_setup_and_write_drawblt_state	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_setup_and_write_drawblt_state(uint32_t *ptr)$/;"	f	typeref:typename:int	file:
amdgpu_draw_setup_and_write_drawblt_surf_info	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_setup_and_write_drawblt_surf_info(uint32_t *ptr,$/;"	f	typeref:typename:int	file:
amdgpu_draw_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_draw_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_draw_vs_RectPosTexFast_write2hw	tests/amdgpu/basic_tests.c	/^static int amdgpu_draw_vs_RectPosTexFast_write2hw(uint32_t *ptr,$/;"	f	typeref:typename:int	file:
amdgpu_find_bo_by_cpu_mapping	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_find_bo_by_cpu_mapping(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_find_device	tests/amdgpu/amdgpu_test.c	/^static int amdgpu_find_device(uint8_t bus, uint16_t dev)$/;"	f	typeref:typename:int	file:
amdgpu_gds_resource_info	amdgpu/amdgpu.h	/^struct amdgpu_gds_resource_info {$/;"	s
amdgpu_get_auth	amdgpu/amdgpu_device.c	/^static int amdgpu_get_auth(int fd, int *auth)$/;"	f	typeref:typename:int	file:
amdgpu_get_bo_list	tests/amdgpu/amdgpu_test.h	/^amdgpu_get_bo_list(amdgpu_device_handle dev, amdgpu_bo_handle bo1,$/;"	f	typeref:typename:int
amdgpu_get_marketing_name	amdgpu/amdgpu_device.c	/^drm_public const char *amdgpu_get_marketing_name(amdgpu_device_handle dev)$/;"	f	typeref:typename:drm_public const char *
amdgpu_gpu_info	amdgpu/amdgpu.h	/^struct amdgpu_gpu_info {$/;"	s
amdgpu_gpu_va_range	amdgpu/amdgpu.h	/^enum amdgpu_gpu_va_range$/;"	g
amdgpu_gpu_va_range_general	amdgpu/amdgpu.h	/^	amdgpu_gpu_va_range_general = 0$/;"	e	enum:amdgpu_gpu_va_range
amdgpu_heap_info	amdgpu/amdgpu.h	/^struct amdgpu_heap_info {$/;"	s
amdgpu_illegal_mem_access	tests/amdgpu/deadlock_tests.c	/^static void amdgpu_illegal_mem_access()$/;"	f	typeref:typename:void	file:
amdgpu_illegal_reg_access	tests/amdgpu/deadlock_tests.c	/^static void amdgpu_illegal_reg_access()$/;"	f	typeref:typename:void	file:
amdgpu_ioctl_wait_cs	amdgpu/amdgpu_cs.c	/^static int amdgpu_ioctl_wait_cs(amdgpu_context_handle context,$/;"	f	typeref:typename:int	file:
amdgpu_ioctl_wait_fences	amdgpu/amdgpu_cs.c	/^static int amdgpu_ioctl_wait_fences(struct amdgpu_cs_fence *fences,$/;"	f	typeref:typename:int	file:
amdgpu_mem_fail_alloc	tests/amdgpu/bo_tests.c	/^static void amdgpu_mem_fail_alloc(void)$/;"	f	typeref:typename:void	file:
amdgpu_memcpy_dispatch_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_memcpy_dispatch_test(amdgpu_device_handle device_handle,$/;"	f	typeref:typename:void	file:
amdgpu_memcpy_draw	tests/amdgpu/basic_tests.c	/^static void amdgpu_memcpy_draw(amdgpu_device_handle device_handle,$/;"	f	typeref:typename:void	file:
amdgpu_memcpy_draw_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_memcpy_draw_test(amdgpu_device_handle device_handle, uint32_t ring)$/;"	f	typeref:typename:void	file:
amdgpu_memory_alloc	tests/amdgpu/bo_tests.c	/^static void amdgpu_memory_alloc(void)$/;"	f	typeref:typename:void	file:
amdgpu_memset_dispatch_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_memset_dispatch_test(amdgpu_device_handle device_handle,$/;"	f	typeref:typename:void	file:
amdgpu_memset_draw	tests/amdgpu/basic_tests.c	/^void amdgpu_memset_draw(amdgpu_device_handle device_handle,$/;"	f	typeref:typename:void
amdgpu_memset_draw_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_memset_draw_test(amdgpu_device_handle device_handle,$/;"	f	typeref:typename:void	file:
amdgpu_open_devices	tests/amdgpu/amdgpu_test.c	/^static int amdgpu_open_devices(int open_render_node)$/;"	f	typeref:typename:int	file:
amdgpu_parse_asic_ids	amdgpu/amdgpu_asic_id.c	/^void amdgpu_parse_asic_ids(struct amdgpu_device *dev)$/;"	f	typeref:typename:void
amdgpu_print_devices	tests/amdgpu/amdgpu_test.c	/^static void amdgpu_print_devices()$/;"	f	typeref:typename:void	file:
amdgpu_query_buffer_size_alignment	amdgpu/amdgpu_bo.c	/^drm_public int amdgpu_query_buffer_size_alignment(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_query_crtc_from_id	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_crtc_from_id(amdgpu_device_handle dev, unsigned id,$/;"	f	typeref:typename:drm_public int
amdgpu_query_firmware_version	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_firmware_version(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_query_gds_info	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_gds_info(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_query_gpu_info	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_gpu_info(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_query_gpu_info_init	amdgpu/amdgpu_gpu_info.c	/^drm_private int amdgpu_query_gpu_info_init(amdgpu_device_handle dev)$/;"	f	typeref:typename:drm_private int
amdgpu_query_heap_info	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_heap_info(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_query_hw_ip_count	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_hw_ip_count(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_query_hw_ip_info	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_hw_ip_info(amdgpu_device_handle dev, unsigned type,$/;"	f	typeref:typename:drm_public int
amdgpu_query_info	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_info(amdgpu_device_handle dev, unsigned info_id,$/;"	f	typeref:typename:drm_public int
amdgpu_query_info_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_query_info_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_query_sensor_info	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_query_sensor_info(amdgpu_device_handle dev, unsigned sensor_type,$/;"	f	typeref:typename:drm_public int
amdgpu_query_sw_info	amdgpu/amdgpu_device.c	/^drm_public int amdgpu_query_sw_info(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_ras_basic_test	tests/amdgpu/ras_tests.c	/^static void amdgpu_ras_basic_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_ras_block	tests/amdgpu/ras_tests.c	/^enum amdgpu_ras_block {$/;"	g	file:
amdgpu_ras_data	tests/amdgpu/ras_tests.c	/^struct amdgpu_ras_data {$/;"	s	file:
amdgpu_ras_disable_test	tests/amdgpu/ras_tests.c	/^static void amdgpu_ras_disable_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_ras_enable_test	tests/amdgpu/ras_tests.c	/^static void amdgpu_ras_enable_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_ras_error_type	tests/amdgpu/ras_tests.c	/^enum amdgpu_ras_error_type {$/;"	g	file:
amdgpu_ras_features_test	tests/amdgpu/ras_tests.c	/^static void amdgpu_ras_features_test(int enable)$/;"	f	typeref:typename:void	file:
amdgpu_ras_get_test_mask	tests/amdgpu/ras_tests.c	/^static struct ras_test_mask amdgpu_ras_get_test_mask(drmDevicePtr device)$/;"	f	typeref:struct:ras_test_mask	file:
amdgpu_ras_inject_test	tests/amdgpu/ras_tests.c	/^static void amdgpu_ras_inject_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_ras_invoke	tests/amdgpu/ras_tests.c	/^static int amdgpu_ras_invoke(struct ras_debug_if *data)$/;"	f	typeref:typename:int	file:
amdgpu_ras_is_feature_enabled	tests/amdgpu/ras_tests.c	/^static int amdgpu_ras_is_feature_enabled(enum amdgpu_ras_block block)$/;"	f	typeref:typename:int	file:
amdgpu_ras_is_feature_supported	tests/amdgpu/ras_tests.c	/^static int amdgpu_ras_is_feature_supported(enum amdgpu_ras_block block)$/;"	f	typeref:typename:int	file:
amdgpu_ras_lookup_capability	tests/amdgpu/ras_tests.c	/^static uint32_t amdgpu_ras_lookup_capability(amdgpu_device_handle device_handle)$/;"	f	typeref:typename:uint32_t	file:
amdgpu_ras_lookup_id	tests/amdgpu/ras_tests.c	/^static int amdgpu_ras_lookup_id(drmDevicePtr device)$/;"	f	typeref:typename:int	file:
amdgpu_ras_query_err_count	tests/amdgpu/ras_tests.c	/^static int amdgpu_ras_query_err_count(enum amdgpu_ras_block block,$/;"	f	typeref:typename:int	file:
amdgpu_ras_query_test	tests/amdgpu/ras_tests.c	/^static void amdgpu_ras_query_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_read_mm_registers	amdgpu/amdgpu_gpu_info.c	/^drm_public int amdgpu_read_mm_registers(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_semaphore	amdgpu/amdgpu_internal.h	/^struct amdgpu_semaphore {$/;"	s
amdgpu_semaphore_handle	amdgpu/amdgpu.h	/^typedef struct amdgpu_semaphore *amdgpu_semaphore_handle;$/;"	t	typeref:struct:amdgpu_semaphore *
amdgpu_semaphore_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_semaphore_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_set_suite_active	tests/amdgpu/amdgpu_test.h	/^static inline CU_ErrorCode amdgpu_set_suite_active(const char *suite_name,$/;"	f	typeref:typename:CU_ErrorCode
amdgpu_set_test_active	tests/amdgpu/amdgpu_test.h	/^static inline CU_ErrorCode amdgpu_set_test_active(const char *suite_name,$/;"	f	typeref:typename:CU_ErrorCode
amdgpu_sw_info	amdgpu/amdgpu.h	/^enum amdgpu_sw_info {$/;"	g
amdgpu_sw_info_address32_hi	amdgpu/amdgpu.h	/^	amdgpu_sw_info_address32_hi = 0,$/;"	e	enum:amdgpu_sw_info
amdgpu_sync_dependency_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_sync_dependency_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_syncobj_timeline_test	tests/amdgpu/syncobj_tests.c	/^static void amdgpu_syncobj_timeline_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_test_exec_cs_helper	tests/amdgpu/basic_tests.c	/^static void amdgpu_test_exec_cs_helper(amdgpu_context_handle context_handle,$/;"	f	typeref:typename:void	file:
amdgpu_userptr_test	tests/amdgpu/basic_tests.c	/^static void amdgpu_userptr_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_uvd_enc	tests/amdgpu/uvd_enc_tests.c	/^struct amdgpu_uvd_enc {$/;"	s	file:
amdgpu_uvd_enc_bo	tests/amdgpu/uvd_enc_tests.c	/^struct amdgpu_uvd_enc_bo {$/;"	s	file:
amdgpu_va	amdgpu/amdgpu_internal.h	/^struct amdgpu_va {$/;"	s
amdgpu_va_handle	amdgpu/amdgpu.h	/^typedef struct amdgpu_va *amdgpu_va_handle;$/;"	t	typeref:struct:amdgpu_va *
amdgpu_va_range_alloc	amdgpu/amdgpu_vamgr.c	/^drm_public int amdgpu_va_range_alloc(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_va_range_free	amdgpu/amdgpu_vamgr.c	/^drm_public int amdgpu_va_range_free(amdgpu_va_handle va_range_handle)$/;"	f	typeref:typename:drm_public int
amdgpu_va_range_query	amdgpu/amdgpu_vamgr.c	/^drm_public int amdgpu_va_range_query(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_vamgr_deinit	amdgpu/amdgpu_vamgr.c	/^drm_private void amdgpu_vamgr_deinit(struct amdgpu_bo_va_mgr *mgr)$/;"	f	typeref:typename:drm_private void
amdgpu_vamgr_find_va	amdgpu/amdgpu_vamgr.c	/^amdgpu_vamgr_find_va(struct amdgpu_bo_va_mgr *mgr, uint64_t size,$/;"	f	typeref:typename:drm_private uint64_t	file:
amdgpu_vamgr_free_va	amdgpu/amdgpu_vamgr.c	/^amdgpu_vamgr_free_va(struct amdgpu_bo_va_mgr *mgr, uint64_t va, uint64_t size)$/;"	f	typeref:typename:drm_private void	file:
amdgpu_vamgr_init	amdgpu/amdgpu_vamgr.c	/^drm_private void amdgpu_vamgr_init(struct amdgpu_bo_va_mgr *mgr, uint64_t start,$/;"	f	typeref:typename:drm_private void
amdgpu_vce_bo	tests/amdgpu/vce_tests.c	/^struct amdgpu_vce_bo {$/;"	s	file:
amdgpu_vce_encode	tests/amdgpu/vce_tests.c	/^struct amdgpu_vce_encode {$/;"	s	file:
amdgpu_vcn_bo	tests/amdgpu/vcn_tests.c	/^struct amdgpu_vcn_bo {$/;"	s	file:
amdgpu_vcn_reg	tests/amdgpu/vcn_tests.c	/^struct amdgpu_vcn_reg {$/;"	s	file:
amdgpu_vm_mapping_test	tests/amdgpu/vm_tests.c	/^static void amdgpu_vm_mapping_test(void)$/;"	f	typeref:typename:void	file:
amdgpu_vm_reserve_vmid	amdgpu/amdgpu_vm.c	/^drm_public int amdgpu_vm_reserve_vmid(amdgpu_device_handle dev, uint32_t flags)$/;"	f	typeref:typename:drm_public int
amdgpu_vm_unaligned_map	tests/amdgpu/vm_tests.c	/^static void amdgpu_vm_unaligned_map(void)$/;"	f	typeref:typename:void	file:
amdgpu_vm_unreserve_vmid	amdgpu/amdgpu_vm.c	/^drm_public int amdgpu_vm_unreserve_vmid(amdgpu_device_handle dev,$/;"	f	typeref:typename:drm_public int
amdgpu_vmid_reserve_test	tests/amdgpu/vm_tests.c	/^static void amdgpu_vmid_reserve_test(void)$/;"	f	typeref:typename:void	file:
aper_available_size	include/drm/i915_drm.h	/^	__u64 aper_available_size;$/;"	m	struct:drm_i915_gem_get_aperture	typeref:typename:__u64
aper_size	include/drm/i915_drm.h	/^	__u64 aper_size;$/;"	m	struct:drm_i915_gem_get_aperture	typeref:typename:__u64
aperture_base	include/drm/drm.h	/^	unsigned long aperture_base;	\/* physical address *\/$/;"	m	struct:drm_agp_info	typeref:typename:unsigned long
aperture_size	include/drm/drm.h	/^	unsigned long aperture_size;	\/* bytes *\/$/;"	m	struct:drm_agp_info	typeref:typename:unsigned long
append_bo	etnaviv/etnaviv_cmd_stream.c	/^static uint32_t append_bo(struct etna_cmd_stream *stream, struct etna_bo *bo)$/;"	f	typeref:typename:uint32_t	file:
append_bo	freedreno/msm/msm_ringbuffer.c	/^static uint32_t append_bo(struct fd_ringbuffer *ring, struct fd_bo *bo)$/;"	f	typeref:typename:uint32_t	file:
arg	tests/modetest/cursor.c	/^	int arg;$/;"	m	struct:cursor_step	typeref:typename:int	file:
args	tests/modeprint/modeprint.c	/^static void args(int argc, char **argv)$/;"	f	typeref:typename:void	file:
arm_mode_value_table	xf86drm.c	/^static const struct drmFormatVendorModifierInfo arm_mode_value_table[] = {$/;"	v	typeref:typename:const struct drmFormatVendorModifierInfo[]	file:
array	radeon/bof.h	/^	struct bof	**array;$/;"	m	struct:bof	typeref:struct:bof **
array_size	include/drm/virtgpu_drm.h	/^	__u32 array_size;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
array_size	include/drm/vmwgfx_drm.h	/^	__u32 array_size;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
array_size	radeon/bof.h	/^	uint32_t	array_size;$/;"	m	struct:bof	typeref:typename:uint32_t
array_size	radeon/radeon_surface.h	/^    uint32_t                    array_size;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
asic_id	amdgpu/amdgpu.h	/^	uint32_t asic_id;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
async	exynos/exynos_drm.h	/^	__u64					async;$/;"	m	struct:drm_exynos_g2d_exec	typeref:typename:__u64
atomic	xf86atomic.h	/^	AO_t atomic;$/;"	m	struct:__anon5367d4040208	typeref:typename:AO_t
atomic	xf86atomic.h	/^	LIBDRM_ATOMIC_TYPE atomic;$/;"	m	struct:__anon5367d4040308	typeref:typename:LIBDRM_ATOMIC_TYPE
atomic	xf86atomic.h	/^	int atomic;$/;"	m	struct:__anon5367d4040108	typeref:typename:int
atomic_add	xf86atomic.h	/^#define atomic_add(/;"	d
atomic_add_unless	xf86atomic.h	/^static inline int atomic_add_unless(atomic_t *v, int add, int unless)$/;"	f	typeref:typename:int
atomic_clear_FB	tests/modetest/modetest.c	/^static void atomic_clear_FB(struct device *dev, struct plane_arg *p,$/;"	f	typeref:typename:void	file:
atomic_clear_mode	tests/modetest/modetest.c	/^static void atomic_clear_mode(struct device *dev, struct pipe_arg *pipes,$/;"	f	typeref:typename:void	file:
atomic_clear_planes	tests/modetest/modetest.c	/^static void atomic_clear_planes(struct device *dev, struct plane_arg *p,$/;"	f	typeref:typename:void	file:
atomic_cmpxchg	xf86atomic.h	/^#define atomic_cmpxchg(/;"	d
atomic_dec	xf86atomic.h	/^#define atomic_dec(/;"	d
atomic_dec_and_test	xf86atomic.h	/^#define atomic_dec_and_test(/;"	d
atomic_inc	xf86atomic.h	/^#define atomic_inc(/;"	d
atomic_inc_return	xf86atomic.h	/^#define atomic_inc_return(/;"	d
atomic_read	xf86atomic.h	/^#define atomic_read(/;"	d
atomic_set	xf86atomic.h	/^#define atomic_set(/;"	d
atomic_set_plane	tests/modetest/modetest.c	/^static int atomic_set_plane(struct device *dev, struct plane_arg *p,$/;"	f	typeref:typename:int	file:
atomic_set_planes	tests/modetest/modetest.c	/^static void atomic_set_planes(struct device *dev, struct plane_arg *p,$/;"	f	typeref:typename:void	file:
atomic_t	xf86atomic.h	/^} atomic_t;$/;"	t	typeref:struct:__anon5367d4040108
atomic_t	xf86atomic.h	/^} atomic_t;$/;"	t	typeref:struct:__anon5367d4040208
atomic_t	xf86atomic.h	/^} atomic_t;$/;"	t	typeref:struct:__anon5367d4040308
atomic_test_page_flip	tests/modetest/modetest.c	/^static void atomic_test_page_flip(struct device *dev,$/;"	f	typeref:typename:void	file:
aub_dump_bmp_format	intel/intel_bufmgr.h	/^enum aub_dump_bmp_format {$/;"	g
aub_state_struct_type	intel/intel_aub.h	/^enum aub_state_struct_type {$/;"	g
auth	include/drm/drm.h	/^	int auth;		\/**< Is client authenticated? *\/$/;"	m	struct:drm_client	typeref:typename:int
autogen_filter	include/drm/vmwgfx_drm.h	/^	__u32 autogen_filter;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
avail_quad_shader_pipes	amdgpu/amdgpu.h	/^	uint32_t avail_quad_shader_pipes;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
available_fences	intel/intel_bufmgr_gem.c	/^	int available_fences;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
available_nodes	xf86drm.h	/^	int available_nodes; \/* DRM_NODE_* bitmask *\/$/;"	m	struct:_drmDevice	typeref:typename:int
available_rings	include/drm/amdgpu_drm.h	/^	__u32  available_rings;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u32
avc_decode_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t avc_decode_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
b	tests/modeset-atomic/modeset-atomic.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_output	typeref:typename:uint8_t	file:
b	tests/modeset-showimg/modeset-showimg.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_output	typeref:typename:uint8_t	file:
b	tests/modeset-vsync/modeset-vsync.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_dev	typeref:typename:uint8_t	file:
b_up	tests/modeset-atomic/modeset-atomic.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
b_up	tests/modeset-showimg/modeset-showimg.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
b_up	tests/modeset-vsync/modeset-vsync.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_dev	typeref:typename:bool	file:
back	tests/modeset-vsync-1/modeset-vsync-1.c	/^	struct dumb_framebuffer *back;$/;"	m	struct:connector	typeref:struct:dumb_framebuffer *	file:
back_bo_handle	include/drm/i915_drm.h	/^	__u32 back_bo_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
back_handle	include/drm/i915_drm.h	/^	drm_handle_t back_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:drm_handle_t
back_offset	include/drm/i915_drm.h	/^	int back_offset;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
back_offset	include/drm/i915_drm.h	/^	unsigned int back_offset;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
back_offset	include/drm/mach64_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
back_offset	include/drm/mga_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
back_offset	include/drm/r128_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
back_offset	include/drm/radeon_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
back_offset	include/drm/savage_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
back_pitch	include/drm/i915_drm.h	/^	unsigned int back_pitch;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
back_pitch	include/drm/mach64_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
back_pitch	include/drm/mga_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
back_pitch	include/drm/r128_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
back_pitch	include/drm/radeon_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
back_pitch	include/drm/savage_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
back_size	include/drm/i915_drm.h	/^	int back_size;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
back_tiled	include/drm/i915_drm.h	/^	unsigned int back_tiled;$/;"	m	struct:_drm_i915_sarea	typeref:typename:unsigned int
backend_disable	amdgpu/amdgpu.h	/^	uint32_t backend_disable[4];$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t[4]
backing_store	intel/intel_bufmgr_fake.c	/^	void *backing_store;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:void *	file:
backup_size	include/drm/vmwgfx_drm.h	/^	__u32 backup_size;$/;"	m	struct:drm_vmw_gb_surface_create_rep	typeref:typename:__u32
bad_access_helper	tests/amdgpu/deadlock_tests.c	/^static void bad_access_helper(int reg_access)$/;"	f	typeref:typename:void	file:
bankh	radeon/radeon_surface.h	/^    uint32_t                    bankh;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
bankw	radeon/radeon_surface.h	/^    uint32_t                    bankw;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
base	android/gralloc_handle.h	/^	native_handle_t base;$/;"	m	struct:gralloc_handle_t	typeref:typename:native_handle_t
base	etnaviv/etnaviv_priv.h	/^	struct etna_cmd_stream base;$/;"	m	struct:etna_cmd_stream_priv	typeref:struct:etna_cmd_stream
base	exynos/exynos_drm.h	/^	struct drm_event	base;$/;"	m	struct:drm_exynos_g2d_event	typeref:struct:drm_event
base	exynos/exynos_drmif.h	/^	drmEventContext base;$/;"	m	struct:exynos_event_context	typeref:typename:drmEventContext
base	freedreno/kgsl/kgsl_priv.h	/^	struct fd_bo base;$/;"	m	struct:kgsl_bo	typeref:struct:fd_bo
base	freedreno/kgsl/kgsl_priv.h	/^	struct fd_device base;$/;"	m	struct:kgsl_device	typeref:struct:fd_device
base	freedreno/kgsl/kgsl_priv.h	/^	struct fd_pipe base;$/;"	m	struct:kgsl_pipe	typeref:struct:fd_pipe
base	freedreno/kgsl/kgsl_ringbuffer.c	/^	struct fd_ringbuffer base;$/;"	m	struct:kgsl_ringbuffer	typeref:struct:fd_ringbuffer	file:
base	freedreno/msm/msm_priv.h	/^	struct fd_bo base;$/;"	m	struct:msm_bo	typeref:struct:fd_bo
base	freedreno/msm/msm_priv.h	/^	struct fd_device base;$/;"	m	struct:msm_device	typeref:struct:fd_device
base	freedreno/msm/msm_priv.h	/^	struct fd_pipe base;$/;"	m	struct:msm_pipe	typeref:struct:fd_pipe
base	freedreno/msm/msm_ringbuffer.c	/^	struct fd_ringbuffer base;$/;"	m	struct:msm_ringbuffer	typeref:struct:fd_ringbuffer	file:
base	include/drm/drm.h	/^	struct drm_event	base;$/;"	m	struct:drm_event_crtc_sequence	typeref:struct:drm_event
base	include/drm/drm.h	/^	struct drm_event base;$/;"	m	struct:drm_event_vblank	typeref:struct:drm_event
base	include/drm/i915_drm.h	/^	struct i915_user_extension base;$/;"	m	struct:drm_i915_gem_context_create_ext_setparam	typeref:struct:i915_user_extension
base	include/drm/vmwgfx_drm.h	/^	struct drm_event base;$/;"	m	struct:drm_vmw_event_fence	typeref:struct:drm_event
base	libkms/dumb.c	/^	struct kms_bo base;$/;"	m	struct:dumb_bo	typeref:struct:kms_bo	file:
base	libkms/exynos.c	/^	struct kms_bo base;$/;"	m	struct:exynos_bo	typeref:struct:kms_bo	file:
base	libkms/intel.c	/^	struct kms_bo base;$/;"	m	struct:intel_bo	typeref:struct:kms_bo	file:
base	libkms/nouveau.c	/^	struct kms_bo base;$/;"	m	struct:nouveau_bo	typeref:struct:kms_bo	file:
base	libkms/radeon.c	/^	struct kms_bo base;$/;"	m	struct:radeon_bo	typeref:struct:kms_bo	file:
base	libkms/vmwgfx.c	/^	struct kms_bo base;$/;"	m	struct:vmwgfx_bo	typeref:struct:kms_bo	file:
base	nouveau/bufctx.c	/^	struct nouveau_bufctx base;$/;"	m	struct:nouveau_bufctx_priv	typeref:struct:nouveau_bufctx	file:
base	nouveau/bufctx.c	/^	struct nouveau_bufref base;$/;"	m	struct:nouveau_bufref_priv	typeref:struct:nouveau_bufref	file:
base	nouveau/nouveau.h	/^		struct nouveau_fifo base;$/;"	m	struct:nve0_fifo::__anon20276d900408	typeref:struct:nouveau_fifo
base	nouveau/nouveau.h	/^	struct nouveau_fifo base;$/;"	m	struct:nv04_fifo	typeref:struct:nouveau_fifo
base	nouveau/nouveau.h	/^	struct nouveau_fifo base;$/;"	m	struct:nvc0_fifo	typeref:struct:nouveau_fifo
base	nouveau/private.h	/^	struct nouveau_bo base;$/;"	m	struct:nouveau_bo_priv	typeref:struct:nouveau_bo
base	nouveau/private.h	/^	struct nouveau_client base;$/;"	m	struct:nouveau_client_priv	typeref:struct:nouveau_client
base	nouveau/private.h	/^	struct nouveau_device base;$/;"	m	struct:nouveau_device_priv	typeref:struct:nouveau_device
base	nouveau/pushbuf.c	/^	struct nouveau_pushbuf base;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf	file:
base	radeon/radeon_bo_gem.c	/^    struct radeon_bo_int    base;$/;"	m	struct:radeon_bo_gem	typeref:struct:radeon_bo_int	file:
base	radeon/radeon_bo_gem.c	/^    struct radeon_bo_manager    base;$/;"	m	struct:bo_manager_gem	typeref:struct:radeon_bo_manager	file:
base	radeon/radeon_cs_gem.c	/^    struct radeon_cs_int        base;$/;"	m	struct:cs_gem	typeref:struct:radeon_cs_int	file:
base	radeon/radeon_cs_gem.c	/^    struct radeon_cs_manager    base;$/;"	m	struct:radeon_cs_manager_gem	typeref:struct:radeon_cs_manager	file:
base_count	intel/intel_decode.c	/^	uint32_t base_count;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
base_data	intel/intel_decode.c	/^	uint32_t *base_data;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t *	file:
base_hw_offset	intel/intel_decode.c	/^	uint32_t base_hw_offset;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
base_size	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_size base_size;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:struct:drm_vmw_size
basic_hex_640_480_abgr_888	tests/image/abgr888_640x480.h	/^const uint32_t basic_hex_640_480_abgr_888[] =$/;"	v	typeref:typename:const uint32_t[]
basic_hex_640_480_abgr_888_size	tests/image/abgr888_640x480.h	/^uint32_t basic_hex_640_480_abgr_888_size =$/;"	v	typeref:typename:uint32_t
basic_mask	tests/amdgpu/ras_tests.c	/^	uint32_t basic_mask;$/;"	m	struct:ras_test_mask	typeref:typename:uint32_t	file:
basic_tests	tests/amdgpu/basic_tests.c	/^CU_TestInfo basic_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
basic_yuv420_p2_nv12_8bit_640_480	tests/image/yuv420_p2_8_640_480.h	/^const uint32_t basic_yuv420_p2_nv12_8bit_640_480[] = {$/;"	v	typeref:typename:const uint32_t[]
basic_yuv420_p2_nv12_8bit_640_480_size	tests/image/yuv420_p2_8_640_480.h	/^uint32_t basic_yuv420_p2_nv12_8bit_640_480_size =$/;"	v	typeref:typename:uint32_t
batch_active	include/drm/i915_drm.h	/^	__u32 batch_active;$/;"	m	struct:drm_i915_reset_stats	typeref:typename:__u32
batch_len	include/drm/i915_drm.h	/^	__u32 batch_len;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u32
batch_len	include/drm/i915_drm.h	/^	__u32 batch_len;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u32
batch_pending	include/drm/i915_drm.h	/^	__u32 batch_pending;$/;"	m	struct:drm_i915_reset_stats	typeref:typename:__u32
batch_start_offset	include/drm/i915_drm.h	/^	__u32 batch_start_offset;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u32
batch_start_offset	include/drm/i915_drm.h	/^	__u32 batch_start_offset;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u32
bci_threshold_hi	include/drm/savage_drm.h	/^	unsigned int bci_threshold_lo, bci_threshold_hi;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
bci_threshold_lo	include/drm/savage_drm.h	/^	unsigned int bci_threshold_lo, bci_threshold_hi;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
bctx_list	nouveau/pushbuf.c	/^	struct nouveau_list bctx_list;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_list	file:
benchmarkBuffer	tests/ttmtest/src/ttmtest.c	/^benchmarkBuffer(TinyDRIContext * ctx, unsigned long size,$/;"	f	typeref:typename:int	file:
bgn	nouveau/pushbuf.c	/^	uint32_t *bgn;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:uint32_t *	file:
bin_cl	include/drm/vc4_drm.h	/^	__u64 bin_cl;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u64
bin_cl_size	include/drm/vc4_drm.h	/^	__u32 bin_cl_size;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
bind	include/drm/virtgpu_drm.h	/^	__u32 bind;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
bins	nouveau/bufctx.c	/^	struct nouveau_bufbin_priv bins[];$/;"	m	struct:nouveau_bufctx_priv	typeref:struct:nouveau_bufbin_priv[]	file:
bit_name_fn	tests/modetest/modetest.c	/^#define bit_name_fn(/;"	d	file:
bit_name_fn	tests/modetest/modetest.c	/^static bit_name_fn(mode_flag)$/;"	f	file:
bits	include/drm/vc4_drm.h	/^	__u16 bits;$/;"	m	struct:drm_vc4_submit_rcl_surface	typeref:typename:__u16
blk_d	radeon/radeon_surface.h	/^    uint32_t                    blk_d;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
blk_h	radeon/radeon_surface.h	/^    uint32_t                    blk_h;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
blk_w	radeon/radeon_surface.h	/^    uint32_t                    blk_w;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
blob_id	include/drm/drm_mode.h	/^	__u32 blob_id;$/;"	m	struct:drm_mode_create_blob	typeref:typename:__u32
blob_id	include/drm/drm_mode.h	/^	__u32 blob_id;$/;"	m	struct:drm_mode_destroy_blob	typeref:typename:__u32
blob_id	include/drm/drm_mode.h	/^	__u32 blob_id;$/;"	m	struct:drm_mode_get_blob	typeref:typename:__u32
blob_ids	xf86drmMode.h	/^	uint32_t *blob_ids; \/* store the blob IDs *\/$/;"	m	struct:_drmModeProperty	typeref:typename:uint32_t *
block	intel/intel_bufmgr_fake.c	/^	struct block *block;$/;"	m	struct:_drm_intel_bo_fake	typeref:struct:block *	file:
block	intel/intel_bufmgr_fake.c	/^struct block {$/;"	s	file:
block	tests/amdgpu/ras_tests.c	/^	enum amdgpu_ras_block block;$/;"	m	struct:ras_common_if	typeref:enum:amdgpu_ras_block	file:
bloom_bv	intel/uthash.h	/^   uint8_t *bloom_bv;$/;"	m	struct:UT_hash_table	typeref:typename:uint8_t *
bloom_nbits	intel/uthash.h	/^   uint8_t bloom_nbits;$/;"	m	struct:UT_hash_table	typeref:typename:uint8_t
bloom_sig	intel/uthash.h	/^   uint32_t bloom_sig; \/* used only to test bloom exists in external analysis *\/$/;"	m	struct:UT_hash_table	typeref:typename:uint32_t
blue	include/drm/drm_mode.h	/^	__u16 blue;$/;"	m	struct:drm_color_lut	typeref:typename:__u16
blue	include/drm/drm_mode.h	/^	__u64 blue;$/;"	m	struct:drm_mode_crtc_lut	typeref:typename:__u64
blue	include/drm/radeon_drm.h	/^	unsigned int blue;$/;"	m	struct:__anona03735db1308	typeref:typename:unsigned int
blue	tests/util/format.h	/^	struct util_color_component blue;$/;"	m	struct:util_rgb_info	typeref:struct:util_color_component
blue_mask	tests/etnaviv/write_bmp.c	/^	unsigned int blue_mask;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
bmError	tests/ttmtest/src/ttmtest.c	/^bmError(int val, const char *file, const char *function, int line)$/;"	f	typeref:typename:void
bmp_dump32	tests/etnaviv/write_bmp.c	/^bmp_dump32(char *buffer, unsigned width, unsigned height, bool bgra, const char *filename)$/;"	f	typeref:typename:void
bmp_dump32_ex	tests/etnaviv/write_bmp.c	/^bmp_dump32_ex(char *buffer, unsigned width, unsigned height, bool flip, bool bgra, bool alpha, c/;"	f	typeref:typename:void
bmp_dump32_noflip	tests/etnaviv/write_bmp.c	/^bmp_dump32_noflip(char *buffer, unsigned width, unsigned height, bool bgra, const char *filename/;"	f	typeref:typename:void
bmp_header	tests/etnaviv/write_bmp.c	/^struct bmp_header {$/;"	s	file:
bmp_header_write	tests/etnaviv/write_bmp.c	/^bmp_header_write(int fd, int width, int height, int bgra, int noflip, int alpha)$/;"	f	typeref:typename:void	file:
bo	etnaviv/etnaviv_drmif.h	/^	struct etna_bo *bo;$/;"	m	struct:etna_perf	typeref:struct:etna_bo *
bo	etnaviv/etnaviv_drmif.h	/^	struct etna_bo *bo;$/;"	m	struct:etna_reloc	typeref:struct:etna_bo *
bo	exynos/exynos_fimg2d.h	/^	unsigned int			bo[G2D_PLANE_MAX_NR];$/;"	m	struct:g2d_image	typeref:typename:unsigned int[]
bo	freedreno/freedreno_ringbuffer.h	/^	struct fd_bo *bo;$/;"	m	struct:fd_reloc	typeref:struct:fd_bo *
bo	freedreno/kgsl/kgsl_ringbuffer.c	/^	struct kgsl_rb_bo *bo;$/;"	m	struct:kgsl_ringbuffer	typeref:struct:kgsl_rb_bo *	file:
bo	include/drm/vc4_drm.h	/^	__u64 bo;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u64
bo	intel/intel_bufmgr_fake.c	/^	drm_intel_bo *bo;$/;"	m	struct:block	typeref:typename:drm_intel_bo *	file:
bo	intel/intel_bufmgr_fake.c	/^	drm_intel_bo bo;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:drm_intel_bo	file:
bo	intel/intel_bufmgr_gem.c	/^	drm_intel_bo *bo;$/;"	m	struct:_drm_intel_reloc_target_info	typeref:typename:drm_intel_bo *	file:
bo	intel/intel_bufmgr_gem.c	/^	drm_intel_bo bo;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:drm_intel_bo	file:
bo	nouveau/nouveau.h	/^	struct nouveau_bo *bo;$/;"	m	struct:nouveau_bufref	typeref:struct:nouveau_bo *
bo	nouveau/nouveau.h	/^	struct nouveau_bo *bo;$/;"	m	struct:nouveau_pushbuf_refn	typeref:struct:nouveau_bo *
bo	nouveau/pushbuf.c	/^	struct nouveau_bo *bo;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_bo *	file:
bo	radeon/radeon_cs.h	/^    struct radeon_bo    *bo;$/;"	m	struct:radeon_cs_reloc	typeref:struct:radeon_bo *
bo	radeon/radeon_cs_int.h	/^    struct radeon_bo_int *bo;$/;"	m	struct:radeon_cs_space_check	typeref:struct:radeon_bo_int *
bo	tests/modetest/buffers.c	/^struct bo$/;"	s	file:
bo	tests/modetest/modetest.c	/^		struct bo *bo;$/;"	m	struct:device::__anon89ebcaf10108	typeref:struct:bo *	file:
bo	tests/modetest/modetest.c	/^	struct bo *bo;$/;"	m	struct:plane_arg	typeref:struct:bo *	file:
bo2idx	etnaviv/etnaviv_cmd_stream.c	/^static uint32_t bo2idx(struct etna_cmd_stream *stream, struct etna_bo *bo,$/;"	f	typeref:typename:uint32_t	file:
bo2idx	freedreno/msm/msm_ringbuffer.c	/^static uint32_t bo2idx(struct fd_ringbuffer *ring, struct fd_bo *bo, uint32_t flags)$/;"	f	typeref:typename:uint32_t	file:
bo_alignment	radeon/radeon_surface.h	/^    uint64_t                    bo_alignment;$/;"	m	struct:radeon_surface	typeref:typename:uint64_t
bo_alloc	freedreno/kgsl/kgsl_bo.c	/^static int bo_alloc(struct kgsl_bo *kgsl_bo)$/;"	f	typeref:typename:int	file:
bo_alloc	intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc) (drm_intel_bufmgr *bufmgr, const char *name,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:drm_intel_bo * (*)(drm_intel_bufmgr * bufmgr,const char * name,unsigned long size,unsigned int alignment)
bo_alloc_for_render	intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc_for_render) (drm_intel_bufmgr *bufmgr,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:drm_intel_bo * (*)(drm_intel_bufmgr * bufmgr,const char * name,unsigned long size,unsigned int alignment)
bo_alloc_tiled	intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc_tiled) (drm_intel_bufmgr *bufmgr,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:drm_intel_bo * (*)(drm_intel_bufmgr * bufmgr,const char * name,int x,int y,int cpp,uint32_t * tiling_mode,unsigned long * pitch,unsigned long flags)
bo_alloc_userptr	intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc_userptr)(drm_intel_bufmgr *bufmgr,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:drm_intel_bo * (*)(drm_intel_bufmgr * bufmgr,const char * name,void * addr,uint32_t tiling_mode,uint32_t stride,unsigned long size,unsigned long flags)
bo_allocate	freedreno/msm/msm_bo.c	/^static int bo_allocate(struct msm_bo *msm_bo)$/;"	f	typeref:typename:int	file:
bo_busy	intel/intel_bufmgr_priv.h	/^	int (*bo_busy) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo)
bo_cache	etnaviv/etnaviv_priv.h	/^	struct etna_bo_cache bo_cache;$/;"	m	struct:etna_device	typeref:struct:etna_bo_cache
bo_cache	freedreno/freedreno_priv.h	/^	struct fd_bo_cache bo_cache;$/;"	m	struct:fd_device	typeref:struct:fd_bo_cache
bo_count	include/drm/vc4_drm.h	/^	__u32 bo_count;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
bo_count	radeon/radeon_cs_int.h	/^    int                         bo_count;$/;"	m	struct:radeon_cs_int	typeref:typename:int
bo_create	libkms/internal.h	/^	int (*bo_create)(struct kms_driver *kms,$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_driver * kms,unsigned width,unsigned height,enum kms_bo_type type,const unsigned * attr,struct kms_bo ** out)
bo_create	tests/modetest/buffers.c	/^bo_create(int fd, unsigned int format,$/;"	f	typeref:struct:bo *
bo_create_dumb	tests/modetest/buffers.c	/^bo_create_dumb(int fd, unsigned int width, unsigned int height, unsigned int bpp)$/;"	f	typeref:struct:bo *	file:
bo_del	etnaviv/etnaviv_bo.c	/^drm_private void bo_del(struct etna_bo *bo)$/;"	f	typeref:typename:drm_private void
bo_del	freedreno/freedreno_bo.c	/^drm_private void bo_del(struct fd_bo *bo)$/;"	f	typeref:typename:drm_private void
bo_destroy	libkms/internal.h	/^	int (*bo_destroy)(struct kms_bo *bo);$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_bo * bo)
bo_destroy	tests/modetest/buffers.c	/^void bo_destroy(struct bo *bo)$/;"	f	typeref:typename:void
bo_disable_reuse	intel/intel_bufmgr_priv.h	/^	int (*bo_disable_reuse) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo)
bo_dump	tests/modetest/buffers.c	/^void bo_dump(struct bo *bo, const char *filename)$/;"	f	typeref:typename:void
bo_emit_reloc	intel/intel_bufmgr_priv.h	/^	int (*bo_emit_reloc) (drm_intel_bo *bo, uint32_t offset,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint32_t offset,drm_intel_bo * target_bo,uint32_t target_offset,uint32_t read_domains,uint32_t write_domain)
bo_emit_reloc_fence	intel/intel_bufmgr_priv.h	/^	int (*bo_emit_reloc_fence)(drm_intel_bo *bo, uint32_t offset,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint32_t offset,drm_intel_bo * target_bo,uint32_t target_offset,uint32_t read_domains,uint32_t write_domain)
bo_exec	intel/intel_bufmgr_priv.h	/^	int (*bo_exec) (drm_intel_bo *bo, int used,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,int used,drm_clip_rect_t * cliprects,int num_cliprects,int DR4)
bo_fb_create	tests/modetest/modetest.c	/^static int bo_fb_create(int fd, unsigned int fourcc, const uint32_t w,$/;"	f	typeref:typename:int	file:
bo_flink	intel/intel_bufmgr_priv.h	/^	int (*bo_flink) (drm_intel_bo *bo, uint32_t * name);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint32_t * name)
bo_flink_names	amdgpu/amdgpu_internal.h	/^	struct handle_table bo_flink_names;$/;"	m	struct:amdgpu_device	typeref:struct:handle_table
bo_from_handle	etnaviv/etnaviv_bo.c	/^static struct etna_bo *bo_from_handle(struct etna_device *dev,$/;"	f	typeref:struct:etna_bo *	file:
bo_from_handle	freedreno/freedreno_bo.c	/^static struct fd_bo * bo_from_handle(struct fd_device *dev,$/;"	f	typeref:struct:fd_bo *	file:
bo_from_handle	freedreno/freedreno_priv.h	/^	struct fd_bo * (*bo_from_handle)(struct fd_device *dev,$/;"	m	struct:fd_device_funcs	typeref:struct:fd_bo * (*)(struct fd_device * dev,uint32_t size,uint32_t handle)
bo_from_handle	omap/omap_drm.c	/^static struct omap_bo * bo_from_handle(struct omap_device *dev,$/;"	f	typeref:struct:omap_bo *	file:
bo_gem_funcs	radeon/radeon_bo_gem.c	/^static const struct radeon_bo_funcs bo_gem_funcs = {$/;"	v	typeref:typename:const struct radeon_bo_funcs	file:
bo_get_prop	libkms/internal.h	/^	int (*bo_get_prop)(struct kms_bo *bo, const unsigned key,$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_bo * bo,const unsigned key,unsigned * out)
bo_get_subdata	intel/intel_bufmgr_priv.h	/^	int (*bo_get_subdata) (drm_intel_bo *bo, unsigned long offset,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,unsigned long offset,unsigned long size,void * data)
bo_get_tiling	intel/intel_bufmgr_priv.h	/^	int (*bo_get_tiling) (drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint32_t * tiling_mode,uint32_t * swizzle_mode)
bo_get_tiling	radeon/radeon_bo_gem.c	/^static int bo_get_tiling(struct radeon_bo_int *boi, uint32_t *tiling_flags,$/;"	f	typeref:typename:int	file:
bo_get_tiling	radeon/radeon_bo_int.h	/^    int (*bo_get_tiling)(struct radeon_bo_int *bo, uint32_t *tiling_flags,$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo,uint32_t * tiling_flags,uint32_t * pitch)
bo_handle	include/drm/amdgpu_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_amdgpu_bo_list_entry	typeref:typename:__u32
bo_handle	include/drm/i915_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_i915_gem_wait	typeref:typename:__u32
bo_handle	include/drm/i915_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u32
bo_handle	include/drm/virtgpu_drm.h	/^	__u32 bo_handle; \/* if this is set - recreate a new resource attached to this bo ? *\/$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
bo_handle	include/drm/virtgpu_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_virtgpu_3d_transfer_from_host	typeref:typename:__u32
bo_handle	include/drm/virtgpu_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_virtgpu_3d_transfer_to_host	typeref:typename:__u32
bo_handle	include/drm/virtgpu_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_virtgpu_resource_info	typeref:typename:__u32
bo_handle	tests/modetest/cursor.c	/^	uint32_t bo_handle;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
bo_handle_count	include/drm/vc4_drm.h	/^	__u32 bo_handle_count;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
bo_handles	amdgpu/amdgpu_internal.h	/^	struct handle_table bo_handles;$/;"	m	struct:amdgpu_device	typeref:struct:handle_table
bo_handles	include/drm/vc4_drm.h	/^	__u64 bo_handles;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u64
bo_handles	include/drm/virtgpu_drm.h	/^	__u64 bo_handles;$/;"	m	struct:drm_virtgpu_execbuffer	typeref:typename:__u64
bo_index	include/drm/nouveau_drm.h	/^	__u32 bo_index;$/;"	m	struct:drm_nouveau_gem_pushbuf_push	typeref:typename:__u32
bo_index	include/drm/nouveau_drm.h	/^	__u32 bo_index;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
bo_info_ptr	include/drm/amdgpu_drm.h	/^	__u64 bo_info_ptr;$/;"	m	struct:drm_amdgpu_bo_list_in	typeref:typename:__u64
bo_info_size	include/drm/amdgpu_drm.h	/^	__u32 bo_info_size;$/;"	m	struct:drm_amdgpu_bo_list_in	typeref:typename:__u32
bo_is_busy	radeon/radeon_bo_gem.c	/^static int bo_is_busy(struct radeon_bo_int *boi, uint32_t *domain)$/;"	f	typeref:typename:int	file:
bo_is_busy	radeon/radeon_bo_int.h	/^    int (*bo_is_busy)(struct radeon_bo_int *bo, uint32_t *domain);$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo,uint32_t * domain)
bo_is_referenced_by_cs	radeon/radeon_bo_int.h	/^    int (*bo_is_referenced_by_cs)(struct radeon_bo_int *bo, struct radeon_cs *cs);$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo,struct radeon_cs * cs)
bo_is_reusable	intel/intel_bufmgr_priv.h	/^	int (*bo_is_reusable) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo)
bo_is_static	radeon/radeon_bo_int.h	/^    int (*bo_is_static)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo)
bo_list	nouveau/private.h	/^	struct nouveau_list bo_list;$/;"	m	struct:nouveau_device_priv	typeref:struct:nouveau_list
bo_list_handle	include/drm/amdgpu_drm.h	/^	__u32		bo_list_handle;$/;"	m	struct:drm_amdgpu_cs_in	typeref:typename:__u32
bo_madvise	intel/intel_bufmgr_priv.h	/^	int (*bo_madvise) (drm_intel_bo *bo, int madv);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,int madv)
bo_manager_gem	radeon/radeon_bo_gem.c	/^struct bo_manager_gem {$/;"	s	file:
bo_map	intel/intel_bufmgr_priv.h	/^	int (*bo_map) (drm_intel_bo *bo, int write_enable);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,int write_enable)
bo_map	libkms/internal.h	/^	int (*bo_map)(struct kms_bo *bo, void **out);$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_bo * bo,void ** out)
bo_map	radeon/radeon_bo_gem.c	/^static int bo_map(struct radeon_bo_int *boi, int write)$/;"	f	typeref:typename:int	file:
bo_map	radeon/radeon_bo_int.h	/^    int (*bo_map)(struct radeon_bo_int *bo, int write);$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo,int write)
bo_map	tests/modetest/buffers.c	/^static int bo_map(struct bo *bo, void **out)$/;"	f	typeref:typename:int	file:
bo_mrb_exec	intel/intel_bufmgr_priv.h	/^	int (*bo_mrb_exec) (drm_intel_bo *bo, int used,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,int used,drm_clip_rect_t * cliprects,int num_cliprects,int DR4,unsigned flags)
bo_new	freedreno/freedreno_bo.c	/^bo_new(struct fd_device *dev, uint32_t size, uint32_t flags,$/;"	f	typeref:struct:fd_bo *	file:
bo_new_handle	freedreno/freedreno_priv.h	/^	int (*bo_new_handle)(struct fd_device *dev, uint32_t size,$/;"	m	struct:fd_device_funcs	typeref:typename:int (*)(struct fd_device * dev,uint32_t size,uint32_t flags,uint32_t * handle)
bo_next	nouveau/pushbuf.c	/^	int bo_next;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:int	file:
bo_nr	nouveau/pushbuf.c	/^	int bo_nr;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:int	file:
bo_number	include/drm/amdgpu_drm.h	/^	__u32 bo_number;$/;"	m	struct:drm_amdgpu_bo_list_in	typeref:typename:__u32
bo_open	radeon/radeon_bo_gem.c	/^static struct radeon_bo *bo_open(struct radeon_bo_manager *bom,$/;"	f	typeref:struct:radeon_bo *	file:
bo_open	radeon/radeon_bo_int.h	/^    struct radeon_bo *(*bo_open)(struct radeon_bo_manager *bom,$/;"	m	struct:radeon_bo_funcs	typeref:struct:radeon_bo * (*)(struct radeon_bo_manager * bom,uint32_t handle,uint32_t size,uint32_t alignment,uint32_t domains,uint32_t flags)
bo_pin	intel/intel_bufmgr_priv.h	/^	int (*bo_pin) (drm_intel_bo *bo, uint32_t alignment);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint32_t alignment)
bo_priority	include/drm/amdgpu_drm.h	/^	__u32 bo_priority;$/;"	m	struct:drm_amdgpu_bo_list_entry	typeref:typename:__u32
bo_ref	radeon/radeon_bo_gem.c	/^static void bo_ref(struct radeon_bo_int *boi)$/;"	f	typeref:typename:void	file:
bo_ref	radeon/radeon_bo_int.h	/^    void (*bo_ref)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs	typeref:typename:void (*)(struct radeon_bo_int * bo)
bo_reference	intel/intel_bufmgr_priv.h	/^	void (*bo_reference) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:void (*)(drm_intel_bo * bo)
bo_references	intel/intel_bufmgr_priv.h	/^	int (*bo_references) (drm_intel_bo *bo, drm_intel_bo *target_bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,drm_intel_bo * target_bo)
bo_reuse	freedreno/freedreno_priv.h	/^	} bo_reuse;$/;"	m	struct:fd_bo	typeref:enum:fd_bo::__anon72ef713e0103
bo_reuse	intel/intel_bufmgr_gem.c	/^	unsigned int bo_reuse : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
bo_set_softpin_offset	intel/intel_bufmgr_priv.h	/^	int (*bo_set_softpin_offset) (drm_intel_bo *bo, uint64_t offset);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint64_t offset)
bo_set_tiling	intel/intel_bufmgr_priv.h	/^	int (*bo_set_tiling) (drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,uint32_t * tiling_mode,uint32_t stride)
bo_set_tiling	radeon/radeon_bo_gem.c	/^static int bo_set_tiling(struct radeon_bo_int *boi, uint32_t tiling_flags,$/;"	f	typeref:typename:int	file:
bo_set_tiling	radeon/radeon_bo_int.h	/^    int (*bo_set_tiling)(struct radeon_bo_int *bo, uint32_t tiling_flags,$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo,uint32_t tiling_flags,uint32_t pitch)
bo_size	freedreno/freedreno_priv.h	/^	int bo_size;$/;"	m	struct:fd_device	typeref:typename:int
bo_size	include/drm/amdgpu_drm.h	/^	__u64 bo_size;$/;"	m	struct:drm_amdgpu_gem_create_in	typeref:typename:__u64
bo_size	radeon/radeon_surface.h	/^    uint64_t                    bo_size;$/;"	m	struct:radeon_surface	typeref:typename:uint64_t
bo_subdata	intel/intel_bufmgr_priv.h	/^	int (*bo_subdata) (drm_intel_bo *bo, unsigned long offset,$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo,unsigned long offset,unsigned long size,const void * data)
bo_table	freedreno/msm/msm_ringbuffer.c	/^	void *bo_table;$/;"	m	struct:msm_ringbuffer	typeref:typename:void *	file:
bo_table_mutex	amdgpu/amdgpu_internal.h	/^	pthread_mutex_t bo_table_mutex;$/;"	m	struct:amdgpu_device	typeref:typename:pthread_mutex_t
bo_tests	tests/amdgpu/bo_tests.c	/^CU_TestInfo bo_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
bo_unmap	intel/intel_bufmgr_priv.h	/^	int (*bo_unmap) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo)
bo_unmap	libkms/internal.h	/^	int (*bo_unmap)(struct kms_bo *bo);$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_bo * bo)
bo_unmap	radeon/radeon_bo_gem.c	/^static int bo_unmap(struct radeon_bo_int *boi)$/;"	f	typeref:typename:int	file:
bo_unmap	radeon/radeon_bo_int.h	/^    int (*bo_unmap)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo)
bo_unmap	tests/modetest/buffers.c	/^static void bo_unmap(struct bo *bo)$/;"	f	typeref:typename:void	file:
bo_unpin	intel/intel_bufmgr_priv.h	/^	int (*bo_unpin) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo * bo)
bo_unref	radeon/radeon_bo_gem.c	/^static struct radeon_bo *bo_unref(struct radeon_bo_int *boi)$/;"	f	typeref:struct:radeon_bo *	file:
bo_unref	radeon/radeon_bo_int.h	/^    struct radeon_bo *(*bo_unref)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs	typeref:struct:radeon_bo * (*)(struct radeon_bo_int * bo)
bo_unreference	intel/intel_bufmgr_priv.h	/^	void (*bo_unreference) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:void (*)(drm_intel_bo * bo)
bo_use_48b_address_range	intel/intel_bufmgr_priv.h	/^	void (*bo_use_48b_address_range) (drm_intel_bo *bo, uint32_t enable);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:void (*)(drm_intel_bo * bo,uint32_t enable)
bo_va_mutex	amdgpu/amdgpu_internal.h	/^	pthread_mutex_t bo_va_mutex;$/;"	m	struct:amdgpu_bo_va_mgr	typeref:typename:pthread_mutex_t
bo_wait	radeon/radeon_bo_gem.c	/^static int bo_wait(struct radeon_bo_int *boi)$/;"	f	typeref:typename:int	file:
bo_wait	radeon/radeon_bo_int.h	/^    int (*bo_wait)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs	typeref:typename:int (*)(struct radeon_bo_int * bo)
bo_wait_rendering	intel/intel_bufmgr_priv.h	/^	void (*bo_wait_rendering) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:void (*)(drm_intel_bo * bo)
bof	radeon/bof.h	/^typedef struct bof {$/;"	s
bof_array	radeon/bof.c	/^bof_t *bof_array(void)$/;"	f	typeref:typename:bof_t *
bof_array_append	radeon/bof.c	/^int bof_array_append(bof_t *array, bof_t *value)$/;"	f	typeref:typename:int
bof_array_get	radeon/bof.c	/^bof_t *bof_array_get(bof_t *bof, unsigned i)$/;"	f	typeref:typename:bof_t *
bof_array_size	radeon/bof.c	/^unsigned bof_array_size(bof_t *bof)$/;"	f	typeref:typename:unsigned
bof_blob	radeon/bof.c	/^bof_t *bof_blob(unsigned size, void *value)$/;"	f	typeref:typename:bof_t *
bof_blob_size	radeon/bof.c	/^unsigned bof_blob_size(bof_t *bof)$/;"	f	typeref:typename:unsigned
bof_blob_value	radeon/bof.c	/^void *bof_blob_value(bof_t *bof)$/;"	f	typeref:typename:void *
bof_decref	radeon/bof.c	/^void bof_decref(bof_t *bof)$/;"	f	typeref:typename:void
bof_dump_file	radeon/bof.c	/^int bof_dump_file(bof_t *bof, const char *filename)$/;"	f	typeref:typename:int
bof_entry_grow	radeon/bof.c	/^static int bof_entry_grow(bof_t *bof)$/;"	f	typeref:typename:int	file:
bof_file_write	radeon/bof.c	/^static int bof_file_write(bof_t *bof, FILE *file)$/;"	f	typeref:typename:int	file:
bof_incref	radeon/bof.c	/^void bof_incref(bof_t *bof)$/;"	f	typeref:typename:void
bof_indent	radeon/bof.c	/^static void bof_indent(int level)$/;"	f	typeref:typename:void	file:
bof_int32	radeon/bof.c	/^bof_t *bof_int32(int32_t value)$/;"	f	typeref:typename:bof_t *
bof_int32_value	radeon/bof.c	/^int32_t bof_int32_value(bof_t *bof)$/;"	f	typeref:typename:int32_t
bof_is_array	radeon/bof.h	/^static inline int bof_is_array(bof_t *bof){return (bof->type == BOF_TYPE_ARRAY);}$/;"	f	typeref:typename:int
bof_is_blob	radeon/bof.h	/^static inline int bof_is_blob(bof_t *bof){return (bof->type == BOF_TYPE_BLOB);}$/;"	f	typeref:typename:int
bof_is_int32	radeon/bof.h	/^static inline int bof_is_int32(bof_t *bof){return (bof->type == BOF_TYPE_INT32);}$/;"	f	typeref:typename:int
bof_is_null	radeon/bof.h	/^static inline int bof_is_null(bof_t *bof){return (bof->type == BOF_TYPE_NULL);}$/;"	f	typeref:typename:int
bof_is_object	radeon/bof.h	/^static inline int bof_is_object(bof_t *bof){return (bof->type == BOF_TYPE_OBJECT);}$/;"	f	typeref:typename:int
bof_is_string	radeon/bof.h	/^static inline int bof_is_string(bof_t *bof){return (bof->type == BOF_TYPE_STRING);}$/;"	f	typeref:typename:int
bof_load_file	radeon/bof.c	/^bof_t *bof_load_file(const char *filename)$/;"	f	typeref:typename:bof_t *
bof_object	radeon/bof.c	/^bof_t *bof_object(void)$/;"	f	typeref:typename:bof_t *
bof_object_get	radeon/bof.c	/^bof_t *bof_object_get(bof_t *object, const char *keyname)$/;"	f	typeref:typename:bof_t *
bof_object_set	radeon/bof.c	/^int bof_object_set(bof_t *object, const char *keyname, bof_t *value)$/;"	f	typeref:typename:int
bof_print	radeon/bof.c	/^void bof_print(bof_t *bof)$/;"	f	typeref:typename:void
bof_print_bof	radeon/bof.c	/^static void bof_print_bof(bof_t *bof, int level, int entry)$/;"	f	typeref:typename:void	file:
bof_print_rec	radeon/bof.c	/^static void bof_print_rec(bof_t *bof, int level, int entry)$/;"	f	typeref:typename:void	file:
bof_read	radeon/bof.c	/^static int bof_read(bof_t *root, FILE *file, long end, int level)$/;"	f	typeref:typename:int	file:
bof_string	radeon/bof.c	/^bof_t *bof_string(const char *value)$/;"	f	typeref:typename:bof_t *
bof_t	radeon/bof.h	/^} bof_t;$/;"	t	typeref:struct:bof
bom	radeon/radeon_bo_int.h	/^    struct radeon_bo_manager    *bom;$/;"	m	struct:radeon_bo_int	typeref:struct:radeon_bo_manager *
boolean_regs_ptr	include/drm/i915_drm.h	/^	__u64 boolean_regs_ptr;$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:__u64
bos	etnaviv/etnaviv_drm.h	/^	__u64 bos;            \/* in, ptr to array of submit_bo's *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u64
bos	etnaviv/etnaviv_priv.h	/^		struct drm_etnaviv_gem_submit_bo *bos;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:struct:drm_etnaviv_gem_submit_bo *
bos	etnaviv/etnaviv_priv.h	/^	struct etna_bo **bos;$/;"	m	struct:etna_cmd_stream_priv	typeref:struct:etna_bo **
bos	include/drm/msm_drm.h	/^	__u64 bos;            \/* in, ptr to array of submit_bo's *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u64
bos	nouveau/pushbuf.c	/^	struct nouveau_bo *bos[];$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_bo * []	file:
bos	radeon/radeon_cs_int.h	/^    struct radeon_cs_space_check bos[MAX_SPACE_BOS];$/;"	m	struct:radeon_cs_int	typeref:struct:radeon_cs_space_check[]
bottom	include/drm/qxl_drm.h	/^	__u32 bottom;$/;"	m	struct:drm_qxl_update_area	typeref:typename:__u32
box	include/drm/virtgpu_drm.h	/^	struct drm_virtgpu_3d_box box;$/;"	m	struct:drm_virtgpu_3d_transfer_from_host	typeref:struct:drm_virtgpu_3d_box
box	include/drm/virtgpu_drm.h	/^	struct drm_virtgpu_3d_box box;$/;"	m	struct:drm_virtgpu_3d_transfer_to_host	typeref:struct:drm_virtgpu_3d_box
box_addr	include/drm/savage_drm.h	/^	struct drm_clip_rect *box_addr;$/;"	m	struct:drm_savage_cmdbuf	typeref:struct:drm_clip_rect *
boxes	include/drm/mach64_drm.h	/^	struct drm_clip_rect boxes[MACH64_NR_SAREA_CLIPRECTS];$/;"	m	struct:drm_mach64_sarea	typeref:struct:drm_clip_rect[]
boxes	include/drm/mga_drm.h	/^	struct drm_clip_rect boxes[MGA_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_mga_sarea	typeref:struct:drm_clip_rect[]
boxes	include/drm/r128_drm.h	/^	struct drm_clip_rect boxes[R128_NR_SAREA_CLIPRECTS];$/;"	m	struct:drm_r128_sarea	typeref:struct:drm_clip_rect[]
boxes	include/drm/radeon_drm.h	/^	struct drm_clip_rect *boxes;$/;"	m	struct:drm_radeon_cmd_buffer	typeref:struct:drm_clip_rect *
boxes	include/drm/radeon_drm.h	/^	struct drm_clip_rect boxes[RADEON_NR_SAREA_CLIPRECTS];$/;"	m	struct:__anona03735db1908	typeref:struct:drm_clip_rect[]
boxes	include/drm/via_drm.h	/^	struct drm_clip_rect boxes[VIA_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_via_sarea	typeref:struct:drm_clip_rect[]
bpca	include/drm/vc4_drm.h	/^	__u32 bpca, bpcs;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
bpcs	include/drm/vc4_drm.h	/^	__u32 bpca, bpcs;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
bpe	radeon/radeon_surface.h	/^    uint32_t                    bpe;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
bpoa	include/drm/vc4_drm.h	/^	__u32 bpoa, bpos;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
bpos	include/drm/vc4_drm.h	/^	__u32 bpoa, bpos;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
bpp	include/drm/drm_mode.h	/^	__u32 bpp;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u32
bpp	include/drm/drm_mode.h	/^	__u32 bpp;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
bpp	tests/etnaviv/write_bmp.c	/^	unsigned short bpp;$/;"	m	struct:dib_header	typeref:typename:unsigned short	file:
bpp	xf86drmMode.h	/^	uint32_t bpp;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
brightness	include/drm/i915_drm.h	/^	__s32 brightness;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__s32
bs	tests/amdgpu/uvd_enc_tests.c	/^	struct amdgpu_uvd_enc_bo bs;$/;"	m	struct:amdgpu_uvd_enc	typeref:struct:amdgpu_uvd_enc_bo	file:
bs	tests/amdgpu/vce_tests.c	/^	struct amdgpu_vce_bo bs[2];$/;"	m	struct:amdgpu_vce_encode	typeref:struct:amdgpu_vce_bo[2]	file:
buckets	intel/uthash.h	/^   UT_hash_bucket *buckets;$/;"	m	struct:UT_hash_table	typeref:typename:UT_hash_bucket *
buckets	xf86drmHash.h	/^	HashBucketPtr buckets[HASH_SIZE];$/;"	m	struct:HashTable	typeref:typename:HashBucketPtr[]
buf	include/drm/i915_drm.h	/^	char *buf;	\/* pointer to userspace command buffer *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:typename:char *
buf	include/drm/mach64_drm.h	/^	void *buf;		\/* Address of vertex buffer *\/$/;"	m	struct:drm_mach64_vertex	typeref:typename:void *
buf	include/drm/mach64_drm.h	/^	void *buf;$/;"	m	struct:drm_mach64_blit	typeref:typename:void *
buf	include/drm/radeon_drm.h	/^	char *buf;$/;"	m	struct:drm_radeon_cmd_buffer	typeref:typename:char *
buf	include/drm/via_drm.h	/^	char *buf;$/;"	m	struct:_drm_via_cmdbuffer	typeref:typename:char *
buf	tests/camera_test/camera_plane.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf	tests/modeset-double-buffer/modeset-double-buffer.c	/^struct buffer_object buf[2];$/;"	v	typeref:struct:buffer_object[2]
buf	tests/modeset-page-flip/modeset-page-flip.c	/^struct buffer_object buf[2];$/;"	v	typeref:struct:buffer_object[2]
buf	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf	tests/modeset-plane-move/modeset-plane-move.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf	tests/modeset-plane-scale/modeset-plane-scale.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf	tests/modeset-plane-test/modeset-plane-test.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf	tests/modeset-single-buffer/modeset-single-buffer.c	/^struct buffer_object buf;$/;"	v	typeref:struct:buffer_object
buf_handle	amdgpu/amdgpu.h	/^	amdgpu_bo_handle buf_handle;$/;"	m	struct:amdgpu_bo_import_result	typeref:typename:amdgpu_bo_handle
buf_idx	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0708	typeref:typename:unsigned char
buf_idx	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0f08	typeref:typename:unsigned char
buf_nr	intel/intel_bufmgr_fake.c	/^	unsigned buf_nr;	\/* for generating ids *\/$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned	file:
buf_type	exynos/exynos_fimg2d.h	/^	enum e_g2d_buf_type		buf_type;$/;"	m	struct:g2d_image	typeref:enum:e_g2d_buf_type
bufcount	freedreno/kgsl/kgsl_drm.h	/^	uint32_t bufcount;$/;"	m	struct:drm_kgsl_gem_bufcount	typeref:typename:uint32_t
bufctx	nouveau/bufctx.c	/^	struct nouveau_bufctx *bufctx;$/;"	m	struct:nouveau_bufref_priv	typeref:struct:nouveau_bufctx *	file:
bufctx	nouveau/nouveau.h	/^	struct nouveau_bufctx *bufctx;$/;"	m	struct:nouveau_pushbuf	typeref:struct:nouveau_bufctx *
buffer	etnaviv/etnaviv_drmif.h	/^	uint32_t *buffer;$/;"	m	struct:etna_cmd_stream	typeref:typename:uint32_t *
buffer	include/drm/r128_drm.h	/^	unsigned int *buffer;$/;"	m	struct:drm_r128_depth	typeref:typename:unsigned int *
buffer	include/drm/vmwgfx_drm.h	/^	__u64 buffer;$/;"	m	struct:drm_vmw_get_3d_cap_arg	typeref:typename:__u64
buffer	nouveau/pushbuf.c	/^	struct drm_nouveau_gem_pushbuf_bo buffer[NOUVEAU_GEM_MAX_BUFFERS];$/;"	m	struct:nouveau_pushbuf_krec	typeref:struct:drm_nouveau_gem_pushbuf_bo[]	file:
buffer	tests/camera_test/v4l2_test.c	/^struct buffer {$/;"	s	file:
buffer_count	include/drm/i915_drm.h	/^	__u32 buffer_count;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u32
buffer_count	include/drm/i915_drm.h	/^	__u32 buffer_count;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u32
buffer_handle	include/drm/vmwgfx_drm.h	/^	__u32 buffer_handle;$/;"	m	struct:drm_vmw_gb_surface_create_rep	typeref:typename:__u32
buffer_handle	include/drm/vmwgfx_drm.h	/^	__u32 buffer_handle;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
buffer_handle	include/drm/vmwgfx_drm.h	/^	__u32 buffer_handle;$/;"	m	struct:drm_vmw_shader_create_arg	typeref:typename:__u32
buffer_handle	tests/amdgpu/bo_tests.c	/^static amdgpu_bo_handle buffer_handle;$/;"	v	typeref:typename:amdgpu_bo_handle	file:
buffer_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int buffer_id;$/;"	m	struct:kgsl_bind_gmem_shadow	typeref:typename:unsigned int
buffer_id	xf86drmMode.h	/^	uint32_t buffer_id; \/**< FB id to connect to 0 = disconnect *\/$/;"	m	struct:_drmModeCrtc	typeref:typename:uint32_t
buffer_map_handle	include/drm/vmwgfx_drm.h	/^	__u64 buffer_map_handle;$/;"	m	struct:drm_vmw_gb_surface_create_rep	typeref:typename:__u64
buffer_object	tests/camera_test/camera_plane.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-double-buffer/modeset-double-buffer.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-page-flip/modeset-page-flip.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-plane-move/modeset-plane-move.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-plane-scale/modeset-plane-scale.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-plane-test/modeset-plane-test.c	/^struct buffer_object {$/;"	s	file:
buffer_object	tests/modeset-single-buffer/modeset-single-buffer.c	/^struct buffer_object {$/;"	s	file:
buffer_size	include/drm/vmwgfx_drm.h	/^	__u32 buffer_size;$/;"	m	struct:drm_vmw_gb_surface_create_rep	typeref:typename:__u32
bufferclear_cs_shader_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t bufferclear_cs_shader_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
bufferclear_cs_shader_registers_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t bufferclear_cs_shader_registers_gfx9[][2] = {$/;"	v	typeref:typename:const uint32_t[][2]	file:
bufferclear_cs_shader_registers_num_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t bufferclear_cs_shader_registers_num_gfx9 = 5;$/;"	v	typeref:typename:const uint32_t	file:
buffercopy_cs_shader_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t buffercopy_cs_shader_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
buffers	include/drm/nouveau_drm.h	/^	__u64 buffers;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u64
buffers	tests/camera_test/v4l2_test.c	/^} * buffers;$/;"	v	typeref:struct:buffer *
buffers_offset	include/drm/mach64_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned long
buffers_offset	include/drm/mga_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
buffers_offset	include/drm/r128_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
buffers_offset	include/drm/radeon_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
buffers_offset	include/drm/savage_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned long
buffers_ptr	include/drm/i915_drm.h	/^	__u64 buffers_ptr;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u64
buffers_ptr	include/drm/i915_drm.h	/^	__u64 buffers_ptr;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u64
bufmgr	intel/intel_bufmgr.h	/^	drm_intel_bufmgr *bufmgr;$/;"	m	struct:_drm_intel_bo	typeref:typename:drm_intel_bufmgr *
bufmgr	intel/intel_bufmgr_fake.c	/^	drm_intel_bufmgr bufmgr;$/;"	m	struct:_bufmgr_fake	typeref:typename:drm_intel_bufmgr	file:
bufmgr	intel/intel_bufmgr_gem.c	/^	drm_intel_bufmgr bufmgr;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:drm_intel_bufmgr	file:
bufmgr	intel/intel_bufmgr_priv.h	/^	struct _drm_intel_bufmgr *bufmgr;$/;"	m	struct:_drm_intel_context	typeref:struct:_drm_intel_bufmgr *
bufmgr_list	intel/intel_bufmgr_gem.c	/^static drmMMListHead bufmgr_list = { &bufmgr_list, &bufmgr_list };$/;"	v	typeref:typename:drmMMListHead	file:
bufmgr_list_mutex	intel/intel_bufmgr_gem.c	/^static pthread_mutex_t bufmgr_list_mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
bufs	tests/modeset-atomic/modeset-atomic.c	/^	struct modeset_buf bufs[2];$/;"	m	struct:modeset_output	typeref:struct:modeset_buf[2]	file:
bufs	tests/modeset-double-buffered/modeset-double-buffered.c	/^	struct modeset_buf bufs[2];$/;"	m	struct:modeset_dev	typeref:struct:modeset_buf[2]	file:
bufs	tests/modeset-showimg/modeset-showimg.c	/^	struct modeset_buf bufs[2];$/;"	m	struct:modeset_output	typeref:struct:modeset_buf[2]	file:
bufs	tests/modeset-vsync/modeset-vsync.c	/^	struct modeset_buf bufs[2];$/;"	m	struct:modeset_dev	typeref:struct:modeset_buf[2]	file:
bufs_ptr	include/drm/tegra_drm.h	/^	__u64 bufs_ptr;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u64
bufsz	include/drm/radeon_drm.h	/^	int bufsz;$/;"	m	struct:drm_radeon_cmd_buffer	typeref:typename:int
bus	xf86drm.c	/^	uint8_t bus;$/;"	m	struct:drm_pciinfo	typeref:typename:uint8_t	file:
bus	xf86drm.h	/^	uint8_t bus;$/;"	m	struct:_drmPciBusInfo	typeref:typename:uint8_t
bus	xf86drm.h	/^	uint8_t bus;$/;"	m	struct:_drmUsbBusInfo	typeref:typename:uint8_t
bus_fmt	xf86drm.c	/^#define bus_fmt /;"	d	file:
bus_freq	freedreno/kgsl/msm_kgsl.h	/^	unsigned int bus_freq;$/;"	m	struct:kgsl_pwrlevel	typeref:typename:unsigned int
bus_scale_table	freedreno/kgsl/msm_kgsl.h	/^	struct msm_bus_scale_pdata *bus_scale_table;$/;"	m	struct:kgsl_device_platform_data	typeref:struct:msm_bus_scale_pdata *
bus_type	xf86drm.c	/^		int bus_type;$/;"	m	struct:get_subsystem_type::__anon0ab21c850208	typeref:typename:int	file:
businfo	xf86drm.h	/^	} businfo;$/;"	m	struct:_drmDevice	typeref:union:_drmDevice::__anon0ab21c8a090a
busnum	include/drm/drm.h	/^	int busnum;	\/**< bus number *\/$/;"	m	struct:drm_irq_busid	typeref:typename:int
bustype	xf86drm.h	/^	int bustype;$/;"	m	struct:_drmDevice	typeref:typename:int
busy	include/drm/i915_drm.h	/^	__u32 busy;$/;"	m	struct:drm_i915_gem_busy	typeref:typename:__u32
busy	tests/exynos/exynos_fimg2d_event.c	/^	unsigned int busy;$/;"	m	struct:g2d_job	typeref:typename:unsigned int	file:
bytes	omap/omap_drm.h	/^	uint32_t bytes;		\/* (for non-tiled formats) *\/$/;"	m	union:omap_gem_size	typeref:typename:uint32_t
cache_bucket	etnaviv/etnaviv_priv.h	/^	struct etna_bo_bucket cache_bucket[14 * 4];$/;"	m	struct:etna_bo_cache	typeref:struct:etna_bo_bucket[]
cache_bucket	freedreno/freedreno_priv.h	/^	struct fd_bo_bucket cache_bucket[14 * 4];$/;"	m	struct:fd_bo_cache	typeref:struct:fd_bo_bucket[]
cache_bucket	intel/intel_bufmgr_gem.c	/^	struct drm_intel_gem_bo_bucket cache_bucket[14 * 4];$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:drm_intel_gem_bo_bucket[]	file:
cache_entries_per_quad_pipe	amdgpu/amdgpu.h	/^	uint32_t cache_entries_per_quad_pipe;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
cached_cmd_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t cached_cmd_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
caching	include/drm/i915_drm.h	/^	__u32 caching;$/;"	m	struct:drm_i915_gem_caching	typeref:typename:__u32
cap_set_id	include/drm/virtgpu_drm.h	/^	__u32 cap_set_id;$/;"	m	struct:drm_virtgpu_get_caps	typeref:typename:__u32
cap_set_ver	include/drm/virtgpu_drm.h	/^	__u32 cap_set_ver;$/;"	m	struct:drm_virtgpu_get_caps	typeref:typename:__u32
capabilities	include/drm/tegra_drm.h	/^	__u32 capabilities;$/;"	m	struct:drm_tegra_channel_open	typeref:typename:__u32
capabilities_flags	include/drm/amdgpu_drm.h	/^	__u64  capabilities_flags;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u64
capability	include/drm/drm.h	/^	__u64 capability;$/;"	m	struct:drm_get_cap	typeref:typename:__u64
capability	include/drm/drm.h	/^	__u64 capability;$/;"	m	struct:drm_set_client_cap	typeref:typename:__u64
capability	tests/amdgpu/ras_tests.c	/^	uint32_t  capability;$/;"	m	struct:amdgpu_ras_data	typeref:typename:uint32_t	file:
card_dirty	intel/intel_bufmgr_fake.c	/^	unsigned card_dirty:1;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned:1	file:
cce_mode	include/drm/r128_drm.h	/^	int cce_mode;$/;"	m	struct:drm_r128_init	typeref:typename:int
cce_secure	include/drm/r128_drm.h	/^	int cce_secure;$/;"	m	struct:drm_r128_init	typeref:typename:int
cdw	radeon/radeon_cs.h	/^    unsigned cdw;$/;"	m	struct:radeon_cs	typeref:typename:unsigned
cdw	radeon/radeon_cs_int.h	/^    unsigned                    cdw;$/;"	m	struct:radeon_cs_int	typeref:typename:unsigned
ce_ram_size	amdgpu/amdgpu.h	/^	uint32_t ce_ram_size;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
ce_ram_size	include/drm/amdgpu_drm.h	/^	__u32 ce_ram_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
centry	radeon/bof.h	/^	unsigned	centry;$/;"	m	struct:bof	typeref:typename:unsigned
cff_opcode	freedreno/kgsl/msm_kgsl.h	/^	unsigned char cff_opcode;$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned char
channel	include/drm/nouveau_drm.h	/^	__u32 channel;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u32
channel	include/drm/nouveau_drm.h	/^	int          channel;$/;"	m	struct:drm_nouveau_channel_alloc	typeref:typename:int
channel	include/drm/nouveau_drm.h	/^	int      channel;$/;"	m	struct:drm_nouveau_gpuobj_free	typeref:typename:int
channel	include/drm/nouveau_drm.h	/^	int      channel;$/;"	m	struct:drm_nouveau_grobj_alloc	typeref:typename:int
channel	include/drm/nouveau_drm.h	/^	int channel;$/;"	m	struct:drm_nouveau_channel_free	typeref:typename:int
channel	include/drm/nouveau_drm.h	/^	uint32_t channel;$/;"	m	struct:drm_nouveau_notifierobj_alloc	typeref:typename:uint32_t
channel	nouveau/nouveau.h	/^	struct nouveau_object *channel;$/;"	m	struct:nouveau_pushbuf	typeref:struct:nouveau_object *
channel	nouveau/nouveau.h	/^	uint32_t channel;$/;"	m	struct:nouveau_fifo	typeref:typename:uint32_t
channel_hint	include/drm/nouveau_drm.h	/^	__u32 channel_hint;$/;"	m	struct:drm_nouveau_gem_new	typeref:typename:__u32
channel_mask	include/drm/i915_drm.h	/^	__u32 channel_mask;$/;"	m	struct:drm_intel_sprite_colorkey	typeref:typename:__u32
check	xf86drmRandom.h	/^	unsigned long check;$/;"	m	struct:RandomState	typeref:typename:unsigned long
check_aperture_space	intel/intel_bufmgr_priv.h	/^	int (*check_aperture_space) (drm_intel_bo ** bo_array, int count);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bo ** bo_array,int count)
check_bo_alloc_userptr	intel/intel_bufmgr_gem.c	/^check_bo_alloc_userptr(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
check_mv_result	tests/amdgpu/vce_tests.c	/^static void check_mv_result(struct amdgpu_vce_encode *enc)$/;"	f	typeref:typename:void	file:
check_period	tests/random.c	/^static void check_period(unsigned long seed)$/;"	f	typeref:typename:void	file:
check_result	tests/amdgpu/uvd_enc_tests.c	/^static void check_result(struct amdgpu_uvd_enc *enc)$/;"	f	typeref:typename:void	file:
check_result	tests/amdgpu/vce_tests.c	/^static void check_result(struct amdgpu_vce_encode *enc)$/;"	f	typeref:typename:void	file:
check_table	tests/hash.c	/^static int check_table(HashTablePtr table,$/;"	f	typeref:typename:int	file:
child_size	intel/intel_bufmgr_fake.c	/^	unsigned int child_size;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned int	file:
chip	nouveau/nvif/cl0080.h	/^	char  chip[16];$/;"	m	struct:nv_device_info_v0	typeref:typename:char[16]
chip_external_rev	amdgpu/amdgpu.h	/^	uint32_t chip_external_rev;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
chip_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int chip_id;$/;"	m	struct:kgsl_devinfo	typeref:typename:unsigned int
chip_id	freedreno/msm/msm_priv.h	/^	uint32_t chip_id;$/;"	m	struct:msm_pipe	typeref:typename:uint32_t
chip_id	tests/amdgpu/cs_tests.c	/^static uint32_t chip_id;$/;"	v	typeref:typename:uint32_t	file:
chip_id	tests/amdgpu/vce_tests.c	/^static uint32_t chip_id;$/;"	v	typeref:typename:uint32_t	file:
chip_rev	amdgpu/amdgpu.h	/^	uint32_t chip_rev;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
chip_rev	include/drm/amdgpu_drm.h	/^	__u32 chip_rev;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
chip_rev	tests/amdgpu/cs_tests.c	/^static uint32_t chip_rev;$/;"	v	typeref:typename:uint32_t	file:
chip_rev	tests/amdgpu/vce_tests.c	/^static uint32_t chip_rev;$/;"	v	typeref:typename:uint32_t	file:
chipset	include/drm/i915_drm.h	/^	unsigned int chipset;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
chipset	include/drm/mga_drm.h	/^	int chipset;$/;"	m	struct:drm_mga_init	typeref:typename:int
chipset	nouveau/nouveau.h	/^	uint32_t chipset;$/;"	m	struct:nouveau_device	typeref:typename:uint32_t
chipset	nouveau/nvif/cl0080.h	/^	__u16 chipset;	\/* from NV_PMC_BOOT_0 *\/$/;"	m	struct:nv_device_info_v0	typeref:typename:__u16
choose_format	tests/kms/kms-universal-planes.c	/^static uint32_t choose_format(struct kms_plane *plane)$/;"	f	typeref:typename:uint32_t	file:
chown_check_return	xf86drm.c	/^static int chown_check_return(const char *path, uid_t owner, gid_t group)$/;"	f	typeref:typename:int	file:
chroma_stride	tests/util/format.h	/^	unsigned int chroma_stride;$/;"	m	struct:util_yuv_info	typeref:typename:unsigned int
chunk_data	include/drm/amdgpu_drm.h	/^	__u64		chunk_data;$/;"	m	struct:drm_amdgpu_cs_chunk	typeref:typename:__u64
chunk_data	include/drm/radeon_drm.h	/^	__u64		chunk_data;$/;"	m	struct:drm_radeon_cs_chunk	typeref:typename:__u64
chunk_id	include/drm/amdgpu_drm.h	/^	__u32		chunk_id;$/;"	m	struct:drm_amdgpu_cs_chunk	typeref:typename:__u32
chunk_id	include/drm/radeon_drm.h	/^	__u32		chunk_id;$/;"	m	struct:drm_radeon_cs_chunk	typeref:typename:__u32
chunks	include/drm/amdgpu_drm.h	/^	__u64		chunks;$/;"	m	struct:drm_amdgpu_cs_in	typeref:typename:__u64
chunks	include/drm/radeon_drm.h	/^	__u64		chunks;$/;"	m	struct:drm_radeon_cs	typeref:typename:__u64
chunks	radeon/radeon_cs_gem.c	/^    struct drm_radeon_cs_chunk  chunks[2];$/;"	m	struct:cs_gem	typeref:struct:drm_radeon_cs_chunk[2]	file:
cid	include/drm/vmwgfx_drm.h	/^	__s32 cid;$/;"	m	struct:drm_vmw_context_arg	typeref:typename:__s32
cik_get_2d_params	radeon/radeon_surface.c	/^static void cik_get_2d_params(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:void	file:
cik_init_hw_info	radeon/radeon_surface.c	/^static int cik_init_hw_info(struct radeon_surface_manager *surf_man)$/;"	f	typeref:typename:int	file:
cik_surface_best	radeon/radeon_surface.c	/^static int cik_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
cik_surface_init	radeon/radeon_surface.c	/^static int cik_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
cik_surface_init_2d	radeon/radeon_surface.c	/^static int cik_surface_init_2d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
cik_surface_init_2d_miptrees	radeon/radeon_surface.c	/^static int cik_surface_init_2d_miptrees(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
cik_surface_sanity	radeon/radeon_surface.c	/^static int cik_surface_sanity(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
cleanup	tests/modeset-atomic/modeset-atomic.c	/^	bool cleanup;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
cleanup	tests/modeset-showimg/modeset-showimg.c	/^	bool cleanup;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
cleanup	tests/modeset-vsync/modeset-vsync.c	/^	bool cleanup;$/;"	m	struct:modeset_dev	typeref:typename:bool	file:
clear0	include/drm/savage_drm.h	/^	} clear0;		\/* SAVAGE_CMD_CLEAR *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon311c39b90608
clear1	include/drm/savage_drm.h	/^	} clear1;		\/* SAVAGE_CMD_CLEAR data *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon311c39b90708
clear_color	include/drm/mach64_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_mach64_clear	typeref:typename:unsigned int
clear_color	include/drm/mga_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_mga_clear	typeref:typename:unsigned int
clear_color	include/drm/r128_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_r128_clear	typeref:typename:unsigned int
clear_color	include/drm/radeon_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_radeon_clear	typeref:typename:unsigned int
clear_color	include/drm/vc4_drm.h	/^	__u32 clear_color[2];$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32[2]
clear_cursors	tests/modetest/modetest.c	/^static void clear_cursors(struct device *dev)$/;"	f	typeref:typename:void	file:
clear_depth	include/drm/mach64_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_mach64_clear	typeref:typename:unsigned int
clear_depth	include/drm/mga_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_mga_clear	typeref:typename:unsigned int
clear_depth	include/drm/r128_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_r128_clear	typeref:typename:unsigned int
clear_depth	include/drm/radeon_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_radeon_clear	typeref:typename:unsigned int
clear_dist	tests/hash.c	/^static void clear_dist(void) {$/;"	f	typeref:typename:void	file:
clear_fenced	intel/intel_bufmgr_fake.c	/^clear_fenced(drm_intel_bufmgr_fake *bufmgr_fake, unsigned int fence_cookie)$/;"	f	typeref:typename:int	file:
clear_mode	tests/modetest/modetest.c	/^static void clear_mode(struct device *dev)$/;"	f	typeref:typename:void	file:
clear_planes	tests/modetest/modetest.c	/^static void clear_planes(struct device *dev, struct plane_arg *p,$/;"	f	typeref:typename:void	file:
clear_s	include/drm/vc4_drm.h	/^	__u8 clear_s;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u8
clear_z	include/drm/vc4_drm.h	/^	__u32 clear_z;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
cli_kref_get	nouveau/private.h	/^cli_kref_get(struct nouveau_client *client, struct nouveau_bo *bo)$/;"	f	typeref:struct:drm_nouveau_gem_pushbuf_bo *
cli_kref_set	nouveau/private.h	/^cli_kref_set(struct nouveau_client *client, struct nouveau_bo *bo,$/;"	f	typeref:typename:void
cli_push_get	nouveau/private.h	/^cli_push_get(struct nouveau_client *client, struct nouveau_bo *bo)$/;"	f	typeref:struct:nouveau_pushbuf *
client	include/drm/tegra_drm.h	/^	__u32 client;$/;"	m	struct:drm_tegra_open_channel	typeref:typename:__u32
client	nouveau/nouveau.h	/^	struct nouveau_client *client;$/;"	m	struct:nouveau_bufctx	typeref:struct:nouveau_client *
client	nouveau/nouveau.h	/^	struct nouveau_client *client;$/;"	m	struct:nouveau_pushbuf	typeref:struct:nouveau_client *
client	nouveau/nouveau.h	/^	struct nouveau_object client;$/;"	m	struct:nouveau_drm	typeref:struct:nouveau_object
client	nouveau/private.h	/^	uint32_t *client;$/;"	m	struct:nouveau_device_priv	typeref:typename:uint32_t *
cliprects	include/drm/i915_drm.h	/^	struct drm_clip_rect *cliprects;	\/* pointer to userspace cliprects *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:struct:drm_clip_rect *
cliprects	include/drm/i915_drm.h	/^	struct drm_clip_rect *cliprects;	\/* pointer to userspace cliprects *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:struct:drm_clip_rect *
cliprects_ptr	include/drm/i915_drm.h	/^	__u64 cliprects_ptr;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u64
cliprects_ptr	include/drm/i915_drm.h	/^	__u64 cliprects_ptr;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u64
clips_ptr	include/drm/drm_mode.h	/^	__u64 clips_ptr;$/;"	m	struct:drm_mode_fb_dirty_cmd	typeref:typename:__u64
clips_ptr	include/drm/vmwgfx_drm.h	/^	 __u64 clips_ptr;$/;"	m	struct:drm_vmw_present_readback_arg	typeref:typename:__u64
clips_ptr	include/drm/vmwgfx_drm.h	/^	__u64 clips_ptr;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__u64
clk	nouveau/nvif/if0003.h	/^	__u32 clk;$/;"	m	struct:nvif_perfdom_read_v0	typeref:typename:__u32
clk_map	freedreno/kgsl/msm_kgsl.h	/^	unsigned int clk_map;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:unsigned int
clock	include/drm/drm_mode.h	/^	__u32 clock;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u32
clock	xf86drmMode.h	/^	uint32_t clock;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint32_t
close	nouveau/private.h	/^	int close;$/;"	m	struct:nouveau_device_priv	typeref:typename:int
close	tegra/private.h	/^	bool close;$/;"	m	struct:drm_tegra	typeref:typename:bool
close_submitqueue	freedreno/msm/msm_pipe.c	/^static void close_submitqueue(struct fd_pipe *pipe, uint32_t queue_id)$/;"	f	typeref:typename:void	file:
closefd	etnaviv/etnaviv_priv.h	/^	int closefd;        \/* call close(fd) upon destruction *\/$/;"	m	struct:etna_device	typeref:typename:int
closefd	freedreno/freedreno_priv.h	/^	int closefd;        \/* call close(fd) upon destruction *\/$/;"	m	struct:fd_device	typeref:typename:int
clr_cmp_cntl	include/drm/mach64_drm.h	/^	unsigned int clr_cmp_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
cmd	exynos/exynos_drm.h	/^	__u64					cmd;$/;"	m	struct:drm_exynos_g2d_set_cmdlist	typeref:typename:__u64
cmd	exynos/exynos_fimg2d.c	/^	struct drm_exynos_g2d_cmd	cmd[G2D_MAX_CMD_NR];$/;"	m	struct:g2d_context	typeref:struct:drm_exynos_g2d_cmd[]	file:
cmd	include/drm/drm.h	/^	__u32 cmd;$/;"	m	struct:drm_modeset_ctl	typeref:typename:__u32
cmd	include/drm/savage_drm.h	/^		unsigned char cmd;	\/* command *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90208	typeref:typename:unsigned char
cmd	include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90308	typeref:typename:unsigned char
cmd	include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90408	typeref:typename:unsigned char
cmd	include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90508	typeref:typename:unsigned char
cmd	include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90608	typeref:typename:unsigned char
cmd	include/drm/savage_drm.h	/^	} cmd;			\/* generic *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon311c39b90208
cmd	tests/amdgpu/vcn_tests.c	/^	uint32_t cmd;$/;"	m	struct:amdgpu_vcn_reg	typeref:typename:uint32_t	file:
cmd_addr	include/drm/savage_drm.h	/^	drm_savage_cmd_header_t *cmd_addr;$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:drm_savage_cmd_header_t *
cmd_buf	exynos/exynos_drm.h	/^	__u64					cmd_buf;$/;"	m	struct:drm_exynos_g2d_set_cmdlist	typeref:typename:__u64
cmd_buf	exynos/exynos_fimg2d.c	/^	struct drm_exynos_g2d_cmd	cmd_buf[G2D_MAX_GEM_CMD_NR];$/;"	m	struct:g2d_context	typeref:struct:drm_exynos_g2d_cmd[]	file:
cmd_buf_nr	exynos/exynos_drm.h	/^	__u32					cmd_buf_nr;$/;"	m	struct:drm_exynos_g2d_set_cmdlist	typeref:typename:__u32
cmd_buf_nr	exynos/exynos_fimg2d.c	/^	unsigned int			cmd_buf_nr;$/;"	m	struct:g2d_context	typeref:typename:unsigned int	file:
cmd_count	freedreno/freedreno_priv.h	/^	uint32_t (*cmd_count)(struct fd_ringbuffer *ring);$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:uint32_t (*)(struct fd_ringbuffer * ring)
cmd_count	freedreno/msm/msm_ringbuffer.c	/^	unsigned cmd_count;$/;"	m	struct:msm_ringbuffer	typeref:typename:unsigned	file:
cmd_dma_offset	include/drm/savage_drm.h	/^	unsigned long cmd_dma_offset;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned long
cmd_list	freedreno/msm/msm_ringbuffer.c	/^	struct list_head cmd_list;$/;"	m	struct:msm_ringbuffer	typeref:struct:list_head	file:
cmd_nr	exynos/exynos_drm.h	/^	__u32					cmd_nr;$/;"	m	struct:drm_exynos_g2d_set_cmdlist	typeref:typename:__u32
cmd_nr	exynos/exynos_fimg2d.c	/^	unsigned int			cmd_nr;$/;"	m	struct:g2d_context	typeref:typename:unsigned int	file:
cmd_table	freedreno/msm/msm_ringbuffer.c	/^	void *cmd_table;$/;"	m	struct:msm_ringbuffer	typeref:typename:void *	file:
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anona03735db010a::__anona03735db0608	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0708	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0f08	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anona03735db090a::__anona03735db0c08	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anona03735db090a::__anona03735db1208	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anona03735db090a::__anona03735db0b08	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0808	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db1008	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0408	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0508	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0d08	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet;$/;"	m	struct:__anona03735db090a::__anona03735db0e08	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0308	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db010a::__anona03735db0208	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db090a::__anona03735db0a08	typeref:typename:unsigned char
cmd_type	include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anona03735db090a::__anona03735db1108	typeref:typename:unsigned char
cmdbuf	include/drm/tegra_drm.h	/^	} cmdbuf;$/;"	m	struct:drm_tegra_reloc	typeref:struct:drm_tegra_reloc::__anon2c02fb350108
cmdbufs	include/drm/tegra_drm.h	/^	__u64 cmdbufs;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u64
cmdlist_no	exynos/exynos_drm.h	/^	__u32				cmdlist_no;$/;"	m	struct:drm_exynos_g2d_event	typeref:typename:__u32
cmdlist_nr	exynos/exynos_fimg2d.c	/^	unsigned int			cmdlist_nr;$/;"	m	struct:g2d_context	typeref:typename:unsigned int	file:
cmds	include/drm/msm_drm.h	/^	__u64 cmds;           \/* in, ptr to array of submit_cmd's *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u64
cmds_ptr	include/drm/tegra_drm.h	/^	__u64 cmds_ptr;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u64
cntl	tests/amdgpu/vcn_tests.c	/^	uint32_t cntl;$/;"	m	struct:amdgpu_vcn_reg	typeref:typename:uint32_t	file:
cntl_sb_buf_gpu_addr	include/drm/amdgpu_drm.h	/^	__u64 cntl_sb_buf_gpu_addr;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
cntl_sb_buf_size	include/drm/amdgpu_drm.h	/^	__u32 cntl_sb_buf_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
cob_size	include/drm/savage_drm.h	/^	unsigned int cob_size;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
codec_info	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_info_video_codec_info codec_info[AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_COUNT];$/;"	m	struct:drm_amdgpu_info_video_caps	typeref:struct:drm_amdgpu_info_video_codec_info[]
color	exynos/exynos_fimg2d.h	/^	unsigned int			color;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
color	include/drm/drm_mode.h	/^	__u32 color;$/;"	m	struct:drm_mode_fb_dirty_cmd	typeref:typename:__u32
color_key	include/drm/i915_drm.h	/^	__u32 color_key;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
color_key	include/drm/vmwgfx_drm.h	/^	__u32 color_key;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
color_mask	include/drm/mga_drm.h	/^	unsigned int color_mask;$/;"	m	struct:drm_mga_clear	typeref:typename:unsigned int
color_mask	include/drm/r128_drm.h	/^	unsigned int color_mask;$/;"	m	struct:drm_r128_clear	typeref:typename:unsigned int
color_mask	include/drm/radeon_drm.h	/^	unsigned int color_mask;$/;"	m	struct:drm_radeon_clear	typeref:typename:unsigned int
color_mode	exynos/exynos_fimg2d.h	/^	enum e_g2d_color_mode		color_mode;$/;"	m	struct:g2d_image	typeref:enum:e_g2d_color_mode
color_read	include/drm/vc4_drm.h	/^	struct drm_vc4_submit_rcl_surface color_read;$/;"	m	struct:drm_vc4_submit_cl	typeref:struct:drm_vc4_submit_rcl_surface
color_rgb24	tests/util/pattern.c	/^struct color_rgb24 {$/;"	s	file:
color_write	include/drm/vc4_drm.h	/^	struct drm_vc4_submit_rcl_surface color_write;$/;"	m	struct:drm_vc4_submit_cl	typeref:struct:drm_vc4_submit_rcl_surface
color_yuv	tests/util/pattern.c	/^struct color_yuv {$/;"	s	file:
colour	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint8_t colour[4]; \/\/ B G R X$/;"	m	struct:connector	typeref:typename:uint8_t[4]	file:
colour_space	tests/etnaviv/write_bmp.c	/^	unsigned int colour_space;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
colours	tests/etnaviv/write_bmp.c	/^	unsigned int colours;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
command	include/drm/qxl_drm.h	/^	__u64		command; \/* void* *\/$/;"	m	struct:drm_qxl_command	typeref:typename:__u64
command	include/drm/virtgpu_drm.h	/^	__u64 command; \/* void* *\/$/;"	m	struct:drm_virtgpu_execbuffer	typeref:typename:__u64
command_size	include/drm/qxl_drm.h	/^	__u32		command_size;$/;"	m	struct:drm_qxl_command	typeref:typename:__u32
command_size	include/drm/vmwgfx_drm.h	/^	__u32 command_size;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u32
commands	include/drm/qxl_drm.h	/^	__u64		commands;	\/* struct drm_qxl_command* *\/$/;"	m	struct:drm_qxl_execbuffer	typeref:typename:__u64
commands	include/drm/vmwgfx_drm.h	/^	__u64 commands;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u64
commands_num	include/drm/qxl_drm.h	/^	__u32		commands_num;$/;"	m	struct:drm_qxl_execbuffer	typeref:typename:__u32
compare_batch	intel/test_decode.c	/^compare_batch(struct drm_intel_decode *ctx, const char *batch_filename)$/;"	f	typeref:typename:void	file:
compatible	xf86drm.h	/^	char **compatible; \/* NULL terminated list of compatible strings *\/$/;"	m	struct:_drmHost1xDeviceInfo	typeref:typename:char **
compatible	xf86drm.h	/^	char **compatible; \/* NULL terminated list of compatible strings *\/$/;"	m	struct:_drmPlatformDeviceInfo	typeref:typename:char **
component_alpha	exynos/exynos_fimg2d.h	/^	unsigned char			component_alpha;$/;"	m	struct:g2d_image	typeref:typename:unsigned char
compression	tests/etnaviv/write_bmp.c	/^	unsigned int compression;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
compute_dist	tests/hash.c	/^static void compute_dist(HashTablePtr table)$/;"	f	typeref:typename:void	file:
compute_partition_size	amdgpu/amdgpu.h	/^	uint32_t compute_partition_size;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
compute_partition_size	include/drm/amdgpu_drm.h	/^	__u32 compute_partition_size;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
con_ids	tests/modetest/modetest.c	/^	uint32_t *con_ids;$/;"	m	struct:pipe_arg	typeref:typename:uint32_t *	file:
config	nouveau/nouveau.h	/^	union nouveau_bo_config config;$/;"	m	struct:nouveau_bo	typeref:union:nouveau_bo_config
conn	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t conn;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
conn	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t conn;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
conn	tests/modeset/modeset.c	/^	uint32_t conn;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
conn_str	tests/drm-hello/drm-hello.c	/^static const char *conn_str(uint32_t conn_type)$/;"	f	typeref:typename:const char *	file:
conn_str	tests/modeset-vsync-1/util.c	/^const char *conn_str(uint32_t conn_type)$/;"	f	typeref:typename:const char *
conn_str	tests/modesetting/util.c	/^const char *conn_str(uint32_t conn_type)$/;"	f	typeref:typename:const char *
connected	tests/kms/libkms-test.h	/^	bool connected;$/;"	m	struct:kms_screen	typeref:typename:bool
connected	tests/modeset-vsync-1/modeset-vsync-1.c	/^	bool connected;$/;"	m	struct:connector	typeref:typename:bool	file:
connected	tests/modesetting/modesetting.c	/^	bool connected;$/;"	m	struct:connector	typeref:typename:bool	file:
connection	exynos/exynos_drm.h	/^	unsigned int connection;$/;"	m	struct:drm_exynos_vidi_connection	typeref:typename:unsigned int
connection	include/drm/drm_mode.h	/^	__u32 connection;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
connection	xf86drm.c	/^} connection[DRM_MAX_FDS];$/;"	v	typeref:struct:__anon0ab21c850108[]
connection	xf86drmMode.h	/^	drmModeConnection connection;$/;"	m	struct:_drmModeConnector	typeref:typename:drmModeConnection
connector	tests/exynos/exynos_fimg2d_test.c	/^struct connector {$/;"	s	file:
connector	tests/modeset-atomic/modeset-atomic.c	/^	struct drm_object connector;$/;"	m	struct:modeset_output	typeref:struct:drm_object	file:
connector	tests/modeset-showimg/modeset-showimg.c	/^	struct drm_object connector;$/;"	m	struct:modeset_output	typeref:struct:drm_object	file:
connector	tests/modeset-vsync-1/modeset-vsync-1.c	/^struct connector {$/;"	s	file:
connector	tests/modesetting/modesetting.c	/^struct connector {$/;"	s	file:
connector	tests/modetest/modetest.c	/^	drmModeConnector *connector;$/;"	m	struct:connector	typeref:typename:drmModeConnector *	file:
connector	tests/modetest/modetest.c	/^struct connector {$/;"	s	file:
connector_find_mode	tests/exynos/exynos_fimg2d_test.c	/^static void connector_find_mode(int fd, struct connector *c,$/;"	f	typeref:typename:void	file:
connector_find_mode	tests/modetest/modetest.c	/^static drmModeModeInfo *connector_find_mode(struct device *dev, uint32_t con_id,$/;"	f	typeref:typename:drmModeModeInfo *	file:
connector_id	include/drm/drm_mode.h	/^	__u32 connector_id;$/;"	m	struct:drm_mode_connector_set_property	typeref:typename:__u32
connector_id	include/drm/drm_mode.h	/^	__u32 connector_id;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
connector_id	include/drm/drm_mode.h	/^	__u32 connector_id;$/;"	m	struct:drm_mode_mode_cmd	typeref:typename:__u32
connector_id	xf86drmMode.h	/^	uint32_t connector_id;$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t
connector_id_ptr	include/drm/drm_mode.h	/^	__u64 connector_id_ptr;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u64
connector_names	tests/kms/libkms-test-device.c	/^static const char *const connector_names[] = {$/;"	v	typeref:typename:const char * const[]	file:
connector_status_names	tests/util/kms.c	/^static const struct type_name connector_status_names[] = {$/;"	v	typeref:typename:const struct type_name[]	file:
connector_type	include/drm/drm_mode.h	/^	__u32 connector_type;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
connector_type	xf86drmMode.h	/^	uint32_t connector_type;$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t
connector_type_id	include/drm/drm_mode.h	/^	__u32 connector_type_id;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
connector_type_id	xf86drmMode.h	/^	uint32_t connector_type_id;$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t
connector_type_names	tests/util/kms.c	/^static const struct type_name connector_type_names[] = {$/;"	v	typeref:typename:const struct type_name[]	file:
connectors	tests/modeprint/modeprint.c	/^int connectors;$/;"	v	typeref:typename:int
connectors	tests/modetest/modetest.c	/^	struct connector *connectors;$/;"	m	struct:resources	typeref:struct:connector *	file:
connectors	xf86drmMode.h	/^	uint32_t *connectors;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t *
cons	tests/modetest/modetest.c	/^	const char **cons;$/;"	m	struct:pipe_arg	typeref:typename:const char **	file:
constant_color_c	include/drm/r128_drm.h	/^	unsigned int constant_color_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
container_of	util_double_list.h	/^#define container_of(/;"	d
context	amdgpu/amdgpu.h	/^	amdgpu_context_handle context;$/;"	m	struct:amdgpu_cs_fence	typeref:typename:amdgpu_context_handle
context	include/drm/drm.h	/^	int context;			  \/**< Context handle *\/$/;"	m	struct:drm_dma	typeref:typename:int
context	include/drm/drm.h	/^	int context;$/;"	m	struct:drm_lock	typeref:typename:int
context	include/drm/radeon_drm.h	/^	drm_radeon_context_regs_t context;$/;"	m	struct:__anona03735db1808	typeref:typename:drm_radeon_context_regs_t
context	include/drm/sis_drm.h	/^	int context;$/;"	m	struct:__anon62e6baf10108	typeref:typename:int
context	include/drm/tegra_drm.h	/^	__u32 context;$/;"	m	struct:drm_tegra_channel_close	typeref:typename:__u32
context	include/drm/tegra_drm.h	/^	__u32 context;$/;"	m	struct:drm_tegra_channel_map	typeref:typename:__u32
context	include/drm/tegra_drm.h	/^	__u32 context;$/;"	m	struct:drm_tegra_channel_open	typeref:typename:__u32
context	include/drm/tegra_drm.h	/^	__u32 context;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u32
context	include/drm/tegra_drm.h	/^	__u32 context;$/;"	m	struct:drm_tegra_channel_unmap	typeref:typename:__u32
context	include/drm/tegra_drm.h	/^	__u64 context;$/;"	m	struct:drm_tegra_close_channel	typeref:typename:__u64
context	include/drm/tegra_drm.h	/^	__u64 context;$/;"	m	struct:drm_tegra_get_syncpt	typeref:typename:__u64
context	include/drm/tegra_drm.h	/^	__u64 context;$/;"	m	struct:drm_tegra_get_syncpt_base	typeref:typename:__u64
context	include/drm/tegra_drm.h	/^	__u64 context;$/;"	m	struct:drm_tegra_open_channel	typeref:typename:__u64
context	include/drm/tegra_drm.h	/^	__u64 context;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u64
context	include/drm/via_drm.h	/^	__u32 context;$/;"	m	struct:__anon56c3c8620308	typeref:typename:__u32
context	xf86drm.h	/^	drm_context_t context; \/**< Context handle *\/$/;"	m	struct:_drmDMAReq	typeref:typename:drm_context_t
context2	include/drm/radeon_drm.h	/^	drm_radeon_context2_regs_t context2;$/;"	m	struct:__anona03735db1808	typeref:typename:drm_radeon_context2_regs_t
context_handle	include/drm/vmwgfx_drm.h	/^	__u32 context_handle;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u32
context_handle	tests/amdgpu/cs_tests.c	/^static amdgpu_context_handle context_handle;$/;"	v	typeref:typename:amdgpu_context_handle	file:
context_handle	tests/amdgpu/uvd_enc_tests.c	/^static amdgpu_context_handle context_handle;$/;"	v	typeref:typename:amdgpu_context_handle	file:
context_handle	tests/amdgpu/vce_tests.c	/^static amdgpu_context_handle context_handle;$/;"	v	typeref:typename:amdgpu_context_handle	file:
context_handle	tests/amdgpu/vcn_tests.c	/^static amdgpu_context_handle context_handle;$/;"	v	typeref:typename:amdgpu_context_handle	file:
context_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int context_id; \/* Context for the timestamp *\/$/;"	m	struct:kgsl_timestamp_event	typeref:typename:unsigned int
context_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int context_id;$/;"	m	struct:kgsl_cmdstream_freememontimestamp_ctxtid	typeref:typename:unsigned int
context_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int context_id;$/;"	m	struct:kgsl_cmdstream_readtimestamp_ctxtid	typeref:typename:unsigned int
context_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int context_id;$/;"	m	struct:kgsl_device_waittimestamp_ctxtid	typeref:typename:unsigned int
context_state	include/drm/mach64_drm.h	/^	drm_mach64_context_regs_t context_state;$/;"	m	struct:drm_mach64_sarea	typeref:typename:drm_mach64_context_regs_t
context_state	include/drm/mga_drm.h	/^	drm_mga_context_regs_t context_state;$/;"	m	struct:_drm_mga_sarea	typeref:typename:drm_mga_context_regs_t
context_state	include/drm/r128_drm.h	/^	drm_r128_context_regs_t context_state;$/;"	m	struct:drm_r128_sarea	typeref:typename:drm_r128_context_regs_t
context_state	include/drm/radeon_drm.h	/^	drm_radeon_context_regs_t context_state;$/;"	m	struct:__anona03735db1908	typeref:typename:drm_radeon_context_regs_t
contexts	include/drm/drm.h	/^	struct drm_ctx *contexts;$/;"	m	struct:drm_ctx_res	typeref:struct:drm_ctx *
contrast	include/drm/i915_drm.h	/^	__u32 contrast;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
cookie_valid	include/drm/vmwgfx_drm.h	/^	__s32  cookie_valid;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__s32
core	etnaviv/etnaviv_priv.h	/^	uint32_t core;$/;"	m	struct:etna_gpu	typeref:typename:uint32_t
core_info	freedreno/kgsl/msm_kgsl.h	/^	struct msm_dcvs_core_info *core_info;$/;"	m	struct:kgsl_device_platform_data	typeref:struct:msm_dcvs_core_info *
count	freedreno/kgsl/kgsl_drm.h	/^	uint32_t count;$/;"	m	struct:drm_kgsl_gem_bufinfo	typeref:typename:uint32_t
count	include/drm/amdgpu_drm.h	/^			__u32 count;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00b08	typeref:typename:__u32
count	include/drm/drm.h	/^	int count;		  \/**< Length of user-space structures *\/$/;"	m	struct:drm_list	typeref:typename:int
count	include/drm/drm.h	/^	int count;		 \/**< Number of buffers of this size *\/$/;"	m	struct:drm_buf_desc	typeref:typename:int
count	include/drm/drm.h	/^	int count;		\/**< Entries in list *\/$/;"	m	struct:drm_buf_info	typeref:typename:int
count	include/drm/drm.h	/^	int count;		\/**< Length of the buffer list *\/$/;"	m	struct:drm_buf_map	typeref:typename:int
count	include/drm/drm.h	/^	int count;$/;"	m	struct:drm_buf_free	typeref:typename:int
count	include/drm/drm.h	/^	int count;$/;"	m	struct:drm_ctx_res	typeref:typename:int
count	include/drm/drm.h	/^	unsigned long count;$/;"	m	struct:drm_stats	typeref:typename:unsigned long
count	include/drm/r128_drm.h	/^	int count;		\/* Number of vertices in buffer *\/$/;"	m	struct:drm_r128_vertex	typeref:typename:int
count	include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anona03735db010a::__anona03735db0608	typeref:typename:unsigned char
count	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anona03735db090a::__anona03735db0c08	typeref:typename:unsigned char
count	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anona03735db090a::__anona03735db1208	typeref:typename:unsigned char
count	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anona03735db090a::__anona03735db0b08	typeref:typename:unsigned char
count	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0408	typeref:typename:unsigned char
count	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0508	typeref:typename:unsigned char
count	include/drm/radeon_drm.h	/^		unsigned short count;	\/* amount of packet2 to emit *\/$/;"	m	struct:__anona03735db090a::__anona03735db0e08	typeref:typename:unsigned short
count	include/drm/radeon_drm.h	/^	int count;		\/* Number of vertices in buffer *\/$/;"	m	struct:drm_radeon_vertex	typeref:typename:int
count	include/drm/savage_drm.h	/^		unsigned short count;	\/* number of consecutive registers *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90308	typeref:typename:unsigned short
count	include/drm/savage_drm.h	/^		unsigned short count;	\/* number of indices that follow *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90508	typeref:typename:unsigned short
count	include/drm/savage_drm.h	/^		unsigned short count;	\/* number of vertices *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90408	typeref:typename:unsigned short
count	include/drm/savage_drm.h	/^	unsigned int count;$/;"	m	struct:drm_savage_event	typeref:typename:unsigned int
count	intel/intel_decode.c	/^	uint32_t count;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
count	intel/uthash.h	/^   unsigned count;$/;"	m	struct:UT_hash_bucket	typeref:typename:unsigned
count	nouveau/nvif/ioctl.h	/^	__u8  count;$/;"	m	struct:nvif_ioctl_sclass_v0	typeref:typename:__u8
count	tests/modetest/cursor.c	/^static uint32_t indx, count;$/;"	v	typeref:typename:uint32_t	file:
count	xf86drm.h	/^	int count; \/**< Number of buffers described in list *\/$/;"	m	struct:_drmBufInfo	typeref:typename:int
count	xf86drm.h	/^	int count; \/**< Number of buffers mapped *\/$/;"	m	struct:_drmBufMap	typeref:typename:int
count	xf86drm.h	/^	int count; \/**< Number of buffers of this size *\/$/;"	m	struct:_drmBufDesc	typeref:typename:int
count	xf86drm.h	/^	unsigned long count; \/**< Number of data *\/$/;"	m	struct:_drmStats	typeref:typename:unsigned long
count	xf86drmMode.h	/^	uint32_t count;$/;"	m	struct:drmModeLesseeList	typeref:typename:uint32_t
count	xf86drmMode.h	/^	uint32_t count;$/;"	m	struct:drmModeObjectList	typeref:typename:uint32_t
count	xf86drmSL.c	/^	int count;$/;"	m	struct:SkipList	typeref:typename:int	file:
count_blobs	xf86drmMode.h	/^	int count_blobs;$/;"	m	struct:_drmModeProperty	typeref:typename:int
count_connectors	include/drm/drm_mode.h	/^	__u32 count_connectors;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
count_connectors	include/drm/drm_mode.h	/^	__u32 count_connectors;$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
count_connectors	tests/modetest/modetest.c	/^	int count_connectors;$/;"	m	struct:resources	typeref:typename:int	file:
count_connectors	xf86drmMode.h	/^	int count_connectors;$/;"	m	struct:_drmModeRes	typeref:typename:int
count_crtcs	include/drm/drm_mode.h	/^	__u32 count_crtcs;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
count_crtcs	tests/modetest/modetest.c	/^	int count_crtcs;$/;"	m	struct:resources	typeref:typename:int	file:
count_crtcs	xf86drmMode.h	/^	int count_crtcs;$/;"	m	struct:_drmModeRes	typeref:typename:int
count_encoders	include/drm/drm_mode.h	/^	__u32 count_encoders;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
count_encoders	include/drm/drm_mode.h	/^	__u32 count_encoders;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
count_encoders	tests/modetest/modetest.c	/^	int count_encoders;$/;"	m	struct:resources	typeref:typename:int	file:
count_encoders	xf86drmMode.h	/^	int count_encoders;$/;"	m	struct:_drmModeConnector	typeref:typename:int
count_encoders	xf86drmMode.h	/^	int count_encoders;$/;"	m	struct:_drmModeRes	typeref:typename:int
count_entries	tests/hash.c	/^static int count_entries(HashBucketPtr bucket)$/;"	f	typeref:typename:int	file:
count_enum_blobs	include/drm/drm_mode.h	/^	__u32 count_enum_blobs;$/;"	m	struct:drm_mode_get_property	typeref:typename:__u32
count_enums	xf86drmMode.h	/^	int count_enums;$/;"	m	struct:_drmModeProperty	typeref:typename:int
count_fbs	include/drm/drm_mode.h	/^	__u32 count_fbs;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
count_fbs	tests/modetest/modetest.c	/^	int count_fbs;$/;"	m	struct:resources	typeref:typename:int	file:
count_fbs	xf86drmMode.h	/^	int count_fbs;$/;"	m	struct:_drmModeRes	typeref:typename:int
count_format_types	include/drm/drm_mode.h	/^	__u32 count_format_types;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u32
count_formats	include/drm/drm_mode.h	/^	__u32 count_formats;$/;"	m	struct:drm_format_modifier_blob	typeref:typename:__u32
count_formats	xf86drmMode.h	/^	uint32_t count_formats;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
count_handles	include/drm/drm.h	/^	__u32 count_handles;$/;"	m	struct:drm_syncobj_array	typeref:typename:__u32
count_handles	include/drm/drm.h	/^	__u32 count_handles;$/;"	m	struct:drm_syncobj_timeline_array	typeref:typename:__u32
count_handles	include/drm/drm.h	/^	__u32 count_handles;$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__u32
count_handles	include/drm/drm.h	/^	__u32 count_handles;$/;"	m	struct:drm_syncobj_wait	typeref:typename:__u32
count_lessees	include/drm/drm_mode.h	/^	__u32 count_lessees;$/;"	m	struct:drm_mode_list_lessees	typeref:typename:__u32
count_modes	include/drm/drm_mode.h	/^	__u32 count_modes;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
count_modes	xf86drmMode.h	/^	int count_modes;$/;"	m	struct:_drmModeConnector	typeref:typename:int
count_modifiers	include/drm/drm_mode.h	/^	__u32 count_modifiers;$/;"	m	struct:drm_format_modifier_blob	typeref:typename:__u32
count_objects	include/drm/drm_mode.h	/^	__u32 count_objects;$/;"	m	struct:drm_mode_get_lease	typeref:typename:__u32
count_objs	include/drm/drm_mode.h	/^	__u32 count_objs;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u32
count_planes	include/drm/drm_mode.h	/^	__u32 count_planes;$/;"	m	struct:drm_mode_get_plane_res	typeref:typename:__u32
count_planes	tests/modetest/modetest.c	/^	uint32_t count_planes;$/;"	m	struct:resources	typeref:typename:uint32_t	file:
count_planes	xf86drmMode.h	/^	uint32_t count_planes;$/;"	m	struct:_drmModePlaneRes	typeref:typename:uint32_t
count_props	include/drm/drm_mode.h	/^	__u32 count_props;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
count_props	include/drm/drm_mode.h	/^	__u32 count_props;$/;"	m	struct:drm_mode_obj_get_properties	typeref:typename:__u32
count_props	xf86drmMode.h	/^	int count_props;$/;"	m	struct:_drmModeConnector	typeref:typename:int
count_props	xf86drmMode.h	/^	uint32_t count_props;$/;"	m	struct:_drmModeObjectProperties	typeref:typename:uint32_t
count_props_ptr	include/drm/drm_mode.h	/^	__u64 count_props_ptr;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u64
count_values	include/drm/drm_mode.h	/^	__u32 count_values;$/;"	m	struct:drm_mode_get_property	typeref:typename:__u32
count_values	xf86drmMode.h	/^	int count_values;$/;"	m	struct:_drmModeProperty	typeref:typename:int
counter_nr	nouveau/nvif/if0002.h	/^	__u8  counter_nr;$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:__u8
cp_mode	include/drm/radeon_drm.h	/^	int cp_mode;$/;"	m	struct:drm_radeon_init	typeref:typename:int
cpb	tests/amdgpu/uvd_enc_tests.c	/^	struct amdgpu_uvd_enc_bo cpb;$/;"	m	struct:amdgpu_uvd_enc	typeref:struct:amdgpu_uvd_enc_bo	file:
cpb	tests/amdgpu/vce_tests.c	/^	struct amdgpu_vce_bo cpb;$/;"	m	struct:amdgpu_vce_encode	typeref:struct:amdgpu_vce_bo	file:
cpp	include/drm/i915_drm.h	/^	unsigned int cpp;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
cpu_access_mutex	amdgpu/amdgpu_internal.h	/^	pthread_mutex_t cpu_access_mutex;$/;"	m	struct:amdgpu_bo	typeref:typename:pthread_mutex_t
cpu_accessible_vram	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_heap_info cpu_accessible_vram;$/;"	m	struct:drm_amdgpu_memory_info	typeref:struct:drm_amdgpu_heap_info
cpu_fini	freedreno/freedreno_priv.h	/^	void (*cpu_fini)(struct fd_bo *bo);$/;"	m	struct:fd_bo_funcs	typeref:typename:void (*)(struct fd_bo * bo)
cpu_map_count	amdgpu/amdgpu_internal.h	/^	int cpu_map_count;$/;"	m	struct:amdgpu_bo	typeref:typename:int
cpu_prep	freedreno/freedreno_priv.h	/^	int (*cpu_prep)(struct fd_bo *bo, struct fd_pipe *pipe, uint32_t op);$/;"	m	struct:fd_bo_funcs	typeref:typename:int (*)(struct fd_bo * bo,struct fd_pipe * pipe,uint32_t op)
cpu_ptr	amdgpu/amdgpu_internal.h	/^	void *cpu_ptr;$/;"	m	struct:amdgpu_bo	typeref:typename:void *
cpy_video_buff	tests/camera_test/camera_plane.c	/^int cpy_video_buff(unsigned char *cemaro_buf)$/;"	f	typeref:typename:int
create_checkerboard_pattern	tests/exynos/exynos_fimg2d_test.c	/^static void *create_checkerboard_pattern(unsigned int num_tiles_x,$/;"	f	typeref:typename:void *	file:
create_fb	tests/modeset-vsync-1/modeset-vsync-1.c	/^static bool create_fb(int drm_fd, uint32_t width, uint32_t height,$/;"	f	typeref:typename:bool	file:
create_fb	tests/modesetting/modesetting.c	/^bool create_fb(int drm_fd, uint32_t width, uint32_t height,$/;"	f	typeref:typename:bool
cref	radeon/radeon_bo_int.h	/^    unsigned                    cref;$/;"	m	struct:radeon_bo_int	typeref:typename:unsigned
crelocs	radeon/radeon_cs_int.h	/^    unsigned                    crelocs;$/;"	m	struct:radeon_cs_int	typeref:typename:unsigned
crep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_gb_surface_create_rep crep;$/;"	m	struct:drm_vmw_gb_surface_ref_rep	typeref:struct:drm_vmw_gb_surface_create_rep
creq	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_gb_surface_create_req creq;$/;"	m	struct:drm_vmw_gb_surface_ref_rep	typeref:struct:drm_vmw_gb_surface_create_req
crtc	include/drm/drm.h	/^	__u32 crtc;$/;"	m	struct:drm_modeset_ctl	typeref:typename:__u32
crtc	tests/animatefb/animatefb.c	/^drmModeCrtc *crtc = NULL;$/;"	v	typeref:typename:drmModeCrtc *
crtc	tests/exynos/exynos_fimg2d_test.c	/^	int crtc;$/;"	m	struct:connector	typeref:typename:int	file:
crtc	tests/kms/libkms-test.h	/^	struct kms_crtc *crtc;$/;"	m	struct:kms_plane	typeref:struct:kms_crtc *
crtc	tests/modeset-atomic/modeset-atomic.c	/^	struct drm_object crtc;$/;"	m	struct:modeset_output	typeref:struct:drm_object	file:
crtc	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t crtc;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
crtc	tests/modeset-showimg/modeset-showimg.c	/^	struct drm_object crtc;$/;"	m	struct:modeset_output	typeref:struct:drm_object	file:
crtc	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t crtc;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
crtc	tests/modeset/modeset.c	/^	uint32_t crtc;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
crtc	tests/modetest/modetest.c	/^	drmModeCrtc *crtc;$/;"	m	struct:crtc	typeref:typename:drmModeCrtc *	file:
crtc	tests/modetest/modetest.c	/^	struct crtc *crtc;$/;"	m	struct:pipe_arg	typeref:struct:crtc *	file:
crtc	tests/modetest/modetest.c	/^struct crtc {$/;"	s	file:
crtc	tests/selectres/selectres.c	/^drmModeCrtc *crtc = NULL;$/;"	v	typeref:typename:drmModeCrtc *
crtc	tests/showfb/showfb.c	/^drmModeCrtc *crtc = NULL;$/;"	v	typeref:typename:drmModeCrtc *
crtc2_base	include/drm/radeon_drm.h	/^	int crtc2_base;		\/* CRTC2 frame offset *\/$/;"	m	struct:__anona03735db1908	typeref:typename:int
crtc_h	include/drm/drm_mode.h	/^	__u32 crtc_h;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
crtc_h	tests/modetest/cursor.c	/^	uint32_t crtc_w, crtc_h;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
crtc_id	include/drm/drm.h	/^	__u32 crtc_id;		\/* requested crtc_id *\/$/;"	m	struct:drm_crtc_get_sequence	typeref:typename:__u32
crtc_id	include/drm/drm.h	/^	__u32 crtc_id; \/* 0 on older kernels that do not support this *\/$/;"	m	struct:drm_event_vblank	typeref:typename:__u32
crtc_id	include/drm/drm.h	/^	__u32 crtc_id;$/;"	m	struct:drm_crtc_queue_sequence	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id; \/**< Id *\/$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id; \/**< Id of crtc *\/$/;"	m	struct:drm_mode_get_encoder	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_crtc_lut	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_crtc_page_flip	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_crtc_page_flip_target	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_cursor	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u32
crtc_id	include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
crtc_id	include/drm/i915_drm.h	/^	__u32 crtc_id;$/;"	m	struct:drm_i915_get_pipe_from_crtc_id	typeref:typename:__u32
crtc_id	include/drm/i915_drm.h	/^	__u32 crtc_id;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u32
crtc_id	include/drm/vmwgfx_drm.h	/^	__u32 crtc_id;$/;"	m	struct:drm_vmw_cursor_bypass_arg	typeref:typename:__u32
crtc_id	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t crtc_id;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
crtc_id	tests/modesetting/modesetting.c	/^	uint32_t crtc_id;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
crtc_id	tests/modetest/cursor.c	/^	uint32_t crtc_id;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
crtc_id	tests/modetest/modetest.c	/^	uint32_t crtc_id; \/* the id of CRTC to bind to *\/$/;"	m	struct:plane_arg	typeref:typename:uint32_t	file:
crtc_id	tests/modetest/modetest.c	/^	uint32_t crtc_id;$/;"	m	struct:pipe_arg	typeref:typename:uint32_t	file:
crtc_id	xf86drmMode.h	/^	uint32_t crtc_id;$/;"	m	struct:_drmModeCrtc	typeref:typename:uint32_t
crtc_id	xf86drmMode.h	/^	uint32_t crtc_id;$/;"	m	struct:_drmModeEncoder	typeref:typename:uint32_t
crtc_id	xf86drmMode.h	/^	uint32_t crtc_id;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
crtc_id_ptr	include/drm/drm_mode.h	/^	__u64 crtc_id_ptr;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u64
crtc_index	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t crtc_index;$/;"	m	struct:modeset_output	typeref:typename:uint32_t	file:
crtc_index	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t crtc_index;$/;"	m	struct:modeset_output	typeref:typename:uint32_t	file:
crtc_w	include/drm/drm_mode.h	/^	__u32 crtc_w;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
crtc_w	tests/modetest/cursor.c	/^	uint32_t crtc_w, crtc_h;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
crtc_x	include/drm/drm_mode.h	/^	__s32 crtc_x;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__s32
crtc_x	xf86drmMode.h	/^	uint32_t crtc_x, crtc_y;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
crtc_y	include/drm/drm_mode.h	/^	__s32 crtc_y;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__s32
crtc_y	xf86drmMode.h	/^	uint32_t crtc_x, crtc_y;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
crtcs	tests/kms/libkms-test.h	/^	struct kms_crtc **crtcs;$/;"	m	struct:kms_device	typeref:struct:kms_crtc **
crtcs	tests/modeprint/modeprint.c	/^int crtcs;$/;"	v	typeref:typename:int
crtcs	tests/modetest/modetest.c	/^	struct crtc *crtcs;$/;"	m	struct:resources	typeref:struct:crtc *	file:
crtcs	xf86drmMode.h	/^	uint32_t *crtcs;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t *
cs	radeon/radeon_cs_gem.c	/^    struct drm_radeon_cs        cs;$/;"	m	struct:cs_gem	typeref:struct:drm_radeon_cs	file:
cs_begin	radeon/radeon_cs_int.h	/^    int (*cs_begin)(struct radeon_cs_int *cs,$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs,uint32_t ndw,const char * file,const char * func,int line)
cs_create	radeon/radeon_cs_int.h	/^    struct radeon_cs_int *(*cs_create)(struct radeon_cs_manager *csm,$/;"	m	struct:radeon_cs_funcs	typeref:struct:radeon_cs_int * (*)(struct radeon_cs_manager * csm,uint32_t ndw)
cs_destroy	radeon/radeon_cs_int.h	/^    int (*cs_destroy)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs)
cs_emit	radeon/radeon_cs_int.h	/^    int (*cs_emit)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs)
cs_end	radeon/radeon_cs_int.h	/^    int (*cs_end)(struct radeon_cs_int *cs,$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs,const char * file,const char * func,int line)
cs_erase	radeon/radeon_cs_int.h	/^    int (*cs_erase)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs)
cs_gem	radeon/radeon_cs_gem.c	/^struct cs_gem {$/;"	s	file:
cs_gem_begin	radeon/radeon_cs_gem.c	/^static int cs_gem_begin(struct radeon_cs_int *cs,$/;"	f	typeref:typename:int	file:
cs_gem_create	radeon/radeon_cs_gem.c	/^static struct radeon_cs_int *cs_gem_create(struct radeon_cs_manager *csm,$/;"	f	typeref:struct:radeon_cs_int *	file:
cs_gem_destroy	radeon/radeon_cs_gem.c	/^static int cs_gem_destroy(struct radeon_cs_int *cs)$/;"	f	typeref:typename:int	file:
cs_gem_dump_bof	radeon/radeon_cs_gem.c	/^static void cs_gem_dump_bof(struct radeon_cs_int *cs)$/;"	f	typeref:typename:void	file:
cs_gem_emit	radeon/radeon_cs_gem.c	/^static int cs_gem_emit(struct radeon_cs_int *cs)$/;"	f	typeref:typename:int	file:
cs_gem_end	radeon/radeon_cs_gem.c	/^static int cs_gem_end(struct radeon_cs_int *cs,$/;"	f	typeref:typename:int	file:
cs_gem_erase	radeon/radeon_cs_gem.c	/^static int cs_gem_erase(struct radeon_cs_int *cs)$/;"	f	typeref:typename:int	file:
cs_gem_need_flush	radeon/radeon_cs_gem.c	/^static int cs_gem_need_flush(struct radeon_cs_int *cs)$/;"	f	typeref:typename:int	file:
cs_gem_print	radeon/radeon_cs_gem.c	/^static void cs_gem_print(struct radeon_cs_int *cs, FILE *file)$/;"	f	typeref:typename:void	file:
cs_gem_write_reloc	radeon/radeon_cs_gem.c	/^static int cs_gem_write_reloc(struct radeon_cs_int *cs,$/;"	f	typeref:typename:int	file:
cs_id	include/drm/radeon_drm.h	/^	__u32		cs_id;$/;"	m	struct:drm_radeon_cs	typeref:typename:__u32
cs_id_source	radeon/radeon_cs_gem.c	/^static uint32_t cs_id_source = 0;$/;"	v	typeref:typename:uint32_t	file:
cs_need_flush	radeon/radeon_cs_int.h	/^    int (*cs_need_flush)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs)
cs_print	radeon/radeon_cs_int.h	/^    void (*cs_print)(struct radeon_cs_int *cs, FILE *file);$/;"	m	struct:radeon_cs_funcs	typeref:typename:void (*)(struct radeon_cs_int * cs,FILE * file)
cs_reloc_gem	radeon/radeon_cs_gem.c	/^struct cs_reloc_gem {$/;"	s	file:
cs_tests	tests/amdgpu/cs_tests.c	/^CU_TestInfo cs_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
cs_type	tests/amdgpu/basic_tests.c	/^enum cs_type {$/;"	g	file:
cs_write_reloc	radeon/radeon_cs_int.h	/^    int (*cs_write_reloc)(struct radeon_cs_int *cs,$/;"	m	struct:radeon_cs_funcs	typeref:typename:int (*)(struct radeon_cs_int * cs,struct radeon_bo * bo,uint32_t read_domain,uint32_t write_domain,uint32_t flags)
csm	radeon/radeon_cs_int.h	/^    struct radeon_cs_manager    *csm;$/;"	m	struct:radeon_cs_int	typeref:struct:radeon_cs_manager *
ct0ca	include/drm/vc4_drm.h	/^	__u32 ct0ca, ct0ea;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct0cs	include/drm/vc4_drm.h	/^	__u32 ct0cs, ct1cs;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct0ea	include/drm/vc4_drm.h	/^	__u32 ct0ca, ct0ea;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct0ra0	include/drm/vc4_drm.h	/^	__u32 ct0ra0, ct1ra0;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct1ca	include/drm/vc4_drm.h	/^	__u32 ct1ca, ct1ea;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct1cs	include/drm/vc4_drm.h	/^	__u32 ct0cs, ct1cs;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct1ea	include/drm/vc4_drm.h	/^	__u32 ct1ca, ct1ea;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ct1ra0	include/drm/vc4_drm.h	/^	__u32 ct0ra0, ct1ra0;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ctr	nouveau/nvif/if0003.h	/^	__u32 ctr[4];$/;"	m	struct:nvif_perfdom_read_v0	typeref:typename:__u32[4]
ctr	nouveau/nvif/if0003.h	/^	} ctr[4];$/;"	m	struct:nvif_perfdom_v0	typeref:struct:nvif_perfdom_v0::__anonbddf1a210108[4]
ctrl	freedreno/kgsl/msm_kgsl.h	/^	unsigned int ctrl;$/;"	m	struct:kgsl_ibdesc	typeref:typename:unsigned int
ctxOwner	include/drm/i915_drm.h	/^	int ctxOwner;		\/* last context to upload state *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
ctxOwner	include/drm/mga_drm.h	/^	int ctxOwner;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
ctxOwner	include/drm/savage_drm.h	/^	int ctxOwner;$/;"	m	struct:_drm_savage_sarea	typeref:typename:int
ctxOwner	include/drm/via_drm.h	/^	int ctxOwner;		\/* last context to upload state *\/$/;"	m	struct:_drm_via_sarea	typeref:typename:int
ctx_id	freedreno/kgsl/msm_kgsl.h	/^	enum kgsl_iommu_context_id ctx_id;$/;"	m	struct:kgsl_iommu_ctx	typeref:enum:kgsl_iommu_context_id
ctx_id	include/drm/amdgpu_drm.h	/^			__u32	ctx_id;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00108	typeref:typename:__u32
ctx_id	include/drm/amdgpu_drm.h	/^	__u32		ctx_id;$/;"	m	struct:drm_amdgpu_cs_in	typeref:typename:__u32
ctx_id	include/drm/amdgpu_drm.h	/^	__u32	ctx_id;$/;"	m	struct:drm_amdgpu_ctx_in	typeref:typename:__u32
ctx_id	include/drm/amdgpu_drm.h	/^	__u32   ctx_id;$/;"	m	struct:drm_amdgpu_sched_in	typeref:typename:__u32
ctx_id	include/drm/amdgpu_drm.h	/^	__u32 ctx_id;$/;"	m	struct:drm_amdgpu_cs_chunk_dep	typeref:typename:__u32
ctx_id	include/drm/amdgpu_drm.h	/^	__u32 ctx_id;$/;"	m	struct:drm_amdgpu_fence	typeref:typename:__u32
ctx_id	include/drm/amdgpu_drm.h	/^	__u32 ctx_id;$/;"	m	struct:drm_amdgpu_wait_cs_in	typeref:typename:__u32
ctx_id	include/drm/drm.h	/^	unsigned int ctx_id;	 \/**< Context requesting private mapping *\/$/;"	m	struct:drm_ctx_priv_map	typeref:typename:unsigned int
ctx_id	include/drm/i915_drm.h	/^	__u32 ctx_id; \/* output: id of new context*\/$/;"	m	struct:drm_i915_gem_context_create	typeref:typename:__u32
ctx_id	include/drm/i915_drm.h	/^	__u32 ctx_id; \/* output: id of new context*\/$/;"	m	struct:drm_i915_gem_context_create_ext	typeref:typename:__u32
ctx_id	include/drm/i915_drm.h	/^	__u32 ctx_id;$/;"	m	struct:drm_i915_gem_context_destroy	typeref:typename:__u32
ctx_id	include/drm/i915_drm.h	/^	__u32 ctx_id;$/;"	m	struct:drm_i915_gem_context_param	typeref:typename:__u32
ctx_id	include/drm/i915_drm.h	/^	__u32 ctx_id;$/;"	m	struct:drm_i915_reset_stats	typeref:typename:__u32
ctx_id	intel/intel_bufmgr_priv.h	/^	unsigned int ctx_id;$/;"	m	struct:_drm_intel_context	typeref:typename:unsigned int
ctx_owner	include/drm/mach64_drm.h	/^	int ctx_owner;$/;"	m	struct:drm_mach64_sarea	typeref:typename:int
ctx_owner	include/drm/r128_drm.h	/^	int ctx_owner;$/;"	m	struct:drm_r128_sarea	typeref:typename:int
ctx_owner	include/drm/radeon_drm.h	/^	int ctx_owner;$/;"	m	struct:__anona03735db1908	typeref:typename:int
cu_active_number	amdgpu/amdgpu.h	/^	uint32_t cu_active_number;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
cu_active_number	include/drm/amdgpu_drm.h	/^	__u32 cu_active_number;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
cu_ao_bitmap	include/drm/amdgpu_drm.h	/^	__u32 cu_ao_bitmap[4][4];$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32[4][4]
cu_ao_mask	amdgpu/amdgpu.h	/^	uint32_t cu_ao_mask;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
cu_ao_mask	include/drm/amdgpu_drm.h	/^	__u32 cu_ao_mask;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
cu_bitmap	amdgpu/amdgpu.h	/^	uint32_t cu_bitmap[4][4];$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t[4][4]
cu_bitmap	include/drm/amdgpu_drm.h	/^	__u32 cu_bitmap[4][4];$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32[4][4]
cur	freedreno/freedreno_ringbuffer.h	/^	uint32_t *cur, *end, *start, *last_start;$/;"	m	struct:fd_ringbuffer	typeref:typename:uint32_t *
cur	nouveau/nouveau.h	/^	uint32_t *cur;$/;"	m	struct:nouveau_pushbuf	typeref:typename:uint32_t *
curBusID	tests/ttmtest/src/ttmtest.c	/^    char *curBusID;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:char *	file:
cur_gmr_id	include/drm/vmwgfx_drm.h	/^	__u32 cur_gmr_id;$/;"	m	struct:drm_vmw_dmabuf_rep	typeref:typename:__u32
cur_gmr_offset	include/drm/vmwgfx_drm.h	/^	__u32 cur_gmr_offset;$/;"	m	struct:drm_vmw_dmabuf_rep	typeref:typename:__u32
current	nouveau/nouveau.h	/^	struct nouveau_list current;$/;"	m	struct:nouveau_bufctx	typeref:struct:nouveau_list
current	tests/modeprint/modeprint.c	/^int current;$/;"	v	typeref:typename:int
current_cmd	freedreno/msm/msm_ringbuffer.c	/^static struct msm_cmd *current_cmd(struct fd_ringbuffer *ring)$/;"	f	typeref:struct:msm_cmd *	file:
current_context	freedreno/kgsl/msm_kgsl.h	/^	unsigned int current_context;$/;"	m	struct:kgsl_devmemstore	typeref:typename:unsigned int
current_fb_id	tests/modetest/modetest.c	/^	unsigned int fb_id[2], current_fb_id;$/;"	m	struct:pipe_arg	typeref:typename:unsigned int	file:
current_ring_seqno	freedreno/msm/msm_priv.h	/^	unsigned current_ring_seqno;$/;"	m	struct:msm_bo	typeref:typename:unsigned
current_stream	etnaviv/etnaviv_priv.h	/^	struct etna_cmd_stream *current_stream;$/;"	m	struct:etna_bo	typeref:struct:etna_cmd_stream *
cursor	tests/modetest/cursor.c	/^struct cursor {$/;"	s	file:
cursor	xf86drmMode.c	/^	uint32_t cursor;$/;"	m	struct:_drmModeAtomicReq	typeref:typename:uint32_t	file:
cursor	xf86drmMode.c	/^	uint32_t cursor;$/;"	m	struct:_drmModeAtomicReqItem	typeref:typename:uint32_t	file:
cursor_bo	tests/modetest/modetest.c	/^		struct bo *cursor_bo;$/;"	m	struct:device::__anon89ebcaf10108	typeref:struct:bo *	file:
cursor_init	tests/modetest/cursor.c	/^int cursor_init(int fd, uint32_t bo_handle, uint32_t crtc_id,$/;"	f	typeref:typename:int
cursor_running	tests/modetest/cursor.c	/^static int cursor_running;$/;"	v	typeref:typename:int	file:
cursor_start	tests/modetest/cursor.c	/^int cursor_start(void)$/;"	f	typeref:typename:int
cursor_step	tests/modetest/cursor.c	/^struct cursor_step {$/;"	s	file:
cursor_stop	tests/modetest/cursor.c	/^int cursor_stop(void)$/;"	f	typeref:typename:int
cursor_thread	tests/modetest/cursor.c	/^static pthread_t cursor_thread;$/;"	v	typeref:typename:pthread_t	file:
cursor_thread_func	tests/modetest/cursor.c	/^static void *cursor_thread_func(void *data)$/;"	f	typeref:typename:void *	file:
cursors	tests/modetest/cursor.c	/^static struct cursor cursors[MAX_CURSORS];$/;"	v	typeref:struct:cursor[]	file:
custom	tests/modetest/modetest.c	/^	bool custom;$/;"	m	struct:pipe_arg	typeref:typename:bool	file:
cw_en	exynos/exynos_fimg2d.h	/^		unsigned int			cw_en:4;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:4
d	include/drm/virtgpu_drm.h	/^	__u32 d;$/;"	m	struct:drm_virtgpu_3d_box	typeref:typename:__u32
darken_en	exynos/exynos_fimg2d.h	/^		unsigned int darken_en:1;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:1
data	android/gralloc_handle.h	/^		void *data; \/* pointer to struct gralloc_gbm_bo_t *\/$/;"	m	union:gralloc_handle_t::__anonb14b007a010a	typeref:typename:void *
data	exynos/exynos_drm.h	/^	__u32	data;$/;"	m	struct:drm_exynos_g2d_cmd	typeref:typename:__u32
data	exynos/exynos_fimg2d.c	/^	} data;$/;"	m	union:g2d_direction_val	typeref:struct:g2d_direction_val::__anoncf2496290108	file:
data	exynos/exynos_fimg2d.h	/^	} data;$/;"	m	union:g2d_bitblt_cmd_val	typeref:struct:g2d_bitblt_cmd_val::__anoncf24962e0308
data	exynos/exynos_fimg2d.h	/^	} data;$/;"	m	union:g2d_blend_func_val	typeref:struct:g2d_blend_func_val::__anoncf24962e0408
data	exynos/exynos_fimg2d.h	/^	} data;$/;"	m	union:g2d_point_val	typeref:struct:g2d_point_val::__anoncf24962e0108
data	exynos/exynos_fimg2d.h	/^	} data;$/;"	m	union:g2d_rop4_val	typeref:struct:g2d_rop4_val::__anoncf24962e0208
data	freedreno/kgsl/msm_kgsl.h	/^	unsigned int data;$/;"	m	struct:kgsl_cmdwindow_write	typeref:typename:unsigned int
data	include/drm/amdgpu_drm.h	/^		__u32	data[64];$/;"	m	struct:drm_amdgpu_gem_metadata::__anon9078e1a00408	typeref:typename:__u32[64]
data	include/drm/amdgpu_drm.h	/^	} data;$/;"	m	struct:drm_amdgpu_gem_metadata	typeref:struct:drm_amdgpu_gem_metadata::__anon9078e1a00408
data	include/drm/drm.h	/^	unsigned long long data;$/;"	m	struct:drm_update_draw	typeref:typename:unsigned long long
data	include/drm/drm.h	/^	} data[15];$/;"	m	struct:drm_stats	typeref:struct:drm_stats::__anonc79843c30208[15]
data	include/drm/drm_mode.h	/^	__u64 data;$/;"	m	struct:drm_mode_create_blob	typeref:typename:__u64
data	include/drm/drm_mode.h	/^	__u64 data;$/;"	m	struct:drm_mode_get_blob	typeref:typename:__u64
data	include/drm/i915_drm.h	/^	__u8 data[];$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u8[]
data	include/drm/nouveau_drm.h	/^	__u32 data;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
data	include/drm/radeon_drm.h	/^	const void *data;$/;"	m	struct:drm_radeon_tex_image	typeref:typename:const void *
data	include/drm/vc4_drm.h	/^	__u64 data;$/;"	m	struct:drm_vc4_create_shader_bo	typeref:typename:__u64
data	intel/intel_decode.c	/^	uint32_t *data;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t *	file:
data	nouveau/nouveau.h	/^	uint32_t data;$/;"	m	struct:nouveau_bufref	typeref:typename:uint32_t
data	nouveau/nouveau.h	/^	uint32_t data[8];$/;"	m	union:nouveau_bo_config	typeref:typename:uint32_t[8]
data	nouveau/nouveau.h	/^	void *data;		\/* deprecated *\/$/;"	m	struct:nouveau_object	typeref:typename:void *
data	nouveau/nouveau.h	/^	void *data;$/;"	m	struct:nouveau_mclass	typeref:typename:void *
data	nouveau/nvif/ioctl.h	/^	__u32 data;$/;"	m	struct:nvif_ioctl_rd_v0	typeref:typename:__u32
data	nouveau/nvif/ioctl.h	/^	__u32 data;$/;"	m	struct:nvif_ioctl_wr_v0	typeref:typename:__u32
data	nouveau/nvif/ioctl.h	/^	__u8  data[];		\/* class data (class.h) *\/$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u8[]
data	nouveau/nvif/ioctl.h	/^	__u8  data[];		\/* event request data (event.h) *\/$/;"	m	struct:nvif_ioctl_ntfy_new_v0	typeref:typename:__u8[]
data	nouveau/nvif/ioctl.h	/^	__u8  data[];		\/* ioctl data (below) *\/$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u8[]
data	nouveau/nvif/ioctl.h	/^	__u8  data[];		\/* method data (class.h) *\/$/;"	m	struct:nvif_ioctl_mthd_v0	typeref:typename:__u8[]
data	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint8_t *data; \/\/ mmapped data we can write to$/;"	m	struct:dumb_framebuffer	typeref:typename:uint8_t *	file:
data	tests/modesetting/modesetting.c	/^	uint8_t *data; \/\/ mmapped data we can write to$/;"	m	struct:dumb_framebuffer	typeref:typename:uint8_t *	file:
data	tests/radeon/rbo.h	/^    void                *data;$/;"	m	struct:rbo	typeref:typename:void *
data	xf86drm.h	/^	} data[15];$/;"	m	struct:_drmStats	typeref:struct:_drmStats::__anon0ab21c8a0108[15]
data	xf86drmMode.h	/^	void *data;$/;"	m	struct:_drmModePropertyBlob	typeref:typename:void *
data0	tests/amdgpu/vcn_tests.c	/^	uint32_t data0;$/;"	m	struct:amdgpu_vcn_reg	typeref:typename:uint32_t	file:
data1	tests/amdgpu/vcn_tests.c	/^	uint32_t data1;$/;"	m	struct:amdgpu_vcn_reg	typeref:typename:uint32_t	file:
data_owner	android/gralloc_handle.h	/^	int data_owner; \/* owner of data (for validation) *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:int
data_ptr	include/drm/i915_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_i915_gem_pread	typeref:typename:__u64
data_ptr	include/drm/i915_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_i915_gem_pwrite	typeref:typename:__u64
data_ptr	include/drm/i915_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_i915_query_item	typeref:typename:__u64
data_ptr	include/drm/radeon_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_radeon_gem_pread	typeref:typename:__u64
data_ptr	include/drm/radeon_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_radeon_gem_pwrite	typeref:typename:__u64
data_size	tests/etnaviv/write_bmp.c	/^	unsigned int data_size;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
data_size_bytes	include/drm/amdgpu_drm.h	/^		__u32	data_size_bytes;$/;"	m	struct:drm_amdgpu_gem_metadata::__anon9078e1a00408	typeref:typename:__u32
date	include/drm/amdgpu_drm.h	/^	__u8 date[32];$/;"	m	struct:drm_amdgpu_info_vbios	typeref:typename:__u8[32]
date	include/drm/drm.h	/^	char *date;	  \/**< User-space buffer to hold date *\/$/;"	m	struct:drm_version	typeref:typename:char *
date	xf86drm.h	/^	char *date; \/**< User-space buffer to hold date *\/$/;"	m	struct:_drmVersion	typeref:typename:char *
date_len	include/drm/drm.h	/^	__kernel_size_t date_len;	  \/**< Length of date buffer *\/$/;"	m	struct:drm_version	typeref:typename:__kernel_size_t
date_len	xf86drm.h	/^	int date_len; \/**< Length of date buffer *\/$/;"	m	struct:_drmVersion	typeref:typename:int
dbg	nouveau/private.h	/^#define dbg(/;"	d
dbg_on	nouveau/private.h	/^#define dbg_on(/;"	d
dbge	include/drm/vc4_drm.h	/^	__u32 dbge;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
ddxDriverMajor	tests/ttmtest/src/ttmtest.c	/^    int ddxDriverMajor;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
ddxDriverMinor	tests/ttmtest/src/ttmtest.c	/^    int ddxDriverMinor;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
ddxDriverPatch	tests/ttmtest/src/ttmtest.c	/^    int ddxDriverPatch;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
deadlock_tests	tests/amdgpu/deadlock_tests.c	/^CU_TestInfo deadlock_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
debug	intel/intel_bufmgr_fake.c	/^	int debug;$/;"	m	struct:_bufmgr_fake	typeref:typename:int	file:
debug	intel/intel_bufmgr_priv.h	/^	int debug;$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int
debug_init	nouveau/nouveau.c	/^debug_init(char *args)$/;"	f	typeref:typename:void	file:
debug_print	xf86drm.h	/^	int (*debug_print)(const char *format, va_list ap) DRM_PRINTFLIKE(1, 0);$/;"	m	struct:_drmServerInfo	typeref:typename:int (*)(const char * format,va_list ap)
debugfs_path	tests/amdgpu/ras_tests.c	/^static char debugfs_path[1024];$/;"	v	typeref:typename:char[1024]	file:
dec	tests/modeset-vsync-1/modeset-vsync-1.c	/^	int dec;$/;"	m	struct:connector	typeref:typename:int	file:
decode_2d	intel/intel_decode.c	/^decode_2d(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_2d_br00	intel/intel_decode.c	/^decode_2d_br00(struct drm_intel_decode *ctx, const char *cmd)$/;"	f	typeref:typename:void	file:
decode_2d_br01	intel/intel_decode.c	/^decode_2d_br01(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:void	file:
decode_3d	intel/intel_decode.c	/^decode_3d(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_3d_1c	intel/intel_decode.c	/^decode_3d_1c(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_3d_1d	intel/intel_decode.c	/^decode_3d_1d(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_3d_965	intel/intel_decode.c	/^decode_3d_965(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_3d_i830	intel/intel_decode.c	/^decode_3d_i830(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_3d_primitive	intel/intel_decode.c	/^decode_3d_primitive(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_MI_SET_CONTEXT	intel/intel_decode.c	/^decode_MI_SET_CONTEXT(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_MI_WAIT_FOR_EVENT	intel/intel_decode.c	/^decode_MI_WAIT_FOR_EVENT(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_blend_fact	intel/intel_decode.c	/^decode_blend_fact(uint32_t op)$/;"	f	typeref:typename:const char *	file:
decode_compare_func	intel/intel_decode.c	/^decode_compare_func(uint32_t op)$/;"	f	typeref:typename:const char *	file:
decode_mi	intel/intel_decode.c	/^decode_mi(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
decode_sample_filter	intel/intel_decode.c	/^decode_sample_filter(uint32_t mode)$/;"	f	typeref:typename:const char *	file:
decode_stencil_op	intel/intel_decode.c	/^decode_stencil_op(uint32_t op)$/;"	f	typeref:typename:const char *	file:
decode_tex_coord_mode	intel/intel_decode.c	/^decode_tex_coord_mode(uint32_t mode)$/;"	f	typeref:typename:const char *	file:
default_device	tests/tegra/openclose.c	/^static const char default_device[] = "\/dev\/dri\/card0";$/;"	v	typeref:typename:const char[]	file:
del	nouveau/nouveau.c	/^		struct nvif_ioctl_del del;$/;"	m	struct:nouveau_object_fini::__anon20276d8b0408	typeref:struct:nvif_ioctl_del	file:
delay	include/drm/radeon_drm.h	/^	} delay;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db0e08
delete_cmds	freedreno/msm/msm_ringbuffer.c	/^static void delete_cmds(struct msm_ringbuffer *msm_ring)$/;"	f	typeref:typename:void	file:
delta	include/drm/i915_drm.h	/^	__u32 delta;$/;"	m	struct:drm_i915_gem_relocation_entry	typeref:typename:__u32
delta	intel/intel_bufmgr_fake.c	/^	uint32_t delta;$/;"	m	struct:fake_buffer_reloc	typeref:typename:uint32_t	file:
delta_dx	include/drm/mga_drm.h	/^	int delta_dx, delta_dy;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
delta_dy	include/drm/mga_drm.h	/^	int delta_dx, delta_dy;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
delta_sx	include/drm/mga_drm.h	/^	int delta_sx, delta_sy;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
delta_sy	include/drm/mga_drm.h	/^	int delta_sx, delta_sy;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
dependencies	amdgpu/amdgpu.h	/^	struct amdgpu_cs_fence *dependencies;$/;"	m	struct:amdgpu_cs_request	typeref:struct:amdgpu_cs_fence *
depth	include/drm/drm_mode.h	/^	__u32 depth;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
depth	include/drm/virtgpu_drm.h	/^	__u32 depth;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
depth	include/drm/vmwgfx_drm.h	/^	__u32 depth;$/;"	m	struct:drm_vmw_size	typeref:typename:__u32
depth	xf86drmMode.h	/^	uint32_t depth;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
depth_bo_handle	include/drm/i915_drm.h	/^	__u32 depth_bo_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
depth_boxes	include/drm/radeon_drm.h	/^	drm_radeon_clear_rect_t *depth_boxes;$/;"	m	struct:drm_radeon_clear	typeref:typename:drm_radeon_clear_rect_t *
depth_bpp	include/drm/mach64_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
depth_bpp	include/drm/r128_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
depth_bpp	include/drm/radeon_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
depth_bpp	include/drm/savage_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
depth_cpp	include/drm/mga_drm.h	/^	unsigned int depth_cpp;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
depth_handle	include/drm/i915_drm.h	/^	drm_handle_t depth_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:drm_handle_t
depth_mask	include/drm/mga_drm.h	/^	unsigned int depth_mask;$/;"	m	struct:drm_mga_clear	typeref:typename:unsigned int
depth_mask	include/drm/r128_drm.h	/^	unsigned int depth_mask;$/;"	m	struct:drm_r128_clear	typeref:typename:unsigned int
depth_mask	include/drm/radeon_drm.h	/^	unsigned int depth_mask;	\/* misnamed field:  should be stencil *\/$/;"	m	struct:drm_radeon_clear	typeref:typename:unsigned int
depth_offset	include/drm/i915_drm.h	/^	int depth_offset;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
depth_offset	include/drm/i915_drm.h	/^	unsigned int depth_offset;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
depth_offset	include/drm/mach64_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
depth_offset	include/drm/mga_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
depth_offset	include/drm/r128_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
depth_offset	include/drm/radeon_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
depth_offset	include/drm/savage_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
depth_pitch	include/drm/i915_drm.h	/^	unsigned int depth_pitch;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
depth_pitch	include/drm/mach64_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
depth_pitch	include/drm/mga_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
depth_pitch	include/drm/r128_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
depth_pitch	include/drm/radeon_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
depth_pitch	include/drm/savage_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
depth_size	include/drm/i915_drm.h	/^	int depth_size;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
depth_tiled	include/drm/i915_drm.h	/^	unsigned int depth_tiled;$/;"	m	struct:_drm_i915_sarea	typeref:typename:unsigned int
desc	include/drm/drm.h	/^	char *desc;	  \/**< User-space buffer to hold desc *\/$/;"	m	struct:drm_version	typeref:typename:char *
desc	xf86drm.h	/^	char *desc; \/**< User-space buffer to hold desc *\/$/;"	m	struct:_drmVersion	typeref:typename:char *
desc_len	include/drm/drm.h	/^	__kernel_size_t desc_len;	  \/**< Length of desc buffer *\/$/;"	m	struct:drm_version	typeref:typename:__kernel_size_t
desc_len	xf86drm.h	/^	int desc_len; \/**< Length of desc buffer *\/$/;"	m	struct:_drmVersion	typeref:typename:int
dest_pitch	include/drm/mga_drm.h	/^	int source_pitch, dest_pitch;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
dest_x	include/drm/vmwgfx_drm.h	/^	__s32 dest_x;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__s32
dest_y	include/drm/vmwgfx_drm.h	/^	__s32 dest_y;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__s32
destroy	freedreno/freedreno_priv.h	/^	void (*destroy)(struct fd_bo *bo);$/;"	m	struct:fd_bo_funcs	typeref:typename:void (*)(struct fd_bo * bo)
destroy	freedreno/freedreno_priv.h	/^	void (*destroy)(struct fd_device *dev);$/;"	m	struct:fd_device_funcs	typeref:typename:void (*)(struct fd_device * dev)
destroy	freedreno/freedreno_priv.h	/^	void (*destroy)(struct fd_pipe *pipe);$/;"	m	struct:fd_pipe_funcs	typeref:typename:void (*)(struct fd_pipe * pipe)
destroy	freedreno/freedreno_priv.h	/^	void (*destroy)(struct fd_ringbuffer *ring);$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:void (*)(struct fd_ringbuffer * ring)
destroy	intel/intel_bufmgr_priv.h	/^	void (*destroy) (drm_intel_bufmgr *bufmgr);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:void (*)(drm_intel_bufmgr * bufmgr)
destroy	libkms/internal.h	/^	int (*destroy)(struct kms_driver *kms);$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_driver * kms)
destroy_fb	tests/modeset-vsync-1/modeset-vsync-1.c	/^static void destroy_fb(int drm_fd, struct dumb_framebuffer *fb)$/;"	f	typeref:typename:void	file:
dev	amdgpu/amdgpu_internal.h	/^	amdgpu_device_handle dev;$/;"	m	struct:amdgpu_va	typeref:typename:amdgpu_device_handle
dev	amdgpu/amdgpu_internal.h	/^	struct amdgpu_device *dev;$/;"	m	struct:amdgpu_bo	typeref:struct:amdgpu_device *
dev	amdgpu/amdgpu_internal.h	/^	struct amdgpu_device *dev;$/;"	m	struct:amdgpu_bo_list	typeref:struct:amdgpu_device *
dev	amdgpu/amdgpu_internal.h	/^	struct amdgpu_device *dev;$/;"	m	struct:amdgpu_context	typeref:struct:amdgpu_device *
dev	etnaviv/etnaviv_priv.h	/^	struct etna_device      *dev;$/;"	m	struct:etna_bo	typeref:struct:etna_device *
dev	etnaviv/etnaviv_priv.h	/^	struct etna_device *dev;$/;"	m	struct:etna_gpu	typeref:struct:etna_device *
dev	exynos/exynos_drmif.h	/^	struct exynos_device	*dev;$/;"	m	struct:exynos_bo	typeref:struct:exynos_device *
dev	freedreno/freedreno_priv.h	/^	struct fd_device *dev;$/;"	m	struct:fd_bo	typeref:struct:fd_device *
dev	freedreno/freedreno_priv.h	/^	struct fd_device *dev;$/;"	m	struct:fd_pipe	typeref:struct:fd_device *
dev	omap/omap_drm.c	/^	struct omap_device	*dev;$/;"	m	struct:omap_bo	typeref:struct:omap_device *	file:
dev	tests/exynos/exynos_fimg2d_event.c	/^	struct exynos_device *dev;$/;"	m	struct:threaddata	typeref:struct:exynos_device *	file:
dev	xf86drm.c	/^	uint8_t dev;$/;"	m	struct:drm_pciinfo	typeref:typename:uint8_t	file:
dev	xf86drm.h	/^	uint8_t dev;$/;"	m	struct:_drmPciBusInfo	typeref:typename:uint8_t
dev	xf86drm.h	/^	uint8_t dev;$/;"	m	struct:_drmUsbBusInfo	typeref:typename:uint8_t
dev_info	amdgpu/amdgpu_internal.h	/^	struct drm_amdgpu_info_device dev_info;$/;"	m	struct:amdgpu_device	typeref:struct:drm_amdgpu_info_device
dev_list	amdgpu/amdgpu_device.c	/^static amdgpu_device_handle dev_list;$/;"	v	typeref:typename:amdgpu_device_handle	file:
dev_major	freedreno/kgsl/msm_kgsl.h	/^	unsigned int dev_major;$/;"	m	struct:kgsl_version	typeref:typename:unsigned int
dev_minor	freedreno/kgsl/msm_kgsl.h	/^	unsigned int dev_minor;$/;"	m	struct:kgsl_version	typeref:typename:unsigned int
dev_mutex	amdgpu/amdgpu_device.c	/^static pthread_mutex_t dev_mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
dev_table	omap/omap_drm.c	/^static void * dev_table;$/;"	v	typeref:typename:void *	file:
device	intel/intel_chipset.c	/^	uint16_t device;$/;"	m	struct:pci_device	typeref:typename:uint16_t	file:
device	nouveau/nouveau.h	/^	struct nouveau_device *device;$/;"	m	struct:nouveau_bo	typeref:struct:nouveau_device *
device	nouveau/nouveau.h	/^	struct nouveau_device *device;$/;"	m	struct:nouveau_client	typeref:struct:nouveau_device *
device	nouveau/nvif/cl0080.h	/^	__u64 device;	\/* device identifier, ~0 for client default *\/$/;"	m	struct:nv_device_v0	typeref:typename:__u64
device	tests/kms/libkms-test.h	/^	struct kms_device *device;$/;"	m	struct:kms_crtc	typeref:struct:kms_device *
device	tests/kms/libkms-test.h	/^	struct kms_device *device;$/;"	m	struct:kms_framebuffer	typeref:struct:kms_device *
device	tests/kms/libkms-test.h	/^	struct kms_device *device;$/;"	m	struct:kms_plane	typeref:struct:kms_device *
device	tests/kms/libkms-test.h	/^	struct kms_device *device;$/;"	m	struct:kms_screen	typeref:struct:kms_device *
device	tests/modetest/modetest.c	/^struct device {$/;"	s	file:
device_handle	tests/amdgpu/basic_tests.c	/^static  amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/bo_tests.c	/^static amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/cs_tests.c	/^static amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/deadlock_tests.c	/^static  amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/ras_tests.c	/^	amdgpu_device_handle device_handle;$/;"	m	struct:amdgpu_ras_data	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/ras_tests.c	/^static amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/syncobj_tests.c	/^static  amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/uvd_enc_tests.c	/^static amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/vce_tests.c	/^static amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/vcn_tests.c	/^static amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_handle	tests/amdgpu/vm_tests.c	/^static  amdgpu_device_handle device_handle;$/;"	v	typeref:typename:amdgpu_device_handle	file:
device_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int device_id;$/;"	m	struct:kgsl_devinfo	typeref:typename:unsigned int
device_id	include/drm/amdgpu_drm.h	/^	__u32 device_id;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
device_id	radeon/radeon_cs_gem.c	/^    uint32_t                    device_id;$/;"	m	struct:radeon_cs_manager_gem	typeref:typename:uint32_t	file:
device_id	radeon/radeon_surface.c	/^    uint32_t                    device_id;$/;"	m	struct:radeon_surface_manager	typeref:typename:uint32_t	file:
device_id	tests/amdgpu/ras_tests.c	/^	uint16_t device_id;$/;"	m	struct:ras_DID_test_mask	typeref:typename:uint16_t	file:
device_id	xf86drm.c	/^	uint16_t device_id;$/;"	m	struct:drm_pciinfo	typeref:typename:uint16_t	file:
device_id	xf86drm.h	/^	uint16_t device_id;$/;"	m	struct:_drmPciDeviceInfo	typeref:typename:uint16_t
deviceinfo	xf86drm.h	/^	} deviceinfo;$/;"	m	struct:_drmDevice	typeref:union:_drmDevice::__anon0ab21c8a0a0a
devices	tests/amdgpu/ras_tests.c	/^static struct amdgpu_ras_data devices[MAX_CARDS_SUPPORTED];$/;"	v	typeref:struct:amdgpu_ras_data[]	file:
devices_count	tests/amdgpu/ras_tests.c	/^static int devices_count;$/;"	v	typeref:typename:int	file:
devid	intel/intel_decode.c	/^	uint32_t devid;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
devid	intel/test_decode.c	/^		uint16_t devid;$/;"	m	struct:infer_devid::__anonff69f8440108	typeref:typename:uint16_t	file:
devinfo	freedreno/kgsl/kgsl_priv.h	/^	struct kgsl_devinfo devinfo;$/;"	m	struct:kgsl_pipe	typeref:struct:kgsl_devinfo
devnum	include/drm/drm.h	/^	int devnum;	\/**< device number *\/$/;"	m	struct:drm_irq_busid	typeref:typename:int
dib_header	tests/etnaviv/write_bmp.c	/^struct dib_header {$/;"	s	file:
dirty	include/drm/mach64_drm.h	/^	unsigned int dirty;$/;"	m	struct:drm_mach64_sarea	typeref:typename:unsigned int
dirty	include/drm/mga_drm.h	/^	unsigned int dirty;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
dirty	include/drm/r128_drm.h	/^	unsigned int dirty;$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int
dirty	include/drm/radeon_drm.h	/^	unsigned int dirty;$/;"	m	struct:__anona03735db1808	typeref:typename:unsigned int
dirty	include/drm/radeon_drm.h	/^	unsigned int dirty;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
dirty	include/drm/via_drm.h	/^	unsigned int dirty;$/;"	m	struct:_drm_via_sarea	typeref:typename:unsigned int
dirty	intel/intel_bufmgr_fake.c	/^	unsigned dirty:1;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned:1	file:
discard	include/drm/mach64_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_mach64_vertex	typeref:typename:int
discard	include/drm/mga_drm.h	/^	int discard;		\/* client finished with buffer?  *\/$/;"	m	struct:drm_mga_indices	typeref:typename:int
discard	include/drm/mga_drm.h	/^	int discard;		\/* client finished with buffer?  *\/$/;"	m	struct:drm_mga_vertex	typeref:typename:int
discard	include/drm/r128_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_r128_indices	typeref:typename:int
discard	include/drm/r128_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_r128_vertex	typeref:typename:int
discard	include/drm/r128_drm.h	/^	int discard;$/;"	m	struct:drm_r128_indirect	typeref:typename:int
discard	include/drm/radeon_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_radeon_indices	typeref:typename:int
discard	include/drm/radeon_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_radeon_vertex	typeref:typename:int
discard	include/drm/radeon_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_radeon_vertex2	typeref:typename:int
discard	include/drm/radeon_drm.h	/^	int discard;$/;"	m	struct:drm_radeon_indirect	typeref:typename:int
discard	include/drm/savage_drm.h	/^	int discard;		\/* discard DMA buffer when done *\/$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:int
display	tests/ttmtest/src/ttmtest.c	/^    Display *display;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:Display *	file:
display_primaries	include/drm/drm_mode.h	/^		} display_primaries[3];$/;"	m	struct:hdr_metadata_infoframe	typeref:struct:hdr_metadata_infoframe::__anon26b8ab870108[3]
display_test_suites	tests/amdgpu/amdgpu_test.c	/^static void display_test_suites(void)$/;"	f	typeref:typename:void	file:
dist	tests/hash.c	/^static int dist[DIST_LIMIT];$/;"	v	typeref:typename:int[]	file:
dither_en	exynos/exynos_fimg2d.h	/^		unsigned int			dither_en:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
dma	include/drm/radeon_drm.h	/^	} dma;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0708
dma	include/drm/radeon_drm.h	/^	} dma;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db0f08
dma_idx	include/drm/savage_drm.h	/^	unsigned int dma_idx;	\/* DMA buffer index to use *\/$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:unsigned int
dma_mode	include/drm/mach64_drm.h	/^	drm_mach64_dma_mode_t dma_mode;$/;"	m	struct:drm_mach64_init	typeref:typename:drm_mach64_dma_mode_t
dma_type	include/drm/savage_drm.h	/^	unsigned int dma_type;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
do_bo_emit_reloc	intel/intel_bufmgr_gem.c	/^do_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	typeref:typename:int	file:
do_exec2	intel/intel_bufmgr_gem.c	/^do_exec2(drm_intel_bo *bo, int used, drm_intel_context *ctx,$/;"	f	typeref:typename:int	file:
do_time	tests/drmsl.c	/^static double do_time(int size, int iter)$/;"	f	typeref:typename:double	file:
domain	etnaviv/etnaviv_drm.h	/^	__u8  domain;         \/* in, pm domain *\/$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u8
domain	etnaviv/etnaviv_drm.h	/^	__u8  domain;     \/* in, pm domain index *\/$/;"	m	struct:drm_etnaviv_pm_signal	typeref:typename:__u8
domain	etnaviv/etnaviv_priv.h	/^	struct etna_perfmon_domain *domain;$/;"	m	struct:etna_perfmon_signal	typeref:struct:etna_perfmon_domain *
domain	include/drm/amdgpu_drm.h	/^	__u32 domain;$/;"	m	struct:drm_amdgpu_gem_wait_idle_out	typeref:typename:__u32
domain	include/drm/nouveau_drm.h	/^	__u32 domain;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u32
domain	include/drm/nouveau_drm.h	/^	__u32 domain;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo_presumed	typeref:typename:__u32
domain	include/drm/radeon_drm.h	/^	__u32        domain;$/;"	m	struct:drm_radeon_gem_busy	typeref:typename:__u32
domain	nouveau/nvif/if0002.h	/^	__u8  domain;$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:__u8
domain	nouveau/nvif/if0002.h	/^	__u8  domain;$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u8
domain	nouveau/nvif/if0003.h	/^	__u8  domain;$/;"	m	struct:nvif_perfdom_v0	typeref:typename:__u8
domain	xf86drm.c	/^	uint16_t domain;$/;"	m	struct:drm_pciinfo	typeref:typename:uint16_t	file:
domain	xf86drm.h	/^	uint16_t domain;$/;"	m	struct:_drmPciBusInfo	typeref:typename:uint16_t
domain_flags	include/drm/amdgpu_drm.h	/^	__u64 domain_flags;$/;"	m	struct:drm_amdgpu_gem_create_in	typeref:typename:__u64
domains	etnaviv/etnaviv_priv.h	/^	struct list_head domains;$/;"	m	struct:etna_perfmon	typeref:struct:list_head
domains	include/drm/amdgpu_drm.h	/^	__u64 domains;$/;"	m	struct:drm_amdgpu_gem_create_in	typeref:typename:__u64
domains	radeon/radeon_bo_int.h	/^    uint32_t                    domains;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
dp_fog_clr	include/drm/mach64_drm.h	/^	unsigned int dp_fog_clr;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
dp_gui_master_cntl_c	include/drm/r128_drm.h	/^	unsigned int dp_gui_master_cntl_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
dp_mix	include/drm/mach64_drm.h	/^	unsigned int dp_mix;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
dp_pix_width	include/drm/mach64_drm.h	/^	unsigned int dp_pix_width;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
dp_src	include/drm/mach64_drm.h	/^	unsigned int dp_src;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
dp_write_mask	include/drm/mach64_drm.h	/^	unsigned int dp_write_mask;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
dp_write_mask	include/drm/r128_drm.h	/^	unsigned int dp_write_mask;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
drawable	include/drm/i915_drm.h	/^	drm_drawable_t drawable;$/;"	m	struct:drm_i915_vblank_swap	typeref:typename:drm_drawable_t
drawableTable	include/drm/drm_sarea.h	/^	struct drm_sarea_drawable drawableTable[SAREA_MAX_DRAWABLES];	\/**< drawables *\/$/;"	m	struct:drm_sarea	typeref:struct:drm_sarea_drawable[]
drawable_lock	include/drm/drm_sarea.h	/^	struct drm_hw_lock drawable_lock;$/;"	m	struct:drm_sarea	typeref:struct:drm_hw_lock
drawctxt_id	freedreno/kgsl/kgsl_priv.h	/^	uint32_t drawctxt_id;$/;"	m	struct:kgsl_pipe	typeref:typename:uint32_t
drawctxt_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drawctxt_id; \/*output param *\/$/;"	m	struct:kgsl_drawctxt_create	typeref:typename:unsigned int
drawctxt_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drawctxt_id;$/;"	m	struct:kgsl_bind_gmem_shadow	typeref:typename:unsigned int
drawctxt_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drawctxt_id;$/;"	m	struct:kgsl_drawctxt_destroy	typeref:typename:unsigned int
drawctxt_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drawctxt_id;$/;"	m	struct:kgsl_drawctxt_set_bin_base_offset	typeref:typename:unsigned int
drawctxt_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drawctxt_id;$/;"	m	struct:kgsl_ringbuffer_issueibcmds	typeref:typename:unsigned int
driPriv	tests/ttmtest/src/ttmtest.c	/^    void *driPriv;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:void *	file:
driPrivSize	tests/ttmtest/src/ttmtest.c	/^    int driPrivSize;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* X_DRIQueryDirectRenderingCapable *\/$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICloseConnection *\/$/;"	m	struct:_XF86DRIAuthConnection	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICloseConnection *\/$/;"	m	struct:_XF86DRICloseConnection	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICloseFullScreen *\/$/;"	m	struct:_XF86DRICloseFullScreen	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICreateContext *\/$/;"	m	struct:_XF86DRICreateContext	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICreateDrawable *\/$/;"	m	struct:_XF86DRICreateDrawable	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIDestroyContext *\/$/;"	m	struct:_XF86DRIDestroyContext	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIDestroyDrawable *\/$/;"	m	struct:_XF86DRIDestroyDrawable	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIGetClientDriverName *\/$/;"	m	struct:_XF86DRIGetClientDriverName	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIGetDeviceInfo *\/$/;"	m	struct:_XF86DRIGetDeviceInfo	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIGetDrawableInfo *\/$/;"	m	struct:_XF86DRIGetDrawableInfo	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIOpenConnection *\/$/;"	m	struct:_XF86DRIOpenConnection	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIOpenFullScreen *\/$/;"	m	struct:_XF86DRIOpenFullScreen	typeref:typename:CARD8
driReqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIQueryVersion *\/$/;"	m	struct:_XF86DRIQueryVersion	typeref:typename:CARD8
dri_bo	intel/intel_bufmgr.h	/^#define dri_bo /;"	d
dri_bo_alloc	intel/intel_bufmgr.h	/^#define dri_bo_alloc /;"	d
dri_bo_emit_reloc	intel/intel_bufmgr.h	/^#define dri_bo_emit_reloc(/;"	d
dri_bo_exec	intel/intel_bufmgr.h	/^#define dri_bo_exec /;"	d
dri_bo_flink	intel/intel_bufmgr.h	/^#define dri_bo_flink /;"	d
dri_bo_get_subdata	intel/intel_bufmgr.h	/^#define dri_bo_get_subdata /;"	d
dri_bo_get_tiling	intel/intel_bufmgr.h	/^#define dri_bo_get_tiling /;"	d
dri_bo_map	intel/intel_bufmgr.h	/^#define dri_bo_map /;"	d
dri_bo_pin	intel/intel_bufmgr.h	/^#define dri_bo_pin /;"	d
dri_bo_reference	intel/intel_bufmgr.h	/^#define dri_bo_reference /;"	d
dri_bo_set_tiling	intel/intel_bufmgr.h	/^#define dri_bo_set_tiling(/;"	d
dri_bo_subdata	intel/intel_bufmgr.h	/^#define dri_bo_subdata /;"	d
dri_bo_unmap	intel/intel_bufmgr.h	/^#define dri_bo_unmap /;"	d
dri_bo_unpin	intel/intel_bufmgr.h	/^#define dri_bo_unpin /;"	d
dri_bo_unreference	intel/intel_bufmgr.h	/^#define dri_bo_unreference /;"	d
dri_bo_wait_rendering	intel/intel_bufmgr.h	/^#define dri_bo_wait_rendering /;"	d
dri_bufmgr	intel/intel_bufmgr.h	/^#define dri_bufmgr /;"	d
dri_bufmgr_check_aperture_space	intel/intel_bufmgr.h	/^#define dri_bufmgr_check_aperture_space /;"	d
dri_bufmgr_destroy	intel/intel_bufmgr.h	/^#define dri_bufmgr_destroy /;"	d
dri_bufmgr_set_debug	intel/intel_bufmgr.h	/^#define dri_bufmgr_set_debug /;"	d
driverName	tests/ttmtest/src/ttmtest.c	/^    char *driverName;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:char *	file:
driver_priv	intel/intel_bufmgr_fake.c	/^	void *driver_priv;$/;"	m	struct:_bufmgr_fake	typeref:typename:void *	file:
drm	tegra/private.h	/^	struct drm_tegra *drm;$/;"	m	struct:drm_tegra_bo	typeref:struct:drm_tegra *
drmAddBufs	xf86drm.c	/^drm_public int drmAddBufs(int fd, int count, int size, drmBufDescFlags flags,$/;"	f	typeref:typename:drm_public int
drmAddContextPrivateMapping	xf86drm.c	/^drm_public int drmAddContextPrivateMapping(int fd, drm_context_t ctx_id,$/;"	f	typeref:typename:drm_public int
drmAddContextTag	xf86drm.c	/^drm_public int drmAddContextTag(int fd, drm_context_t context, void *tag)$/;"	f	typeref:typename:drm_public int
drmAddMap	xf86drm.c	/^drm_public int drmAddMap(int fd, drm_handle_t offset, drmSize size,$/;"	f	typeref:typename:drm_public int
drmAddress	xf86drm.h	/^typedef void *drmAddress, **drmAddressPtr; \/**< For mapped regions *\/$/;"	t	typeref:typename:void *
drmAddressPtr	xf86drm.h	/^typedef void *drmAddress, **drmAddressPtr; \/**< For mapped regions *\/$/;"	t	typeref:typename:void **
drmAgpAcquire	xf86drm.c	/^drm_public int drmAgpAcquire(int fd)$/;"	f	typeref:typename:drm_public int
drmAgpAlloc	xf86drm.c	/^drm_public int drmAgpAlloc(int fd, unsigned long size, unsigned long type,$/;"	f	typeref:typename:drm_public int
drmAgpBase	xf86drm.c	/^drm_public unsigned long drmAgpBase(int fd)$/;"	f	typeref:typename:drm_public unsigned long
drmAgpBind	xf86drm.c	/^drm_public int drmAgpBind(int fd, drm_handle_t handle, unsigned long offset)$/;"	f	typeref:typename:drm_public int
drmAgpDeviceId	xf86drm.c	/^drm_public unsigned int drmAgpDeviceId(int fd)$/;"	f	typeref:typename:drm_public unsigned int
drmAgpEnable	xf86drm.c	/^drm_public int drmAgpEnable(int fd, unsigned long mode)$/;"	f	typeref:typename:drm_public int
drmAgpFree	xf86drm.c	/^drm_public int drmAgpFree(int fd, drm_handle_t handle)$/;"	f	typeref:typename:drm_public int
drmAgpGetMode	xf86drm.c	/^drm_public unsigned long drmAgpGetMode(int fd)$/;"	f	typeref:typename:drm_public unsigned long
drmAgpMemoryAvail	xf86drm.c	/^drm_public unsigned long drmAgpMemoryAvail(int fd)$/;"	f	typeref:typename:drm_public unsigned long
drmAgpMemoryUsed	xf86drm.c	/^drm_public unsigned long drmAgpMemoryUsed(int fd)$/;"	f	typeref:typename:drm_public unsigned long
drmAgpRelease	xf86drm.c	/^drm_public int drmAgpRelease(int fd)$/;"	f	typeref:typename:drm_public int
drmAgpSize	xf86drm.c	/^drm_public unsigned long drmAgpSize(int fd)$/;"	f	typeref:typename:drm_public unsigned long
drmAgpUnbind	xf86drm.c	/^drm_public int drmAgpUnbind(int fd, drm_handle_t handle)$/;"	f	typeref:typename:drm_public int
drmAgpVendorId	xf86drm.c	/^drm_public unsigned int drmAgpVendorId(int fd)$/;"	f	typeref:typename:drm_public unsigned int
drmAgpVersionMajor	xf86drm.c	/^drm_public int drmAgpVersionMajor(int fd)$/;"	f	typeref:typename:drm_public int
drmAgpVersionMinor	xf86drm.c	/^drm_public int drmAgpVersionMinor(int fd)$/;"	f	typeref:typename:drm_public int
drmAllocCpy	xf86drmMode.c	/^static void *drmAllocCpy(char *array, int count, int entry_size)$/;"	f	typeref:typename:void *	file:
drmAuthMagic	xf86drm.c	/^drm_public int drmAuthMagic(int fd, drm_magic_t magic)$/;"	f	typeref:typename:drm_public int
drmAvailable	xf86drm.c	/^drm_public int drmAvailable(void)$/;"	f	typeref:typename:drm_public int
drmBuf	xf86drm.h	/^} drmBuf, *drmBufPtr;$/;"	t	typeref:struct:_drmBuf
drmBufDesc	xf86drm.h	/^} drmBufDesc, *drmBufDescPtr;$/;"	t	typeref:struct:_drmBufDesc
drmBufDescFlags	xf86drm.h	/^} drmBufDescFlags;$/;"	t	typeref:enum:__anon0ab21c8a0503
drmBufDescPtr	xf86drm.h	/^} drmBufDesc, *drmBufDescPtr;$/;"	t	typeref:struct:_drmBufDesc *
drmBufInfo	xf86drm.h	/^} drmBufInfo, *drmBufInfoPtr;$/;"	t	typeref:struct:_drmBufInfo
drmBufInfoPtr	xf86drm.h	/^} drmBufInfo, *drmBufInfoPtr;$/;"	t	typeref:struct:_drmBufInfo *
drmBufMap	xf86drm.h	/^} drmBufMap, *drmBufMapPtr;$/;"	t	typeref:struct:_drmBufMap
drmBufMapPtr	xf86drm.h	/^} drmBufMap, *drmBufMapPtr;$/;"	t	typeref:struct:_drmBufMap *
drmBufPtr	xf86drm.h	/^} drmBuf, *drmBufPtr;$/;"	t	typeref:struct:_drmBuf *
drmCheckModesettingSupported	xf86drmMode.c	/^drm_public int drmCheckModesettingSupported(const char *busid)$/;"	f	typeref:typename:drm_public int
drmClose	xf86drm.c	/^drm_public int drmClose(int fd)$/;"	f	typeref:typename:drm_public int
drmCloseBufferHandle	xf86drm.c	/^drm_public int drmCloseBufferHandle(int fd, uint32_t handle)$/;"	f	typeref:typename:drm_public int
drmCloseOnce	xf86drm.c	/^drm_public void drmCloseOnce(int fd)$/;"	f	typeref:typename:drm_public void
drmCommandNone	xf86drm.c	/^drm_public int drmCommandNone(int fd, unsigned long drmCommandIndex)$/;"	f	typeref:typename:drm_public int
drmCommandRead	xf86drm.c	/^drm_public int drmCommandRead(int fd, unsigned long drmCommandIndex, void *data,$/;"	f	typeref:typename:drm_public int
drmCommandWrite	xf86drm.c	/^drm_public int drmCommandWrite(int fd, unsigned long drmCommandIndex,$/;"	f	typeref:typename:drm_public int
drmCommandWriteRead	xf86drm.c	/^drm_public int drmCommandWriteRead(int fd, unsigned long drmCommandIndex,$/;"	f	typeref:typename:drm_public int
drmCopyVersion	xf86drm.c	/^static void drmCopyVersion(drmVersionPtr d, const drm_version_t *s)$/;"	f	typeref:typename:void	file:
drmCreateContext	xf86drm.c	/^drm_public int drmCreateContext(int fd, drm_context_t *handle)$/;"	f	typeref:typename:drm_public int
drmCreateDrawable	xf86drm.c	/^drm_public int drmCreateDrawable(int fd, drm_drawable_t *handle)$/;"	f	typeref:typename:drm_public int
drmCrtcGetSequence	xf86drm.c	/^drm_public int drmCrtcGetSequence(int fd, uint32_t crtcId, uint64_t *sequence,$/;"	f	typeref:typename:drm_public int
drmCrtcQueueSequence	xf86drm.c	/^drm_public int drmCrtcQueueSequence(int fd, uint32_t crtcId, uint32_t flags,$/;"	f	typeref:typename:drm_public int
drmCtlInstHandler	xf86drm.c	/^drm_public int drmCtlInstHandler(int fd, int irq)$/;"	f	typeref:typename:drm_public int
drmCtlUninstHandler	xf86drm.c	/^drm_public int drmCtlUninstHandler(int fd)$/;"	f	typeref:typename:drm_public int
drmDMA	xf86drm.c	/^drm_public int drmDMA(int fd, drmDMAReqPtr request)$/;"	f	typeref:typename:drm_public int
drmDMAFlags	xf86drm.h	/^} drmDMAFlags;$/;"	t	typeref:enum:__anon0ab21c8a0403
drmDMAReq	xf86drm.h	/^} drmDMAReq, *drmDMAReqPtr;$/;"	t	typeref:struct:_drmDMAReq
drmDMAReqPtr	xf86drm.h	/^} drmDMAReq, *drmDMAReqPtr;$/;"	t	typeref:struct:_drmDMAReq *
drmDebugPrint	xf86drm.c	/^static int DRM_PRINTFLIKE(1, 0) drmDebugPrint(const char *format, va_list ap)$/;"	f	typeref:typename:int DRM_PRINTFLIKE (1,0)	file:
drmDelContextTag	xf86drm.c	/^drm_public int drmDelContextTag(int fd, drm_context_t context)$/;"	f	typeref:typename:drm_public int
drmDestroyContext	xf86drm.c	/^drm_public int drmDestroyContext(int fd, drm_context_t handle)$/;"	f	typeref:typename:drm_public int
drmDestroyDrawable	xf86drm.c	/^drm_public int drmDestroyDrawable(int fd, drm_drawable_t handle)$/;"	f	typeref:typename:drm_public int
drmDevice	xf86drm.h	/^} drmDevice, *drmDevicePtr;$/;"	t	typeref:struct:_drmDevice
drmDeviceAlloc	xf86drm.c	/^static drmDevicePtr drmDeviceAlloc(unsigned int type, const char *node,$/;"	f	typeref:typename:drmDevicePtr	file:
drmDevicePtr	xf86drm.h	/^} drmDevice, *drmDevicePtr;$/;"	t	typeref:struct:_drmDevice *
drmDevicesEqual	xf86drm.c	/^drm_public int drmDevicesEqual(drmDevicePtr a, drmDevicePtr b)$/;"	f	typeref:typename:drm_public int
drmDropMaster	xf86drm.c	/^drm_public int drmDropMaster(int fd)$/;"	f	typeref:typename:drm_public int
drmError	xf86drm.c	/^drm_public int drmError(int err, const char *label)$/;"	f	typeref:typename:drm_public int
drmEventContext	xf86drm.h	/^} drmEventContext, *drmEventContextPtr;$/;"	t	typeref:struct:_drmEventContext
drmEventContextPtr	xf86drm.h	/^} drmEventContext, *drmEventContextPtr;$/;"	t	typeref:struct:_drmEventContext *
drmFD	tests/ttmtest/src/ttmtest.c	/^    int drmFD;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
drmFinish	xf86drm.c	/^drm_public int drmFinish(int fd, int context, drmLockFlags flags)$/;"	f	typeref:typename:drm_public int
drmFoldDuplicatedDevices	xf86drm.c	/^static void drmFoldDuplicatedDevices(drmDevicePtr local_devices[], int count)$/;"	f	typeref:typename:void	file:
drmFormatModifierInfo	xf86drm.c	/^struct drmFormatModifierInfo {$/;"	s	file:
drmFormatModifierVendorInfo	xf86drm.c	/^struct drmFormatModifierVendorInfo {$/;"	s	file:
drmFormatVendorModifierInfo	xf86drm.c	/^struct drmFormatVendorModifierInfo {$/;"	s	file:
drmFree	xf86drm.c	/^drm_public void drmFree(void *pt)$/;"	f	typeref:typename:drm_public void
drmFreeBufs	xf86drm.c	/^drm_public int drmFreeBufs(int fd, int count, int *list)$/;"	f	typeref:typename:drm_public int
drmFreeBusid	xf86drm.c	/^drm_public void drmFreeBusid(const char *busid)$/;"	f	typeref:typename:drm_public void
drmFreeDevice	xf86drm.c	/^drm_public void drmFreeDevice(drmDevicePtr *device)$/;"	f	typeref:typename:drm_public void
drmFreeDevices	xf86drm.c	/^drm_public void drmFreeDevices(drmDevicePtr devices[], int count)$/;"	f	typeref:typename:drm_public void
drmFreeHost1xDevice	xf86drm.c	/^static void drmFreeHost1xDevice(drmDevicePtr device)$/;"	f	typeref:typename:void	file:
drmFreeKernelVersion	xf86drm.c	/^static void drmFreeKernelVersion(drm_version_t *v)$/;"	f	typeref:typename:void	file:
drmFreePlatformDevice	xf86drm.c	/^static void drmFreePlatformDevice(drmDevicePtr device)$/;"	f	typeref:typename:void	file:
drmFreeReservedContextList	xf86drm.c	/^drm_public void drmFreeReservedContextList(drm_context_t *pt)$/;"	f	typeref:typename:drm_public void
drmFreeVersion	xf86drm.c	/^drm_public void drmFreeVersion(drmVersionPtr v)$/;"	f	typeref:typename:drm_public void
drmGetAfbcFormatModifierNameFromArm	xf86drm.c	/^static bool drmGetAfbcFormatModifierNameFromArm(uint64_t modifier, FILE *fp)$/;"	f	typeref:typename:bool	file:
drmGetAfrcFormatModifierNameFromArm	xf86drm.c	/^static bool drmGetAfrcFormatModifierNameFromArm(uint64_t modifier, FILE *fp)$/;"	f	typeref:typename:bool	file:
drmGetBufInfo	xf86drm.c	/^drm_public drmBufInfoPtr drmGetBufInfo(int fd)$/;"	f	typeref:typename:drm_public drmBufInfoPtr
drmGetBusid	xf86drm.c	/^drm_public char *drmGetBusid(int fd)$/;"	f	typeref:typename:drm_public char *
drmGetCap	xf86drm.c	/^drm_public int drmGetCap(int fd, uint64_t capability, uint64_t *value)$/;"	f	typeref:typename:drm_public int
drmGetClient	xf86drm.c	/^drm_public int drmGetClient(int fd, int idx, int *auth, int *pid, int *uid,$/;"	f	typeref:typename:drm_public int
drmGetContextFlags	xf86drm.c	/^drm_public int drmGetContextFlags(int fd, drm_context_t context,$/;"	f	typeref:typename:drm_public int
drmGetContextPrivateMapping	xf86drm.c	/^drm_public int drmGetContextPrivateMapping(int fd, drm_context_t ctx_id,$/;"	f	typeref:typename:drm_public int
drmGetContextTag	xf86drm.c	/^drm_public void *drmGetContextTag(int fd, drm_context_t context)$/;"	f	typeref:typename:drm_public void *
drmGetDevice	xf86drm.c	/^drm_public int drmGetDevice(int fd, drmDevicePtr *device)$/;"	f	typeref:typename:drm_public int
drmGetDevice2	xf86drm.c	/^drm_public int drmGetDevice2(int fd, uint32_t flags, drmDevicePtr *device)$/;"	f	typeref:typename:drm_public int
drmGetDeviceFromDevId	xf86drm.c	/^drm_public int drmGetDeviceFromDevId(dev_t find_rdev, uint32_t flags,$/;"	f	typeref:typename:drm_public int
drmGetDeviceName	xf86drm.c	/^static const char *drmGetDeviceName(int type)$/;"	f	typeref:typename:const char *	file:
drmGetDeviceNameFromFd	xf86drm.c	/^drm_public char *drmGetDeviceNameFromFd(int fd)$/;"	f	typeref:typename:drm_public char *
drmGetDeviceNameFromFd2	xf86drm.c	/^drm_public char *drmGetDeviceNameFromFd2(int fd)$/;"	f	typeref:typename:drm_public char *
drmGetDevices	xf86drm.c	/^drm_public int drmGetDevices(drmDevicePtr devices[], int max_devices)$/;"	f	typeref:typename:drm_public int
drmGetDevices2	xf86drm.c	/^drm_public int drmGetDevices2(uint32_t flags, drmDevicePtr devices[],$/;"	f	typeref:typename:drm_public int
drmGetEntry	xf86drm.c	/^drm_public drmHashEntry *drmGetEntry(int fd)$/;"	f	typeref:typename:drm_public drmHashEntry *
drmGetFormatModifierFromSimpleTokens	xf86drm.c	/^static char *drmGetFormatModifierFromSimpleTokens(uint64_t modifier)$/;"	f	typeref:typename:char *	file:
drmGetFormatModifierName	xf86drm.c	/^drm_public char *drmGetFormatModifierName(uint64_t modifier)$/;"	f	typeref:typename:drm_public char *
drmGetFormatModifierNameFromAmd	xf86drm.c	/^static char *drmGetFormatModifierNameFromAmd(uint64_t modifier)$/;"	f	typeref:typename:char *	file:
drmGetFormatModifierNameFromAmdDcc	xf86drm.c	/^static void drmGetFormatModifierNameFromAmdDcc(uint64_t modifier, FILE *fp)$/;"	f	typeref:typename:void	file:
drmGetFormatModifierNameFromAmdTile	xf86drm.c	/^static void drmGetFormatModifierNameFromAmdTile(uint64_t modifier, FILE *fp)$/;"	f	typeref:typename:void	file:
drmGetFormatModifierNameFromAmlogic	xf86drm.c	/^static char *drmGetFormatModifierNameFromAmlogic(uint64_t modifier)$/;"	f	typeref:typename:char *	file:
drmGetFormatModifierNameFromArm	xf86drm.c	/^static char *drmGetFormatModifierNameFromArm(uint64_t modifier)$/;"	f	typeref:typename:char *	file:
drmGetFormatModifierNameFromNvidia	xf86drm.c	/^static char *drmGetFormatModifierNameFromNvidia(uint64_t modifier)$/;"	f	typeref:typename:char *	file:
drmGetFormatModifierVendor	xf86drm.c	/^drm_public char *drmGetFormatModifierVendor(uint64_t modifier)$/;"	f	typeref:typename:drm_public char *
drmGetFormatName	xf86drm.c	/^drm_public char *drmGetFormatName(uint32_t format)$/;"	f	typeref:typename:drm_public char *
drmGetHashTable	xf86drm.c	/^drm_public void *drmGetHashTable(void)$/;"	f	typeref:typename:drm_public void *
drmGetInterruptFromBusID	xf86drm.c	/^drm_public int drmGetInterruptFromBusID(int fd, int busnum, int devnum,$/;"	f	typeref:typename:drm_public int
drmGetKeyFromFd	xf86drm.c	/^static unsigned long drmGetKeyFromFd(int fd)$/;"	f	typeref:typename:unsigned long	file:
drmGetLibVersion	xf86drm.c	/^drm_public drmVersionPtr drmGetLibVersion(int fd)$/;"	f	typeref:typename:drm_public drmVersionPtr
drmGetLock	xf86drm.c	/^drm_public int drmGetLock(int fd, drm_context_t context, drmLockFlags flags)$/;"	f	typeref:typename:drm_public int
drmGetMagic	xf86drm.c	/^drm_public int drmGetMagic(int fd, drm_magic_t *magic)$/;"	f	typeref:typename:drm_public int
drmGetMap	xf86drm.c	/^drm_public int drmGetMap(int fd, int idx, drm_handle_t *offset, drmSize *size,$/;"	f	typeref:typename:drm_public int
drmGetMaxNodeName	xf86drm.c	/^static int drmGetMaxNodeName(void)$/;"	f	typeref:typename:int	file:
drmGetMinorBase	xf86drm.c	/^static int drmGetMinorBase(int type)$/;"	f	typeref:typename:int	file:
drmGetMinorName	xf86drm.c	/^static const char *drmGetMinorName(int type)$/;"	f	typeref:typename:const char *	file:
drmGetMinorNameForFD	xf86drm.c	/^static char *drmGetMinorNameForFD(int fd, int type)$/;"	f	typeref:typename:char *	file:
drmGetMinorType	xf86drm.c	/^static int drmGetMinorType(int major, int minor)$/;"	f	typeref:typename:int	file:
drmGetNodeType	xf86drm.c	/^static int drmGetNodeType(const char *name)$/;"	f	typeref:typename:int	file:
drmGetNodeTypeFromFd	xf86drm.c	/^drm_public int drmGetNodeTypeFromFd(int fd)$/;"	f	typeref:typename:drm_public int
drmGetPrimaryDeviceNameFromFd	xf86drm.c	/^drm_public char *drmGetPrimaryDeviceNameFromFd(int fd)$/;"	f	typeref:typename:drm_public char *
drmGetRenderDeviceNameFromFd	xf86drm.c	/^drm_public char *drmGetRenderDeviceNameFromFd(int fd)$/;"	f	typeref:typename:drm_public char *
drmGetReservedContextList	xf86drm.c	/^drm_public drm_context_t *drmGetReservedContextList(int fd, int *count)$/;"	f	typeref:typename:drm_public drm_context_t *
drmGetStats	xf86drm.c	/^drm_public int drmGetStats(int fd, drmStatsT *stats)$/;"	f	typeref:typename:drm_public int
drmGetVersion	xf86drm.c	/^drm_public drmVersionPtr drmGetVersion(int fd)$/;"	f	typeref:typename:drm_public drmVersionPtr
drmHandleEvent	xf86drmMode.c	/^drm_public int drmHandleEvent(int fd, drmEventContextPtr evctx)$/;"	f	typeref:typename:drm_public int
drmHashCreate	xf86drmHash.c	/^drm_public void *drmHashCreate(void)$/;"	f	typeref:typename:drm_public void *
drmHashDelete	xf86drmHash.c	/^drm_public int drmHashDelete(void *t, unsigned long key)$/;"	f	typeref:typename:drm_public int
drmHashDestroy	xf86drmHash.c	/^drm_public int drmHashDestroy(void *t)$/;"	f	typeref:typename:drm_public int
drmHashEntry	xf86drm.h	/^typedef struct drmHashEntry {$/;"	s
drmHashEntry	xf86drm.h	/^} drmHashEntry;$/;"	t	typeref:struct:drmHashEntry
drmHashFirst	xf86drmHash.c	/^drm_public int drmHashFirst(void *t, unsigned long *key, void **value)$/;"	f	typeref:typename:drm_public int
drmHashInsert	xf86drmHash.c	/^drm_public int drmHashInsert(void *t, unsigned long key, void *value)$/;"	f	typeref:typename:drm_public int
drmHashLookup	xf86drmHash.c	/^drm_public int drmHashLookup(void *t, unsigned long key, void **value)$/;"	f	typeref:typename:drm_public int
drmHashNext	xf86drmHash.c	/^drm_public int drmHashNext(void *t, unsigned long *key, void **value)$/;"	f	typeref:typename:drm_public int
drmHashTable	xf86drm.c	/^static void *drmHashTable = NULL; \/* Context switch callbacks *\/$/;"	v	typeref:typename:void *	file:
drmHost1xBusInfo	xf86drm.h	/^} drmHost1xBusInfo, *drmHost1xBusInfoPtr;$/;"	t	typeref:struct:_drmHost1xBusInfo
drmHost1xBusInfoPtr	xf86drm.h	/^} drmHost1xBusInfo, *drmHost1xBusInfoPtr;$/;"	t	typeref:struct:_drmHost1xBusInfo *
drmHost1xDeviceInfo	xf86drm.h	/^} drmHost1xDeviceInfo, *drmHost1xDeviceInfoPtr;$/;"	t	typeref:struct:_drmHost1xDeviceInfo
drmHost1xDeviceInfoPtr	xf86drm.h	/^} drmHost1xDeviceInfo, *drmHost1xDeviceInfoPtr;$/;"	t	typeref:struct:_drmHost1xDeviceInfo *
drmIoctl	xf86drm.c	/^drm_public int drmIoctl(int fd, unsigned long request, void *arg)$/;"	f	typeref:typename:drm_public int
drmIsKMS	xf86drmMode.c	/^drm_public int drmIsKMS(int fd)$/;"	f	typeref:typename:drm_public int
drmIsMaster	xf86drm.c	/^drm_public int drmIsMaster(int fd)$/;"	f	typeref:typename:drm_public int
drmLock	xf86drm.h	/^} drmLock, *drmLockPtr;$/;"	t	typeref:struct:_drmLock
drmLockFlags	xf86drm.h	/^} drmLockFlags;$/;"	t	typeref:enum:__anon0ab21c8a0603
drmLockPtr	xf86drm.h	/^} drmLock, *drmLockPtr;$/;"	t	typeref:struct:_drmLock *
drmMMListHead	libdrm_lists.h	/^} drmMMListHead;$/;"	t	typeref:struct:_drmMMListHead
drmMalloc	xf86drm.c	/^drm_public void *drmMalloc(int size)$/;"	f	typeref:typename:drm_public void *
drmMap	xf86drm.c	/^drm_public int drmMap(int fd, drm_handle_t handle, drmSize size,$/;"	f	typeref:typename:drm_public int
drmMapBufs	xf86drm.c	/^drm_public drmBufMapPtr drmMapBufs(int fd)$/;"	f	typeref:typename:drm_public drmBufMapPtr
drmMapFlags	xf86drm.h	/^} drmMapFlags;$/;"	t	typeref:enum:__anon0ab21c8a0303
drmMapType	xf86drm.h	/^} drmMapType;$/;"	t	typeref:enum:__anon0ab21c8a0203
drmMarkBufs	xf86drm.c	/^drm_public int drmMarkBufs(int fd, double low, double high)$/;"	f	typeref:typename:drm_public int
drmMatchBusID	xf86drm.c	/^static int drmMatchBusID(const char *id1, const char *id2, int pci_domain_ok)$/;"	f	typeref:typename:int	file:
drmModeAddFB	xf86drmMode.c	/^drm_public int drmModeAddFB(int fd, uint32_t width, uint32_t height,$/;"	f	typeref:typename:drm_public int
drmModeAddFB2	xf86drmMode.c	/^drmModeAddFB2(int fd, uint32_t width, uint32_t height, uint32_t pixel_format,$/;"	f	typeref:typename:drm_public int
drmModeAddFB2WithModifiers	xf86drmMode.c	/^drmModeAddFB2WithModifiers(int fd, uint32_t width, uint32_t height,$/;"	f	typeref:typename:drm_public int
drmModeAtomicAddProperty	xf86drmMode.c	/^drm_public int drmModeAtomicAddProperty(drmModeAtomicReqPtr req,$/;"	f	typeref:typename:drm_public int
drmModeAtomicAlloc	xf86drmMode.c	/^drm_public drmModeAtomicReqPtr drmModeAtomicAlloc(void)$/;"	f	typeref:typename:drm_public drmModeAtomicReqPtr
drmModeAtomicCommit	xf86drmMode.c	/^drm_public int drmModeAtomicCommit(int fd, const drmModeAtomicReqPtr req,$/;"	f	typeref:typename:drm_public int
drmModeAtomicDuplicate	xf86drmMode.c	/^drmModeAtomicDuplicate(const drmModeAtomicReqPtr old)$/;"	f	typeref:typename:drm_public drmModeAtomicReqPtr
drmModeAtomicFree	xf86drmMode.c	/^drm_public void drmModeAtomicFree(drmModeAtomicReqPtr req)$/;"	f	typeref:typename:drm_public void
drmModeAtomicGetCursor	xf86drmMode.c	/^drm_public int drmModeAtomicGetCursor(const drmModeAtomicReqPtr req)$/;"	f	typeref:typename:drm_public int
drmModeAtomicMerge	xf86drmMode.c	/^drm_public int drmModeAtomicMerge(drmModeAtomicReqPtr base,$/;"	f	typeref:typename:drm_public int
drmModeAtomicReq	xf86drmMode.h	/^typedef struct _drmModeAtomicReq drmModeAtomicReq, *drmModeAtomicReqPtr;$/;"	t	typeref:struct:_drmModeAtomicReq
drmModeAtomicReqItem	xf86drmMode.c	/^typedef struct _drmModeAtomicReqItem drmModeAtomicReqItem,$/;"	t	typeref:struct:_drmModeAtomicReqItem	file:
drmModeAtomicReqItemPtr	xf86drmMode.c	/^	*drmModeAtomicReqItemPtr;$/;"	t	typeref:struct:_drmModeAtomicReqItem *	file:
drmModeAtomicReqPtr	xf86drmMode.h	/^typedef struct _drmModeAtomicReq drmModeAtomicReq, *drmModeAtomicReqPtr;$/;"	t	typeref:struct:_drmModeAtomicReq *
drmModeAtomicSetCursor	xf86drmMode.c	/^drm_public void drmModeAtomicSetCursor(drmModeAtomicReqPtr req, int cursor)$/;"	f	typeref:typename:drm_public void
drmModeAttachMode	xf86drmMode.c	/^drm_public int drmModeAttachMode(int fd, uint32_t connector_id,$/;"	f	typeref:typename:drm_public int
drmModeClip	xf86drmMode.h	/^typedef struct drm_clip_rect drmModeClip, *drmModeClipPtr;$/;"	t	typeref:struct:drm_clip_rect
drmModeClipPtr	xf86drmMode.h	/^typedef struct drm_clip_rect drmModeClip, *drmModeClipPtr;$/;"	t	typeref:struct:drm_clip_rect *
drmModeConnection	xf86drmMode.h	/^} drmModeConnection;$/;"	t	typeref:enum:__anon6128726f0103
drmModeConnector	xf86drmMode.h	/^} drmModeConnector, *drmModeConnectorPtr;$/;"	t	typeref:struct:_drmModeConnector
drmModeConnectorGetPossibleCrtcs	xf86drmMode.c	/^drmModeConnectorGetPossibleCrtcs(int fd, const drmModeConnector *connector)$/;"	f	typeref:typename:drm_public uint32_t
drmModeConnectorPtr	xf86drmMode.h	/^} drmModeConnector, *drmModeConnectorPtr;$/;"	t	typeref:struct:_drmModeConnector *
drmModeConnectorSetProperty	xf86drmMode.c	/^drm_public int drmModeConnectorSetProperty(int fd, uint32_t connector_id,$/;"	f	typeref:typename:drm_public int
drmModeCreateLease	xf86drmMode.c	/^drm_public int drmModeCreateLease(int fd, const uint32_t *objects,$/;"	f	typeref:typename:drm_public int
drmModeCreatePropertyBlob	xf86drmMode.c	/^drm_public int drmModeCreatePropertyBlob(int fd, const void *data,$/;"	f	typeref:typename:drm_public int
drmModeCrtc	xf86drmMode.h	/^} drmModeCrtc, *drmModeCrtcPtr;$/;"	t	typeref:struct:_drmModeCrtc
drmModeCrtcGetGamma	xf86drmMode.c	/^drm_public int drmModeCrtcGetGamma(int fd, uint32_t crtc_id, uint32_t size,$/;"	f	typeref:typename:drm_public int
drmModeCrtcPtr	xf86drmMode.h	/^} drmModeCrtc, *drmModeCrtcPtr;$/;"	t	typeref:struct:_drmModeCrtc *
drmModeCrtcSetGamma	xf86drmMode.c	/^drm_public int drmModeCrtcSetGamma(int fd, uint32_t crtc_id, uint32_t size,$/;"	f	typeref:typename:drm_public int
drmModeDestroyPropertyBlob	xf86drmMode.c	/^drm_public int drmModeDestroyPropertyBlob(int fd, uint32_t id)$/;"	f	typeref:typename:drm_public int
drmModeDetachMode	xf86drmMode.c	/^drm_public int drmModeDetachMode(int fd, uint32_t connector_id,$/;"	f	typeref:typename:drm_public int
drmModeDirtyFB	xf86drmMode.c	/^drm_public int drmModeDirtyFB(int fd, uint32_t bufferId, drmModeClipPtr clips,$/;"	f	typeref:typename:drm_public int
drmModeEncoder	xf86drmMode.h	/^} drmModeEncoder, *drmModeEncoderPtr;$/;"	t	typeref:struct:_drmModeEncoder
drmModeEncoderPtr	xf86drmMode.h	/^} drmModeEncoder, *drmModeEncoderPtr;$/;"	t	typeref:struct:_drmModeEncoder *
drmModeFB	xf86drmMode.h	/^} drmModeFB, *drmModeFBPtr;$/;"	t	typeref:struct:_drmModeFB
drmModeFB2	xf86drmMode.h	/^} drmModeFB2, *drmModeFB2Ptr;$/;"	t	typeref:struct:_drmModeFB2
drmModeFB2Ptr	xf86drmMode.h	/^} drmModeFB2, *drmModeFB2Ptr;$/;"	t	typeref:struct:_drmModeFB2 *
drmModeFBPtr	xf86drmMode.h	/^} drmModeFB, *drmModeFBPtr;$/;"	t	typeref:struct:_drmModeFB *
drmModeFormatModifierBlobIterNext	xf86drmMode.c	/^drmModeFormatModifierBlobIterNext(const drmModePropertyBlobRes *blob,$/;"	f	typeref:typename:drm_public bool
drmModeFormatModifierIterator	xf86drmMode.h	/^} drmModeFormatModifierIterator;$/;"	t	typeref:struct:_drmModeFormatModifierIterator
drmModeFreeConnector	xf86drmMode.c	/^drm_public void drmModeFreeConnector(drmModeConnectorPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeCrtc	xf86drmMode.c	/^drm_public void drmModeFreeCrtc(drmModeCrtcPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeEncoder	xf86drmMode.c	/^drm_public void drmModeFreeEncoder(drmModeEncoderPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeFB	xf86drmMode.c	/^drm_public void drmModeFreeFB(drmModeFBPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeFB2	xf86drmMode.c	/^drm_public void drmModeFreeFB2(drmModeFB2Ptr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeModeInfo	xf86drmMode.c	/^drm_public void drmModeFreeModeInfo(drmModeModeInfoPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeObjectProperties	xf86drmMode.c	/^drm_public void drmModeFreeObjectProperties(drmModeObjectPropertiesPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreePlane	xf86drmMode.c	/^drm_public void drmModeFreePlane(drmModePlanePtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreePlaneResources	xf86drmMode.c	/^drm_public void drmModeFreePlaneResources(drmModePlaneResPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeProperty	xf86drmMode.c	/^drm_public void drmModeFreeProperty(drmModePropertyPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreePropertyBlob	xf86drmMode.c	/^drm_public void drmModeFreePropertyBlob(drmModePropertyBlobPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeFreeResources	xf86drmMode.c	/^drm_public void drmModeFreeResources(drmModeResPtr ptr)$/;"	f	typeref:typename:drm_public void
drmModeGetConnector	xf86drmMode.c	/^drm_public drmModeConnectorPtr drmModeGetConnector(int fd,$/;"	f	typeref:typename:drm_public drmModeConnectorPtr
drmModeGetConnectorCurrent	xf86drmMode.c	/^drm_public drmModeConnectorPtr drmModeGetConnectorCurrent(int fd,$/;"	f	typeref:typename:drm_public drmModeConnectorPtr
drmModeGetConnectorTypeName	xf86drmMode.c	/^drm_public const char *drmModeGetConnectorTypeName(uint32_t connector_type)$/;"	f	typeref:typename:drm_public const char *
drmModeGetCrtc	xf86drmMode.c	/^drm_public drmModeCrtcPtr drmModeGetCrtc(int fd, uint32_t crtcId)$/;"	f	typeref:typename:drm_public drmModeCrtcPtr
drmModeGetEncoder	xf86drmMode.c	/^drm_public drmModeEncoderPtr drmModeGetEncoder(int fd, uint32_t encoder_id)$/;"	f	typeref:typename:drm_public drmModeEncoderPtr
drmModeGetFB	xf86drmMode.c	/^drm_public drmModeFBPtr drmModeGetFB(int fd, uint32_t buf)$/;"	f	typeref:typename:drm_public drmModeFBPtr
drmModeGetFB2	xf86drmMode.c	/^drm_public drmModeFB2Ptr drmModeGetFB2(int fd, uint32_t fb_id)$/;"	f	typeref:typename:drm_public drmModeFB2Ptr
drmModeGetLease	xf86drmMode.c	/^drm_public drmModeObjectListPtr drmModeGetLease(int fd)$/;"	f	typeref:typename:drm_public drmModeObjectListPtr
drmModeGetPlane	xf86drmMode.c	/^drm_public drmModePlanePtr drmModeGetPlane(int fd, uint32_t plane_id)$/;"	f	typeref:typename:drm_public drmModePlanePtr
drmModeGetPlaneResources	xf86drmMode.c	/^drm_public drmModePlaneResPtr drmModeGetPlaneResources(int fd)$/;"	f	typeref:typename:drm_public drmModePlaneResPtr
drmModeGetProperty	xf86drmMode.c	/^drm_public drmModePropertyPtr drmModeGetProperty(int fd, uint32_t property_id)$/;"	f	typeref:typename:drm_public drmModePropertyPtr
drmModeGetPropertyBlob	xf86drmMode.c	/^drm_public drmModePropertyBlobPtr drmModeGetPropertyBlob(int fd,$/;"	f	typeref:typename:drm_public drmModePropertyBlobPtr
drmModeGetPropertyType	xf86drmMode.h	/^static inline uint32_t drmModeGetPropertyType(const drmModePropertyRes *prop)$/;"	f	typeref:typename:uint32_t
drmModeGetResources	xf86drmMode.c	/^drm_public drmModeResPtr drmModeGetResources(int fd)$/;"	f	typeref:typename:drm_public drmModeResPtr
drmModeLesseeList	xf86drmMode.h	/^typedef struct drmModeLesseeList {$/;"	s
drmModeLesseeListPtr	xf86drmMode.h	/^} drmModeLesseeListRes, *drmModeLesseeListPtr;$/;"	t	typeref:struct:drmModeLesseeList *
drmModeLesseeListRes	xf86drmMode.h	/^} drmModeLesseeListRes, *drmModeLesseeListPtr;$/;"	t	typeref:struct:drmModeLesseeList
drmModeListLessees	xf86drmMode.c	/^drm_public drmModeLesseeListPtr drmModeListLessees(int fd)$/;"	f	typeref:typename:drm_public drmModeLesseeListPtr
drmModeModeInfo	xf86drmMode.h	/^} drmModeModeInfo, *drmModeModeInfoPtr;$/;"	t	typeref:struct:_drmModeModeInfo
drmModeModeInfoPtr	xf86drmMode.h	/^} drmModeModeInfo, *drmModeModeInfoPtr;$/;"	t	typeref:struct:_drmModeModeInfo *
drmModeMoveCursor	xf86drmMode.c	/^drm_public int drmModeMoveCursor(int fd, uint32_t crtcId, int x, int y)$/;"	f	typeref:typename:drm_public int
drmModeObjectGetProperties	xf86drmMode.c	/^drmModeObjectGetProperties(int fd, uint32_t object_id, uint32_t object_type)$/;"	f	typeref:typename:drm_public drmModeObjectPropertiesPtr
drmModeObjectList	xf86drmMode.h	/^typedef struct drmModeObjectList {$/;"	s
drmModeObjectListPtr	xf86drmMode.h	/^} drmModeObjectListRes, *drmModeObjectListPtr;$/;"	t	typeref:struct:drmModeObjectList *
drmModeObjectListRes	xf86drmMode.h	/^} drmModeObjectListRes, *drmModeObjectListPtr;$/;"	t	typeref:struct:drmModeObjectList
drmModeObjectProperties	xf86drmMode.h	/^} drmModeObjectProperties, *drmModeObjectPropertiesPtr;$/;"	t	typeref:struct:_drmModeObjectProperties
drmModeObjectPropertiesPtr	xf86drmMode.h	/^} drmModeObjectProperties, *drmModeObjectPropertiesPtr;$/;"	t	typeref:struct:_drmModeObjectProperties *
drmModeObjectSetProperty	xf86drmMode.c	/^drm_public int drmModeObjectSetProperty(int fd, uint32_t object_id,$/;"	f	typeref:typename:drm_public int
drmModePageFlip	xf86drmMode.c	/^drm_public int drmModePageFlip(int fd, uint32_t crtc_id, uint32_t fb_id,$/;"	f	typeref:typename:drm_public int
drmModePageFlipTarget	xf86drmMode.c	/^drm_public int drmModePageFlipTarget(int fd, uint32_t crtc_id, uint32_t fb_id,$/;"	f	typeref:typename:drm_public int
drmModePlane	xf86drmMode.h	/^} drmModePlane, *drmModePlanePtr;$/;"	t	typeref:struct:_drmModePlane
drmModePlanePtr	xf86drmMode.h	/^} drmModePlane, *drmModePlanePtr;$/;"	t	typeref:struct:_drmModePlane *
drmModePlaneRes	xf86drmMode.h	/^} drmModePlaneRes, *drmModePlaneResPtr;$/;"	t	typeref:struct:_drmModePlaneRes
drmModePlaneResPtr	xf86drmMode.h	/^} drmModePlaneRes, *drmModePlaneResPtr;$/;"	t	typeref:struct:_drmModePlaneRes *
drmModePropertyBlobPtr	xf86drmMode.h	/^} drmModePropertyBlobRes, *drmModePropertyBlobPtr;$/;"	t	typeref:struct:_drmModePropertyBlob *
drmModePropertyBlobRes	xf86drmMode.h	/^} drmModePropertyBlobRes, *drmModePropertyBlobPtr;$/;"	t	typeref:struct:_drmModePropertyBlob
drmModePropertyPtr	xf86drmMode.h	/^} drmModePropertyRes, *drmModePropertyPtr;$/;"	t	typeref:struct:_drmModeProperty *
drmModePropertyRes	xf86drmMode.h	/^} drmModePropertyRes, *drmModePropertyPtr;$/;"	t	typeref:struct:_drmModeProperty
drmModeRes	xf86drmMode.h	/^} drmModeRes, *drmModeResPtr;$/;"	t	typeref:struct:_drmModeRes
drmModeResPtr	xf86drmMode.h	/^} drmModeRes, *drmModeResPtr;$/;"	t	typeref:struct:_drmModeRes *
drmModeRevokeLease	xf86drmMode.c	/^drm_public int drmModeRevokeLease(int fd, uint32_t lessee_id)$/;"	f	typeref:typename:drm_public int
drmModeRmFB	xf86drmMode.c	/^drm_public int drmModeRmFB(int fd, uint32_t bufferId)$/;"	f	typeref:typename:drm_public int
drmModeSetCrtc	xf86drmMode.c	/^drm_public int drmModeSetCrtc(int fd, uint32_t crtcId, uint32_t bufferId,$/;"	f	typeref:typename:drm_public int
drmModeSetCursor	xf86drmMode.c	/^drm_public int drmModeSetCursor(int fd, uint32_t crtcId, uint32_t bo_handle,$/;"	f	typeref:typename:drm_public int
drmModeSetCursor2	xf86drmMode.c	/^drm_public int drmModeSetCursor2(int fd, uint32_t crtcId, uint32_t bo_handle,$/;"	f	typeref:typename:drm_public int
drmModeSetPlane	xf86drmMode.c	/^drm_public int drmModeSetPlane(int fd, uint32_t plane_id, uint32_t crtc_id,$/;"	f	typeref:typename:drm_public int
drmModeSubPixel	xf86drmMode.h	/^} drmModeSubPixel;$/;"	t	typeref:enum:__anon6128726f0203
drmMsg	xf86drm.c	/^drm_public void drmMsg(const char *format, ...)$/;"	f	typeref:typename:drm_public void
drmNodeIsDRM	xf86drm.c	/^static bool drmNodeIsDRM(int maj, int min)$/;"	f	typeref:typename:bool	file:
drmOpen	xf86drm.c	/^drm_public int drmOpen(const char *name, const char *busid)$/;"	f	typeref:typename:drm_public int
drmOpenByBusid	xf86drm.c	/^static int drmOpenByBusid(const char *busid, int type)$/;"	f	typeref:typename:int	file:
drmOpenByName	xf86drm.c	/^static int drmOpenByName(const char *name, int type)$/;"	f	typeref:typename:int	file:
drmOpenControl	xf86drm.c	/^drm_public int drmOpenControl(int minor)$/;"	f	typeref:typename:drm_public int
drmOpenDevice	xf86drm.c	/^static int drmOpenDevice(dev_t dev, int minor, int type)$/;"	f	typeref:typename:int	file:
drmOpenMinor	xf86drm.c	/^static int drmOpenMinor(int minor, int create, int type)$/;"	f	typeref:typename:int	file:
drmOpenOnce	xf86drm.c	/^drm_public int drmOpenOnce(void *unused, const char *BusID, int *newlyopened)$/;"	f	typeref:typename:drm_public int
drmOpenOnceWithType	xf86drm.c	/^drm_public int drmOpenOnceWithType(const char *BusID, int *newlyopened,$/;"	f	typeref:typename:drm_public int
drmOpenRender	xf86drm.c	/^drm_public int drmOpenRender(int minor)$/;"	f	typeref:typename:drm_public int
drmOpenWithType	xf86drm.c	/^drm_public int drmOpenWithType(const char *name, const char *busid, int type)$/;"	f	typeref:typename:drm_public int
drmParseOFBusInfo	xf86drm.c	/^static int drmParseOFBusInfo(int maj, int min, char *fullname)$/;"	f	typeref:typename:int	file:
drmParseOFDeviceInfo	xf86drm.c	/^static int drmParseOFDeviceInfo(int maj, int min, char ***compatible)$/;"	f	typeref:typename:int	file:
drmParsePciBusInfo	xf86drm.c	/^static int drmParsePciBusInfo(int maj, int min, drmPciBusInfoPtr info)$/;"	f	typeref:typename:int	file:
drmParsePciDeviceInfo	xf86drm.c	/^static int drmParsePciDeviceInfo(int maj, int min, drmPciDeviceInfoPtr device,$/;"	f	typeref:typename:int	file:
drmParseSubsystemType	xf86drm.c	/^static int drmParseSubsystemType(int maj, int min)$/;"	f	typeref:typename:int	file:
drmParseUsbBusInfo	xf86drm.c	/^static int drmParseUsbBusInfo(int maj, int min, drmUsbBusInfoPtr info)$/;"	f	typeref:typename:int	file:
drmParseUsbDeviceInfo	xf86drm.c	/^static int drmParseUsbDeviceInfo(int maj, int min, drmUsbDeviceInfoPtr info)$/;"	f	typeref:typename:int	file:
drmPciBusInfo	xf86drm.h	/^} drmPciBusInfo, *drmPciBusInfoPtr;$/;"	t	typeref:struct:_drmPciBusInfo
drmPciBusInfoPtr	xf86drm.h	/^} drmPciBusInfo, *drmPciBusInfoPtr;$/;"	t	typeref:struct:_drmPciBusInfo *
drmPciDeviceInfo	xf86drm.h	/^} drmPciDeviceInfo, *drmPciDeviceInfoPtr;$/;"	t	typeref:struct:_drmPciDeviceInfo
drmPciDeviceInfoPtr	xf86drm.h	/^} drmPciDeviceInfo, *drmPciDeviceInfoPtr;$/;"	t	typeref:struct:_drmPciDeviceInfo *
drmPlatformBusInfo	xf86drm.h	/^} drmPlatformBusInfo, *drmPlatformBusInfoPtr;$/;"	t	typeref:struct:_drmPlatformBusInfo
drmPlatformBusInfoPtr	xf86drm.h	/^} drmPlatformBusInfo, *drmPlatformBusInfoPtr;$/;"	t	typeref:struct:_drmPlatformBusInfo *
drmPlatformDeviceInfo	xf86drm.h	/^} drmPlatformDeviceInfo, *drmPlatformDeviceInfoPtr;$/;"	t	typeref:struct:_drmPlatformDeviceInfo
drmPlatformDeviceInfoPtr	xf86drm.h	/^} drmPlatformDeviceInfo, *drmPlatformDeviceInfoPtr;$/;"	t	typeref:struct:_drmPlatformDeviceInfo *
drmPrimeFDToHandle	xf86drm.c	/^drm_public int drmPrimeFDToHandle(int fd, int prime_fd, uint32_t *handle)$/;"	f	typeref:typename:drm_public int
drmPrimeHandleToFD	xf86drm.c	/^drm_public int drmPrimeHandleToFD(int fd, uint32_t handle, uint32_t flags,$/;"	f	typeref:typename:drm_public int
drmProcessHost1xDevice	xf86drm.c	/^static int drmProcessHost1xDevice(drmDevicePtr *device, const char *node,$/;"	f	typeref:typename:int	file:
drmProcessPciDevice	xf86drm.c	/^static int drmProcessPciDevice(drmDevicePtr *device, const char *node,$/;"	f	typeref:typename:int	file:
drmProcessPlatformDevice	xf86drm.c	/^static int drmProcessPlatformDevice(drmDevicePtr *device, const char *node,$/;"	f	typeref:typename:int	file:
drmProcessUsbDevice	xf86drm.c	/^static int drmProcessUsbDevice(drmDevicePtr *device, const char *node,$/;"	f	typeref:typename:int	file:
drmRandom	xf86drmRandom.c	/^drm_public unsigned long drmRandom(void *state)$/;"	f	typeref:typename:drm_public unsigned long
drmRandomCreate	xf86drmRandom.c	/^drm_public void *drmRandomCreate(unsigned long seed)$/;"	f	typeref:typename:drm_public void *
drmRandomDestroy	xf86drmRandom.c	/^drm_public int drmRandomDestroy(void *state)$/;"	f	typeref:typename:drm_public int
drmRandomDouble	xf86drmRandom.c	/^drm_public double drmRandomDouble(void *state)$/;"	f	typeref:typename:drm_public double
drmRegion	xf86drm.h	/^} drmRegion, *drmRegionPtr;$/;"	t	typeref:struct:_drmRegion
drmRegionPtr	xf86drm.h	/^} drmRegion, *drmRegionPtr;$/;"	t	typeref:struct:_drmRegion *
drmRmMap	xf86drm.c	/^drm_public int drmRmMap(int fd, drm_handle_t handle)$/;"	f	typeref:typename:drm_public int
drmSLCreate	xf86drmSL.c	/^drm_public void *drmSLCreate(void)$/;"	f	typeref:typename:drm_public void *
drmSLDelete	xf86drmSL.c	/^drm_public int drmSLDelete(void *l, unsigned long key)$/;"	f	typeref:typename:drm_public int
drmSLDestroy	xf86drmSL.c	/^drm_public int drmSLDestroy(void *l)$/;"	f	typeref:typename:drm_public int
drmSLDump	xf86drmSL.c	/^drm_public void drmSLDump(void *l)$/;"	f	typeref:typename:drm_public void
drmSLFirst	xf86drmSL.c	/^drm_public int drmSLFirst(void *l, unsigned long *key, void **value)$/;"	f	typeref:typename:drm_public int
drmSLInsert	xf86drmSL.c	/^drm_public int drmSLInsert(void *l, unsigned long key, void *value)$/;"	f	typeref:typename:drm_public int
drmSLLookup	xf86drmSL.c	/^drm_public int drmSLLookup(void *l, unsigned long key, void **value)$/;"	f	typeref:typename:drm_public int
drmSLLookupNeighbors	xf86drmSL.c	/^drm_public int drmSLLookupNeighbors(void *l, unsigned long key,$/;"	f	typeref:typename:drm_public int
drmSLNext	xf86drmSL.c	/^drm_public int drmSLNext(void *l, unsigned long *key, void **value)$/;"	f	typeref:typename:drm_public int
drmScatterGatherAlloc	xf86drm.c	/^drm_public int drmScatterGatherAlloc(int fd, unsigned long size,$/;"	f	typeref:typename:drm_public int
drmScatterGatherFree	xf86drm.c	/^drm_public int drmScatterGatherFree(int fd, drm_handle_t handle)$/;"	f	typeref:typename:drm_public int
drmServerInfo	xf86drm.h	/^} drmServerInfo, *drmServerInfoPtr;$/;"	t	typeref:struct:_drmServerInfo
drmServerInfoPtr	xf86drm.h	/^} drmServerInfo, *drmServerInfoPtr;$/;"	t	typeref:struct:_drmServerInfo *
drmSetBusid	xf86drm.c	/^drm_public int drmSetBusid(int fd, const char *busid)$/;"	f	typeref:typename:drm_public int
drmSetClientCap	xf86drm.c	/^drm_public int drmSetClientCap(int fd, uint64_t capability, uint64_t value)$/;"	f	typeref:typename:drm_public int
drmSetContextFlags	xf86drm.c	/^drm_public int drmSetContextFlags(int fd, drm_context_t context,$/;"	f	typeref:typename:drm_public int
drmSetInterfaceVersion	xf86drm.c	/^drm_public int drmSetInterfaceVersion(int fd, drmSetVersion *version)$/;"	f	typeref:typename:drm_public int
drmSetMaster	xf86drm.c	/^drm_public int drmSetMaster(int fd)$/;"	f	typeref:typename:drm_public int
drmSetServerInfo	xf86drm.c	/^drm_public void drmSetServerInfo(drmServerInfoPtr info)$/;"	f	typeref:typename:drm_public void
drmSetVersion	xf86drm.h	/^} drmSetVersion, *drmSetVersionPtr;$/;"	t	typeref:struct:_drmSetVersion
drmSetVersionPtr	xf86drm.h	/^} drmSetVersion, *drmSetVersionPtr;$/;"	t	typeref:struct:_drmSetVersion *
drmSize	xf86drm.h	/^typedef unsigned int drmSize, *drmSizePtr; \/**< For mapped regions *\/$/;"	t	typeref:typename:unsigned int
drmSizePtr	xf86drm.h	/^typedef unsigned int drmSize, *drmSizePtr; \/**< For mapped regions *\/$/;"	t	typeref:typename:unsigned int *
drmStatsT	xf86drm.h	/^} drmStatsT;$/;"	t	typeref:struct:_drmStats
drmSwitchToContext	xf86drm.c	/^drm_public int drmSwitchToContext(int fd, drm_context_t context)$/;"	f	typeref:typename:drm_public int
drmSyncobjCreate	xf86drm.c	/^drm_public int drmSyncobjCreate(int fd, uint32_t flags, uint32_t *handle)$/;"	f	typeref:typename:drm_public int
drmSyncobjDestroy	xf86drm.c	/^drm_public int drmSyncobjDestroy(int fd, uint32_t handle)$/;"	f	typeref:typename:drm_public int
drmSyncobjExportSyncFile	xf86drm.c	/^drm_public int drmSyncobjExportSyncFile(int fd, uint32_t handle,$/;"	f	typeref:typename:drm_public int
drmSyncobjFDToHandle	xf86drm.c	/^drm_public int drmSyncobjFDToHandle(int fd, int obj_fd, uint32_t *handle)$/;"	f	typeref:typename:drm_public int
drmSyncobjHandleToFD	xf86drm.c	/^drm_public int drmSyncobjHandleToFD(int fd, uint32_t handle, int *obj_fd)$/;"	f	typeref:typename:drm_public int
drmSyncobjImportSyncFile	xf86drm.c	/^drm_public int drmSyncobjImportSyncFile(int fd, uint32_t handle,$/;"	f	typeref:typename:drm_public int
drmSyncobjQuery	xf86drm.c	/^drm_public int drmSyncobjQuery(int fd, uint32_t *handles, uint64_t *points,$/;"	f	typeref:typename:drm_public int
drmSyncobjQuery2	xf86drm.c	/^drm_public int drmSyncobjQuery2(int fd, uint32_t *handles, uint64_t *points,$/;"	f	typeref:typename:drm_public int
drmSyncobjReset	xf86drm.c	/^drm_public int drmSyncobjReset(int fd, const uint32_t *handles,$/;"	f	typeref:typename:drm_public int
drmSyncobjSignal	xf86drm.c	/^drm_public int drmSyncobjSignal(int fd, const uint32_t *handles,$/;"	f	typeref:typename:drm_public int
drmSyncobjTimelineSignal	xf86drm.c	/^drm_public int drmSyncobjTimelineSignal(int fd, const uint32_t *handles,$/;"	f	typeref:typename:drm_public int
drmSyncobjTimelineWait	xf86drm.c	/^drm_public int drmSyncobjTimelineWait(int fd, uint32_t *handles,$/;"	f	typeref:typename:drm_public int
drmSyncobjTransfer	xf86drm.c	/^drm_public int drmSyncobjTransfer(int fd, uint32_t dst_handle,$/;"	f	typeref:typename:drm_public int
drmSyncobjWait	xf86drm.c	/^drm_public int drmSyncobjWait(int fd, uint32_t *handles, unsigned num_handles,$/;"	f	typeref:typename:drm_public int
drmTextureRegion	xf86drm.h	/^} drmTextureRegion, *drmTextureRegionPtr;$/;"	t	typeref:struct:_drmTextureRegion
drmTextureRegionPtr	xf86drm.h	/^} drmTextureRegion, *drmTextureRegionPtr;$/;"	t	typeref:struct:_drmTextureRegion *
drmUnlock	xf86drm.c	/^drm_public int drmUnlock(int fd, drm_context_t context)$/;"	f	typeref:typename:drm_public int
drmUnmap	xf86drm.c	/^drm_public int drmUnmap(drmAddress address, drmSize size)$/;"	f	typeref:typename:drm_public int
drmUnmapBufs	xf86drm.c	/^drm_public int drmUnmapBufs(drmBufMapPtr bufs)$/;"	f	typeref:typename:drm_public int
drmUpdateDrawableInfo	xf86drm.c	/^drm_public int drmUpdateDrawableInfo(int fd, drm_drawable_t handle,$/;"	f	typeref:typename:drm_public int
drmUsbBusInfo	xf86drm.h	/^} drmUsbBusInfo, *drmUsbBusInfoPtr;$/;"	t	typeref:struct:_drmUsbBusInfo
drmUsbBusInfoPtr	xf86drm.h	/^} drmUsbBusInfo, *drmUsbBusInfoPtr;$/;"	t	typeref:struct:_drmUsbBusInfo *
drmUsbDeviceInfo	xf86drm.h	/^} drmUsbDeviceInfo, *drmUsbDeviceInfoPtr;$/;"	t	typeref:struct:_drmUsbDeviceInfo
drmUsbDeviceInfoPtr	xf86drm.h	/^} drmUsbDeviceInfo, *drmUsbDeviceInfoPtr;$/;"	t	typeref:struct:_drmUsbDeviceInfo *
drmVBlank	xf86drm.h	/^} drmVBlank, *drmVBlankPtr;$/;"	t	typeref:union:_drmVBlank
drmVBlankPtr	xf86drm.h	/^} drmVBlank, *drmVBlankPtr;$/;"	t	typeref:union:_drmVBlank *
drmVBlankReply	xf86drm.h	/^} drmVBlankReply, *drmVBlankReplyPtr;$/;"	t	typeref:struct:_drmVBlankReply
drmVBlankReplyPtr	xf86drm.h	/^} drmVBlankReply, *drmVBlankReplyPtr;$/;"	t	typeref:struct:_drmVBlankReply *
drmVBlankReq	xf86drm.h	/^} drmVBlankReq, *drmVBlankReqPtr;$/;"	t	typeref:struct:_drmVBlankReq
drmVBlankReqPtr	xf86drm.h	/^} drmVBlankReq, *drmVBlankReqPtr;$/;"	t	typeref:struct:_drmVBlankReq *
drmVBlankSeqType	xf86drm.h	/^} drmVBlankSeqType;$/;"	t	typeref:enum:__anon0ab21c8a0803
drmVendorInfo	xf86drm.c	/^struct drmVendorInfo {$/;"	s	file:
drmVersion	xf86drm.h	/^} drmVersion, *drmVersionPtr;$/;"	t	typeref:struct:_drmVersion
drmVersionPtr	xf86drm.h	/^} drmVersion, *drmVersionPtr;$/;"	t	typeref:struct:_drmVersion *
drmWaitVBlank	xf86drm.c	/^drm_public int drmWaitVBlank(int fd, drmVBlankPtr vbl)$/;"	f	typeref:typename:drm_public int
drm_agp_binding	include/drm/drm.h	/^struct drm_agp_binding {$/;"	s
drm_agp_binding_t	include/drm/drm.h	/^typedef struct drm_agp_binding drm_agp_binding_t;$/;"	t	typeref:struct:drm_agp_binding
drm_agp_buffer	include/drm/drm.h	/^struct drm_agp_buffer {$/;"	s
drm_agp_buffer_t	include/drm/drm.h	/^typedef struct drm_agp_buffer drm_agp_buffer_t;$/;"	t	typeref:struct:drm_agp_buffer
drm_agp_info	include/drm/drm.h	/^struct drm_agp_info {$/;"	s
drm_agp_info_t	include/drm/drm.h	/^typedef struct drm_agp_info drm_agp_info_t;$/;"	t	typeref:struct:drm_agp_info
drm_agp_mode	include/drm/drm.h	/^struct drm_agp_mode {$/;"	s
drm_agp_mode_t	include/drm/drm.h	/^typedef struct drm_agp_mode drm_agp_mode_t;$/;"	t	typeref:struct:drm_agp_mode
drm_amdgpu	tests/amdgpu/amdgpu_test.c	/^int drm_amdgpu[MAX_CARDS_SUPPORTED];$/;"	v	typeref:typename:int[]
drm_amdgpu_bo_list	include/drm/amdgpu_drm.h	/^union drm_amdgpu_bo_list {$/;"	u
drm_amdgpu_bo_list_entry	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_bo_list_entry {$/;"	s
drm_amdgpu_bo_list_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_bo_list_in {$/;"	s
drm_amdgpu_bo_list_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_bo_list_out {$/;"	s
drm_amdgpu_cs	include/drm/amdgpu_drm.h	/^union drm_amdgpu_cs {$/;"	u
drm_amdgpu_cs_chunk	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk {$/;"	s
drm_amdgpu_cs_chunk_data	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk_data {$/;"	s
drm_amdgpu_cs_chunk_dep	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk_dep {$/;"	s
drm_amdgpu_cs_chunk_fence	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk_fence {$/;"	s
drm_amdgpu_cs_chunk_ib	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk_ib {$/;"	s
drm_amdgpu_cs_chunk_sem	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk_sem {$/;"	s
drm_amdgpu_cs_chunk_syncobj	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_chunk_syncobj {$/;"	s
drm_amdgpu_cs_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_in {$/;"	s
drm_amdgpu_cs_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_cs_out {$/;"	s
drm_amdgpu_ctx	include/drm/amdgpu_drm.h	/^union drm_amdgpu_ctx {$/;"	u
drm_amdgpu_ctx_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_ctx_in {$/;"	s
drm_amdgpu_ctx_out	include/drm/amdgpu_drm.h	/^union drm_amdgpu_ctx_out {$/;"	u
drm_amdgpu_fence	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_fence {$/;"	s
drm_amdgpu_fence_to_handle	include/drm/amdgpu_drm.h	/^union drm_amdgpu_fence_to_handle {$/;"	u
drm_amdgpu_gem_create	include/drm/amdgpu_drm.h	/^union drm_amdgpu_gem_create {$/;"	u
drm_amdgpu_gem_create_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_create_in  {$/;"	s
drm_amdgpu_gem_create_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_create_out  {$/;"	s
drm_amdgpu_gem_metadata	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_metadata {$/;"	s
drm_amdgpu_gem_mmap	include/drm/amdgpu_drm.h	/^union drm_amdgpu_gem_mmap {$/;"	u
drm_amdgpu_gem_mmap_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_mmap_in {$/;"	s
drm_amdgpu_gem_mmap_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_mmap_out {$/;"	s
drm_amdgpu_gem_op	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_op {$/;"	s
drm_amdgpu_gem_userptr	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_userptr {$/;"	s
drm_amdgpu_gem_va	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_va {$/;"	s
drm_amdgpu_gem_wait_idle	include/drm/amdgpu_drm.h	/^union drm_amdgpu_gem_wait_idle {$/;"	u
drm_amdgpu_gem_wait_idle_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_wait_idle_in {$/;"	s
drm_amdgpu_gem_wait_idle_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_gem_wait_idle_out {$/;"	s
drm_amdgpu_heap_info	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_heap_info {$/;"	s
drm_amdgpu_info	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info {$/;"	s
drm_amdgpu_info_device	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_device {$/;"	s
drm_amdgpu_info_firmware	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_firmware {$/;"	s
drm_amdgpu_info_gds	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_gds {$/;"	s
drm_amdgpu_info_hw_ip	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_hw_ip {$/;"	s
drm_amdgpu_info_num_handles	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_num_handles {$/;"	s
drm_amdgpu_info_vbios	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_vbios {$/;"	s
drm_amdgpu_info_vce_clock_table	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_vce_clock_table {$/;"	s
drm_amdgpu_info_vce_clock_table_entry	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_vce_clock_table_entry {$/;"	s
drm_amdgpu_info_video_caps	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_video_caps {$/;"	s
drm_amdgpu_info_video_codec_info	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_video_codec_info {$/;"	s
drm_amdgpu_info_vram_gtt	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_info_vram_gtt {$/;"	s
drm_amdgpu_memory_info	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_memory_info {$/;"	s
drm_amdgpu_query_fw	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_query_fw {$/;"	s
drm_amdgpu_sched	include/drm/amdgpu_drm.h	/^union drm_amdgpu_sched {$/;"	u
drm_amdgpu_sched_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_sched_in {$/;"	s
drm_amdgpu_vm	include/drm/amdgpu_drm.h	/^union drm_amdgpu_vm {$/;"	u
drm_amdgpu_vm_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_vm_in {$/;"	s
drm_amdgpu_vm_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_vm_out {$/;"	s
drm_amdgpu_wait_cs	include/drm/amdgpu_drm.h	/^union drm_amdgpu_wait_cs {$/;"	u
drm_amdgpu_wait_cs_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_wait_cs_in {$/;"	s
drm_amdgpu_wait_cs_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_wait_cs_out {$/;"	s
drm_amdgpu_wait_fences	include/drm/amdgpu_drm.h	/^union drm_amdgpu_wait_fences {$/;"	u
drm_amdgpu_wait_fences_in	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_wait_fences_in {$/;"	s
drm_amdgpu_wait_fences_out	include/drm/amdgpu_drm.h	/^struct drm_amdgpu_wait_fences_out {$/;"	s
drm_auth	include/drm/drm.h	/^struct drm_auth {$/;"	s
drm_auth_t	include/drm/drm.h	/^typedef struct drm_auth drm_auth_t;$/;"	t	typeref:struct:drm_auth
drm_block	include/drm/drm.h	/^struct drm_block {$/;"	s
drm_block_t	include/drm/drm.h	/^typedef struct drm_block drm_block_t;$/;"	t	typeref:struct:drm_block
drm_buf_desc	include/drm/drm.h	/^struct drm_buf_desc {$/;"	s
drm_buf_desc_t	include/drm/drm.h	/^typedef struct drm_buf_desc drm_buf_desc_t;$/;"	t	typeref:struct:drm_buf_desc
drm_buf_free	include/drm/drm.h	/^struct drm_buf_free {$/;"	s
drm_buf_free_t	include/drm/drm.h	/^typedef struct drm_buf_free drm_buf_free_t;$/;"	t	typeref:struct:drm_buf_free
drm_buf_info	include/drm/drm.h	/^struct drm_buf_info {$/;"	s
drm_buf_info_t	include/drm/drm.h	/^typedef struct drm_buf_info drm_buf_info_t;$/;"	t	typeref:struct:drm_buf_info
drm_buf_map	include/drm/drm.h	/^struct drm_buf_map {$/;"	s
drm_buf_map_t	include/drm/drm.h	/^typedef struct drm_buf_map drm_buf_map_t;$/;"	t	typeref:struct:drm_buf_map
drm_buf_pub	include/drm/drm.h	/^struct drm_buf_pub {$/;"	s
drm_buf_pub_t	include/drm/drm.h	/^typedef struct drm_buf_pub drm_buf_pub_t;$/;"	t	typeref:struct:drm_buf_pub
drm_client	include/drm/drm.h	/^struct drm_client {$/;"	s
drm_client_t	include/drm/drm.h	/^typedef struct drm_client drm_client_t;$/;"	t	typeref:struct:drm_client
drm_clip_rect	include/drm/drm.h	/^struct drm_clip_rect {$/;"	s
drm_clip_rect_t	include/drm/drm.h	/^typedef struct drm_clip_rect drm_clip_rect_t;$/;"	t	typeref:struct:drm_clip_rect
drm_color_ctm	include/drm/drm_mode.h	/^struct drm_color_ctm {$/;"	s
drm_color_lut	include/drm/drm_mode.h	/^struct drm_color_lut {$/;"	s
drm_context_t	include/drm/drm.h	/^typedef unsigned int drm_context_t;$/;"	t	typeref:typename:unsigned int
drm_context_tFlags	xf86drm.h	/^} drm_context_tFlags,$/;"	t	typeref:enum:__anon0ab21c8a0703
drm_context_tFlagsPtr	xf86drm.h	/^	*drm_context_tFlagsPtr;$/;"	t	typeref:enum:__anon0ab21c8a0703 *
drm_control	include/drm/drm.h	/^struct drm_control {$/;"	s
drm_control_t	include/drm/drm.h	/^typedef struct drm_control drm_control_t;$/;"	t	typeref:struct:drm_control
drm_crtc_get_sequence	include/drm/drm.h	/^struct drm_crtc_get_sequence {$/;"	s
drm_crtc_queue_sequence	include/drm/drm.h	/^struct drm_crtc_queue_sequence {$/;"	s
drm_ctx	include/drm/drm.h	/^struct drm_ctx {$/;"	s
drm_ctx_flags	include/drm/drm.h	/^enum drm_ctx_flags {$/;"	g
drm_ctx_flags_t	include/drm/drm.h	/^typedef enum drm_ctx_flags drm_ctx_flags_t;$/;"	t	typeref:enum:drm_ctx_flags
drm_ctx_priv_map	include/drm/drm.h	/^struct drm_ctx_priv_map {$/;"	s
drm_ctx_priv_map_t	include/drm/drm.h	/^typedef struct drm_ctx_priv_map drm_ctx_priv_map_t;$/;"	t	typeref:struct:drm_ctx_priv_map
drm_ctx_res	include/drm/drm.h	/^struct drm_ctx_res {$/;"	s
drm_ctx_res_t	include/drm/drm.h	/^typedef struct drm_ctx_res drm_ctx_res_t;$/;"	t	typeref:struct:drm_ctx_res
drm_ctx_t	include/drm/drm.h	/^typedef struct drm_ctx drm_ctx_t;$/;"	t	typeref:struct:drm_ctx
drm_dd_major	include/drm/drm.h	/^	int drm_dd_major;$/;"	m	struct:drm_set_version	typeref:typename:int
drm_dd_major	xf86drm.h	/^	int drm_dd_major;$/;"	m	struct:_drmSetVersion	typeref:typename:int
drm_dd_minor	include/drm/drm.h	/^	int drm_dd_minor;$/;"	m	struct:drm_set_version	typeref:typename:int
drm_dd_minor	xf86drm.h	/^	int drm_dd_minor;$/;"	m	struct:_drmSetVersion	typeref:typename:int
drm_deprecated	freedreno/freedreno_drmif.h	/^#  define drm_deprecated /;"	d
drm_deprecated	freedreno/freedreno_drmif.h	/^#  define drm_deprecated$/;"	d
drm_device_has_rdev	xf86drm.c	/^static bool drm_device_has_rdev(drmDevicePtr device, dev_t find_rdev)$/;"	f	typeref:typename:bool	file:
drm_device_validate_flags	xf86drm.c	/^static int drm_device_validate_flags(uint32_t flags)$/;"	f	typeref:typename:int	file:
drm_di_major	include/drm/drm.h	/^	int drm_di_major;$/;"	m	struct:drm_set_version	typeref:typename:int
drm_di_major	xf86drm.h	/^	int drm_di_major;$/;"	m	struct:_drmSetVersion	typeref:typename:int
drm_di_minor	include/drm/drm.h	/^	int drm_di_minor;$/;"	m	struct:drm_set_version	typeref:typename:int
drm_di_minor	xf86drm.h	/^	int drm_di_minor;$/;"	m	struct:_drmSetVersion	typeref:typename:int
drm_dma	include/drm/drm.h	/^struct drm_dma {$/;"	s
drm_dma_flags	include/drm/drm.h	/^enum drm_dma_flags {$/;"	g
drm_dma_flags_t	include/drm/drm.h	/^typedef enum drm_dma_flags drm_dma_flags_t;$/;"	t	typeref:enum:drm_dma_flags
drm_dma_t	include/drm/drm.h	/^typedef struct drm_dma drm_dma_t;$/;"	t	typeref:struct:drm_dma
drm_draw	include/drm/drm.h	/^struct drm_draw {$/;"	s
drm_draw_t	include/drm/drm.h	/^typedef struct drm_draw drm_draw_t;$/;"	t	typeref:struct:drm_draw
drm_drawable_info	include/drm/drm.h	/^struct drm_drawable_info {$/;"	s
drm_drawable_info_t	include/drm/drm.h	/^typedef struct drm_drawable_info drm_drawable_info_t;$/;"	t	typeref:struct:drm_drawable_info
drm_drawable_info_type_t	include/drm/drm.h	/^} drm_drawable_info_type_t;$/;"	t	typeref:enum:__anonc79843c30403
drm_drawable_t	include/drm/drm.h	/^typedef unsigned int drm_drawable_t;$/;"	t	typeref:typename:unsigned int
drm_etnaviv_gem_cpu_fini	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_cpu_fini {$/;"	s
drm_etnaviv_gem_cpu_prep	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_cpu_prep {$/;"	s
drm_etnaviv_gem_info	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_info {$/;"	s
drm_etnaviv_gem_new	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_new {$/;"	s
drm_etnaviv_gem_submit	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_submit {$/;"	s
drm_etnaviv_gem_submit_bo	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_submit_bo {$/;"	s
drm_etnaviv_gem_submit_pmr	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_submit_pmr {$/;"	s
drm_etnaviv_gem_submit_reloc	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_submit_reloc {$/;"	s
drm_etnaviv_gem_userptr	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_userptr {$/;"	s
drm_etnaviv_gem_wait	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_gem_wait {$/;"	s
drm_etnaviv_param	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_param {$/;"	s
drm_etnaviv_pm_domain	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_pm_domain {$/;"	s
drm_etnaviv_pm_signal	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_pm_signal {$/;"	s
drm_etnaviv_timespec	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_timespec {$/;"	s
drm_etnaviv_wait_fence	etnaviv/etnaviv_drm.h	/^struct drm_etnaviv_wait_fence {$/;"	s
drm_event	include/drm/drm.h	/^struct drm_event {$/;"	s
drm_event_crtc_sequence	include/drm/drm.h	/^struct drm_event_crtc_sequence {$/;"	s
drm_event_vblank	include/drm/drm.h	/^struct drm_event_vblank {$/;"	s
drm_exynos_g2d_buf_type	exynos/exynos_drm.h	/^enum drm_exynos_g2d_buf_type {$/;"	g
drm_exynos_g2d_cmd	exynos/exynos_drm.h	/^struct drm_exynos_g2d_cmd {$/;"	s
drm_exynos_g2d_event	exynos/exynos_drm.h	/^struct drm_exynos_g2d_event {$/;"	s
drm_exynos_g2d_event_type	exynos/exynos_drm.h	/^enum drm_exynos_g2d_event_type {$/;"	g
drm_exynos_g2d_exec	exynos/exynos_drm.h	/^struct drm_exynos_g2d_exec {$/;"	s
drm_exynos_g2d_get_ver	exynos/exynos_drm.h	/^struct drm_exynos_g2d_get_ver {$/;"	s
drm_exynos_g2d_set_cmdlist	exynos/exynos_drm.h	/^struct drm_exynos_g2d_set_cmdlist {$/;"	s
drm_exynos_g2d_userptr	exynos/exynos_drm.h	/^struct drm_exynos_g2d_userptr {$/;"	s
drm_exynos_gem_create	exynos/exynos_drm.h	/^struct drm_exynos_gem_create {$/;"	s
drm_exynos_gem_info	exynos/exynos_drm.h	/^struct drm_exynos_gem_info {$/;"	s
drm_exynos_vidi_connection	exynos/exynos_drm.h	/^struct drm_exynos_vidi_connection {$/;"	s
drm_format_modifier	include/drm/drm_mode.h	/^struct drm_format_modifier {$/;"	s
drm_format_modifier_blob	include/drm/drm_mode.h	/^struct drm_format_modifier_blob {$/;"	s
drm_format_modifier_table	build/generated_static_table_fourcc.h	/^static const struct drmFormatModifierInfo drm_format_modifier_table[] = {$/;"	v	typeref:typename:const struct drmFormatModifierInfo[]
drm_format_modifier_vendor_table	build/generated_static_table_fourcc.h	/^static const struct drmFormatModifierVendorInfo drm_format_modifier_vendor_table[] = {$/;"	v	typeref:typename:const struct drmFormatModifierVendorInfo[]
drm_fourcc_canonicalize_nvidia_format_mod	include/drm/drm_fourcc.h	/^drm_fourcc_canonicalize_nvidia_format_mod(__u64 modifier)$/;"	f	typeref:typename:__u64
drm_gem_close	include/drm/drm.h	/^struct drm_gem_close {$/;"	s
drm_gem_flink	include/drm/drm.h	/^struct drm_gem_flink {$/;"	s
drm_gem_open	include/drm/drm.h	/^struct drm_gem_open {$/;"	s
drm_get_cap	include/drm/drm.h	/^struct drm_get_cap {$/;"	s
drm_handle_t	include/drm/drm.h	/^typedef unsigned int drm_handle_t;$/;"	t	typeref:typename:unsigned int
drm_handle_t	include/drm/drm.h	/^typedef unsigned long drm_handle_t;$/;"	t	typeref:typename:unsigned long
drm_hw_lock	include/drm/drm.h	/^struct drm_hw_lock {$/;"	s
drm_hw_lock_t	include/drm/drm.h	/^typedef struct drm_hw_lock drm_hw_lock_t;$/;"	t	typeref:struct:drm_hw_lock
drm_i915_batchbuffer	include/drm/i915_drm.h	/^typedef struct drm_i915_batchbuffer {$/;"	s
drm_i915_batchbuffer_t	include/drm/i915_drm.h	/^} drm_i915_batchbuffer_t;$/;"	t	typeref:struct:drm_i915_batchbuffer
drm_i915_cmdbuffer_t	include/drm/i915_drm.h	/^} drm_i915_cmdbuffer_t;$/;"	t	typeref:struct:_drm_i915_cmdbuffer
drm_i915_gem_busy	include/drm/i915_drm.h	/^struct drm_i915_gem_busy {$/;"	s
drm_i915_gem_caching	include/drm/i915_drm.h	/^struct drm_i915_gem_caching {$/;"	s
drm_i915_gem_context_create	include/drm/i915_drm.h	/^struct drm_i915_gem_context_create {$/;"	s
drm_i915_gem_context_create_ext	include/drm/i915_drm.h	/^struct drm_i915_gem_context_create_ext {$/;"	s
drm_i915_gem_context_create_ext_setparam	include/drm/i915_drm.h	/^struct drm_i915_gem_context_create_ext_setparam {$/;"	s
drm_i915_gem_context_destroy	include/drm/i915_drm.h	/^struct drm_i915_gem_context_destroy {$/;"	s
drm_i915_gem_context_param	include/drm/i915_drm.h	/^struct drm_i915_gem_context_param {$/;"	s
drm_i915_gem_context_param_sseu	include/drm/i915_drm.h	/^struct drm_i915_gem_context_param_sseu {$/;"	s
drm_i915_gem_create	include/drm/i915_drm.h	/^struct drm_i915_gem_create {$/;"	s
drm_i915_gem_engine_class	include/drm/i915_drm.h	/^enum drm_i915_gem_engine_class {$/;"	g
drm_i915_gem_exec_fence	include/drm/i915_drm.h	/^struct drm_i915_gem_exec_fence {$/;"	s
drm_i915_gem_exec_object	include/drm/i915_drm.h	/^struct drm_i915_gem_exec_object {$/;"	s
drm_i915_gem_exec_object2	include/drm/i915_drm.h	/^struct drm_i915_gem_exec_object2 {$/;"	s
drm_i915_gem_execbuffer	include/drm/i915_drm.h	/^struct drm_i915_gem_execbuffer {$/;"	s
drm_i915_gem_execbuffer2	include/drm/i915_drm.h	/^struct drm_i915_gem_execbuffer2 {$/;"	s
drm_i915_gem_get_aperture	include/drm/i915_drm.h	/^struct drm_i915_gem_get_aperture {$/;"	s
drm_i915_gem_get_tiling	include/drm/i915_drm.h	/^struct drm_i915_gem_get_tiling {$/;"	s
drm_i915_gem_init	include/drm/i915_drm.h	/^struct drm_i915_gem_init {$/;"	s
drm_i915_gem_madvise	include/drm/i915_drm.h	/^struct drm_i915_gem_madvise {$/;"	s
drm_i915_gem_mmap	include/drm/i915_drm.h	/^struct drm_i915_gem_mmap {$/;"	s
drm_i915_gem_mmap_gtt	include/drm/i915_drm.h	/^struct drm_i915_gem_mmap_gtt {$/;"	s
drm_i915_gem_pin	include/drm/i915_drm.h	/^struct drm_i915_gem_pin {$/;"	s
drm_i915_gem_pread	include/drm/i915_drm.h	/^struct drm_i915_gem_pread {$/;"	s
drm_i915_gem_pwrite	include/drm/i915_drm.h	/^struct drm_i915_gem_pwrite {$/;"	s
drm_i915_gem_relocation_entry	include/drm/i915_drm.h	/^struct drm_i915_gem_relocation_entry {$/;"	s
drm_i915_gem_set_domain	include/drm/i915_drm.h	/^struct drm_i915_gem_set_domain {$/;"	s
drm_i915_gem_set_tiling	include/drm/i915_drm.h	/^struct drm_i915_gem_set_tiling {$/;"	s
drm_i915_gem_sw_finish	include/drm/i915_drm.h	/^struct drm_i915_gem_sw_finish {$/;"	s
drm_i915_gem_unpin	include/drm/i915_drm.h	/^struct drm_i915_gem_unpin {$/;"	s
drm_i915_gem_userptr	include/drm/i915_drm.h	/^struct drm_i915_gem_userptr {$/;"	s
drm_i915_gem_vm_control	include/drm/i915_drm.h	/^struct drm_i915_gem_vm_control {$/;"	s
drm_i915_gem_wait	include/drm/i915_drm.h	/^struct drm_i915_gem_wait {$/;"	s
drm_i915_get_pipe_from_crtc_id	include/drm/i915_drm.h	/^struct drm_i915_get_pipe_from_crtc_id {$/;"	s
drm_i915_getparam	include/drm/i915_drm.h	/^typedef struct drm_i915_getparam {$/;"	s
drm_i915_getparam_t	include/drm/i915_drm.h	/^} drm_i915_getparam_t;$/;"	t	typeref:struct:drm_i915_getparam
drm_i915_hws_addr	include/drm/i915_drm.h	/^typedef struct drm_i915_hws_addr {$/;"	s
drm_i915_hws_addr_t	include/drm/i915_drm.h	/^} drm_i915_hws_addr_t;$/;"	t	typeref:struct:drm_i915_hws_addr
drm_i915_init_t	include/drm/i915_drm.h	/^} drm_i915_init_t;$/;"	t	typeref:struct:_drm_i915_init
drm_i915_irq_emit	include/drm/i915_drm.h	/^typedef struct drm_i915_irq_emit {$/;"	s
drm_i915_irq_emit_t	include/drm/i915_drm.h	/^} drm_i915_irq_emit_t;$/;"	t	typeref:struct:drm_i915_irq_emit
drm_i915_irq_wait	include/drm/i915_drm.h	/^typedef struct drm_i915_irq_wait {$/;"	s
drm_i915_irq_wait_t	include/drm/i915_drm.h	/^} drm_i915_irq_wait_t;$/;"	t	typeref:struct:drm_i915_irq_wait
drm_i915_mem_alloc	include/drm/i915_drm.h	/^typedef struct drm_i915_mem_alloc {$/;"	s
drm_i915_mem_alloc_t	include/drm/i915_drm.h	/^} drm_i915_mem_alloc_t;$/;"	t	typeref:struct:drm_i915_mem_alloc
drm_i915_mem_destroy_heap	include/drm/i915_drm.h	/^typedef struct drm_i915_mem_destroy_heap {$/;"	s
drm_i915_mem_destroy_heap_t	include/drm/i915_drm.h	/^} drm_i915_mem_destroy_heap_t;$/;"	t	typeref:struct:drm_i915_mem_destroy_heap
drm_i915_mem_free	include/drm/i915_drm.h	/^typedef struct drm_i915_mem_free {$/;"	s
drm_i915_mem_free_t	include/drm/i915_drm.h	/^} drm_i915_mem_free_t;$/;"	t	typeref:struct:drm_i915_mem_free
drm_i915_mem_init_heap	include/drm/i915_drm.h	/^typedef struct drm_i915_mem_init_heap {$/;"	s
drm_i915_mem_init_heap_t	include/drm/i915_drm.h	/^} drm_i915_mem_init_heap_t;$/;"	t	typeref:struct:drm_i915_mem_init_heap
drm_i915_oa_format	include/drm/i915_drm.h	/^enum drm_i915_oa_format {$/;"	g
drm_i915_perf_oa_config	include/drm/i915_drm.h	/^struct drm_i915_perf_oa_config {$/;"	s
drm_i915_perf_open_param	include/drm/i915_drm.h	/^struct drm_i915_perf_open_param {$/;"	s
drm_i915_perf_property_id	include/drm/i915_drm.h	/^enum drm_i915_perf_property_id {$/;"	g
drm_i915_perf_record_header	include/drm/i915_drm.h	/^struct drm_i915_perf_record_header {$/;"	s
drm_i915_perf_record_type	include/drm/i915_drm.h	/^enum drm_i915_perf_record_type {$/;"	g
drm_i915_pmu_engine_sample	include/drm/i915_drm.h	/^enum drm_i915_pmu_engine_sample {$/;"	g
drm_i915_query	include/drm/i915_drm.h	/^struct drm_i915_query {$/;"	s
drm_i915_query_item	include/drm/i915_drm.h	/^struct drm_i915_query_item {$/;"	s
drm_i915_query_topology_info	include/drm/i915_drm.h	/^struct drm_i915_query_topology_info {$/;"	s
drm_i915_reg_read	include/drm/i915_drm.h	/^struct drm_i915_reg_read {$/;"	s
drm_i915_reset_stats	include/drm/i915_drm.h	/^struct drm_i915_reset_stats {$/;"	s
drm_i915_sarea_t	include/drm/i915_drm.h	/^} drm_i915_sarea_t;$/;"	t	typeref:struct:_drm_i915_sarea
drm_i915_setparam	include/drm/i915_drm.h	/^typedef struct drm_i915_setparam {$/;"	s
drm_i915_setparam_t	include/drm/i915_drm.h	/^} drm_i915_setparam_t;$/;"	t	typeref:struct:drm_i915_setparam
drm_i915_vblank_pipe	include/drm/i915_drm.h	/^typedef struct drm_i915_vblank_pipe {$/;"	s
drm_i915_vblank_pipe_t	include/drm/i915_drm.h	/^} drm_i915_vblank_pipe_t;$/;"	t	typeref:struct:drm_i915_vblank_pipe
drm_i915_vblank_swap	include/drm/i915_drm.h	/^typedef struct drm_i915_vblank_swap {$/;"	s
drm_i915_vblank_swap_t	include/drm/i915_drm.h	/^} drm_i915_vblank_swap_t;$/;"	t	typeref:struct:drm_i915_vblank_swap
drm_intel_add_validate_buffer	intel/intel_bufmgr_gem.c	/^drm_intel_add_validate_buffer(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_add_validate_buffer2	intel/intel_bufmgr_gem.c	/^drm_intel_add_validate_buffer2(drm_intel_bo *bo, int need_fence)$/;"	f	typeref:typename:void	file:
drm_intel_aub_annotation	intel/intel_bufmgr.h	/^} drm_intel_aub_annotation;$/;"	t	typeref:struct:_drm_intel_aub_annotation
drm_intel_bo	intel/intel_bufmgr.h	/^typedef struct _drm_intel_bo drm_intel_bo;$/;"	t	typeref:struct:_drm_intel_bo
drm_intel_bo_alloc	intel/intel_bufmgr.c	/^drm_intel_bo_alloc(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_alloc_for_render	intel/intel_bufmgr.c	/^drm_intel_bo_alloc_for_render(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_alloc_tiled	intel/intel_bufmgr.c	/^drm_intel_bo_alloc_tiled(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_alloc_userptr	intel/intel_bufmgr.c	/^drm_intel_bo_alloc_userptr(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_busy	intel/intel_bufmgr.c	/^drm_intel_bo_busy(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_disable_reuse	intel/intel_bufmgr.c	/^drm_intel_bo_disable_reuse(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_emit_reloc	intel/intel_bufmgr.c	/^drm_intel_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_emit_reloc_fence	intel/intel_bufmgr.c	/^drm_intel_bo_emit_reloc_fence(drm_intel_bo *bo, uint32_t offset,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_exec	intel/intel_bufmgr.c	/^drm_intel_bo_exec(drm_intel_bo *bo, int used,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_fake	intel/intel_bufmgr_fake.c	/^} drm_intel_bo_fake;$/;"	t	typeref:struct:_drm_intel_bo_fake	file:
drm_intel_bo_fake_alloc_static	intel/intel_bufmgr_fake.c	/^drm_intel_bo_fake_alloc_static(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_fake_disable_backing_store	intel/intel_bufmgr_fake.c	/^drm_intel_bo_fake_disable_backing_store(drm_intel_bo *bo,$/;"	f	typeref:typename:drm_public void
drm_intel_bo_fake_post_submit	intel/intel_bufmgr_fake.c	/^drm_intel_bo_fake_post_submit(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_bo_flink	intel/intel_bufmgr.c	/^drm_intel_bo_flink(drm_intel_bo *bo, uint32_t * name)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_gem	intel/intel_bufmgr_gem.c	/^typedef struct _drm_intel_bo_gem drm_intel_bo_gem;$/;"	t	typeref:struct:_drm_intel_bo_gem	file:
drm_intel_bo_gem_create_from_name	intel/intel_bufmgr_gem.c	/^drm_intel_bo_gem_create_from_name(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_gem_create_from_prime	intel/intel_bufmgr_gem.c	/^drm_intel_bo_gem_create_from_prime(drm_intel_bufmgr *bufmgr, int prime_fd, int size)$/;"	f	typeref:typename:drm_public drm_intel_bo *
drm_intel_bo_gem_export_to_prime	intel/intel_bufmgr_gem.c	/^drm_intel_bo_gem_export_to_prime(drm_intel_bo *bo, int *prime_fd)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_gem_set_in_aperture_size	intel/intel_bufmgr_gem.c	/^drm_intel_bo_gem_set_in_aperture_size(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:typename:void	file:
drm_intel_bo_get_subdata	intel/intel_bufmgr.c	/^drm_intel_bo_get_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_get_tiling	intel/intel_bufmgr.c	/^drm_intel_bo_get_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_is_reusable	intel/intel_bufmgr.c	/^drm_intel_bo_is_reusable(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_madvise	intel/intel_bufmgr.c	/^drm_intel_bo_madvise(drm_intel_bo *bo, int madv)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_map	intel/intel_bufmgr.c	/^drm_intel_bo_map(drm_intel_bo *buf, int write_enable)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_mrb_exec	intel/intel_bufmgr.c	/^drm_intel_bo_mrb_exec(drm_intel_bo *bo, int used,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_pin	intel/intel_bufmgr.c	/^drm_intel_bo_pin(drm_intel_bo *bo, uint32_t alignment)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_reference	intel/intel_bufmgr.c	/^drm_intel_bo_reference(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void
drm_intel_bo_references	intel/intel_bufmgr.c	/^drm_intel_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_set_softpin_offset	intel/intel_bufmgr.c	/^drm_intel_bo_set_softpin_offset(drm_intel_bo *bo, uint64_t offset)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_set_tiling	intel/intel_bufmgr.c	/^drm_intel_bo_set_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_subdata	intel/intel_bufmgr.c	/^drm_intel_bo_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	typeref:typename:drm_public int
drm_intel_bo_unmap	intel/intel_bufmgr.c	/^drm_intel_bo_unmap(drm_intel_bo *buf)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_unpin	intel/intel_bufmgr.c	/^drm_intel_bo_unpin(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_unreference	intel/intel_bufmgr.c	/^drm_intel_bo_unreference(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void
drm_intel_bo_use_48b_address_range	intel/intel_bufmgr.c	/^drm_intel_bo_use_48b_address_range(drm_intel_bo *bo, uint32_t enable)$/;"	f	typeref:typename:drm_public int
drm_intel_bo_wait_rendering	intel/intel_bufmgr.c	/^drm_intel_bo_wait_rendering(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr	intel/intel_bufmgr.h	/^typedef struct _drm_intel_bufmgr drm_intel_bufmgr;$/;"	t	typeref:struct:_drm_intel_bufmgr
drm_intel_bufmgr_check_aperture_space	intel/intel_bufmgr.c	/^drm_intel_bufmgr_check_aperture_space(drm_intel_bo ** bo_array, int count)$/;"	f	typeref:typename:drm_public int
drm_intel_bufmgr_destroy	intel/intel_bufmgr.c	/^drm_intel_bufmgr_destroy(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_fake	intel/intel_bufmgr_fake.c	/^} drm_intel_bufmgr_fake;$/;"	t	typeref:struct:_bufmgr_fake	file:
drm_intel_bufmgr_fake_contended_lock_take	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_contended_lock_take(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_fake_evict_all	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_evict_all(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_fake_init	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_init(int fd, unsigned long low_offset,$/;"	f	typeref:typename:drm_public drm_intel_bufmgr *
drm_intel_bufmgr_fake_set_exec_callback	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_set_exec_callback(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_fake_set_fence_callback	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_set_fence_callback(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_fake_set_last_dispatch	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_set_last_dispatch(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_fake_wait_idle	intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_wait_idle(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	typeref:typename:void	file:
drm_intel_bufmgr_gem	intel/intel_bufmgr_gem.c	/^} drm_intel_bufmgr_gem;$/;"	t	typeref:struct:_drm_intel_bufmgr_gem	file:
drm_intel_bufmgr_gem_can_disable_implicit_sync	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_can_disable_implicit_sync(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public int
drm_intel_bufmgr_gem_destroy	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_destroy(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:void	file:
drm_intel_bufmgr_gem_enable_fenced_relocs	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_enable_fenced_relocs(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_gem_enable_reuse	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_enable_reuse(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_gem_find	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_find(int fd)$/;"	f	typeref:typename:drm_intel_bufmgr_gem *	file:
drm_intel_bufmgr_gem_get_devid	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_get_devid(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public int
drm_intel_bufmgr_gem_init	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_init(int fd, int batch_size)$/;"	f	typeref:typename:drm_public drm_intel_bufmgr *
drm_intel_bufmgr_gem_set_aub_annotations	intel/intel_bufmgr_gem.c	/^drm_public void drm_intel_bufmgr_gem_set_aub_annotations(drm_intel_bo *bo,$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_gem_set_aub_dump	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_set_aub_dump(drm_intel_bufmgr *bufmgr, int enable)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_gem_set_aub_filename	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_set_aub_filename(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_gem_set_vma_cache_size	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_set_vma_cache_size(drm_intel_bufmgr *bufmgr, int limit)$/;"	f	typeref:typename:drm_public void
drm_intel_bufmgr_gem_unref	intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_unref(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:void	file:
drm_intel_bufmgr_set_debug	intel/intel_bufmgr.c	/^drm_intel_bufmgr_set_debug(drm_intel_bufmgr *bufmgr, int enable_debug)$/;"	f	typeref:typename:drm_public void
drm_intel_context	intel/intel_bufmgr.h	/^typedef struct _drm_intel_context drm_intel_context;$/;"	t	typeref:struct:_drm_intel_context
drm_intel_decode	intel/intel_decode.c	/^drm_intel_decode(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:drm_public void
drm_intel_decode	intel/intel_decode.c	/^struct drm_intel_decode {$/;"	s	file:
drm_intel_decode_context_alloc	intel/intel_decode.c	/^drm_intel_decode_context_alloc(uint32_t devid)$/;"	f	typeref:typename:drm_public struct drm_intel_decode *
drm_intel_decode_context_free	intel/intel_decode.c	/^drm_intel_decode_context_free(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:drm_public void
drm_intel_decode_set_batch_pointer	intel/intel_decode.c	/^drm_intel_decode_set_batch_pointer(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:drm_public void
drm_intel_decode_set_dump_past_end	intel/intel_decode.c	/^drm_intel_decode_set_dump_past_end(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:drm_public void
drm_intel_decode_set_head_tail	intel/intel_decode.c	/^drm_intel_decode_set_head_tail(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:drm_public void
drm_intel_decode_set_output_file	intel/intel_decode.c	/^drm_intel_decode_set_output_file(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:drm_public void
drm_intel_fake_bo_alloc	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_alloc(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_fake_bo_alloc_tiled	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_alloc_tiled(drm_intel_bufmgr * bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_fake_bo_exec	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_exec(drm_intel_bo *bo, int used,$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_map	intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_map(drm_intel_bo *bo, int write_enable)$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_map_locked	intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_map_locked(drm_intel_bo *bo, int write_enable)$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_reference	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_reference(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_bo_reference_locked	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_reference_locked(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_bo_subdata	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_unmap	intel/intel_bufmgr_fake.c	/^static int drm_intel_fake_bo_unmap(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_unmap_locked	intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_unmap_locked(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_unreference	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_unreference(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_bo_unreference_locked	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_unreference_locked(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_bo_validate	intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_validate(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_fake_bo_wait_rendering	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_wait_rendering(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_bo_wait_rendering_locked	intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_wait_rendering_locked(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_calculate_domains	intel/intel_bufmgr_fake.c	/^drm_intel_fake_calculate_domains(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_fake_check_aperture_space	intel/intel_bufmgr_fake.c	/^drm_intel_fake_check_aperture_space(drm_intel_bo ** bo_array, int count)$/;"	f	typeref:typename:int	file:
drm_intel_fake_destroy	intel/intel_bufmgr_fake.c	/^drm_intel_fake_destroy(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:void	file:
drm_intel_fake_emit_reloc	intel/intel_bufmgr_fake.c	/^drm_intel_fake_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	typeref:typename:int	file:
drm_intel_fake_fence_validated	intel/intel_bufmgr_fake.c	/^drm_intel_fake_fence_validated(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:void	file:
drm_intel_fake_kick_all_locked	intel/intel_bufmgr_fake.c	/^ drm_intel_fake_kick_all_locked(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	typeref:typename:void	file:
drm_intel_fake_reloc_and_validate_buffer	intel/intel_bufmgr_fake.c	/^drm_intel_fake_reloc_and_validate_buffer(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_add_softpin_target	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_add_softpin_target(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_alloc	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_gem_bo_alloc_for_render	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_for_render(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_gem_bo_alloc_internal	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_internal(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_gem_bo_alloc_tiled	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_tiled(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_gem_bo_alloc_userptr	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_userptr(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_intel_bo *	file:
drm_intel_gem_bo_aub_dump_bmp	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_aub_dump_bmp(drm_intel_bo *bo,$/;"	f	typeref:typename:drm_public void
drm_intel_gem_bo_bucket	intel/intel_bufmgr_gem.c	/^struct drm_intel_gem_bo_bucket {$/;"	s	file:
drm_intel_gem_bo_bucket_for_size	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_bucket_for_size(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:struct:drm_intel_gem_bo_bucket *	file:
drm_intel_gem_bo_busy	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_busy(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_cache_purge_bucket	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_cache_purge_bucket(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_clear_aperture_space_flag	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_clear_aperture_space_flag(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_clear_relocs	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_clear_relocs(drm_intel_bo *bo, int start)$/;"	f	typeref:typename:drm_public void
drm_intel_gem_bo_close_vma	intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_close_vma(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_context_exec	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_context_exec(drm_intel_bo *bo, drm_intel_context *ctx,$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_disable_implicit_sync	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_disable_implicit_sync(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void
drm_intel_gem_bo_disable_reuse	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_disable_reuse(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_emit_reloc	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_emit_reloc_fence	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_emit_reloc_fence(drm_intel_bo *bo, uint32_t offset,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_enable_implicit_sync	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_enable_implicit_sync(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void
drm_intel_gem_bo_exec	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_exec(drm_intel_bo *bo, int used,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_exec2	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_exec2(drm_intel_bo *bo, int used,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_fence_exec	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_fence_exec(drm_intel_bo *bo,$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_flink	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_flink(drm_intel_bo *bo, uint32_t * name)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_free	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_free(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_get_aperture_space	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_aperture_space(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_get_reloc_count	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_reloc_count(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_get_subdata	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_get_tiling	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_is_reusable	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_is_reusable(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_madvise	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_madvise(drm_intel_bo *bo, int madv)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_madvise_internal	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_madvise_internal(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_map	intel/intel_bufmgr_gem.c	/^static int drm_intel_gem_bo_map(drm_intel_bo *bo, int write_enable)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_map__cpu	intel/intel_bufmgr_gem.c	/^drm_public void *drm_intel_gem_bo_map__cpu(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void *
drm_intel_gem_bo_map__gtt	intel/intel_bufmgr_gem.c	/^drm_public void *drm_intel_gem_bo_map__gtt(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void *
drm_intel_gem_bo_map__wc	intel/intel_bufmgr_gem.c	/^drm_public void *drm_intel_gem_bo_map__wc(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public void *
drm_intel_gem_bo_map_gtt	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_map_gtt(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_map_unsynchronized	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_map_unsynchronized(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_mark_mmaps_incoherent	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_mark_mmaps_incoherent(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_mrb_exec2	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_mrb_exec2(drm_intel_bo *bo, int used,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_open_vma	intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_open_vma(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_pin	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_pin(drm_intel_bo *bo, uint32_t alignment)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_process_reloc	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_process_reloc(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_process_reloc2	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_process_reloc2(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_purge_vma_cache	intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_purge_vma_cache(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_reference	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_reference(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_references	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_set_softpin_offset	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_set_softpin_offset(drm_intel_bo *bo, uint64_t offset)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_set_tiling	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_set_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_set_tiling_internal	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_set_tiling_internal(drm_intel_bo *bo,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_start_gtt_access	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_start_gtt_access(drm_intel_bo *bo, int write_enable)$/;"	f	typeref:typename:drm_public void
drm_intel_gem_bo_subdata	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_tile_pitch	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_tile_pitch(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	typeref:typename:unsigned long	file:
drm_intel_gem_bo_tile_size	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_tile_size(drm_intel_bufmgr_gem *bufmgr_gem, unsigned long size,$/;"	f	typeref:typename:unsigned long	file:
drm_intel_gem_bo_unmap	intel/intel_bufmgr_gem.c	/^static int drm_intel_gem_bo_unmap(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_unmap_gtt	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_unmap_gtt(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_unpin	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_unpin(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_gem_bo_unreference	intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_unreference(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_unreference_final	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_unreference_final(drm_intel_bo *bo, time_t time)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_unreference_locked_timed	intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_unreference_locked_timed(drm_intel_bo *bo,$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_use_48b_address_range	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_use_48b_address_range(drm_intel_bo *bo, uint32_t enable)$/;"	f	typeref:typename:void	file:
drm_intel_gem_bo_wait	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_wait(drm_intel_bo *bo, int64_t timeout_ns)$/;"	f	typeref:typename:drm_public int
drm_intel_gem_bo_wait_rendering	intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_wait_rendering(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
drm_intel_gem_check_aperture_space	intel/intel_bufmgr_gem.c	/^drm_intel_gem_check_aperture_space(drm_intel_bo **bo_array, int count)$/;"	f	typeref:typename:int	file:
drm_intel_gem_cleanup_bo_cache	intel/intel_bufmgr_gem.c	/^drm_intel_gem_cleanup_bo_cache(drm_intel_bufmgr_gem *bufmgr_gem, time_t time)$/;"	f	typeref:typename:void	file:
drm_intel_gem_compute_batch_space	intel/intel_bufmgr_gem.c	/^drm_intel_gem_compute_batch_space(drm_intel_bo **bo_array, int count)$/;"	f	typeref:typename:unsigned int	file:
drm_intel_gem_context_create	intel/intel_bufmgr_gem.c	/^drm_intel_gem_context_create(drm_intel_bufmgr *bufmgr)$/;"	f	typeref:typename:drm_public drm_intel_context *
drm_intel_gem_context_destroy	intel/intel_bufmgr_gem.c	/^drm_intel_gem_context_destroy(drm_intel_context *ctx)$/;"	f	typeref:typename:drm_public void
drm_intel_gem_context_get_id	intel/intel_bufmgr_gem.c	/^drm_intel_gem_context_get_id(drm_intel_context *ctx, uint32_t *ctx_id)$/;"	f	typeref:typename:drm_public int
drm_intel_gem_dump_validation_list	intel/intel_bufmgr_gem.c	/^drm_intel_gem_dump_validation_list(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:void	file:
drm_intel_gem_estimate_batch_space	intel/intel_bufmgr_gem.c	/^drm_intel_gem_estimate_batch_space(drm_intel_bo **bo_array, int count)$/;"	f	typeref:typename:unsigned int	file:
drm_intel_gem_get_pipe_from_crtc_id	intel/intel_bufmgr_gem.c	/^drm_intel_gem_get_pipe_from_crtc_id(drm_intel_bufmgr *bufmgr, int crtc_id)$/;"	f	typeref:typename:int	file:
drm_intel_gem_total_fences	intel/intel_bufmgr_gem.c	/^drm_intel_gem_total_fences(drm_intel_bo ** bo_array, int count)$/;"	f	typeref:typename:unsigned int	file:
drm_intel_get_aperture_sizes	intel/intel_bufmgr.c	/^drm_intel_get_aperture_sizes(int fd, size_t *mappable, size_t *total)$/;"	f	typeref:typename:drm_public int
drm_intel_get_eu_total	intel/intel_bufmgr_gem.c	/^drm_intel_get_eu_total(int fd, unsigned int *eu_total)$/;"	f	typeref:typename:drm_public int
drm_intel_get_min_eu_in_pool	intel/intel_bufmgr_gem.c	/^drm_intel_get_min_eu_in_pool(int fd)$/;"	f	typeref:typename:drm_public int
drm_intel_get_pipe_from_crtc_id	intel/intel_bufmgr.c	/^drm_intel_get_pipe_from_crtc_id(drm_intel_bufmgr *bufmgr, int crtc_id)$/;"	f	typeref:typename:drm_public int
drm_intel_get_pooled_eu	intel/intel_bufmgr_gem.c	/^drm_intel_get_pooled_eu(int fd)$/;"	f	typeref:typename:drm_public int
drm_intel_get_reset_stats	intel/intel_bufmgr_gem.c	/^drm_intel_get_reset_stats(drm_intel_context *ctx,$/;"	f	typeref:typename:drm_public int
drm_intel_get_subslice_total	intel/intel_bufmgr_gem.c	/^drm_intel_get_subslice_total(int fd, unsigned int *subslice_total)$/;"	f	typeref:typename:drm_public int
drm_intel_overlay_attrs	include/drm/i915_drm.h	/^struct drm_intel_overlay_attrs {$/;"	s
drm_intel_overlay_put_image	include/drm/i915_drm.h	/^struct drm_intel_overlay_put_image {$/;"	s
drm_intel_probe_agp_aperture_size	intel/intel_bufmgr.c	/^drm_intel_probe_agp_aperture_size(int fd)$/;"	f	typeref:typename:size_t	file:
drm_intel_reg_read	intel/intel_bufmgr_gem.c	/^drm_intel_reg_read(drm_intel_bufmgr *bufmgr,$/;"	f	typeref:typename:drm_public int
drm_intel_reloc_target	intel/intel_bufmgr_gem.c	/^} drm_intel_reloc_target;$/;"	t	typeref:struct:_drm_intel_reloc_target_info	file:
drm_intel_setup_reloc_list	intel/intel_bufmgr_gem.c	/^drm_intel_setup_reloc_list(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
drm_intel_sprite_colorkey	include/drm/i915_drm.h	/^struct drm_intel_sprite_colorkey {$/;"	s
drm_intel_update_buffer_offsets	intel/intel_bufmgr_gem.c	/^drm_intel_update_buffer_offsets(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:void	file:
drm_intel_update_buffer_offsets2	intel/intel_bufmgr_gem.c	/^drm_intel_update_buffer_offsets2 (drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:void	file:
drm_irq_busid	include/drm/drm.h	/^struct drm_irq_busid {$/;"	s
drm_irq_busid_t	include/drm/drm.h	/^typedef struct drm_irq_busid drm_irq_busid_t;$/;"	t	typeref:struct:drm_irq_busid
drm_kgsl_gem_active	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_active {$/;"	s
drm_kgsl_gem_alloc	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_alloc {$/;"	s
drm_kgsl_gem_bind_gpu	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_bind_gpu {$/;"	s
drm_kgsl_gem_bufcount	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_bufcount {$/;"	s
drm_kgsl_gem_bufinfo	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_bufinfo {$/;"	s
drm_kgsl_gem_create	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_create {$/;"	s
drm_kgsl_gem_create_fd	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_create_fd {$/;"	s
drm_kgsl_gem_lock_handles	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_lock_handles {$/;"	s
drm_kgsl_gem_memtype	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_memtype {$/;"	s
drm_kgsl_gem_mmap	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_mmap {$/;"	s
drm_kgsl_gem_prep	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_prep {$/;"	s
drm_kgsl_gem_unlock_handles	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_unlock_handles {$/;"	s
drm_kgsl_gem_unlock_on_ts	freedreno/kgsl/kgsl_drm.h	/^struct drm_kgsl_gem_unlock_on_ts {$/;"	s
drm_list	include/drm/drm.h	/^struct drm_list {$/;"	s
drm_list_t	include/drm/drm.h	/^typedef struct drm_list drm_list_t;$/;"	t	typeref:struct:drm_list
drm_lock	include/drm/drm.h	/^struct drm_lock {$/;"	s
drm_lock_flags	include/drm/drm.h	/^enum drm_lock_flags {$/;"	g
drm_lock_flags_t	include/drm/drm.h	/^typedef enum drm_lock_flags drm_lock_flags_t;$/;"	t	typeref:enum:drm_lock_flags
drm_lock_t	include/drm/drm.h	/^typedef struct drm_lock drm_lock_t;$/;"	t	typeref:struct:drm_lock
drm_mach64_blit	include/drm/mach64_drm.h	/^typedef struct drm_mach64_blit {$/;"	s
drm_mach64_blit_t	include/drm/mach64_drm.h	/^} drm_mach64_blit_t;$/;"	t	typeref:struct:drm_mach64_blit
drm_mach64_clear	include/drm/mach64_drm.h	/^typedef struct drm_mach64_clear {$/;"	s
drm_mach64_clear_t	include/drm/mach64_drm.h	/^} drm_mach64_clear_t;$/;"	t	typeref:struct:drm_mach64_clear
drm_mach64_context_regs_t	include/drm/mach64_drm.h	/^} drm_mach64_context_regs_t;$/;"	t	typeref:struct:__anonf986fb050108
drm_mach64_dma_mode_t	include/drm/mach64_drm.h	/^} drm_mach64_dma_mode_t;$/;"	t	typeref:enum:_drm_mach64_dma_mode_t
drm_mach64_getparam	include/drm/mach64_drm.h	/^typedef struct drm_mach64_getparam {$/;"	s
drm_mach64_getparam_t	include/drm/mach64_drm.h	/^} drm_mach64_getparam_t;$/;"	t	typeref:struct:drm_mach64_getparam
drm_mach64_init	include/drm/mach64_drm.h	/^typedef struct drm_mach64_init {$/;"	s
drm_mach64_init_t	include/drm/mach64_drm.h	/^} drm_mach64_init_t;$/;"	t	typeref:struct:drm_mach64_init
drm_mach64_sarea	include/drm/mach64_drm.h	/^typedef struct drm_mach64_sarea {$/;"	s
drm_mach64_sarea_t	include/drm/mach64_drm.h	/^} drm_mach64_sarea_t;$/;"	t	typeref:struct:drm_mach64_sarea
drm_mach64_vertex	include/drm/mach64_drm.h	/^typedef struct drm_mach64_vertex {$/;"	s
drm_mach64_vertex_t	include/drm/mach64_drm.h	/^} drm_mach64_vertex_t;$/;"	t	typeref:struct:drm_mach64_vertex
drm_magic_t	include/drm/drm.h	/^typedef unsigned int drm_magic_t;$/;"	t	typeref:typename:unsigned int
drm_map	include/drm/drm.h	/^struct drm_map {$/;"	s
drm_map_flags	include/drm/drm.h	/^enum drm_map_flags {$/;"	g
drm_map_flags_t	include/drm/drm.h	/^typedef enum drm_map_flags drm_map_flags_t;$/;"	t	typeref:enum:drm_map_flags
drm_map_t	include/drm/drm.h	/^typedef struct drm_map drm_map_t;$/;"	t	typeref:struct:drm_map
drm_map_type	include/drm/drm.h	/^enum drm_map_type {$/;"	g
drm_map_type_t	include/drm/drm.h	/^typedef enum drm_map_type drm_map_type_t;$/;"	t	typeref:enum:drm_map_type
drm_mga_age_t	include/drm/mga_drm.h	/^} drm_mga_age_t;$/;"	t	typeref:struct:__anon65e025970408
drm_mga_blit_t	include/drm/mga_drm.h	/^} drm_mga_blit_t;$/;"	t	typeref:struct:_drm_mga_blit
drm_mga_clear	include/drm/mga_drm.h	/^typedef struct drm_mga_clear {$/;"	s
drm_mga_clear_t	include/drm/mga_drm.h	/^} drm_mga_clear_t;$/;"	t	typeref:struct:drm_mga_clear
drm_mga_context_regs_t	include/drm/mga_drm.h	/^} drm_mga_context_regs_t;$/;"	t	typeref:struct:__anon65e025970108
drm_mga_dma_bootstrap	include/drm/mga_drm.h	/^typedef struct drm_mga_dma_bootstrap {$/;"	s
drm_mga_dma_bootstrap_t	include/drm/mga_drm.h	/^} drm_mga_dma_bootstrap_t;$/;"	t	typeref:struct:drm_mga_dma_bootstrap
drm_mga_getparam	include/drm/mga_drm.h	/^typedef struct drm_mga_getparam {$/;"	s
drm_mga_getparam_t	include/drm/mga_drm.h	/^} drm_mga_getparam_t;$/;"	t	typeref:struct:drm_mga_getparam
drm_mga_iload	include/drm/mga_drm.h	/^typedef struct drm_mga_iload {$/;"	s
drm_mga_iload_t	include/drm/mga_drm.h	/^} drm_mga_iload_t;$/;"	t	typeref:struct:drm_mga_iload
drm_mga_indices	include/drm/mga_drm.h	/^typedef struct drm_mga_indices {$/;"	s
drm_mga_indices_t	include/drm/mga_drm.h	/^} drm_mga_indices_t;$/;"	t	typeref:struct:drm_mga_indices
drm_mga_init	include/drm/mga_drm.h	/^typedef struct drm_mga_init {$/;"	s
drm_mga_init_t	include/drm/mga_drm.h	/^} drm_mga_init_t;$/;"	t	typeref:struct:drm_mga_init
drm_mga_sarea_t	include/drm/mga_drm.h	/^} drm_mga_sarea_t;$/;"	t	typeref:struct:_drm_mga_sarea
drm_mga_server_regs_t	include/drm/mga_drm.h	/^} drm_mga_server_regs_t;$/;"	t	typeref:struct:__anon65e025970208
drm_mga_texture_regs_t	include/drm/mga_drm.h	/^} drm_mga_texture_regs_t;$/;"	t	typeref:struct:__anon65e025970308
drm_mga_vertex	include/drm/mga_drm.h	/^typedef struct drm_mga_vertex {$/;"	s
drm_mga_vertex_t	include/drm/mga_drm.h	/^} drm_mga_vertex_t;$/;"	t	typeref:struct:drm_mga_vertex
drm_mga_warp_index_t	include/drm/mga_drm.h	/^} drm_mga_warp_index_t;$/;"	t	typeref:struct:_drm_mga_warp_index
drm_mmap	libdrm_macros.h	/^#  define drm_mmap(/;"	d
drm_mmap	libdrm_macros.h	/^static inline void *drm_mmap(void *addr, size_t length, int prot, int flags,$/;"	f	typeref:typename:void *
drm_mode_atomic	include/drm/drm_mode.h	/^struct drm_mode_atomic {$/;"	s
drm_mode_card_res	include/drm/drm_mode.h	/^struct drm_mode_card_res {$/;"	s
drm_mode_connector_set_property	include/drm/drm_mode.h	/^struct drm_mode_connector_set_property {$/;"	s
drm_mode_create_blob	include/drm/drm_mode.h	/^struct drm_mode_create_blob {$/;"	s
drm_mode_create_dumb	include/drm/drm_mode.h	/^struct drm_mode_create_dumb {$/;"	s
drm_mode_create_lease	include/drm/drm_mode.h	/^struct drm_mode_create_lease {$/;"	s
drm_mode_crtc	include/drm/drm_mode.h	/^struct drm_mode_crtc {$/;"	s
drm_mode_crtc_lut	include/drm/drm_mode.h	/^struct drm_mode_crtc_lut {$/;"	s
drm_mode_crtc_page_flip	include/drm/drm_mode.h	/^struct drm_mode_crtc_page_flip {$/;"	s
drm_mode_crtc_page_flip_target	include/drm/drm_mode.h	/^struct drm_mode_crtc_page_flip_target {$/;"	s
drm_mode_cursor	include/drm/drm_mode.h	/^struct drm_mode_cursor {$/;"	s
drm_mode_cursor2	include/drm/drm_mode.h	/^struct drm_mode_cursor2 {$/;"	s
drm_mode_destroy_blob	include/drm/drm_mode.h	/^struct drm_mode_destroy_blob {$/;"	s
drm_mode_destroy_dumb	include/drm/drm_mode.h	/^struct drm_mode_destroy_dumb {$/;"	s
drm_mode_fb_cmd	include/drm/drm_mode.h	/^struct drm_mode_fb_cmd {$/;"	s
drm_mode_fb_cmd2	include/drm/drm_mode.h	/^struct drm_mode_fb_cmd2 {$/;"	s
drm_mode_fb_dirty_cmd	include/drm/drm_mode.h	/^struct drm_mode_fb_dirty_cmd {$/;"	s
drm_mode_get_blob	include/drm/drm_mode.h	/^struct drm_mode_get_blob {$/;"	s
drm_mode_get_connector	include/drm/drm_mode.h	/^struct drm_mode_get_connector {$/;"	s
drm_mode_get_encoder	include/drm/drm_mode.h	/^struct drm_mode_get_encoder {$/;"	s
drm_mode_get_lease	include/drm/drm_mode.h	/^struct drm_mode_get_lease {$/;"	s
drm_mode_get_plane	include/drm/drm_mode.h	/^struct drm_mode_get_plane {$/;"	s
drm_mode_get_plane_res	include/drm/drm_mode.h	/^struct drm_mode_get_plane_res {$/;"	s
drm_mode_get_property	include/drm/drm_mode.h	/^struct drm_mode_get_property {$/;"	s
drm_mode_list_lessees	include/drm/drm_mode.h	/^struct drm_mode_list_lessees {$/;"	s
drm_mode_map_dumb	include/drm/drm_mode.h	/^struct drm_mode_map_dumb {$/;"	s
drm_mode_mode_cmd	include/drm/drm_mode.h	/^struct drm_mode_mode_cmd {$/;"	s
drm_mode_modeinfo	include/drm/drm_mode.h	/^struct drm_mode_modeinfo {$/;"	s
drm_mode_obj_get_properties	include/drm/drm_mode.h	/^struct drm_mode_obj_get_properties {$/;"	s
drm_mode_obj_set_property	include/drm/drm_mode.h	/^struct drm_mode_obj_set_property {$/;"	s
drm_mode_property_enum	include/drm/drm_mode.h	/^struct drm_mode_property_enum {$/;"	s
drm_mode_rect	include/drm/drm_mode.h	/^struct drm_mode_rect {$/;"	s
drm_mode_revoke_lease	include/drm/drm_mode.h	/^struct drm_mode_revoke_lease {$/;"	s
drm_mode_set_plane	include/drm/drm_mode.h	/^struct drm_mode_set_plane {$/;"	s
drm_mode_subconnector	include/drm/drm_mode.h	/^enum drm_mode_subconnector {$/;"	g
drm_modeset_ctl	include/drm/drm.h	/^struct drm_modeset_ctl {$/;"	s
drm_msm_gem_cpu_fini	include/drm/msm_drm.h	/^struct drm_msm_gem_cpu_fini {$/;"	s
drm_msm_gem_cpu_prep	include/drm/msm_drm.h	/^struct drm_msm_gem_cpu_prep {$/;"	s
drm_msm_gem_info	include/drm/msm_drm.h	/^struct drm_msm_gem_info {$/;"	s
drm_msm_gem_madvise	include/drm/msm_drm.h	/^struct drm_msm_gem_madvise {$/;"	s
drm_msm_gem_new	include/drm/msm_drm.h	/^struct drm_msm_gem_new {$/;"	s
drm_msm_gem_submit	include/drm/msm_drm.h	/^struct drm_msm_gem_submit {$/;"	s
drm_msm_gem_submit_bo	include/drm/msm_drm.h	/^struct drm_msm_gem_submit_bo {$/;"	s
drm_msm_gem_submit_cmd	include/drm/msm_drm.h	/^struct drm_msm_gem_submit_cmd {$/;"	s
drm_msm_gem_submit_reloc	include/drm/msm_drm.h	/^struct drm_msm_gem_submit_reloc {$/;"	s
drm_msm_param	include/drm/msm_drm.h	/^struct drm_msm_param {$/;"	s
drm_msm_submitqueue	include/drm/msm_drm.h	/^struct drm_msm_submitqueue {$/;"	s
drm_msm_timespec	include/drm/msm_drm.h	/^struct drm_msm_timespec {$/;"	s
drm_msm_wait_fence	include/drm/msm_drm.h	/^struct drm_msm_wait_fence {$/;"	s
drm_munmap	libdrm_macros.h	/^#  define drm_munmap(/;"	d
drm_munmap	libdrm_macros.h	/^static inline int drm_munmap(void *addr, size_t length)$/;"	f	typeref:typename:int
drm_nouveau_channel_alloc	include/drm/nouveau_drm.h	/^struct drm_nouveau_channel_alloc {$/;"	s
drm_nouveau_channel_free	include/drm/nouveau_drm.h	/^struct drm_nouveau_channel_free {$/;"	s
drm_nouveau_gem_cpu_fini	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_cpu_fini {$/;"	s
drm_nouveau_gem_cpu_prep	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_cpu_prep {$/;"	s
drm_nouveau_gem_info	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_info {$/;"	s
drm_nouveau_gem_new	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_new {$/;"	s
drm_nouveau_gem_pushbuf	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf {$/;"	s
drm_nouveau_gem_pushbuf_bo	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_bo {$/;"	s
drm_nouveau_gem_pushbuf_bo_presumed	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_bo_presumed {$/;"	s
drm_nouveau_gem_pushbuf_push	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_push {$/;"	s
drm_nouveau_gem_pushbuf_reloc	include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_reloc {$/;"	s
drm_nouveau_getparam	include/drm/nouveau_drm.h	/^struct drm_nouveau_getparam {$/;"	s
drm_nouveau_gpuobj_free	include/drm/nouveau_drm.h	/^struct drm_nouveau_gpuobj_free {$/;"	s
drm_nouveau_grobj_alloc	include/drm/nouveau_drm.h	/^struct drm_nouveau_grobj_alloc {$/;"	s
drm_nouveau_notifierobj_alloc	include/drm/nouveau_drm.h	/^struct drm_nouveau_notifierobj_alloc {$/;"	s
drm_nouveau_setparam	include/drm/nouveau_drm.h	/^struct drm_nouveau_setparam {$/;"	s
drm_nouveau_svm_bind	include/drm/nouveau_drm.h	/^struct drm_nouveau_svm_bind {$/;"	s
drm_nouveau_svm_init	include/drm/nouveau_drm.h	/^struct drm_nouveau_svm_init {$/;"	s
drm_object	tests/modeset-atomic/modeset-atomic.c	/^struct drm_object {$/;"	s	file:
drm_object	tests/modeset-showimg/modeset-showimg.c	/^struct drm_object {$/;"	s	file:
drm_omap_gem_cpu_fini	omap/omap_drm.h	/^struct drm_omap_gem_cpu_fini {$/;"	s
drm_omap_gem_cpu_prep	omap/omap_drm.h	/^struct drm_omap_gem_cpu_prep {$/;"	s
drm_omap_gem_info	omap/omap_drm.h	/^struct drm_omap_gem_info {$/;"	s
drm_omap_gem_new	omap/omap_drm.h	/^struct drm_omap_gem_new {$/;"	s
drm_omap_get_base	omap/omap_drm.h	/^struct drm_omap_get_base {$/;"	s
drm_omap_param	omap/omap_drm.h	/^struct drm_omap_param {$/;"	s
drm_pciinfo	xf86drm.c	/^struct drm_pciinfo {$/;"	s	file:
drm_prime_handle	include/drm/drm.h	/^struct drm_prime_handle {$/;"	s
drm_private	libdrm_macros.h	/^#  define drm_private /;"	d
drm_private	libdrm_macros.h	/^#  define drm_private$/;"	d
drm_property_type_is	xf86drmMode.h	/^static inline int drm_property_type_is(const drmModePropertyPtr property,$/;"	f	typeref:typename:int
drm_public	libdrm_macros.h	/^#  define drm_public /;"	d
drm_public	libdrm_macros.h	/^#  define drm_public$/;"	d
drm_qxl_alloc	include/drm/qxl_drm.h	/^struct drm_qxl_alloc {$/;"	s
drm_qxl_alloc_surf	include/drm/qxl_drm.h	/^struct drm_qxl_alloc_surf {$/;"	s
drm_qxl_clientcap	include/drm/qxl_drm.h	/^struct drm_qxl_clientcap {$/;"	s
drm_qxl_command	include/drm/qxl_drm.h	/^struct drm_qxl_command {$/;"	s
drm_qxl_execbuffer	include/drm/qxl_drm.h	/^struct drm_qxl_execbuffer {$/;"	s
drm_qxl_getparam	include/drm/qxl_drm.h	/^struct drm_qxl_getparam {$/;"	s
drm_qxl_map	include/drm/qxl_drm.h	/^struct drm_qxl_map {$/;"	s
drm_qxl_reloc	include/drm/qxl_drm.h	/^struct drm_qxl_reloc {$/;"	s
drm_qxl_update_area	include/drm/qxl_drm.h	/^struct drm_qxl_update_area {$/;"	s
drm_r128_blit	include/drm/r128_drm.h	/^typedef struct drm_r128_blit {$/;"	s
drm_r128_blit_t	include/drm/r128_drm.h	/^} drm_r128_blit_t;$/;"	t	typeref:struct:drm_r128_blit
drm_r128_cce_stop	include/drm/r128_drm.h	/^typedef struct drm_r128_cce_stop {$/;"	s
drm_r128_cce_stop_t	include/drm/r128_drm.h	/^} drm_r128_cce_stop_t;$/;"	t	typeref:struct:drm_r128_cce_stop
drm_r128_clear	include/drm/r128_drm.h	/^typedef struct drm_r128_clear {$/;"	s
drm_r128_clear_t	include/drm/r128_drm.h	/^} drm_r128_clear_t;$/;"	t	typeref:struct:drm_r128_clear
drm_r128_context_regs_t	include/drm/r128_drm.h	/^} drm_r128_context_regs_t;$/;"	t	typeref:struct:__anon7d0121cf0108
drm_r128_depth	include/drm/r128_drm.h	/^typedef struct drm_r128_depth {$/;"	s
drm_r128_depth_t	include/drm/r128_drm.h	/^} drm_r128_depth_t;$/;"	t	typeref:struct:drm_r128_depth
drm_r128_fullscreen	include/drm/r128_drm.h	/^typedef struct drm_r128_fullscreen {$/;"	s
drm_r128_fullscreen_t	include/drm/r128_drm.h	/^} drm_r128_fullscreen_t;$/;"	t	typeref:struct:drm_r128_fullscreen
drm_r128_getparam	include/drm/r128_drm.h	/^typedef struct drm_r128_getparam {$/;"	s
drm_r128_getparam_t	include/drm/r128_drm.h	/^} drm_r128_getparam_t;$/;"	t	typeref:struct:drm_r128_getparam
drm_r128_indices	include/drm/r128_drm.h	/^typedef struct drm_r128_indices {$/;"	s
drm_r128_indices_t	include/drm/r128_drm.h	/^} drm_r128_indices_t;$/;"	t	typeref:struct:drm_r128_indices
drm_r128_indirect	include/drm/r128_drm.h	/^typedef struct drm_r128_indirect {$/;"	s
drm_r128_indirect_t	include/drm/r128_drm.h	/^} drm_r128_indirect_t;$/;"	t	typeref:struct:drm_r128_indirect
drm_r128_init	include/drm/r128_drm.h	/^typedef struct drm_r128_init {$/;"	s
drm_r128_init_t	include/drm/r128_drm.h	/^} drm_r128_init_t;$/;"	t	typeref:struct:drm_r128_init
drm_r128_sarea	include/drm/r128_drm.h	/^typedef struct drm_r128_sarea {$/;"	s
drm_r128_sarea_t	include/drm/r128_drm.h	/^} drm_r128_sarea_t;$/;"	t	typeref:struct:drm_r128_sarea
drm_r128_stipple	include/drm/r128_drm.h	/^typedef struct drm_r128_stipple {$/;"	s
drm_r128_stipple_t	include/drm/r128_drm.h	/^} drm_r128_stipple_t;$/;"	t	typeref:struct:drm_r128_stipple
drm_r128_texture_regs_t	include/drm/r128_drm.h	/^} drm_r128_texture_regs_t;$/;"	t	typeref:struct:__anon7d0121cf0208
drm_r128_vertex	include/drm/r128_drm.h	/^typedef struct drm_r128_vertex {$/;"	s
drm_r128_vertex_t	include/drm/r128_drm.h	/^} drm_r128_vertex_t;$/;"	t	typeref:struct:drm_r128_vertex
drm_r300_cmd_header_t	include/drm/radeon_drm.h	/^} drm_r300_cmd_header_t;$/;"	t	typeref:union:__anona03735db090a
drm_radeon_clear	include/drm/radeon_drm.h	/^typedef struct drm_radeon_clear {$/;"	s
drm_radeon_clear_rect	include/drm/radeon_drm.h	/^typedef union drm_radeon_clear_rect {$/;"	u
drm_radeon_clear_rect_t	include/drm/radeon_drm.h	/^} drm_radeon_clear_rect_t;$/;"	t	typeref:union:drm_radeon_clear_rect
drm_radeon_clear_t	include/drm/radeon_drm.h	/^} drm_radeon_clear_t;$/;"	t	typeref:struct:drm_radeon_clear
drm_radeon_cmd_buffer	include/drm/radeon_drm.h	/^typedef struct drm_radeon_cmd_buffer {$/;"	s
drm_radeon_cmd_buffer_t	include/drm/radeon_drm.h	/^} drm_radeon_cmd_buffer_t;$/;"	t	typeref:struct:drm_radeon_cmd_buffer
drm_radeon_cmd_header_t	include/drm/radeon_drm.h	/^} drm_radeon_cmd_header_t;$/;"	t	typeref:union:__anona03735db010a
drm_radeon_context2_regs_t	include/drm/radeon_drm.h	/^} drm_radeon_context2_regs_t;$/;"	t	typeref:struct:__anona03735db1508
drm_radeon_context_regs_t	include/drm/radeon_drm.h	/^} drm_radeon_context_regs_t;$/;"	t	typeref:struct:__anona03735db1408
drm_radeon_cp_stop	include/drm/radeon_drm.h	/^typedef struct drm_radeon_cp_stop {$/;"	s
drm_radeon_cp_stop_t	include/drm/radeon_drm.h	/^} drm_radeon_cp_stop_t;$/;"	t	typeref:struct:drm_radeon_cp_stop
drm_radeon_cs	include/drm/radeon_drm.h	/^struct drm_radeon_cs {$/;"	s
drm_radeon_cs_chunk	include/drm/radeon_drm.h	/^struct drm_radeon_cs_chunk {$/;"	s
drm_radeon_cs_reloc	include/drm/radeon_drm.h	/^struct drm_radeon_cs_reloc {$/;"	s
drm_radeon_fullscreen	include/drm/radeon_drm.h	/^typedef struct drm_radeon_fullscreen {$/;"	s
drm_radeon_fullscreen_t	include/drm/radeon_drm.h	/^} drm_radeon_fullscreen_t;$/;"	t	typeref:struct:drm_radeon_fullscreen
drm_radeon_gem_busy	include/drm/radeon_drm.h	/^struct drm_radeon_gem_busy {$/;"	s
drm_radeon_gem_create	include/drm/radeon_drm.h	/^struct drm_radeon_gem_create {$/;"	s
drm_radeon_gem_get_tiling	include/drm/radeon_drm.h	/^struct drm_radeon_gem_get_tiling {$/;"	s
drm_radeon_gem_info	include/drm/radeon_drm.h	/^struct drm_radeon_gem_info {$/;"	s
drm_radeon_gem_mmap	include/drm/radeon_drm.h	/^struct drm_radeon_gem_mmap {$/;"	s
drm_radeon_gem_op	include/drm/radeon_drm.h	/^struct drm_radeon_gem_op {$/;"	s
drm_radeon_gem_pread	include/drm/radeon_drm.h	/^struct drm_radeon_gem_pread {$/;"	s
drm_radeon_gem_pwrite	include/drm/radeon_drm.h	/^struct drm_radeon_gem_pwrite {$/;"	s
drm_radeon_gem_set_domain	include/drm/radeon_drm.h	/^struct drm_radeon_gem_set_domain {$/;"	s
drm_radeon_gem_set_tiling	include/drm/radeon_drm.h	/^struct drm_radeon_gem_set_tiling {$/;"	s
drm_radeon_gem_userptr	include/drm/radeon_drm.h	/^struct drm_radeon_gem_userptr {$/;"	s
drm_radeon_gem_va	include/drm/radeon_drm.h	/^struct drm_radeon_gem_va {$/;"	s
drm_radeon_gem_wait_idle	include/drm/radeon_drm.h	/^struct drm_radeon_gem_wait_idle {$/;"	s
drm_radeon_getparam	include/drm/radeon_drm.h	/^typedef struct drm_radeon_getparam {$/;"	s
drm_radeon_getparam_t	include/drm/radeon_drm.h	/^} drm_radeon_getparam_t;$/;"	t	typeref:struct:drm_radeon_getparam
drm_radeon_indices	include/drm/radeon_drm.h	/^typedef struct drm_radeon_indices {$/;"	s
drm_radeon_indices_t	include/drm/radeon_drm.h	/^} drm_radeon_indices_t;$/;"	t	typeref:struct:drm_radeon_indices
drm_radeon_indirect	include/drm/radeon_drm.h	/^typedef struct drm_radeon_indirect {$/;"	s
drm_radeon_indirect_t	include/drm/radeon_drm.h	/^} drm_radeon_indirect_t;$/;"	t	typeref:struct:drm_radeon_indirect
drm_radeon_info	include/drm/radeon_drm.h	/^struct drm_radeon_info {$/;"	s
drm_radeon_init	include/drm/radeon_drm.h	/^typedef struct drm_radeon_init {$/;"	s
drm_radeon_init_t	include/drm/radeon_drm.h	/^} drm_radeon_init_t;$/;"	t	typeref:struct:drm_radeon_init
drm_radeon_irq_emit	include/drm/radeon_drm.h	/^typedef struct drm_radeon_irq_emit {$/;"	s
drm_radeon_irq_emit_t	include/drm/radeon_drm.h	/^} drm_radeon_irq_emit_t;$/;"	t	typeref:struct:drm_radeon_irq_emit
drm_radeon_irq_wait	include/drm/radeon_drm.h	/^typedef struct drm_radeon_irq_wait {$/;"	s
drm_radeon_irq_wait_t	include/drm/radeon_drm.h	/^} drm_radeon_irq_wait_t;$/;"	t	typeref:struct:drm_radeon_irq_wait
drm_radeon_mem_alloc	include/drm/radeon_drm.h	/^typedef struct drm_radeon_mem_alloc {$/;"	s
drm_radeon_mem_alloc_t	include/drm/radeon_drm.h	/^} drm_radeon_mem_alloc_t;$/;"	t	typeref:struct:drm_radeon_mem_alloc
drm_radeon_mem_free	include/drm/radeon_drm.h	/^typedef struct drm_radeon_mem_free {$/;"	s
drm_radeon_mem_free_t	include/drm/radeon_drm.h	/^} drm_radeon_mem_free_t;$/;"	t	typeref:struct:drm_radeon_mem_free
drm_radeon_mem_init_heap	include/drm/radeon_drm.h	/^typedef struct drm_radeon_mem_init_heap {$/;"	s
drm_radeon_mem_init_heap_t	include/drm/radeon_drm.h	/^} drm_radeon_mem_init_heap_t;$/;"	t	typeref:struct:drm_radeon_mem_init_heap
drm_radeon_prim_t	include/drm/radeon_drm.h	/^} drm_radeon_prim_t;$/;"	t	typeref:struct:__anona03735db1708
drm_radeon_sarea_t	include/drm/radeon_drm.h	/^} drm_radeon_sarea_t;$/;"	t	typeref:struct:__anona03735db1908
drm_radeon_setparam	include/drm/radeon_drm.h	/^typedef struct drm_radeon_setparam {$/;"	s
drm_radeon_setparam_t	include/drm/radeon_drm.h	/^} drm_radeon_setparam_t;$/;"	t	typeref:struct:drm_radeon_setparam
drm_radeon_state_t	include/drm/radeon_drm.h	/^} drm_radeon_state_t;$/;"	t	typeref:struct:__anona03735db1808
drm_radeon_stipple	include/drm/radeon_drm.h	/^typedef struct drm_radeon_stipple {$/;"	s
drm_radeon_stipple_t	include/drm/radeon_drm.h	/^} drm_radeon_stipple_t;$/;"	t	typeref:struct:drm_radeon_stipple
drm_radeon_surface_alloc	include/drm/radeon_drm.h	/^typedef struct drm_radeon_surface_alloc {$/;"	s
drm_radeon_surface_alloc_t	include/drm/radeon_drm.h	/^} drm_radeon_surface_alloc_t;$/;"	t	typeref:struct:drm_radeon_surface_alloc
drm_radeon_surface_free	include/drm/radeon_drm.h	/^typedef struct drm_radeon_surface_free {$/;"	s
drm_radeon_surface_free_t	include/drm/radeon_drm.h	/^} drm_radeon_surface_free_t;$/;"	t	typeref:struct:drm_radeon_surface_free
drm_radeon_tex_image	include/drm/radeon_drm.h	/^typedef struct drm_radeon_tex_image {$/;"	s
drm_radeon_tex_image_t	include/drm/radeon_drm.h	/^} drm_radeon_tex_image_t;$/;"	t	typeref:struct:drm_radeon_tex_image
drm_radeon_texture	include/drm/radeon_drm.h	/^typedef struct drm_radeon_texture {$/;"	s
drm_radeon_texture_regs_t	include/drm/radeon_drm.h	/^} drm_radeon_texture_regs_t;$/;"	t	typeref:struct:__anona03735db1608
drm_radeon_texture_t	include/drm/radeon_drm.h	/^} drm_radeon_texture_t;$/;"	t	typeref:struct:drm_radeon_texture
drm_radeon_vertex	include/drm/radeon_drm.h	/^typedef struct drm_radeon_vertex {$/;"	s
drm_radeon_vertex2	include/drm/radeon_drm.h	/^typedef struct drm_radeon_vertex2 {$/;"	s
drm_radeon_vertex2_t	include/drm/radeon_drm.h	/^} drm_radeon_vertex2_t;$/;"	t	typeref:struct:drm_radeon_vertex2
drm_radeon_vertex_t	include/drm/radeon_drm.h	/^} drm_radeon_vertex_t;$/;"	t	typeref:struct:drm_radeon_vertex
drm_sarea	include/drm/drm_sarea.h	/^struct drm_sarea {$/;"	s
drm_sarea_drawable	include/drm/drm_sarea.h	/^struct drm_sarea_drawable {$/;"	s
drm_sarea_drawable_t	include/drm/drm_sarea.h	/^typedef struct drm_sarea_drawable drm_sarea_drawable_t;$/;"	t	typeref:struct:drm_sarea_drawable
drm_sarea_frame	include/drm/drm_sarea.h	/^struct drm_sarea_frame {$/;"	s
drm_sarea_frame_t	include/drm/drm_sarea.h	/^typedef struct drm_sarea_frame drm_sarea_frame_t;$/;"	t	typeref:struct:drm_sarea_frame
drm_sarea_t	include/drm/drm_sarea.h	/^typedef struct drm_sarea drm_sarea_t;$/;"	t	typeref:struct:drm_sarea
drm_savage_cmd_header	include/drm/savage_drm.h	/^union drm_savage_cmd_header {$/;"	u
drm_savage_cmd_header_t	include/drm/savage_drm.h	/^typedef union drm_savage_cmd_header drm_savage_cmd_header_t;$/;"	t	typeref:union:drm_savage_cmd_header
drm_savage_cmdbuf	include/drm/savage_drm.h	/^typedef struct drm_savage_cmdbuf {$/;"	s
drm_savage_cmdbuf_t	include/drm/savage_drm.h	/^} drm_savage_cmdbuf_t;$/;"	t	typeref:struct:drm_savage_cmdbuf
drm_savage_event	include/drm/savage_drm.h	/^typedef struct drm_savage_event {$/;"	s
drm_savage_event_emit_t	include/drm/savage_drm.h	/^} drm_savage_event_emit_t, drm_savage_event_wait_t;$/;"	t	typeref:struct:drm_savage_event
drm_savage_event_wait_t	include/drm/savage_drm.h	/^} drm_savage_event_emit_t, drm_savage_event_wait_t;$/;"	t	typeref:struct:drm_savage_event
drm_savage_init	include/drm/savage_drm.h	/^typedef struct drm_savage_init {$/;"	s
drm_savage_init_t	include/drm/savage_drm.h	/^} drm_savage_init_t;$/;"	t	typeref:struct:drm_savage_init
drm_savage_sarea_ptr	include/drm/savage_drm.h	/^} drm_savage_sarea_t, *drm_savage_sarea_ptr;$/;"	t	typeref:struct:_drm_savage_sarea *
drm_savage_sarea_t	include/drm/savage_drm.h	/^} drm_savage_sarea_t, *drm_savage_sarea_ptr;$/;"	t	typeref:struct:_drm_savage_sarea
drm_scatter_gather	include/drm/drm.h	/^struct drm_scatter_gather {$/;"	s
drm_scatter_gather_t	include/drm/drm.h	/^typedef struct drm_scatter_gather drm_scatter_gather_t;$/;"	t	typeref:struct:drm_scatter_gather
drm_server_info	xf86drm.c	/^static drmServerInfoPtr drm_server_info;$/;"	v	typeref:typename:drmServerInfoPtr	file:
drm_set_client_cap	include/drm/drm.h	/^struct drm_set_client_cap {$/;"	s
drm_set_crtc	tests/exynos/exynos_fimg2d_test.c	/^static int drm_set_crtc(struct exynos_device *dev, struct connector *c,$/;"	f	typeref:typename:int	file:
drm_set_version	include/drm/drm.h	/^struct drm_set_version {$/;"	s
drm_set_version_t	include/drm/drm.h	/^typedef struct drm_set_version drm_set_version_t;$/;"	t	typeref:struct:drm_set_version
drm_sis_agp_t	include/drm/sis_drm.h	/^} drm_sis_agp_t;$/;"	t	typeref:struct:__anon62e6baf10208
drm_sis_fb_t	include/drm/sis_drm.h	/^} drm_sis_fb_t;$/;"	t	typeref:struct:__anon62e6baf10308
drm_sis_mem_t	include/drm/sis_drm.h	/^} drm_sis_mem_t;$/;"	t	typeref:struct:__anon62e6baf10108
drm_stat_type	include/drm/drm.h	/^enum drm_stat_type {$/;"	g
drm_stat_type_t	include/drm/drm.h	/^typedef enum drm_stat_type drm_stat_type_t;$/;"	t	typeref:enum:drm_stat_type
drm_stats	include/drm/drm.h	/^struct drm_stats {$/;"	s
drm_stats_t	include/drm/drm.h	/^typedef struct drm_stats drm_stats_t;$/;"	t	typeref:struct:drm_stats
drm_surface_flags	include/drm/vmwgfx_drm.h	/^	enum drm_vmw_surface_flags drm_surface_flags;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:enum:drm_vmw_surface_flags
drm_syncobj_array	include/drm/drm.h	/^struct drm_syncobj_array {$/;"	s
drm_syncobj_create	include/drm/drm.h	/^struct drm_syncobj_create {$/;"	s
drm_syncobj_destroy	include/drm/drm.h	/^struct drm_syncobj_destroy {$/;"	s
drm_syncobj_handle	include/drm/drm.h	/^struct drm_syncobj_handle {$/;"	s
drm_syncobj_timeline_array	include/drm/drm.h	/^struct drm_syncobj_timeline_array {$/;"	s
drm_syncobj_timeline_wait	include/drm/drm.h	/^struct drm_syncobj_timeline_wait {$/;"	s
drm_syncobj_transfer	include/drm/drm.h	/^struct drm_syncobj_transfer {$/;"	s
drm_syncobj_wait	include/drm/drm.h	/^struct drm_syncobj_wait {$/;"	s
drm_tegra	tegra/private.h	/^struct drm_tegra {$/;"	s
drm_tegra_bo	tegra/private.h	/^struct drm_tegra_bo {$/;"	s
drm_tegra_bo_free	tegra/tegra.c	/^static void drm_tegra_bo_free(struct drm_tegra_bo *bo)$/;"	f	typeref:typename:void	file:
drm_tegra_bo_get_flags	tegra/tegra.c	/^drm_public int drm_tegra_bo_get_flags(struct drm_tegra_bo *bo, uint32_t *flags)$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_get_handle	tegra/tegra.c	/^drm_public int drm_tegra_bo_get_handle(struct drm_tegra_bo *bo, uint32_t *handle)$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_get_tiling	tegra/tegra.c	/^drm_public int drm_tegra_bo_get_tiling(struct drm_tegra_bo *bo,$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_map	tegra/tegra.c	/^drm_public int drm_tegra_bo_map(struct drm_tegra_bo *bo, void **ptr)$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_new	tegra/tegra.c	/^drm_public int drm_tegra_bo_new(struct drm_tegra_bo **bop, struct drm_tegra *drm,$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_ref	tegra/tegra.c	/^drm_public struct drm_tegra_bo *drm_tegra_bo_ref(struct drm_tegra_bo *bo)$/;"	f	typeref:typename:drm_public struct drm_tegra_bo *
drm_tegra_bo_set_flags	tegra/tegra.c	/^drm_public int drm_tegra_bo_set_flags(struct drm_tegra_bo *bo, uint32_t flags)$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_set_tiling	tegra/tegra.c	/^drm_public int drm_tegra_bo_set_tiling(struct drm_tegra_bo *bo,$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_tiling	tegra/tegra.h	/^struct drm_tegra_bo_tiling {$/;"	s
drm_tegra_bo_unmap	tegra/tegra.c	/^drm_public int drm_tegra_bo_unmap(struct drm_tegra_bo *bo)$/;"	f	typeref:typename:drm_public int
drm_tegra_bo_unref	tegra/tegra.c	/^drm_public void drm_tegra_bo_unref(struct drm_tegra_bo *bo)$/;"	f	typeref:typename:drm_public void
drm_tegra_bo_wrap	tegra/tegra.c	/^drm_public int drm_tegra_bo_wrap(struct drm_tegra_bo **bop, struct drm_tegra *drm,$/;"	f	typeref:typename:drm_public int
drm_tegra_channel_close	include/drm/tegra_drm.h	/^struct drm_tegra_channel_close {$/;"	s
drm_tegra_channel_map	include/drm/tegra_drm.h	/^struct drm_tegra_channel_map {$/;"	s
drm_tegra_channel_open	include/drm/tegra_drm.h	/^struct drm_tegra_channel_open {$/;"	s
drm_tegra_channel_submit	include/drm/tegra_drm.h	/^struct drm_tegra_channel_submit {$/;"	s
drm_tegra_channel_unmap	include/drm/tegra_drm.h	/^struct drm_tegra_channel_unmap {$/;"	s
drm_tegra_close	tegra/tegra.c	/^drm_public void drm_tegra_close(struct drm_tegra *drm)$/;"	f	typeref:typename:drm_public void
drm_tegra_close_channel	include/drm/tegra_drm.h	/^struct drm_tegra_close_channel {$/;"	s
drm_tegra_cmdbuf	include/drm/tegra_drm.h	/^struct drm_tegra_cmdbuf {$/;"	s
drm_tegra_gem_create	include/drm/tegra_drm.h	/^struct drm_tegra_gem_create {$/;"	s
drm_tegra_gem_get_flags	include/drm/tegra_drm.h	/^struct drm_tegra_gem_get_flags {$/;"	s
drm_tegra_gem_get_tiling	include/drm/tegra_drm.h	/^struct drm_tegra_gem_get_tiling {$/;"	s
drm_tegra_gem_mmap	include/drm/tegra_drm.h	/^struct drm_tegra_gem_mmap {$/;"	s
drm_tegra_gem_set_flags	include/drm/tegra_drm.h	/^struct drm_tegra_gem_set_flags {$/;"	s
drm_tegra_gem_set_tiling	include/drm/tegra_drm.h	/^struct drm_tegra_gem_set_tiling {$/;"	s
drm_tegra_get_syncpt	include/drm/tegra_drm.h	/^struct drm_tegra_get_syncpt {$/;"	s
drm_tegra_get_syncpt_base	include/drm/tegra_drm.h	/^struct drm_tegra_get_syncpt_base {$/;"	s
drm_tegra_new	tegra/tegra.c	/^drm_public int drm_tegra_new(struct drm_tegra **drmp, int fd)$/;"	f	typeref:typename:drm_public int
drm_tegra_open_channel	include/drm/tegra_drm.h	/^struct drm_tegra_open_channel {$/;"	s
drm_tegra_reloc	include/drm/tegra_drm.h	/^struct drm_tegra_reloc {$/;"	s
drm_tegra_submit	include/drm/tegra_drm.h	/^struct drm_tegra_submit {$/;"	s
drm_tegra_submit_buf	include/drm/tegra_drm.h	/^struct drm_tegra_submit_buf {$/;"	s
drm_tegra_submit_cmd	include/drm/tegra_drm.h	/^struct drm_tegra_submit_cmd {$/;"	s
drm_tegra_submit_cmd_gather_uptr	include/drm/tegra_drm.h	/^struct drm_tegra_submit_cmd_gather_uptr {$/;"	s
drm_tegra_submit_cmd_wait_syncpt	include/drm/tegra_drm.h	/^struct drm_tegra_submit_cmd_wait_syncpt {$/;"	s
drm_tegra_submit_syncpt	include/drm/tegra_drm.h	/^struct drm_tegra_submit_syncpt {$/;"	s
drm_tegra_syncpoint_allocate	include/drm/tegra_drm.h	/^struct drm_tegra_syncpoint_allocate {$/;"	s
drm_tegra_syncpoint_free	include/drm/tegra_drm.h	/^struct drm_tegra_syncpoint_free {$/;"	s
drm_tegra_syncpoint_wait	include/drm/tegra_drm.h	/^struct drm_tegra_syncpoint_wait {$/;"	s
drm_tegra_syncpt	include/drm/tegra_drm.h	/^struct drm_tegra_syncpt {$/;"	s
drm_tegra_syncpt_incr	include/drm/tegra_drm.h	/^struct drm_tegra_syncpt_incr {$/;"	s
drm_tegra_syncpt_read	include/drm/tegra_drm.h	/^struct drm_tegra_syncpt_read {$/;"	s
drm_tegra_syncpt_wait	include/drm/tegra_drm.h	/^struct drm_tegra_syncpt_wait {$/;"	s
drm_tegra_waitchk	include/drm/tegra_drm.h	/^struct drm_tegra_waitchk {$/;"	s
drm_tegra_wrap	tegra/tegra.c	/^static int drm_tegra_wrap(struct drm_tegra **drmp, int fd, bool close)$/;"	f	typeref:typename:int	file:
drm_tex_region	include/drm/drm.h	/^struct drm_tex_region {$/;"	s
drm_tex_region_t	include/drm/drm.h	/^typedef struct drm_tex_region drm_tex_region_t;$/;"	t	typeref:struct:drm_tex_region
drm_unique	include/drm/drm.h	/^struct drm_unique {$/;"	s
drm_unique_t	include/drm/drm.h	/^typedef struct drm_unique drm_unique_t;$/;"	t	typeref:struct:drm_unique
drm_update_draw	include/drm/drm.h	/^struct drm_update_draw {$/;"	s
drm_update_draw_t	include/drm/drm.h	/^typedef struct drm_update_draw drm_update_draw_t;$/;"	t	typeref:struct:drm_update_draw
drm_usb_dev_path	xf86drm.c	/^static int drm_usb_dev_path(int maj, int min, char *path, size_t len)$/;"	f	typeref:typename:int	file:
drm_vblank_seq_type	include/drm/drm.h	/^enum drm_vblank_seq_type {$/;"	g
drm_vblank_seq_type_t	include/drm/drm.h	/^typedef enum drm_vblank_seq_type drm_vblank_seq_type_t;$/;"	t	typeref:enum:drm_vblank_seq_type
drm_vc4_create_bo	include/drm/vc4_drm.h	/^struct drm_vc4_create_bo {$/;"	s
drm_vc4_create_shader_bo	include/drm/vc4_drm.h	/^struct drm_vc4_create_shader_bo {$/;"	s
drm_vc4_gem_madvise	include/drm/vc4_drm.h	/^struct drm_vc4_gem_madvise {$/;"	s
drm_vc4_get_hang_state	include/drm/vc4_drm.h	/^struct drm_vc4_get_hang_state {$/;"	s
drm_vc4_get_hang_state_bo	include/drm/vc4_drm.h	/^struct drm_vc4_get_hang_state_bo {$/;"	s
drm_vc4_get_param	include/drm/vc4_drm.h	/^struct drm_vc4_get_param {$/;"	s
drm_vc4_get_tiling	include/drm/vc4_drm.h	/^struct drm_vc4_get_tiling {$/;"	s
drm_vc4_label_bo	include/drm/vc4_drm.h	/^struct drm_vc4_label_bo {$/;"	s
drm_vc4_mmap_bo	include/drm/vc4_drm.h	/^struct drm_vc4_mmap_bo {$/;"	s
drm_vc4_perfmon_create	include/drm/vc4_drm.h	/^struct drm_vc4_perfmon_create {$/;"	s
drm_vc4_perfmon_destroy	include/drm/vc4_drm.h	/^struct drm_vc4_perfmon_destroy {$/;"	s
drm_vc4_perfmon_get_values	include/drm/vc4_drm.h	/^struct drm_vc4_perfmon_get_values {$/;"	s
drm_vc4_set_tiling	include/drm/vc4_drm.h	/^struct drm_vc4_set_tiling {$/;"	s
drm_vc4_submit_cl	include/drm/vc4_drm.h	/^struct drm_vc4_submit_cl {$/;"	s
drm_vc4_submit_rcl_surface	include/drm/vc4_drm.h	/^struct drm_vc4_submit_rcl_surface {$/;"	s
drm_vc4_wait_bo	include/drm/vc4_drm.h	/^struct drm_vc4_wait_bo {$/;"	s
drm_vc4_wait_seqno	include/drm/vc4_drm.h	/^struct drm_vc4_wait_seqno {$/;"	s
drm_version	include/drm/drm.h	/^struct drm_version {$/;"	s
drm_version	nouveau/nouveau.h	/^	uint32_t drm_version;	\/* deprecated *\/$/;"	m	struct:nouveau_device	typeref:typename:uint32_t
drm_version_t	include/drm/drm.h	/^typedef struct drm_version drm_version_t;$/;"	t	typeref:struct:drm_version
drm_via_agp_t	include/drm/via_drm.h	/^} drm_via_agp_t;$/;"	t	typeref:struct:__anon56c3c8620108
drm_via_blitsync	include/drm/via_drm.h	/^typedef struct drm_via_blitsync {$/;"	s
drm_via_blitsync_t	include/drm/via_drm.h	/^} drm_via_blitsync_t;$/;"	t	typeref:struct:drm_via_blitsync
drm_via_cmdbuf_size_t	include/drm/via_drm.h	/^} drm_via_cmdbuf_size_t;$/;"	t	typeref:struct:_drm_via_cmdbuf_size
drm_via_cmdbuffer_t	include/drm/via_drm.h	/^} drm_via_cmdbuffer_t;$/;"	t	typeref:struct:_drm_via_cmdbuffer
drm_via_dma_init_t	include/drm/via_drm.h	/^} drm_via_dma_init_t;$/;"	t	typeref:struct:_drm_via_dma_init
drm_via_dmablit	include/drm/via_drm.h	/^typedef struct drm_via_dmablit {$/;"	s
drm_via_dmablit_t	include/drm/via_drm.h	/^} drm_via_dmablit_t;$/;"	t	typeref:struct:drm_via_dmablit
drm_via_fb_t	include/drm/via_drm.h	/^} drm_via_fb_t;$/;"	t	typeref:struct:__anon56c3c8620208
drm_via_futex_t	include/drm/via_drm.h	/^} drm_via_futex_t;$/;"	t	typeref:struct:_drm_via_futex
drm_via_init_t	include/drm/via_drm.h	/^} drm_via_init_t;$/;"	t	typeref:struct:_drm_via_init
drm_via_irq_dma0_dd	include/drm/via_drm.h	/^	drm_via_irq_dma0_dd,$/;"	e	enum:drm_via_irqs
drm_via_irq_dma0_td	include/drm/via_drm.h	/^	drm_via_irq_dma0_td,$/;"	e	enum:drm_via_irqs
drm_via_irq_dma1_dd	include/drm/via_drm.h	/^	drm_via_irq_dma1_dd,$/;"	e	enum:drm_via_irqs
drm_via_irq_dma1_td	include/drm/via_drm.h	/^	drm_via_irq_dma1_td,$/;"	e	enum:drm_via_irqs
drm_via_irq_hqv0	include/drm/via_drm.h	/^	drm_via_irq_hqv0 = 0,$/;"	e	enum:drm_via_irqs
drm_via_irq_hqv1	include/drm/via_drm.h	/^	drm_via_irq_hqv1,$/;"	e	enum:drm_via_irqs
drm_via_irq_num	include/drm/via_drm.h	/^	drm_via_irq_num$/;"	e	enum:drm_via_irqs
drm_via_irqs	include/drm/via_drm.h	/^enum drm_via_irqs {$/;"	g
drm_via_irqwait	include/drm/via_drm.h	/^typedef union drm_via_irqwait {$/;"	u
drm_via_irqwait_t	include/drm/via_drm.h	/^} drm_via_irqwait_t;$/;"	t	typeref:union:drm_via_irqwait
drm_via_mem_t	include/drm/via_drm.h	/^} drm_via_mem_t;$/;"	t	typeref:struct:__anon56c3c8620308
drm_via_sarea_t	include/drm/via_drm.h	/^} drm_via_sarea_t;$/;"	t	typeref:struct:_drm_via_sarea
drm_via_tex_region_t	include/drm/via_drm.h	/^} drm_via_tex_region_t;$/;"	t	typeref:struct:_drm_via_tex_region
drm_via_wait_irq_request	include/drm/via_drm.h	/^struct drm_via_wait_irq_request {$/;"	s
drm_virtgpu_3d_box	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_3d_box {$/;"	s
drm_virtgpu_3d_transfer_from_host	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_3d_transfer_from_host {$/;"	s
drm_virtgpu_3d_transfer_to_host	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_3d_transfer_to_host {$/;"	s
drm_virtgpu_3d_wait	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_3d_wait {$/;"	s
drm_virtgpu_execbuffer	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_execbuffer {$/;"	s
drm_virtgpu_get_caps	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_get_caps {$/;"	s
drm_virtgpu_getparam	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_getparam {$/;"	s
drm_virtgpu_map	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_map {$/;"	s
drm_virtgpu_resource_create	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_resource_create {$/;"	s
drm_virtgpu_resource_info	include/drm/virtgpu_drm.h	/^struct drm_virtgpu_resource_info {$/;"	s
drm_vmw_alloc_dmabuf_arg	include/drm/vmwgfx_drm.h	/^union drm_vmw_alloc_dmabuf_arg {$/;"	u
drm_vmw_alloc_dmabuf_req	include/drm/vmwgfx_drm.h	/^struct drm_vmw_alloc_dmabuf_req {$/;"	s
drm_vmw_context_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_context_arg {$/;"	s
drm_vmw_context_dx	include/drm/vmwgfx_drm.h	/^	drm_vmw_context_dx$/;"	e	enum:drm_vmw_extended_context
drm_vmw_context_legacy	include/drm/vmwgfx_drm.h	/^	drm_vmw_context_legacy,$/;"	e	enum:drm_vmw_extended_context
drm_vmw_control_stream_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_control_stream_arg {$/;"	s
drm_vmw_cursor_bypass_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_cursor_bypass_arg {$/;"	s
drm_vmw_dmabuf_rep	include/drm/vmwgfx_drm.h	/^struct drm_vmw_dmabuf_rep {$/;"	s
drm_vmw_event_fence	include/drm/vmwgfx_drm.h	/^struct drm_vmw_event_fence {$/;"	s
drm_vmw_execbuf_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_execbuf_arg {$/;"	s
drm_vmw_extended_context	include/drm/vmwgfx_drm.h	/^enum drm_vmw_extended_context {$/;"	g
drm_vmw_extended_context_arg	include/drm/vmwgfx_drm.h	/^union drm_vmw_extended_context_arg {$/;"	u
drm_vmw_fence_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_arg {$/;"	s
drm_vmw_fence_event_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_event_arg {$/;"	s
drm_vmw_fence_rep	include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_rep {$/;"	s
drm_vmw_fence_signaled_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_signaled_arg {$/;"	s
drm_vmw_fence_wait_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_wait_arg {$/;"	s
drm_vmw_gb_surface_create_arg	include/drm/vmwgfx_drm.h	/^union drm_vmw_gb_surface_create_arg {$/;"	u
drm_vmw_gb_surface_create_rep	include/drm/vmwgfx_drm.h	/^struct drm_vmw_gb_surface_create_rep {$/;"	s
drm_vmw_gb_surface_create_req	include/drm/vmwgfx_drm.h	/^struct drm_vmw_gb_surface_create_req {$/;"	s
drm_vmw_gb_surface_ref_rep	include/drm/vmwgfx_drm.h	/^struct drm_vmw_gb_surface_ref_rep {$/;"	s
drm_vmw_gb_surface_reference_arg	include/drm/vmwgfx_drm.h	/^union drm_vmw_gb_surface_reference_arg {$/;"	u
drm_vmw_get_3d_cap_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_get_3d_cap_arg {$/;"	s
drm_vmw_getparam_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_getparam_arg {$/;"	s
drm_vmw_handle_close_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_handle_close_arg {$/;"	s
drm_vmw_handle_type	include/drm/vmwgfx_drm.h	/^enum drm_vmw_handle_type {$/;"	g
drm_vmw_present_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_present_arg {$/;"	s
drm_vmw_present_readback_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_present_readback_arg {$/;"	s
drm_vmw_rect	include/drm/vmwgfx_drm.h	/^struct drm_vmw_rect {$/;"	s
drm_vmw_shader_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_shader_arg {$/;"	s
drm_vmw_shader_create_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_shader_create_arg {$/;"	s
drm_vmw_shader_type	include/drm/vmwgfx_drm.h	/^enum drm_vmw_shader_type {$/;"	g
drm_vmw_shader_type_ps	include/drm/vmwgfx_drm.h	/^	drm_vmw_shader_type_ps,$/;"	e	enum:drm_vmw_shader_type
drm_vmw_shader_type_vs	include/drm/vmwgfx_drm.h	/^	drm_vmw_shader_type_vs = 0,$/;"	e	enum:drm_vmw_shader_type
drm_vmw_size	include/drm/vmwgfx_drm.h	/^struct drm_vmw_size {$/;"	s
drm_vmw_stream_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_stream_arg {$/;"	s
drm_vmw_surface_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_surface_arg {$/;"	s
drm_vmw_surface_create_arg	include/drm/vmwgfx_drm.h	/^union drm_vmw_surface_create_arg {$/;"	u
drm_vmw_surface_create_req	include/drm/vmwgfx_drm.h	/^struct drm_vmw_surface_create_req {$/;"	s
drm_vmw_surface_flag_create_buffer	include/drm/vmwgfx_drm.h	/^	drm_vmw_surface_flag_create_buffer = (1 << 2)$/;"	e	enum:drm_vmw_surface_flags
drm_vmw_surface_flag_scanout	include/drm/vmwgfx_drm.h	/^	drm_vmw_surface_flag_scanout = (1 << 1),$/;"	e	enum:drm_vmw_surface_flags
drm_vmw_surface_flag_shareable	include/drm/vmwgfx_drm.h	/^	drm_vmw_surface_flag_shareable = (1 << 0),$/;"	e	enum:drm_vmw_surface_flags
drm_vmw_surface_flags	include/drm/vmwgfx_drm.h	/^enum drm_vmw_surface_flags {$/;"	g
drm_vmw_surface_reference_arg	include/drm/vmwgfx_drm.h	/^union drm_vmw_surface_reference_arg {$/;"	u
drm_vmw_synccpu_allow_cs	include/drm/vmwgfx_drm.h	/^	drm_vmw_synccpu_allow_cs = (1 << 3)$/;"	e	enum:drm_vmw_synccpu_flags
drm_vmw_synccpu_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_synccpu_arg {$/;"	s
drm_vmw_synccpu_dontblock	include/drm/vmwgfx_drm.h	/^	drm_vmw_synccpu_dontblock = (1 << 2),$/;"	e	enum:drm_vmw_synccpu_flags
drm_vmw_synccpu_flags	include/drm/vmwgfx_drm.h	/^enum drm_vmw_synccpu_flags {$/;"	g
drm_vmw_synccpu_grab	include/drm/vmwgfx_drm.h	/^	drm_vmw_synccpu_grab,$/;"	e	enum:drm_vmw_synccpu_op
drm_vmw_synccpu_op	include/drm/vmwgfx_drm.h	/^enum drm_vmw_synccpu_op {$/;"	g
drm_vmw_synccpu_read	include/drm/vmwgfx_drm.h	/^	drm_vmw_synccpu_read = (1 << 0),$/;"	e	enum:drm_vmw_synccpu_flags
drm_vmw_synccpu_release	include/drm/vmwgfx_drm.h	/^	drm_vmw_synccpu_release$/;"	e	enum:drm_vmw_synccpu_op
drm_vmw_synccpu_write	include/drm/vmwgfx_drm.h	/^	drm_vmw_synccpu_write = (1 << 1),$/;"	e	enum:drm_vmw_synccpu_flags
drm_vmw_unref_dmabuf_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_unref_dmabuf_arg {$/;"	s
drm_vmw_update_layout_arg	include/drm/vmwgfx_drm.h	/^struct drm_vmw_update_layout_arg {$/;"	s
drm_wait_vblank	include/drm/drm.h	/^union drm_wait_vblank {$/;"	u
drm_wait_vblank_reply	include/drm/drm.h	/^struct drm_wait_vblank_reply {$/;"	s
drm_wait_vblank_request	include/drm/drm.h	/^struct drm_wait_vblank_request {$/;"	s
drm_wait_vblank_t	include/drm/drm.h	/^typedef union drm_wait_vblank drm_wait_vblank_t;$/;"	t	typeref:union:drm_wait_vblank
drv_major	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drv_major;$/;"	m	struct:kgsl_version	typeref:typename:unsigned int
drv_minor	freedreno/kgsl/msm_kgsl.h	/^	unsigned int drv_minor;$/;"	m	struct:kgsl_version	typeref:typename:unsigned int
ds	nouveau/nvif/cl9097.h	/^	__u32 ds;$/;"	m	struct:fermi_a_zbc_depth_v0	typeref:typename:__u32
ds	nouveau/nvif/cl9097.h	/^	__u32 ds[4];$/;"	m	struct:fermi_a_zbc_color_v0	typeref:typename:__u32[4]
dst	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_rect dst;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:struct:drm_vmw_rect
dst_depre_multiply	exynos/exynos_fimg2d.h	/^		unsigned int dst_depre_multiply:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
dst_handle	include/drm/drm.h	/^	__u32 dst_handle;$/;"	m	struct:drm_syncobj_transfer	typeref:typename:__u32
dst_handle	include/drm/qxl_drm.h	/^	__u32 dst_handle; \/* 0 if to command buffer *\/$/;"	m	struct:drm_qxl_reloc	typeref:typename:__u32
dst_height	include/drm/i915_drm.h	/^	__u16 dst_height;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
dst_off_pitch	include/drm/mach64_drm.h	/^	unsigned int dst_off_pitch;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
dst_offset	include/drm/qxl_drm.h	/^	__u64 dst_offset; \/* offset in dest handle *\/$/;"	m	struct:drm_qxl_reloc	typeref:typename:__u64
dst_pitch	include/drm/mga_drm.h	/^	int src_pitch, dst_pitch;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
dst_pitch_offset_c	include/drm/r128_drm.h	/^	unsigned int dst_pitch_offset_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
dst_point	include/drm/drm.h	/^	__u64 dst_point;$/;"	m	struct:drm_syncobj_transfer	typeref:typename:__u64
dst_pre_multiply	exynos/exynos_fimg2d.h	/^		unsigned int dst_pre_multiply:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
dst_width	include/drm/i915_drm.h	/^	__u16 dst_width;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
dst_x	include/drm/i915_drm.h	/^	__u16 dst_x;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
dst_y	include/drm/i915_drm.h	/^	__u16 dst_y;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
dstorg	include/drm/mga_drm.h	/^	unsigned int dstorg;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
dstorg	include/drm/mga_drm.h	/^	unsigned int dstorg;$/;"	m	struct:_drm_mga_blit	typeref:typename:unsigned int
dstorg	include/drm/mga_drm.h	/^	unsigned int dstorg;$/;"	m	struct:drm_mga_iload	typeref:typename:unsigned int
dumb_bo	libkms/dumb.c	/^struct dumb_bo$/;"	s	file:
dumb_bo_create	libkms/dumb.c	/^dumb_bo_create(struct kms_driver *kms,$/;"	f	typeref:typename:int	file:
dumb_bo_destroy	libkms/dumb.c	/^dumb_bo_destroy(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
dumb_bo_get_prop	libkms/dumb.c	/^dumb_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
dumb_bo_map	libkms/dumb.c	/^dumb_bo_map(struct kms_bo *_bo, void **out)$/;"	f	typeref:typename:int	file:
dumb_bo_unmap	libkms/dumb.c	/^dumb_bo_unmap(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
dumb_create	libkms/dumb.c	/^dumb_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
dumb_destroy	libkms/dumb.c	/^dumb_destroy(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
dumb_framebuffer	tests/modeset-vsync-1/modeset-vsync-1.c	/^struct dumb_framebuffer {$/;"	s	file:
dumb_framebuffer	tests/modesetting/modesetting.c	/^struct dumb_framebuffer {$/;"	s	file:
dumb_get_prop	libkms/dumb.c	/^dumb_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
dummy_context	include/drm/drm_sarea.h	/^	drm_context_t dummy_context;$/;"	m	struct:drm_sarea	typeref:typename:drm_context_t
dump	tests/modetest/modetest.c	/^	bool dump;$/;"	m	struct:pipe_arg	typeref:typename:bool	file:
dump_batch	intel/test_decode.c	/^dump_batch(struct drm_intel_decode *ctx, const char *batch_filename)$/;"	f	typeref:typename:void	file:
dump_blob	tests/modetest/modetest.c	/^static void dump_blob(struct device *dev, uint32_t blob_id)$/;"	f	typeref:typename:void	file:
dump_blob	tests/proptest/proptest.c	/^dump_blob(uint32_t blob_id)$/;"	f	typeref:typename:void	file:
dump_connectors	tests/modetest/modetest.c	/^static void dump_connectors(struct device *dev)$/;"	f	typeref:typename:void	file:
dump_crtcs	tests/modetest/modetest.c	/^static void dump_crtcs(struct device *dev)$/;"	f	typeref:typename:void	file:
dump_encoders	tests/modetest/modetest.c	/^static void dump_encoders(struct device *dev)$/;"	f	typeref:typename:void	file:
dump_framebuffers	tests/modetest/modetest.c	/^static void dump_framebuffers(struct device *dev)$/;"	f	typeref:typename:void	file:
dump_in_formats	tests/modetest/modetest.c	/^static void dump_in_formats(struct device *dev, uint32_t blob_id)$/;"	f	typeref:typename:void	file:
dump_mode	tests/modetest/modetest.c	/^static void dump_mode(drmModeModeInfo *mode, int index)$/;"	f	typeref:typename:void	file:
dump_output_fb	tests/modetest/modetest.c	/^static void dump_output_fb(struct device *dev, struct pipe_arg *pipes,$/;"	f	typeref:typename:void	file:
dump_past_end	intel/intel_decode.c	/^	bool dump_past_end;$/;"	m	struct:drm_intel_decode	typeref:typename:bool	file:
dump_planes	tests/modetest/modetest.c	/^static void dump_planes(struct device *dev)$/;"	f	typeref:typename:void	file:
dump_prop	tests/modetest/modetest.c	/^static void dump_prop(struct device *dev, drmModePropertyPtr prop,$/;"	f	typeref:typename:void	file:
dump_prop	tests/proptest/proptest.c	/^dump_prop(uint32_t prop_id, uint64_t value)$/;"	f	typeref:typename:void	file:
dump_resource	tests/modetest/modetest.c	/^#define dump_resource(/;"	d	file:
dump_submit	freedreno/msm/msm_ringbuffer.c	/^static void dump_submit(struct msm_ringbuffer *msm_ring)$/;"	f	typeref:typename:void	file:
dwgctl	include/drm/mga_drm.h	/^	unsigned int dwgctl;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
dword_offset	include/drm/amdgpu_drm.h	/^			__u32 dword_offset;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00b08	typeref:typename:__u32
dx	tests/modetest/cursor.c	/^	int32_t dx, dy;$/;"	m	struct:cursor	typeref:typename:int32_t	file:
dy	tests/modetest/cursor.c	/^	int32_t dx, dy;$/;"	m	struct:cursor	typeref:typename:int32_t	file:
e_drm_exynos_gem_mem_type	exynos/exynos_drm.h	/^enum e_drm_exynos_gem_mem_type {$/;"	g
e_g2d_acoeff_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_acoeff_mode {$/;"	g
e_g2d_alpha_blend_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_alpha_blend_mode {$/;"	g
e_g2d_buf_type	exynos/exynos_fimg2d.h	/^enum e_g2d_buf_type {$/;"	g
e_g2d_coeff_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_coeff_mode {$/;"	g
e_g2d_color_key_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_color_key_mode {$/;"	g
e_g2d_color_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_color_mode {$/;"	g
e_g2d_dir_mode	exynos/exynos_fimg2d.c	/^enum e_g2d_dir_mode {$/;"	g	file:
e_g2d_op	exynos/exynos_fimg2d.h	/^enum e_g2d_op {$/;"	g
e_g2d_repeat_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_repeat_mode {$/;"	g
e_g2d_rop3_type	exynos/exynos_fimg2d.h	/^enum e_g2d_rop3_type {$/;"	g
e_g2d_scale_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_scale_mode {$/;"	g
e_g2d_select_alpha_src	exynos/exynos_fimg2d.h	/^enum e_g2d_select_alpha_src {$/;"	g
e_g2d_select_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_select_mode {$/;"	g
e_g2d_transparent_mode	exynos/exynos_fimg2d.h	/^enum e_g2d_transparent_mode {$/;"	g
eclk	include/drm/amdgpu_drm.h	/^	__u32 eclk;$/;"	m	struct:drm_amdgpu_info_vce_clock_table_entry	typeref:typename:__u32
edid	exynos/exynos_drm.h	/^	uint64_t edid;$/;"	m	struct:drm_exynos_vidi_connection	typeref:typename:uint64_t
edid	tests/modeprint/modeprint.c	/^int edid;$/;"	v	typeref:typename:int
eg_init_hw_info	radeon/radeon_surface.c	/^static int eg_init_hw_info(struct radeon_surface_manager *surf_man)$/;"	f	typeref:typename:int	file:
eg_surf_minify	radeon/radeon_surface.c	/^static void eg_surf_minify(struct radeon_surface *surf,$/;"	f	typeref:typename:void	file:
eg_surface_best	radeon/radeon_surface.c	/^static int eg_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
eg_surface_init	radeon/radeon_surface.c	/^static int eg_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
eg_surface_init_1d	radeon/radeon_surface.c	/^static int eg_surface_init_1d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
eg_surface_init_1d_miptrees	radeon/radeon_surface.c	/^static int eg_surface_init_1d_miptrees(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
eg_surface_init_2d	radeon/radeon_surface.c	/^static int eg_surface_init_2d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
eg_surface_init_2d_miptrees	radeon/radeon_surface.c	/^static int eg_surface_init_2d_miptrees(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
eg_surface_sanity	radeon/radeon_surface.c	/^static int eg_surface_sanity(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
emit_reloc	freedreno/freedreno_priv.h	/^	void (*emit_reloc)(struct fd_ringbuffer *ring,$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:void (*)(struct fd_ringbuffer * ring,const struct fd_reloc * reloc)
emit_reloc_ring	freedreno/freedreno_priv.h	/^	uint32_t (*emit_reloc_ring)(struct fd_ringbuffer *ring,$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:uint32_t (*)(struct fd_ringbuffer * ring,struct fd_ringbuffer * target,uint32_t cmd_idx)
empty	Android.sources.bp.mk	/^empty :=$/;"	m
enable_debug	etnaviv/etnaviv_priv.h	/^#define enable_debug /;"	d
enable_debug	freedreno/freedreno_priv.h	/^#define enable_debug /;"	d
enabled	freedreno/kgsl/msm_kgsl.h	/^	unsigned int  	enabled;$/;"	m	struct:kgsl_buffer_desc	typeref:typename:unsigned int
enabled	include/drm/vmwgfx_drm.h	/^	__u32 enabled;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
enabled	tests/modetest/cursor.c	/^	uint32_t enabled, x, y;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
enabled_features	tests/amdgpu/ras_tests.c	/^			uint32_t enabled_features;$/;"	m	struct:amdgpu_ras_lookup_capability::__anona9103cdd020a::__anona9103cdd0308	typeref:typename:uint32_t	file:
enabled_rb_pipes_mask	amdgpu/amdgpu.h	/^	uint32_t enabled_rb_pipes_mask;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
enabled_rb_pipes_mask	include/drm/amdgpu_drm.h	/^	__u32 enabled_rb_pipes_mask;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
enc	tests/amdgpu/uvd_enc_tests.c	/^static struct amdgpu_uvd_enc enc;$/;"	v	typeref:struct:amdgpu_uvd_enc	file:
enc	tests/amdgpu/vce_tests.c	/^static struct amdgpu_vce_encode enc;$/;"	v	typeref:struct:amdgpu_vce_encode	file:
encoder	tests/exynos/exynos_fimg2d_test.c	/^	drmModeEncoder *encoder;$/;"	m	struct:connector	typeref:typename:drmModeEncoder *	file:
encoder	tests/modetest/modetest.c	/^	drmModeEncoder *encoder;$/;"	m	struct:encoder	typeref:typename:drmModeEncoder *	file:
encoder	tests/modetest/modetest.c	/^struct encoder {$/;"	s	file:
encoder_id	include/drm/drm_mode.h	/^	__u32 encoder_id;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
encoder_id	include/drm/drm_mode.h	/^	__u32 encoder_id;$/;"	m	struct:drm_mode_get_encoder	typeref:typename:__u32
encoder_id	xf86drmMode.h	/^	uint32_t encoder_id; \/**< Encoder currently connected to *\/$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t
encoder_id	xf86drmMode.h	/^	uint32_t encoder_id;$/;"	m	struct:_drmModeEncoder	typeref:typename:uint32_t
encoder_id_ptr	include/drm/drm_mode.h	/^	__u64 encoder_id_ptr;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u64
encoder_type	include/drm/drm_mode.h	/^	__u32 encoder_type;$/;"	m	struct:drm_mode_get_encoder	typeref:typename:__u32
encoder_type	xf86drmMode.h	/^	uint32_t encoder_type;$/;"	m	struct:_drmModeEncoder	typeref:typename:uint32_t
encoder_type_names	tests/util/kms.c	/^static const struct type_name encoder_type_names[] = {$/;"	v	typeref:typename:const struct type_name[]	file:
encoders	tests/modeprint/modeprint.c	/^int encoders;$/;"	v	typeref:typename:int
encoders	tests/modetest/modetest.c	/^	struct encoder *encoders;$/;"	m	struct:resources	typeref:struct:encoder *	file:
encoders	xf86drmMode.h	/^	uint32_t *encoders; \/**< List of encoder ids *\/$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t *
encoders	xf86drmMode.h	/^	uint32_t *encoders;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t *
encoders_ptr	include/drm/drm_mode.h	/^	__u64 encoders_ptr;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u64
end	freedreno/freedreno_ringbuffer.h	/^	uint32_t *cur, *end, *start, *last_start;$/;"	m	struct:fd_ringbuffer	typeref:typename:uint32_t *
end	include/drm/mga_drm.h	/^	unsigned int end;$/;"	m	struct:drm_mga_indices	typeref:typename:unsigned int
end	include/drm/r128_drm.h	/^	int end;$/;"	m	struct:drm_r128_indices	typeref:typename:int
end	include/drm/r128_drm.h	/^	int end;$/;"	m	struct:drm_r128_indirect	typeref:typename:int
end	include/drm/radeon_drm.h	/^	int end;$/;"	m	struct:drm_radeon_indices	typeref:typename:int
end	include/drm/radeon_drm.h	/^	int end;$/;"	m	struct:drm_radeon_indirect	typeref:typename:int
end	nouveau/nouveau.h	/^	uint32_t *end;$/;"	m	struct:nouveau_pushbuf	typeref:typename:uint32_t *
ending_offset	intel/intel_bufmgr.h	/^	uint32_t ending_offset;$/;"	m	struct:_drm_intel_aub_annotation	typeref:typename:uint32_t
engine	include/drm/via_drm.h	/^	unsigned engine;$/;"	m	struct:drm_via_blitsync	typeref:typename:unsigned
engine	nouveau/nouveau.h	/^	uint32_t engine;$/;"	m	struct:nve0_fifo	typeref:typename:uint32_t
engine_class	include/drm/i915_drm.h	/^	__u16 engine_class;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u16
engine_instance	include/drm/i915_drm.h	/^	__u16 engine_instance;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u16
entries	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_info_vce_clock_table_entry entries[AMDGPU_VCE_CLOCK_TABLE_ENTRIES];$/;"	m	struct:drm_amdgpu_info_vce_clock_table	typeref:struct:drm_amdgpu_info_vce_clock_table_entry[]
entries	xf86drmHash.h	/^	unsigned long entries;$/;"	m	struct:HashTable	typeref:typename:unsigned long
enum_blob_ptr	include/drm/drm_mode.h	/^	__u64 enum_blob_ptr; \/* enum and blob id ptrs *\/$/;"	m	struct:drm_mode_get_property	typeref:typename:__u64
enums	xf86drmMode.h	/^	struct drm_mode_property_enum *enums;$/;"	m	struct:_drmModeProperty	typeref:struct:drm_mode_property_enum *
eoptimestamp	freedreno/kgsl/msm_kgsl.h	/^	volatile unsigned int eoptimestamp;$/;"	m	struct:kgsl_devmemstore	typeref:typename:volatile unsigned int
eotf	include/drm/drm_mode.h	/^	__u8 eotf;$/;"	m	struct:hdr_metadata_infoframe	typeref:typename:__u8
err	nouveau/private.h	/^#define err(/;"	d
error	include/drm/vmwgfx_drm.h	/^	__s32 error;$/;"	m	struct:drm_vmw_fence_rep	typeref:typename:__s32
error_basep	tests/ttmtest/src/xf86dri.c	/^    int *event_basep, *error_basep;$/;"	v	typeref:typename:int *
errstat	include/drm/vc4_drm.h	/^	__u32 errstat;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
etna_bo	etnaviv/etnaviv_priv.h	/^struct etna_bo {$/;"	s
etna_bo_bucket	etnaviv/etnaviv_priv.h	/^struct etna_bo_bucket {$/;"	s
etna_bo_cache	etnaviv/etnaviv_priv.h	/^struct etna_bo_cache {$/;"	s
etna_bo_cache_alloc	etnaviv/etnaviv_bo_cache.c	/^drm_private struct etna_bo *etna_bo_cache_alloc(struct etna_bo_cache *cache, uint32_t *size,$/;"	f	typeref:typename:drm_private struct etna_bo *
etna_bo_cache_cleanup	etnaviv/etnaviv_bo_cache.c	/^drm_private void etna_bo_cache_cleanup(struct etna_bo_cache *cache, time_t time)$/;"	f	typeref:typename:drm_private void
etna_bo_cache_free	etnaviv/etnaviv_bo_cache.c	/^drm_private int etna_bo_cache_free(struct etna_bo_cache *cache, struct etna_bo *bo)$/;"	f	typeref:typename:drm_private int
etna_bo_cache_init	etnaviv/etnaviv_bo_cache.c	/^drm_private void etna_bo_cache_init(struct etna_bo_cache *cache)$/;"	f	typeref:typename:drm_private void
etna_bo_cpu_fini	etnaviv/etnaviv_bo.c	/^drm_public void etna_bo_cpu_fini(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public void
etna_bo_cpu_prep	etnaviv/etnaviv_bo.c	/^drm_public int etna_bo_cpu_prep(struct etna_bo *bo, uint32_t op)$/;"	f	typeref:typename:drm_public int
etna_bo_del	etnaviv/etnaviv_bo.c	/^drm_public void etna_bo_del(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public void
etna_bo_dmabuf	etnaviv/etnaviv_bo.c	/^drm_public int etna_bo_dmabuf(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public int
etna_bo_from_dmabuf	etnaviv/etnaviv_bo.c	/^drm_public struct etna_bo *etna_bo_from_dmabuf(struct etna_device *dev, int fd)$/;"	f	typeref:typename:drm_public struct etna_bo *
etna_bo_from_name	etnaviv/etnaviv_bo.c	/^drm_public struct etna_bo *etna_bo_from_name(struct etna_device *dev,$/;"	f	typeref:typename:drm_public struct etna_bo *
etna_bo_get_name	etnaviv/etnaviv_bo.c	/^drm_public int etna_bo_get_name(struct etna_bo *bo, uint32_t *name)$/;"	f	typeref:typename:drm_public int
etna_bo_handle	etnaviv/etnaviv_bo.c	/^drm_public uint32_t etna_bo_handle(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
etna_bo_map	etnaviv/etnaviv_bo.c	/^drm_public void *etna_bo_map(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public void *
etna_bo_new	etnaviv/etnaviv_bo.c	/^drm_public struct etna_bo *etna_bo_new(struct etna_device *dev, uint32_t size,$/;"	f	typeref:typename:drm_public struct etna_bo *
etna_bo_ref	etnaviv/etnaviv_bo.c	/^drm_public struct etna_bo *etna_bo_ref(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public struct etna_bo *
etna_bo_size	etnaviv/etnaviv_bo.c	/^drm_public uint32_t etna_bo_size(struct etna_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
etna_cmd_stream	etnaviv/etnaviv_drmif.h	/^struct etna_cmd_stream {$/;"	s
etna_cmd_stream_avail	etnaviv/etnaviv_drmif.h	/^static inline uint32_t etna_cmd_stream_avail(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:uint32_t
etna_cmd_stream_del	etnaviv/etnaviv_cmd_stream.c	/^drm_public void etna_cmd_stream_del(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:drm_public void
etna_cmd_stream_emit	etnaviv/etnaviv_drmif.h	/^static inline void etna_cmd_stream_emit(struct etna_cmd_stream *stream, uint32_t data)$/;"	f	typeref:typename:void
etna_cmd_stream_finish	etnaviv/etnaviv_cmd_stream.c	/^drm_public void etna_cmd_stream_finish(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:drm_public void
etna_cmd_stream_flush	etnaviv/etnaviv_cmd_stream.c	/^drm_public void etna_cmd_stream_flush(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:drm_public void
etna_cmd_stream_flush2	etnaviv/etnaviv_cmd_stream.c	/^drm_public void etna_cmd_stream_flush2(struct etna_cmd_stream *stream,$/;"	f	typeref:typename:drm_public void
etna_cmd_stream_get	etnaviv/etnaviv_drmif.h	/^static inline uint32_t etna_cmd_stream_get(struct etna_cmd_stream *stream, uint32_t offset)$/;"	f	typeref:typename:uint32_t
etna_cmd_stream_new	etnaviv/etnaviv_cmd_stream.c	/^drm_public struct etna_cmd_stream *etna_cmd_stream_new(struct etna_pipe *pipe,$/;"	f	typeref:typename:drm_public struct etna_cmd_stream *
etna_cmd_stream_offset	etnaviv/etnaviv_drmif.h	/^static inline uint32_t etna_cmd_stream_offset(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:uint32_t
etna_cmd_stream_perf	etnaviv/etnaviv_cmd_stream.c	/^drm_public void etna_cmd_stream_perf(struct etna_cmd_stream *stream, const struct etna_perf *p)$/;"	f	typeref:typename:drm_public void
etna_cmd_stream_priv	etnaviv/etnaviv_cmd_stream.c	/^etna_cmd_stream_priv(struct etna_cmd_stream *stream)$/;"	f	typeref:struct:etna_cmd_stream_priv *	file:
etna_cmd_stream_priv	etnaviv/etnaviv_priv.h	/^struct etna_cmd_stream_priv {$/;"	s
etna_cmd_stream_reloc	etnaviv/etnaviv_cmd_stream.c	/^drm_public void etna_cmd_stream_reloc(struct etna_cmd_stream *stream,$/;"	f	typeref:typename:drm_public void
etna_cmd_stream_reserve	etnaviv/etnaviv_drmif.h	/^static inline void etna_cmd_stream_reserve(struct etna_cmd_stream *stream, size_t n)$/;"	f	typeref:typename:void
etna_cmd_stream_set	etnaviv/etnaviv_drmif.h	/^static inline void etna_cmd_stream_set(struct etna_cmd_stream *stream, uint32_t offset,$/;"	f	typeref:typename:void
etna_cmd_stream_timestamp	etnaviv/etnaviv_cmd_stream.c	/^drm_public uint32_t etna_cmd_stream_timestamp(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:drm_public uint32_t
etna_device	etnaviv/etnaviv_priv.h	/^struct etna_device {$/;"	s
etna_device_del	etnaviv/etnaviv_device.c	/^drm_public void etna_device_del(struct etna_device *dev)$/;"	f	typeref:typename:drm_public void
etna_device_del_impl	etnaviv/etnaviv_device.c	/^static void etna_device_del_impl(struct etna_device *dev)$/;"	f	typeref:typename:void	file:
etna_device_del_locked	etnaviv/etnaviv_device.c	/^drm_private void etna_device_del_locked(struct etna_device *dev)$/;"	f	typeref:typename:drm_private void
etna_device_fd	etnaviv/etnaviv_device.c	/^drm_public int etna_device_fd(struct etna_device *dev)$/;"	f	typeref:typename:drm_public int
etna_device_new	etnaviv/etnaviv_device.c	/^drm_public struct etna_device *etna_device_new(int fd)$/;"	f	typeref:typename:drm_public struct etna_device *
etna_device_new_dup	etnaviv/etnaviv_device.c	/^drm_public struct etna_device *etna_device_new_dup(int fd)$/;"	f	typeref:typename:drm_public struct etna_device *
etna_device_ref	etnaviv/etnaviv_device.c	/^drm_public struct etna_device *etna_device_ref(struct etna_device *dev)$/;"	f	typeref:typename:drm_public struct etna_device *
etna_emit_load_state	tests/etnaviv/etnaviv_2d_test.c	/^static inline void etna_emit_load_state(struct etna_cmd_stream *stream,$/;"	f	typeref:typename:void	file:
etna_gpu	etnaviv/etnaviv_priv.h	/^struct etna_gpu {$/;"	s
etna_gpu_del	etnaviv/etnaviv_gpu.c	/^drm_public void etna_gpu_del(struct etna_gpu *gpu)$/;"	f	typeref:typename:drm_public void
etna_gpu_get_param	etnaviv/etnaviv_gpu.c	/^drm_public int etna_gpu_get_param(struct etna_gpu *gpu, enum etna_param_id param,$/;"	f	typeref:typename:drm_public int
etna_gpu_new	etnaviv/etnaviv_gpu.c	/^drm_public struct etna_gpu *etna_gpu_new(struct etna_device *dev, unsigned int core)$/;"	f	typeref:typename:drm_public struct etna_gpu *
etna_param_id	etnaviv/etnaviv_drmif.h	/^enum etna_param_id {$/;"	g
etna_perf	etnaviv/etnaviv_drmif.h	/^struct etna_perf {$/;"	s
etna_perfmon	etnaviv/etnaviv_priv.h	/^struct etna_perfmon {$/;"	s
etna_perfmon_create	etnaviv/etnaviv_perfmon.c	/^drm_public struct etna_perfmon *etna_perfmon_create(struct etna_pipe *pipe)$/;"	f	typeref:typename:drm_public struct etna_perfmon *
etna_perfmon_del	etnaviv/etnaviv_perfmon.c	/^drm_public void etna_perfmon_del(struct etna_perfmon *pm)$/;"	f	typeref:typename:drm_public void
etna_perfmon_domain	etnaviv/etnaviv_priv.h	/^struct etna_perfmon_domain$/;"	s
etna_perfmon_free_domains	etnaviv/etnaviv_perfmon.c	/^static void etna_perfmon_free_domains(struct etna_perfmon *pm)$/;"	f	typeref:typename:void	file:
etna_perfmon_free_signals	etnaviv/etnaviv_perfmon.c	/^static void etna_perfmon_free_signals(struct etna_perfmon_domain *dom)$/;"	f	typeref:typename:void	file:
etna_perfmon_get_dom_by_name	etnaviv/etnaviv_perfmon.c	/^drm_public struct etna_perfmon_domain *etna_perfmon_get_dom_by_name(struct etna_perfmon *pm, con/;"	f	typeref:typename:drm_public struct etna_perfmon_domain *
etna_perfmon_get_sig_by_name	etnaviv/etnaviv_perfmon.c	/^drm_public struct etna_perfmon_signal *etna_perfmon_get_sig_by_name(struct etna_perfmon_domain */;"	f	typeref:typename:drm_public struct etna_perfmon_signal *
etna_perfmon_query_domains	etnaviv/etnaviv_perfmon.c	/^static int etna_perfmon_query_domains(struct etna_perfmon *pm)$/;"	f	typeref:typename:int	file:
etna_perfmon_query_signals	etnaviv/etnaviv_perfmon.c	/^static int etna_perfmon_query_signals(struct etna_perfmon *pm, struct etna_perfmon_domain *dom)$/;"	f	typeref:typename:int	file:
etna_perfmon_signal	etnaviv/etnaviv_priv.h	/^struct etna_perfmon_signal$/;"	s
etna_pipe	etnaviv/etnaviv_priv.h	/^struct etna_pipe {$/;"	s
etna_pipe_del	etnaviv/etnaviv_pipe.c	/^drm_public void etna_pipe_del(struct etna_pipe *pipe)$/;"	f	typeref:typename:drm_public void
etna_pipe_id	etnaviv/etnaviv_drmif.h	/^enum etna_pipe_id {$/;"	g
etna_pipe_new	etnaviv/etnaviv_pipe.c	/^drm_public struct etna_pipe *etna_pipe_new(struct etna_gpu *gpu, enum etna_pipe_id id)$/;"	f	typeref:typename:drm_public struct etna_pipe *
etna_pipe_wait	etnaviv/etnaviv_pipe.c	/^drm_public int etna_pipe_wait(struct etna_pipe *pipe, uint32_t timestamp, uint32_t ms)$/;"	f	typeref:typename:drm_public int
etna_pipe_wait_ns	etnaviv/etnaviv_pipe.c	/^drm_public int etna_pipe_wait_ns(struct etna_pipe *pipe, uint32_t timestamp, uint64_t ns)$/;"	f	typeref:typename:drm_public int
etna_reloc	etnaviv/etnaviv_drmif.h	/^struct etna_reloc {$/;"	s
etna_set_state	tests/etnaviv/etnaviv_2d_test.c	/^static inline void etna_set_state(struct etna_cmd_stream *stream, uint32_t address, uint32_t val/;"	f	typeref:typename:void	file:
etna_set_state_from_bo	tests/etnaviv/etnaviv_2d_test.c	/^static inline void etna_set_state_from_bo(struct etna_cmd_stream *stream,$/;"	f	typeref:typename:void	file:
eu_offset	include/drm/i915_drm.h	/^	__u16 eu_offset;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
eu_stride	include/drm/i915_drm.h	/^	__u16 eu_stride;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
evctx	tests/exynos/exynos_fimg2d_event.c	/^	struct exynos_event_context evctx;$/;"	m	struct:exynos_evhandler	typeref:struct:exynos_event_context	file:
event	nouveau/nvif/ioctl.h	/^	__u8  event;$/;"	m	struct:nvif_ioctl_ntfy_new_v0	typeref:typename:__u8
event_basep	tests/ttmtest/src/xf86dri.c	/^    int *event_basep, *error_basep;$/;"	v	typeref:typename:int *
event_type	exynos/exynos_drm.h	/^	__u64					event_type;$/;"	m	struct:drm_exynos_g2d_set_cmdlist	typeref:typename:__u64
event_userdata	exynos/exynos_fimg2d.c	/^	void				*event_userdata;$/;"	m	struct:g2d_context	typeref:typename:void *	file:
events	include/drm/vc4_drm.h	/^	__u8 events[DRM_VC4_MAX_PERF_COUNTERS];$/;"	m	struct:drm_vc4_perfmon_create	typeref:typename:__u8[]
evhandler	tests/exynos/exynos_fimg2d_event.c	/^	struct exynos_evhandler evhandler;$/;"	m	struct:threaddata	typeref:struct:exynos_evhandler	file:
evict_and_alloc_block	intel/intel_bufmgr_fake.c	/^evict_and_alloc_block(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
evict_lru	intel/intel_bufmgr_fake.c	/^evict_lru(drm_intel_bufmgr_fake *bufmgr_fake, unsigned int max_fence)$/;"	f	typeref:typename:int	file:
evict_mru	intel/intel_bufmgr_fake.c	/^evict_mru(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	typeref:typename:int	file:
exec	intel/intel_bufmgr_fake.c	/^	int (*exec) (drm_intel_bo *bo, unsigned int used, void *priv);$/;"	m	struct:_bufmgr_fake	typeref:typename:int (*)(drm_intel_bo * bo,unsigned int used,void * priv)	file:
exec2_objects	intel/intel_bufmgr_gem.c	/^	struct drm_i915_gem_exec_object2 *exec2_objects;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:drm_i915_gem_exec_object2 *	file:
exec_bos	intel/intel_bufmgr_gem.c	/^	drm_intel_bo **exec_bos;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:drm_intel_bo **	file:
exec_count	intel/intel_bufmgr_gem.c	/^	int exec_count;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
exec_objects	intel/intel_bufmgr_gem.c	/^	struct drm_i915_gem_exec_object *exec_objects;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:drm_i915_gem_exec_object *	file:
exec_priv	intel/intel_bufmgr_fake.c	/^	void *exec_priv;$/;"	m	struct:_bufmgr_fake	typeref:typename:void *	file:
exec_size	intel/intel_bufmgr_gem.c	/^	int exec_size;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
exec_state	etnaviv/etnaviv_drm.h	/^	__u32 exec_state;     \/* in, initial execution state (ETNA_PIPE_x) *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
expand_mult	intel/uthash.h	/^   unsigned expand_mult;$/;"	m	struct:UT_hash_bucket	typeref:typename:unsigned
exported_back_x	include/drm/mga_drm.h	/^	int exported_back_x, exported_front_x, exported_w;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
exported_back_y	include/drm/mga_drm.h	/^	int exported_back_y, exported_front_y, exported_h;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
exported_boxes	include/drm/mga_drm.h	/^	struct drm_clip_rect exported_boxes[MGA_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_mga_sarea	typeref:struct:drm_clip_rect[]
exported_buffers	include/drm/mga_drm.h	/^	unsigned int exported_buffers;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
exported_drawable	include/drm/mga_drm.h	/^	unsigned int exported_drawable;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
exported_front_x	include/drm/mga_drm.h	/^	int exported_back_x, exported_front_x, exported_w;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
exported_front_y	include/drm/mga_drm.h	/^	int exported_back_y, exported_front_y, exported_h;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
exported_h	include/drm/mga_drm.h	/^	int exported_back_y, exported_front_y, exported_h;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
exported_index	include/drm/mga_drm.h	/^	unsigned int exported_index;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
exported_nback	include/drm/mga_drm.h	/^	unsigned int exported_nback;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
exported_nfront	include/drm/mga_drm.h	/^	unsigned int exported_nfront;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
exported_stamp	include/drm/mga_drm.h	/^	unsigned int exported_stamp;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
exported_w	include/drm/mga_drm.h	/^	int exported_back_x, exported_front_x, exported_w;$/;"	m	struct:_drm_mga_sarea	typeref:typename:int
extensions	exynos/exynos_drm.h	/^	unsigned int extensions;$/;"	m	struct:drm_exynos_vidi_connection	typeref:typename:unsigned int
extensions	include/drm/i915_drm.h	/^	__u64 extensions;$/;"	m	struct:drm_i915_gem_context_create_ext	typeref:typename:__u64
extensions	include/drm/i915_drm.h	/^	__u64 extensions;$/;"	m	struct:drm_i915_gem_vm_control	typeref:typename:__u64
external_rev	include/drm/amdgpu_drm.h	/^	__u32 external_rev;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
exynos_bo	exynos/exynos_drmif.h	/^struct exynos_bo {$/;"	s
exynos_bo	libkms/exynos.c	/^struct exynos_bo$/;"	s	file:
exynos_bo_create	exynos/exynos_drm.c	/^drm_public struct exynos_bo * exynos_bo_create(struct exynos_device *dev,$/;"	f	typeref:typename:drm_public struct exynos_bo *
exynos_bo_create	libkms/exynos.c	/^exynos_bo_create(struct kms_driver *kms,$/;"	f	typeref:typename:int	file:
exynos_bo_destroy	exynos/exynos_drm.c	/^drm_public void exynos_bo_destroy(struct exynos_bo *bo)$/;"	f	typeref:typename:drm_public void
exynos_bo_destroy	libkms/exynos.c	/^exynos_bo_destroy(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
exynos_bo_from_name	exynos/exynos_drm.c	/^exynos_bo_from_name(struct exynos_device *dev, uint32_t name)$/;"	f	typeref:typename:drm_public struct exynos_bo *
exynos_bo_get_info	exynos/exynos_drm.c	/^drm_public int exynos_bo_get_info(struct exynos_device *dev, uint32_t handle,$/;"	f	typeref:typename:drm_public int
exynos_bo_get_name	exynos/exynos_drm.c	/^drm_public int exynos_bo_get_name(struct exynos_bo *bo, uint32_t *name)$/;"	f	typeref:typename:drm_public int
exynos_bo_get_prop	libkms/exynos.c	/^exynos_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
exynos_bo_handle	exynos/exynos_drm.c	/^drm_public uint32_t exynos_bo_handle(struct exynos_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
exynos_bo_map	exynos/exynos_drm.c	/^drm_public void *exynos_bo_map(struct exynos_bo *bo)$/;"	f	typeref:typename:drm_public void *
exynos_bo_map	libkms/exynos.c	/^exynos_bo_map(struct kms_bo *_bo, void **out)$/;"	f	typeref:typename:int	file:
exynos_bo_unmap	libkms/exynos.c	/^exynos_bo_unmap(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
exynos_create	libkms/exynos.c	/^exynos_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
exynos_create_buffer	tests/exynos/exynos_fimg2d_test.c	/^static struct exynos_bo *exynos_create_buffer(struct exynos_device *dev,$/;"	f	typeref:struct:exynos_bo *	file:
exynos_destroy	libkms/exynos.c	/^exynos_destroy(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
exynos_destroy_buffer	tests/exynos/exynos_fimg2d_test.c	/^static void exynos_destroy_buffer(struct exynos_bo *bo)$/;"	f	typeref:typename:void	file:
exynos_device	exynos/exynos_drmif.h	/^struct exynos_device {$/;"	s
exynos_device_create	exynos/exynos_drm.c	/^drm_public struct exynos_device * exynos_device_create(int fd)$/;"	f	typeref:typename:drm_public struct exynos_device *
exynos_device_destroy	exynos/exynos_drm.c	/^drm_public void exynos_device_destroy(struct exynos_device *dev)$/;"	f	typeref:typename:drm_public void
exynos_event_context	exynos/exynos_drmif.h	/^struct exynos_event_context {$/;"	s
exynos_evhandler	tests/exynos/exynos_fimg2d_event.c	/^struct exynos_evhandler {$/;"	s	file:
exynos_get_prop	libkms/exynos.c	/^exynos_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
exynos_handle_event	exynos/exynos_drm.c	/^exynos_handle_event(struct exynos_device *dev, struct exynos_event_context *ctx)$/;"	f	typeref:typename:drm_public int
exynos_handle_vendor	exynos/exynos_drm.c	/^exynos_handle_vendor(int fd, struct drm_event *e, void *ctx)$/;"	f	typeref:typename:void	file:
exynos_prime_fd_to_handle	exynos/exynos_drm.c	/^exynos_prime_fd_to_handle(struct exynos_device *dev, int fd, uint32_t *handle)$/;"	f	typeref:typename:drm_public int
exynos_prime_handle_to_fd	exynos/exynos_drm.c	/^exynos_prime_handle_to_fd(struct exynos_device *dev, uint32_t handle, int *fd)$/;"	f	typeref:typename:drm_public int
exynos_vidi_connection	exynos/exynos_drm.c	/^exynos_vidi_connection(struct exynos_device *dev, uint32_t connect,$/;"	f	typeref:typename:drm_public int
f	include/drm/radeon_drm.h	/^	float f[5];$/;"	m	union:drm_radeon_clear_rect	typeref:typename:float[5]
f	intel/intel_decode.c	/^		float f;$/;"	m	union:int_as_float::intfloat	typeref:typename:float	file:
f	xf86drm.h	/^	void (*f)(int, void *, void *);$/;"	m	struct:drmHashEntry	typeref:typename:void (*)(int,void *,void *)
fail	intel/intel_bufmgr_fake.c	/^	unsigned fail:1;$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned:1	file:
fake_buffer_reloc	intel/intel_bufmgr_fake.c	/^struct fake_buffer_reloc {$/;"	s	file:
family	include/drm/amdgpu_drm.h	/^	__u32 family;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
family	nouveau/nvif/cl0080.h	/^	__u8  family;$/;"	m	struct:nv_device_info_v0	typeref:typename:__u8
family	radeon/radeon_surface.c	/^    unsigned                    family;$/;"	m	struct:radeon_surface_manager	typeref:typename:unsigned	file:
family_id	amdgpu/amdgpu.h	/^	uint32_t family_id;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
family_id	tests/amdgpu/basic_tests.c	/^static  uint32_t  family_id;$/;"	v	typeref:typename:uint32_t	file:
family_id	tests/amdgpu/cs_tests.c	/^static uint32_t family_id;$/;"	v	typeref:typename:uint32_t	file:
family_id	tests/amdgpu/uvd_enc_tests.c	/^static uint32_t family_id;$/;"	v	typeref:typename:uint32_t	file:
family_id	tests/amdgpu/vce_tests.c	/^static uint32_t family_id;$/;"	v	typeref:typename:uint32_t	file:
family_id	tests/amdgpu/vcn_tests.c	/^static uint32_t family_id;$/;"	v	typeref:typename:uint32_t	file:
fast_solid_color_fill_en	exynos/exynos_fimg2d.h	/^		unsigned int fast_solid_color_fill_en:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
fastrdtsc	tests/ttmtest/src/ttmtest.c	/^fastrdtsc(void)$/;"	f	typeref:typename:unsigned	file:
fb	tests/amdgpu/uvd_enc_tests.c	/^	struct amdgpu_uvd_enc_bo fb;$/;"	m	struct:amdgpu_uvd_enc	typeref:struct:amdgpu_uvd_enc_bo	file:
fb	tests/amdgpu/vce_tests.c	/^	struct amdgpu_vce_bo fb[2];$/;"	m	struct:amdgpu_vce_encode	typeref:struct:amdgpu_vce_bo[2]	file:
fb	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t fb;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
fb	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t fb;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
fb	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t fb;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
fb	tests/modeset-vsync-1/modeset-vsync-1.c	/^	struct dumb_framebuffer fb[2];$/;"	m	struct:connector	typeref:struct:dumb_framebuffer[2]	file:
fb	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t fb;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
fb	tests/modeset/modeset.c	/^	uint32_t fb;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
fb	tests/modesetting/modesetting.c	/^	struct dumb_framebuffer fb;$/;"	m	struct:connector	typeref:struct:dumb_framebuffer	file:
fb	tests/modetest/modetest.c	/^	drmModeFB *fb;$/;"	m	struct:fb	typeref:typename:drmModeFB *	file:
fb	tests/modetest/modetest.c	/^struct fb {$/;"	s	file:
fbHandle	tests/ttmtest/src/ttmtest.c	/^    drm_handle_t fbHandle;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:drm_handle_t	file:
fbOrigin	tests/ttmtest/src/ttmtest.c	/^    int fbOrigin;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
fbSize	tests/ttmtest/src/ttmtest.c	/^    int fbSize;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
fbStride	tests/ttmtest/src/ttmtest.c	/^    int fbStride;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
fb_addr	include/drm/via_drm.h	/^	__u32 fb_addr;$/;"	m	struct:drm_via_dmablit	typeref:typename:__u32
fb_bpp	include/drm/mach64_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
fb_bpp	include/drm/r128_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
fb_bpp	include/drm/radeon_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
fb_bpp	include/drm/savage_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
fb_cpp	include/drm/mga_drm.h	/^	unsigned int fb_cpp;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
fb_ctxdma_handle	include/drm/nouveau_drm.h	/^	uint32_t     fb_ctxdma_handle;$/;"	m	struct:drm_nouveau_channel_alloc	typeref:typename:uint32_t
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id; \/* fb object contains surface format type *\/$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id; \/**< Id of framebuffer *\/$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_crtc_page_flip	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_crtc_page_flip_target	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_fb_dirty_cmd	typeref:typename:__u32
fb_id	include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u32
fb_id	include/drm/vmwgfx_drm.h	/^	 __u32 fb_id;$/;"	m	struct:drm_vmw_present_readback_arg	typeref:typename:__u32
fb_id	include/drm/vmwgfx_drm.h	/^	__u32 fb_id;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__u32
fb_id	tests/camera_test/camera_plane.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint32_t fb_id;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
fb_id	tests/modetest/modetest.c	/^		unsigned int fb_id;$/;"	m	struct:device::__anon89ebcaf10108	typeref:typename:unsigned int	file:
fb_id	tests/modetest/modetest.c	/^	unsigned int fb_id;$/;"	m	struct:plane_arg	typeref:typename:unsigned int	file:
fb_id	tests/modetest/modetest.c	/^	unsigned int fb_id[2], current_fb_id;$/;"	m	struct:pipe_arg	typeref:typename:unsigned int[2]	file:
fb_id	xf86drmMode.h	/^	uint32_t fb_id;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
fb_id	xf86drmMode.h	/^	uint32_t fb_id;$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t
fb_id	xf86drmMode.h	/^	uint32_t fb_id;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
fb_id_ptr	include/drm/drm_mode.h	/^	__u64 fb_id_ptr;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u64
fb_offset	include/drm/mach64_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned long
fb_offset	include/drm/mga_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
fb_offset	include/drm/r128_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
fb_offset	include/drm/radeon_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
fb_offset	include/drm/via_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:_drm_via_init	typeref:typename:unsigned long
fb_stride	include/drm/via_drm.h	/^	__u32 fb_stride;$/;"	m	struct:drm_via_dmablit	typeref:typename:__u32
fbs	tests/modeprint/modeprint.c	/^int fbs;$/;"	v	typeref:typename:int
fbs	tests/modetest/modetest.c	/^	struct fb *fbs;$/;"	m	struct:resources	typeref:struct:fb *	file:
fbs	xf86drmMode.h	/^	uint32_t *fbs;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t *
fcol	include/drm/mga_drm.h	/^	unsigned int fcol;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
fd	amdgpu/amdgpu_internal.h	/^	int fd;$/;"	m	struct:amdgpu_device	typeref:typename:int
fd	etnaviv/etnaviv_priv.h	/^	int fd;$/;"	m	struct:etna_device	typeref:typename:int
fd	exynos/exynos_drmif.h	/^	int fd;$/;"	m	struct:exynos_device	typeref:typename:int
fd	exynos/exynos_fimg2d.c	/^	int				fd;$/;"	m	struct:g2d_context	typeref:typename:int	file:
fd	freedreno/freedreno_priv.h	/^	int fd;$/;"	m	struct:fd_device	typeref:typename:int
fd	freedreno/kgsl/kgsl_drm.h	/^	uint32_t fd;$/;"	m	struct:drm_kgsl_gem_create_fd	typeref:typename:uint32_t
fd	freedreno/kgsl/kgsl_priv.h	/^	int fd;$/;"	m	struct:kgsl_pipe	typeref:typename:int
fd	freedreno/kgsl/msm_kgsl.h	/^	int fd;$/;"	m	struct:kgsl_map_user_mem	typeref:typename:int
fd	include/drm/amdgpu_drm.h	/^	__u32	fd;$/;"	m	struct:drm_amdgpu_sched_in	typeref:typename:__u32
fd	include/drm/drm.h	/^	__s32 fd;$/;"	m	struct:drm_prime_handle	typeref:typename:__s32
fd	include/drm/drm.h	/^	__s32 fd;$/;"	m	struct:drm_syncobj_handle	typeref:typename:__s32
fd	include/drm/drm_mode.h	/^	__u32 fd;$/;"	m	struct:drm_mode_create_lease	typeref:typename:__u32
fd	include/drm/vmwgfx_drm.h	/^	__s32 fd;$/;"	m	struct:drm_vmw_fence_rep	typeref:typename:__s32
fd	intel/intel_bufmgr_fake.c	/^	int fd;$/;"	m	struct:_bufmgr_fake	typeref:typename:int	file:
fd	intel/intel_bufmgr_gem.c	/^	int fd;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
fd	libkms/internal.h	/^	int fd;$/;"	m	struct:kms_driver	typeref:typename:int
fd	nouveau/nouveau.h	/^	int fd;			\/* deprecated *\/$/;"	m	struct:nouveau_device	typeref:typename:int
fd	nouveau/nouveau.h	/^	int fd;$/;"	m	struct:nouveau_drm	typeref:typename:int
fd	omap/omap_drm.c	/^	int		fd;		\/* dmabuf handle *\/$/;"	m	struct:omap_bo	typeref:typename:int	file:
fd	omap/omap_drm.c	/^	int fd;$/;"	m	struct:omap_device	typeref:typename:int	file:
fd	radeon/radeon_bo_int.h	/^    int                     fd;$/;"	m	struct:radeon_bo_manager	typeref:typename:int
fd	radeon/radeon_cs_int.h	/^    int                     fd;$/;"	m	struct:radeon_cs_manager	typeref:typename:int
fd	radeon/radeon_surface.c	/^    int                         fd;$/;"	m	struct:radeon_surface_manager	typeref:typename:int	file:
fd	tegra/private.h	/^	int fd;$/;"	m	struct:drm_tegra	typeref:typename:int
fd	tests/kms/libkms-test.h	/^	int fd;$/;"	m	struct:kms_device	typeref:typename:int
fd	tests/modetest/buffers.c	/^	int fd;$/;"	m	struct:bo	typeref:typename:int	file:
fd	tests/modetest/cursor.c	/^	int fd;$/;"	m	struct:cursor	typeref:typename:int	file:
fd	tests/modetest/modetest.c	/^	int fd;$/;"	m	struct:device	typeref:typename:int	file:
fd	tests/proptest/proptest.c	/^int fd;$/;"	v	typeref:typename:int
fd	tests/radeon/rbo.h	/^    int                 fd;$/;"	m	struct:rbo	typeref:typename:int
fd	xf86drm.c	/^	int fd;$/;"	m	struct:__anon0ab21c850108	typeref:typename:int	file:
fd	xf86drm.h	/^	int fd;$/;"	m	struct:drmHashEntry	typeref:typename:int
fd2	libsync.h	/^	int32_t	fd2;$/;"	m	struct:sync_merge_data	typeref:typename:int32_t
fd_bo	freedreno/freedreno_priv.h	/^struct fd_bo {$/;"	s
fd_bo_bucket	freedreno/freedreno_priv.h	/^struct fd_bo_bucket {$/;"	s
fd_bo_cache	freedreno/freedreno_priv.h	/^struct fd_bo_cache {$/;"	s
fd_bo_cache_alloc	freedreno/freedreno_bo_cache.c	/^fd_bo_cache_alloc(struct fd_bo_cache *cache, uint32_t *size, uint32_t flags)$/;"	f	typeref:typename:drm_private struct fd_bo *
fd_bo_cache_cleanup	freedreno/freedreno_bo_cache.c	/^fd_bo_cache_cleanup(struct fd_bo_cache *cache, time_t time)$/;"	f	typeref:typename:drm_private void
fd_bo_cache_free	freedreno/freedreno_bo_cache.c	/^fd_bo_cache_free(struct fd_bo_cache *cache, struct fd_bo *bo)$/;"	f	typeref:typename:drm_private int
fd_bo_cache_init	freedreno/freedreno_bo_cache.c	/^fd_bo_cache_init(struct fd_bo_cache *cache, int coarse)$/;"	f	typeref:typename:drm_private void
fd_bo_cpu_fini	freedreno/freedreno_bo.c	/^drm_public void fd_bo_cpu_fini(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public void
fd_bo_cpu_prep	freedreno/freedreno_bo.c	/^drm_public int fd_bo_cpu_prep(struct fd_bo *bo, struct fd_pipe *pipe, uint32_t op)$/;"	f	typeref:typename:drm_public int
fd_bo_del	freedreno/freedreno_bo.c	/^drm_public void fd_bo_del(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public void
fd_bo_dmabuf	freedreno/freedreno_bo.c	/^drm_public int fd_bo_dmabuf(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public int
fd_bo_from_dmabuf	freedreno/freedreno_bo.c	/^fd_bo_from_dmabuf(struct fd_device *dev, int fd)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_from_fbdev	freedreno/freedreno_bo.c	/^drm_public struct fd_bo * fd_bo_from_fbdev(struct fd_pipe *pipe, int fbfd, uint32_t size)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_from_fbdev	freedreno/kgsl/kgsl_bo.c	/^fd_bo_from_fbdev(struct fd_pipe *pipe, int fbfd, uint32_t size)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_from_handle	freedreno/freedreno_bo.c	/^fd_bo_from_handle(struct fd_device *dev, uint32_t handle, uint32_t size)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_from_name	freedreno/freedreno_bo.c	/^drm_public struct fd_bo * fd_bo_from_name(struct fd_device *dev, uint32_t name)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_funcs	freedreno/freedreno_priv.h	/^struct fd_bo_funcs {$/;"	s
fd_bo_get_iova	freedreno/freedreno_bo.c	/^drm_public uint64_t fd_bo_get_iova(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public uint64_t
fd_bo_get_name	freedreno/freedreno_bo.c	/^drm_public int fd_bo_get_name(struct fd_bo *bo, uint32_t *name)$/;"	f	typeref:typename:drm_public int
fd_bo_handle	freedreno/freedreno_bo.c	/^drm_public uint32_t fd_bo_handle(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
fd_bo_map	freedreno/freedreno_bo.c	/^drm_public void * fd_bo_map(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public void *
fd_bo_new	freedreno/freedreno_bo.c	/^fd_bo_new(struct fd_device *dev, uint32_t size, uint32_t flags)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_new_ring	freedreno/freedreno_bo.c	/^fd_bo_new_ring(struct fd_device *dev, uint32_t size, uint32_t flags)$/;"	f	typeref:typename:drm_private struct fd_bo *
fd_bo_put_iova	freedreno/freedreno_bo.c	/^drm_public void fd_bo_put_iova(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public void
fd_bo_ref	freedreno/freedreno_bo.c	/^drm_public struct fd_bo * fd_bo_ref(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public struct fd_bo *
fd_bo_size	freedreno/freedreno_bo.c	/^drm_public uint32_t fd_bo_size(struct fd_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
fd_compare	amdgpu/amdgpu_device.c	/^static int fd_compare(int fd1, int fd2)$/;"	f	typeref:typename:int	file:
fd_device	freedreno/freedreno_priv.h	/^struct fd_device {$/;"	s
fd_device_del	freedreno/freedreno_device.c	/^drm_public void fd_device_del(struct fd_device *dev)$/;"	f	typeref:typename:drm_public void
fd_device_del_impl	freedreno/freedreno_device.c	/^static void fd_device_del_impl(struct fd_device *dev)$/;"	f	typeref:typename:void	file:
fd_device_del_locked	freedreno/freedreno_device.c	/^drm_private void fd_device_del_locked(struct fd_device *dev)$/;"	f	typeref:typename:drm_private void
fd_device_fd	freedreno/freedreno_device.c	/^drm_public int fd_device_fd(struct fd_device *dev)$/;"	f	typeref:typename:drm_public int
fd_device_funcs	freedreno/freedreno_priv.h	/^struct fd_device_funcs {$/;"	s
fd_device_new	freedreno/freedreno_device.c	/^drm_public struct fd_device * fd_device_new(int fd)$/;"	f	typeref:typename:drm_public struct fd_device *
fd_device_new_dup	freedreno/freedreno_device.c	/^drm_public struct fd_device * fd_device_new_dup(int fd)$/;"	f	typeref:typename:drm_public struct fd_device *
fd_device_ref	freedreno/freedreno_device.c	/^drm_public struct fd_device * fd_device_ref(struct fd_device *dev)$/;"	f	typeref:typename:drm_public struct fd_device *
fd_device_version	freedreno/freedreno_device.c	/^drm_public enum fd_version fd_device_version(struct fd_device *dev)$/;"	f	typeref:typename:drm_public enum fd_version
fd_param_id	freedreno/freedreno_drmif.h	/^enum fd_param_id {$/;"	g
fd_pipe	freedreno/freedreno_priv.h	/^struct fd_pipe {$/;"	s
fd_pipe_del	freedreno/freedreno_pipe.c	/^drm_public void fd_pipe_del(struct fd_pipe *pipe)$/;"	f	typeref:typename:drm_public void
fd_pipe_funcs	freedreno/freedreno_priv.h	/^struct fd_pipe_funcs {$/;"	s
fd_pipe_get_param	freedreno/freedreno_pipe.c	/^drm_public int fd_pipe_get_param(struct fd_pipe *pipe,$/;"	f	typeref:typename:drm_public int
fd_pipe_id	freedreno/freedreno_drmif.h	/^enum fd_pipe_id {$/;"	g
fd_pipe_new	freedreno/freedreno_pipe.c	/^fd_pipe_new(struct fd_device *dev, enum fd_pipe_id id)$/;"	f	typeref:typename:drm_public struct fd_pipe *
fd_pipe_new2	freedreno/freedreno_pipe.c	/^fd_pipe_new2(struct fd_device *dev, enum fd_pipe_id id, uint32_t prio)$/;"	f	typeref:typename:drm_public struct fd_pipe *
fd_pipe_ref	freedreno/freedreno_pipe.c	/^drm_public struct fd_pipe * fd_pipe_ref(struct fd_pipe *pipe)$/;"	f	typeref:typename:drm_public struct fd_pipe *
fd_pipe_wait	freedreno/freedreno_pipe.c	/^drm_public int fd_pipe_wait(struct fd_pipe *pipe, uint32_t timestamp)$/;"	f	typeref:typename:drm_public int
fd_pipe_wait_timeout	freedreno/freedreno_pipe.c	/^drm_public int fd_pipe_wait_timeout(struct fd_pipe *pipe, uint32_t timestamp,$/;"	f	typeref:typename:drm_public int
fd_reloc	freedreno/freedreno_ringbuffer.h	/^struct fd_reloc {$/;"	s
fd_ringbuffer	freedreno/freedreno_ringbuffer.h	/^struct fd_ringbuffer {$/;"	s
fd_ringbuffer_cmd_count	freedreno/freedreno_ringbuffer.c	/^drm_public uint32_t fd_ringbuffer_cmd_count(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public uint32_t
fd_ringbuffer_del	freedreno/freedreno_ringbuffer.c	/^drm_public void fd_ringbuffer_del(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public void
fd_ringbuffer_emit	freedreno/freedreno_ringbuffer.h	/^static inline void fd_ringbuffer_emit(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:void
fd_ringbuffer_emit_reloc_ring_full	freedreno/freedreno_ringbuffer.c	/^fd_ringbuffer_emit_reloc_ring_full(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:drm_public uint32_t
fd_ringbuffer_flags	freedreno/freedreno_ringbuffer.h	/^enum fd_ringbuffer_flags {$/;"	g
fd_ringbuffer_flush	freedreno/freedreno_ringbuffer.c	/^drm_public int fd_ringbuffer_flush(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public int
fd_ringbuffer_flush2	freedreno/freedreno_ringbuffer.c	/^drm_public int fd_ringbuffer_flush2(struct fd_ringbuffer *ring, int in_fence_fd,$/;"	f	typeref:typename:drm_public int
fd_ringbuffer_funcs	freedreno/freedreno_priv.h	/^struct fd_ringbuffer_funcs {$/;"	s
fd_ringbuffer_grow	freedreno/freedreno_ringbuffer.c	/^drm_public void fd_ringbuffer_grow(struct fd_ringbuffer *ring, uint32_t ndwords)$/;"	f	typeref:typename:drm_public void
fd_ringbuffer_new	freedreno/freedreno_ringbuffer.c	/^fd_ringbuffer_new(struct fd_pipe *pipe, uint32_t size)$/;"	f	typeref:typename:drm_public struct fd_ringbuffer *
fd_ringbuffer_new_flags	freedreno/freedreno_ringbuffer.c	/^fd_ringbuffer_new_flags(struct fd_pipe *pipe, uint32_t size,$/;"	f	typeref:typename:drm_public struct fd_ringbuffer *
fd_ringbuffer_new_object	freedreno/freedreno_ringbuffer.c	/^fd_ringbuffer_new_object(struct fd_pipe *pipe, uint32_t size)$/;"	f	typeref:typename:drm_public struct fd_ringbuffer *
fd_ringbuffer_ref	freedreno/freedreno_ringbuffer.c	/^fd_ringbuffer_ref(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public struct fd_ringbuffer *
fd_ringbuffer_reloc	freedreno/freedreno_ringbuffer.c	/^drm_public void fd_ringbuffer_reloc(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:drm_public void
fd_ringbuffer_reloc2	freedreno/freedreno_ringbuffer.c	/^drm_public void fd_ringbuffer_reloc2(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:drm_public void
fd_ringbuffer_reset	freedreno/freedreno_ringbuffer.c	/^drm_public void fd_ringbuffer_reset(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public void
fd_ringbuffer_set_parent	freedreno/freedreno_ringbuffer.c	/^drm_public void fd_ringbuffer_set_parent(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:drm_public void
fd_ringbuffer_size	freedreno/freedreno_ringbuffer.c	/^fd_ringbuffer_size(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public uint32_t
fd_ringbuffer_timestamp	freedreno/freedreno_ringbuffer.c	/^drm_public uint32_t fd_ringbuffer_timestamp(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:drm_public uint32_t
fd_version	freedreno/freedreno_drmif.h	/^enum fd_version {$/;"	g
fdbgb	include/drm/vc4_drm.h	/^	__u32 fdbgb;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
fdbgo	include/drm/vc4_drm.h	/^	__u32 fdbgo;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
fdbgr	include/drm/vc4_drm.h	/^	__u32 fdbgr;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
fdbgs	include/drm/vc4_drm.h	/^	__u32 fdbgs;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
fds	tests/exynos/exynos_fimg2d_event.c	/^	struct pollfd fds;$/;"	m	struct:exynos_evhandler	typeref:struct:pollfd	file:
feature	include/drm/amdgpu_drm.h	/^	__u32 feature;$/;"	m	struct:drm_amdgpu_info_firmware	typeref:typename:__u32
feature_mask	tests/amdgpu/ras_tests.c	/^		uint64_t feature_mask;$/;"	m	union:amdgpu_ras_lookup_capability::__anona9103cdd020a	typeref:typename:uint64_t	file:
fence	amdgpu/amdgpu.h	/^	uint64_t fence;$/;"	m	struct:amdgpu_cs_fence	typeref:typename:uint64_t
fence	etnaviv/etnaviv_drm.h	/^	__u32 fence;          \/* in *\/$/;"	m	struct:drm_etnaviv_wait_fence	typeref:typename:__u32
fence	etnaviv/etnaviv_drm.h	/^	__u32 fence;          \/* out *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
fence	include/drm/amdgpu_drm.h	/^		struct drm_amdgpu_fence fence;$/;"	m	struct:drm_amdgpu_fence_to_handle::__anon9078e1a00508	typeref:struct:drm_amdgpu_fence
fence	include/drm/msm_drm.h	/^	__u32 fence;          \/* in *\/$/;"	m	struct:drm_msm_wait_fence	typeref:typename:__u32
fence	include/drm/msm_drm.h	/^	__u32 fence;          \/* out *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u32
fence	include/drm/tegra_drm.h	/^	__u32 fence;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
fence	intel/intel_bufmgr_fake.c	/^	unsigned fence;		\/* Split to read_fence, write_fence *\/$/;"	m	struct:block	typeref:typename:unsigned	file:
fence	libsync.h	/^	int32_t	fence;$/;"	m	struct:sync_merge_data	typeref:typename:int32_t
fence_blocks	intel/intel_bufmgr_fake.c	/^fence_blocks(drm_intel_bufmgr_fake *bufmgr_fake, unsigned fence)$/;"	f	typeref:typename:void	file:
fence_count	include/drm/amdgpu_drm.h	/^	__u32 fence_count;$/;"	m	struct:drm_amdgpu_wait_fences_in	typeref:typename:__u32
fence_data	include/drm/amdgpu_drm.h	/^		struct drm_amdgpu_cs_chunk_fence	fence_data;$/;"	m	union:drm_amdgpu_cs_chunk_data::__anon9078e1a0070a	typeref:struct:drm_amdgpu_cs_chunk_fence
fence_emit	intel/intel_bufmgr_fake.c	/^	unsigned int (*fence_emit) (void *private);$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned int (*)(void * private)	file:
fence_fd	etnaviv/etnaviv_drm.h	/^	__s32 fence_fd;       \/* in\/out, fence fd (see ETNA_SUBMIT_FENCE_FD_x) *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__s32
fence_fd	include/drm/msm_drm.h	/^	__s32 fence_fd;       \/* in\/out fence fd (see MSM_SUBMIT_FENCE_FD_IN\/OUT) *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__s32
fence_fd	include/drm/virtgpu_drm.h	/^	__s32 fence_fd; \/* in\/out fence fd (see VIRTGPU_EXECBUF_FENCE_FD_IN\/OUT) *\/$/;"	m	struct:drm_virtgpu_execbuffer	typeref:typename:__s32
fence_info	amdgpu/amdgpu.h	/^	struct amdgpu_cs_fence_info fence_info;$/;"	m	struct:amdgpu_cs_request	typeref:struct:amdgpu_cs_fence_info
fence_priv	intel/intel_bufmgr_fake.c	/^	void *fence_priv;$/;"	m	struct:_bufmgr_fake	typeref:typename:void *	file:
fence_rep	include/drm/vmwgfx_drm.h	/^	 __u64 fence_rep;$/;"	m	struct:drm_vmw_present_readback_arg	typeref:typename:__u64
fence_rep	include/drm/vmwgfx_drm.h	/^	__u64 fence_rep;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u64
fence_rep	include/drm/vmwgfx_drm.h	/^	__u64 fence_rep;$/;"	m	struct:drm_vmw_fence_event_arg	typeref:typename:__u64
fence_wait	intel/intel_bufmgr_fake.c	/^	void (*fence_wait) (unsigned int fence, void *private);$/;"	m	struct:_bufmgr_fake	typeref:typename:void (*)(unsigned int fence,void * private)	file:
fenced	intel/intel_bufmgr_fake.c	/^	struct block fenced;$/;"	m	struct:_bufmgr_fake	typeref:struct:block	file:
fenced	intel/intel_bufmgr_fake.c	/^	unsigned fenced:1;$/;"	m	struct:block	typeref:typename:unsigned:1	file:
fenced_relocs	intel/intel_bufmgr_gem.c	/^	bool fenced_relocs;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:bool	file:
fences	include/drm/amdgpu_drm.h	/^	__u64 fences;$/;"	m	struct:drm_amdgpu_wait_fences_in	typeref:typename:__u64
fermi_a_zbc_color_v0	nouveau/nvif/cl9097.h	/^struct fermi_a_zbc_color_v0 {$/;"	s
fermi_a_zbc_depth_v0	nouveau/nvif/cl9097.h	/^struct fermi_a_zbc_depth_v0 {$/;"	s
file	radeon/bof.h	/^	FILE		*file;$/;"	m	struct:bof	typeref:typename:FILE *
fill_gradient	tests/util/pattern.c	/^static void fill_gradient(const struct util_format_info *info, void *planes[3],$/;"	f	typeref:typename:void	file:
fill_gradient_rgb16fp	tests/util/pattern.c	/^static void fill_gradient_rgb16fp(const struct util_rgb_info *rgb,$/;"	f	typeref:typename:void	file:
fill_gradient_rgb32	tests/util/pattern.c	/^static void fill_gradient_rgb32(const struct util_rgb_info *rgb,$/;"	f	typeref:typename:void	file:
fill_plain	tests/util/pattern.c	/^static void fill_plain(const struct util_format_info *info, void *planes[3],$/;"	f	typeref:typename:void	file:
fill_smpte	tests/util/pattern.c	/^static void fill_smpte(const struct util_format_info *info, void *planes[3],$/;"	f	typeref:typename:void	file:
fill_smpte_c8	tests/util/pattern.c	/^static void fill_smpte_c8(void *mem, unsigned int width, unsigned int height,$/;"	f	typeref:typename:void	file:
fill_smpte_rgb16	tests/util/pattern.c	/^static void fill_smpte_rgb16(const struct util_rgb_info *rgb, void *mem,$/;"	f	typeref:typename:void	file:
fill_smpte_rgb16fp	tests/util/pattern.c	/^static void fill_smpte_rgb16fp(const struct util_rgb_info *rgb, void *mem,$/;"	f	typeref:typename:void	file:
fill_smpte_rgb24	tests/util/pattern.c	/^static void fill_smpte_rgb24(const struct util_rgb_info *rgb, void *mem,$/;"	f	typeref:typename:void	file:
fill_smpte_rgb32	tests/util/pattern.c	/^static void fill_smpte_rgb32(const struct util_rgb_info *rgb, void *mem,$/;"	f	typeref:typename:void	file:
fill_smpte_yuv_packed	tests/util/pattern.c	/^static void fill_smpte_yuv_packed(const struct util_yuv_info *yuv, void *mem,$/;"	f	typeref:typename:void	file:
fill_smpte_yuv_planar	tests/util/pattern.c	/^static void fill_smpte_yuv_planar(const struct util_yuv_info *yuv,$/;"	f	typeref:typename:void	file:
fill_tiles	tests/util/pattern.c	/^static void fill_tiles(const struct util_format_info *info, void *planes[3],$/;"	f	typeref:typename:void	file:
fill_tiles_rgb16	tests/util/pattern.c	/^static void fill_tiles_rgb16(const struct util_format_info *info, void *mem,$/;"	f	typeref:typename:void	file:
fill_tiles_rgb16fp	tests/util/pattern.c	/^static void fill_tiles_rgb16fp(const struct util_format_info *info, void *mem,$/;"	f	typeref:typename:void	file:
fill_tiles_rgb24	tests/util/pattern.c	/^static void fill_tiles_rgb24(const struct util_format_info *info, void *mem,$/;"	f	typeref:typename:void	file:
fill_tiles_rgb32	tests/util/pattern.c	/^static void fill_tiles_rgb32(const struct util_format_info *info, void *mem,$/;"	f	typeref:typename:void	file:
fill_tiles_yuv_packed	tests/util/pattern.c	/^static void fill_tiles_yuv_packed(const struct util_format_info *info,$/;"	f	typeref:typename:void	file:
fill_tiles_yuv_planar	tests/util/pattern.c	/^static void fill_tiles_yuv_planar(const struct util_format_info *info,$/;"	f	typeref:typename:void	file:
fimg2d_perf_multi	tests/exynos/exynos_fimg2d_perf.c	/^static int fimg2d_perf_multi(struct exynos_bo *bo, struct g2d_context *ctx,$/;"	f	typeref:typename:int	file:
fimg2d_perf_simple	tests/exynos/exynos_fimg2d_perf.c	/^static int fimg2d_perf_simple(struct exynos_bo *bo, struct g2d_context *ctx,$/;"	f	typeref:typename:int	file:
finalize_current_cmd	freedreno/msm/msm_ringbuffer.c	/^static void finalize_current_cmd(struct fd_ringbuffer *ring, uint32_t *last_start)$/;"	f	typeref:typename:void	file:
find_crtc	tests/modeset-vsync-1/modeset-vsync-1.c	/^static uint32_t find_crtc(int drm_fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:uint32_t	file:
find_crtc	tests/modesetting/modesetting.c	/^static uint32_t find_crtc(int drm_fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:uint32_t	file:
find_in_bucket	etnaviv/etnaviv_bo_cache.c	/^static struct etna_bo *find_in_bucket(struct etna_bo_bucket *bucket, uint32_t flags)$/;"	f	typeref:struct:etna_bo *	file:
find_in_bucket	freedreno/freedreno_bo_cache.c	/^static struct fd_bo *find_in_bucket(struct fd_bo_bucket *bucket, uint32_t flags)$/;"	f	typeref:struct:fd_bo *	file:
find_object	tests/modetest/modetest.c	/^#define find_object(/;"	d	file:
finish	include/drm/radeon_drm.h	/^	unsigned int finish;$/;"	m	struct:__anona03735db1708	typeref:typename:unsigned int
first_signaled	include/drm/amdgpu_drm.h	/^	__u32 first_signaled;$/;"	m	struct:drm_amdgpu_wait_fences_out	typeref:typename:__u32
first_signaled	include/drm/drm.h	/^	__u32 first_signaled; \/* only valid when not waiting all *\/$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__u32
first_signaled	include/drm/drm.h	/^	__u32 first_signaled; \/* only valid when not waiting all *\/$/;"	m	struct:drm_syncobj_wait	typeref:typename:__u32
flags	amdgpu/amdgpu.h	/^	uint64_t flags;$/;"	m	struct:amdgpu_bo_alloc_request	typeref:typename:uint64_t
flags	amdgpu/amdgpu.h	/^	uint64_t flags;$/;"	m	struct:amdgpu_bo_metadata	typeref:typename:uint64_t
flags	amdgpu/amdgpu.h	/^	uint64_t flags;$/;"	m	struct:amdgpu_cs_ib_info	typeref:typename:uint64_t
flags	amdgpu/amdgpu.h	/^	uint64_t flags;$/;"	m	struct:amdgpu_cs_request	typeref:typename:uint64_t
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;				\/* in, mask of ETNA_WAIT_x  *\/$/;"	m	struct:drm_etnaviv_gem_wait	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;		\/* in, flags *\/$/;"	m	struct:drm_etnaviv_gem_userptr	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, mask of ETNA_BO_x *\/$/;"	m	struct:drm_etnaviv_gem_new	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, mask of ETNA_SUBMIT_BO_x *\/$/;"	m	struct:drm_etnaviv_gem_submit_bo	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, mask of ETNA_SUBMIT_x *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, mask of ETNA_WAIT_x *\/$/;"	m	struct:drm_etnaviv_wait_fence	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, placeholder for now, no defined values *\/$/;"	m	struct:drm_etnaviv_gem_cpu_fini	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, placeholder for now, no defined values *\/$/;"	m	struct:drm_etnaviv_gem_submit_reloc	typeref:typename:__u32
flags	etnaviv/etnaviv_drm.h	/^	__u32 flags;          \/* in, when to process request (ETNA_PM_PROCESS_x) *\/$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u32
flags	etnaviv/etnaviv_drmif.h	/^	uint32_t flags;$/;"	m	struct:etna_perf	typeref:typename:uint32_t
flags	etnaviv/etnaviv_drmif.h	/^	uint32_t flags;$/;"	m	struct:etna_reloc	typeref:typename:uint32_t
flags	etnaviv/etnaviv_priv.h	/^	uint32_t        flags;$/;"	m	struct:etna_bo	typeref:typename:uint32_t
flags	exynos/exynos_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_exynos_gem_create	typeref:typename:unsigned int
flags	exynos/exynos_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_exynos_gem_info	typeref:typename:unsigned int
flags	exynos/exynos_drmif.h	/^	uint32_t		flags;$/;"	m	struct:exynos_bo	typeref:typename:uint32_t
flags	freedreno/freedreno_ringbuffer.h	/^	enum fd_ringbuffer_flags flags;$/;"	m	struct:fd_ringbuffer	typeref:enum:fd_ringbuffer_flags
flags	freedreno/freedreno_ringbuffer.h	/^	uint32_t flags;$/;"	m	struct:fd_reloc	typeref:typename:uint32_t
flags	freedreno/kgsl/msm_kgsl.h	/^	unsigned int flags; \/* contains KGSL_FLAGS_ values *\/$/;"	m	struct:kgsl_shadowprop	typeref:typename:unsigned int
flags	freedreno/kgsl/msm_kgsl.h	/^	unsigned int flags;$/;"	m	struct:kgsl_drawctxt_create	typeref:typename:unsigned int
flags	freedreno/kgsl/msm_kgsl.h	/^	unsigned int flags;$/;"	m	struct:kgsl_gpumem_alloc	typeref:typename:unsigned int
flags	freedreno/kgsl/msm_kgsl.h	/^	unsigned int flags;$/;"	m	struct:kgsl_ringbuffer_issueibcmds	typeref:typename:unsigned int
flags	freedreno/kgsl/msm_kgsl.h	/^	unsigned int flags;$/;"	m	struct:kgsl_sharedmem_from_vmalloc	typeref:typename:unsigned int
flags	include/drm/amdgpu_drm.h	/^			__u32	flags;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00308	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^			__u32 flags;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00b08	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^			__u64	flags;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00208	typeref:typename:__u64
flags	include/drm/amdgpu_drm.h	/^		__u64	flags;$/;"	m	struct:drm_amdgpu_gem_metadata::__anon9078e1a00408	typeref:typename:__u64
flags	include/drm/amdgpu_drm.h	/^	__u32		flags;$/;"	m	struct:drm_amdgpu_cs_in	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u32		flags;$/;"	m	struct:drm_amdgpu_gem_userptr	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u32	flags;$/;"	m	struct:drm_amdgpu_ctx_in	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u32	flags;$/;"	m	struct:drm_amdgpu_vm_in	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u32 flags;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u32 flags;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u32 flags;$/;"	m	struct:drm_amdgpu_gem_wait_idle_in	typeref:typename:__u32
flags	include/drm/amdgpu_drm.h	/^	__u64	flags;$/;"	m	struct:drm_amdgpu_vm_out	typeref:typename:__u64
flags	include/drm/amdgpu_drm.h	/^       __u32 flags;$/;"	m	struct:drm_amdgpu_cs_chunk_syncobj	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_crtc_queue_sequence	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_prime_handle	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_syncobj_create	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_syncobj_handle	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_syncobj_timeline_array	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_syncobj_transfer	typeref:typename:__u32
flags	include/drm/drm.h	/^	__u32 flags;$/;"	m	struct:drm_syncobj_wait	typeref:typename:__u32
flags	include/drm/drm.h	/^	enum drm_ctx_flags flags;$/;"	m	struct:drm_ctx	typeref:enum:drm_ctx_flags
flags	include/drm/drm.h	/^	enum drm_dma_flags flags;	  \/**< Flags *\/$/;"	m	struct:drm_dma	typeref:enum:drm_dma_flags
flags	include/drm/drm.h	/^	enum drm_lock_flags flags;$/;"	m	struct:drm_lock	typeref:enum:drm_lock_flags
flags	include/drm/drm.h	/^	enum drm_map_flags flags;	 \/**< Flags *\/$/;"	m	struct:drm_map	typeref:enum:drm_map_flags
flags	include/drm/drm.h	/^	} flags;$/;"	m	struct:drm_buf_desc	typeref:enum:drm_buf_desc::__anonc79843c30303
flags	include/drm/drm_mode.h	/^	__u32 flags; \/* see above flags *\/$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags; \/* see above flags *\/$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_format_modifier_blob	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_create_lease	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_crtc_page_flip	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_crtc_page_flip_target	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_cursor	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_fb_dirty_cmd	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_get_property	typeref:typename:__u32
flags	include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u32
flags	include/drm/drm_sarea.h	/^	unsigned int flags;$/;"	m	struct:drm_sarea_drawable	typeref:typename:unsigned int
flags	include/drm/i915_drm.h	/^	__u16 flags;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
flags	include/drm/i915_drm.h	/^	__u32 flags; \/* All undefined bits must be zero. *\/$/;"	m	struct:i915_user_extension	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_gem_context_create_ext	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_gem_exec_fence	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_gem_userptr	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_gem_vm_control	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_gem_wait	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_perf_open_param	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_query	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_query_item	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_i915_reset_stats	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_intel_sprite_colorkey	typeref:typename:__u32
flags	include/drm/i915_drm.h	/^	__u64 flags;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u64
flags	include/drm/i915_drm.h	/^	__u64 flags;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u64
flags	include/drm/i915_drm.h	/^	__u64 flags;$/;"	m	struct:drm_i915_gem_mmap	typeref:typename:__u64
flags	include/drm/mach64_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_mach64_clear	typeref:typename:unsigned int
flags	include/drm/mga_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_mga_clear	typeref:typename:unsigned int
flags	include/drm/msm_drm.h	/^	__u32 flags;	      \/* in - combination of MSM_INFO_* flags *\/$/;"	m	struct:drm_msm_gem_info	typeref:typename:__u32
flags	include/drm/msm_drm.h	/^	__u32 flags;          \/* MSM_PIPE_x | MSM_SUBMIT_x *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u32
flags	include/drm/msm_drm.h	/^	__u32 flags;          \/* in, mask of MSM_BO_x *\/$/;"	m	struct:drm_msm_gem_new	typeref:typename:__u32
flags	include/drm/msm_drm.h	/^	__u32 flags;          \/* in, mask of MSM_SUBMIT_BO_x *\/$/;"	m	struct:drm_msm_gem_submit_bo	typeref:typename:__u32
flags	include/drm/msm_drm.h	/^	__u32 flags;   \/* in, MSM_SUBMITQUEUE_x *\/$/;"	m	struct:drm_msm_submitqueue	typeref:typename:__u32
flags	include/drm/nouveau_drm.h	/^	__u32 flags;$/;"	m	struct:drm_nouveau_gem_cpu_prep	typeref:typename:__u32
flags	include/drm/nouveau_drm.h	/^	__u32 flags;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
flags	include/drm/qxl_drm.h	/^	__u32		flags;		\/* for future use *\/$/;"	m	struct:drm_qxl_execbuffer	typeref:typename:__u32
flags	include/drm/r128_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_r128_clear	typeref:typename:unsigned int
flags	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0808	typeref:typename:unsigned char
flags	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db1008	typeref:typename:unsigned char
flags	include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anona03735db090a::__anona03735db1108	typeref:typename:unsigned char
flags	include/drm/radeon_drm.h	/^	__u32		flags;$/;"	m	struct:drm_radeon_cs_reloc	typeref:typename:__u32
flags	include/drm/radeon_drm.h	/^	__u32		flags;$/;"	m	struct:drm_radeon_gem_userptr	typeref:typename:__u32
flags	include/drm/radeon_drm.h	/^	__u32		flags;$/;"	m	struct:drm_radeon_gem_va	typeref:typename:__u32
flags	include/drm/radeon_drm.h	/^	__u32	flags;$/;"	m	struct:drm_radeon_gem_create	typeref:typename:__u32
flags	include/drm/radeon_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_radeon_clear	typeref:typename:unsigned int
flags	include/drm/radeon_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_radeon_surface_alloc	typeref:typename:unsigned int
flags	include/drm/savage_drm.h	/^		unsigned int flags;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90608	typeref:typename:unsigned int
flags	include/drm/savage_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_savage_event	typeref:typename:unsigned int
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_channel_map	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_channel_open	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_gem_create	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_gem_get_flags	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_gem_set_flags	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_submit_buf	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_submit_cmd	typeref:typename:__u32
flags	include/drm/tegra_drm.h	/^	__u32 flags;$/;"	m	struct:drm_tegra_submit_syncpt	typeref:typename:__u32
flags	include/drm/vc4_drm.h	/^	__u16 flags;$/;"	m	struct:drm_vc4_submit_rcl_surface	typeref:typename:__u16
flags	include/drm/vc4_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vc4_create_bo	typeref:typename:__u32
flags	include/drm/vc4_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vc4_create_shader_bo	typeref:typename:__u32
flags	include/drm/vc4_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vc4_get_tiling	typeref:typename:__u32
flags	include/drm/vc4_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vc4_mmap_bo	typeref:typename:__u32
flags	include/drm/vc4_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vc4_set_tiling	typeref:typename:__u32
flags	include/drm/vc4_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
flags	include/drm/via_drm.h	/^	__u32 flags;$/;"	m	struct:drm_via_dmablit	typeref:typename:__u32
flags	include/drm/virtgpu_drm.h	/^	__u32 flags;$/;"	m	struct:drm_virtgpu_3d_wait	typeref:typename:__u32
flags	include/drm/virtgpu_drm.h	/^	__u32 flags;$/;"	m	struct:drm_virtgpu_execbuffer	typeref:typename:__u32
flags	include/drm/virtgpu_drm.h	/^	__u32 flags;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	 __u32 flags;$/;"	m	struct:drm_vmw_fence_signaled_arg	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	__s32 flags;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__s32
flags	include/drm/vmwgfx_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vmw_cursor_bypass_arg	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vmw_fence_event_arg	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	__u32 flags;$/;"	m	struct:drm_vmw_surface_create_req	typeref:typename:__u32
flags	include/drm/vmwgfx_drm.h	/^	enum drm_vmw_synccpu_flags flags;$/;"	m	struct:drm_vmw_synccpu_arg	typeref:enum:drm_vmw_synccpu_flags
flags	intel/intel_bufmgr_fake.c	/^	uint64_t flags;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:uint64_t	file:
flags	intel/intel_bufmgr_gem.c	/^	int flags;$/;"	m	struct:_drm_intel_reloc_target_info	typeref:typename:int	file:
flags	libsync.h	/^	uint32_t	flags;$/;"	m	struct:sync_merge_data	typeref:typename:uint32_t
flags	nouveau/nouveau.h	/^	uint32_t flags;$/;"	m	struct:nouveau_bo	typeref:typename:uint32_t
flags	nouveau/nouveau.h	/^	uint32_t flags;$/;"	m	struct:nouveau_bufref	typeref:typename:uint32_t
flags	nouveau/nouveau.h	/^	uint32_t flags;$/;"	m	struct:nouveau_pushbuf	typeref:typename:uint32_t
flags	nouveau/nouveau.h	/^	uint32_t flags;$/;"	m	struct:nouveau_pushbuf_refn	typeref:typename:uint32_t
flags	omap/omap_drm.h	/^	uint32_t flags;			\/* in *\/$/;"	m	struct:drm_omap_gem_new	typeref:typename:uint32_t
flags	radeon/radeon_bo.h	/^    uint32_t                    flags;$/;"	m	struct:radeon_bo	typeref:typename:uint32_t
flags	radeon/radeon_bo_int.h	/^    uint32_t                    flags;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
flags	radeon/radeon_cs.h	/^    uint32_t            flags;$/;"	m	struct:radeon_cs_reloc	typeref:typename:uint32_t
flags	radeon/radeon_cs_gem.c	/^    uint32_t    flags;$/;"	m	struct:cs_reloc_gem	typeref:typename:uint32_t	file:
flags	radeon/radeon_surface.h	/^    uint32_t                    flags;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
flags	tegra/private.h	/^	uint32_t flags;$/;"	m	struct:drm_tegra_bo	typeref:typename:uint32_t
flags	xf86drm.h	/^	drmDMAFlags flags; \/**< Flags *\/$/;"	m	struct:_drmDMAReq	typeref:typename:drmDMAFlags
flags	xf86drmMode.h	/^	uint32_t flags;$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t
flags	xf86drmMode.h	/^	uint32_t flags;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint32_t
flags	xf86drmMode.h	/^	uint32_t flags;$/;"	m	struct:_drmModeProperty	typeref:typename:uint32_t
flex_regs_ptr	include/drm/i915_drm.h	/^	__u64 flex_regs_ptr;$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:__u64
flink_fd	amdgpu/amdgpu_internal.h	/^	int flink_fd;$/;"	m	struct:amdgpu_device	typeref:typename:int
flink_handle	intel/intel_debug.h	/^	int flink_handle;$/;"	m	struct:intel_debug_handshake	typeref:typename:int
flink_name	amdgpu/amdgpu_internal.h	/^	uint32_t flink_name;$/;"	m	struct:amdgpu_bo	typeref:typename:uint32_t
flush	etnaviv/etnaviv_cmd_stream.c	/^static void flush(struct etna_cmd_stream *stream, int in_fence_fd,$/;"	f	typeref:typename:void	file:
flush	freedreno/freedreno_priv.h	/^	int (*flush)(struct fd_ringbuffer *ring, uint32_t *last_start,$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:int (*)(struct fd_ringbuffer * ring,uint32_t * last_start,int in_fence_fd,int * out_fence_fd)
flush	include/drm/r128_drm.h	/^	int flush;$/;"	m	struct:drm_r128_cce_stop	typeref:typename:int
flush	include/drm/radeon_drm.h	/^	int flush;$/;"	m	struct:drm_radeon_cp_stop	typeref:typename:int
flush_reset	freedreno/msm/msm_ringbuffer.c	/^static void flush_reset(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:void	file:
fmt	xf86drmMode.h	/^	uint32_t fmt;$/;"	m	struct:_drmModeFormatModifierIterator	typeref:typename:uint32_t
fmt_idx	xf86drmMode.h	/^	uint32_t fmt_idx, mod_idx;$/;"	m	struct:_drmModeFormatModifierIterator	typeref:typename:uint32_t
fog_color_c	include/drm/r128_drm.h	/^	unsigned int fog_color_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
fogcolor	include/drm/mga_drm.h	/^	unsigned int fogcolor;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
format	android/gralloc_handle.h	/^	uint32_t format; \/* pixel format (Android) *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
format	freedreno/kgsl/msm_kgsl.h	/^	unsigned int	format;$/;"	m	struct:kgsl_buffer_desc	typeref:typename:unsigned int
format	include/drm/mach64_drm.h	/^	int format;$/;"	m	struct:drm_mach64_blit	typeref:typename:int
format	include/drm/qxl_drm.h	/^	__u32 format;$/;"	m	struct:drm_qxl_alloc_surf	typeref:typename:__u32
format	include/drm/r128_drm.h	/^	int format;$/;"	m	struct:drm_r128_blit	typeref:typename:int
format	include/drm/radeon_drm.h	/^	int format;$/;"	m	struct:drm_radeon_texture	typeref:typename:int
format	include/drm/virtgpu_drm.h	/^	__u32 format;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
format	include/drm/vmwgfx_drm.h	/^	__s32 format;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__s32
format	include/drm/vmwgfx_drm.h	/^	__u32 format;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
format	include/drm/vmwgfx_drm.h	/^	__u32 format;$/;"	m	struct:drm_vmw_surface_create_req	typeref:typename:__u32
format	nouveau/nvif/cl9097.h	/^	__u8  format;$/;"	m	struct:fermi_a_zbc_color_v0	typeref:typename:__u8
format	nouveau/nvif/cl9097.h	/^	__u8  format;$/;"	m	struct:fermi_a_zbc_depth_v0	typeref:typename:__u8
format	tests/kms/libkms-test.h	/^	uint32_t format;$/;"	m	struct:kms_framebuffer	typeref:typename:uint32_t
format	tests/util/format.h	/^	uint32_t format;$/;"	m	struct:util_format_info	typeref:typename:uint32_t
format_info	tests/util/format.c	/^static const struct util_format_info format_info[] = {$/;"	v	typeref:typename:const struct util_format_info[]	file:
format_str	tests/modetest/modetest.c	/^	char format_str[5]; \/* need to leave room for terminating \\0 *\/$/;"	m	struct:plane_arg	typeref:typename:char[5]	file:
format_str	tests/modetest/modetest.c	/^	char format_str[5];$/;"	m	struct:pipe_arg	typeref:typename:char[5]	file:
format_support	tests/modetest/modetest.c	/^static bool format_support(const drmModePlanePtr ovr, uint32_t fmt)$/;"	f	typeref:typename:bool	file:
format_type_ptr	include/drm/drm_mode.h	/^	__u64 format_type_ptr;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u64
formats	include/drm/drm_mode.h	/^	__u64 formats;$/;"	m	struct:drm_format_modifier	typeref:typename:__u64
formats	tests/kms/kms-universal-planes.c	/^static const uint32_t formats[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
formats	tests/kms/libkms-test.h	/^	uint32_t *formats;$/;"	m	struct:kms_plane	typeref:typename:uint32_t *
formats	xf86drmMode.h	/^	uint32_t *formats;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t *
formats_offset	include/drm/drm_mode.h	/^	__u32 formats_offset;$/;"	m	struct:drm_format_modifier_blob	typeref:typename:__u32
forward	xf86drmSL.c	/^	struct SLEntry *forward[1]; \/* variable sized array *\/$/;"	m	struct:SLEntry	typeref:struct:SLEntry * [1]	file:
fourcc	tests/modetest/modetest.c	/^	unsigned int fourcc;$/;"	m	struct:pipe_arg	typeref:typename:unsigned int	file:
fourcc	tests/modetest/modetest.c	/^	unsigned int fourcc;$/;"	m	struct:plane_arg	typeref:typename:unsigned int	file:
fourcc_code	include/drm/drm_fourcc.h	/^#define fourcc_code(/;"	d
fourcc_mod_broadcom_code	include/drm/drm_fourcc.h	/^#define fourcc_mod_broadcom_code(/;"	d
fourcc_mod_broadcom_mod	include/drm/drm_fourcc.h	/^#define fourcc_mod_broadcom_mod(/;"	d
fourcc_mod_broadcom_param	include/drm/drm_fourcc.h	/^#define fourcc_mod_broadcom_param(/;"	d
fourcc_mod_code	include/drm/drm_fourcc.h	/^#define fourcc_mod_code(/;"	d
fourcc_mod_get_vendor	xf86drm.h	/^#define fourcc_mod_get_vendor(/;"	d
frame	include/drm/drm_sarea.h	/^	struct drm_sarea_frame frame;	\/**< frame *\/$/;"	m	struct:drm_sarea	typeref:struct:drm_sarea_frame
frame	tests/amdgpu/frame.h	/^static const uint8_t frame[] = {$/;"	v	typeref:typename:const uint8_t[]
frames_queued	include/drm/mach64_drm.h	/^	unsigned int frames_queued;$/;"	m	struct:drm_mach64_sarea	typeref:typename:unsigned int
free	include/drm/sis_drm.h	/^	unsigned long free;$/;"	m	struct:__anon62e6baf10108	typeref:typename:unsigned long
free	intel/mm.h	/^	unsigned int free:1;$/;"	m	struct:mem_block	typeref:typename:unsigned int:1
free	nouveau/bufctx.c	/^	struct nouveau_bufref_priv *free;$/;"	m	struct:nouveau_bufctx_priv	typeref:struct:nouveau_bufref_priv *	file:
free_backing_store	intel/intel_bufmgr_fake.c	/^free_backing_store(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
free_block	intel/intel_bufmgr_fake.c	/^free_block(drm_intel_bufmgr_fake *bufmgr_fake, struct block *block,$/;"	f	typeref:typename:void	file:
free_id	radeon/radeon_cs_gem.c	/^static void free_id(uint32_t id)$/;"	f	typeref:typename:void	file:
free_job	tests/exynos/exynos_fimg2d_event.c	/^static struct g2d_job* free_job(struct g2d_job* jobs, unsigned num_jobs)$/;"	f	typeref:struct:g2d_job *	file:
free_properties	tests/modetest/modetest.c	/^#define free_properties(/;"	d	file:
free_resource	tests/amdgpu/uvd_enc_tests.c	/^static void free_resource(struct amdgpu_uvd_enc_bo *uvd_enc_bo)$/;"	f	typeref:typename:void	file:
free_resource	tests/amdgpu/vce_tests.c	/^static void free_resource(struct amdgpu_vce_bo *vce_bo)$/;"	f	typeref:typename:void	file:
free_resource	tests/amdgpu/vcn_tests.c	/^static void free_resource(struct amdgpu_vcn_bo *vcn_bo)$/;"	f	typeref:typename:void	file:
free_resource	tests/modetest/modetest.c	/^#define free_resource(/;"	d	file:
free_resources	tests/modetest/modetest.c	/^static void free_resources(struct resources *res)$/;"	f	typeref:typename:void	file:
free_time	etnaviv/etnaviv_priv.h	/^	time_t free_time;        \/* time when added to bucket-list *\/$/;"	m	struct:etna_bo	typeref:typename:time_t
free_time	freedreno/freedreno_priv.h	/^	time_t free_time;        \/* time when added to bucket-list *\/$/;"	m	struct:fd_bo	typeref:typename:time_t
free_time	intel/intel_bufmgr_gem.c	/^	time_t free_time;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:time_t	file:
front	tests/modeset-vsync-1/modeset-vsync-1.c	/^	struct dumb_framebuffer *front;$/;"	m	struct:connector	typeref:struct:dumb_framebuffer *	file:
front_bo_handle	include/drm/i915_drm.h	/^	__u32 front_bo_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
front_buf	tests/modeset-atomic/modeset-atomic.c	/^	unsigned int front_buf;$/;"	m	struct:modeset_output	typeref:typename:unsigned int	file:
front_buf	tests/modeset-double-buffered/modeset-double-buffered.c	/^	unsigned int front_buf;$/;"	m	struct:modeset_dev	typeref:typename:unsigned int	file:
front_buf	tests/modeset-showimg/modeset-showimg.c	/^	unsigned int front_buf;$/;"	m	struct:modeset_output	typeref:typename:unsigned int	file:
front_buf	tests/modeset-vsync/modeset-vsync.c	/^	unsigned int front_buf;$/;"	m	struct:modeset_dev	typeref:typename:unsigned int	file:
front_handle	include/drm/i915_drm.h	/^	drm_handle_t front_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:drm_handle_t
front_offset	include/drm/i915_drm.h	/^	int front_offset;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
front_offset	include/drm/i915_drm.h	/^	unsigned int front_offset;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
front_offset	include/drm/mach64_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
front_offset	include/drm/mga_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
front_offset	include/drm/r128_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
front_offset	include/drm/radeon_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
front_offset	include/drm/savage_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
front_pitch	include/drm/mach64_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned int
front_pitch	include/drm/mga_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
front_pitch	include/drm/r128_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
front_pitch	include/drm/radeon_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned int
front_pitch	include/drm/savage_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
front_size	include/drm/i915_drm.h	/^	int front_size;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
front_tiled	include/drm/i915_drm.h	/^	unsigned int front_tiled;$/;"	m	struct:_drm_i915_sarea	typeref:typename:unsigned int
full_modes	tests/modeprint/modeprint.c	/^int full_modes;$/;"	v	typeref:typename:int
full_props	tests/modeprint/modeprint.c	/^int full_props;$/;"	v	typeref:typename:int
fullname	xf86drm.h	/^	char fullname[DRM_HOST1X_DEVICE_NAME_LEN];$/;"	m	struct:_drmHost1xBusInfo	typeref:typename:char[]
fullname	xf86drm.h	/^	char fullname[DRM_PLATFORM_DEVICE_NAME_LEN];$/;"	m	struct:_drmPlatformBusInfo	typeref:typename:char[]
fullscreen	include/drm/drm_sarea.h	/^	unsigned int fullscreen;$/;"	m	struct:drm_sarea_frame	typeref:typename:unsigned int
func	include/drm/drm.h	/^	} func;$/;"	m	struct:drm_control	typeref:enum:drm_control::__anonc79843c30103
func	include/drm/i915_drm.h	/^	} func;$/;"	m	struct:_drm_i915_init	typeref:enum:_drm_i915_init::__anon2955048a0103
func	include/drm/mach64_drm.h	/^	} func;$/;"	m	struct:drm_mach64_init	typeref:enum:drm_mach64_init::__anonf986fb050203
func	include/drm/mga_drm.h	/^	} func;$/;"	m	struct:drm_mga_init	typeref:enum:drm_mga_init::__anon65e025970503
func	include/drm/r128_drm.h	/^	} func;$/;"	m	struct:drm_r128_depth	typeref:enum:drm_r128_depth::__anon7d0121cf0403
func	include/drm/r128_drm.h	/^	} func;$/;"	m	struct:drm_r128_fullscreen	typeref:enum:drm_r128_fullscreen::__anon7d0121cf0503
func	include/drm/r128_drm.h	/^	} func;$/;"	m	struct:drm_r128_init	typeref:enum:drm_r128_init::__anon7d0121cf0303
func	include/drm/radeon_drm.h	/^	} func;$/;"	m	struct:drm_radeon_fullscreen	typeref:enum:drm_radeon_fullscreen::__anona03735db1b03
func	include/drm/radeon_drm.h	/^	} func;$/;"	m	struct:drm_radeon_init	typeref:enum:drm_radeon_init::__anona03735db1a03
func	include/drm/savage_drm.h	/^	} func;$/;"	m	struct:drm_savage_init	typeref:enum:drm_savage_init::__anon311c39b90103
func	include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_cmdbuf_size	typeref:enum:_drm_via_cmdbuf_size::__anon56c3c8620703
func	include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_dma_init	typeref:enum:_drm_via_dma_init::__anon56c3c8620603
func	include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_futex	typeref:enum:_drm_via_futex::__anon56c3c8620503
func	include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_init	typeref:enum:_drm_via_init::__anon56c3c8620403
func	intel/intel_decode.c	/^		int (*func)(struct drm_intel_decode *ctx);$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:int (*)(struct drm_intel_decode * ctx)	file:
func	intel/intel_decode.c	/^		int (*func)(struct drm_intel_decode *ctx);$/;"	m	struct:decode_mi::__anon0c59e6600108	typeref:typename:int (*)(struct drm_intel_decode * ctx)	file:
func	xf86drm.c	/^	uint8_t func;$/;"	m	struct:drm_pciinfo	typeref:typename:uint8_t	file:
func	xf86drm.h	/^	uint8_t func;$/;"	m	struct:_drmPciBusInfo	typeref:typename:uint8_t
funcnum	include/drm/drm.h	/^	int funcnum;	\/**< function number *\/$/;"	m	struct:drm_irq_busid	typeref:typename:int
funcs	freedreno/freedreno_priv.h	/^	const struct fd_bo_funcs *funcs;$/;"	m	struct:fd_bo	typeref:typename:const struct fd_bo_funcs *
funcs	freedreno/freedreno_priv.h	/^	const struct fd_device_funcs *funcs;$/;"	m	struct:fd_device	typeref:typename:const struct fd_device_funcs *
funcs	freedreno/freedreno_priv.h	/^	const struct fd_pipe_funcs *funcs;$/;"	m	struct:fd_pipe	typeref:typename:const struct fd_pipe_funcs *
funcs	freedreno/freedreno_ringbuffer.h	/^	const struct fd_ringbuffer_funcs *funcs;$/;"	m	struct:fd_ringbuffer	typeref:typename:const struct fd_ringbuffer_funcs *
funcs	freedreno/kgsl/kgsl_bo.c	/^static const struct fd_bo_funcs funcs = {$/;"	v	typeref:typename:const struct fd_bo_funcs	file:
funcs	freedreno/kgsl/kgsl_device.c	/^static const struct fd_device_funcs funcs = {$/;"	v	typeref:typename:const struct fd_device_funcs	file:
funcs	freedreno/kgsl/kgsl_pipe.c	/^static const struct fd_pipe_funcs funcs = {$/;"	v	typeref:typename:const struct fd_pipe_funcs	file:
funcs	freedreno/kgsl/kgsl_ringbuffer.c	/^static const struct fd_ringbuffer_funcs funcs = {$/;"	v	typeref:typename:const struct fd_ringbuffer_funcs	file:
funcs	freedreno/msm/msm_bo.c	/^static const struct fd_bo_funcs funcs = {$/;"	v	typeref:typename:const struct fd_bo_funcs	file:
funcs	freedreno/msm/msm_device.c	/^static const struct fd_device_funcs funcs = {$/;"	v	typeref:typename:const struct fd_device_funcs	file:
funcs	freedreno/msm/msm_pipe.c	/^static const struct fd_pipe_funcs funcs = {$/;"	v	typeref:typename:const struct fd_pipe_funcs	file:
funcs	freedreno/msm/msm_ringbuffer.c	/^static const struct fd_ringbuffer_funcs funcs = {$/;"	v	typeref:typename:const struct fd_ringbuffer_funcs	file:
funcs	radeon/radeon_bo_int.h	/^    const struct radeon_bo_funcs *funcs;$/;"	m	struct:radeon_bo_manager	typeref:typename:const struct radeon_bo_funcs *
funcs	radeon/radeon_cs_int.h	/^    const struct radeon_cs_funcs  *funcs;$/;"	m	struct:radeon_cs_manager	typeref:typename:const struct radeon_cs_funcs *
fw_type	include/drm/amdgpu_drm.h	/^	__u32 fw_type;$/;"	m	struct:drm_amdgpu_query_fw	typeref:typename:__u32
g	tests/modeset-atomic/modeset-atomic.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_output	typeref:typename:uint8_t	file:
g	tests/modeset-showimg/modeset-showimg.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_output	typeref:typename:uint8_t	file:
g	tests/modeset-vsync/modeset-vsync.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_dev	typeref:typename:uint8_t	file:
g2d_add_base_addr	exynos/exynos_fimg2d.c	/^static void g2d_add_base_addr(struct g2d_context *ctx, struct g2d_image *img,$/;"	f	typeref:typename:void	file:
g2d_add_cmd	exynos/exynos_fimg2d.c	/^static void g2d_add_cmd(struct g2d_context *ctx, unsigned long cmd,$/;"	f	typeref:typename:void	file:
g2d_base_addr_reg	exynos/exynos_fimg2d.c	/^enum g2d_base_addr_reg {$/;"	g	file:
g2d_bitblt_cmd_val	exynos/exynos_fimg2d.h	/^union g2d_bitblt_cmd_val {$/;"	u
g2d_blend	exynos/exynos_fimg2d.c	/^g2d_blend(struct g2d_context *ctx, struct g2d_image *src,$/;"	f	typeref:typename:drm_public int
g2d_blend_func_val	exynos/exynos_fimg2d.h	/^union g2d_blend_func_val {$/;"	u
g2d_blend_test	tests/exynos/exynos_fimg2d_test.c	/^static int g2d_blend_test(struct exynos_device *dev,$/;"	f	typeref:typename:int	file:
g2d_check_space	exynos/exynos_fimg2d.c	/^static unsigned int g2d_check_space(const struct g2d_context *ctx,$/;"	f	typeref:typename:unsigned int	file:
g2d_checkerboard_test	tests/exynos/exynos_fimg2d_test.c	/^static int g2d_checkerboard_test(struct exynos_device *dev,$/;"	f	typeref:typename:int	file:
g2d_config_event	exynos/exynos_fimg2d.c	/^drm_public void g2d_config_event(struct g2d_context *ctx, void *userdata)$/;"	f	typeref:typename:drm_public void
g2d_context	exynos/exynos_fimg2d.c	/^struct g2d_context {$/;"	s	file:
g2d_copy	exynos/exynos_fimg2d.c	/^g2d_copy(struct g2d_context *ctx, struct g2d_image *src,$/;"	f	typeref:typename:drm_public int
g2d_copy_test	tests/exynos/exynos_fimg2d_test.c	/^static int g2d_copy_test(struct exynos_device *dev, struct exynos_bo *src,$/;"	f	typeref:typename:int	file:
g2d_copy_with_scale	exynos/exynos_fimg2d.c	/^g2d_copy_with_scale(struct g2d_context *ctx, struct g2d_image *src,$/;"	f	typeref:typename:drm_public int
g2d_copy_with_scale_test	tests/exynos/exynos_fimg2d_test.c	/^static int g2d_copy_with_scale_test(struct exynos_device *dev,$/;"	f	typeref:typename:int	file:
g2d_direction_val	exynos/exynos_fimg2d.c	/^union g2d_direction_val {$/;"	u	file:
g2d_dst	exynos/exynos_fimg2d.c	/^	g2d_dst = 0,$/;"	e	enum:g2d_base_addr_reg	file:
g2d_event_handler	exynos/exynos_drmif.h	/^	void (*g2d_event_handler)(int fd, unsigned int cmdlist_no,$/;"	m	struct:exynos_event_context	typeref:typename:void (*)(int fd,unsigned int cmdlist_no,unsigned int tv_sec,unsigned int tv_usec,void * user_data)
g2d_event_handler	tests/exynos/exynos_fimg2d_event.c	/^static void g2d_event_handler(int fd, unsigned int cmdlist_no, unsigned int tv_sec,$/;"	f	typeref:typename:void	file:
g2d_exec	exynos/exynos_fimg2d.c	/^drm_public int g2d_exec(struct g2d_context *ctx)$/;"	f	typeref:typename:drm_public int
g2d_fini	exynos/exynos_fimg2d.c	/^drm_public void g2d_fini(struct g2d_context *ctx)$/;"	f	typeref:typename:drm_public void
g2d_flush	exynos/exynos_fimg2d.c	/^static int g2d_flush(struct g2d_context *ctx)$/;"	f	typeref:typename:int	file:
g2d_get_blend_op	exynos/exynos_fimg2d.c	/^static unsigned int g2d_get_blend_op(enum e_g2d_op op)$/;"	f	typeref:typename:unsigned int	file:
g2d_get_scaling	exynos/exynos_fimg2d.c	/^static unsigned int g2d_get_scaling(unsigned int src, unsigned int dst)$/;"	f	typeref:typename:unsigned int	file:
g2d_image	exynos/exynos_fimg2d.h	/^struct g2d_image {$/;"	s
g2d_init	exynos/exynos_fimg2d.c	/^drm_public struct g2d_context *g2d_init(int fd)$/;"	f	typeref:typename:drm_public struct g2d_context *
g2d_job	tests/exynos/exynos_fimg2d_event.c	/^struct g2d_job {$/;"	s	file:
g2d_move	exynos/exynos_fimg2d.c	/^g2d_move(struct g2d_context *ctx, struct g2d_image *img,$/;"	f	typeref:typename:drm_public int
g2d_move_test	tests/exynos/exynos_fimg2d_test.c	/^static int g2d_move_test(struct exynos_device *dev,$/;"	f	typeref:typename:int	file:
g2d_point_val	exynos/exynos_fimg2d.h	/^union g2d_point_val {$/;"	u
g2d_rop4_val	exynos/exynos_fimg2d.h	/^union g2d_rop4_val {$/;"	u
g2d_scale_and_blend	exynos/exynos_fimg2d.c	/^g2d_scale_and_blend(struct g2d_context *ctx, struct g2d_image *src,$/;"	f	typeref:typename:drm_public int
g2d_set_direction	exynos/exynos_fimg2d.c	/^static void g2d_set_direction(struct g2d_context *ctx,$/;"	f	typeref:typename:void	file:
g2d_solid_fill	exynos/exynos_fimg2d.c	/^g2d_solid_fill(struct g2d_context *ctx, struct g2d_image *img,$/;"	f	typeref:typename:drm_public int
g2d_solid_fill_test	tests/exynos/exynos_fimg2d_test.c	/^static int g2d_solid_fill_test(struct exynos_device *dev, struct exynos_bo *dst)$/;"	f	typeref:typename:int	file:
g2d_src	exynos/exynos_fimg2d.c	/^	g2d_src$/;"	e	enum:g2d_base_addr_reg	file:
g2d_step	tests/exynos/exynos_fimg2d_test.c	/^	static const struct g2d_step {$/;"	s	function:g2d_move_test	file:
g2d_validate_blending_op	exynos/exynos_fimg2d.c	/^static int g2d_validate_blending_op($/;"	f	typeref:typename:int	file:
g2d_validate_select_mode	exynos/exynos_fimg2d.c	/^static int g2d_validate_select_mode($/;"	f	typeref:typename:int	file:
g2d_work	tests/exynos/exynos_fimg2d_event.c	/^static int g2d_work(struct g2d_context *ctx, struct g2d_image *img,$/;"	f	typeref:typename:int	file:
g_up	tests/modeset-atomic/modeset-atomic.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
g_up	tests/modeset-showimg/modeset-showimg.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
g_up	tests/modeset-vsync/modeset-vsync.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_dev	typeref:typename:bool	file:
gamma0	include/drm/i915_drm.h	/^	__u32 gamma0;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
gamma1	include/drm/i915_drm.h	/^	__u32 gamma1;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
gamma2	include/drm/i915_drm.h	/^	__u32 gamma2;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
gamma3	include/drm/i915_drm.h	/^	__u32 gamma3;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
gamma4	include/drm/i915_drm.h	/^	__u32 gamma4;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
gamma5	include/drm/i915_drm.h	/^	__u32 gamma5;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
gamma_size	include/drm/drm_mode.h	/^	__u32 gamma_size;$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
gamma_size	include/drm/drm_mode.h	/^	__u32 gamma_size;$/;"	m	struct:drm_mode_crtc_lut	typeref:typename:__u32
gamma_size	include/drm/drm_mode.h	/^	__u32 gamma_size;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u32
gamma_size	xf86drmMode.h	/^	int gamma_size; \/**< Number of gamma stops *\/$/;"	m	struct:_drmModeCrtc	typeref:typename:int
gamma_size	xf86drmMode.h	/^	uint32_t gamma_size;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
gart	nouveau/nouveau.h	/^	uint32_t gart;$/;"	m	struct:nv04_fifo	typeref:typename:uint32_t
gart_available	include/drm/nouveau_drm.h	/^	__u64 gart_available;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u64
gart_limit	include/drm/radeon_drm.h	/^	__u64		gart_limit;$/;"	m	struct:drm_radeon_cs	typeref:typename:__u64
gart_limit	nouveau/nouveau.h	/^	uint64_t gart_limit;$/;"	m	struct:nouveau_device	typeref:typename:uint64_t
gart_limit	radeon/radeon_cs_int.h	/^    int32_t vram_limit, gart_limit;$/;"	m	struct:radeon_cs_manager	typeref:typename:int32_t
gart_limit_percent	nouveau/private.h	/^	int gart_limit_percent, vram_limit_percent;$/;"	m	struct:nouveau_device_priv	typeref:typename:int
gart_page_size	include/drm/amdgpu_drm.h	/^	__u32 gart_page_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
gart_size	include/drm/radeon_drm.h	/^	__u64	gart_size;$/;"	m	struct:drm_radeon_gem_info	typeref:typename:__u64
gart_size	include/drm/radeon_drm.h	/^	int gart_size;$/;"	m	struct:drm_radeon_init	typeref:typename:int
gart_size	nouveau/nouveau.h	/^	uint64_t gart_size;$/;"	m	struct:nouveau_device	typeref:typename:uint64_t
gart_textures_offset	include/drm/radeon_drm.h	/^	unsigned long gart_textures_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
gart_used	nouveau/pushbuf.c	/^	uint64_t gart_used;$/;"	m	struct:nouveau_pushbuf_krec	typeref:typename:uint64_t	file:
gart_write_used	radeon/radeon_cs_int.h	/^    int32_t vram_write_used, gart_write_used;$/;"	m	struct:radeon_cs_manager	typeref:typename:int32_t
gather_data_ptr	include/drm/tegra_drm.h	/^	__u64 gather_data_ptr;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u64
gather_data_words	include/drm/tegra_drm.h	/^	__u32 gather_data_words;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u32
gather_offset_words	include/drm/tegra_drm.h	/^		__u32 gather_offset_words;$/;"	m	struct:drm_tegra_submit_buf::__anon2c02fb350308	typeref:typename:__u32
gather_uptr	include/drm/tegra_drm.h	/^		struct drm_tegra_submit_cmd_gather_uptr gather_uptr;$/;"	m	union:drm_tegra_submit_cmd::__anon2c02fb35040a	typeref:struct:drm_tegra_submit_cmd_gather_uptr
gb_addr_cfg	amdgpu/amdgpu.h	/^	uint32_t gb_addr_cfg;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
gb_macro_tile_mode	amdgpu/amdgpu.h	/^	uint32_t gb_macro_tile_mode[16];$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t[16]
gb_tile_mode	amdgpu/amdgpu.h	/^	uint32_t gb_tile_mode[32];$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t[32]
gc_double_offchip_lds_buf	include/drm/amdgpu_drm.h	/^	__u32 gc_double_offchip_lds_buf;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
gds_gfx_partition_size	amdgpu/amdgpu.h	/^	uint32_t gds_gfx_partition_size;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
gds_gfx_partition_size	include/drm/amdgpu_drm.h	/^	__u32 gds_gfx_partition_size;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
gds_total_size	amdgpu/amdgpu.h	/^	uint32_t gds_total_size;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
gds_total_size	include/drm/amdgpu_drm.h	/^	__u32 gds_total_size;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
gem_handle	intel/intel_bufmgr_gem.c	/^	uint32_t gem_handle;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:uint32_t	file:
gen	intel/intel_bufmgr_gem.c	/^	int gen;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
gen	intel/intel_chipset.c	/^	uint16_t gen;$/;"	m	struct:pci_device	typeref:typename:uint16_t	file:
gen	intel/intel_decode.c	/^		int gen;$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:int	file:
gen	intel/intel_decode.c	/^	int gen;$/;"	m	struct:drm_intel_decode	typeref:typename:int	file:
gen4_3DPRIMITIVE	intel/intel_decode.c	/^gen4_3DPRIMITIVE(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen6_3DSTATE_CC_STATE_POINTERS	intel/intel_decode.c	/^gen6_3DSTATE_CC_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen6_3DSTATE_WM	intel/intel_decode.c	/^gen6_3DSTATE_WM(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DPRIMITIVE	intel/intel_decode.c	/^gen7_3DPRIMITIVE(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_BLEND_STATE_POINTERS	intel/intel_decode.c	/^gen7_3DSTATE_BLEND_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CC_STATE_POINTERS	intel/intel_decode.c	/^gen7_3DSTATE_CC_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CONSTANT	intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT(struct drm_intel_decode *ctx, const char *unit)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CONSTANT_DS	intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_DS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CONSTANT_GS	intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_GS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CONSTANT_HS	intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_HS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CONSTANT_PS	intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_PS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_CONSTANT_VS	intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_VS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_DEPTH_STENCIL_STATE_POINTERS	intel/intel_decode.c	/^gen7_3DSTATE_DEPTH_STENCIL_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_HIER_DEPTH_BUFFER	intel/intel_decode.c	/^gen7_3DSTATE_HIER_DEPTH_BUFFER(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_URB_DS	intel/intel_decode.c	/^gen7_3DSTATE_URB_DS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_URB_GS	intel/intel_decode.c	/^gen7_3DSTATE_URB_GS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_URB_HS	intel/intel_decode.c	/^gen7_3DSTATE_URB_HS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_URB_VS	intel/intel_decode.c	/^gen7_3DSTATE_URB_VS(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_URB_unit	intel/intel_decode.c	/^gen7_3DSTATE_URB_unit(struct drm_intel_decode *ctx, const char *unit)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_VIEWPORT_STATE_POINTERS_CC	intel/intel_decode.c	/^gen7_3DSTATE_VIEWPORT_STATE_POINTERS_CC(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP	intel/intel_decode.c	/^gen7_3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen7_3DSTATE_WM	intel/intel_decode.c	/^gen7_3DSTATE_WM(struct drm_intel_decode *ctx)$/;"	f	typeref:typename:int	file:
gen_cmd_stream	tests/etnaviv/etnaviv_2d_test.c	/^static void gen_cmd_stream(struct etna_cmd_stream *stream, struct etna_bo *bmp, const int width,/;"	f	typeref:typename:void	file:
generate_id	radeon/radeon_cs_gem.c	/^static uint32_t generate_id(void)$/;"	f	typeref:typename:uint32_t	file:
get16bits	intel/uthash.h	/^#define get16bits(/;"	d
get_965_depthformat	intel/intel_decode.c	/^static const char *get_965_depthformat(unsigned int depthformat)$/;"	f	typeref:typename:const char *	file:
get_965_element_component	intel/intel_decode.c	/^static const char *get_965_element_component(uint32_t data, int component)$/;"	f	typeref:typename:const char *	file:
get_965_prim_type	intel/intel_decode.c	/^static const char *get_965_prim_type(uint32_t primtype)$/;"	f	typeref:typename:const char *	file:
get_965_surfacetype	intel/intel_decode.c	/^static const char *get_965_surfacetype(unsigned int surfacetype)$/;"	f	typeref:typename:const char *	file:
get_abs_timeout	etnaviv/etnaviv_priv.h	/^static inline void get_abs_timeout(struct drm_etnaviv_timespec *tv, uint64_t ns)$/;"	f	typeref:typename:void
get_abs_timeout	freedreno/msm/msm_priv.h	/^static inline void get_abs_timeout(struct drm_msm_timespec *tv, uint64_t ns)$/;"	f	typeref:typename:void
get_bucket	etnaviv/etnaviv_bo_cache.c	/^static struct etna_bo_bucket *get_bucket(struct etna_bo_cache *cache, uint32_t size)$/;"	f	typeref:struct:etna_bo_bucket *	file:
get_bucket	freedreno/freedreno_bo_cache.c	/^static struct fd_bo_bucket * get_bucket(struct fd_bo_cache *cache, uint32_t size)$/;"	f	typeref:struct:fd_bo_bucket *	file:
get_buffer_info	etnaviv/etnaviv_bo.c	/^static int get_buffer_info(struct etna_bo *bo)$/;"	f	typeref:typename:int	file:
get_buffer_info	omap/omap_drm.c	/^static int get_buffer_info(struct omap_bo *bo)$/;"	f	typeref:typename:int	file:
get_cmd	freedreno/msm/msm_ringbuffer.c	/^static int get_cmd(struct fd_ringbuffer *ring, struct msm_cmd *target_cmd,$/;"	f	typeref:typename:int	file:
get_connector_by_id	tests/modetest/modetest.c	/^static drmModeConnector *get_connector_by_id(struct device *dev, uint32_t id)$/;"	f	typeref:typename:drmModeConnector *	file:
get_connector_by_name	tests/modetest/modetest.c	/^static drmModeConnector *get_connector_by_name(struct device *dev,$/;"	f	typeref:typename:drmModeConnector *	file:
get_crtc_by_id	tests/modetest/modetest.c	/^static struct crtc *get_crtc_by_id(struct device *dev, uint32_t id)$/;"	f	typeref:struct:crtc *	file:
get_crtc_mask	tests/modetest/modetest.c	/^static uint32_t get_crtc_mask(struct device *dev, struct crtc *crtc)$/;"	f	typeref:typename:uint32_t	file:
get_encoder_by_id	tests/modetest/modetest.c	/^static drmModeEncoder *get_encoder_by_id(struct device *dev, uint32_t id)$/;"	f	typeref:typename:drmModeEncoder *	file:
get_file_contents	tests/amdgpu/ras_tests.c	/^static int get_file_contents(char *file, char *buf, int size)$/;"	f	typeref:typename:int	file:
get_first_zero	radeon/radeon_cs_gem.c	/^static uint32_t get_first_zero(const uint32_t n)$/;"	f	typeref:typename:uint32_t	file:
get_formats_ptr	xf86drmMode.c	/^get_formats_ptr(const struct drm_format_modifier_blob *blob)$/;"	f	typeref:typename:const uint32_t *	file:
get_host_type	tests/modeset-double-buffer/modeset-double-buffer.c	/^const char *get_host_type(void)$/;"	f	typeref:typename:const char *
get_modifiers_ptr	xf86drmMode.c	/^get_modifiers_ptr(const struct drm_format_modifier_blob *blob)$/;"	f	typeref:typename:const struct drm_format_modifier *	file:
get_param	etnaviv/etnaviv_gpu.c	/^static uint64_t get_param(struct etna_device *dev, uint32_t core, uint32_t param)$/;"	f	typeref:typename:uint64_t	file:
get_param	freedreno/freedreno_priv.h	/^	int (*get_param)(struct fd_pipe *pipe, enum fd_param_id param, uint64_t *value);$/;"	m	struct:fd_pipe_funcs	typeref:typename:int (*)(struct fd_pipe * pipe,enum fd_param_id param,uint64_t * value)
get_param	freedreno/msm/msm_pipe.c	/^static uint64_t get_param(struct fd_pipe *pipe, uint32_t param)$/;"	f	typeref:typename:uint64_t	file:
get_pci_device_id	intel/intel_bufmgr_gem.c	/^get_pci_device_id(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:int	file:
get_pci_path	xf86drm.c	/^static void get_pci_path(int maj, int min, char *pci_path)$/;"	f	typeref:typename:void	file:
get_perms	xf86drm.h	/^	void (*get_perms)(gid_t *, mode_t *);$/;"	m	struct:_drmServerInfo	typeref:typename:void (*)(gid_t *,mode_t *)
get_pipe_from_crtc_id	intel/intel_bufmgr_priv.h	/^	int (*get_pipe_from_crtc_id) (drm_intel_bufmgr *bufmgr, int crtc_id);$/;"	m	struct:_drm_intel_bufmgr	typeref:typename:int (*)(drm_intel_bufmgr * bufmgr,int crtc_id)
get_planes_property	tests/camera_test/camera_plane.c	/^void get_planes_property(int fd,drmModePlaneRes *pr)$/;"	f	typeref:typename:void
get_planes_property	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^void get_planes_property(int fd,drmModePlaneRes *pr)$/;"	f	typeref:typename:void
get_planes_property	tests/modeset-plane-move/modeset-plane-move.c	/^void get_planes_property(int fd, drmModePlaneRes *pr)$/;"	f	typeref:typename:void
get_planes_property	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^void get_planes_property(int fd, drmModePlaneRes *pr)$/;"	f	typeref:typename:void
get_planes_property	tests/modeset-plane-scale/modeset-plane-scale.c	/^void get_planes_property(int fd, drmModePlaneRes *pr)$/;"	f	typeref:typename:void
get_planes_property	tests/modeset-plane-test/modeset-plane-test.c	/^void get_planes_property(int fd, drmModePlaneRes *pr)$/;"	f	typeref:typename:void
get_primary_plane_by_crtc	tests/modetest/modetest.c	/^static struct plane *get_primary_plane_by_crtc(struct device *dev,$/;"	f	typeref:struct:plane *	file:
get_prop	libkms/internal.h	/^	int (*get_prop)(struct kms_driver *kms, const unsigned key,$/;"	m	struct:kms_driver	typeref:typename:int (*)(struct kms_driver * kms,const unsigned key,unsigned * out)
get_properties	tests/modetest/modetest.c	/^#define get_properties(/;"	d	file:
get_property_value	tests/animatefb/animatefb.c	/^uint64_t get_property_value(int drm_fd, uint32_t object_id,$/;"	f	typeref:typename:uint64_t
get_property_value	tests/modeset-atomic/modeset-atomic.c	/^static int64_t get_property_value(int fd, drmModeObjectPropertiesPtr props,$/;"	f	typeref:typename:int64_t	file:
get_property_value	tests/modeset-showimg/modeset-showimg.c	/^static int64_t get_property_value(int fd, drmModeObjectPropertiesPtr props,$/;"	f	typeref:typename:int64_t	file:
get_property_value	tests/selectres/selectres.c	/^uint64_t get_property_value(int drm_fd, uint32_t object_id,$/;"	f	typeref:typename:uint64_t
get_property_value	tests/showfb/showfb.c	/^uint64_t get_property_value(int drm_fd, uint32_t object_id,$/;"	f	typeref:typename:uint64_t
get_ras_debugfs_root	tests/amdgpu/ras_tests.c	/^static const char *get_ras_debugfs_root(void)$/;"	f	typeref:typename:const char *	file:
get_ras_sysfs_root	tests/amdgpu/ras_tests.c	/^static const char *get_ras_sysfs_root(void)$/;"	f	typeref:typename:const char *	file:
get_resource	tests/modetest/modetest.c	/^#define get_resource(/;"	d	file:
get_resources	tests/modetest/modetest.c	/^static struct resources *get_resources(struct device *dev)$/;"	f	typeref:struct:resources *	file:
get_subsystem_type	xf86drm.c	/^static int get_subsystem_type(const char *device_path)$/;"	f	typeref:typename:int	file:
get_sysctl_pci_bus_info	xf86drm.c	/^static int get_sysctl_pci_bus_info(int maj, int min, drmPciBusInfoPtr info)$/;"	f	typeref:typename:int	file:
getprop	freedreno/kgsl/kgsl_pipe.c	/^static int getprop(int fd, enum kgsl_property_type type,$/;"	f	typeref:typename:int	file:
global	include/drm/savage_drm.h	/^		unsigned char global;	\/* need idle engine? *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90308	typeref:typename:unsigned char
global_name	intel/intel_bufmgr_gem.c	/^	unsigned int global_name;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:unsigned int	file:
gmem	freedreno/msm/msm_priv.h	/^	uint32_t gmem;$/;"	m	struct:msm_pipe	typeref:typename:uint32_t
gmem_desc	freedreno/kgsl/msm_kgsl.h	/^	struct kgsl_gmem_desc gmem_desc;$/;"	m	struct:kgsl_bind_gmem_shadow	typeref:struct:kgsl_gmem_desc
gmem_gpubaseaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gmem_gpubaseaddr;$/;"	m	struct:kgsl_devinfo	typeref:typename:unsigned int
gmem_sizebytes	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gmem_sizebytes;$/;"	m	struct:kgsl_devinfo	typeref:typename:unsigned int
gpu	etnaviv/etnaviv_priv.h	/^	struct etna_gpu *gpu;$/;"	m	struct:etna_pipe	typeref:struct:etna_gpu *
gpu_counter_freq	amdgpu/amdgpu.h	/^	uint32_t gpu_counter_freq;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
gpu_counter_freq	include/drm/amdgpu_drm.h	/^	__u32 gpu_counter_freq;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
gpu_freq	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpu_freq;$/;"	m	struct:kgsl_pwrlevel	typeref:typename:unsigned int
gpu_id	freedreno/freedreno_priv.h	/^	uint32_t gpu_id;$/;"	m	struct:fd_pipe	typeref:typename:uint32_t
gpu_id	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpu_id;$/;"	m	struct:kgsl_devinfo	typeref:typename:unsigned int
gpu_id	freedreno/msm/msm_priv.h	/^	uint32_t gpu_id;$/;"	m	struct:msm_pipe	typeref:typename:uint32_t
gpu_mem_alloc	tests/amdgpu/amdgpu_test.h	/^static inline amdgpu_bo_handle gpu_mem_alloc($/;"	f	typeref:typename:amdgpu_bo_handle
gpu_mem_free	tests/amdgpu/amdgpu_test.h	/^static inline int gpu_mem_free(amdgpu_bo_handle bo,$/;"	f	typeref:typename:int
gpuaddr	freedreno/kgsl/kgsl_drm.h	/^	uint32_t gpuaddr[DRM_KGSL_GEM_MAX_BUFFERS];$/;"	m	struct:drm_kgsl_gem_bufinfo	typeref:typename:uint32_t[]
gpuaddr	freedreno/kgsl/kgsl_priv.h	/^	uint32_t gpuaddr;$/;"	m	struct:kgsl_bo	typeref:typename:uint32_t
gpuaddr	freedreno/kgsl/kgsl_ringbuffer.c	/^	uint32_t gpuaddr;$/;"	m	struct:kgsl_rb_bo	typeref:typename:uint32_t	file:
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int	gpuaddr;$/;"	m	struct:kgsl_buffer_desc	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;	\/*output param *\/$/;"	m	struct:kgsl_sharedmem_from_pmem	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;	\/*output param *\/$/;"	m	struct:kgsl_sharedmem_from_vmalloc	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;   \/*output param *\/$/;"	m	struct:kgsl_map_user_mem	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;$/;"	m	struct:kgsl_cff_syncmem	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;$/;"	m	struct:kgsl_cmdstream_freememontimestamp	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;$/;"	m	struct:kgsl_cmdstream_freememontimestamp_ctxtid	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;$/;"	m	struct:kgsl_ibdesc	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;$/;"	m	struct:kgsl_shadowprop	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int gpuaddr;$/;"	m	struct:kgsl_sharedmem_free	typeref:typename:unsigned int
gpuaddr	freedreno/kgsl/msm_kgsl.h	/^	unsigned long gpuaddr;$/;"	m	struct:kgsl_gpumem_alloc	typeref:typename:unsigned long
gpuptr	freedreno/kgsl/kgsl_drm.h	/^	uint32_t gpuptr;$/;"	m	struct:drm_kgsl_gem_bind_gpu	typeref:typename:uint32_t
gralloc_drm_handle_t	android/gralloc_handle.h	/^#define gralloc_drm_handle_t /;"	d
gralloc_gbm_handle_t	android/gralloc_handle.h	/^#define gralloc_gbm_handle_t /;"	d
gralloc_handle	android/gralloc_handle.h	/^static inline struct gralloc_handle_t *gralloc_handle(buffer_handle_t handle)$/;"	f	typeref:struct:gralloc_handle_t *
gralloc_handle_create	android/gralloc_handle.h	/^static inline native_handle_t *gralloc_handle_create(int32_t width,$/;"	f	typeref:typename:native_handle_t *
gralloc_handle_t	android/gralloc_handle.h	/^struct gralloc_handle_t {$/;"	s
granted_count	include/drm/drm.h	/^	int granted_count;		  \/**< Number of buffers granted *\/$/;"	m	struct:drm_dma	typeref:typename:int
granted_count	xf86drm.h	/^	int granted_count; \/**< Number of buffers granted at this size *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int
grclass	include/drm/nouveau_drm.h	/^		uint32_t grclass;$/;"	m	struct:drm_nouveau_channel_alloc::__anon3b7632c50108	typeref:typename:uint32_t
green	include/drm/drm_mode.h	/^	__u16 green;$/;"	m	struct:drm_color_lut	typeref:typename:__u16
green	include/drm/drm_mode.h	/^	__u64 green;$/;"	m	struct:drm_mode_crtc_lut	typeref:typename:__u64
green	include/drm/radeon_drm.h	/^	unsigned int green;$/;"	m	struct:__anona03735db1308	typeref:typename:unsigned int
green	tests/util/format.h	/^	struct util_color_component green;$/;"	m	struct:util_rgb_info	typeref:struct:util_color_component
green_mask	tests/etnaviv/write_bmp.c	/^	unsigned int green_mask;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
group_bytes	radeon/radeon_surface.c	/^    uint32_t                        group_bytes;$/;"	m	struct:radeon_hw_info	typeref:typename:uint32_t	file:
grow	etnaviv/etnaviv_cmd_stream.c	/^static void *grow(void *ptr, uint32_t nr, uint32_t *max, uint32_t sz)$/;"	f	typeref:typename:void *	file:
grow	freedreno/freedreno_priv.h	/^	void (*grow)(struct fd_ringbuffer *ring, uint32_t size);$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:void (*)(struct fd_ringbuffer * ring,uint32_t size)
grow	freedreno/msm/msm_priv.h	/^grow(void *ptr, uint32_t nr, uint32_t *max, uint32_t sz)$/;"	f	typeref:typename:void *
gs_prim_buffer_depth	include/drm/amdgpu_drm.h	/^	__u32 gs_prim_buffer_depth;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
gs_vgt_table_depth	include/drm/amdgpu_drm.h	/^	__u32 gs_vgt_table_depth;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
gtt	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_heap_info gtt;$/;"	m	struct:drm_amdgpu_memory_info	typeref:struct:drm_amdgpu_heap_info
gtt_end	include/drm/i915_drm.h	/^	__u64 gtt_end;$/;"	m	struct:drm_i915_gem_init	typeref:typename:__u64
gtt_size	include/drm/amdgpu_drm.h	/^	__u64 gtt_size;$/;"	m	struct:drm_amdgpu_info_vram_gtt	typeref:typename:__u64
gtt_size	intel/intel_bufmgr_gem.c	/^	uint64_t gtt_size;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:uint64_t	file:
gtt_start	include/drm/i915_drm.h	/^	__u64 gtt_start;$/;"	m	struct:drm_i915_gem_init	typeref:typename:__u64
gtt_virtual	intel/intel_bufmgr_gem.c	/^	void *gtt_virtual;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:void *	file:
gui_traj_cntl	include/drm/mach64_drm.h	/^	unsigned int gui_traj_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
gws_per_compute_partition	amdgpu/amdgpu.h	/^	uint32_t gws_per_compute_partition;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
gws_per_compute_partition	include/drm/amdgpu_drm.h	/^	__u32 gws_per_compute_partition;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
gws_per_gfx_partition	amdgpu/amdgpu.h	/^	uint32_t gws_per_gfx_partition;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
gws_per_gfx_partition	include/drm/amdgpu_drm.h	/^	__u32 gws_per_gfx_partition;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
h	include/drm/i915_drm.h	/^	unsigned int h;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
h	include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear	typeref:typename:int
h	include/drm/virtgpu_drm.h	/^	__u32 h;$/;"	m	struct:drm_virtgpu_3d_box	typeref:typename:__u32
h	include/drm/vmwgfx_drm.h	/^	__u32 h;$/;"	m	struct:drm_vmw_rect	typeref:typename:__u32
h	tests/modetest/cursor.c	/^	uint32_t w, h;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
h	tests/modetest/modetest.c	/^	uint32_t w, h;$/;"	m	struct:plane_arg	typeref:typename:uint32_t	file:
h_res	tests/etnaviv/write_bmp.c	/^	unsigned int h_res;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
handle	amdgpu/amdgpu.h	/^	amdgpu_bo_handle handle;$/;"	m	struct:amdgpu_cs_fence_info	typeref:typename:amdgpu_bo_handle
handle	amdgpu/amdgpu_internal.h	/^	uint32_t handle;$/;"	m	struct:amdgpu_bo	typeref:typename:uint32_t
handle	amdgpu/amdgpu_internal.h	/^	uint32_t handle;$/;"	m	struct:amdgpu_bo_list	typeref:typename:uint32_t
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;				\/* in, bo to be waited for *\/$/;"	m	struct:drm_etnaviv_gem_wait	typeref:typename:__u32
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;	\/* out, non-zero handle *\/$/;"	m	struct:drm_etnaviv_gem_userptr	typeref:typename:__u32
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;         \/* in *\/$/;"	m	struct:drm_etnaviv_gem_cpu_fini	typeref:typename:__u32
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;         \/* in *\/$/;"	m	struct:drm_etnaviv_gem_cpu_prep	typeref:typename:__u32
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;         \/* in *\/$/;"	m	struct:drm_etnaviv_gem_info	typeref:typename:__u32
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;         \/* in, GEM handle *\/$/;"	m	struct:drm_etnaviv_gem_submit_bo	typeref:typename:__u32
handle	etnaviv/etnaviv_drm.h	/^	__u32 handle;         \/* out *\/$/;"	m	struct:drm_etnaviv_gem_new	typeref:typename:__u32
handle	etnaviv/etnaviv_priv.h	/^	uint32_t        handle;$/;"	m	struct:etna_bo	typeref:typename:uint32_t
handle	exynos/exynos_drm.h	/^	unsigned int handle;$/;"	m	struct:drm_exynos_gem_create	typeref:typename:unsigned int
handle	exynos/exynos_drm.h	/^	unsigned int handle;$/;"	m	struct:drm_exynos_gem_info	typeref:typename:unsigned int
handle	exynos/exynos_drmif.h	/^	uint32_t		handle;$/;"	m	struct:exynos_bo	typeref:typename:uint32_t
handle	freedreno/freedreno_priv.h	/^	uint32_t handle;$/;"	m	struct:fd_bo	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_active	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_alloc	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_bind_gpu	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_bufcount	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_bufinfo	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_create	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_create_fd	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_memtype	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_mmap	typeref:typename:uint32_t
handle	freedreno/kgsl/kgsl_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_kgsl_gem_prep	typeref:typename:uint32_t
handle	freedreno/kgsl/msm_kgsl.h	/^	int handle; \/* Handle of the genlock lock to release *\/$/;"	m	struct:kgsl_timestamp_event_genlock	typeref:typename:int
handle	include/drm/amdgpu_drm.h	/^		__u32 handle;$/;"	m	struct:drm_amdgpu_fence_to_handle::__anon9078e1a00608	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32		handle;$/;"	m	struct:drm_amdgpu_gem_userptr	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32	handle;$/;"	m	struct:drm_amdgpu_gem_metadata	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32	handle;$/;"	m	struct:drm_amdgpu_gem_op	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_amdgpu_cs_chunk_fence	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_amdgpu_cs_chunk_sem	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_amdgpu_gem_create_out	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_amdgpu_gem_mmap_in	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_amdgpu_gem_wait_idle_in	typeref:typename:__u32
handle	include/drm/amdgpu_drm.h	/^	__u64 handle;$/;"	m	struct:drm_amdgpu_cs_chunk_dep	typeref:typename:__u64
handle	include/drm/amdgpu_drm.h	/^	__u64 handle;$/;"	m	struct:drm_amdgpu_cs_out	typeref:typename:__u64
handle	include/drm/amdgpu_drm.h	/^	__u64 handle;$/;"	m	struct:drm_amdgpu_wait_cs_in	typeref:typename:__u64
handle	include/drm/amdgpu_drm.h	/^       __u32 handle;$/;"	m	struct:drm_amdgpu_cs_chunk_syncobj	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_gem_close	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_gem_flink	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_gem_open	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_prime_handle	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_syncobj_create	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_syncobj_destroy	typeref:typename:__u32
handle	include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_syncobj_handle	typeref:typename:__u32
handle	include/drm/drm.h	/^	drm_context_t handle;$/;"	m	struct:drm_ctx	typeref:typename:drm_context_t
handle	include/drm/drm.h	/^	drm_drawable_t handle;$/;"	m	struct:drm_draw	typeref:typename:drm_drawable_t
handle	include/drm/drm.h	/^	drm_drawable_t handle;$/;"	m	struct:drm_update_draw	typeref:typename:drm_drawable_t
handle	include/drm/drm.h	/^	unsigned long handle;	\/**< From drm_agp_buffer *\/$/;"	m	struct:drm_agp_binding	typeref:typename:unsigned long
handle	include/drm/drm.h	/^	unsigned long handle;	\/**< Used for binding \/ unbinding *\/$/;"	m	struct:drm_agp_buffer	typeref:typename:unsigned long
handle	include/drm/drm.h	/^	unsigned long handle;	\/**< Used for mapping \/ unmapping *\/$/;"	m	struct:drm_scatter_gather	typeref:typename:unsigned long
handle	include/drm/drm.h	/^	void *handle;		 \/**< Handle of map *\/$/;"	m	struct:drm_ctx_priv_map	typeref:typename:void *
handle	include/drm/drm.h	/^	void *handle;		 \/**< User-space: "Handle" to pass to mmap() *\/$/;"	m	struct:drm_map	typeref:typename:void *
handle	include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u32
handle	include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_cursor	typeref:typename:__u32
handle	include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__u32
handle	include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_destroy_dumb	typeref:typename:__u32
handle	include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
handle	include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_map_dumb	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_busy	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_caching	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_create	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_exec_fence	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_exec_object	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_get_tiling	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_madvise	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_mmap	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_mmap_gtt	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_pin	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_pread	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_pwrite	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_set_domain	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_set_tiling	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_sw_finish	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_unpin	typeref:typename:__u32
handle	include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_userptr	typeref:typename:__u32
handle	include/drm/msm_drm.h	/^	__u32 handle;         \/* in *\/$/;"	m	struct:drm_msm_gem_cpu_fini	typeref:typename:__u32
handle	include/drm/msm_drm.h	/^	__u32 handle;         \/* in *\/$/;"	m	struct:drm_msm_gem_cpu_prep	typeref:typename:__u32
handle	include/drm/msm_drm.h	/^	__u32 handle;         \/* in *\/$/;"	m	struct:drm_msm_gem_info	typeref:typename:__u32
handle	include/drm/msm_drm.h	/^	__u32 handle;         \/* in, GEM handle *\/$/;"	m	struct:drm_msm_gem_madvise	typeref:typename:__u32
handle	include/drm/msm_drm.h	/^	__u32 handle;         \/* in, GEM handle *\/$/;"	m	struct:drm_msm_gem_submit_bo	typeref:typename:__u32
handle	include/drm/msm_drm.h	/^	__u32 handle;         \/* out *\/$/;"	m	struct:drm_msm_gem_new	typeref:typename:__u32
handle	include/drm/nouveau_drm.h	/^		uint32_t handle;$/;"	m	struct:drm_nouveau_channel_alloc::__anon3b7632c50108	typeref:typename:uint32_t
handle	include/drm/nouveau_drm.h	/^	__u32 handle;$/;"	m	struct:drm_nouveau_gem_cpu_fini	typeref:typename:__u32
handle	include/drm/nouveau_drm.h	/^	__u32 handle;$/;"	m	struct:drm_nouveau_gem_cpu_prep	typeref:typename:__u32
handle	include/drm/nouveau_drm.h	/^	__u32 handle;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u32
handle	include/drm/nouveau_drm.h	/^	__u32 handle;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:typename:__u32
handle	include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_gpuobj_free	typeref:typename:uint32_t
handle	include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_grobj_alloc	typeref:typename:uint32_t
handle	include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_notifierobj_alloc	typeref:typename:uint32_t
handle	include/drm/qxl_drm.h	/^	__u32 handle; \/* 0 is an invalid handle *\/$/;"	m	struct:drm_qxl_alloc	typeref:typename:__u32
handle	include/drm/qxl_drm.h	/^	__u32 handle;$/;"	m	struct:drm_qxl_alloc_surf	typeref:typename:__u32
handle	include/drm/qxl_drm.h	/^	__u32 handle;$/;"	m	struct:drm_qxl_map	typeref:typename:__u32
handle	include/drm/qxl_drm.h	/^	__u32 handle;$/;"	m	struct:drm_qxl_update_area	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32		handle;$/;"	m	struct:drm_radeon_cs_reloc	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32		handle;$/;"	m	struct:drm_radeon_gem_userptr	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32		handle;$/;"	m	struct:drm_radeon_gem_va	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle; \/* buffer *\/$/;"	m	struct:drm_radeon_gem_op	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_busy	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_create	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_get_tiling	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_mmap	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_set_domain	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_set_tiling	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32	handle;$/;"	m	struct:drm_radeon_gem_wait_idle	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32 handle;$/;"	m	struct:drm_radeon_gem_pread	typeref:typename:__u32
handle	include/drm/radeon_drm.h	/^	__u32 handle;$/;"	m	struct:drm_radeon_gem_pwrite	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^		__u32 handle;$/;"	m	struct:drm_tegra_reloc::__anon2c02fb350108	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^		__u32 handle;$/;"	m	struct:drm_tegra_reloc::__anon2c02fb350208	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_channel_map	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_cmdbuf	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_gem_create	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_gem_get_flags	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_gem_get_tiling	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_gem_mmap	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_gem_set_flags	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_gem_set_tiling	typeref:typename:__u32
handle	include/drm/tegra_drm.h	/^	__u32 handle;$/;"	m	struct:drm_tegra_waitchk	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_create_bo	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_create_shader_bo	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_gem_madvise	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_get_hang_state_bo	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_get_tiling	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_label_bo	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_mmap_bo	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_set_tiling	typeref:typename:__u32
handle	include/drm/vc4_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vc4_wait_bo	typeref:typename:__u32
handle	include/drm/virtgpu_drm.h	/^	__u32 handle; \/* 0 is an invalid handle *\/$/;"	m	struct:drm_virtgpu_3d_wait	typeref:typename:__u32
handle	include/drm/virtgpu_drm.h	/^	__u32 handle;$/;"	m	struct:drm_virtgpu_map	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	 __u32 handle;$/;"	m	struct:drm_vmw_fence_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	 __u32 handle;$/;"	m	struct:drm_vmw_fence_signaled_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_dmabuf_rep	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_fence_event_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_fence_rep	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_gb_surface_create_rep	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_handle_close_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_shader_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_synccpu_arg	typeref:typename:__u32
handle	include/drm/vmwgfx_drm.h	/^	__u32 handle;$/;"	m	struct:drm_vmw_unref_dmabuf_arg	typeref:typename:__u32
handle	intel/intel_bufmgr.h	/^	int handle;$/;"	m	struct:_drm_intel_bo	typeref:typename:int
handle	intel/intel_bufmgr_gem.c	/^		uint32_t handle;$/;"	m	struct:_drm_intel_bufmgr_gem::__anon10fa76970108	typeref:typename:uint32_t	file:
handle	libkms/internal.h	/^	unsigned handle;$/;"	m	struct:kms_bo	typeref:typename:unsigned
handle	nouveau/nouveau.h	/^	uint32_t handle;$/;"	m	struct:nouveau_bo	typeref:typename:uint32_t
handle	nouveau/nouveau.h	/^	uint64_t handle;$/;"	m	struct:nouveau_object	typeref:typename:uint64_t
handle	nouveau/nvif/ioctl.h	/^	__u32 handle;$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u32
handle	nouveau/nvif/ioctl.h	/^	__u64 handle;$/;"	m	struct:nvif_ioctl_map_v0	typeref:typename:__u64
handle	omap/omap_drm.c	/^	uint32_t	handle;$/;"	m	struct:omap_bo	typeref:typename:uint32_t	file:
handle	omap/omap_drm.h	/^	uint32_t handle;		\/* buffer handle (in) *\/$/;"	m	struct:drm_omap_gem_cpu_fini	typeref:typename:uint32_t
handle	omap/omap_drm.h	/^	uint32_t handle;		\/* buffer handle (in) *\/$/;"	m	struct:drm_omap_gem_cpu_prep	typeref:typename:uint32_t
handle	omap/omap_drm.h	/^	uint32_t handle;		\/* buffer handle (in) *\/$/;"	m	struct:drm_omap_gem_info	typeref:typename:uint32_t
handle	omap/omap_drm.h	/^	uint32_t handle;		\/* out *\/$/;"	m	struct:drm_omap_gem_new	typeref:typename:uint32_t
handle	radeon/radeon_bo.h	/^    uint32_t                    handle;$/;"	m	struct:radeon_bo	typeref:typename:uint32_t
handle	radeon/radeon_bo_int.h	/^    uint32_t                    handle;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
handle	radeon/radeon_cs_gem.c	/^    uint32_t    handle;$/;"	m	struct:cs_reloc_gem	typeref:typename:uint32_t	file:
handle	tegra/private.h	/^	uint32_t handle;$/;"	m	struct:drm_tegra_bo	typeref:typename:uint32_t
handle	tests/amdgpu/uvd_enc_tests.c	/^	amdgpu_bo_handle handle;$/;"	m	struct:amdgpu_uvd_enc_bo	typeref:typename:amdgpu_bo_handle	file:
handle	tests/amdgpu/vce_tests.c	/^	amdgpu_bo_handle handle;$/;"	m	struct:amdgpu_vce_bo	typeref:typename:amdgpu_bo_handle	file:
handle	tests/amdgpu/vcn_tests.c	/^	amdgpu_bo_handle handle;$/;"	m	struct:amdgpu_vcn_bo	typeref:typename:amdgpu_bo_handle	file:
handle	tests/camera_test/camera_plane.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/kms/libkms-test.h	/^	uint32_t handle;$/;"	m	struct:kms_framebuffer	typeref:typename:uint32_t
handle	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t handle;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
handle	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t handle;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
handle	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t handle;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
handle	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint32_t handle;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
handle	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t handle; \/\/ driver-specific handle$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
handle	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t handle;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
handle	tests/modeset/modeset.c	/^	uint32_t handle;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
handle	tests/modesetting/modesetting.c	/^	uint32_t handle; \/\/ driver-specific handle$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
handle	tests/modetest/buffers.c	/^	unsigned handle;$/;"	m	struct:bo	typeref:typename:unsigned	file:
handle	tests/radeon/rbo.h	/^    unsigned            handle;$/;"	m	struct:rbo	typeref:typename:unsigned
handle	xf86drm.h	/^	drm_handle_t handle;$/;"	m	struct:_drmRegion	typeref:typename:drm_handle_t
handle	xf86drmMode.h	/^	uint32_t handle;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
handle_hh	intel/intel_bufmgr_gem.c	/^	UT_hash_handle handle_hh;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:UT_hash_handle	file:
handle_list	freedreno/kgsl/kgsl_drm.h	/^	uint32_t *handle_list;$/;"	m	struct:drm_kgsl_gem_lock_handles	typeref:typename:uint32_t *
handle_stateobj_relocs	freedreno/msm/msm_ringbuffer.c	/^handle_stateobj_relocs(struct fd_ringbuffer *parent, struct fd_ringbuffer *stateobj,$/;"	f	typeref:struct:drm_msm_gem_submit_reloc *	file:
handle_table	amdgpu/handle_table.h	/^struct handle_table {$/;"	s
handle_table	etnaviv/etnaviv_priv.h	/^	void *handle_table, *name_table;$/;"	m	struct:etna_device	typeref:typename:void *
handle_table	freedreno/freedreno_priv.h	/^	void *handle_table, *name_table;$/;"	m	struct:fd_device	typeref:typename:void *
handle_table	intel/intel_bufmgr_gem.c	/^	drm_intel_bo_gem *handle_table;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:drm_intel_bo_gem *	file:
handle_table	omap/omap_drm.c	/^	void *handle_table;$/;"	m	struct:omap_device	typeref:typename:void *	file:
handle_table_fini	amdgpu/handle_table.c	/^drm_private void handle_table_fini(struct handle_table *table)$/;"	f	typeref:typename:drm_private void
handle_table_insert	amdgpu/handle_table.c	/^drm_private int handle_table_insert(struct handle_table *table, uint32_t key,$/;"	f	typeref:typename:drm_private int
handle_table_lookup	amdgpu/handle_table.c	/^drm_private void *handle_table_lookup(struct handle_table *table, uint32_t key)$/;"	f	typeref:typename:drm_private void *
handle_table_remove	amdgpu/handle_table.c	/^drm_private void handle_table_remove(struct handle_table *table, uint32_t key)$/;"	f	typeref:typename:drm_private void
handle_type	include/drm/vmwgfx_drm.h	/^	enum drm_vmw_handle_type handle_type;$/;"	m	struct:drm_vmw_surface_arg	typeref:enum:drm_vmw_handle_type
handles	include/drm/drm.h	/^	__u64 handles;$/;"	m	struct:drm_syncobj_array	typeref:typename:__u64
handles	include/drm/drm.h	/^	__u64 handles;$/;"	m	struct:drm_syncobj_timeline_array	typeref:typename:__u64
handles	include/drm/drm.h	/^	__u64 handles;$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__u64
handles	include/drm/drm.h	/^	__u64 handles;$/;"	m	struct:drm_syncobj_wait	typeref:typename:__u64
handles	include/drm/drm_mode.h	/^	__u32 handles[4];$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32[4]
handles	xf86drmMode.h	/^	uint32_t handles[4];$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t[4]
hangs	include/drm/amdgpu_drm.h	/^			__u32	hangs;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00208	typeref:typename:__u32
has_blt	intel/intel_bufmgr_gem.c	/^	unsigned int has_blt : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
has_bsd	intel/intel_bufmgr_gem.c	/^	unsigned int has_bsd : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
has_error	intel/intel_bufmgr_gem.c	/^	bool has_error;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
has_exec_async	intel/intel_bufmgr_gem.c	/^	unsigned int has_exec_async : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
has_llc	intel/intel_bufmgr_gem.c	/^	unsigned int has_llc : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
has_position	tests/modetest/modetest.c	/^	bool has_position;$/;"	m	struct:plane_arg	typeref:typename:bool	file:
has_relaxed_fencing	intel/intel_bufmgr_gem.c	/^	unsigned int has_relaxed_fencing : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
has_userptr	intel/intel_bufmgr_gem.c	/^has_userptr(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:bool	file:
has_vebox	intel/intel_bufmgr_gem.c	/^	unsigned int has_vebox : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
has_wait_timeout	intel/intel_bufmgr_gem.c	/^	unsigned int has_wait_timeout : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
hashv	intel/uthash.h	/^   unsigned hashv;                   \/* result of hash-fcn(key)        *\/$/;"	m	struct:UT_hash_handle	typeref:typename:unsigned
haveConnection	tests/ttmtest/src/ttmtest.c	/^	haveConnection,$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
haveContext	tests/ttmtest/src/ttmtest.c	/^	haveContext$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
haveDRM	tests/ttmtest/src/ttmtest.c	/^	haveDRM,$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
haveDeviceInfo	tests/ttmtest/src/ttmtest.c	/^	haveDeviceInfo,$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
haveDisplay	tests/ttmtest/src/ttmtest.c	/^	haveDisplay,$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
haveDriverName	tests/ttmtest/src/ttmtest.c	/^	haveDriverName,$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
haveNothing	tests/ttmtest/src/ttmtest.c	/^	haveNothing,$/;"	e	enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
have_bo_usage	nouveau/private.h	/^	bool have_bo_usage;$/;"	m	struct:nouveau_device_priv	typeref:typename:bool
hdisplay	include/drm/drm_mode.h	/^	__u16 hdisplay;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
hdisplay	xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
hdmi_metadata_type1	include/drm/drm_mode.h	/^		struct hdr_metadata_infoframe hdmi_metadata_type1;$/;"	m	union:hdr_output_metadata::__anon26b8ab87030a	typeref:struct:hdr_metadata_infoframe
hdr_metadata_infoframe	include/drm/drm_mode.h	/^struct hdr_metadata_infoframe {$/;"	s
hdr_output_metadata	include/drm/drm_mode.h	/^struct hdr_output_metadata {$/;"	s
head	etnaviv/etnaviv_priv.h	/^	struct list_head head;$/;"	m	struct:etna_perfmon_domain	typeref:struct:list_head
head	etnaviv/etnaviv_priv.h	/^	struct list_head head;$/;"	m	struct:etna_perfmon_signal	typeref:struct:list_head
head	include/drm/mga_drm.h	/^	unsigned int head;	\/* Position of head pointer          *\/$/;"	m	struct:__anon65e025970408	typeref:typename:unsigned int
head	intel/intel_bufmgr_gem.c	/^	drmMMListHead head;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:drmMMListHead	file:
head	intel/intel_bufmgr_gem.c	/^	drmMMListHead head;$/;"	m	struct:drm_intel_gem_bo_bucket	typeref:typename:drmMMListHead	file:
head	intel/intel_decode.c	/^	uint32_t head, tail;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
head	nouveau/nouveau.h	/^	struct nouveau_list head;$/;"	m	struct:nouveau_bufctx	typeref:struct:nouveau_list
head	nouveau/private.h	/^	struct nouveau_list head;$/;"	m	struct:nouveau_bo_priv	typeref:struct:nouveau_list
head	tests/amdgpu/ras_tests.c	/^		struct ras_common_if head;$/;"	m	union:ras_debug_if::__anona9103cdd010a	typeref:struct:ras_common_if	file:
head	tests/amdgpu/ras_tests.c	/^	struct ras_common_if head;$/;"	m	struct:ras_inject_if	typeref:struct:ras_common_if	file:
head	xf86drmSL.c	/^	SLEntryPtr head;$/;"	m	struct:SkipList	typeref:typename:SLEntryPtr	file:
head_offset	intel/intel_decode.c	/^static uint32_t head_offset = 0xffffffff;	\/* undefined *\/$/;"	v	typeref:typename:uint32_t	file:
header	include/drm/nouveau_drm.h	/^	__u64 header;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
header	include/drm/radeon_drm.h	/^	} header;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0208
header	include/drm/radeon_drm.h	/^	} header;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db0a08
heap	intel/intel_bufmgr_fake.c	/^	struct mem_block *heap;$/;"	m	struct:_bufmgr_fake	typeref:struct:mem_block *	file:
heap	intel/mm.h	/^	struct mem_block *heap;$/;"	m	struct:mem_block	typeref:struct:mem_block *
heap_size	amdgpu/amdgpu.h	/^	uint64_t heap_size;$/;"	m	struct:amdgpu_heap_info	typeref:typename:uint64_t
heap_usage	amdgpu/amdgpu.h	/^	uint64_t heap_usage;$/;"	m	struct:amdgpu_heap_info	typeref:typename:uint64_t
heap_usage	include/drm/amdgpu_drm.h	/^	__u64 heap_usage;$/;"	m	struct:drm_amdgpu_heap_info	typeref:typename:__u64
height	android/gralloc_handle.h	/^	uint32_t height; \/* height of buffer in pixels *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
height	exynos/exynos_fimg2d.h	/^	unsigned int			height;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
height	freedreno/kgsl/msm_kgsl.h	/^	unsigned int height;$/;"	m	struct:kgsl_gmem_desc	typeref:typename:unsigned int
height	include/drm/drm_mode.h	/^	__u32 height;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u32
height	include/drm/drm_mode.h	/^	__u32 height;$/;"	m	struct:drm_mode_cursor	typeref:typename:__u32
height	include/drm/drm_mode.h	/^	__u32 height;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__u32
height	include/drm/drm_mode.h	/^	__u32 height;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
height	include/drm/drm_mode.h	/^	__u32 height;$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32
height	include/drm/drm_sarea.h	/^	unsigned int height;$/;"	m	struct:drm_sarea_frame	typeref:typename:unsigned int
height	include/drm/i915_drm.h	/^	int width, height;      \/* screen size in pixels *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
height	include/drm/mach64_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_mach64_blit	typeref:typename:unsigned short
height	include/drm/mga_drm.h	/^	int height, ydir;	\/* flip image vertically *\/$/;"	m	struct:_drm_mga_blit	typeref:typename:int
height	include/drm/qxl_drm.h	/^	__u32 height;$/;"	m	struct:drm_qxl_alloc_surf	typeref:typename:__u32
height	include/drm/r128_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_r128_blit	typeref:typename:unsigned short
height	include/drm/radeon_drm.h	/^	int height;$/;"	m	struct:drm_radeon_texture	typeref:typename:int
height	include/drm/radeon_drm.h	/^	unsigned int width, height;$/;"	m	struct:drm_radeon_tex_image	typeref:typename:unsigned int
height	include/drm/vc4_drm.h	/^	__u16 height;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u16
height	include/drm/virtgpu_drm.h	/^	__u32 height;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
height	include/drm/vmwgfx_drm.h	/^	__u32 height;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
height	include/drm/vmwgfx_drm.h	/^	__u32 height;$/;"	m	struct:drm_vmw_size	typeref:typename:__u32
height	omap/omap_drm.h	/^		uint16_t height;$/;"	m	struct:omap_gem_size::__anon09e055a60108	typeref:typename:uint16_t
height	tests/amdgpu/uvd_enc_tests.c	/^	unsigned height;$/;"	m	struct:amdgpu_uvd_enc	typeref:typename:unsigned	file:
height	tests/amdgpu/vce_tests.c	/^	unsigned height;$/;"	m	struct:amdgpu_vce_encode	typeref:typename:unsigned	file:
height	tests/camera_test/camera_plane.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/etnaviv/write_bmp.c	/^	unsigned int height;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
height	tests/kms/libkms-test.h	/^	unsigned int height;$/;"	m	struct:kms_framebuffer	typeref:typename:unsigned int
height	tests/kms/libkms-test.h	/^	unsigned int height;$/;"	m	struct:kms_screen	typeref:typename:unsigned int
height	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t height;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
height	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t height;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
height	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t height;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
height	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint32_t height;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
height	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t height;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
height	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t height;$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
height	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t height;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
height	tests/modeset/modeset.c	/^	uint32_t height;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
height	tests/modesetting/modesetting.c	/^	uint32_t height;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
height	tests/modesetting/modesetting.c	/^	uint32_t height;$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
height	tests/modetest/modetest.c	/^		unsigned int height;$/;"	m	struct:device::__anon89ebcaf10108	typeref:typename:unsigned int	file:
height	xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeCrtc	typeref:typename:uint32_t
height	xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
height	xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t
hh_head	intel/uthash.h	/^   struct UT_hash_handle *hh_head;$/;"	m	struct:UT_hash_bucket	typeref:struct:UT_hash_handle *
hh_next	intel/uthash.h	/^   struct UT_hash_handle *hh_next;   \/* next hh in bucket order        *\/$/;"	m	struct:UT_hash_handle	typeref:struct:UT_hash_handle *
hh_prev	intel/uthash.h	/^   struct UT_hash_handle *hh_prev;   \/* previous hh in bucket order    *\/$/;"	m	struct:UT_hash_handle	typeref:struct:UT_hash_handle *
hho	intel/uthash.h	/^   ptrdiff_t hho; \/* hash handle offset (byte pos of hash handle in element *\/$/;"	m	struct:UT_hash_table	typeref:typename:ptrdiff_t
high_mark	include/drm/drm.h	/^	int high_mark;		 \/**< High water mark *\/$/;"	m	struct:drm_buf_desc	typeref:typename:int
high_mark	xf86drm.h	/^	int high_mark; \/**< High water mark *\/$/;"	m	struct:_drmBufDesc	typeref:typename:int
high_va_max	include/drm/amdgpu_drm.h	/^	__u64 high_va_max;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
high_va_offset	include/drm/amdgpu_drm.h	/^	__u64 high_va_offset;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
hindex	include/drm/vc4_drm.h	/^	__u32 hindex; \/* Handle index, or ~0 if not present. *\/$/;"	m	struct:drm_vc4_submit_rcl_surface	typeref:typename:__u32
hits	xf86drmHash.h	/^	unsigned long hits; \/* At top of linked list *\/$/;"	m	struct:HashTable	typeref:typename:unsigned long
host1x	xf86drm.h	/^		drmHost1xBusInfoPtr host1x;$/;"	m	union:_drmDevice::__anon0ab21c8a090a	typeref:typename:drmHost1xBusInfoPtr
host1x	xf86drm.h	/^		drmHost1xDeviceInfoPtr host1x;$/;"	m	union:_drmDevice::__anon0ab21c8a0a0a	typeref:typename:drmHost1xDeviceInfoPtr
host1x_class	include/drm/tegra_drm.h	/^	__u32 host1x_class;$/;"	m	struct:drm_tegra_channel_open	typeref:typename:__u32
hostptr	freedreno/freedreno_priv.h	/^	void * (*hostptr)(struct fd_ringbuffer *ring);$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:void * (*)(struct fd_ringbuffer * ring)
hostptr	freedreno/kgsl/kgsl_drm.h	/^	uint32_t hostptr;$/;"	m	struct:drm_kgsl_gem_mmap	typeref:typename:uint32_t
hostptr	freedreno/kgsl/kgsl_ringbuffer.c	/^	void    *hostptr;$/;"	m	struct:kgsl_rb_bo	typeref:typename:void *	file:
hostptr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int hostptr;   \/*input param *\/$/;"	m	struct:kgsl_map_user_mem	typeref:typename:unsigned int
hostptr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int hostptr;$/;"	m	struct:kgsl_sharedmem_from_vmalloc	typeref:typename:unsigned int
hostptr	freedreno/kgsl/msm_kgsl.h	/^	void 			*hostptr;$/;"	m	struct:kgsl_buffer_desc	typeref:typename:void *
hostptr	freedreno/kgsl/msm_kgsl.h	/^	void *hostptr;$/;"	m	struct:kgsl_ibdesc	typeref:typename:void *
hot_x	include/drm/drm_mode.h	/^	__s32 hot_x;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__s32
hot_y	include/drm/drm_mode.h	/^	__s32 hot_y;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__s32
hskew	include/drm/drm_mode.h	/^	__u16 hskew;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
hskew	xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
hsync_end	include/drm/drm_mode.h	/^	__u16 hsync_end;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
hsync_end	xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
hsync_start	include/drm/drm_mode.h	/^	__u16 hsync_start;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
hsync_start	xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
htotal	include/drm/drm_mode.h	/^	__u16 htotal;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
htotal	xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
hwContext	tests/ttmtest/src/ttmtest.c	/^    drm_context_t hwContext;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:drm_context_t	file:
hw_best_surface_t	radeon/radeon_surface.c	/^typedef int (*hw_best_surface_t)(struct radeon_surface_manager *surf_man,$/;"	t	typeref:typename:int (*)(struct radeon_surface_manager * surf_man,struct radeon_surface * surf)	file:
hw_info	radeon/radeon_surface.c	/^    struct radeon_hw_info       hw_info;$/;"	m	struct:radeon_surface_manager	typeref:struct:radeon_hw_info	file:
hw_init_surface_t	radeon/radeon_surface.c	/^typedef int (*hw_init_surface_t)(struct radeon_surface_manager *surf_man,$/;"	t	typeref:typename:int (*)(struct radeon_surface_manager * surf_man,struct radeon_surface * surf)	file:
hw_ip_version_major	include/drm/amdgpu_drm.h	/^	__u32  hw_ip_version_major;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u32
hw_ip_version_minor	include/drm/amdgpu_drm.h	/^	__u32  hw_ip_version_minor;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u32
hw_offset	intel/intel_decode.c	/^	uint32_t hw_offset;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
i	include/drm/radeon_drm.h	/^	int i;$/;"	m	union:__anona03735db010a	typeref:typename:int
i	intel/intel_decode.c	/^		uint32_t i;$/;"	m	union:int_as_float::intfloat	typeref:typename:uint32_t	file:
i830_only	intel/intel_decode.c	/^		int i830_only;$/;"	m	struct:decode_3d_1d::__anon0c59e6600308	typeref:typename:int	file:
i915_decode_alu1	intel/intel_decode.c	/^i915_decode_alu1(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:void	file:
i915_decode_alu2	intel/intel_decode.c	/^i915_decode_alu2(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:void	file:
i915_decode_alu3	intel/intel_decode.c	/^i915_decode_alu3(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:void	file:
i915_decode_dcl	intel/intel_decode.c	/^i915_decode_dcl(struct drm_intel_decode *ctx, int i, char *instr_prefix)$/;"	f	typeref:typename:void	file:
i915_decode_instruction	intel/intel_decode.c	/^i915_decode_instruction(struct drm_intel_decode *ctx,$/;"	f	typeref:typename:void	file:
i915_decode_tex	intel/intel_decode.c	/^i915_decode_tex(struct drm_intel_decode *ctx, int i,$/;"	f	typeref:typename:void	file:
i915_execbuffer2_get_context_id	include/drm/i915_drm.h	/^#define i915_execbuffer2_get_context_id(/;"	d
i915_execbuffer2_set_context_id	include/drm/i915_drm.h	/^#define i915_execbuffer2_set_context_id(/;"	d
i915_get_channel_swizzle	intel/intel_decode.c	/^i915_get_channel_swizzle(uint32_t select)$/;"	f	typeref:typename:const char *	file:
i915_get_instruction_addr	intel/intel_decode.c	/^i915_get_instruction_addr(uint32_t src_type, uint32_t src_nr, char *name)$/;"	f	typeref:typename:void	file:
i915_get_instruction_dst	intel/intel_decode.c	/^i915_get_instruction_dst(uint32_t *data, int i, char *dstname, int do_mask)$/;"	f	typeref:typename:void	file:
i915_get_instruction_src0	intel/intel_decode.c	/^static void i915_get_instruction_src0(uint32_t *data, int i, char *srcname)$/;"	f	typeref:typename:void	file:
i915_get_instruction_src1	intel/intel_decode.c	/^static void i915_get_instruction_src1(uint32_t *data, int i, char *srcname)$/;"	f	typeref:typename:void	file:
i915_get_instruction_src2	intel/intel_decode.c	/^static void i915_get_instruction_src2(uint32_t *data, int i, char *srcname)$/;"	f	typeref:typename:void	file:
i915_get_instruction_src_name	intel/intel_decode.c	/^i915_get_instruction_src_name(uint32_t src_type, uint32_t src_nr, char *name)$/;"	f	typeref:typename:void	file:
i915_mocs_table_index	include/drm/i915_drm.h	/^enum i915_mocs_table_index {$/;"	g
i915_user_extension	include/drm/i915_drm.h	/^struct i915_user_extension {$/;"	s
i965_decode_urb_fence	intel/intel_decode.c	/^i965_decode_urb_fence(struct drm_intel_decode *ctx, int len)$/;"	f	typeref:typename:int	file:
ib_bytes	include/drm/amdgpu_drm.h	/^	__u32 ib_bytes;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u32
ib_cpu	tests/amdgpu/cs_tests.c	/^static uint32_t *ib_cpu;$/;"	v	typeref:typename:uint32_t *	file:
ib_cpu	tests/amdgpu/uvd_enc_tests.c	/^static uint32_t *ib_cpu;$/;"	v	typeref:typename:uint32_t *	file:
ib_cpu	tests/amdgpu/vce_tests.c	/^static uint32_t *ib_cpu;$/;"	v	typeref:typename:uint32_t *	file:
ib_cpu	tests/amdgpu/vcn_tests.c	/^static uint32_t *ib_cpu;$/;"	v	typeref:typename:uint32_t *	file:
ib_data	include/drm/amdgpu_drm.h	/^		struct drm_amdgpu_cs_chunk_ib		ib_data;$/;"	m	union:drm_amdgpu_cs_chunk_data::__anon9078e1a0070a	typeref:struct:drm_amdgpu_cs_chunk_ib
ib_handle	tests/amdgpu/cs_tests.c	/^static amdgpu_bo_handle ib_handle;$/;"	v	typeref:typename:amdgpu_bo_handle	file:
ib_handle	tests/amdgpu/uvd_enc_tests.c	/^static amdgpu_bo_handle ib_handle;$/;"	v	typeref:typename:amdgpu_bo_handle	file:
ib_handle	tests/amdgpu/vce_tests.c	/^static amdgpu_bo_handle ib_handle;$/;"	v	typeref:typename:amdgpu_bo_handle	file:
ib_handle	tests/amdgpu/vcn_tests.c	/^static amdgpu_bo_handle ib_handle;$/;"	v	typeref:typename:amdgpu_bo_handle	file:
ib_len	tests/amdgpu/vce_tests.c	/^	unsigned ib_len;$/;"	m	struct:amdgpu_vce_encode	typeref:typename:unsigned	file:
ib_mc_address	amdgpu/amdgpu.h	/^	uint64_t ib_mc_address;$/;"	m	struct:amdgpu_cs_ib_info	typeref:typename:uint64_t
ib_mc_address	tests/amdgpu/cs_tests.c	/^static uint64_t ib_mc_address;$/;"	v	typeref:typename:uint64_t	file:
ib_mc_address	tests/amdgpu/uvd_enc_tests.c	/^static uint64_t ib_mc_address;$/;"	v	typeref:typename:uint64_t	file:
ib_mc_address	tests/amdgpu/vce_tests.c	/^static uint64_t ib_mc_address;$/;"	v	typeref:typename:uint64_t	file:
ib_mc_address	tests/amdgpu/vcn_tests.c	/^static uint64_t ib_mc_address;$/;"	v	typeref:typename:uint64_t	file:
ib_size_alignment	include/drm/amdgpu_drm.h	/^	__u32  ib_size_alignment;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u32
ib_start_alignment	include/drm/amdgpu_drm.h	/^	__u32  ib_start_alignment;$/;"	m	struct:drm_amdgpu_info_hw_ip	typeref:typename:__u32
ib_va_handle	tests/amdgpu/cs_tests.c	/^static amdgpu_va_handle ib_va_handle;$/;"	v	typeref:typename:amdgpu_va_handle	file:
ib_va_handle	tests/amdgpu/uvd_enc_tests.c	/^static amdgpu_va_handle ib_va_handle;$/;"	v	typeref:typename:amdgpu_va_handle	file:
ib_va_handle	tests/amdgpu/vce_tests.c	/^static amdgpu_va_handle ib_va_handle;$/;"	v	typeref:typename:amdgpu_va_handle	file:
ib_va_handle	tests/amdgpu/vcn_tests.c	/^static amdgpu_va_handle ib_va_handle;$/;"	v	typeref:typename:amdgpu_va_handle	file:
ibdesc_addr	freedreno/kgsl/msm_kgsl.h	/^	unsigned int ibdesc_addr;$/;"	m	struct:kgsl_ringbuffer_issueibcmds	typeref:typename:unsigned int
ibs	amdgpu/amdgpu.h	/^	struct amdgpu_cs_ib_info *ibs;$/;"	m	struct:amdgpu_cs_request	typeref:struct:amdgpu_cs_ib_info *
id	amdgpu/amdgpu_internal.h	/^	uint32_t id;$/;"	m	struct:amdgpu_context	typeref:typename:uint32_t
id	etnaviv/etnaviv_drm.h	/^	__u16 id;         \/* out, id of signal *\/$/;"	m	struct:drm_etnaviv_pm_signal	typeref:typename:__u16
id	etnaviv/etnaviv_drm.h	/^	__u8  id;         \/* out, id of domain *\/$/;"	m	struct:drm_etnaviv_pm_domain	typeref:typename:__u8
id	etnaviv/etnaviv_priv.h	/^	enum etna_pipe_id id;$/;"	m	struct:etna_pipe	typeref:enum:etna_pipe_id
id	etnaviv/etnaviv_priv.h	/^	uint8_t id;$/;"	m	struct:etna_perfmon_domain	typeref:typename:uint8_t
id	freedreno/freedreno_priv.h	/^	enum fd_pipe_id id;$/;"	m	struct:fd_pipe	typeref:enum:fd_pipe_id
id	include/drm/amdgpu_drm.h	/^			__u32 id;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00908	typeref:typename:__u32
id	include/drm/msm_drm.h	/^	__u32 id;      \/* out, identifier *\/$/;"	m	struct:drm_msm_submitqueue	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_get_syncpt	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_get_syncpt_base	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_submit_cmd_wait_syncpt	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_submit_syncpt	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpoint_allocate	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpoint_free	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpoint_wait	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpt	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpt_incr	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpt_read	typeref:typename:__u32
id	include/drm/tegra_drm.h	/^	__u32 id;$/;"	m	struct:drm_tegra_syncpt_wait	typeref:typename:__u32
id	include/drm/vc4_drm.h	/^	__u32 id;$/;"	m	struct:drm_vc4_perfmon_create	typeref:typename:__u32
id	include/drm/vc4_drm.h	/^	__u32 id;$/;"	m	struct:drm_vc4_perfmon_destroy	typeref:typename:__u32
id	include/drm/vc4_drm.h	/^	__u32 id;$/;"	m	struct:drm_vc4_perfmon_get_values	typeref:typename:__u32
id	intel/intel_bufmgr_fake.c	/^	unsigned id;		\/* debug only *\/$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned	file:
id	nouveau/nouveau.h	/^	int id;$/;"	m	struct:nouveau_client	typeref:typename:int
id	nouveau/nvif/if0002.h	/^	__u8  id;$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:__u8
id	radeon/radeon_cs_int.h	/^    uint32_t                    id;$/;"	m	struct:radeon_cs_int	typeref:typename:uint32_t
id	tests/amdgpu/ras_tests.c	/^	uint32_t  id;$/;"	m	struct:amdgpu_ras_data	typeref:typename:uint32_t	file:
id	tests/exynos/exynos_fimg2d_event.c	/^	unsigned int id;$/;"	m	struct:g2d_job	typeref:typename:unsigned int	file:
id	tests/exynos/exynos_fimg2d_test.c	/^	uint32_t id;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
id	tests/kms/libkms-test.h	/^	uint32_t id;$/;"	m	struct:kms_crtc	typeref:typename:uint32_t
id	tests/kms/libkms-test.h	/^	uint32_t id;$/;"	m	struct:kms_framebuffer	typeref:typename:uint32_t
id	tests/kms/libkms-test.h	/^	uint32_t id;$/;"	m	struct:kms_plane	typeref:typename:uint32_t
id	tests/kms/libkms-test.h	/^	uint32_t id;$/;"	m	struct:kms_screen	typeref:typename:uint32_t
id	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t id;$/;"	m	struct:drm_object	typeref:typename:uint32_t	file:
id	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t id;$/;"	m	struct:drm_object	typeref:typename:uint32_t	file:
id	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t id; \/\/ DRM object ID$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
id	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t id;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
id	tests/modesetting/modesetting.c	/^	uint32_t id; \/\/ DRM object ID$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
id	tests/modesetting/modesetting.c	/^	uint32_t id;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
id	tests/ttmtest/src/ttmtest.c	/^    XID id;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:XID	file:
id	xf86drmMode.h	/^	uint32_t id;$/;"	m	struct:_drmModePropertyBlob	typeref:typename:uint32_t
id_device	include/drm/drm.h	/^	unsigned short id_device;$/;"	m	struct:drm_agp_info	typeref:typename:unsigned short
id_mutex	radeon/radeon_cs_gem.c	/^static pthread_mutex_t id_mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
id_vendor	include/drm/drm.h	/^	unsigned short id_vendor;$/;"	m	struct:drm_agp_info	typeref:typename:unsigned short
ideal_chain_maxlen	intel/uthash.h	/^   unsigned ideal_chain_maxlen;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
idle	include/drm/r128_drm.h	/^	int idle;$/;"	m	struct:drm_r128_cce_stop	typeref:typename:int
idle	include/drm/radeon_drm.h	/^	int idle;$/;"	m	struct:drm_radeon_cp_stop	typeref:typename:int
idle	intel/intel_bufmgr_gem.c	/^	bool idle;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
idle_needed	freedreno/kgsl/msm_kgsl.h	/^	unsigned int idle_needed;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:unsigned int
idle_timeout	freedreno/kgsl/msm_kgsl.h	/^	unsigned int idle_timeout;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:unsigned int
ids_flags	amdgpu/amdgpu.h	/^	uint64_t ids_flags;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint64_t
ids_flags	include/drm/amdgpu_drm.h	/^	__u64 ids_flags;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
ids_flags	tests/amdgpu/vce_tests.c	/^static uint32_t ids_flags;$/;"	v	typeref:typename:uint32_t	file:
idx	etnaviv/etnaviv_priv.h	/^	uint32_t idx;$/;"	m	struct:etna_bo	typeref:typename:uint32_t
idx	freedreno/msm/msm_priv.h	/^	uint32_t idx;$/;"	m	struct:msm_bo	typeref:typename:uint32_t
idx	include/drm/drm.h	/^	int idx;		       \/**< Index into the master buffer list *\/$/;"	m	struct:drm_buf_pub	typeref:typename:int
idx	include/drm/drm.h	/^	int idx;		\/**< Which client desired? *\/$/;"	m	struct:drm_client	typeref:typename:int
idx	include/drm/mga_drm.h	/^	int idx;		\/* buffer to queue *\/$/;"	m	struct:drm_mga_indices	typeref:typename:int
idx	include/drm/mga_drm.h	/^	int idx;		\/* buffer to queue *\/$/;"	m	struct:drm_mga_vertex	typeref:typename:int
idx	include/drm/mga_drm.h	/^	int idx;$/;"	m	struct:drm_mga_iload	typeref:typename:int
idx	include/drm/r128_drm.h	/^	int idx;		\/* Index of vertex buffer *\/$/;"	m	struct:drm_r128_vertex	typeref:typename:int
idx	include/drm/r128_drm.h	/^	int idx;$/;"	m	struct:drm_r128_blit	typeref:typename:int
idx	include/drm/r128_drm.h	/^	int idx;$/;"	m	struct:drm_r128_indices	typeref:typename:int
idx	include/drm/r128_drm.h	/^	int idx;$/;"	m	struct:drm_r128_indirect	typeref:typename:int
idx	include/drm/radeon_drm.h	/^	int idx;		\/* Index of vertex buffer *\/$/;"	m	struct:drm_radeon_vertex	typeref:typename:int
idx	include/drm/radeon_drm.h	/^	int idx;		\/* Index of vertex buffer *\/$/;"	m	struct:drm_radeon_vertex2	typeref:typename:int
idx	include/drm/radeon_drm.h	/^	int idx;$/;"	m	struct:drm_radeon_indices	typeref:typename:int
idx	include/drm/radeon_drm.h	/^	int idx;$/;"	m	struct:drm_radeon_indirect	typeref:typename:int
idx	include/drm/savage_drm.h	/^	} idx;			\/* SAVAGE_CMD_DMA_IDX, SAVAGE_CMD_VB_IDX *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon311c39b90508
idx	xf86drm.h	/^	int idx; \/**< Index into the master buffer list *\/$/;"	m	struct:_drmBuf	typeref:typename:int
idx_lock	etnaviv/etnaviv_cmd_stream.c	/^static pthread_mutex_t idx_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
idx_lock	freedreno/msm/msm_ringbuffer.c	/^static pthread_mutex_t idx_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
image	include/drm/radeon_drm.h	/^	drm_radeon_tex_image_t *image;$/;"	m	struct:drm_radeon_texture	typeref:typename:drm_radeon_tex_image_t *
import_fd	tests/nouveau/threaded.c	/^static int import_fd;$/;"	v	typeref:typename:int	file:
important_colours	tests/etnaviv/write_bmp.c	/^	unsigned int important_colours;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
imported_fence_fd	include/drm/vmwgfx_drm.h	/^	__s32 imported_fence_fd;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__s32
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_bo_list_in in;$/;"	m	union:drm_amdgpu_bo_list	typeref:struct:drm_amdgpu_bo_list_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_cs_in in;$/;"	m	union:drm_amdgpu_cs	typeref:struct:drm_amdgpu_cs_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_ctx_in in;$/;"	m	union:drm_amdgpu_ctx	typeref:struct:drm_amdgpu_ctx_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_gem_create_in		in;$/;"	m	union:drm_amdgpu_gem_create	typeref:struct:drm_amdgpu_gem_create_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_gem_mmap_in   in;$/;"	m	union:drm_amdgpu_gem_mmap	typeref:struct:drm_amdgpu_gem_mmap_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_gem_wait_idle_in  in;$/;"	m	union:drm_amdgpu_gem_wait_idle	typeref:struct:drm_amdgpu_gem_wait_idle_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_sched_in in;$/;"	m	union:drm_amdgpu_sched	typeref:struct:drm_amdgpu_sched_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_vm_in in;$/;"	m	union:drm_amdgpu_vm	typeref:struct:drm_amdgpu_vm_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_wait_cs_in in;$/;"	m	union:drm_amdgpu_wait_cs	typeref:struct:drm_amdgpu_wait_cs_in
in	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_wait_fences_in in;$/;"	m	union:drm_amdgpu_wait_fences	typeref:struct:drm_amdgpu_wait_fences_in
in	include/drm/amdgpu_drm.h	/^	} in;$/;"	m	union:drm_amdgpu_fence_to_handle	typeref:struct:drm_amdgpu_fence_to_handle::__anon9078e1a00508
inUse	include/drm/via_drm.h	/^	unsigned char inUse;	\/* owned by a client, or free? *\/$/;"	m	struct:_drm_via_tex_region	typeref:typename:unsigned char
in_sync	include/drm/vc4_drm.h	/^	__u32 in_sync;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
in_use	include/drm/drm.h	/^	unsigned char in_use;$/;"	m	struct:drm_tex_region	typeref:typename:unsigned char
in_use	xf86drm.h	/^	unsigned char in_use;$/;"	m	struct:_drmTextureRegion	typeref:typename:unsigned char
inc	tests/modeset-vsync-1/modeset-vsync-1.c	/^	int inc;$/;"	m	struct:connector	typeref:typename:int	file:
included_in_check_aperture	intel/intel_bufmgr_gem.c	/^	bool included_in_check_aperture;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
increments	include/drm/tegra_drm.h	/^	__u32 increments;$/;"	m	struct:drm_tegra_submit_syncpt	typeref:typename:__u32
incrs	include/drm/tegra_drm.h	/^	__u32 incrs;$/;"	m	struct:drm_tegra_syncpt	typeref:typename:__u32
indent	Android.sources.bp.mk	/^indent := $(empty)    $(empty)$/;"	m
index	include/drm/amdgpu_drm.h	/^	__u32 index;$/;"	m	struct:drm_amdgpu_query_fw	typeref:typename:__u32
index	include/drm/qxl_drm.h	/^	__u32 index;$/;"	m	struct:drm_qxl_clientcap	typeref:typename:__u32
index	include/drm/tegra_drm.h	/^	__u32 index;$/;"	m	struct:drm_tegra_get_syncpt	typeref:typename:__u32
index	include/drm/via_drm.h	/^	unsigned long index;$/;"	m	struct:__anon56c3c8620308	typeref:typename:unsigned long
index	nouveau/nvif/cl9097.h	/^	__u8  index;$/;"	m	struct:fermi_a_zbc_color_v0	typeref:typename:__u8
index	nouveau/nvif/cl9097.h	/^	__u8  index;$/;"	m	struct:fermi_a_zbc_depth_v0	typeref:typename:__u8
index	nouveau/nvif/ioctl.h	/^	__u8  index;$/;"	m	struct:nvif_ioctl_ntfy_del_v0	typeref:typename:__u8
index	nouveau/nvif/ioctl.h	/^	__u8  index;$/;"	m	struct:nvif_ioctl_ntfy_get_v0	typeref:typename:__u8
index	nouveau/nvif/ioctl.h	/^	__u8  index;$/;"	m	struct:nvif_ioctl_ntfy_new_v0	typeref:typename:__u8
index	nouveau/nvif/ioctl.h	/^	__u8  index;$/;"	m	struct:nvif_ioctl_ntfy_put_v0	typeref:typename:__u8
indx	tests/modetest/cursor.c	/^static uint32_t indx, count;$/;"	v	typeref:typename:uint32_t	file:
ineff_expands	intel/uthash.h	/^   unsigned ineff_expands, noexpand;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
infer_devid	intel/test_decode.c	/^infer_devid(const char *batch_filename)$/;"	f	typeref:typename:uint16_t	file:
info	amdgpu/amdgpu_internal.h	/^	struct amdgpu_gpu_info info;$/;"	m	struct:amdgpu_device	typeref:struct:amdgpu_gpu_info
info	include/drm/nouveau_drm.h	/^	struct drm_nouveau_gem_info info;$/;"	m	struct:drm_nouveau_gem_new	typeref:struct:drm_nouveau_gem_info
init_cache_buckets	intel/intel_bufmgr_gem.c	/^init_cache_buckets(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	typeref:typename:void	file:
init_level	freedreno/kgsl/msm_kgsl.h	/^	int init_level;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:int
initial_domain	include/drm/radeon_drm.h	/^	__u32	initial_domain;$/;"	m	struct:drm_radeon_gem_create	typeref:typename:__u32
inject	tests/amdgpu/ras_tests.c	/^		struct ras_inject_if inject;$/;"	m	union:ras_debug_if::__anona9103cdd010a	typeref:struct:ras_inject_if	file:
inject_mask	tests/amdgpu/ras_tests.c	/^	uint32_t inject_mask;$/;"	m	struct:ras_test_mask	typeref:typename:uint32_t	file:
installed	include/drm/mga_drm.h	/^	int installed;$/;"	m	struct:_drm_mga_warp_index	typeref:typename:int
instance	include/drm/amdgpu_drm.h	/^			__u32 instance;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00b08	typeref:typename:__u32
instr_out	intel/intel_decode.c	/^instr_out(struct drm_intel_decode *ctx, unsigned int index,$/;"	f	typeref:typename:void DRM_PRINTFLIKE (3,4)	file:
int_as_float	intel/intel_decode.c	/^static float int_as_float(uint32_t intval)$/;"	f	typeref:typename:float	file:
intel_bo	libkms/intel.c	/^struct intel_bo$/;"	s	file:
intel_bo_create	libkms/intel.c	/^intel_bo_create(struct kms_driver *kms,$/;"	f	typeref:typename:int	file:
intel_bo_destroy	libkms/intel.c	/^intel_bo_destroy(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
intel_bo_fake_alloc_static	intel/intel_bufmgr.h	/^#define intel_bo_fake_alloc_static /;"	d
intel_bo_fake_disable_backing_store	intel/intel_bufmgr.h	/^#define intel_bo_fake_disable_backing_store /;"	d
intel_bo_gem_create_from_name	intel/intel_bufmgr.h	/^#define intel_bo_gem_create_from_name /;"	d
intel_bo_get_prop	libkms/intel.c	/^intel_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
intel_bo_map	libkms/intel.c	/^intel_bo_map(struct kms_bo *_bo, void **out)$/;"	f	typeref:typename:int	file:
intel_bo_unmap	libkms/intel.c	/^intel_bo_unmap(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
intel_bufmgr_fake_contended_lock_take	intel/intel_bufmgr.h	/^#define intel_bufmgr_fake_contended_lock_take /;"	d
intel_bufmgr_fake_evict_all	intel/intel_bufmgr.h	/^#define intel_bufmgr_fake_evict_all /;"	d
intel_bufmgr_fake_init	intel/intel_bufmgr.h	/^#define intel_bufmgr_fake_init /;"	d
intel_bufmgr_fake_set_exec_callback	intel/intel_bufmgr.h	/^#define intel_bufmgr_fake_set_exec_callback /;"	d
intel_bufmgr_fake_set_fence_callback	intel/intel_bufmgr.h	/^#define intel_bufmgr_fake_set_fence_callback /;"	d
intel_bufmgr_fake_set_last_dispatch	intel/intel_bufmgr.h	/^#define intel_bufmgr_fake_set_last_dispatch /;"	d
intel_bufmgr_gem_enable_reuse	intel/intel_bufmgr.h	/^#define intel_bufmgr_gem_enable_reuse /;"	d
intel_bufmgr_gem_init	intel/intel_bufmgr.h	/^#define intel_bufmgr_gem_init /;"	d
intel_create	libkms/intel.c	/^intel_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
intel_debug_handshake	intel/intel_debug.h	/^struct intel_debug_handshake {$/;"	s
intel_destroy	libkms/intel.c	/^intel_destroy(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
intel_get_genx	intel/intel_chipset.c	/^drm_private bool intel_get_genx(unsigned int devid, int *gen)$/;"	f	typeref:typename:drm_private bool
intel_get_prop	libkms/intel.c	/^intel_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
intel_is_genx	intel/intel_chipset.c	/^drm_private bool intel_is_genx(unsigned int devid, int gen)$/;"	f	typeref:typename:drm_private bool
intfloat	intel/intel_decode.c	/^	union intfloat {$/;"	u	function:int_as_float	file:
inv_dst_color_coeff	exynos/exynos_fimg2d.h	/^		unsigned int inv_dst_color_coeff:1;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:1
inv_src_color_coeff	exynos/exynos_fimg2d.h	/^		unsigned int inv_src_color_coeff:1;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:1
invalidate_cb	intel/intel_bufmgr_fake.c	/^	void (*invalidate_cb) (drm_intel_bo *bo, void *ptr);$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:void (*)(drm_intel_bo * bo,void * ptr)	file:
invalidate_ptr	intel/intel_bufmgr_fake.c	/^	void *invalidate_ptr;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:void *	file:
io_fraction	freedreno/kgsl/msm_kgsl.h	/^	unsigned int io_fraction;$/;"	m	struct:kgsl_pwrlevel	typeref:typename:unsigned int
iocs	include/drm/drm.h	/^	unsigned long iocs;	\/**< Ioctl count *\/$/;"	m	struct:drm_client	typeref:typename:unsigned long
ioctl	nouveau/nouveau.c	/^		struct nvif_ioctl_v0 ioctl;$/;"	m	struct:nouveau_object_fini::__anon20276d8b0408	typeref:struct:nvif_ioctl_v0	file:
ioctl	nouveau/nouveau.c	/^		struct nvif_ioctl_v0 ioctl;$/;"	m	struct:nouveau_object_init::__anon20276d8b0508	typeref:struct:nvif_ioctl_v0	file:
ioctl	nouveau/nouveau.c	/^		struct nvif_ioctl_v0 ioctl;$/;"	m	struct:nouveau_object_mthd::__anon20276d8b0208	typeref:struct:nvif_ioctl_v0	file:
ioctl	nouveau/nouveau.c	/^		struct nvif_ioctl_v0 ioctl;$/;"	m	struct:nouveau_object_sclass_get::__anon20276d8b0308	typeref:struct:nvif_ioctl_v0	file:
ioctl	tests/nouveau/threaded.c	/^int ioctl(int fd, unsigned long request, ...)$/;"	f	typeref:typename:int
ioctl_base	omap/omap_drm.h	/^	uint32_t ioctl_base;		\/* out *\/$/;"	m	struct:drm_omap_get_base	typeref:typename:uint32_t
iommu_count	freedreno/kgsl/msm_kgsl.h	/^	int iommu_count;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:int
iommu_ctx_count	freedreno/kgsl/msm_kgsl.h	/^	int iommu_ctx_count;$/;"	m	struct:kgsl_device_iommu_data	typeref:typename:int
iommu_ctx_name	freedreno/kgsl/msm_kgsl.h	/^	const char *iommu_ctx_name;$/;"	m	struct:kgsl_iommu_ctx	typeref:typename:const char *
iommu_ctxs	freedreno/kgsl/msm_kgsl.h	/^	const struct kgsl_iommu_ctx *iommu_ctxs;$/;"	m	struct:kgsl_device_iommu_data	typeref:typename:const struct kgsl_iommu_ctx *
iommu_data	freedreno/kgsl/msm_kgsl.h	/^	struct kgsl_device_iommu_data *iommu_data;$/;"	m	struct:kgsl_device_platform_data	typeref:struct:kgsl_device_iommu_data *
iova	freedreno/freedreno_priv.h	/^	uint64_t (*iova)(struct fd_bo *bo);$/;"	m	struct:fd_bo_funcs	typeref:typename:uint64_t (*)(struct fd_bo * bo)
ip_instance	amdgpu/amdgpu.h	/^	uint32_t ip_instance;$/;"	m	struct:amdgpu_cs_fence	typeref:typename:uint32_t
ip_instance	amdgpu/amdgpu.h	/^	unsigned ip_instance;$/;"	m	struct:amdgpu_cs_request	typeref:typename:unsigned
ip_instance	include/drm/amdgpu_drm.h	/^			__u32 ip_instance;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00a08	typeref:typename:__u32
ip_instance	include/drm/amdgpu_drm.h	/^	__u32 ip_instance;$/;"	m	struct:drm_amdgpu_cs_chunk_dep	typeref:typename:__u32
ip_instance	include/drm/amdgpu_drm.h	/^	__u32 ip_instance;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u32
ip_instance	include/drm/amdgpu_drm.h	/^	__u32 ip_instance;$/;"	m	struct:drm_amdgpu_fence	typeref:typename:__u32
ip_instance	include/drm/amdgpu_drm.h	/^	__u32 ip_instance;$/;"	m	struct:drm_amdgpu_query_fw	typeref:typename:__u32
ip_instance	include/drm/amdgpu_drm.h	/^	__u32 ip_instance;$/;"	m	struct:drm_amdgpu_wait_cs_in	typeref:typename:__u32
ip_type	amdgpu/amdgpu.h	/^	uint32_t ip_type;$/;"	m	struct:amdgpu_cs_fence	typeref:typename:uint32_t
ip_type	amdgpu/amdgpu.h	/^	unsigned ip_type;$/;"	m	struct:amdgpu_cs_request	typeref:typename:unsigned
ip_type	include/drm/amdgpu_drm.h	/^	__u32 ip_type;$/;"	m	struct:drm_amdgpu_cs_chunk_dep	typeref:typename:__u32
ip_type	include/drm/amdgpu_drm.h	/^	__u32 ip_type;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u32
ip_type	include/drm/amdgpu_drm.h	/^	__u32 ip_type;$/;"	m	struct:drm_amdgpu_fence	typeref:typename:__u32
ip_type	include/drm/amdgpu_drm.h	/^	__u32 ip_type;$/;"	m	struct:drm_amdgpu_wait_cs_in	typeref:typename:__u32
irq	include/drm/drm.h	/^	int irq;	\/**< IRQ number *\/$/;"	m	struct:drm_irq_busid	typeref:typename:int
irq	include/drm/drm.h	/^	int irq;$/;"	m	struct:drm_control	typeref:typename:int
irq	include/drm/via_drm.h	/^	unsigned irq;$/;"	m	struct:drm_via_wait_irq_request	typeref:typename:unsigned
irq_seq	include/drm/i915_drm.h	/^	int *irq_seq;$/;"	m	struct:drm_i915_irq_emit	typeref:typename:int *
irq_seq	include/drm/i915_drm.h	/^	int irq_seq;$/;"	m	struct:drm_i915_irq_wait	typeref:typename:int
irq_seq	include/drm/radeon_drm.h	/^	int *irq_seq;$/;"	m	struct:drm_radeon_irq_emit	typeref:typename:int *
irq_seq	include/drm/radeon_drm.h	/^	int irq_seq;$/;"	m	struct:drm_radeon_irq_wait	typeref:typename:int
isCapable	tests/ttmtest/src/xf86dristr.h	/^    BOOL isCapable;$/;"	m	struct:__anon1e52787c0208	typeref:typename:BOOL
is_appended_to_submit	freedreno/msm/msm_ringbuffer.c	/^	int is_appended_to_submit;$/;"	m	struct:msm_cmd	typeref:typename:int	file:
is_file_ok	tests/amdgpu/ras_tests.c	/^static int is_file_ok(char *file, int flags)$/;"	f	typeref:typename:int	file:
is_growable	freedreno/msm/msm_ringbuffer.c	/^	int is_growable;$/;"	m	struct:msm_ringbuffer	typeref:typename:int	file:
is_idle	etnaviv/etnaviv_bo_cache.c	/^static int is_idle(struct etna_bo *bo)$/;"	f	typeref:typename:int	file:
is_idle	freedreno/freedreno_bo_cache.c	/^static int is_idle(struct fd_bo *bo)$/;"	f	typeref:typename:int	file:
is_kgsl_pipe	freedreno/kgsl/kgsl_pipe.c	/^drm_private int is_kgsl_pipe(struct fd_pipe *pipe)$/;"	f	typeref:typename:drm_private int
is_mv_supported	tests/amdgpu/vce_tests.c	/^static bool is_mv_supported = true;$/;"	v	typeref:typename:bool	file:
is_pci	include/drm/mach64_drm.h	/^	int is_pci;$/;"	m	struct:drm_mach64_init	typeref:typename:int
is_pci	include/drm/r128_drm.h	/^	int is_pci;$/;"	m	struct:drm_r128_init	typeref:typename:int
is_pci	include/drm/radeon_drm.h	/^	int is_pci;$/;"	m	struct:drm_radeon_init	typeref:typename:int
is_static	intel/intel_bufmgr_fake.c	/^	int is_static, validated;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:int	file:
is_userptr	intel/intel_bufmgr_gem.c	/^	bool is_userptr;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
is_x_t_amd_gfx9_tile	xf86drm.c	/^static bool is_x_t_amd_gfx9_tile(uint64_t tile)$/;"	f	typeref:typename:bool	file:
isvalue	xf86drm.h	/^		int isvalue; \/**< True if value (vs. counter) *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:int
items	xf86drmMode.c	/^	drmModeAtomicReqItemPtr items;$/;"	m	struct:_drmModeAtomicReq	typeref:typename:drmModeAtomicReqItemPtr	file:
items_ptr	include/drm/i915_drm.h	/^	__u64 items_ptr;$/;"	m	struct:drm_i915_query	typeref:typename:__u64
iter	etnaviv/etnaviv_drm.h	/^	__u16 iter;       \/* in\/out, select pm source at index iter *\/$/;"	m	struct:drm_etnaviv_pm_signal	typeref:typename:__u16
iter	etnaviv/etnaviv_drm.h	/^	__u8  iter;       \/* in\/out, select pm domain at index iter *\/$/;"	m	struct:drm_etnaviv_pm_domain	typeref:typename:__u8
iter	nouveau/nvif/if0002.h	/^	__u16 iter;$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:__u16
iter	nouveau/nvif/if0002.h	/^	__u8  iter;$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:__u8
iter	nouveau/nvif/if0002.h	/^	__u8  iter;$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u8
kernel_cookie	include/drm/vmwgfx_drm.h	/^	__u64 kernel_cookie;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__u64
key	intel/uthash.h	/^   void *key;                        \/* ptr to enclosing struct's key  *\/$/;"	m	struct:UT_hash_handle	typeref:typename:void *
key	xf86drmHash.h	/^	unsigned long key;$/;"	m	struct:HashBucket	typeref:typename:unsigned long
key	xf86drmSL.c	/^	unsigned long key;$/;"	m	struct:SLEntry	typeref:typename:unsigned long	file:
keylen	intel/uthash.h	/^   unsigned keylen;                  \/* enclosing struct's key len     *\/$/;"	m	struct:UT_hash_handle	typeref:typename:unsigned
kflags	intel/intel_bufmgr_gem.c	/^	unsigned long kflags;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:unsigned long	file:
kgsl_bind_gmem_shadow	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_bind_gmem_shadow {$/;"	s
kgsl_bo	freedreno/kgsl/kgsl_priv.h	/^struct kgsl_bo {$/;"	s
kgsl_bo_cpu_fini	freedreno/kgsl/kgsl_bo.c	/^static void kgsl_bo_cpu_fini(struct fd_bo *bo)$/;"	f	typeref:typename:void	file:
kgsl_bo_cpu_prep	freedreno/kgsl/kgsl_bo.c	/^static int kgsl_bo_cpu_prep(struct fd_bo *bo, struct fd_pipe *pipe, uint32_t op)$/;"	f	typeref:typename:int	file:
kgsl_bo_destroy	freedreno/kgsl/kgsl_bo.c	/^static void kgsl_bo_destroy(struct fd_bo *bo)$/;"	f	typeref:typename:void	file:
kgsl_bo_from_handle	freedreno/kgsl/kgsl_bo.c	/^drm_private struct fd_bo * kgsl_bo_from_handle(struct fd_device *dev,$/;"	f	typeref:typename:drm_private struct fd_bo *
kgsl_bo_get_timestamp	freedreno/kgsl/kgsl_bo.c	/^drm_private uint32_t kgsl_bo_get_timestamp(struct kgsl_bo *kgsl_bo)$/;"	f	typeref:typename:drm_private uint32_t
kgsl_bo_gpuaddr	freedreno/kgsl/kgsl_bo.c	/^drm_private uint32_t kgsl_bo_gpuaddr(struct kgsl_bo *kgsl_bo, uint32_t offset)$/;"	f	typeref:typename:drm_private uint32_t
kgsl_bo_madvise	freedreno/kgsl/kgsl_bo.c	/^static int kgsl_bo_madvise(struct fd_bo *bo, int willneed)$/;"	f	typeref:typename:int	file:
kgsl_bo_new_handle	freedreno/kgsl/kgsl_bo.c	/^drm_private int kgsl_bo_new_handle(struct fd_device *dev,$/;"	f	typeref:typename:drm_private int
kgsl_bo_offset	freedreno/kgsl/kgsl_bo.c	/^static int kgsl_bo_offset(struct fd_bo *bo, uint64_t *offset)$/;"	f	typeref:typename:int	file:
kgsl_bo_set_timestamp	freedreno/kgsl/kgsl_bo.c	/^drm_private void kgsl_bo_set_timestamp(struct kgsl_bo *kgsl_bo,$/;"	f	typeref:typename:drm_private void
kgsl_buffer_desc	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_buffer_desc {$/;"	s
kgsl_cff_syncmem	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cff_syncmem {$/;"	s
kgsl_cff_user_event	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cff_user_event {$/;"	s
kgsl_cmdstream_freememontimestamp	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cmdstream_freememontimestamp {$/;"	s
kgsl_cmdstream_freememontimestamp_ctxtid	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cmdstream_freememontimestamp_ctxtid {$/;"	s
kgsl_cmdstream_readtimestamp	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cmdstream_readtimestamp {$/;"	s
kgsl_cmdstream_readtimestamp_ctxtid	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cmdstream_readtimestamp_ctxtid {$/;"	s
kgsl_cmdwindow_type	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_cmdwindow_type {$/;"	g
kgsl_cmdwindow_write	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_cmdwindow_write {$/;"	s
kgsl_ctx_reset_stat	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_ctx_reset_stat {$/;"	g
kgsl_device	freedreno/kgsl/kgsl_priv.h	/^struct kgsl_device {$/;"	s
kgsl_device_destroy	freedreno/kgsl/kgsl_device.c	/^static void kgsl_device_destroy(struct fd_device *dev)$/;"	f	typeref:typename:void	file:
kgsl_device_getproperty	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_device_getproperty {$/;"	s
kgsl_device_iommu_data	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_device_iommu_data {$/;"	s
kgsl_device_new	freedreno/kgsl/kgsl_device.c	/^drm_private struct fd_device * kgsl_device_new(int fd)$/;"	f	typeref:typename:drm_private struct fd_device *
kgsl_device_platform_data	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_device_platform_data {$/;"	s
kgsl_device_waittimestamp	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_device_waittimestamp {$/;"	s
kgsl_device_waittimestamp_ctxtid	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_device_waittimestamp_ctxtid {$/;"	s
kgsl_deviceid	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_deviceid {$/;"	g
kgsl_devinfo	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_devinfo {$/;"	s
kgsl_devmemstore	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_devmemstore {$/;"	s
kgsl_drawctxt_create	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_drawctxt_create {$/;"	s
kgsl_drawctxt_destroy	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_drawctxt_destroy {$/;"	s
kgsl_drawctxt_set_bin_base_offset	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_drawctxt_set_bin_base_offset {$/;"	s
kgsl_gem_obj_addr	freedreno/kgsl/msm_kgsl.h	/^#define kgsl_gem_obj_addr(/;"	d
kgsl_gmem_desc	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_gmem_desc {$/;"	s
kgsl_gpumem_alloc	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_gpumem_alloc {$/;"	s
kgsl_ibdesc	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_ibdesc {$/;"	s
kgsl_iommu_context_id	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_iommu_context_id {$/;"	g
kgsl_iommu_ctx	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_iommu_ctx {$/;"	s
kgsl_map_user_mem	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_map_user_mem {$/;"	s
kgsl_pipe	freedreno/kgsl/kgsl_priv.h	/^struct kgsl_pipe {$/;"	s
kgsl_pipe_add_submit	freedreno/kgsl/kgsl_pipe.c	/^drm_private void kgsl_pipe_add_submit(struct kgsl_pipe *kgsl_pipe,$/;"	f	typeref:typename:drm_private void
kgsl_pipe_destroy	freedreno/kgsl/kgsl_pipe.c	/^static void kgsl_pipe_destroy(struct fd_pipe *pipe)$/;"	f	typeref:typename:void	file:
kgsl_pipe_get_param	freedreno/kgsl/kgsl_pipe.c	/^static int kgsl_pipe_get_param(struct fd_pipe *pipe,$/;"	f	typeref:typename:int	file:
kgsl_pipe_new	freedreno/kgsl/kgsl_pipe.c	/^drm_private struct fd_pipe * kgsl_pipe_new(struct fd_device *dev,$/;"	f	typeref:typename:drm_private struct fd_pipe *
kgsl_pipe_post_submit	freedreno/kgsl/kgsl_pipe.c	/^drm_private void kgsl_pipe_post_submit(struct kgsl_pipe *kgsl_pipe,$/;"	f	typeref:typename:drm_private void
kgsl_pipe_pre_submit	freedreno/kgsl/kgsl_pipe.c	/^drm_private void kgsl_pipe_pre_submit(struct kgsl_pipe *kgsl_pipe)$/;"	f	typeref:typename:drm_private void
kgsl_pipe_process_pending	freedreno/kgsl/kgsl_pipe.c	/^drm_private void kgsl_pipe_process_pending(struct kgsl_pipe *kgsl_pipe,$/;"	f	typeref:typename:drm_private void
kgsl_pipe_timestamp	freedreno/kgsl/kgsl_pipe.c	/^drm_private int kgsl_pipe_timestamp(struct kgsl_pipe *kgsl_pipe,$/;"	f	typeref:typename:drm_private int
kgsl_pipe_wait	freedreno/kgsl/kgsl_pipe.c	/^static int kgsl_pipe_wait(struct fd_pipe *pipe, uint32_t timestamp,$/;"	f	typeref:typename:int	file:
kgsl_property_type	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_property_type {$/;"	g
kgsl_pwrlevel	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_pwrlevel {$/;"	s
kgsl_rb_bo	freedreno/kgsl/kgsl_ringbuffer.c	/^struct kgsl_rb_bo {$/;"	s	file:
kgsl_rb_bo_del	freedreno/kgsl/kgsl_ringbuffer.c	/^static void kgsl_rb_bo_del(struct kgsl_rb_bo *bo)$/;"	f	typeref:typename:void	file:
kgsl_rb_bo_new	freedreno/kgsl/kgsl_ringbuffer.c	/^static struct kgsl_rb_bo * kgsl_rb_bo_new(struct kgsl_pipe *pipe, uint32_t size)$/;"	f	typeref:struct:kgsl_rb_bo *	file:
kgsl_ringbuffer	freedreno/kgsl/kgsl_ringbuffer.c	/^struct kgsl_ringbuffer {$/;"	s	file:
kgsl_ringbuffer_destroy	freedreno/kgsl/kgsl_ringbuffer.c	/^static void kgsl_ringbuffer_destroy(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:void	file:
kgsl_ringbuffer_emit_reloc	freedreno/kgsl/kgsl_ringbuffer.c	/^static void kgsl_ringbuffer_emit_reloc(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:void	file:
kgsl_ringbuffer_emit_reloc_ring	freedreno/kgsl/kgsl_ringbuffer.c	/^static uint32_t kgsl_ringbuffer_emit_reloc_ring(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:uint32_t	file:
kgsl_ringbuffer_flush	freedreno/kgsl/kgsl_ringbuffer.c	/^static int kgsl_ringbuffer_flush(struct fd_ringbuffer *ring, uint32_t *last_start,$/;"	f	typeref:typename:int	file:
kgsl_ringbuffer_hostptr	freedreno/kgsl/kgsl_ringbuffer.c	/^static void * kgsl_ringbuffer_hostptr(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:void *	file:
kgsl_ringbuffer_issueibcmds	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_ringbuffer_issueibcmds {$/;"	s
kgsl_ringbuffer_new	freedreno/kgsl/kgsl_ringbuffer.c	/^drm_private struct fd_ringbuffer * kgsl_ringbuffer_new(struct fd_pipe *pipe,$/;"	f	typeref:typename:drm_private struct fd_ringbuffer *
kgsl_shadowprop	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_shadowprop {$/;"	s
kgsl_sharedmem_free	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_sharedmem_free {$/;"	s
kgsl_sharedmem_from_pmem	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_sharedmem_from_pmem {$/;"	s
kgsl_sharedmem_from_vmalloc	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_sharedmem_from_vmalloc {$/;"	s
kgsl_timestamp_event	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_timestamp_event {$/;"	s
kgsl_timestamp_event_genlock	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_timestamp_event_genlock {$/;"	s
kgsl_timestamp_type	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_timestamp_type {$/;"	g
kgsl_user_mem_type	freedreno/kgsl/msm_kgsl.h	/^enum kgsl_user_mem_type {$/;"	g
kgsl_version	freedreno/kgsl/msm_kgsl.h	/^struct kgsl_version {$/;"	s
kick_notify	nouveau/nouveau.h	/^	void (*kick_notify)(struct nouveau_pushbuf *);$/;"	m	struct:nouveau_pushbuf	typeref:typename:void (*)(struct nouveau_pushbuf *)
kms	libkms/internal.h	/^	struct kms_driver *kms;$/;"	m	struct:kms_bo	typeref:struct:kms_driver *
kms_attrib	libkms/libkms.h	/^enum kms_attrib$/;"	g
kms_bo	libkms/internal.h	/^struct kms_bo$/;"	s
kms_bo_create	libkms/api.c	/^drm_public int kms_bo_create(struct kms_driver *kms, const unsigned *attr, struct kms_bo **out)$/;"	f	typeref:typename:drm_public int
kms_bo_destroy	libkms/api.c	/^drm_public int kms_bo_destroy(struct kms_bo **bo)$/;"	f	typeref:typename:drm_public int
kms_bo_get_prop	libkms/api.c	/^drm_public int kms_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:drm_public int
kms_bo_map	libkms/api.c	/^drm_public int kms_bo_map(struct kms_bo *bo, void **out)$/;"	f	typeref:typename:drm_public int
kms_bo_type	libkms/libkms.h	/^enum kms_bo_type$/;"	g
kms_bo_unmap	libkms/api.c	/^drm_public int kms_bo_unmap(struct kms_bo *bo)$/;"	f	typeref:typename:drm_public int
kms_create	libkms/api.c	/^drm_public int kms_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_public int
kms_crtc	tests/kms/libkms-test.h	/^struct kms_crtc {$/;"	s
kms_crtc_create	tests/kms/libkms-test-crtc.c	/^struct kms_crtc *kms_crtc_create(struct kms_device *device, uint32_t id)$/;"	f	typeref:struct:kms_crtc *
kms_crtc_free	tests/kms/libkms-test-crtc.c	/^void kms_crtc_free(struct kms_crtc *crtc)$/;"	f	typeref:typename:void
kms_destroy	libkms/api.c	/^drm_public int kms_destroy(struct kms_driver **kms)$/;"	f	typeref:typename:drm_public int
kms_device	tests/kms/libkms-test.h	/^struct kms_device {$/;"	s
kms_device_close	tests/kms/libkms-test-device.c	/^void kms_device_close(struct kms_device *device)$/;"	f	typeref:typename:void
kms_device_find_plane_by_type	tests/kms/libkms-test-device.c	/^struct kms_plane *kms_device_find_plane_by_type(struct kms_device *device,$/;"	f	typeref:struct:kms_plane *
kms_device_open	tests/kms/libkms-test-device.c	/^struct kms_device *kms_device_open(int fd)$/;"	f	typeref:struct:kms_device *
kms_device_probe	tests/kms/libkms-test-device.c	/^static void kms_device_probe(struct kms_device *device)$/;"	f	typeref:typename:void	file:
kms_device_probe_crtcs	tests/kms/libkms-test-device.c	/^static void kms_device_probe_crtcs(struct kms_device *device)$/;"	f	typeref:typename:void	file:
kms_device_probe_planes	tests/kms/libkms-test-device.c	/^static void kms_device_probe_planes(struct kms_device *device)$/;"	f	typeref:typename:void	file:
kms_device_probe_screens	tests/kms/libkms-test-device.c	/^static void kms_device_probe_screens(struct kms_device *device)$/;"	f	typeref:typename:void	file:
kms_driver	libkms/internal.h	/^struct kms_driver$/;"	s
kms_framebuffer	tests/kms/libkms-test.h	/^struct kms_framebuffer {$/;"	s
kms_framebuffer_create	tests/kms/libkms-test-framebuffer.c	/^struct kms_framebuffer *kms_framebuffer_create(struct kms_device *device,$/;"	f	typeref:struct:kms_framebuffer *
kms_framebuffer_free	tests/kms/libkms-test-framebuffer.c	/^void kms_framebuffer_free(struct kms_framebuffer *fb)$/;"	f	typeref:typename:void
kms_framebuffer_map	tests/kms/libkms-test-framebuffer.c	/^int kms_framebuffer_map(struct kms_framebuffer *fb, void **ptrp)$/;"	f	typeref:typename:int
kms_framebuffer_unmap	tests/kms/libkms-test-framebuffer.c	/^void kms_framebuffer_unmap(struct kms_framebuffer *fb)$/;"	f	typeref:typename:void
kms_get_prop	libkms/api.c	/^drm_public int kms_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:drm_public int
kms_plane	tests/kms/libkms-test.h	/^struct kms_plane {$/;"	s
kms_plane_create	tests/kms/libkms-test-plane.c	/^struct kms_plane *kms_plane_create(struct kms_device *device, uint32_t id)$/;"	f	typeref:struct:kms_plane *
kms_plane_free	tests/kms/libkms-test-plane.c	/^void kms_plane_free(struct kms_plane *plane)$/;"	f	typeref:typename:void
kms_plane_probe	tests/kms/libkms-test-plane.c	/^static int kms_plane_probe(struct kms_plane *plane)$/;"	f	typeref:typename:int	file:
kms_plane_set	tests/kms/libkms-test-plane.c	/^int kms_plane_set(struct kms_plane *plane, struct kms_framebuffer *fb,$/;"	f	typeref:typename:int
kms_plane_supports_format	tests/kms/libkms-test-plane.c	/^bool kms_plane_supports_format(struct kms_plane *plane, uint32_t format)$/;"	f	typeref:typename:bool
kms_screen	tests/kms/libkms-test.h	/^struct kms_screen {$/;"	s
kms_screen_create	tests/kms/libkms-test-screen.c	/^struct kms_screen *kms_screen_create(struct kms_device *device, uint32_t id)$/;"	f	typeref:struct:kms_screen *
kms_screen_free	tests/kms/libkms-test-screen.c	/^void kms_screen_free(struct kms_screen *screen)$/;"	f	typeref:typename:void
kms_screen_probe	tests/kms/libkms-test-screen.c	/^static void kms_screen_probe(struct kms_screen *screen)$/;"	f	typeref:typename:void	file:
kms_screen_set	tests/kms/libkms-test-screen.c	/^int kms_screen_set(struct kms_screen *screen, struct kms_crtc *crtc,$/;"	f	typeref:typename:int
krec	nouveau/pushbuf.c	/^	struct nouveau_pushbuf_krec *krec;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf_krec *	file:
kref	nouveau/private.h	/^	struct drm_nouveau_gem_pushbuf_bo *kref;$/;"	m	struct:nouveau_client_kref	typeref:struct:drm_nouveau_gem_pushbuf_bo *
kref	nouveau/private.h	/^	struct nouveau_client_kref *kref;$/;"	m	struct:nouveau_client_priv	typeref:struct:nouveau_client_kref *
kref_nr	nouveau/private.h	/^	unsigned kref_nr;$/;"	m	struct:nouveau_client_priv	typeref:typename:unsigned
l2	nouveau/nvif/cl9097.h	/^	__u32 l2;$/;"	m	struct:fermi_a_zbc_depth_v0	typeref:typename:__u32
l2	nouveau/nvif/cl9097.h	/^	__u32 l2[4];$/;"	m	struct:fermi_a_zbc_color_v0	typeref:typename:__u32[4]
last_clear	include/drm/radeon_drm.h	/^	unsigned int last_clear;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
last_dispatch	include/drm/i915_drm.h	/^	int last_dispatch;	\/* age of the most recently dispatched buffer *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
last_dispatch	include/drm/mga_drm.h	/^	unsigned int last_dispatch;	\/* age of the most recently dispatched buffer *\/$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
last_dispatch	include/drm/r128_drm.h	/^	unsigned int last_dispatch;$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int
last_dispatch	include/drm/radeon_drm.h	/^	unsigned int last_dispatch;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
last_dispatch	intel/intel_bufmgr_fake.c	/^	volatile int *last_dispatch;$/;"	m	struct:_bufmgr_fake	typeref:typename:volatile int *	file:
last_enqueue	include/drm/i915_drm.h	/^	int last_enqueue;	\/* last time a buffer was enqueued *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
last_enqueue	include/drm/mga_drm.h	/^	unsigned int last_enqueue;	\/* last time a buffer was enqueued *\/$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
last_fence	intel/intel_bufmgr_fake.c	/^	unsigned int last_fence;$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned int	file:
last_frame	include/drm/mga_drm.h	/^	drm_mga_age_t last_frame;$/;"	m	struct:_drm_mga_sarea	typeref:typename:drm_mga_age_t
last_frame	include/drm/r128_drm.h	/^	unsigned int last_frame;$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int
last_frame	include/drm/radeon_drm.h	/^	unsigned int last_frame;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
last_level	include/drm/virtgpu_drm.h	/^	__u32 last_level;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
last_level	radeon/radeon_surface.h	/^    uint32_t                    last_level;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
last_quiescent	include/drm/mga_drm.h	/^	unsigned int last_quiescent;	\/*  *\/$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
last_seq	amdgpu/amdgpu_internal.h	/^	uint64_t last_seq[AMDGPU_HW_IP_NUM][AMDGPU_HW_IP_INSTANCE_MAX_COUNT][AMDGPU_CS_MAX_RINGS];$/;"	m	struct:amdgpu_context	typeref:typename:uint64_t[][][]
last_start	freedreno/freedreno_ringbuffer.h	/^	uint32_t *cur, *end, *start, *last_start;$/;"	m	struct:fd_ringbuffer	typeref:typename:uint32_t *
last_target_offset	intel/intel_bufmgr_fake.c	/^	uint32_t last_target_offset;$/;"	m	struct:fake_buffer_reloc	typeref:typename:uint32_t	file:
last_timestamp	etnaviv/etnaviv_priv.h	/^	uint32_t last_timestamp;$/;"	m	struct:etna_cmd_stream_priv	typeref:typename:uint32_t
last_timestamp	freedreno/freedreno_ringbuffer.h	/^	uint32_t last_timestamp;$/;"	m	struct:fd_ringbuffer	typeref:typename:uint32_t
last_upload	include/drm/i915_drm.h	/^	int last_upload;	\/* last time texture was uploaded *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
last_wrap	include/drm/mga_drm.h	/^	unsigned int last_wrap;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
lazy	include/drm/vmwgfx_drm.h	/^	__s32 lazy;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__s32
left	include/drm/qxl_drm.h	/^	__u32 left;$/;"	m	struct:drm_qxl_update_area	typeref:typename:__u32
len	freedreno/kgsl/msm_kgsl.h	/^	size_t len;              \/* Size of the event specific blob *\/$/;"	m	struct:kgsl_timestamp_event	typeref:typename:size_t
len	freedreno/kgsl/msm_kgsl.h	/^	unsigned int len;$/;"	m	struct:kgsl_cff_syncmem	typeref:typename:unsigned int
len	freedreno/kgsl/msm_kgsl.h	/^	unsigned int len;$/;"	m	struct:kgsl_map_user_mem	typeref:typename:unsigned int
len	freedreno/kgsl/msm_kgsl.h	/^	unsigned int len;$/;"	m	struct:kgsl_sharedmem_from_pmem	typeref:typename:unsigned int
len	include/drm/vc4_drm.h	/^	__u32 len;$/;"	m	struct:drm_vc4_label_bo	typeref:typename:__u32
len_mask	intel/intel_decode.c	/^		int len_mask;$/;"	m	struct:decode_mi::__anon0c59e6600108	typeref:typename:int	file:
len_mask	intel/intel_decode.c	/^		uint32_t len_mask;$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:uint32_t	file:
length	include/drm/drm.h	/^	__u32 length;$/;"	m	struct:drm_event	typeref:typename:__u32
length	include/drm/drm_mode.h	/^	__u32 length;$/;"	m	struct:drm_mode_create_blob	typeref:typename:__u32
length	include/drm/drm_mode.h	/^	__u32 length;$/;"	m	struct:drm_mode_get_blob	typeref:typename:__u32
length	include/drm/i915_drm.h	/^	__s32 length;$/;"	m	struct:drm_i915_query_item	typeref:typename:__s32
length	include/drm/mga_drm.h	/^	unsigned int length;$/;"	m	struct:drm_mga_iload	typeref:typename:unsigned int
length	include/drm/nouveau_drm.h	/^	__u64 length;$/;"	m	struct:drm_nouveau_gem_pushbuf_push	typeref:typename:__u64
length	nouveau/nouveau.h	/^	uint32_t length;	\/* deprecated *\/$/;"	m	struct:nouveau_object	typeref:typename:uint32_t
length	nouveau/nouveau.h	/^	uint32_t length;$/;"	m	struct:nv04_notify	typeref:typename:uint32_t
length	nouveau/nvif/ioctl.h	/^	__u32 length;$/;"	m	struct:nvif_ioctl_map_v0	typeref:typename:__u32
length	tests/camera_test/v4l2_test.c	/^	unsigned int length;$/;"	m	struct:buffer	typeref:typename:unsigned int	file:
length	tests/util/format.h	/^	unsigned int length;$/;"	m	struct:util_color_component	typeref:typename:unsigned int
length	xf86drmMode.h	/^	uint32_t length;$/;"	m	struct:_drmModePropertyBlob	typeref:typename:uint32_t
length_dw	include/drm/amdgpu_drm.h	/^	__u32		length_dw;$/;"	m	struct:drm_amdgpu_cs_chunk	typeref:typename:__u32
length_dw	include/drm/radeon_drm.h	/^	__u32		length_dw;$/;"	m	struct:drm_radeon_cs_chunk	typeref:typename:__u32
lessee_id	include/drm/drm_mode.h	/^	__u32 lessee_id;$/;"	m	struct:drm_mode_create_lease	typeref:typename:__u32
lessee_id	include/drm/drm_mode.h	/^	__u32 lessee_id;$/;"	m	struct:drm_mode_revoke_lease	typeref:typename:__u32
lessees	xf86drmMode.h	/^	uint32_t lessees[];$/;"	m	struct:drmModeLesseeList	typeref:typename:uint32_t[]
lessees_ptr	include/drm/drm_mode.h	/^	__u64 lessees_ptr;$/;"	m	struct:drm_mode_list_lessees	typeref:typename:__u64
level	include/drm/virtgpu_drm.h	/^	__u32 level;$/;"	m	struct:drm_virtgpu_3d_transfer_from_host	typeref:typename:__u32
level	include/drm/virtgpu_drm.h	/^	__u32 level;$/;"	m	struct:drm_virtgpu_3d_transfer_to_host	typeref:typename:__u32
level	radeon/radeon_surface.h	/^    struct radeon_surface_level level[RADEON_SURF_MAX_LEVEL];$/;"	m	struct:radeon_surface	typeref:struct:radeon_surface_level[]
level	xf86drmSL.c	/^	int level;$/;"	m	struct:SkipList	typeref:typename:int	file:
levels	xf86drmSL.c	/^	int levels;$/;"	m	struct:SLEntry	typeref:typename:int	file:
lib_version	nouveau/nouveau.h	/^	uint32_t lib_version;	\/* deprecated *\/$/;"	m	struct:nouveau_device	typeref:typename:uint32_t
lighten_en	exynos/exynos_fimg2d.h	/^		unsigned int lighten_en:1;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:1
line_length	include/drm/via_drm.h	/^	__u32 line_length;$/;"	m	struct:drm_via_dmablit	typeref:typename:__u32
linux_create	libkms/linux.c	/^linux_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
linux_from_sysfs	libkms/linux.c	/^linux_from_sysfs(int fd, struct kms_driver **out)$/;"	f	typeref:typename:int	file:
linux_name_from_sysfs	libkms/linux.c	/^linux_name_from_sysfs(int fd, char **out)$/;"	f	typeref:typename:int	file:
list	amdgpu/amdgpu_internal.h	/^	struct list_head list;$/;"	m	struct:amdgpu_bo_va_hole	typeref:struct:list_head
list	amdgpu/amdgpu_internal.h	/^	struct list_head list;$/;"	m	struct:amdgpu_semaphore	typeref:struct:list_head
list	etnaviv/etnaviv_priv.h	/^	struct list_head list;   \/* bucket-list entry *\/$/;"	m	struct:etna_bo	typeref:struct:list_head
list	etnaviv/etnaviv_priv.h	/^	struct list_head list;$/;"	m	struct:etna_bo_bucket	typeref:struct:list_head
list	freedreno/freedreno_priv.h	/^	struct list_head list;   \/* bucket-list entry *\/$/;"	m	struct:fd_bo	typeref:struct:list_head
list	freedreno/freedreno_priv.h	/^	struct list_head list;$/;"	m	struct:fd_bo_bucket	typeref:struct:list_head
list	freedreno/kgsl/kgsl_priv.h	/^	struct list_head list[FD_PIPE_MAX];$/;"	m	struct:kgsl_bo	typeref:struct:list_head[]
list	freedreno/msm/msm_ringbuffer.c	/^	struct list_head list;$/;"	m	struct:msm_cmd	typeref:struct:list_head	file:
list	include/drm/drm.h	/^	int *list;$/;"	m	struct:drm_buf_free	typeref:typename:int *
list	include/drm/drm.h	/^	struct drm_buf_desc *list;$/;"	m	struct:drm_buf_info	typeref:struct:drm_buf_desc *
list	include/drm/drm.h	/^	struct drm_buf_pub *list;	\/**< Buffer information *\/$/;"	m	struct:drm_buf_map	typeref:struct:drm_buf_pub *
list	nouveau/bufctx.c	/^	struct nouveau_bufref_priv *list;$/;"	m	struct:nouveau_bufbin_priv	typeref:struct:nouveau_bufref_priv *	file:
list	nouveau/pushbuf.c	/^	struct nouveau_pushbuf_krec *list;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf_krec *	file:
list	tests/radeon/rbo.h	/^    struct list_head    list;$/;"	m	struct:rbo	typeref:struct:list_head
list	xf86drm.h	/^	drmBufDescPtr list; \/**< List of buffer descriptions *\/$/;"	m	struct:_drmBufInfo	typeref:typename:drmBufDescPtr
list	xf86drm.h	/^	drmBufPtr list; \/**< Buffers *\/$/;"	m	struct:_drmBufMap	typeref:typename:drmBufPtr
listAllProperties	tests/proptest/proptest.c	/^static void listAllProperties(void)$/;"	f	typeref:typename:void	file:
listConnectorProperties	tests/proptest/proptest.c	/^static void listConnectorProperties(void)$/;"	f	typeref:typename:void	file:
listCrtcProperties	tests/proptest/proptest.c	/^static void listCrtcProperties(void)$/;"	f	typeref:typename:void	file:
listObjectProperties	tests/proptest/proptest.c	/^static void listObjectProperties(uint32_t id, uint32_t type)$/;"	f	typeref:typename:void	file:
list_add	util_double_list.h	/^static inline void list_add(struct list_head *item, struct list_head *list)$/;"	f	typeref:typename:void
list_addtail	util_double_list.h	/^static inline void list_addtail(struct list_head *item, struct list_head *list)$/;"	f	typeref:typename:void
list_del	util_double_list.h	/^static inline void list_del(struct list_head *item)$/;"	f	typeref:typename:void
list_delinit	util_double_list.h	/^static inline void list_delinit(struct list_head *item)$/;"	f	typeref:typename:void
list_handle	include/drm/amdgpu_drm.h	/^	__u32 list_handle;$/;"	m	struct:drm_amdgpu_bo_list_in	typeref:typename:__u32
list_handle	include/drm/amdgpu_drm.h	/^	__u32 list_handle;$/;"	m	struct:drm_amdgpu_bo_list_out	typeref:typename:__u32
list_head	util_double_list.h	/^struct list_head$/;"	s
list_inithead	util_double_list.h	/^static inline void list_inithead(struct list_head *item)$/;"	f	typeref:typename:void
list_replace	util_double_list.h	/^static inline void list_replace(struct list_head *from, struct list_head *to)$/;"	f	typeref:typename:void
load_module	xf86drm.h	/^	int (*load_module)(const char *name);$/;"	m	struct:_drmServerInfo	typeref:typename:int (*)(const char * name)
lock	include/drm/drm.h	/^	__volatile__ unsigned int lock;		\/**< lock variable *\/$/;"	m	struct:drm_hw_lock	typeref:typename:__volatile__ unsigned int
lock	include/drm/drm_sarea.h	/^	struct drm_hw_lock lock;$/;"	m	struct:drm_sarea	typeref:struct:drm_hw_lock
lock	include/drm/via_drm.h	/^	__u32 lock;$/;"	m	struct:_drm_via_futex	typeref:typename:__u32
lock	intel/intel_bufmgr_fake.c	/^	pthread_mutex_t lock;$/;"	m	struct:_bufmgr_fake	typeref:typename:pthread_mutex_t	file:
lock	intel/intel_bufmgr_gem.c	/^	pthread_mutex_t lock;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:pthread_mutex_t	file:
lock	nouveau/private.h	/^	pthread_mutex_t lock;$/;"	m	struct:nouveau_device_priv	typeref:typename:pthread_mutex_t
lock	xf86drm.h	/^	volatile unsigned int lock;$/;"	m	struct:_drmLock	typeref:typename:volatile unsigned int
lock_id	freedreno/kgsl/kgsl_drm.h	/^	uint32_t lock_id;	  \/* Returned lock id used for unlocking *\/$/;"	m	struct:drm_kgsl_gem_lock_handles	typeref:typename:uint32_t
lock_id	freedreno/kgsl/kgsl_drm.h	/^	uint32_t lock_id;$/;"	m	struct:drm_kgsl_gem_unlock_handles	typeref:typename:uint32_t
lock_id	freedreno/kgsl/kgsl_drm.h	/^	uint32_t lock_id;$/;"	m	struct:drm_kgsl_gem_unlock_on_ts	typeref:typename:uint32_t
log2_int	radeon/radeon_surface.c	/^static unsigned log2_int(unsigned x)$/;"	f	typeref:typename:unsigned	file:
log2_int	xf86drm.c	/^static unsigned log2_int(unsigned x)$/;"	f	typeref:typename:unsigned	file:
log2_num_buckets	intel/uthash.h	/^   unsigned num_buckets, log2_num_buckets;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
log_tex_granularity	include/drm/i915_drm.h	/^	int log_tex_granularity;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
logic_op	nouveau/nvif/if0003.h	/^		__u16 logic_op;$/;"	m	struct:nvif_perfdom_v0::__anonbddf1a210108	typeref:typename:__u16
long_format	xf86drm.h	/^		const char *long_format; \/**< Suggested format for long_name *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:const char *
long_name	xf86drm.h	/^		const char *long_name; \/**< Long name for value *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:const char *
lookup_bo	etnaviv/etnaviv_bo.c	/^static struct etna_bo *lookup_bo(void *tbl, uint32_t handle)$/;"	f	typeref:struct:etna_bo *	file:
lookup_bo	freedreno/freedreno_bo.c	/^static struct fd_bo * lookup_bo(void *tbl, uint32_t key)$/;"	f	typeref:struct:fd_bo *	file:
lookup_bo	omap/omap_drm.c	/^static struct omap_bo * lookup_bo(struct omap_device *dev,$/;"	f	typeref:struct:omap_bo *	file:
low_mark	include/drm/drm.h	/^	int low_mark;		 \/**< Low water mark *\/$/;"	m	struct:drm_buf_desc	typeref:typename:int
low_mark	xf86drm.h	/^	int low_mark; \/**< Low water mark *\/$/;"	m	struct:_drmBufDesc	typeref:typename:int
low_offset	intel/intel_bufmgr_fake.c	/^	unsigned long low_offset;$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned long	file:
lower_32_bits	intel/intel_bufmgr_gem.c	/^#define lower_32_bits(/;"	d	file:
lru	intel/intel_bufmgr_fake.c	/^	struct block lru;$/;"	m	struct:_bufmgr_fake	typeref:struct:block	file:
m	xf86drmRandom.h	/^	unsigned long m;$/;"	m	struct:RandomState	typeref:typename:unsigned long
maccess	include/drm/mga_drm.h	/^	unsigned int maccess;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
maccess	include/drm/mga_drm.h	/^	unsigned int maccess;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int
macrotile_mode_array	radeon/radeon_surface.c	/^    uint32_t                        macrotile_mode_array[16];$/;"	m	struct:radeon_hw_info	typeref:typename:uint32_t[16]	file:
madv	include/drm/i915_drm.h	/^	__u32 madv;$/;"	m	struct:drm_i915_gem_madvise	typeref:typename:__u32
madv	include/drm/msm_drm.h	/^	__u32 madv;           \/* in, MSM_MADV_x *\/$/;"	m	struct:drm_msm_gem_madvise	typeref:typename:__u32
madv	include/drm/vc4_drm.h	/^	__u32 madv;$/;"	m	struct:drm_vc4_gem_madvise	typeref:typename:__u32
madvise	freedreno/freedreno_priv.h	/^	int (*madvise)(struct fd_bo *bo, int willneed);$/;"	m	struct:fd_bo_funcs	typeref:typename:int (*)(struct fd_bo * bo,int willneed)
magic	android/gralloc_handle.h	/^	uint32_t magic; \/* differentiate between allocator impls *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
magic	include/drm/drm.h	/^	drm_magic_t magic;$/;"	m	struct:drm_auth	typeref:typename:drm_magic_t
magic	include/drm/drm.h	/^	unsigned long magic;	\/**< Magic *\/$/;"	m	struct:drm_client	typeref:typename:unsigned long
magic	tests/etnaviv/write_bmp.c	/^	unsigned short magic;$/;"	m	struct:bmp_header	typeref:typename:unsigned short	file:
magic	xf86drmHash.h	/^	unsigned long magic;$/;"	m	struct:HashTable	typeref:typename:unsigned long
magic	xf86drmRandom.h	/^	unsigned long magic;$/;"	m	struct:RandomState	typeref:typename:unsigned long
magic	xf86drmSL.c	/^	unsigned long magic; \/* SL_ENTRY_MAGIC *\/$/;"	m	struct:SLEntry	typeref:typename:unsigned long	file:
magic	xf86drmSL.c	/^	unsigned long magic; \/* SL_LIST_MAGIC *\/$/;"	m	struct:SkipList	typeref:typename:unsigned long	file:
main	build/meson-private/sanitycheckc.c	/^int main(void) { int class=0; return class; }$/;"	f	typeref:typename:int
main	intel/test_decode.c	/^main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/amdgpu/amdgpu_test.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/animatefb/animatefb.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/camera_test/v4l2_test.c	/^int main()$/;"	f	typeref:typename:int
main	tests/drm-hello/drm-hello.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/drmdevice.c	/^main(void)$/;"	f	typeref:typename:int
main	tests/drmsl.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/etnaviv/etnaviv_2d_test.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/etnaviv/etnaviv_bo_cache_test.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/etnaviv/etnaviv_cmd_stream_test.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/exynos/exynos_fimg2d_event.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/exynos/exynos_fimg2d_perf.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/exynos/exynos_fimg2d_test.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/hash.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/kms/kms-steal-crtc.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/kms/kms-universal-planes.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/kmstest/main.c	/^int main(int argc, char** argv)$/;"	f	typeref:typename:int
main	tests/modelist/modelist.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/modeprint/modeprint.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-atomic/modeset-atomic.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-double-buffer/modeset-double-buffer.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-double-buffered/modeset-double-buffered.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-page-flip/modeset-page-flip.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-plane-move/modeset-plane-move.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-plane-scale/modeset-plane-scale.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-plane-test/modeset-plane-test.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-showimg/modeset-showimg.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-single-buffer/modeset-single-buffer.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset-vsync-1/modeset-vsync-1.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/modeset-vsync/modeset-vsync.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modeset/modeset.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/modesetting/modesetting.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/modetest/modetest.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tests/nouveau/threaded.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/proptest/proptest.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/radeon/radeon_ttm.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/random.c	/^int main(void)$/;"	f	typeref:typename:int
main	tests/selectres/selectres.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/showfb/showfb.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/tegra/openclose.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tests/ttmtest/src/ttmtest.c	/^main()$/;"	f	typeref:typename:int
main	tests/vbltest/vbltest.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
major	exynos/exynos_drm.h	/^	__u32	major;$/;"	m	struct:drm_exynos_g2d_get_ver	typeref:typename:__u32
major	exynos/exynos_fimg2d.c	/^	unsigned int			major;$/;"	m	struct:g2d_context	typeref:typename:unsigned int	file:
major_version	amdgpu/amdgpu_internal.h	/^	unsigned major_version;$/;"	m	struct:amdgpu_device	typeref:typename:unsigned
major_version	tests/amdgpu/basic_tests.c	/^static  uint32_t  major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/bo_tests.c	/^static uint32_t major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/cs_tests.c	/^static uint32_t major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/deadlock_tests.c	/^static  uint32_t  major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/syncobj_tests.c	/^static  uint32_t  major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/uvd_enc_tests.c	/^static uint32_t major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/vce_tests.c	/^static uint32_t major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/vcn_tests.c	/^static uint32_t major_version;$/;"	v	typeref:typename:uint32_t	file:
major_version	tests/amdgpu/vm_tests.c	/^static  uint32_t  major_version;$/;"	v	typeref:typename:uint32_t	file:
make_pwetty	tests/util/pattern.c	/^static void make_pwetty(void *data, unsigned int width, unsigned int height,$/;"	f	typeref:typename:void	file:
managers	intel/intel_bufmgr_gem.c	/^	drmMMListHead managers;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:drmMMListHead	file:
map	etnaviv/etnaviv_priv.h	/^	void            *map;           \/* userspace mmap'ing (if there is one) *\/$/;"	m	struct:etna_bo	typeref:typename:void *
map	freedreno/freedreno_priv.h	/^	void *map;$/;"	m	struct:fd_bo	typeref:typename:void *
map	nouveau/nouveau.h	/^	void *map;$/;"	m	struct:nouveau_bo	typeref:typename:void *
map	omap/omap_drm.c	/^	void		*map;		\/* userspace mmap'ing (if there is one) *\/$/;"	m	struct:omap_bo	typeref:typename:void *	file:
map	tegra/private.h	/^	void *map;$/;"	m	struct:drm_tegra_bo	typeref:typename:void *
map	tests/modeset-atomic/modeset-atomic.c	/^	uint8_t *map;$/;"	m	struct:modeset_buf	typeref:typename:uint8_t *	file:
map	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint8_t *map;$/;"	m	struct:modeset_buf	typeref:typename:uint8_t *	file:
map	tests/modeset-showimg/modeset-showimg.c	/^	uint8_t *map;$/;"	m	struct:modeset_buf	typeref:typename:uint8_t *	file:
map	tests/modeset-vsync/modeset-vsync.c	/^	uint8_t *map;$/;"	m	struct:modeset_buf	typeref:typename:uint8_t *	file:
map	tests/modeset/modeset.c	/^	uint8_t *map;$/;"	m	struct:modeset_dev	typeref:typename:uint8_t *	file:
map	xf86drm.h	/^	drmAddress map;$/;"	m	struct:_drmRegion	typeref:typename:drmAddress
map_count	intel/intel_bufmgr_fake.c	/^	unsigned int map_count;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned int	file:
map_count	intel/intel_bufmgr_gem.c	/^	int map_count;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
map_count	libkms/dumb.c	/^	unsigned map_count;$/;"	m	struct:dumb_bo	typeref:typename:unsigned	file:
map_count	libkms/exynos.c	/^	unsigned map_count;$/;"	m	struct:exynos_bo	typeref:typename:unsigned	file:
map_count	libkms/intel.c	/^	unsigned map_count;$/;"	m	struct:intel_bo	typeref:typename:unsigned	file:
map_count	libkms/nouveau.c	/^	unsigned map_count;$/;"	m	struct:nouveau_bo	typeref:typename:unsigned	file:
map_count	libkms/radeon.c	/^	unsigned map_count;$/;"	m	struct:radeon_bo	typeref:typename:unsigned	file:
map_count	libkms/vmwgfx.c	/^	unsigned map_count;$/;"	m	struct:vmwgfx_bo	typeref:typename:unsigned	file:
map_count	radeon/radeon_bo_gem.c	/^    int                     map_count;$/;"	m	struct:radeon_bo_gem	typeref:typename:int	file:
map_gtt	intel/intel_bufmgr_gem.c	/^map_gtt(drm_intel_bo *bo)$/;"	f	typeref:typename:int	file:
map_handle	include/drm/nouveau_drm.h	/^	__u64 map_handle;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u64
map_handle	include/drm/vmwgfx_drm.h	/^	__u64 map_handle;$/;"	m	struct:drm_vmw_dmabuf_rep	typeref:typename:__u64
map_handle	libkms/nouveau.c	/^	uint64_t map_handle;$/;"	m	struct:nouveau_bo	typeref:typename:uint64_t	file:
map_handle	libkms/vmwgfx.c	/^	uint64_t map_handle;$/;"	m	struct:vmwgfx_bo	typeref:typename:uint64_t	file:
map_handle	nouveau/private.h	/^	uint64_t map_handle;$/;"	m	struct:nouveau_bo_priv	typeref:typename:uint64_t
map_size	include/drm/amdgpu_drm.h	/^	__u64 map_size;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u64
mapcount	tests/radeon/rbo.h	/^    unsigned            mapcount;$/;"	m	struct:rbo	typeref:typename:unsigned
mapped_cpu_write	intel/intel_bufmgr_gem.c	/^	bool mapped_cpu_write;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
mapped_ptr	exynos/exynos_fimg2d.h	/^	void				*mapped_ptr[G2D_PLANE_MAX_NR];$/;"	m	struct:g2d_image	typeref:typename:void * []
mapping	include/drm/tegra_drm.h	/^	__u32 mapping;$/;"	m	struct:drm_tegra_channel_map	typeref:typename:__u32
mapping	include/drm/tegra_drm.h	/^	__u32 mapping;$/;"	m	struct:drm_tegra_channel_unmap	typeref:typename:__u32
mapping	include/drm/tegra_drm.h	/^	__u32 mapping;$/;"	m	struct:drm_tegra_submit_buf	typeref:typename:__u32
marketing_name	amdgpu/amdgpu_internal.h	/^	char *marketing_name;$/;"	m	struct:amdgpu_device	typeref:typename:char *
mask	include/drm/r128_drm.h	/^	unsigned char *mask;$/;"	m	struct:drm_r128_depth	typeref:typename:unsigned char *
mask	include/drm/r128_drm.h	/^	unsigned int *mask;$/;"	m	struct:drm_r128_stipple	typeref:typename:unsigned int *
mask	include/drm/radeon_drm.h	/^	unsigned int *mask;$/;"	m	struct:drm_radeon_stipple	typeref:typename:unsigned int *
mask	include/drm/savage_drm.h	/^		unsigned int mask;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90708	typeref:typename:unsigned int
mask	include/drm/vmwgfx_drm.h	/^	__u32 mask;$/;"	m	struct:drm_vmw_fence_rep	typeref:typename:__u32
mask	nouveau/nvif/if0002.h	/^	__u32 mask;$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u32
mask_rop4_en	exynos/exynos_fimg2d.h	/^		unsigned int			mask_rop4_en:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
masking_en	exynos/exynos_fimg2d.h	/^		unsigned int			masking_en:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
matrix	include/drm/drm_mode.h	/^	__u64 matrix[9];$/;"	m	struct:drm_color_ctm	typeref:typename:__u64[9]
max_allocation	amdgpu/amdgpu.h	/^	uint64_t max_allocation;$/;"	m	struct:amdgpu_heap_info	typeref:typename:uint64_t
max_allocation	include/drm/amdgpu_drm.h	/^	__u64 max_allocation;$/;"	m	struct:drm_amdgpu_heap_info	typeref:typename:__u64
max_bos	etnaviv/etnaviv_priv.h	/^		uint32_t nr_bos, max_bos;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:typename:uint32_t
max_bos	etnaviv/etnaviv_priv.h	/^	uint32_t nr_bos, max_bos;$/;"	m	struct:etna_cmd_stream_priv	typeref:typename:uint32_t
max_cll	include/drm/drm_mode.h	/^	__u16 max_cll;$/;"	m	struct:hdr_metadata_infoframe	typeref:typename:__u16
max_display_mastering_luminance	include/drm/drm_mode.h	/^	__u16 max_display_mastering_luminance;$/;"	m	struct:hdr_metadata_infoframe	typeref:typename:__u16
max_engine_clk	amdgpu/amdgpu.h	/^	uint64_t max_engine_clk;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint64_t
max_engine_clock	include/drm/amdgpu_drm.h	/^	__u64 max_engine_clock;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
max_eus_per_subslice	include/drm/i915_drm.h	/^	__u16 max_eus_per_subslice;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u16
max_eus_per_subslice	include/drm/i915_drm.h	/^	__u16 max_eus_per_subslice;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
max_fall	include/drm/drm_mode.h	/^	__u16 max_fall;$/;"	m	struct:hdr_metadata_infoframe	typeref:typename:__u16
max_gs_waves_per_vgt	include/drm/amdgpu_drm.h	/^	__u32 max_gs_waves_per_vgt;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
max_height	include/drm/amdgpu_drm.h	/^	__u32 max_height;$/;"	m	struct:drm_amdgpu_info_video_codec_info	typeref:typename:__u32
max_height	include/drm/drm_mode.h	/^	__u32 max_height;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
max_height	xf86drmMode.h	/^	uint32_t min_height, max_height;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t
max_key	amdgpu/handle_table.h	/^	uint32_t	max_key;$/;"	m	struct:handle_table	typeref:typename:uint32_t
max_len	intel/intel_decode.c	/^		int unsigned max_len;$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:int unsigned	file:
max_len	intel/intel_decode.c	/^		unsigned int max_len;$/;"	m	struct:decode_2d::__anon0c59e6600208	typeref:typename:unsigned int	file:
max_len	intel/intel_decode.c	/^		unsigned int max_len;$/;"	m	struct:decode_3d::__anon0c59e6600408	typeref:typename:unsigned int	file:
max_len	intel/intel_decode.c	/^		unsigned int max_len;$/;"	m	struct:decode_3d_1d::__anon0c59e6600308	typeref:typename:unsigned int	file:
max_len	intel/intel_decode.c	/^		unsigned int max_len;$/;"	m	struct:decode_3d_i830::__anon0c59e6600608	typeref:typename:unsigned int	file:
max_len	intel/intel_decode.c	/^		unsigned int max_len;$/;"	m	struct:decode_mi::__anon0c59e6600108	typeref:typename:unsigned int	file:
max_level	include/drm/amdgpu_drm.h	/^	__u32 max_level;$/;"	m	struct:drm_amdgpu_info_video_codec_info	typeref:typename:__u32
max_memory_clk	amdgpu/amdgpu.h	/^	uint64_t max_memory_clk;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint64_t
max_memory_clock	include/drm/amdgpu_drm.h	/^	__u64 max_memory_clock;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
max_pixels_per_frame	include/drm/amdgpu_drm.h	/^	__u32 max_pixels_per_frame;$/;"	m	struct:drm_amdgpu_info_video_codec_info	typeref:typename:__u32
max_pmrs	etnaviv/etnaviv_priv.h	/^		uint32_t nr_pmrs, max_pmrs;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:typename:uint32_t
max_quad_shader_pipes	amdgpu/amdgpu.h	/^	uint32_t max_quad_shader_pipes;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
max_relocs	etnaviv/etnaviv_priv.h	/^		uint32_t nr_relocs, max_relocs;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:typename:uint32_t
max_relocs	intel/intel_bufmgr_gem.c	/^	int max_relocs;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
max_size	include/drm/vmwgfx_drm.h	/^	__u32 max_size;$/;"	m	struct:drm_vmw_get_3d_cap_arg	typeref:typename:__u32
max_slices	include/drm/i915_drm.h	/^	__u16 max_slices;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
max_subslices	include/drm/i915_drm.h	/^	__u16 max_subslices;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
max_value	include/drm/i915_drm.h	/^	__u32 max_value;$/;"	m	struct:drm_intel_sprite_colorkey	typeref:typename:__u32
max_width	include/drm/amdgpu_drm.h	/^	__u32 max_width;$/;"	m	struct:drm_amdgpu_info_video_codec_info	typeref:typename:__u32
max_width	include/drm/drm_mode.h	/^	__u32 max_width;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
max_width	xf86drmMode.h	/^	uint32_t min_width, max_width;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t
max_x_tile	include/drm/vc4_drm.h	/^	__u8 max_x_tile;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u8
max_y_tile	include/drm/vc4_drm.h	/^	__u8 max_y_tile;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u8
maxver	nouveau/nouveau.h	/^	int maxver;$/;"	m	struct:nouveau_sclass	typeref:typename:int
maxver	nouveau/nvif/ioctl.h	/^		__s16 maxver;$/;"	m	struct:nvif_ioctl_sclass_v0::nvif_ioctl_sclass_oclass_v0	typeref:typename:__s16
mc_arb_ramcfg	amdgpu/amdgpu.h	/^	uint32_t mc_arb_ramcfg;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
mclk	include/drm/amdgpu_drm.h	/^	__u32 mclk;$/;"	m	struct:drm_amdgpu_info_vce_clock_table_entry	typeref:typename:__u32
mem	intel/intel_bufmgr_fake.c	/^	struct mem_block *mem;	\/* BM_MEM_AGP *\/$/;"	m	struct:block	typeref:struct:mem_block *	file:
mem_addr	include/drm/via_drm.h	/^	unsigned char *mem_addr;$/;"	m	struct:drm_via_dmablit	typeref:typename:unsigned char *
mem_block	intel/mm.h	/^struct mem_block {$/;"	s
mem_stride	include/drm/via_drm.h	/^	__u32 mem_stride;$/;"	m	struct:drm_via_dmablit	typeref:typename:__u32
mem_virtual	intel/intel_bufmgr_gem.c	/^	void *mem_virtual;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:void *	file:
memclear	intel/intel_bufmgr_gem.c	/^#define memclear(/;"	d	file:
memclear	xf86drm.c	/^#define memclear(/;"	d	file:
memclear	xf86drmMode.c	/^#define memclear(/;"	d	file:
memory_allowed	include/drm/drm.h	/^	unsigned long memory_allowed;	\/* bytes *\/$/;"	m	struct:drm_agp_info	typeref:typename:unsigned long
memory_used	include/drm/drm.h	/^	unsigned long memory_used;$/;"	m	struct:drm_agp_info	typeref:typename:unsigned long
memtype	freedreno/kgsl/msm_kgsl.h	/^	enum kgsl_user_mem_type memtype;$/;"	m	struct:kgsl_map_user_mem	typeref:enum:kgsl_user_mem_type
memtype	nouveau/nouveau.h	/^		uint32_t memtype;$/;"	m	struct:nouveau_bo_config::__anon20276d900208	typeref:typename:uint32_t
memtype	nouveau/nouveau.h	/^		uint32_t memtype;$/;"	m	struct:nouveau_bo_config::__anon20276d900308	typeref:typename:uint32_t
metadata	amdgpu/amdgpu.h	/^	struct amdgpu_bo_metadata metadata;$/;"	m	struct:amdgpu_bo_info	typeref:struct:amdgpu_bo_metadata
metadata_type	include/drm/drm_mode.h	/^	__u32 metadata_type;$/;"	m	struct:hdr_output_metadata	typeref:typename:__u32
metadata_type	include/drm/drm_mode.h	/^	__u8 metadata_type;$/;"	m	struct:hdr_metadata_infoframe	typeref:typename:__u8
method	nouveau/nvif/ioctl.h	/^	__u8  method;$/;"	m	struct:nvif_ioctl_mthd_v0	typeref:typename:__u8
min	tests/modetest/modetest.c	/^#define min(/;"	d	file:
min_display_mastering_luminance	include/drm/drm_mode.h	/^	__u16 min_display_mastering_luminance;$/;"	m	struct:hdr_metadata_infoframe	typeref:typename:__u16
min_eus_per_subslice	include/drm/i915_drm.h	/^	__u16 min_eus_per_subslice;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u16
min_height	include/drm/drm_mode.h	/^	__u32 min_height;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
min_height	xf86drmMode.h	/^	uint32_t min_height, max_height;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t
min_len	intel/intel_decode.c	/^		int unsigned min_len;$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:int unsigned	file:
min_len	intel/intel_decode.c	/^		unsigned int min_len;$/;"	m	struct:decode_2d::__anon0c59e6600208	typeref:typename:unsigned int	file:
min_len	intel/intel_decode.c	/^		unsigned int min_len;$/;"	m	struct:decode_3d::__anon0c59e6600408	typeref:typename:unsigned int	file:
min_len	intel/intel_decode.c	/^		unsigned int min_len;$/;"	m	struct:decode_3d_1d::__anon0c59e6600308	typeref:typename:unsigned int	file:
min_len	intel/intel_decode.c	/^		unsigned int min_len;$/;"	m	struct:decode_3d_i830::__anon0c59e6600608	typeref:typename:unsigned int	file:
min_len	intel/intel_decode.c	/^		unsigned int min_len;$/;"	m	struct:decode_mi::__anon0c59e6600108	typeref:typename:unsigned int	file:
min_value	include/drm/i915_drm.h	/^	__u32 min_value;$/;"	m	struct:drm_intel_sprite_colorkey	typeref:typename:__u32
min_width	include/drm/drm_mode.h	/^	__u32 min_width;$/;"	m	struct:drm_mode_card_res	typeref:typename:__u32
min_width	xf86drmMode.h	/^	uint32_t min_width, max_width;$/;"	m	struct:_drmModeRes	typeref:typename:uint32_t
min_x_tile	include/drm/vc4_drm.h	/^	__u8 min_x_tile;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u8
min_y_tile	include/drm/vc4_drm.h	/^	__u8 min_y_tile;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u8
minor	exynos/exynos_drm.h	/^	__u32	minor;$/;"	m	struct:drm_exynos_g2d_get_ver	typeref:typename:__u32
minor	exynos/exynos_fimg2d.c	/^	unsigned int			minor;$/;"	m	struct:g2d_context	typeref:typename:unsigned int	file:
minor_version	amdgpu/amdgpu_internal.h	/^	unsigned minor_version;$/;"	m	struct:amdgpu_device	typeref:typename:unsigned
minor_version	tests/amdgpu/basic_tests.c	/^static  uint32_t  minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/bo_tests.c	/^static uint32_t minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/cs_tests.c	/^static uint32_t minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/deadlock_tests.c	/^static  uint32_t  minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/syncobj_tests.c	/^static  uint32_t  minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/uvd_enc_tests.c	/^static uint32_t minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/vce_tests.c	/^static uint32_t minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/vcn_tests.c	/^static uint32_t minor_version;$/;"	v	typeref:typename:uint32_t	file:
minor_version	tests/amdgpu/vm_tests.c	/^static  uint32_t  minor_version;$/;"	v	typeref:typename:uint32_t	file:
minver	nouveau/nouveau.h	/^	int minver;$/;"	m	struct:nouveau_sclass	typeref:typename:int
minver	nouveau/nvif/ioctl.h	/^		__s16 minver;$/;"	m	struct:nvif_ioctl_sclass_v0::nvif_ioctl_sclass_oclass_v0	typeref:typename:__s16
mip_levels	include/drm/vmwgfx_drm.h	/^	__u32 mip_levels;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
mip_levels	include/drm/vmwgfx_drm.h	/^	__u32 mip_levels[DRM_VMW_MAX_SURFACE_FACES];$/;"	m	struct:drm_vmw_surface_create_req	typeref:typename:__u32[]
mip_minify	radeon/radeon_surface.c	/^static unsigned mip_minify(unsigned size, unsigned level)$/;"	f	typeref:typename:unsigned	file:
misc_3d_state_cntl_reg	include/drm/r128_drm.h	/^	unsigned int misc_3d_state_cntl_reg;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
misses	xf86drmHash.h	/^	unsigned long misses; \/* Not in table *\/$/;"	m	struct:HashTable	typeref:typename:unsigned long
mmAllocMem	intel/mm.c	/^drm_private struct mem_block *mmAllocMem(struct mem_block *heap, int size,$/;"	f	typeref:typename:drm_private struct mem_block *
mmCOMPUTE_NUM_THREAD_X	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_NUM_THREAD_X /;"	d	file:
mmCOMPUTE_PGM_LO	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_PGM_LO /;"	d	file:
mmCOMPUTE_PGM_RSRC1	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_PGM_RSRC1 /;"	d	file:
mmCOMPUTE_RESOURCE_LIMITS	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_RESOURCE_LIMITS /;"	d	file:
mmCOMPUTE_TMPRING_SIZE	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_TMPRING_SIZE /;"	d	file:
mmCOMPUTE_USER_DATA_0	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_USER_DATA_0 /;"	d	file:
mmCOMPUTE_USER_DATA_1	tests/amdgpu/basic_tests.c	/^#define mmCOMPUTE_USER_DATA_1 /;"	d	file:
mmDestroy	intel/mm.c	/^drm_private void mmDestroy(struct mem_block *heap)$/;"	f	typeref:typename:drm_private void
mmDumpMemInfo	intel/mm.c	/^drm_private void mmDumpMemInfo(const struct mem_block *heap)$/;"	f	typeref:typename:drm_private void
mmFreeMem	intel/mm.c	/^drm_private int mmFreeMem(struct mem_block *b)$/;"	f	typeref:typename:drm_private int
mmHeight	xf86drmMode.h	/^	uint32_t mmWidth, mmHeight; \/**< HxW in millimeters *\/$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t
mmInit	intel/mm.c	/^drm_private struct mem_block *mmInit(int ofs, int size)$/;"	f	typeref:typename:drm_private struct mem_block *
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	tests/amdgpu/deadlock_tests.c	/^#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR /;"	d	file:
mmWidth	xf86drmMode.h	/^	uint32_t mmWidth, mmHeight; \/**< HxW in millimeters *\/$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t
mm_height	include/drm/drm_mode.h	/^	__u32 mm_height;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
mm_width	include/drm/drm_mode.h	/^	__u32 mm_width;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
mmio_offset	include/drm/i915_drm.h	/^	unsigned int mmio_offset;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
mmio_offset	include/drm/mach64_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned long
mmio_offset	include/drm/mga_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
mmio_offset	include/drm/r128_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
mmio_offset	include/drm/radeon_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
mmio_offset	include/drm/via_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:_drm_via_init	typeref:typename:unsigned long
mmu_enabled	freedreno/kgsl/msm_kgsl.h	/^	unsigned int mmu_enabled;$/;"	m	struct:kgsl_devinfo	typeref:typename:unsigned int
mod	xf86drmMode.h	/^	uint64_t mod;$/;"	m	struct:_drmModeFormatModifierIterator	typeref:typename:uint64_t
mod_idx	xf86drmMode.h	/^	uint32_t fmt_idx, mod_idx;$/;"	m	struct:_drmModeFormatModifierIterator	typeref:typename:uint32_t
mode	include/drm/drm.h	/^	unsigned long mode;	\/**< AGP mode *\/$/;"	m	struct:drm_agp_mode	typeref:typename:unsigned long
mode	include/drm/drm.h	/^	unsigned long mode;$/;"	m	struct:drm_agp_info	typeref:typename:unsigned long
mode	include/drm/drm_mode.h	/^	struct drm_mode_modeinfo mode;$/;"	m	struct:drm_mode_crtc	typeref:struct:drm_mode_modeinfo
mode	include/drm/drm_mode.h	/^	struct drm_mode_modeinfo mode;$/;"	m	struct:drm_mode_mode_cmd	typeref:struct:drm_mode_modeinfo
mode	include/drm/tegra_drm.h	/^	__u32 mode;$/;"	m	struct:drm_tegra_gem_get_tiling	typeref:typename:__u32
mode	include/drm/tegra_drm.h	/^	__u32 mode;$/;"	m	struct:drm_tegra_gem_set_tiling	typeref:typename:__u32
mode	nouveau/nvif/if0003.h	/^	__u8  mode;$/;"	m	struct:nvif_perfdom_v0	typeref:typename:__u8
mode	radeon/radeon_surface.h	/^    uint32_t                    mode;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
mode	tegra/tegra.h	/^	uint32_t mode;$/;"	m	struct:drm_tegra_bo_tiling	typeref:typename:uint32_t
mode	tests/animatefb/animatefb.c	/^drmModeModeInfo mode = { 0 };$/;"	v	typeref:typename:drmModeModeInfo
mode	tests/exynos/exynos_fimg2d_test.c	/^	drmModeModeInfo *mode;$/;"	m	struct:connector	typeref:typename:drmModeModeInfo *	file:
mode	tests/kms/libkms-test.h	/^	drmModeModeInfo mode;$/;"	m	struct:kms_screen	typeref:typename:drmModeModeInfo
mode	tests/modeset-atomic/modeset-atomic.c	/^	drmModeModeInfo mode;$/;"	m	struct:modeset_output	typeref:typename:drmModeModeInfo	file:
mode	tests/modeset-double-buffered/modeset-double-buffered.c	/^	drmModeModeInfo mode;$/;"	m	struct:modeset_dev	typeref:typename:drmModeModeInfo	file:
mode	tests/modeset-showimg/modeset-showimg.c	/^	drmModeModeInfo mode;$/;"	m	struct:modeset_output	typeref:typename:drmModeModeInfo	file:
mode	tests/modeset-vsync-1/modeset-vsync-1.c	/^	drmModeModeInfo mode;$/;"	m	struct:connector	typeref:typename:drmModeModeInfo	file:
mode	tests/modeset-vsync/modeset-vsync.c	/^	drmModeModeInfo mode;$/;"	m	struct:modeset_dev	typeref:typename:drmModeModeInfo	file:
mode	tests/modeset/modeset.c	/^	drmModeModeInfo mode;$/;"	m	struct:modeset_dev	typeref:typename:drmModeModeInfo	file:
mode	tests/modesetting/modesetting.c	/^	drmModeModeInfo mode;$/;"	m	struct:connector	typeref:typename:drmModeModeInfo	file:
mode	tests/modetest/modetest.c	/^	drmModeModeInfo *mode;$/;"	m	struct:crtc	typeref:typename:drmModeModeInfo *	file:
mode	tests/modetest/modetest.c	/^	drmModeModeInfo *mode;$/;"	m	struct:pipe_arg	typeref:typename:drmModeModeInfo *	file:
mode	tests/modetest/modetest.c	/^	} mode;$/;"	m	struct:device	typeref:struct:device::__anon89ebcaf10108	file:
mode	tests/selectres/selectres.c	/^drmModeModeInfo mode = { 0 };$/;"	v	typeref:typename:drmModeModeInfo
mode	tests/showfb/showfb.c	/^drmModeModeInfo mode = { 0 };$/;"	v	typeref:typename:drmModeModeInfo
mode	xf86drmMode.h	/^	drmModeModeInfo mode;$/;"	m	struct:_drmModeCrtc	typeref:typename:drmModeModeInfo
mode_blob_id	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t mode_blob_id;$/;"	m	struct:modeset_output	typeref:typename:uint32_t	file:
mode_blob_id	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t mode_blob_id;$/;"	m	struct:modeset_output	typeref:typename:uint32_t	file:
mode_crtc	include/drm/amdgpu_drm.h	/^		} mode_crtc;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00908
mode_str	tests/exynos/exynos_fimg2d_test.c	/^	char mode_str[64];$/;"	m	struct:connector	typeref:typename:char[64]	file:
mode_str	tests/modetest/modetest.c	/^	char mode_str[64];$/;"	m	struct:pipe_arg	typeref:typename:char[64]	file:
mode_type_names	tests/modetest/modetest.c	/^static const char *mode_type_names[] = {$/;"	v	typeref:typename:const char * []	file:
mode_valid	include/drm/drm_mode.h	/^	__u32 mode_valid;$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
mode_valid	xf86drmMode.h	/^	int mode_valid;$/;"	m	struct:_drmModeCrtc	typeref:typename:int
mode_vrefresh	tests/modetest/modetest.c	/^static float mode_vrefresh(drmModeModeInfo *mode)$/;"	f	typeref:typename:float	file:
model	etnaviv/etnaviv_priv.h	/^	uint32_t model;$/;"	m	struct:etna_gpu	typeref:typename:uint32_t
modes	tests/modeprint/modeprint.c	/^int modes;$/;"	v	typeref:typename:int
modes	xf86drmMode.h	/^	drmModeModeInfoPtr modes;$/;"	m	struct:_drmModeConnector	typeref:typename:drmModeModeInfoPtr
modes_ptr	include/drm/drm_mode.h	/^	__u64 modes_ptr;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u64
modeset_atomic_prepare_commit	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_atomic_prepare_commit(int fd, struct modeset_output *out,$/;"	f	typeref:typename:int	file:
modeset_atomic_prepare_commit	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_atomic_prepare_commit(int fd, struct modeset_output *out,$/;"	f	typeref:typename:int	file:
modeset_buf	tests/modeset-atomic/modeset-atomic.c	/^struct modeset_buf {$/;"	s	file:
modeset_buf	tests/modeset-double-buffered/modeset-double-buffered.c	/^struct modeset_buf {$/;"	s	file:
modeset_buf	tests/modeset-showimg/modeset-showimg.c	/^struct modeset_buf {$/;"	s	file:
modeset_buf	tests/modeset-vsync/modeset-vsync.c	/^struct modeset_buf {$/;"	s	file:
modeset_cleanup	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_cleanup(int fd)$/;"	f	typeref:typename:void	file:
modeset_cleanup	tests/modeset-double-buffered/modeset-double-buffered.c	/^static void modeset_cleanup(int fd)$/;"	f	typeref:typename:void	file:
modeset_cleanup	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_cleanup(int fd)$/;"	f	typeref:typename:void	file:
modeset_cleanup	tests/modeset-vsync/modeset-vsync.c	/^static void modeset_cleanup(int fd)$/;"	f	typeref:typename:void	file:
modeset_cleanup	tests/modeset/modeset.c	/^static void modeset_cleanup(int fd)$/;"	f	typeref:typename:void	file:
modeset_create_fb	tests/camera_test/camera_plane.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_create_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-double-buffer/modeset-double-buffer.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo, uint32_t color)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-double-buffered/modeset-double-buffered.c	/^static int modeset_create_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-page-flip/modeset-page-flip.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo, uint32_t color)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-plane-move/modeset-plane-move.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-plane-scale/modeset-plane-scale.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-plane-test/modeset-plane-test.c	/^static int modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_create_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset-single-buffer/modeset-single-buffer.c	/^static unsigned int *modeset_create_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:unsigned int *	file:
modeset_create_fb	tests/modeset-vsync/modeset-vsync.c	/^static int modeset_create_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:int	file:
modeset_create_fb	tests/modeset/modeset.c	/^static int modeset_create_fb(int fd, struct modeset_dev *dev)$/;"	f	typeref:typename:int	file:
modeset_create_planefb	tests/camera_test/camera_plane.c	/^static int modeset_create_planefb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_planefb	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^static int modeset_create_planefb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_planefb	tests/modeset-plane-move/modeset-plane-move.c	/^static int modeset_create_planefb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_planefb	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^static int modeset_create_planefb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_planefb	tests/modeset-plane-scale/modeset-plane-scale.c	/^static int modeset_create_planefb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_planefb	tests/modeset-plane-test/modeset-plane-test.c	/^static int modeset_create_planefb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_yuvfb	tests/camera_test/camera_plane.c	/^static int modeset_create_yuvfb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_yuvfb	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^static int modeset_create_yuvfb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_yuvfb	tests/modeset-plane-move/modeset-plane-move.c	/^static int modeset_create_yuvfb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_yuvfb	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^static int modeset_create_yuvfb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_yuvfb	tests/modeset-plane-scale/modeset-plane-scale.c	/^static int modeset_create_yuvfb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_create_yuvfb	tests/modeset-plane-test/modeset-plane-test.c	/^static int modeset_create_yuvfb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:int	file:
modeset_destroy_fb	tests/camera_test/camera_plane.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_destroy_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-double-buffer/modeset-double-buffer.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-double-buffered/modeset-double-buffered.c	/^static void modeset_destroy_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-page-flip/modeset-page-flip.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-plane-move/modeset-plane-move.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-plane-scale/modeset-plane-scale.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-plane-test/modeset-plane-test.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_destroy_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-single-buffer/modeset-single-buffer.c	/^static void modeset_destroy_fb(int fd, struct buffer_object *bo)$/;"	f	typeref:typename:void	file:
modeset_destroy_fb	tests/modeset-vsync/modeset-vsync.c	/^static void modeset_destroy_fb(int fd, struct modeset_buf *buf)$/;"	f	typeref:typename:void	file:
modeset_destroy_objects	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_destroy_objects(int fd, struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_destroy_objects	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_destroy_objects(int fd, struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_dev	tests/modeset-double-buffered/modeset-double-buffered.c	/^struct modeset_dev {$/;"	s	file:
modeset_dev	tests/modeset-vsync/modeset-vsync.c	/^struct modeset_dev {$/;"	s	file:
modeset_dev	tests/modeset/modeset.c	/^struct modeset_dev {$/;"	s	file:
modeset_draw	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_draw(int fd)$/;"	f	typeref:typename:void	file:
modeset_draw	tests/modeset-double-buffered/modeset-double-buffered.c	/^static void modeset_draw(int fd)$/;"	f	typeref:typename:void	file:
modeset_draw	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_draw(int fd)$/;"	f	typeref:typename:void	file:
modeset_draw	tests/modeset-vsync/modeset-vsync.c	/^static void modeset_draw(int fd)$/;"	f	typeref:typename:void	file:
modeset_draw	tests/modeset/modeset.c	/^static void modeset_draw(void)$/;"	f	typeref:typename:void	file:
modeset_draw_dev	tests/modeset-vsync/modeset-vsync.c	/^static void modeset_draw_dev(int fd, struct modeset_dev *dev)$/;"	f	typeref:typename:void	file:
modeset_draw_out	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_draw_out(int fd, struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_draw_out	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_draw_out(int fd, struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_drm_object_fini	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_drm_object_fini(struct drm_object *obj)$/;"	f	typeref:typename:void	file:
modeset_drm_object_fini	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_drm_object_fini(struct drm_object *obj)$/;"	f	typeref:typename:void	file:
modeset_find_crtc	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_find_crtc(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_find_crtc	tests/modeset-double-buffered/modeset-double-buffered.c	/^static int modeset_find_crtc(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_find_crtc	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_find_crtc(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_find_crtc	tests/modeset-vsync/modeset-vsync.c	/^static int modeset_find_crtc(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_find_crtc	tests/modeset/modeset.c	/^static int modeset_find_crtc(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_find_plane	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_find_plane(int fd, struct modeset_output *out)$/;"	f	typeref:typename:int	file:
modeset_find_plane	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_find_plane(int fd, struct modeset_output *out)$/;"	f	typeref:typename:int	file:
modeset_get_object_properties	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_get_object_properties(int fd, struct drm_object *obj,$/;"	f	typeref:typename:void	file:
modeset_get_object_properties	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_get_object_properties(int fd, struct drm_object *obj,$/;"	f	typeref:typename:void	file:
modeset_list	tests/modeset-double-buffered/modeset-double-buffered.c	/^static struct modeset_dev *modeset_list = NULL;$/;"	v	typeref:struct:modeset_dev *	file:
modeset_list	tests/modeset-vsync/modeset-vsync.c	/^static struct modeset_dev *modeset_list = NULL;$/;"	v	typeref:struct:modeset_dev *	file:
modeset_list	tests/modeset/modeset.c	/^static struct modeset_dev *modeset_list = NULL;$/;"	v	typeref:struct:modeset_dev *	file:
modeset_open	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_open(int *out, const char *node)$/;"	f	typeref:typename:int	file:
modeset_open	tests/modeset-double-buffered/modeset-double-buffered.c	/^static int modeset_open(int *out, const char *node)$/;"	f	typeref:typename:int	file:
modeset_open	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_open(int *out, const char *node)$/;"	f	typeref:typename:int	file:
modeset_open	tests/modeset-vsync/modeset-vsync.c	/^static int modeset_open(int *out, const char *node)$/;"	f	typeref:typename:int	file:
modeset_open	tests/modeset/modeset.c	/^static int modeset_open(int *out, const char *node)$/;"	f	typeref:typename:int	file:
modeset_output	tests/modeset-atomic/modeset-atomic.c	/^struct modeset_output {$/;"	s	file:
modeset_output	tests/modeset-showimg/modeset-showimg.c	/^struct modeset_output {$/;"	s	file:
modeset_output_create	tests/modeset-atomic/modeset-atomic.c	/^static struct modeset_output *modeset_output_create(int fd, drmModeRes *res,$/;"	f	typeref:struct:modeset_output *	file:
modeset_output_create	tests/modeset-showimg/modeset-showimg.c	/^static struct modeset_output *modeset_output_create(int fd, drmModeRes *res,$/;"	f	typeref:struct:modeset_output *	file:
modeset_output_destroy	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_output_destroy(int fd, struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_output_destroy	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_output_destroy(int fd, struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_page_flip_event	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_page_flip_event(int fd, unsigned int frame,$/;"	f	typeref:typename:void	file:
modeset_page_flip_event	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_page_flip_event(int fd, unsigned int frame,$/;"	f	typeref:typename:void	file:
modeset_page_flip_event	tests/modeset-vsync/modeset-vsync.c	/^static void modeset_page_flip_event(int fd, unsigned int frame,$/;"	f	typeref:typename:void	file:
modeset_page_flip_handler	tests/modeset-page-flip/modeset-page-flip.c	/^static void modeset_page_flip_handler(int fd, uint32_t frame,$/;"	f	typeref:typename:void	file:
modeset_paint_framebuffer	tests/modeset-atomic/modeset-atomic.c	/^static void modeset_paint_framebuffer(struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_paint_framebuffer	tests/modeset-showimg/modeset-showimg.c	/^static void modeset_paint_framebuffer(struct modeset_output *out)$/;"	f	typeref:typename:void	file:
modeset_perform_modeset	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_perform_modeset(int fd)$/;"	f	typeref:typename:int	file:
modeset_perform_modeset	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_perform_modeset(int fd)$/;"	f	typeref:typename:int	file:
modeset_prepare	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_prepare(int fd)$/;"	f	typeref:typename:int	file:
modeset_prepare	tests/modeset-double-buffered/modeset-double-buffered.c	/^static int modeset_prepare(int fd)$/;"	f	typeref:typename:int	file:
modeset_prepare	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_prepare(int fd)$/;"	f	typeref:typename:int	file:
modeset_prepare	tests/modeset-vsync/modeset-vsync.c	/^static int modeset_prepare(int fd)$/;"	f	typeref:typename:int	file:
modeset_prepare	tests/modeset/modeset.c	/^static int modeset_prepare(int fd)$/;"	f	typeref:typename:int	file:
modeset_setup_dev	tests/modeset-double-buffered/modeset-double-buffered.c	/^static int modeset_setup_dev(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_setup_dev	tests/modeset-vsync/modeset-vsync.c	/^static int modeset_setup_dev(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_setup_dev	tests/modeset/modeset.c	/^static int modeset_setup_dev(int fd, drmModeRes *res, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_setup_framebuffers	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_setup_framebuffers(int fd, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_setup_framebuffers	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_setup_framebuffers(int fd, drmModeConnector *conn,$/;"	f	typeref:typename:int	file:
modeset_setup_objects	tests/modeset-atomic/modeset-atomic.c	/^static int modeset_setup_objects(int fd, struct modeset_output *out)$/;"	f	typeref:typename:int	file:
modeset_setup_objects	tests/modeset-showimg/modeset-showimg.c	/^static int modeset_setup_objects(int fd, struct modeset_output *out)$/;"	f	typeref:typename:int	file:
modifier	android/gralloc_handle.h	/^	uint64_t modifier __attribute__((aligned(8))); \/* buffer modifiers *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint64_t
modifier	include/drm/drm_mode.h	/^	__u64 modifier;$/;"	m	struct:drm_format_modifier	typeref:typename:__u64
modifier	include/drm/drm_mode.h	/^	__u64 modifier[4]; \/* ie, tiling, compress *\/$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u64[4]
modifier	include/drm/vc4_drm.h	/^	__u64 modifier;$/;"	m	struct:drm_vc4_get_tiling	typeref:typename:__u64
modifier	include/drm/vc4_drm.h	/^	__u64 modifier;$/;"	m	struct:drm_vc4_set_tiling	typeref:typename:__u64
modifier	xf86drm.c	/^	uint64_t modifier;$/;"	m	struct:drmFormatModifierInfo	typeref:typename:uint64_t	file:
modifier	xf86drm.c	/^	uint64_t modifier;$/;"	m	struct:drmFormatVendorModifierInfo	typeref:typename:uint64_t	file:
modifier	xf86drmMode.h	/^	uint64_t modifier; \/* applies to all buffers *\/$/;"	m	struct:_drmModeFB2	typeref:typename:uint64_t
modifier_format_vendor_table	xf86drm.c	/^static const struct drmVendorInfo modifier_format_vendor_table[] = {$/;"	v	typeref:typename:const struct drmVendorInfo[]	file:
modifier_name	xf86drm.c	/^	const char *modifier_name;$/;"	m	struct:drmFormatModifierInfo	typeref:typename:const char *	file:
modifier_name	xf86drm.c	/^	const char *modifier_name;$/;"	m	struct:drmFormatVendorModifierInfo	typeref:typename:const char *	file:
modifier_to_string	tests/modetest/modetest.c	/^static const char *modifier_to_string(uint64_t modifier)$/;"	f	typeref:typename:const char *	file:
modifiers_offset	include/drm/drm_mode.h	/^	__u32 modifiers_offset;$/;"	m	struct:drm_format_modifier_blob	typeref:typename:__u32
module_name	tests/modeprint/modeprint.c	/^char *module_name;$/;"	v	typeref:typename:char *
modules	tests/util/kms.c	/^static const char * const modules[] = {$/;"	v	typeref:typename:const char * const[]	file:
move_cursor	tests/modetest/cursor.c	/^static void move_cursor(struct cursor *cursor, const struct cursor_step *step)$/;"	f	typeref:typename:void	file:
ms	include/drm/via_drm.h	/^	__u32 ms;$/;"	m	struct:_drm_via_futex	typeref:typename:__u32
msaa_color_write	include/drm/vc4_drm.h	/^	struct drm_vc4_submit_rcl_surface msaa_color_write;$/;"	m	struct:drm_vc4_submit_cl	typeref:struct:drm_vc4_submit_rcl_surface
msaa_zs_write	include/drm/vc4_drm.h	/^	struct drm_vc4_submit_rcl_surface msaa_zs_write;$/;"	m	struct:drm_vc4_submit_cl	typeref:struct:drm_vc4_submit_rcl_surface
msec	tests/modetest/cursor.c	/^	uint32_t msec;$/;"	m	struct:cursor_step	typeref:typename:uint32_t	file:
msm_bo	freedreno/msm/msm_priv.h	/^struct msm_bo {$/;"	s
msm_bo_cpu_fini	freedreno/msm/msm_bo.c	/^static void msm_bo_cpu_fini(struct fd_bo *bo)$/;"	f	typeref:typename:void	file:
msm_bo_cpu_prep	freedreno/msm/msm_bo.c	/^static int msm_bo_cpu_prep(struct fd_bo *bo, struct fd_pipe *pipe, uint32_t op)$/;"	f	typeref:typename:int	file:
msm_bo_destroy	freedreno/msm/msm_bo.c	/^static void msm_bo_destroy(struct fd_bo *bo)$/;"	f	typeref:typename:void	file:
msm_bo_from_handle	freedreno/msm/msm_bo.c	/^drm_private struct fd_bo * msm_bo_from_handle(struct fd_device *dev,$/;"	f	typeref:typename:drm_private struct fd_bo *
msm_bo_iova	freedreno/msm/msm_bo.c	/^static uint64_t msm_bo_iova(struct fd_bo *bo)$/;"	f	typeref:typename:uint64_t	file:
msm_bo_madvise	freedreno/msm/msm_bo.c	/^static int msm_bo_madvise(struct fd_bo *bo, int willneed)$/;"	f	typeref:typename:int	file:
msm_bo_new_handle	freedreno/msm/msm_bo.c	/^drm_private int msm_bo_new_handle(struct fd_device *dev,$/;"	f	typeref:typename:drm_private int
msm_bo_offset	freedreno/msm/msm_bo.c	/^static int msm_bo_offset(struct fd_bo *bo, uint64_t *offset)$/;"	f	typeref:typename:int	file:
msm_cmd	freedreno/msm/msm_ringbuffer.c	/^struct msm_cmd {$/;"	s	file:
msm_device	freedreno/msm/msm_priv.h	/^struct msm_device {$/;"	s
msm_device_destroy	freedreno/msm/msm_device.c	/^static void msm_device_destroy(struct fd_device *dev)$/;"	f	typeref:typename:void	file:
msm_device_new	freedreno/msm/msm_device.c	/^drm_private struct fd_device * msm_device_new(int fd)$/;"	f	typeref:typename:drm_private struct fd_device *
msm_pipe	freedreno/msm/msm_priv.h	/^struct msm_pipe {$/;"	s
msm_pipe_destroy	freedreno/msm/msm_pipe.c	/^static void msm_pipe_destroy(struct fd_pipe *pipe)$/;"	f	typeref:typename:void	file:
msm_pipe_get_param	freedreno/msm/msm_pipe.c	/^static int msm_pipe_get_param(struct fd_pipe *pipe,$/;"	f	typeref:typename:int	file:
msm_pipe_new	freedreno/msm/msm_pipe.c	/^drm_private struct fd_pipe * msm_pipe_new(struct fd_device *dev,$/;"	f	typeref:typename:drm_private struct fd_pipe *
msm_pipe_wait	freedreno/msm/msm_pipe.c	/^static int msm_pipe_wait(struct fd_pipe *pipe, uint32_t timestamp,$/;"	f	typeref:typename:int	file:
msm_ringbuffer	freedreno/msm/msm_ringbuffer.c	/^struct msm_ringbuffer {$/;"	s	file:
msm_ringbuffer_cmd_count	freedreno/msm/msm_ringbuffer.c	/^static uint32_t msm_ringbuffer_cmd_count(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:uint32_t	file:
msm_ringbuffer_destroy	freedreno/msm/msm_ringbuffer.c	/^static void msm_ringbuffer_destroy(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:void	file:
msm_ringbuffer_emit_reloc	freedreno/msm/msm_ringbuffer.c	/^static void msm_ringbuffer_emit_reloc(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:void	file:
msm_ringbuffer_emit_reloc_ring	freedreno/msm/msm_ringbuffer.c	/^static uint32_t msm_ringbuffer_emit_reloc_ring(struct fd_ringbuffer *ring,$/;"	f	typeref:typename:uint32_t	file:
msm_ringbuffer_flush	freedreno/msm/msm_ringbuffer.c	/^static int msm_ringbuffer_flush(struct fd_ringbuffer *ring, uint32_t *last_start,$/;"	f	typeref:typename:int	file:
msm_ringbuffer_grow	freedreno/msm/msm_ringbuffer.c	/^static void msm_ringbuffer_grow(struct fd_ringbuffer *ring, uint32_t size)$/;"	f	typeref:typename:void	file:
msm_ringbuffer_hostptr	freedreno/msm/msm_ringbuffer.c	/^static void * msm_ringbuffer_hostptr(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:void *	file:
msm_ringbuffer_new	freedreno/msm/msm_ringbuffer.c	/^drm_private struct fd_ringbuffer * msm_ringbuffer_new(struct fd_pipe *pipe,$/;"	f	typeref:typename:drm_private struct fd_ringbuffer *
msm_ringbuffer_reset	freedreno/msm/msm_ringbuffer.c	/^static void msm_ringbuffer_reset(struct fd_ringbuffer *ring)$/;"	f	typeref:typename:void	file:
mthd	nouveau/nouveau.c	/^		struct nvif_ioctl_mthd_v0 mthd;$/;"	m	struct:nouveau_object_mthd::__anon20276d8b0208	typeref:struct:nvif_ioctl_mthd_v0	file:
mtilea	radeon/radeon_surface.h	/^    uint32_t                    mtilea;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
mtrr	include/drm/drm.h	/^	int mtrr;		 \/**< MTRR slot used *\/$/;"	m	struct:drm_map	typeref:typename:int
mult	xf86drm.h	/^		int mult; \/**< Multiplier value (e.g., 1024) *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:int
mult_names	xf86drm.h	/^		const char *mult_names; \/**< Multiplier names (e.g., "KGM") *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:const char *
multisample_count	include/drm/vmwgfx_drm.h	/^	__u32 multisample_count;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
mux_regs_ptr	include/drm/i915_drm.h	/^	__u64 mux_regs_ptr;$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:__u64
mvb	tests/amdgpu/vce_tests.c	/^	struct amdgpu_vce_bo mvb;$/;"	m	struct:amdgpu_vce_encode	typeref:struct:amdgpu_vce_bo	file:
mvbuf_size	tests/amdgpu/vce_tests.c	/^	unsigned mvbuf_size;$/;"	m	struct:amdgpu_vce_encode	typeref:typename:unsigned	file:
mvrefbuf	tests/amdgpu/vce_tests.c	/^	struct amdgpu_vce_bo mvrefbuf;$/;"	m	struct:amdgpu_vce_encode	typeref:struct:amdgpu_vce_bo	file:
n	include/drm/r128_drm.h	/^	int n;$/;"	m	struct:drm_r128_depth	typeref:typename:int
n_boolean_regs	include/drm/i915_drm.h	/^	__u32 n_boolean_regs;$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:__u32
n_bufs	include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anona03735db090a::__anona03735db1108	typeref:typename:unsigned char
n_flex_regs	include/drm/i915_drm.h	/^	__u32 n_flex_regs;$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:__u32
n_mux_regs	include/drm/i915_drm.h	/^	__u32 n_mux_regs;$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:__u32
name	etnaviv/etnaviv_drm.h	/^	char  name[64];   \/* out, name of domain *\/$/;"	m	struct:drm_etnaviv_pm_domain	typeref:typename:char[64]
name	etnaviv/etnaviv_drm.h	/^	char  name[64];   \/* out, name of domain *\/$/;"	m	struct:drm_etnaviv_pm_signal	typeref:typename:char[64]
name	etnaviv/etnaviv_priv.h	/^	char name[64];$/;"	m	struct:etna_perfmon_domain	typeref:typename:char[64]
name	etnaviv/etnaviv_priv.h	/^	char name[64];$/;"	m	struct:etna_perfmon_signal	typeref:typename:char[64]
name	etnaviv/etnaviv_priv.h	/^	uint32_t        name;           \/* flink global handle (DRI2 name) *\/$/;"	m	struct:etna_bo	typeref:typename:uint32_t
name	exynos/exynos_drmif.h	/^	uint32_t		name;$/;"	m	struct:exynos_bo	typeref:typename:uint32_t
name	freedreno/freedreno_priv.h	/^	uint32_t name;$/;"	m	struct:fd_bo	typeref:typename:uint32_t
name	include/drm/amdgpu_drm.h	/^	__u8 name[64];$/;"	m	struct:drm_amdgpu_info_vbios	typeref:typename:__u8[64]
name	include/drm/drm.h	/^	__u32 name;$/;"	m	struct:drm_gem_flink	typeref:typename:__u32
name	include/drm/drm.h	/^	__u32 name;$/;"	m	struct:drm_gem_open	typeref:typename:__u32
name	include/drm/drm.h	/^	char *name;	  \/**< Name of driver *\/$/;"	m	struct:drm_version	typeref:typename:char *
name	include/drm/drm_mode.h	/^	char name[DRM_DISPLAY_MODE_LEN];$/;"	m	struct:drm_mode_modeinfo	typeref:typename:char[]
name	include/drm/drm_mode.h	/^	char name[DRM_PROP_NAME_LEN];$/;"	m	struct:drm_mode_get_property	typeref:typename:char[]
name	include/drm/drm_mode.h	/^	char name[DRM_PROP_NAME_LEN];$/;"	m	struct:drm_mode_property_enum	typeref:typename:char[]
name	include/drm/i915_drm.h	/^	__u32 name;$/;"	m	struct:i915_user_extension	typeref:typename:__u32
name	include/drm/vc4_drm.h	/^	__u64 name;$/;"	m	struct:drm_vc4_label_bo	typeref:typename:__u64
name	intel/intel_bufmgr_fake.c	/^	const char *name;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:const char *	file:
name	intel/intel_bufmgr_gem.c	/^		const char *name;$/;"	m	struct:parse_devid_override::__anon10fa76970208	typeref:typename:const char *	file:
name	intel/intel_bufmgr_gem.c	/^	const char *name;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:const char *	file:
name	intel/intel_decode.c	/^		const char *name;$/;"	m	struct:decode_2d::__anon0c59e6600208	typeref:typename:const char *	file:
name	intel/intel_decode.c	/^		const char *name;$/;"	m	struct:decode_3d::__anon0c59e6600408	typeref:typename:const char *	file:
name	intel/intel_decode.c	/^		const char *name;$/;"	m	struct:decode_3d_1d::__anon0c59e6600308	typeref:typename:const char *	file:
name	intel/intel_decode.c	/^		const char *name;$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:const char *	file:
name	intel/intel_decode.c	/^		const char *name;$/;"	m	struct:decode_3d_i830::__anon0c59e6600608	typeref:typename:const char *	file:
name	intel/intel_decode.c	/^		const char *name;$/;"	m	struct:decode_mi::__anon0c59e6600108	typeref:typename:const char *	file:
name	intel/test_decode.c	/^		const char *name;$/;"	m	struct:infer_devid::__anonff69f8440108	typeref:typename:const char *	file:
name	libsync.h	/^	char	name[32];$/;"	m	struct:sync_merge_data	typeref:typename:char[32]
name	nouveau/nvif/cl0080.h	/^	char  name[64];$/;"	m	struct:nv_device_info_v0	typeref:typename:char[64]
name	nouveau/nvif/if0002.h	/^	char  name[64];$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:char[64]
name	nouveau/nvif/if0002.h	/^	char  name[64];$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:char[64]
name	nouveau/nvif/if0002.h	/^	char  name[64];$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:char[64]
name	nouveau/private.h	/^	uint32_t name;$/;"	m	struct:nouveau_bo_priv	typeref:typename:uint32_t
name	omap/omap_drm.c	/^	uint32_t	name;		\/* flink global handle (DRI2 name) *\/$/;"	m	struct:omap_bo	typeref:typename:uint32_t	file:
name	radeon/radeon_bo_gem.c	/^    uint32_t                name;$/;"	m	struct:radeon_bo_gem	typeref:typename:uint32_t	file:
name	tests/amdgpu/ras_tests.c	/^	char name[32];$/;"	m	struct:ras_common_if	typeref:typename:char[32]	file:
name	tests/camera_test/camera_plane.c	/^	char name[DRM_PROP_NAME_LEN+1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/kms/libkms-test.h	/^	char *name;$/;"	m	struct:kms_screen	typeref:typename:char *
name	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	char name[DRM_PROP_NAME_LEN+1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/modeset-plane-move/modeset-plane-move.c	/^	char name[DRM_PROP_NAME_LEN + 1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	char name[DRM_PROP_NAME_LEN + 1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/modeset-plane-scale/modeset-plane-scale.c	/^	char name[DRM_PROP_NAME_LEN + 1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/modeset-plane-test/modeset-plane-test.c	/^	char name[DRM_PROP_NAME_LEN + 1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/modeset-vsync-1/modeset-vsync-1.c	/^	char name[16];$/;"	m	struct:connector	typeref:typename:char[16]	file:
name	tests/modesetting/modesetting.c	/^	char name[16];$/;"	m	struct:connector	typeref:typename:char[16]	file:
name	tests/modetest/modetest.c	/^	char *name;$/;"	m	struct:connector	typeref:typename:char *	file:
name	tests/modetest/modetest.c	/^	char name[DRM_PROP_NAME_LEN + 1];$/;"	m	struct:property_arg	typeref:typename:char[]	file:
name	tests/util/format.h	/^	const char *name;$/;"	m	struct:util_format_info	typeref:typename:const char *
name	tests/util/kms.c	/^	const char *name;$/;"	m	struct:type_name	typeref:typename:const char *	file:
name	xf86drm.c	/^		const char *name;$/;"	m	struct:get_subsystem_type::__anon0ab21c850208	typeref:typename:const char *	file:
name	xf86drm.h	/^	char *name; \/**< Name of driver *\/$/;"	m	struct:_drmVersion	typeref:typename:char *
name	xf86drmMode.h	/^	char name[DRM_DISPLAY_MODE_LEN];$/;"	m	struct:_drmModeModeInfo	typeref:typename:char[]
name	xf86drmMode.h	/^	char name[DRM_PROP_NAME_LEN];$/;"	m	struct:_drmModeProperty	typeref:typename:char[]
name_hh	intel/intel_bufmgr_gem.c	/^	UT_hash_handle name_hh;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:UT_hash_handle	file:
name_len	include/drm/drm.h	/^	__kernel_size_t name_len;	  \/**< Length of name buffer *\/$/;"	m	struct:drm_version	typeref:typename:__kernel_size_t
name_len	xf86drm.h	/^	int name_len; \/**< Length of name buffer *\/$/;"	m	struct:_drmVersion	typeref:typename:int
name_table	etnaviv/etnaviv_priv.h	/^	void *handle_table, *name_table;$/;"	m	struct:etna_device	typeref:typename:void *
name_table	freedreno/freedreno_priv.h	/^	void *handle_table, *name_table;$/;"	m	struct:fd_device	typeref:typename:void *
name_table	intel/intel_bufmgr_gem.c	/^	drm_intel_bo_gem *name_table;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:drm_intel_bo_gem *	file:
nap_allowed	freedreno/kgsl/msm_kgsl.h	/^	unsigned int nap_allowed;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:unsigned int
nblk_x	radeon/radeon_surface.h	/^    uint32_t                    nblk_x;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
nblk_y	radeon/radeon_surface.h	/^    uint32_t                    nblk_y;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
nblk_z	radeon/radeon_surface.h	/^    uint32_t                    nblk_z;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
nbof	radeon/radeon_cs_gem.c	/^    unsigned                    nbof;$/;"	m	struct:radeon_cs_manager_gem	typeref:typename:unsigned	file:
nbox	include/drm/mach64_drm.h	/^	unsigned int nbox;$/;"	m	struct:drm_mach64_sarea	typeref:typename:unsigned int
nbox	include/drm/mga_drm.h	/^	unsigned int nbox;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
nbox	include/drm/r128_drm.h	/^	unsigned int nbox;$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int
nbox	include/drm/radeon_drm.h	/^	int nbox;$/;"	m	struct:drm_radeon_cmd_buffer	typeref:typename:int
nbox	include/drm/radeon_drm.h	/^	unsigned int nbox;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
nbox	include/drm/savage_drm.h	/^	unsigned int nbox;	\/* number of clipping boxes *\/$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:unsigned int
nbox	include/drm/via_drm.h	/^	unsigned int nbox;$/;"	m	struct:_drm_via_sarea	typeref:typename:unsigned int
ncounters	include/drm/vc4_drm.h	/^	__u32 ncounters;$/;"	m	struct:drm_vc4_perfmon_create	typeref:typename:__u32
ncursors	tests/modetest/cursor.c	/^static int ncursors;$/;"	v	typeref:typename:int	file:
ndw	radeon/radeon_cs.h	/^    unsigned ndw;$/;"	m	struct:radeon_cs	typeref:typename:unsigned
ndw	radeon/radeon_cs_int.h	/^    unsigned                    ndw;$/;"	m	struct:radeon_cs_int	typeref:typename:unsigned
need_fence	intel/intel_bufmgr_fake.c	/^	unsigned need_fence:1;$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned:1	file:
need_free	exynos/exynos_fimg2d.h	/^	unsigned int			need_free;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
nentry	radeon/bof.h	/^	unsigned	nentry;$/;"	m	struct:bof	typeref:typename:unsigned
new	nouveau/nouveau.c	/^		struct nvif_ioctl_new_v0 new;$/;"	m	struct:nouveau_object_init::__anon20276d8b0508	typeref:struct:nvif_ioctl_new_v0	file:
new_accounted	radeon/radeon_cs_int.h	/^    uint32_t new_accounted;$/;"	m	struct:radeon_cs_space_check	typeref:typename:uint32_t
next	amdgpu/amdgpu_internal.h	/^	struct amdgpu_device *next;$/;"	m	struct:amdgpu_device	typeref:struct:amdgpu_device *
next	include/drm/drm.h	/^	unsigned char next;$/;"	m	struct:drm_tex_region	typeref:typename:unsigned char
next	include/drm/via_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_via_tex_region	typeref:typename:unsigned char
next	intel/intel_bufmgr_fake.c	/^	struct block *next, *prev;$/;"	m	struct:block	typeref:struct:block *	file:
next	intel/mm.h	/^	struct mem_block *next, *prev;$/;"	m	struct:mem_block	typeref:struct:mem_block *
next	intel/uthash.h	/^   void *next;                       \/* next element in app order      *\/$/;"	m	struct:UT_hash_handle	typeref:typename:void *
next	libdrm_lists.h	/^    struct _drmMMListHead *next;$/;"	m	struct:_drmMMListHead	typeref:struct:_drmMMListHead *
next	nouveau/bufctx.c	/^	struct nouveau_bufref_priv *next;$/;"	m	struct:nouveau_bufref_priv	typeref:struct:nouveau_bufref_priv *	file:
next	nouveau/nouveau.h	/^	struct nouveau_list *next;$/;"	m	struct:nouveau_list	typeref:struct:nouveau_list *
next	nouveau/pushbuf.c	/^	struct nouveau_pushbuf_krec *next;$/;"	m	struct:nouveau_pushbuf_krec	typeref:struct:nouveau_pushbuf_krec *	file:
next	tests/modeset-atomic/modeset-atomic.c	/^	struct modeset_output *next;$/;"	m	struct:modeset_output	typeref:struct:modeset_output *	file:
next	tests/modeset-double-buffered/modeset-double-buffered.c	/^	struct modeset_dev *next;$/;"	m	struct:modeset_dev	typeref:struct:modeset_dev *	file:
next	tests/modeset-showimg/modeset-showimg.c	/^	struct modeset_output *next;$/;"	m	struct:modeset_output	typeref:struct:modeset_output *	file:
next	tests/modeset-vsync-1/modeset-vsync-1.c	/^	struct connector *next;$/;"	m	struct:connector	typeref:struct:connector *	file:
next	tests/modeset-vsync/modeset-vsync.c	/^	struct modeset_dev *next;$/;"	m	struct:modeset_dev	typeref:struct:modeset_dev *	file:
next	tests/modeset/modeset.c	/^	struct modeset_dev *next;$/;"	m	struct:modeset_dev	typeref:struct:modeset_dev *	file:
next	tests/modesetting/modesetting.c	/^	struct connector *next;$/;"	m	struct:connector	typeref:struct:connector *	file:
next	util_double_list.h	/^    struct list_head *next;$/;"	m	struct:list_head	typeref:struct:list_head *
next	xf86drm.h	/^	unsigned char next;$/;"	m	struct:_drmTextureRegion	typeref:typename:unsigned char
next	xf86drmHash.h	/^	struct HashBucket *next;$/;"	m	struct:HashBucket	typeref:struct:HashBucket *
next_color	tests/modeset-atomic/modeset-atomic.c	/^static uint8_t next_color(bool *up, uint8_t cur, unsigned int mod)$/;"	f	typeref:typename:uint8_t	file:
next_color	tests/modeset-double-buffered/modeset-double-buffered.c	/^static uint8_t next_color(bool *up, uint8_t cur, unsigned int mod)$/;"	f	typeref:typename:uint8_t	file:
next_color	tests/modeset-showimg/modeset-showimg.c	/^static uint8_t next_color(bool *up, uint8_t cur, unsigned int mod)$/;"	f	typeref:typename:uint8_t	file:
next_color	tests/modeset-vsync/modeset-vsync.c	/^static uint8_t next_color(bool *up, uint8_t cur, unsigned int mod)$/;"	f	typeref:typename:uint8_t	file:
next_color	tests/modeset/modeset.c	/^static uint8_t next_color(bool *up, uint8_t cur, unsigned int mod)$/;"	f	typeref:typename:uint8_t	file:
next_extension	include/drm/i915_drm.h	/^	__u64 next_extension;$/;"	m	struct:i915_user_extension	typeref:typename:__u64
next_free	intel/mm.h	/^	struct mem_block *next_free, *prev_free;$/;"	m	struct:mem_block	typeref:struct:mem_block *
next_power_of_two	radeon/radeon_surface.c	/^static unsigned next_power_of_two(unsigned x)$/;"	f	typeref:typename:unsigned	file:
no_exec	intel/intel_bufmgr_gem.c	/^	unsigned int no_exec : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:unsigned int:1	file:
nodes	xf86drm.h	/^	char **nodes; \/* DRM_NODE_MAX sized array *\/$/;"	m	struct:_drmDevice	typeref:typename:char **
noexpand	intel/uthash.h	/^   unsigned ineff_expands, noexpand;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
nonideal_items	intel/uthash.h	/^   unsigned nonideal_items;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
nop	tests/amdgpu/vcn_tests.c	/^	uint32_t nop;$/;"	m	struct:amdgpu_vcn_reg	typeref:typename:uint32_t	file:
notifier_handle	include/drm/nouveau_drm.h	/^	uint32_t     notifier_handle;$/;"	m	struct:drm_nouveau_channel_alloc	typeref:typename:uint32_t
notify	nouveau/nouveau.h	/^		uint32_t notify;$/;"	m	struct:nve0_fifo::__anon20276d900408	typeref:typename:uint32_t
notify	nouveau/nouveau.h	/^	uint32_t notify;$/;"	m	struct:nv04_fifo	typeref:typename:uint32_t
notify	nouveau/nouveau.h	/^	uint32_t notify;$/;"	m	struct:nvc0_fifo	typeref:typename:uint32_t
nouveau_bo	libkms/nouveau.c	/^struct nouveau_bo$/;"	s	file:
nouveau_bo	nouveau/nouveau.h	/^struct nouveau_bo {$/;"	s
nouveau_bo	nouveau/private.h	/^nouveau_bo(struct nouveau_bo *bo)$/;"	f	typeref:struct:nouveau_bo_priv *
nouveau_bo_config	nouveau/nouveau.h	/^union nouveau_bo_config {$/;"	u
nouveau_bo_create	libkms/nouveau.c	/^nouveau_bo_create(struct kms_driver *kms,$/;"	f	typeref:typename:int	file:
nouveau_bo_del	nouveau/nouveau.c	/^nouveau_bo_del(struct nouveau_bo *bo)$/;"	f	typeref:typename:void	file:
nouveau_bo_destroy	libkms/nouveau.c	/^nouveau_bo_destroy(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
nouveau_bo_get_prop	libkms/nouveau.c	/^nouveau_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
nouveau_bo_make_global	nouveau/nouveau.c	/^nouveau_bo_make_global(struct nouveau_bo_priv *nvbo)$/;"	f	typeref:typename:void	file:
nouveau_bo_map	libkms/nouveau.c	/^nouveau_bo_map(struct kms_bo *_bo, void **out)$/;"	f	typeref:typename:int	file:
nouveau_bo_map	nouveau/nouveau.c	/^nouveau_bo_map(struct nouveau_bo *bo, uint32_t access,$/;"	f	typeref:typename:drm_public int
nouveau_bo_name_get	nouveau/nouveau.c	/^nouveau_bo_name_get(struct nouveau_bo *bo, uint32_t *name)$/;"	f	typeref:typename:drm_public int
nouveau_bo_name_ref	nouveau/nouveau.c	/^nouveau_bo_name_ref(struct nouveau_device *dev, uint32_t name,$/;"	f	typeref:typename:drm_public int
nouveau_bo_new	nouveau/nouveau.c	/^nouveau_bo_new(struct nouveau_device *dev, uint32_t flags, uint32_t align,$/;"	f	typeref:typename:drm_public int
nouveau_bo_prime_handle_ref	nouveau/nouveau.c	/^nouveau_bo_prime_handle_ref(struct nouveau_device *dev, int prime_fd,$/;"	f	typeref:typename:drm_public int
nouveau_bo_priv	nouveau/private.h	/^struct nouveau_bo_priv {$/;"	s
nouveau_bo_ref	nouveau/nouveau.c	/^nouveau_bo_ref(struct nouveau_bo *bo, struct nouveau_bo **pref)$/;"	f	typeref:typename:drm_public void
nouveau_bo_set_prime	nouveau/nouveau.c	/^nouveau_bo_set_prime(struct nouveau_bo *bo, int *prime_fd)$/;"	f	typeref:typename:drm_public int
nouveau_bo_unmap	libkms/nouveau.c	/^nouveau_bo_unmap(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
nouveau_bo_wait	nouveau/nouveau.c	/^nouveau_bo_wait(struct nouveau_bo *bo, uint32_t access,$/;"	f	typeref:typename:drm_public int
nouveau_bo_wrap	nouveau/nouveau.c	/^nouveau_bo_wrap(struct nouveau_device *dev, uint32_t handle,$/;"	f	typeref:typename:drm_public int
nouveau_bo_wrap_locked	nouveau/nouveau.c	/^nouveau_bo_wrap_locked(struct nouveau_device *dev, uint32_t handle,$/;"	f	typeref:typename:int	file:
nouveau_bufbin_priv	nouveau/bufctx.c	/^struct nouveau_bufbin_priv {$/;"	s	file:
nouveau_bufctx	nouveau/bufctx.c	/^nouveau_bufctx(struct nouveau_bufctx *bctx)$/;"	f	typeref:struct:nouveau_bufctx_priv *	file:
nouveau_bufctx	nouveau/nouveau.h	/^struct nouveau_bufctx {$/;"	s
nouveau_bufctx_del	nouveau/bufctx.c	/^nouveau_bufctx_del(struct nouveau_bufctx **pbctx)$/;"	f	typeref:typename:drm_public void
nouveau_bufctx_mthd	nouveau/bufctx.c	/^nouveau_bufctx_mthd(struct nouveau_bufctx *bctx, int bin, uint32_t packet,$/;"	f	typeref:typename:drm_public struct nouveau_bufref *
nouveau_bufctx_new	nouveau/bufctx.c	/^nouveau_bufctx_new(struct nouveau_client *client, int bins,$/;"	f	typeref:typename:drm_public int
nouveau_bufctx_priv	nouveau/bufctx.c	/^struct nouveau_bufctx_priv {$/;"	s	file:
nouveau_bufctx_refn	nouveau/bufctx.c	/^nouveau_bufctx_refn(struct nouveau_bufctx *bctx, int bin,$/;"	f	typeref:typename:drm_public struct nouveau_bufref *
nouveau_bufctx_reset	nouveau/bufctx.c	/^nouveau_bufctx_reset(struct nouveau_bufctx *bctx, int bin)$/;"	f	typeref:typename:drm_public void
nouveau_bufref	nouveau/nouveau.h	/^struct nouveau_bufref {$/;"	s
nouveau_bufref_priv	nouveau/bufctx.c	/^struct nouveau_bufref_priv {$/;"	s	file:
nouveau_client	nouveau/nouveau.h	/^struct nouveau_client {$/;"	s
nouveau_client	nouveau/private.h	/^nouveau_client(struct nouveau_client *client)$/;"	f	typeref:struct:nouveau_client_priv *
nouveau_client_del	nouveau/nouveau.c	/^nouveau_client_del(struct nouveau_client **pclient)$/;"	f	typeref:typename:drm_public void
nouveau_client_kref	nouveau/private.h	/^struct nouveau_client_kref {$/;"	s
nouveau_client_new	nouveau/nouveau.c	/^nouveau_client_new(struct nouveau_device *dev, struct nouveau_client **pclient)$/;"	f	typeref:typename:drm_public int
nouveau_client_priv	nouveau/private.h	/^struct nouveau_client_priv {$/;"	s
nouveau_create	libkms/nouveau.c	/^nouveau_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
nouveau_debug	nouveau/nouveau.c	/^drm_private uint32_t nouveau_debug = 0;$/;"	v	typeref:typename:drm_private uint32_t
nouveau_debug	nouveau/private.h	/^drm_private uint32_t nouveau_debug;$/;"	v	typeref:typename:drm_private uint32_t
nouveau_destroy	libkms/nouveau.c	/^nouveau_destroy(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
nouveau_device	nouveau/nouveau.h	/^struct nouveau_device {$/;"	s
nouveau_device	nouveau/private.h	/^nouveau_device(struct nouveau_device *dev)$/;"	f	typeref:struct:nouveau_device_priv *
nouveau_device_del	nouveau/nouveau.c	/^nouveau_device_del(struct nouveau_device **pdev)$/;"	f	typeref:typename:drm_public void
nouveau_device_new	nouveau/nouveau.c	/^nouveau_device_new(struct nouveau_object *parent, int32_t oclass,$/;"	f	typeref:typename:drm_public int
nouveau_device_open	nouveau/nouveau.c	/^nouveau_device_open(const char *busid, struct nouveau_device **pdev)$/;"	f	typeref:typename:drm_public int
nouveau_device_open_existing	nouveau/nouveau.c	/^nouveau_device_open_existing(struct nouveau_device **pdev, int close, int fd,$/;"	f	typeref:typename:drm_public int
nouveau_device_priv	nouveau/private.h	/^struct nouveau_device_priv {$/;"	s
nouveau_device_wrap	nouveau/nouveau.c	/^nouveau_device_wrap(int fd, int close, struct nouveau_device **pdev)$/;"	f	typeref:typename:drm_public int
nouveau_drm	nouveau/nouveau.h	/^nouveau_drm(struct nouveau_object *obj)$/;"	f	typeref:struct:nouveau_drm *
nouveau_drm	nouveau/nouveau.h	/^struct nouveau_drm {$/;"	s
nouveau_drm_del	nouveau/nouveau.c	/^nouveau_drm_del(struct nouveau_drm **pdrm)$/;"	f	typeref:typename:drm_public void
nouveau_drm_new	nouveau/nouveau.c	/^nouveau_drm_new(int fd, struct nouveau_drm **pdrm)$/;"	f	typeref:typename:drm_public int
nouveau_fifo	nouveau/nouveau.h	/^struct nouveau_fifo {$/;"	s
nouveau_get_prop	libkms/nouveau.c	/^nouveau_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
nouveau_getparam	nouveau/nouveau.c	/^nouveau_getparam(struct nouveau_device *dev, uint64_t param, uint64_t *value)$/;"	f	typeref:typename:drm_public int
nouveau_list	nouveau/nouveau.h	/^struct nouveau_list {$/;"	s
nouveau_mclass	nouveau/nouveau.h	/^struct nouveau_mclass {$/;"	s
nouveau_object	nouveau/nouveau.h	/^struct nouveau_object {$/;"	s
nouveau_object_del	nouveau/nouveau.c	/^nouveau_object_del(struct nouveau_object **pobj)$/;"	f	typeref:typename:drm_public void
nouveau_object_fini	nouveau/nouveau.c	/^nouveau_object_fini(struct nouveau_object *obj)$/;"	f	typeref:typename:void	file:
nouveau_object_init	nouveau/nouveau.c	/^nouveau_object_init(struct nouveau_object *parent, uint32_t handle,$/;"	f	typeref:typename:int	file:
nouveau_object_ioctl	nouveau/nouveau.c	/^nouveau_object_ioctl(struct nouveau_object *obj, void *data, uint32_t size)$/;"	f	typeref:typename:int	file:
nouveau_object_mclass	nouveau/nouveau.c	/^nouveau_object_mclass(struct nouveau_object *obj,$/;"	f	typeref:typename:drm_public int
nouveau_object_mthd	nouveau/nouveau.c	/^nouveau_object_mthd(struct nouveau_object *obj,$/;"	f	typeref:typename:drm_public int
nouveau_object_new	nouveau/nouveau.c	/^nouveau_object_new(struct nouveau_object *parent, uint64_t handle,$/;"	f	typeref:typename:drm_public int
nouveau_object_sclass_get	nouveau/nouveau.c	/^nouveau_object_sclass_get(struct nouveau_object *obj,$/;"	f	typeref:typename:drm_public int
nouveau_object_sclass_put	nouveau/nouveau.c	/^nouveau_object_sclass_put(struct nouveau_sclass **psclass)$/;"	f	typeref:typename:drm_public void
nouveau_pushbuf	nouveau/nouveau.h	/^struct nouveau_pushbuf {$/;"	s
nouveau_pushbuf	nouveau/pushbuf.c	/^nouveau_pushbuf(struct nouveau_pushbuf *push)$/;"	f	typeref:struct:nouveau_pushbuf_priv *	file:
nouveau_pushbuf_bufctx	nouveau/pushbuf.c	/^nouveau_pushbuf_bufctx(struct nouveau_pushbuf *push, struct nouveau_bufctx *ctx)$/;"	f	typeref:typename:drm_public struct nouveau_bufctx *
nouveau_pushbuf_data	nouveau/pushbuf.c	/^nouveau_pushbuf_data(struct nouveau_pushbuf *push, struct nouveau_bo *bo,$/;"	f	typeref:typename:drm_public void
nouveau_pushbuf_del	nouveau/pushbuf.c	/^nouveau_pushbuf_del(struct nouveau_pushbuf **ppush)$/;"	f	typeref:typename:drm_public void
nouveau_pushbuf_kick	nouveau/pushbuf.c	/^nouveau_pushbuf_kick(struct nouveau_pushbuf *push, struct nouveau_object *chan)$/;"	f	typeref:typename:drm_public int
nouveau_pushbuf_krec	nouveau/pushbuf.c	/^struct nouveau_pushbuf_krec {$/;"	s	file:
nouveau_pushbuf_new	nouveau/pushbuf.c	/^nouveau_pushbuf_new(struct nouveau_client *client, struct nouveau_object *chan,$/;"	f	typeref:typename:drm_public int
nouveau_pushbuf_priv	nouveau/pushbuf.c	/^struct nouveau_pushbuf_priv {$/;"	s	file:
nouveau_pushbuf_refd	nouveau/pushbuf.c	/^nouveau_pushbuf_refd(struct nouveau_pushbuf *push, struct nouveau_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
nouveau_pushbuf_refn	nouveau/nouveau.h	/^struct nouveau_pushbuf_refn {$/;"	s
nouveau_pushbuf_refn	nouveau/pushbuf.c	/^nouveau_pushbuf_refn(struct nouveau_pushbuf *push,$/;"	f	typeref:typename:drm_public int
nouveau_pushbuf_reloc	nouveau/pushbuf.c	/^nouveau_pushbuf_reloc(struct nouveau_pushbuf *push, struct nouveau_bo *bo,$/;"	f	typeref:typename:drm_public void
nouveau_pushbuf_space	nouveau/pushbuf.c	/^nouveau_pushbuf_space(struct nouveau_pushbuf *push,$/;"	f	typeref:typename:drm_public int
nouveau_pushbuf_validate	nouveau/pushbuf.c	/^nouveau_pushbuf_validate(struct nouveau_pushbuf *push)$/;"	f	typeref:typename:drm_public int
nouveau_sclass	nouveau/nouveau.h	/^struct nouveau_sclass {$/;"	s
nouveau_setparam	nouveau/nouveau.c	/^nouveau_setparam(struct nouveau_device *dev, uint64_t param, uint64_t value)$/;"	f	typeref:typename:drm_public int
npages	include/drm/nouveau_drm.h	/^	__u64 npages;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
npix_x	radeon/radeon_surface.h	/^    uint32_t                    npix_x;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
npix_x	radeon/radeon_surface.h	/^    uint32_t                    npix_x;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
npix_y	radeon/radeon_surface.h	/^    uint32_t                    npix_y;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
npix_y	radeon/radeon_surface.h	/^    uint32_t                    npix_y;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
npix_z	radeon/radeon_surface.h	/^    uint32_t                    npix_z;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
npix_z	radeon/radeon_surface.h	/^    uint32_t                    npix_z;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
nr_bins	nouveau/bufctx.c	/^	int nr_bins;$/;"	m	struct:nouveau_bufctx_priv	typeref:typename:int	file:
nr_bos	etnaviv/etnaviv_drm.h	/^	__u32 nr_bos;         \/* in, number of submit_bo's *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
nr_bos	etnaviv/etnaviv_priv.h	/^		uint32_t nr_bos, max_bos;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:typename:uint32_t
nr_bos	etnaviv/etnaviv_priv.h	/^	uint32_t nr_bos, max_bos;$/;"	m	struct:etna_cmd_stream_priv	typeref:typename:uint32_t
nr_bos	include/drm/msm_drm.h	/^	__u32 nr_bos;         \/* in, number of submit_bo's *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u32
nr_buffer	nouveau/pushbuf.c	/^	int nr_buffer;$/;"	m	struct:nouveau_pushbuf_krec	typeref:typename:int	file:
nr_buffers	include/drm/nouveau_drm.h	/^	__u32 nr_buffers;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u32
nr_client	nouveau/private.h	/^	int nr_client;$/;"	m	struct:nouveau_device_priv	typeref:typename:int
nr_cmds	include/drm/msm_drm.h	/^	__u32 nr_cmds;        \/* in, number of submit_cmd's *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u32
nr_fds	xf86drm.c	/^static int nr_fds = 0;$/;"	v	typeref:typename:int	file:
nr_pmrs	etnaviv/etnaviv_drm.h	/^	__u32 nr_pmrs;        \/* in, number of submit_pmr's *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
nr_pmrs	etnaviv/etnaviv_priv.h	/^		uint32_t nr_pmrs, max_pmrs;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:typename:uint32_t
nr_prims	include/drm/radeon_drm.h	/^	int nr_prims;$/;"	m	struct:drm_radeon_vertex2	typeref:typename:int
nr_push	include/drm/nouveau_drm.h	/^	__u32 nr_push;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u32
nr_push	nouveau/pushbuf.c	/^	int nr_push;$/;"	m	struct:nouveau_pushbuf_krec	typeref:typename:int	file:
nr_reloc	nouveau/pushbuf.c	/^	int nr_reloc;$/;"	m	struct:nouveau_pushbuf_krec	typeref:typename:int	file:
nr_relocs	etnaviv/etnaviv_drm.h	/^	__u32 nr_relocs;      \/* in, number of submit_reloc's *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
nr_relocs	etnaviv/etnaviv_priv.h	/^		uint32_t nr_relocs, max_relocs;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:typename:uint32_t
nr_relocs	include/drm/msm_drm.h	/^	__u32 nr_relocs;      \/* in, number of submit_reloc's *\/$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u32
nr_relocs	include/drm/nouveau_drm.h	/^	__u32 nr_relocs;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u32
nr_relocs	intel/intel_bufmgr_fake.c	/^	int nr_relocs;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:int	file:
nr_samples	include/drm/virtgpu_drm.h	/^	__u32 nr_samples;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
nr_signals	etnaviv/etnaviv_drm.h	/^	__u16 nr_signals; \/* out, how many signals does this domain provide *\/$/;"	m	struct:drm_etnaviv_pm_domain	typeref:typename:__u16
nr_states	include/drm/radeon_drm.h	/^	int nr_states;$/;"	m	struct:drm_radeon_vertex2	typeref:typename:int
nr_subchan	include/drm/nouveau_drm.h	/^	uint32_t nr_subchan;$/;"	m	struct:drm_nouveau_channel_alloc	typeref:typename:uint32_t
nregions	omap/omap_drm.h	/^	uint32_t nregions;$/;"	m	struct:drm_omap_gem_cpu_fini	typeref:typename:uint32_t
nrelocs	radeon/radeon_cs_gem.c	/^    unsigned                    nrelocs;$/;"	m	struct:cs_gem	typeref:typename:unsigned	file:
nsamples	radeon/radeon_surface.h	/^    uint32_t                    nsamples;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
num	include/drm/drm.h	/^	unsigned int num;$/;"	m	struct:drm_update_draw	typeref:typename:unsigned int
num_banks	radeon/radeon_surface.c	/^    uint32_t                        num_banks;$/;"	m	struct:radeon_hw_info	typeref:typename:uint32_t	file:
num_bo_handles	include/drm/virtgpu_drm.h	/^	__u32 num_bo_handles;$/;"	m	struct:drm_virtgpu_execbuffer	typeref:typename:__u32
num_buckets	etnaviv/etnaviv_priv.h	/^	unsigned num_buckets;$/;"	m	struct:etna_bo_cache	typeref:typename:unsigned
num_buckets	freedreno/freedreno_priv.h	/^	int num_buckets;$/;"	m	struct:fd_bo_cache	typeref:typename:int
num_buckets	intel/intel_bufmgr_gem.c	/^	int num_buckets;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
num_buckets	intel/uthash.h	/^   unsigned num_buckets, log2_num_buckets;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
num_bufs	include/drm/tegra_drm.h	/^	__u32 num_bufs;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u32
num_chunks	include/drm/amdgpu_drm.h	/^	__u32		num_chunks;$/;"	m	struct:drm_amdgpu_cs_in	typeref:typename:__u32
num_chunks	include/drm/radeon_drm.h	/^	__u32		num_chunks;$/;"	m	struct:drm_radeon_cs	typeref:typename:__u32
num_cliprects	include/drm/i915_drm.h	/^	__u32 num_cliprects;$/;"	m	struct:drm_i915_gem_execbuffer	typeref:typename:__u32
num_cliprects	include/drm/i915_drm.h	/^	__u32 num_cliprects;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u32
num_cliprects	include/drm/i915_drm.h	/^	int num_cliprects;	\/* mulitpass with multiple cliprects? *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:typename:int
num_cliprects	include/drm/i915_drm.h	/^	int num_cliprects;	\/* mulitpass with multiple cliprects? *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:typename:int
num_clips	include/drm/drm_mode.h	/^	__u32 num_clips;$/;"	m	struct:drm_mode_fb_dirty_cmd	typeref:typename:__u32
num_clips	include/drm/vmwgfx_drm.h	/^	 __u32 num_clips;$/;"	m	struct:drm_vmw_present_readback_arg	typeref:typename:__u32
num_clips	include/drm/vmwgfx_drm.h	/^	__u32 num_clips;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__u32
num_cmdbufs	include/drm/tegra_drm.h	/^	__u32 num_cmdbufs;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
num_cmds	include/drm/tegra_drm.h	/^	__u32 num_cmds;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u32
num_cons	tests/modetest/modetest.c	/^	unsigned int num_cons;$/;"	m	struct:pipe_arg	typeref:typename:unsigned int	file:
num_crtcs	tests/kms/libkms-test.h	/^	unsigned int num_crtcs;$/;"	m	struct:kms_device	typeref:typename:unsigned int
num_cu_per_sh	include/drm/amdgpu_drm.h	/^	__u32 num_cu_per_sh;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_formats	tests/kms/libkms-test.h	/^	unsigned int num_formats;$/;"	m	struct:kms_plane	typeref:typename:unsigned int
num_handles	freedreno/kgsl/kgsl_drm.h	/^	uint32_t num_handles;$/;"	m	struct:drm_kgsl_gem_lock_handles	typeref:typename:uint32_t
num_hw_gfx_contexts	amdgpu/amdgpu.h	/^	uint32_t num_hw_gfx_contexts;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
num_hw_gfx_contexts	include/drm/amdgpu_drm.h	/^	__u32 num_hw_gfx_contexts;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_items	include/drm/i915_drm.h	/^	__u32 num_items;$/;"	m	struct:drm_i915_query	typeref:typename:__u32
num_items	intel/uthash.h	/^   unsigned num_items;$/;"	m	struct:UT_hash_table	typeref:typename:unsigned
num_levels	freedreno/kgsl/msm_kgsl.h	/^	int num_levels;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:int
num_lines	include/drm/via_drm.h	/^	__u32 num_lines;$/;"	m	struct:drm_via_dmablit	typeref:typename:__u32
num_outputs	include/drm/vmwgfx_drm.h	/^	__u32 num_outputs;$/;"	m	struct:drm_vmw_update_layout_arg	typeref:typename:__u32
num_pipes	radeon/radeon_surface.c	/^    uint32_t                        num_pipes;$/;"	m	struct:radeon_hw_info	typeref:typename:uint32_t	file:
num_planes	tests/kms/libkms-test.h	/^	unsigned int num_planes;$/;"	m	struct:kms_device	typeref:typename:unsigned int
num_properties	include/drm/i915_drm.h	/^	__u32 num_properties;$/;"	m	struct:drm_i915_perf_open_param	typeref:typename:__u32
num_rb_pipes	include/drm/amdgpu_drm.h	/^	__u32 num_rb_pipes;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_rects	include/drm/drm.h	/^	unsigned int num_rects;$/;"	m	struct:drm_drawable_info	typeref:typename:unsigned int
num_relocs	include/drm/tegra_drm.h	/^	__u32 num_relocs;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
num_resources	tests/amdgpu/cs_tests.c	/^static unsigned num_resources;$/;"	v	typeref:typename:unsigned	file:
num_resources	tests/amdgpu/uvd_enc_tests.c	/^static unsigned num_resources;$/;"	v	typeref:typename:unsigned	file:
num_resources	tests/amdgpu/vce_tests.c	/^static unsigned num_resources;$/;"	v	typeref:typename:unsigned	file:
num_resources	tests/amdgpu/vcn_tests.c	/^static unsigned num_resources;$/;"	v	typeref:typename:unsigned	file:
num_screens	tests/kms/libkms-test.h	/^	unsigned int num_screens;$/;"	m	struct:kms_device	typeref:typename:unsigned int
num_shader_arrays_per_engine	amdgpu/amdgpu.h	/^	uint32_t num_shader_arrays_per_engine;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
num_shader_arrays_per_engine	include/drm/amdgpu_drm.h	/^	__u32 num_shader_arrays_per_engine;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_shader_engines	amdgpu/amdgpu.h	/^	uint32_t num_shader_engines;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
num_shader_engines	include/drm/amdgpu_drm.h	/^	__u32 num_shader_engines;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_shader_visible_vgprs	include/drm/amdgpu_drm.h	/^	__u32 num_shader_visible_vgprs;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_syncpts	include/drm/tegra_drm.h	/^	__u32 num_syncpts;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
num_tcc_blocks	include/drm/amdgpu_drm.h	/^	__u32 num_tcc_blocks;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
num_valid_entries	include/drm/amdgpu_drm.h	/^	__u32 num_valid_entries;$/;"	m	struct:drm_amdgpu_info_vce_clock_table	typeref:typename:__u32
num_waitchks	include/drm/tegra_drm.h	/^	__u32 num_waitchks;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
number_of_dependencies	amdgpu/amdgpu.h	/^	uint32_t number_of_dependencies;$/;"	m	struct:amdgpu_cs_request	typeref:typename:uint32_t
number_of_ibs	amdgpu/amdgpu.h	/^	uint32_t number_of_ibs;$/;"	m	struct:amdgpu_cs_request	typeref:typename:uint32_t
numibs	freedreno/kgsl/msm_kgsl.h	/^	unsigned int numibs;$/;"	m	struct:kgsl_ringbuffer_issueibcmds	typeref:typename:unsigned int
numverts	include/drm/radeon_drm.h	/^	unsigned int numverts:16;	\/* overloaded as offset\/64 for elt prims *\/$/;"	m	struct:__anona03735db1708	typeref:typename:unsigned int:16
nv04	nouveau/nouveau.h	/^	} nv04;$/;"	m	union:nouveau_bo_config	typeref:struct:nouveau_bo_config::__anon20276d900108
nv04_fifo	nouveau/nouveau.h	/^struct nv04_fifo {$/;"	s
nv04_notify	nouveau/nouveau.h	/^struct nv04_notify {$/;"	s
nv50	nouveau/nouveau.h	/^	} nv50;$/;"	m	union:nouveau_bo_config	typeref:struct:nouveau_bo_config::__anon20276d900208
nv_device_info_v0	nouveau/nvif/cl0080.h	/^struct nv_device_info_v0 {$/;"	s
nv_device_time_v0	nouveau/nvif/cl0080.h	/^struct nv_device_time_v0 {$/;"	s
nv_device_v0	nouveau/nvif/cl0080.h	/^struct nv_device_v0 {$/;"	s
nvc0	nouveau/nouveau.h	/^	} nvc0;$/;"	m	union:nouveau_bo_config	typeref:struct:nouveau_bo_config::__anon20276d900308
nvc0_fifo	nouveau/nouveau.h	/^struct nvc0_fifo {$/;"	s
nve0_fifo	nouveau/nouveau.h	/^struct nve0_fifo {$/;"	s
nvif	nouveau/nouveau.h	/^	bool nvif;$/;"	m	struct:nouveau_drm	typeref:typename:bool
nvif_ioctl_del	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_del {$/;"	s
nvif_ioctl_map_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_map_v0 {$/;"	s
nvif_ioctl_mthd_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_mthd_v0 {$/;"	s
nvif_ioctl_new_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_new_v0 {$/;"	s
nvif_ioctl_nop_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_nop_v0 {$/;"	s
nvif_ioctl_ntfy_del_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_ntfy_del_v0 {$/;"	s
nvif_ioctl_ntfy_get_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_ntfy_get_v0 {$/;"	s
nvif_ioctl_ntfy_new_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_ntfy_new_v0 {$/;"	s
nvif_ioctl_ntfy_put_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_ntfy_put_v0 {$/;"	s
nvif_ioctl_rd_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_rd_v0 {$/;"	s
nvif_ioctl_sclass_oclass_v0	nouveau/nvif/ioctl.h	/^	struct nvif_ioctl_sclass_oclass_v0 {$/;"	s	struct:nvif_ioctl_sclass_v0
nvif_ioctl_sclass_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_sclass_v0 {$/;"	s
nvif_ioctl_unmap	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_unmap {$/;"	s
nvif_ioctl_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_v0 {$/;"	s
nvif_ioctl_wr_v0	nouveau/nvif/ioctl.h	/^struct nvif_ioctl_wr_v0 {$/;"	s
nvif_perfdom_init	nouveau/nvif/if0003.h	/^struct nvif_perfdom_init {$/;"	s
nvif_perfdom_read_v0	nouveau/nvif/if0003.h	/^struct nvif_perfdom_read_v0 {$/;"	s
nvif_perfdom_sample	nouveau/nvif/if0003.h	/^struct nvif_perfdom_sample {$/;"	s
nvif_perfdom_v0	nouveau/nvif/if0003.h	/^struct nvif_perfdom_v0 {$/;"	s
nvif_perfmon_query_domain_v0	nouveau/nvif/if0002.h	/^struct nvif_perfmon_query_domain_v0 {$/;"	s
nvif_perfmon_query_signal_v0	nouveau/nvif/if0002.h	/^struct nvif_perfmon_query_signal_v0 {$/;"	s
nvif_perfmon_query_source_v0	nouveau/nvif/if0002.h	/^struct nvif_perfmon_query_source_v0 {$/;"	s
nvif_unpack	nouveau/nvif/unpack.h	/^#define nvif_unpack(/;"	d
nvif_unvers	nouveau/nvif/unpack.h	/^#define nvif_unvers(/;"	d
oa_per_compute_partition	amdgpu/amdgpu.h	/^	uint32_t oa_per_compute_partition;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
oa_per_compute_partition	include/drm/amdgpu_drm.h	/^	__u32 oa_per_compute_partition;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
oa_per_gfx_partition	amdgpu/amdgpu.h	/^	uint32_t oa_per_gfx_partition;$/;"	m	struct:amdgpu_gds_resource_info	typeref:typename:uint32_t
oa_per_gfx_partition	include/drm/amdgpu_drm.h	/^	__u32 oa_per_gfx_partition;$/;"	m	struct:drm_amdgpu_info_gds	typeref:typename:__u32
obj_id	include/drm/drm_mode.h	/^	__u32 obj_id;$/;"	m	struct:drm_mode_obj_get_properties	typeref:typename:__u32
obj_id	include/drm/drm_mode.h	/^	__u32 obj_id;$/;"	m	struct:drm_mode_obj_set_property	typeref:typename:__u32
obj_id	tests/camera_test/camera_plane.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_id	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_id	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_id	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_id	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_id	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_id	tests/modetest/modetest.c	/^	uint32_t obj_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	include/drm/drm_mode.h	/^	__u32 obj_type;$/;"	m	struct:drm_mode_obj_get_properties	typeref:typename:__u32
obj_type	include/drm/drm_mode.h	/^	__u32 obj_type;$/;"	m	struct:drm_mode_obj_set_property	typeref:typename:__u32
obj_type	tests/camera_test/camera_plane.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
obj_type	tests/modetest/modetest.c	/^	uint32_t obj_type;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
object	nouveau/nouveau.h	/^	struct nouveau_object *object;$/;"	m	struct:nouveau_fifo	typeref:struct:nouveau_object *
object	nouveau/nouveau.h	/^	struct nouveau_object *object;$/;"	m	struct:nv04_notify	typeref:struct:nouveau_object *
object	nouveau/nouveau.h	/^	struct nouveau_object object;$/;"	m	struct:nouveau_device	typeref:struct:nouveau_object
object	nouveau/nvif/ioctl.h	/^	__u64 object;$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u64
object	nouveau/nvif/ioctl.h	/^	__u64 object;$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u64
object_count	include/drm/drm_mode.h	/^	__u32 object_count;$/;"	m	struct:drm_mode_create_lease	typeref:typename:__u32
object_id	xf86drmMode.c	/^	uint32_t object_id;$/;"	m	struct:_drmModeAtomicReqItem	typeref:typename:uint32_t	file:
object_ids	include/drm/drm_mode.h	/^	__u64 object_ids;$/;"	m	struct:drm_mode_create_lease	typeref:typename:__u64
objects	xf86drmMode.h	/^	uint32_t objects[];$/;"	m	struct:drmModeObjectList	typeref:typename:uint32_t[]
objects_ptr	include/drm/drm_mode.h	/^	__u64 objects_ptr;$/;"	m	struct:drm_mode_get_lease	typeref:typename:__u64
objs_ptr	include/drm/drm_mode.h	/^	__u64 objs_ptr;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u64
oclass	nouveau/nouveau.h	/^	int32_t oclass;$/;"	m	struct:nouveau_mclass	typeref:typename:int32_t
oclass	nouveau/nouveau.h	/^	int32_t oclass;$/;"	m	struct:nouveau_sclass	typeref:typename:int32_t
oclass	nouveau/nouveau.h	/^	uint32_t oclass;$/;"	m	struct:nouveau_object	typeref:typename:uint32_t
oclass	nouveau/nvif/ioctl.h	/^		__s32 oclass;$/;"	m	struct:nvif_ioctl_sclass_v0::nvif_ioctl_sclass_oclass_v0	typeref:typename:__s32
oclass	nouveau/nvif/ioctl.h	/^	__s32 oclass;$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__s32
oclass	nouveau/nvif/ioctl.h	/^	} oclass[];$/;"	m	struct:nvif_ioctl_sclass_v0	typeref:struct:nvif_ioctl_sclass_v0::nvif_ioctl_sclass_oclass_v0[]
offset	amdgpu/amdgpu.h	/^	uint64_t offset;$/;"	m	struct:amdgpu_cs_fence_info	typeref:typename:uint64_t
offset	amdgpu/amdgpu_internal.h	/^	uint64_t offset;$/;"	m	struct:amdgpu_bo_va_hole	typeref:typename:uint64_t
offset	etnaviv/etnaviv_drm.h	/^	__u64 offset;         \/* out, offset to pass to mmap() *\/$/;"	m	struct:drm_etnaviv_gem_info	typeref:typename:__u64
offset	etnaviv/etnaviv_drmif.h	/^	uint32_t offset;	\/* in 32-bit words *\/$/;"	m	struct:etna_cmd_stream	typeref:typename:uint32_t
offset	etnaviv/etnaviv_drmif.h	/^	uint32_t offset;$/;"	m	struct:etna_perf	typeref:typename:uint32_t
offset	etnaviv/etnaviv_drmif.h	/^	uint32_t offset;$/;"	m	struct:etna_reloc	typeref:typename:uint32_t
offset	etnaviv/etnaviv_priv.h	/^	uint64_t        offset;         \/* offset to mmap() *\/$/;"	m	struct:etna_bo	typeref:typename:uint64_t
offset	exynos/exynos_drm.h	/^	__u32	offset;$/;"	m	struct:drm_exynos_g2d_cmd	typeref:typename:__u32
offset	freedreno/freedreno_priv.h	/^	int (*offset)(struct fd_bo *bo, uint64_t *offset);$/;"	m	struct:fd_bo_funcs	typeref:typename:int (*)(struct fd_bo * bo,uint64_t * offset)
offset	freedreno/freedreno_ringbuffer.h	/^	uint32_t offset;$/;"	m	struct:fd_reloc	typeref:typename:uint32_t
offset	freedreno/kgsl/kgsl_drm.h	/^	uint32_t offset[DRM_KGSL_GEM_MAX_BUFFERS];$/;"	m	struct:drm_kgsl_gem_bufinfo	typeref:typename:uint32_t[]
offset	freedreno/kgsl/kgsl_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_kgsl_gem_alloc	typeref:typename:uint64_t
offset	freedreno/kgsl/kgsl_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_kgsl_gem_mmap	typeref:typename:uint64_t
offset	freedreno/kgsl/kgsl_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_kgsl_gem_prep	typeref:typename:uint64_t
offset	freedreno/kgsl/kgsl_priv.h	/^	uint64_t offset;$/;"	m	struct:kgsl_bo	typeref:typename:uint64_t
offset	freedreno/kgsl/msm_kgsl.h	/^	unsigned int offset;$/;"	m	struct:kgsl_drawctxt_set_bin_base_offset	typeref:typename:unsigned int
offset	freedreno/kgsl/msm_kgsl.h	/^	unsigned int offset;$/;"	m	struct:kgsl_map_user_mem	typeref:typename:unsigned int
offset	freedreno/kgsl/msm_kgsl.h	/^	unsigned int offset;$/;"	m	struct:kgsl_sharedmem_from_pmem	typeref:typename:unsigned int
offset	freedreno/msm/msm_priv.h	/^	uint64_t offset;$/;"	m	struct:msm_bo	typeref:typename:uint64_t
offset	freedreno/msm/msm_ringbuffer.c	/^	unsigned offset;    \/* for sub-allocated stateobj rb's *\/$/;"	m	struct:msm_ringbuffer	typeref:typename:unsigned	file:
offset	include/drm/amdgpu_drm.h	/^			__u32 offset;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00c08	typeref:typename:__u32
offset	include/drm/amdgpu_drm.h	/^	__u32 offset;$/;"	m	struct:drm_amdgpu_cs_chunk_fence	typeref:typename:__u32
offset	include/drm/drm.h	/^	unsigned long offset;	 \/**< Requested physical address (0 for SAREA)*\/$/;"	m	struct:drm_map	typeref:typename:unsigned long
offset	include/drm/drm.h	/^	unsigned long offset;	\/**< In bytes -- will round to page boundary *\/$/;"	m	struct:drm_agp_binding	typeref:typename:unsigned long
offset	include/drm/drm_mode.h	/^	__u32 offset;$/;"	m	struct:drm_format_modifier	typeref:typename:__u32
offset	include/drm/drm_mode.h	/^	__u64 offset;$/;"	m	struct:drm_mode_map_dumb	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_exec_object	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_mmap	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_mmap_gtt	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_pin	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_pread	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_pwrite	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_relocation_entry	typeref:typename:__u64
offset	include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_reg_read	typeref:typename:__u64
offset	include/drm/mach64_drm.h	/^	int offset;$/;"	m	struct:drm_mach64_blit	typeref:typename:int
offset	include/drm/msm_drm.h	/^	__u64 offset;         \/* out, mmap() offset or iova *\/$/;"	m	struct:drm_msm_gem_info	typeref:typename:__u64
offset	include/drm/nouveau_drm.h	/^	__u64 offset;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u64
offset	include/drm/nouveau_drm.h	/^	__u64 offset;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo_presumed	typeref:typename:__u64
offset	include/drm/nouveau_drm.h	/^	__u64 offset;$/;"	m	struct:drm_nouveau_gem_pushbuf_push	typeref:typename:__u64
offset	include/drm/nouveau_drm.h	/^	uint32_t offset;$/;"	m	struct:drm_nouveau_notifierobj_alloc	typeref:typename:uint32_t
offset	include/drm/qxl_drm.h	/^	__u64 offset; \/* use for mmap system call *\/$/;"	m	struct:drm_qxl_map	typeref:typename:__u64
offset	include/drm/r128_drm.h	/^	int offset;$/;"	m	struct:drm_r128_blit	typeref:typename:int
offset	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0408	typeref:typename:unsigned char
offset	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0508	typeref:typename:unsigned char
offset	include/drm/radeon_drm.h	/^	__u64		offset;$/;"	m	struct:drm_radeon_gem_va	typeref:typename:__u64
offset	include/drm/radeon_drm.h	/^	__u64	offset;$/;"	m	struct:drm_radeon_gem_mmap	typeref:typename:__u64
offset	include/drm/radeon_drm.h	/^	__u64 offset;$/;"	m	struct:drm_radeon_gem_pread	typeref:typename:__u64
offset	include/drm/radeon_drm.h	/^	__u64 offset;$/;"	m	struct:drm_radeon_gem_pwrite	typeref:typename:__u64
offset	include/drm/radeon_drm.h	/^	unsigned int offset;$/;"	m	struct:drm_radeon_texture	typeref:typename:unsigned int
offset	include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon62e6baf10208	typeref:typename:unsigned int
offset	include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon62e6baf10308	typeref:typename:unsigned int
offset	include/drm/sis_drm.h	/^	unsigned int offset;$/;"	m	struct:__anon62e6baf10108	typeref:typename:unsigned int
offset	include/drm/tegra_drm.h	/^		__u32 offset;$/;"	m	struct:drm_tegra_reloc::__anon2c02fb350108	typeref:typename:__u32
offset	include/drm/tegra_drm.h	/^		__u32 offset;$/;"	m	struct:drm_tegra_reloc::__anon2c02fb350208	typeref:typename:__u32
offset	include/drm/tegra_drm.h	/^	__u32 offset;$/;"	m	struct:drm_tegra_cmdbuf	typeref:typename:__u32
offset	include/drm/tegra_drm.h	/^	__u32 offset;$/;"	m	struct:drm_tegra_waitchk	typeref:typename:__u32
offset	include/drm/tegra_drm.h	/^	__u64 offset;$/;"	m	struct:drm_tegra_gem_mmap	typeref:typename:__u64
offset	include/drm/vc4_drm.h	/^	__u32 offset; \/* Offset to start of buffer. *\/$/;"	m	struct:drm_vc4_submit_rcl_surface	typeref:typename:__u32
offset	include/drm/vc4_drm.h	/^	__u64 offset;$/;"	m	struct:drm_vc4_mmap_bo	typeref:typename:__u64
offset	include/drm/via_drm.h	/^	__u32 offset;$/;"	m	struct:__anon56c3c8620108	typeref:typename:__u32
offset	include/drm/via_drm.h	/^	__u32 offset;$/;"	m	struct:__anon56c3c8620208	typeref:typename:__u32
offset	include/drm/via_drm.h	/^	unsigned long offset;$/;"	m	struct:__anon56c3c8620308	typeref:typename:unsigned long
offset	include/drm/via_drm.h	/^	unsigned long offset;$/;"	m	struct:_drm_via_dma_init	typeref:typename:unsigned long
offset	include/drm/virtgpu_drm.h	/^	__u32 offset;$/;"	m	struct:drm_virtgpu_3d_transfer_from_host	typeref:typename:__u32
offset	include/drm/virtgpu_drm.h	/^	__u32 offset;$/;"	m	struct:drm_virtgpu_3d_transfer_to_host	typeref:typename:__u32
offset	include/drm/virtgpu_drm.h	/^	__u64 offset; \/* use for mmap system call *\/$/;"	m	struct:drm_virtgpu_map	typeref:typename:__u64
offset	include/drm/vmwgfx_drm.h	/^	__u32 offset;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
offset	include/drm/vmwgfx_drm.h	/^	__u64 offset;$/;"	m	struct:drm_vmw_shader_create_arg	typeref:typename:__u64
offset	intel/intel_bufmgr.h	/^	unsigned long offset;$/;"	m	struct:_drm_intel_bo	typeref:typename:unsigned long
offset	intel/intel_bufmgr_fake.c	/^	uint32_t offset;$/;"	m	struct:fake_buffer_reloc	typeref:typename:uint32_t	file:
offset	libkms/internal.h	/^	size_t offset;$/;"	m	struct:kms_bo	typeref:typename:size_t
offset	nouveau/nouveau.h	/^	uint32_t offset;$/;"	m	struct:nv04_notify	typeref:typename:uint32_t
offset	nouveau/nouveau.h	/^	uint64_t offset;$/;"	m	struct:nouveau_bo	typeref:typename:uint64_t
offset	omap/omap_drm.c	/^	uint64_t	offset;		\/* offset to mmap() *\/$/;"	m	struct:omap_bo	typeref:typename:uint64_t	file:
offset	omap/omap_drm.h	/^	uint64_t offset;		\/* mmap offset (out) *\/$/;"	m	struct:drm_omap_gem_info	typeref:typename:uint64_t
offset	radeon/bof.h	/^	long		offset;$/;"	m	struct:bof	typeref:typename:long
offset	radeon/radeon_surface.h	/^    uint64_t                    offset;$/;"	m	struct:radeon_surface_level	typeref:typename:uint64_t
offset	tegra/private.h	/^	uint32_t offset;$/;"	m	struct:drm_tegra_bo	typeref:typename:uint32_t
offset	tests/modetest/buffers.c	/^	size_t offset;$/;"	m	struct:bo	typeref:typename:size_t	file:
offset	tests/util/format.h	/^	unsigned int offset;$/;"	m	struct:util_color_component	typeref:typename:unsigned int
offset	xf86drm.h	/^	unsigned int offset;$/;"	m	struct:_drmRegion	typeref:typename:unsigned int
offset64	intel/intel_bufmgr.h	/^	uint64_t offset64;$/;"	m	struct:_drm_intel_bo	typeref:typename:uint64_t
offset_U	include/drm/i915_drm.h	/^	__u32 offset_U;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u32
offset_V	include/drm/i915_drm.h	/^	__u32 offset_V;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u32
offset_Y	include/drm/i915_drm.h	/^	__u32 offset_Y; \/* offset for packet formats *\/$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u32
offset_bytes	freedreno/freedreno_priv.h	/^offset_bytes(void *end, void *start)$/;"	f	typeref:typename:uint32_t
offset_in_bo	include/drm/amdgpu_drm.h	/^	__u64 offset_in_bo;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u64
offsets	include/drm/drm_mode.h	/^	__u32 offsets[4]; \/* offset of each plane *\/$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32[4]
offsets	xf86drmMode.h	/^	uint32_t offsets[4]; \/* bytes *\/$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t[4]
ofs	intel/mm.h	/^	int ofs, size;$/;"	m	struct:mem_block	typeref:typename:int
old_bo	tests/modetest/modetest.c	/^	struct bo *old_bo;$/;"	m	struct:plane_arg	typeref:struct:bo *	file:
old_fb_id	tests/modetest/modetest.c	/^	unsigned int old_fb_id;$/;"	m	struct:plane_arg	typeref:typename:unsigned int	file:
omap_bo	omap/omap_drm.c	/^struct omap_bo {$/;"	s	file:
omap_bo_cpu_fini	omap/omap_drm.c	/^drm_public int omap_bo_cpu_fini(struct omap_bo *bo, enum omap_gem_op op)$/;"	f	typeref:typename:drm_public int
omap_bo_cpu_prep	omap/omap_drm.c	/^drm_public int omap_bo_cpu_prep(struct omap_bo *bo, enum omap_gem_op op)$/;"	f	typeref:typename:drm_public int
omap_bo_del	omap/omap_drm.c	/^drm_public void omap_bo_del(struct omap_bo *bo)$/;"	f	typeref:typename:drm_public void
omap_bo_dmabuf	omap/omap_drm.c	/^drm_public int omap_bo_dmabuf(struct omap_bo *bo)$/;"	f	typeref:typename:drm_public int
omap_bo_from_dmabuf	omap/omap_drm.c	/^omap_bo_from_dmabuf(struct omap_device *dev, int fd)$/;"	f	typeref:typename:drm_public struct omap_bo *
omap_bo_from_name	omap/omap_drm.c	/^omap_bo_from_name(struct omap_device *dev, uint32_t name)$/;"	f	typeref:typename:drm_public struct omap_bo *
omap_bo_get_name	omap/omap_drm.c	/^drm_public int omap_bo_get_name(struct omap_bo *bo, uint32_t *name)$/;"	f	typeref:typename:drm_public int
omap_bo_handle	omap/omap_drm.c	/^drm_public uint32_t omap_bo_handle(struct omap_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
omap_bo_map	omap/omap_drm.c	/^drm_public void *omap_bo_map(struct omap_bo *bo)$/;"	f	typeref:typename:drm_public void *
omap_bo_new	omap/omap_drm.c	/^omap_bo_new(struct omap_device *dev, uint32_t size, uint32_t flags)$/;"	f	typeref:typename:drm_public struct omap_bo *
omap_bo_new_impl	omap/omap_drm.c	/^static struct omap_bo * omap_bo_new_impl(struct omap_device *dev,$/;"	f	typeref:struct:omap_bo *	file:
omap_bo_new_tiled	omap/omap_drm.c	/^omap_bo_new_tiled(struct omap_device *dev, uint32_t width,$/;"	f	typeref:typename:drm_public struct omap_bo *
omap_bo_ref	omap/omap_drm.c	/^drm_public struct omap_bo *omap_bo_ref(struct omap_bo *bo)$/;"	f	typeref:typename:drm_public struct omap_bo *
omap_bo_size	omap/omap_drm.c	/^drm_public uint32_t omap_bo_size(struct omap_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
omap_device	omap/omap_drm.c	/^struct omap_device {$/;"	s	file:
omap_device_del	omap/omap_drm.c	/^drm_public void omap_device_del(struct omap_device *dev)$/;"	f	typeref:typename:drm_public void
omap_device_new	omap/omap_drm.c	/^drm_public struct omap_device * omap_device_new(int fd)$/;"	f	typeref:typename:drm_public struct omap_device *
omap_device_new_impl	omap/omap_drm.c	/^static struct omap_device * omap_device_new_impl(int fd)$/;"	f	typeref:struct:omap_device *	file:
omap_device_ref	omap/omap_drm.c	/^drm_public struct omap_device * omap_device_ref(struct omap_device *dev)$/;"	f	typeref:typename:drm_public struct omap_device *
omap_gem_op	omap/omap_drm.h	/^enum omap_gem_op {$/;"	g
omap_gem_size	omap/omap_drm.h	/^union omap_gem_size {$/;"	u
omap_get_param	omap/omap_drm.c	/^omap_get_param(struct omap_device *dev, uint64_t param, uint64_t *value)$/;"	f	typeref:typename:drm_public int
omap_set_param	omap/omap_drm.c	/^omap_set_param(struct omap_device *dev, uint64_t param, uint64_t value)$/;"	f	typeref:typename:drm_public int
on_hardware	intel/intel_bufmgr_fake.c	/^	struct block on_hardware;$/;"	m	struct:_bufmgr_fake	typeref:struct:block	file:
on_hardware	intel/intel_bufmgr_fake.c	/^	unsigned on_hardware:1;$/;"	m	struct:block	typeref:typename:unsigned:1	file:
op	etnaviv/etnaviv_drm.h	/^	__u32 op;             \/* in, mask of ETNA_PREP_x *\/$/;"	m	struct:drm_etnaviv_gem_cpu_prep	typeref:typename:__u32
op	include/drm/amdgpu_drm.h	/^	__u32	op;$/;"	m	struct:drm_amdgpu_ctx_in	typeref:typename:__u32
op	include/drm/amdgpu_drm.h	/^	__u32	op;$/;"	m	struct:drm_amdgpu_gem_metadata	typeref:typename:__u32
op	include/drm/amdgpu_drm.h	/^	__u32	op;$/;"	m	struct:drm_amdgpu_gem_op	typeref:typename:__u32
op	include/drm/amdgpu_drm.h	/^	__u32	op;$/;"	m	struct:drm_amdgpu_sched_in	typeref:typename:__u32
op	include/drm/amdgpu_drm.h	/^	__u32	op;$/;"	m	struct:drm_amdgpu_vm_in	typeref:typename:__u32
op	include/drm/msm_drm.h	/^	__u32 op;             \/* in, mask of MSM_PREP_x *\/$/;"	m	struct:drm_msm_gem_cpu_prep	typeref:typename:__u32
op	include/drm/radeon_drm.h	/^	__u32	op;     \/* RADEON_GEM_OP_* *\/$/;"	m	struct:drm_radeon_gem_op	typeref:typename:__u32
op	include/drm/vmwgfx_drm.h	/^	enum drm_vmw_synccpu_op op;$/;"	m	struct:drm_vmw_synccpu_arg	typeref:enum:drm_vmw_synccpu_op
op	omap/omap_drm.h	/^	uint32_t op;			\/* mask of omap_gem_op (in) *\/$/;"	m	struct:drm_omap_gem_cpu_fini	typeref:typename:uint32_t
op	omap/omap_drm.h	/^	uint32_t op;			\/* mask of omap_gem_op (in) *\/$/;"	m	struct:drm_omap_gem_cpu_prep	typeref:typename:uint32_t
op	tests/amdgpu/ras_tests.c	/^	int op;$/;"	m	struct:ras_debug_if	typeref:typename:int	file:
op1	freedreno/kgsl/msm_kgsl.h	/^	unsigned int op1;$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned int
op2	freedreno/kgsl/msm_kgsl.h	/^	unsigned int op2;$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned int
op3	freedreno/kgsl/msm_kgsl.h	/^	unsigned int op3;$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned int
op4	freedreno/kgsl/msm_kgsl.h	/^	unsigned int op4;$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned int
op5	freedreno/kgsl/msm_kgsl.h	/^	unsigned int op5;$/;"	m	struct:kgsl_cff_user_event	typeref:typename:unsigned int
op_gart_write	radeon/radeon_cs_space.c	/^    int32_t op_gart_write;$/;"	m	struct:rad_sizes	typeref:typename:int32_t	file:
op_read	radeon/radeon_cs_space.c	/^    int32_t op_read;$/;"	m	struct:rad_sizes	typeref:typename:int32_t	file:
op_vram_write	radeon/radeon_cs_space.c	/^    int32_t op_vram_write;$/;"	m	struct:rad_sizes	typeref:typename:int32_t	file:
opcode	intel/intel_decode.c	/^		uint32_t opcode;$/;"	m	struct:decode_2d::__anon0c59e6600208	typeref:typename:uint32_t	file:
opcode	intel/intel_decode.c	/^		uint32_t opcode;$/;"	m	struct:decode_3d::__anon0c59e6600408	typeref:typename:uint32_t	file:
opcode	intel/intel_decode.c	/^		uint32_t opcode;$/;"	m	struct:decode_3d_1d::__anon0c59e6600308	typeref:typename:uint32_t	file:
opcode	intel/intel_decode.c	/^		uint32_t opcode;$/;"	m	struct:decode_3d_965::__anon0c59e6600508	typeref:typename:uint32_t	file:
opcode	intel/intel_decode.c	/^		uint32_t opcode;$/;"	m	struct:decode_3d_i830::__anon0c59e6600608	typeref:typename:uint32_t	file:
opcode	intel/intel_decode.c	/^		uint32_t opcode;$/;"	m	struct:decode_mi::__anon0c59e6600108	typeref:typename:uint32_t	file:
open_render_node	tests/amdgpu/amdgpu_test.c	/^int open_render_node = 0;	\/* By default run most tests on primary node *\/$/;"	v	typeref:typename:int
open_submitqueue	freedreno/msm/msm_pipe.c	/^static int open_submitqueue(struct fd_pipe *pipe, uint32_t prio)$/;"	f	typeref:typename:int	file:
openclose	tests/nouveau/threaded.c	/^openclose(void *dev)$/;"	f	typeref:typename:void *	file:
operation	include/drm/amdgpu_drm.h	/^	__u32 operation;$/;"	m	struct:drm_amdgpu_bo_list_in	typeref:typename:__u32
operation	include/drm/amdgpu_drm.h	/^	__u32 operation;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u32
operation	include/drm/radeon_drm.h	/^	__u32		operation;$/;"	m	struct:drm_radeon_gem_va	typeref:typename:__u32
optional	tests/modetest/modetest.c	/^	bool optional;$/;"	m	struct:property_arg	typeref:typename:bool	file:
options	tests/amdgpu/amdgpu_test.c	/^static const char options[]   = "hlrps:t:b:d:f";$/;"	v	typeref:typename:const char[]	file:
optstr	tests/exynos/exynos_fimg2d_test.c	/^static const char optstr[] = "s:";$/;"	v	typeref:typename:const char[]	file:
optstr	tests/modetest/modetest.c	/^static const char optstr[] = "acdD:efF:M:o:P:ps:Cvrw:x:";$/;"	v	typeref:typename:const char[]	file:
optstr	tests/vbltest/vbltest.c	/^static char optstr[] = "D:M:s";$/;"	v	typeref:typename:char[]	file:
or	freedreno/freedreno_ringbuffer.h	/^	uint32_t or;$/;"	m	struct:fd_reloc	typeref:typename:uint32_t
or	include/drm/msm_drm.h	/^	__u32 or;             \/* in, value OR'd with result *\/$/;"	m	struct:drm_msm_gem_submit_reloc	typeref:typename:__u32
order	tests/util/format.h	/^	enum util_yuv_order order;$/;"	m	struct:util_yuv_info	typeref:enum:util_yuv_order
orhi	freedreno/freedreno_ringbuffer.h	/^	uint32_t orhi;      \/* used for a5xx+ *\/$/;"	m	struct:fd_reloc	typeref:typename:uint32_t
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_bo_list_out out;$/;"	m	union:drm_amdgpu_bo_list	typeref:struct:drm_amdgpu_bo_list_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_cs_out out;$/;"	m	union:drm_amdgpu_cs	typeref:struct:drm_amdgpu_cs_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_gem_create_out	out;$/;"	m	union:drm_amdgpu_gem_create	typeref:struct:drm_amdgpu_gem_create_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_gem_mmap_out out;$/;"	m	union:drm_amdgpu_gem_mmap	typeref:struct:drm_amdgpu_gem_mmap_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_gem_wait_idle_out out;$/;"	m	union:drm_amdgpu_gem_wait_idle	typeref:struct:drm_amdgpu_gem_wait_idle_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_vm_out out;$/;"	m	union:drm_amdgpu_vm	typeref:struct:drm_amdgpu_vm_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_wait_cs_out out;$/;"	m	union:drm_amdgpu_wait_cs	typeref:struct:drm_amdgpu_wait_cs_out
out	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_wait_fences_out out;$/;"	m	union:drm_amdgpu_wait_fences	typeref:struct:drm_amdgpu_wait_fences_out
out	include/drm/amdgpu_drm.h	/^	union drm_amdgpu_ctx_out out;$/;"	m	union:drm_amdgpu_ctx	typeref:union:drm_amdgpu_ctx_out
out	include/drm/amdgpu_drm.h	/^	} out;$/;"	m	union:drm_amdgpu_fence_to_handle	typeref:struct:drm_amdgpu_fence_to_handle::__anon9078e1a00608
out	intel/intel_decode.c	/^	FILE *out;$/;"	m	struct:drm_intel_decode	typeref:typename:FILE *	file:
out	intel/intel_decode.c	/^static FILE *out;$/;"	v	typeref:typename:FILE *	file:
out_bo	tests/modetest/modetest.c	/^	struct bo *out_bo;$/;"	m	struct:pipe_arg	typeref:struct:bo *	file:
out_fb_id	tests/modetest/modetest.c	/^	unsigned int out_fb_id;$/;"	m	struct:pipe_arg	typeref:typename:unsigned int	file:
out_sync	include/drm/vc4_drm.h	/^	__u32 out_sync;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
output_list	tests/modeset-atomic/modeset-atomic.c	/^static struct modeset_output *output_list = NULL;$/;"	v	typeref:struct:modeset_output *	file:
output_list	tests/modeset-showimg/modeset-showimg.c	/^static struct modeset_output *output_list = NULL;$/;"	v	typeref:struct:modeset_output *	file:
output_mathematica	tests/exynos/exynos_fimg2d_perf.c	/^static int output_mathematica = 0;$/;"	v	typeref:typename:int	file:
overflowed	intel/intel_decode.c	/^	bool overflowed;$/;"	m	struct:drm_intel_decode	typeref:typename:bool	file:
owner	nouveau/nvif/ioctl.h	/^	__u8  owner;$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u8
p0	xf86drmHash.h	/^	int p0;$/;"	m	struct:HashTable	typeref:typename:int
p0	xf86drmSL.c	/^	SLEntryPtr p0; \/* Position for iteration *\/$/;"	m	struct:SkipList	typeref:typename:SLEntryPtr	file:
p1	xf86drmHash.h	/^	HashBucketPtr p1;$/;"	m	struct:HashTable	typeref:typename:HashBucketPtr
p3d	freedreno/kgsl/kgsl_priv.h	/^	struct fd_pipe *p3d;$/;"	m	struct:kgsl_pipe	typeref:struct:fd_pipe *
pActive	tests/amdgpu/amdgpu_test.c	/^	active__stat_func pActive;$/;"	m	struct:Suites_Active_Status	typeref:typename:active__stat_func	file:
pName	tests/amdgpu/amdgpu_test.c	/^	char*             pName;$/;"	m	struct:Suites_Active_Status	typeref:typename:char *	file:
pa_sc_raster_cfg	amdgpu/amdgpu.h	/^	uint32_t pa_sc_raster_cfg[4];$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t[4]
pa_sc_raster_cfg1	amdgpu/amdgpu.h	/^	uint32_t pa_sc_raster_cfg1[4];$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t[4]
pa_sc_tile_steering_override	include/drm/amdgpu_drm.h	/^	__u32 pa_sc_tile_steering_override;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
packet	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0d08	typeref:typename:unsigned char
packet	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet;$/;"	m	struct:__anona03735db090a::__anona03735db0e08	typeref:typename:unsigned char
packet	include/drm/radeon_drm.h	/^	} packet;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0308
packet	nouveau/nouveau.h	/^	uint32_t packet;$/;"	m	struct:nouveau_bufref	typeref:typename:uint32_t
packet0	include/drm/radeon_drm.h	/^	} packet0;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db0b08
packet3	include/drm/radeon_drm.h	/^	} packet3;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db0d08
packet_id	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0308	typeref:typename:unsigned char
packets	radeon/radeon_cs.h	/^    uint32_t *packets;$/;"	m	struct:radeon_cs	typeref:typename:uint32_t *
packets	radeon/radeon_cs_int.h	/^    uint32_t                    *packets;    $/;"	m	struct:radeon_cs_int	typeref:typename:uint32_t *
pad	etnaviv/etnaviv_drm.h	/^	__u32 pad;$/;"	m	struct:drm_etnaviv_gem_info	typeref:typename:__u32
pad	etnaviv/etnaviv_drm.h	/^	__u32 pad;$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
pad	etnaviv/etnaviv_drm.h	/^	__u32 pad;$/;"	m	struct:drm_etnaviv_gem_wait	typeref:typename:__u32
pad	etnaviv/etnaviv_drm.h	/^	__u32 pad;$/;"	m	struct:drm_etnaviv_wait_fence	typeref:typename:__u32
pad	etnaviv/etnaviv_drm.h	/^	__u8  pad;$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u8
pad	etnaviv/etnaviv_drm.h	/^	__u8  pad;$/;"	m	struct:drm_etnaviv_pm_signal	typeref:typename:__u8
pad	include/drm/amdgpu_drm.h	/^		__u32 pad;$/;"	m	struct:drm_amdgpu_fence_to_handle::__anon9078e1a00508	typeref:typename:__u32
pad	include/drm/amdgpu_drm.h	/^	__u32 pad;$/;"	m	struct:drm_amdgpu_info_vbios	typeref:typename:__u32
pad	include/drm/amdgpu_drm.h	/^	__u32 pad;$/;"	m	struct:drm_amdgpu_info_vce_clock_table	typeref:typename:__u32
pad	include/drm/amdgpu_drm.h	/^	__u32 pad;$/;"	m	struct:drm_amdgpu_info_vce_clock_table_entry	typeref:typename:__u32
pad	include/drm/amdgpu_drm.h	/^	__u32 pad;$/;"	m	struct:drm_amdgpu_info_video_codec_info	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_gem_close	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_syncobj_array	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_syncobj_destroy	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_syncobj_handle	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_syncobj_transfer	typeref:typename:__u32
pad	include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_syncobj_wait	typeref:typename:__u32
pad	include/drm/drm_mode.h	/^	__u32 pad;$/;"	m	struct:drm_format_modifier	typeref:typename:__u32
pad	include/drm/drm_mode.h	/^	__u32 pad;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
pad	include/drm/drm_mode.h	/^	__u32 pad;$/;"	m	struct:drm_mode_get_lease	typeref:typename:__u32
pad	include/drm/drm_mode.h	/^	__u32 pad;$/;"	m	struct:drm_mode_list_lessees	typeref:typename:__u32
pad	include/drm/drm_mode.h	/^	__u32 pad;$/;"	m	struct:drm_mode_map_dumb	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u16 pad;$/;"	m	struct:drm_i915_perf_record_header	typeref:typename:__u16
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_context_create	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_context_destroy	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_create	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_mmap	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_mmap_gtt	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_pin	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_pread	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_pwrite	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_unpin	typeref:typename:__u32
pad	include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_reset_stats	typeref:typename:__u32
pad	include/drm/msm_drm.h	/^	__u32 pad;$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u32
pad	include/drm/msm_drm.h	/^	__u32 pad;$/;"	m	struct:drm_msm_wait_fence	typeref:typename:__u32
pad	include/drm/nouveau_drm.h	/^	__u32 pad;$/;"	m	struct:drm_nouveau_gem_pushbuf_push	typeref:typename:__u32
pad	include/drm/qxl_drm.h	/^	__u32                pad;$/;"	m	struct:drm_qxl_command	typeref:typename:__u32
pad	include/drm/qxl_drm.h	/^	__u32 pad;$/;"	m	struct:drm_qxl_alloc_surf	typeref:typename:__u32
pad	include/drm/qxl_drm.h	/^	__u32 pad;$/;"	m	struct:drm_qxl_clientcap	typeref:typename:__u32
pad	include/drm/qxl_drm.h	/^	__u32 pad;$/;"	m	struct:drm_qxl_map	typeref:typename:__u32
pad	include/drm/qxl_drm.h	/^	__u32 pad;$/;"	m	struct:drm_qxl_reloc	typeref:typename:__u32
pad	include/drm/qxl_drm.h	/^	__u32 pad;$/;"	m	struct:drm_qxl_update_area	typeref:typename:__u32
pad	include/drm/radeon_drm.h	/^	__u32		pad;$/;"	m	struct:drm_radeon_info	typeref:typename:__u32
pad	include/drm/radeon_drm.h	/^	__u32	pad;$/;"	m	struct:drm_radeon_gem_mmap	typeref:typename:__u32
pad	include/drm/radeon_drm.h	/^	__u32	pad;$/;"	m	struct:drm_radeon_gem_wait_idle	typeref:typename:__u32
pad	include/drm/radeon_drm.h	/^	__u32 pad;$/;"	m	struct:drm_radeon_gem_pread	typeref:typename:__u32
pad	include/drm/radeon_drm.h	/^	__u32 pad;$/;"	m	struct:drm_radeon_gem_pwrite	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_cmdbuf	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_gem_get_tiling	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_gem_mmap	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_gem_set_tiling	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_open_channel	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_reloc	typeref:typename:__u32
pad	include/drm/tegra_drm.h	/^	__u32 pad;$/;"	m	struct:drm_tegra_syncpt_incr	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad:24;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32:24
pad	include/drm/vc4_drm.h	/^	__u32 pad;$/;"	m	struct:drm_vc4_create_bo	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad;$/;"	m	struct:drm_vc4_create_shader_bo	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad;$/;"	m	struct:drm_vc4_gem_madvise	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad;$/;"	m	struct:drm_vc4_get_hang_state_bo	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad;$/;"	m	struct:drm_vc4_get_param	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad;$/;"	m	struct:drm_vc4_wait_bo	typeref:typename:__u32
pad	include/drm/vc4_drm.h	/^	__u32 pad[16];$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32[16]
pad	include/drm/virtgpu_drm.h	/^	__u32 pad;$/;"	m	struct:drm_virtgpu_get_caps	typeref:typename:__u32
pad	include/drm/virtgpu_drm.h	/^	__u32 pad;$/;"	m	struct:drm_virtgpu_map	typeref:typename:__u32
pad	libsync.h	/^	uint32_t	pad;$/;"	m	struct:sync_merge_data	typeref:typename:uint32_t
pad	omap/omap_drm.h	/^	uint32_t pad;$/;"	m	struct:drm_omap_gem_info	typeref:typename:uint32_t
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0708	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0f08	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0808	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db1008	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0d08	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0308	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db010a::__anona03735db0208	typeref:typename:unsigned char
pad0	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db090a::__anona03735db0a08	typeref:typename:unsigned char
pad0	include/drm/savage_drm.h	/^		unsigned char pad0;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90208	typeref:typename:unsigned char
pad0	include/drm/savage_drm.h	/^		unsigned char pad0;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90608	typeref:typename:unsigned char
pad01	nouveau/nvif/cl0080.h	/^	__u8  pad01[7];$/;"	m	struct:nv_device_time_v0	typeref:typename:__u8[7]
pad01	nouveau/nvif/cl0080.h	/^	__u8  pad01[7];$/;"	m	struct:nv_device_v0	typeref:typename:__u8[7]
pad01	nouveau/nvif/if0003.h	/^	__u8  pad01[7];$/;"	m	struct:nvif_perfdom_read_v0	typeref:typename:__u8[7]
pad01	nouveau/nvif/ioctl.h	/^	__u8  pad01[3];$/;"	m	struct:nvif_ioctl_map_v0	typeref:typename:__u8[3]
pad01	nouveau/nvif/ioctl.h	/^	__u8  pad01[6];$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u8[6]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[2];$/;"	m	struct:nvif_ioctl_rd_v0	typeref:typename:__u8[2]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[2];$/;"	m	struct:nvif_ioctl_wr_v0	typeref:typename:__u8[2]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[4];$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u8[4]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[6];$/;"	m	struct:nvif_ioctl_mthd_v0	typeref:typename:__u8[6]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[6];$/;"	m	struct:nvif_ioctl_ntfy_del_v0	typeref:typename:__u8[6]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[6];$/;"	m	struct:nvif_ioctl_ntfy_get_v0	typeref:typename:__u8[6]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[6];$/;"	m	struct:nvif_ioctl_ntfy_put_v0	typeref:typename:__u8[6]
pad02	nouveau/nvif/ioctl.h	/^	__u8  pad02[6];$/;"	m	struct:nvif_ioctl_sclass_v0	typeref:typename:__u8[6]
pad03	nouveau/nvif/cl9097.h	/^	__u8  pad03[5];$/;"	m	struct:fermi_a_zbc_color_v0	typeref:typename:__u8[5]
pad03	nouveau/nvif/cl9097.h	/^	__u8  pad03[5];$/;"	m	struct:fermi_a_zbc_depth_v0	typeref:typename:__u8[5]
pad03	nouveau/nvif/if0003.h	/^	__u8  pad03[1];$/;"	m	struct:nvif_perfdom_v0	typeref:typename:__u8[1]
pad03	nouveau/nvif/ioctl.h	/^	__u8  pad03[5];$/;"	m	struct:nvif_ioctl_ntfy_new_v0	typeref:typename:__u8[5]
pad04	nouveau/nvif/if0002.h	/^	__u8  pad04[4];$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u8[4]
pad04	nouveau/nvif/if0003.h	/^	__u8  pad04[4];$/;"	m	struct:nvif_perfdom_read_v0	typeref:typename:__u8[4]
pad05	nouveau/nvif/if0002.h	/^	__u8  pad05[2];$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:__u8[2]
pad05	nouveau/nvif/if0002.h	/^	__u8  pad05[2];$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:__u8[2]
pad06	nouveau/nvif/cl0080.h	/^	__u8  pad06[2];$/;"	m	struct:nv_device_info_v0	typeref:typename:__u8[2]
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0708	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0f08	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0808	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db1008	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anona03735db090a::__anona03735db0d08	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anona03735db010a::__anona03735db0308	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db010a::__anona03735db0208	typeref:typename:unsigned char
pad1	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db090a::__anona03735db0a08	typeref:typename:unsigned char
pad1	include/drm/savage_drm.h	/^		unsigned short pad1;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90208	typeref:typename:unsigned short
pad1	include/drm/savage_drm.h	/^		unsigned short pad1;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90608	typeref:typename:unsigned short
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0108	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0208	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0308	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0408	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0508	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0608	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0708	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0808	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0908	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:BOOL
pad1	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:BOOL
pad2	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db010a::__anona03735db0208	typeref:typename:unsigned char
pad2	include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anona03735db090a::__anona03735db0a08	typeref:typename:unsigned char
pad2	include/drm/savage_drm.h	/^		unsigned short pad2;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90208	typeref:typename:unsigned short
pad2	include/drm/vc4_drm.h	/^	__u32 pad2;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
pad2	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad2;$/;"	m	struct:__anon1e52787c0208	typeref:typename:BOOL
pad3	include/drm/savage_drm.h	/^		unsigned short pad3;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90208	typeref:typename:unsigned short
pad3	include/drm/savage_drm.h	/^		unsigned short pad3;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90308	typeref:typename:unsigned short
pad3	include/drm/savage_drm.h	/^		unsigned short pad3;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90508	typeref:typename:unsigned short
pad3	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad3;$/;"	m	struct:__anon1e52787c0208	typeref:typename:BOOL
pad4	tests/ttmtest/src/xf86dristr.h	/^    BOOL pad4;$/;"	m	struct:__anon1e52787c0208	typeref:typename:BOOL
pad64	include/drm/vmwgfx_drm.h	/^	 __u32 pad64;$/;"	m	struct:drm_vmw_fence_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	 __u32 pad64;$/;"	m	struct:drm_vmw_fence_signaled_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__s32 pad64;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__s32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_alloc_dmabuf_req	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_context_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_dmabuf_rep	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_get_3d_cap_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_getparam_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_handle_close_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_shader_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_size	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_stream_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_synccpu_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_unref_dmabuf_arg	typeref:typename:__u32
pad64	include/drm/vmwgfx_drm.h	/^	__u32 pad64;$/;"	m	struct:drm_vmw_update_layout_arg	typeref:typename:__u32
pad_to_size	include/drm/i915_drm.h	/^		__u64 pad_to_size;$/;"	m	union:drm_i915_gem_exec_object2::__anon2955048a020a	typeref:typename:__u64
padding	include/drm/drm.h	/^	char padding[60];			\/**< Pad to cache line *\/$/;"	m	struct:drm_hw_lock	typeref:typename:char[60]
padding	include/drm/drm.h	/^	unsigned char padding;$/;"	m	struct:drm_tex_region	typeref:typename:unsigned char
padding	include/drm/tegra_drm.h	/^	__u32 padding;$/;"	m	struct:drm_tegra_channel_close	typeref:typename:__u32
padding	include/drm/tegra_drm.h	/^	__u32 padding;$/;"	m	struct:drm_tegra_channel_open	typeref:typename:__u32
padding	include/drm/tegra_drm.h	/^	__u32 padding;$/;"	m	struct:drm_tegra_syncpoint_allocate	typeref:typename:__u32
padding	include/drm/tegra_drm.h	/^	__u32 padding;$/;"	m	struct:drm_tegra_syncpoint_free	typeref:typename:__u32
padding	include/drm/tegra_drm.h	/^	__u32 padding;$/;"	m	struct:drm_tegra_syncpoint_wait	typeref:typename:__u32
padding	xf86drm.h	/^	char padding[60];$/;"	m	struct:_drmLock	typeref:typename:char[60]
padding	xf86drm.h	/^	unsigned char padding; \/**< Explicitly pad this out *\/$/;"	m	struct:_drmTextureRegion	typeref:typename:unsigned char
padding1	exynos/exynos_fimg2d.c	/^		unsigned int			padding1:26;$/;"	m	struct:g2d_direction_val::__anoncf2496290108	typeref:typename:unsigned int:26	file:
padding2	exynos/exynos_fimg2d.c	/^		unsigned int			padding2:26;$/;"	m	struct:g2d_direction_val::__anoncf2496290108	typeref:typename:unsigned int:26	file:
paddr	include/drm/vc4_drm.h	/^	__u32 paddr;$/;"	m	struct:drm_vc4_get_hang_state_bo	typeref:typename:__u32
page_flip_handler	tests/modeset-vsync-1/modeset-vsync-1.c	/^static void page_flip_handler(int drm_fd, unsigned sequence, unsigned tv_sec,$/;"	f	typeref:typename:void	file:
page_flip_handler	tests/modetest/modetest.c	/^static void page_flip_handler(int fd, unsigned int frame, unsigned int sec,$/;"	f	typeref:typename:void	file:
page_flip_handler	xf86drm.h	/^	void (*page_flip_handler)(int fd, unsigned int sequence,$/;"	m	struct:_drmEventContext	typeref:typename:void (*)(int fd,unsigned int sequence,unsigned int tv_sec,unsigned int tv_usec,void * user_data)
page_flip_handler2	xf86drm.h	/^	void (*page_flip_handler2)(int fd, unsigned int sequence,$/;"	m	struct:_drmEventContext	typeref:typename:void (*)(int fd,unsigned int sequence,unsigned int tv_sec,unsigned int tv_usec,unsigned int crtc_id,void * user_data)
param	etnaviv/etnaviv_drm.h	/^	__u32 param;          \/* in, ETNAVIV_PARAM_x *\/$/;"	m	struct:drm_etnaviv_param	typeref:typename:__u32
param	include/drm/i915_drm.h	/^	__s32 param;$/;"	m	struct:drm_i915_getparam	typeref:typename:__s32
param	include/drm/i915_drm.h	/^	__u64 param;$/;"	m	struct:drm_i915_gem_context_param	typeref:typename:__u64
param	include/drm/i915_drm.h	/^	int param;$/;"	m	struct:drm_i915_setparam	typeref:typename:int
param	include/drm/i915_drm.h	/^	struct drm_i915_gem_context_param param;$/;"	m	struct:drm_i915_gem_context_create_ext_setparam	typeref:struct:drm_i915_gem_context_param
param	include/drm/mach64_drm.h	/^	} param;$/;"	m	struct:drm_mach64_getparam	typeref:enum:drm_mach64_getparam::__anonf986fb050303
param	include/drm/mga_drm.h	/^	int param;$/;"	m	struct:drm_mga_getparam	typeref:typename:int
param	include/drm/msm_drm.h	/^	__u32 param;          \/* in, MSM_PARAM_x *\/$/;"	m	struct:drm_msm_param	typeref:typename:__u32
param	include/drm/nouveau_drm.h	/^	uint64_t param;$/;"	m	struct:drm_nouveau_getparam	typeref:typename:uint64_t
param	include/drm/nouveau_drm.h	/^	uint64_t param;$/;"	m	struct:drm_nouveau_setparam	typeref:typename:uint64_t
param	include/drm/qxl_drm.h	/^	__u64 param;$/;"	m	struct:drm_qxl_getparam	typeref:typename:__u64
param	include/drm/r128_drm.h	/^	int param;$/;"	m	struct:drm_r128_getparam	typeref:typename:int
param	include/drm/radeon_drm.h	/^	int param;$/;"	m	struct:drm_radeon_getparam	typeref:typename:int
param	include/drm/radeon_drm.h	/^	unsigned int param;$/;"	m	struct:drm_radeon_setparam	typeref:typename:unsigned int
param	include/drm/vc4_drm.h	/^	__u32 param;$/;"	m	struct:drm_vc4_get_param	typeref:typename:__u32
param	include/drm/virtgpu_drm.h	/^	__u64 param;$/;"	m	struct:drm_virtgpu_getparam	typeref:typename:__u64
param	include/drm/vmwgfx_drm.h	/^	__u32 param;$/;"	m	struct:drm_vmw_getparam_arg	typeref:typename:__u32
param	omap/omap_drm.h	/^	uint64_t param;			\/* in *\/$/;"	m	struct:drm_omap_param	typeref:typename:uint64_t
param_buf_gpu_addr	include/drm/amdgpu_drm.h	/^	__u64 param_buf_gpu_addr;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
param_buf_size	include/drm/amdgpu_drm.h	/^	__u32 param_buf_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
parent	freedreno/freedreno_ringbuffer.h	/^	struct fd_ringbuffer *parent;$/;"	m	struct:fd_ringbuffer	typeref:struct:fd_ringbuffer *
parent	nouveau/nouveau.h	/^	struct nouveau_object *parent;$/;"	m	struct:nouveau_object	typeref:struct:nouveau_object *
parse_config_sysfs_file	xf86drm.c	/^static int parse_config_sysfs_file(int maj, int min, drmPciDeviceInfoPtr device)$/;"	f	typeref:typename:int	file:
parse_connector	tests/modetest/modetest.c	/^static int parse_connector(struct pipe_arg *pipe, const char *arg)$/;"	f	typeref:typename:int	file:
parse_devid_override	intel/intel_bufmgr_gem.c	/^parse_devid_override(const char *devid_override)$/;"	f	typeref:typename:int	file:
parse_fill_patterns	tests/modetest/modetest.c	/^static void parse_fill_patterns(char *arg)$/;"	f	typeref:typename:void	file:
parse_mode_string	tests/modetest/modetest.c	/^static int parse_mode_string(char *mode_string, drmModeModeInfo *user_mode)$/;"	f	typeref:typename:int	file:
parse_one_line	amdgpu/amdgpu_asic_id.c	/^static int parse_one_line(struct amdgpu_device *dev, const char *line)$/;"	f	typeref:typename:int	file:
parse_plane	tests/modetest/modetest.c	/^static int parse_plane(struct plane_arg *plane, const char *p)$/;"	f	typeref:typename:int	file:
parse_property	tests/modetest/modetest.c	/^static int parse_property(struct property_arg *p, const char *arg)$/;"	f	typeref:typename:int	file:
parse_separate_sysfs_files	xf86drm.c	/^static int parse_separate_sysfs_files(int maj, int min,$/;"	f	typeref:typename:int	file:
partials	xf86drmHash.h	/^	unsigned long partials; \/* Not at top of linked list *\/$/;"	m	struct:HashTable	typeref:typename:unsigned long
passed_seqno	include/drm/vmwgfx_drm.h	/^	 __u32 passed_seqno;$/;"	m	struct:drm_vmw_fence_signaled_arg	typeref:typename:__u32
passed_seqno	include/drm/vmwgfx_drm.h	/^	__u32 passed_seqno;$/;"	m	struct:drm_vmw_fence_rep	typeref:typename:__u32
pat_pre_multiply	exynos/exynos_fimg2d.h	/^		unsigned int pat_pre_multiply:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
pattern_names	tests/util/pattern.c	/^static const char *pattern_names[] = {$/;"	v	typeref:typename:const char * []	file:
pci	xf86drm.h	/^		drmPciBusInfoPtr pci;$/;"	m	union:_drmDevice::__anon0ab21c8a090a	typeref:typename:drmPciBusInfoPtr
pci	xf86drm.h	/^		drmPciDeviceInfoPtr pci;$/;"	m	union:_drmDevice::__anon0ab21c8a0a0a	typeref:typename:drmPciDeviceInfoPtr
pci_device	intel/intel_bufmgr_gem.c	/^	int pci_device;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
pci_device	intel/intel_chipset.c	/^static const struct pci_device {$/;"	s	file:
pci_id	intel/intel_bufmgr_gem.c	/^		int pci_id;$/;"	m	struct:parse_devid_override::__anon10fa76970208	typeref:typename:int	file:
pci_rev	include/drm/amdgpu_drm.h	/^	__u32 pci_rev;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
pci_rev_id	amdgpu/amdgpu.h	/^	uint32_t pci_rev_id;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
pciids	intel/intel_chipset.c	/^} pciids[] = {$/;"	v	typeref:typename:const struct pci_device[]
pending	nouveau/nouveau.h	/^	struct nouveau_list pending;$/;"	m	struct:nouveau_bufctx	typeref:struct:nouveau_list
pending_list	freedreno/kgsl/kgsl_priv.h	/^	struct list_head pending_list;$/;"	m	struct:kgsl_pipe	typeref:struct:list_head
per_thread_scratch	intel/intel_debug.h	/^	uint32_t per_thread_scratch;$/;"	m	struct:intel_debug_handshake	typeref:typename:uint32_t
perf_boxes	include/drm/i915_drm.h	/^	int perf_boxes;		\/* performance boxes to be displayed *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
perfmonid	include/drm/vc4_drm.h	/^	__u32 perfmonid;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
performed_rendering	intel/intel_bufmgr_fake.c	/^	int performed_rendering;$/;"	m	struct:_bufmgr_fake	typeref:typename:int	file:
pfAllowPageFlip	include/drm/r128_drm.h	/^	int pfAllowPageFlip;	\/* number of 3d windows (0,1,2 or more) *\/$/;"	m	struct:drm_r128_sarea	typeref:typename:int
pfCurrentOffset	include/drm/via_drm.h	/^	unsigned int pfCurrentOffset;$/;"	m	struct:_drm_via_sarea	typeref:typename:unsigned int
pfCurrentPage	include/drm/r128_drm.h	/^	int pfCurrentPage;	\/* which buffer is being displayed? *\/$/;"	m	struct:drm_r128_sarea	typeref:typename:int
pfCurrentPage	include/drm/radeon_drm.h	/^	int pfCurrentPage;	\/* which buffer is being displayed? *\/$/;"	m	struct:__anona03735db1908	typeref:typename:int
pfState	include/drm/radeon_drm.h	/^	int pfState;		\/* number of 3d windows (0,1,2ormore) *\/$/;"	m	struct:__anona03735db1908	typeref:typename:int
pf_active	include/drm/i915_drm.h	/^	int pf_active;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pf_current_page	include/drm/i915_drm.h	/^	int pf_current_page;	\/* which buffer is being displayed? *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pf_enabled	include/drm/i915_drm.h	/^	int pf_enabled;		\/* is pageflipping allowed? *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pflip_pending	tests/modeset-atomic/modeset-atomic.c	/^	bool pflip_pending;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
pflip_pending	tests/modeset-showimg/modeset-showimg.c	/^	bool pflip_pending;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
pflip_pending	tests/modeset-vsync/modeset-vsync.c	/^	bool pflip_pending;$/;"	m	struct:modeset_dev	typeref:typename:bool	file:
phys	freedreno/kgsl/kgsl_drm.h	/^	uint32_t phys;$/;"	m	struct:drm_kgsl_gem_prep	typeref:typename:uint32_t
phys_addr	include/drm/mga_drm.h	/^	unsigned long phys_addr;$/;"	m	struct:_drm_mga_warp_index	typeref:typename:unsigned long
phys_alignment	amdgpu/amdgpu.h	/^	uint64_t phys_alignment;$/;"	m	struct:amdgpu_bo_alloc_request	typeref:typename:uint64_t
phys_alignment	amdgpu/amdgpu.h	/^	uint64_t phys_alignment;$/;"	m	struct:amdgpu_bo_info	typeref:typename:uint64_t
phys_swizzle_mode	include/drm/i915_drm.h	/^	__u32 phys_swizzle_mode;$/;"	m	struct:drm_i915_gem_get_tiling	typeref:typename:__u32
physend	freedreno/kgsl/msm_kgsl.h	/^	unsigned int physend;$/;"	m	struct:kgsl_device_iommu_data	typeref:typename:unsigned int
physical	include/drm/drm.h	/^	unsigned long physical;	\/**< Physical used by i810 *\/$/;"	m	struct:drm_agp_buffer	typeref:typename:unsigned long
physstart	freedreno/kgsl/msm_kgsl.h	/^	unsigned int physstart;$/;"	m	struct:kgsl_device_iommu_data	typeref:typename:unsigned int
pid	freedreno/kgsl/kgsl_drm.h	/^	uint32_t pid;$/;"	m	struct:drm_kgsl_gem_lock_handles	typeref:typename:uint32_t
pid	include/drm/drm.h	/^	unsigned long pid;	\/**< Process ID *\/$/;"	m	struct:drm_client	typeref:typename:unsigned long
pipe	etnaviv/etnaviv_drm.h	/^	__u32 pipe;				\/* in *\/$/;"	m	struct:drm_etnaviv_gem_wait	typeref:typename:__u32
pipe	etnaviv/etnaviv_drm.h	/^	__u32 pipe;           \/* in *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
pipe	etnaviv/etnaviv_drm.h	/^	__u32 pipe;           \/* in *\/$/;"	m	struct:drm_etnaviv_param	typeref:typename:__u32
pipe	etnaviv/etnaviv_drm.h	/^	__u32 pipe;           \/* in *\/$/;"	m	struct:drm_etnaviv_wait_fence	typeref:typename:__u32
pipe	etnaviv/etnaviv_drm.h	/^	__u32 pipe;       \/* in *\/$/;"	m	struct:drm_etnaviv_pm_domain	typeref:typename:__u32
pipe	etnaviv/etnaviv_drm.h	/^	__u32 pipe;       \/* in *\/$/;"	m	struct:drm_etnaviv_pm_signal	typeref:typename:__u32
pipe	etnaviv/etnaviv_priv.h	/^	struct etna_pipe *pipe;$/;"	m	struct:etna_cmd_stream_priv	typeref:struct:etna_pipe *
pipe	etnaviv/etnaviv_priv.h	/^	struct etna_pipe *pipe;$/;"	m	struct:etna_perfmon	typeref:struct:etna_pipe *
pipe	freedreno/freedreno_ringbuffer.h	/^	struct fd_pipe *pipe;$/;"	m	struct:fd_ringbuffer	typeref:struct:fd_pipe *
pipe	freedreno/kgsl/kgsl_ringbuffer.c	/^	struct kgsl_pipe *pipe;$/;"	m	struct:kgsl_rb_bo	typeref:struct:kgsl_pipe *	file:
pipe	freedreno/msm/msm_priv.h	/^	uint32_t pipe;$/;"	m	struct:msm_pipe	typeref:typename:uint32_t
pipe	include/drm/i915_drm.h	/^	__u32 pipe;$/;"	m	struct:drm_i915_get_pipe_from_crtc_id	typeref:typename:__u32
pipe	include/drm/i915_drm.h	/^	int pipe;$/;"	m	struct:drm_i915_vblank_pipe	typeref:typename:int
pipe	include/drm/msm_drm.h	/^	__u32 pipe;           \/* in, MSM_PIPE_x *\/$/;"	m	struct:drm_msm_param	typeref:typename:__u32
pipeA_h	include/drm/i915_drm.h	/^	int pipeA_h;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeA_w	include/drm/i915_drm.h	/^	int pipeA_w;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeA_x	include/drm/i915_drm.h	/^	int pipeA_x;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeA_y	include/drm/i915_drm.h	/^	int pipeA_y;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeB_h	include/drm/i915_drm.h	/^	int pipeB_h;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeB_w	include/drm/i915_drm.h	/^	int pipeB_w;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeB_x	include/drm/i915_drm.h	/^	int pipeB_x;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipeB_y	include/drm/i915_drm.h	/^	int pipeB_y;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pipe_arg	tests/modetest/modetest.c	/^struct pipe_arg {$/;"	s	file:
pipe_attempt_connector	tests/modetest/modetest.c	/^static int pipe_attempt_connector(struct device *dev, drmModeConnector *con,$/;"	f	typeref:typename:int	file:
pipe_find_crtc	tests/modetest/modetest.c	/^static struct crtc *pipe_find_crtc(struct device *dev, struct pipe_arg *pipe)$/;"	f	typeref:struct:crtc *	file:
pipe_find_crtc_and_mode	tests/modetest/modetest.c	/^static int pipe_find_crtc_and_mode(struct device *dev, struct pipe_arg *pipe)$/;"	f	typeref:typename:int	file:
pipe_find_preferred	tests/modetest/modetest.c	/^static int pipe_find_preferred(struct device *dev, struct pipe_arg **out_pipes)$/;"	f	typeref:typename:int	file:
pipe_has_writeback_connector	tests/modetest/modetest.c	/^static bool pipe_has_writeback_connector(struct device *dev,$/;"	f	typeref:typename:bool	file:
pipe_new	freedreno/freedreno_priv.h	/^	struct fd_pipe * (*pipe_new)(struct fd_device *dev, enum fd_pipe_id id,$/;"	m	struct:fd_device_funcs	typeref:struct:fd_pipe * (*)(struct fd_device * dev,enum fd_pipe_id id,unsigned prio)
pipe_resolve_connectors	tests/modetest/modetest.c	/^static int pipe_resolve_connectors(struct device *dev, struct pipe_arg *pipe)$/;"	f	typeref:typename:int	file:
pitch	freedreno/kgsl/msm_kgsl.h	/^	unsigned int  	pitch;$/;"	m	struct:kgsl_buffer_desc	typeref:typename:unsigned int
pitch	freedreno/kgsl/msm_kgsl.h	/^	unsigned int pitch;$/;"	m	struct:kgsl_gmem_desc	typeref:typename:unsigned int
pitch	include/drm/drm_mode.h	/^	__u32 pitch;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u32
pitch	include/drm/drm_mode.h	/^	__u32 pitch;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
pitch	include/drm/i915_drm.h	/^	int pitch;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
pitch	include/drm/i915_drm.h	/^	unsigned int pitch;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
pitch	include/drm/mach64_drm.h	/^	int pitch;$/;"	m	struct:drm_mach64_blit	typeref:typename:int
pitch	include/drm/mga_drm.h	/^	unsigned int pitch;$/;"	m	struct:__anon65e025970208	typeref:typename:unsigned int
pitch	include/drm/r128_drm.h	/^	int pitch;$/;"	m	struct:drm_r128_blit	typeref:typename:int
pitch	include/drm/radeon_drm.h	/^	__u32	pitch;$/;"	m	struct:drm_radeon_gem_get_tiling	typeref:typename:__u32
pitch	include/drm/radeon_drm.h	/^	__u32	pitch;$/;"	m	struct:drm_radeon_gem_set_tiling	typeref:typename:__u32
pitch	include/drm/radeon_drm.h	/^	int pitch;$/;"	m	struct:drm_radeon_texture	typeref:typename:int
pitch	include/drm/vmwgfx_drm.h	/^	__u32 pitch[3];$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32[3]
pitch	libkms/internal.h	/^	size_t pitch;$/;"	m	struct:kms_bo	typeref:typename:size_t
pitch	tests/camera_test/camera_plane.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/kms/libkms-test.h	/^	unsigned int pitch;$/;"	m	struct:kms_framebuffer	typeref:typename:unsigned int
pitch	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint32_t pitch;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
pitch	tests/modetest/buffers.c	/^	size_t pitch;$/;"	m	struct:bo	typeref:typename:size_t	file:
pitch	xf86drmMode.h	/^	uint32_t pitch;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
pitch_bits	include/drm/i915_drm.h	/^	unsigned int pitch_bits;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
pitch_bytes	radeon/radeon_surface.h	/^    uint32_t                    pitch_bytes;$/;"	m	struct:radeon_surface_level	typeref:typename:uint32_t
pitches	include/drm/drm_mode.h	/^	__u32 pitches[4]; \/* pitch for each plane *\/$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32[4]
pitches	xf86drmMode.h	/^	uint32_t pitches[4]; \/* bytes *\/$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t[4]
pixel_format	include/drm/drm_mode.h	/^	__u32 pixel_format; \/* fourcc code from drm_fourcc.h *\/$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32
pixel_format	xf86drmMode.h	/^	uint32_t pixel_format; \/* fourcc code from drm_fourcc.h *\/$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t
plain_fill	tests/modetest/modetest.c	/^static enum util_fill_pattern plain_fill = UTIL_PATTERN_PLAIN;$/;"	v	typeref:enum:util_fill_pattern	file:
plane	tests/animatefb/animatefb.c	/^drmModePlane *plane = NULL;$/;"	v	typeref:typename:drmModePlane *
plane	tests/modeset-atomic/modeset-atomic.c	/^	struct drm_object plane;$/;"	m	struct:modeset_output	typeref:struct:drm_object	file:
plane	tests/modeset-showimg/modeset-showimg.c	/^	struct drm_object plane;$/;"	m	struct:modeset_output	typeref:struct:drm_object	file:
plane	tests/modetest/modetest.c	/^	drmModePlane *plane;$/;"	m	struct:plane	typeref:typename:drmModePlane *	file:
plane	tests/modetest/modetest.c	/^struct plane {$/;"	s	file:
plane	tests/selectres/selectres.c	/^drmModePlane *plane = NULL;$/;"	v	typeref:typename:drmModePlane *
plane	tests/showfb/showfb.c	/^drmModePlane *plane = NULL;$/;"	v	typeref:typename:drmModePlane *
planeA_h	include/drm/i915_drm.h	/^#define planeA_h /;"	d
planeA_w	include/drm/i915_drm.h	/^#define planeA_w /;"	d
planeA_x	include/drm/i915_drm.h	/^#define planeA_x /;"	d
planeA_y	include/drm/i915_drm.h	/^#define planeA_y /;"	d
planeB_h	include/drm/i915_drm.h	/^#define planeB_h /;"	d
planeB_w	include/drm/i915_drm.h	/^#define planeB_w /;"	d
planeB_x	include/drm/i915_drm.h	/^#define planeB_x /;"	d
planeB_y	include/drm/i915_drm.h	/^#define planeB_y /;"	d
plane_3d_mask_c	include/drm/r128_drm.h	/^	unsigned int plane_3d_mask_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
plane_arg	tests/modetest/modetest.c	/^struct plane_arg {$/;"	s	file:
plane_buf	tests/camera_test/camera_plane.c	/^struct buffer_object plane_buf[4];$/;"	v	typeref:struct:buffer_object[4]
plane_buf	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^struct buffer_object plane_buf[4];$/;"	v	typeref:struct:buffer_object[4]
plane_buf	tests/modeset-plane-move/modeset-plane-move.c	/^struct buffer_object plane_buf[4];$/;"	v	typeref:struct:buffer_object[4]
plane_buf	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^struct buffer_object plane_buf[4];$/;"	v	typeref:struct:buffer_object[4]
plane_buf	tests/modeset-plane-scale/modeset-plane-scale.c	/^struct buffer_object plane_buf[4];$/;"	v	typeref:struct:buffer_object[4]
plane_buf	tests/modeset-plane-test/modeset-plane-test.c	/^struct buffer_object plane_buf[4];$/;"	v	typeref:struct:buffer_object[4]
plane_id	include/drm/drm_mode.h	/^	__u32 plane_id;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u32
plane_id	include/drm/drm_mode.h	/^	__u32 plane_id;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
plane_id	include/drm/i915_drm.h	/^	__u32 plane_id;$/;"	m	struct:drm_intel_sprite_colorkey	typeref:typename:__u32
plane_id	tests/modetest/modetest.c	/^	uint32_t plane_id; \/* the id of plane to use *\/$/;"	m	struct:plane_arg	typeref:typename:uint32_t	file:
plane_id	xf86drmMode.h	/^	uint32_t plane_id;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
plane_id_ptr	include/drm/drm_mode.h	/^	__u64 plane_id_ptr;$/;"	m	struct:drm_mode_get_plane_res	typeref:typename:__u64
planemask	include/drm/mga_drm.h	/^	unsigned int planemask;$/;"	m	struct:_drm_mga_blit	typeref:typename:unsigned int
planes	tests/etnaviv/write_bmp.c	/^	unsigned short planes;$/;"	m	struct:dib_header	typeref:typename:unsigned short	file:
planes	tests/kms/libkms-test.h	/^	struct kms_plane **planes;$/;"	m	struct:kms_device	typeref:struct:kms_plane **
planes	tests/modetest/modetest.c	/^	struct plane *planes;$/;"	m	struct:resources	typeref:struct:plane *	file:
planes	xf86drmMode.h	/^	uint32_t *planes;$/;"	m	struct:_drmModePlaneRes	typeref:typename:uint32_t *
platform	nouveau/nvif/cl0080.h	/^	__u8  platform;$/;"	m	struct:nv_device_info_v0	typeref:typename:__u8
platform	xf86drm.h	/^		drmPlatformBusInfoPtr platform;$/;"	m	union:_drmDevice::__anon0ab21c8a090a	typeref:typename:drmPlatformBusInfoPtr
platform	xf86drm.h	/^		drmPlatformDeviceInfoPtr platform;$/;"	m	union:_drmDevice::__anon0ab21c8a0a0a	typeref:typename:drmPlatformDeviceInfoPtr
plnwt	include/drm/mga_drm.h	/^	unsigned int plnwt;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
plugin_name	omap/omap_drm.h	/^	char plugin_name[64];		\/* in *\/$/;"	m	struct:drm_omap_get_base	typeref:typename:char[64]
pm4_vc_fpu_setup	include/drm/r128_drm.h	/^	unsigned int pm4_vc_fpu_setup;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
pmem_fd	freedreno/kgsl/msm_kgsl.h	/^	int pmem_fd;$/;"	m	struct:kgsl_sharedmem_from_pmem	typeref:typename:int
pmrs	etnaviv/etnaviv_drm.h	/^	__u64 pmrs;           \/* in, ptr to array of submit_pmr's *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u64
pmrs	etnaviv/etnaviv_priv.h	/^		struct drm_etnaviv_gem_submit_pmr *pmrs;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:struct:drm_etnaviv_gem_submit_pmr *
point	include/drm/amdgpu_drm.h	/^       __u64 point;$/;"	m	struct:drm_amdgpu_cs_chunk_syncobj	typeref:typename:__u64
point	tests/amdgpu/syncobj_tests.c	/^	uint64_t point;$/;"	m	struct:syncobj_point	typeref:typename:uint64_t	file:
points	include/drm/drm.h	/^	__u64 points;$/;"	m	struct:drm_syncobj_timeline_array	typeref:typename:__u64
points	include/drm/drm.h	/^	__u64 points;$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__u64
poll_writeback_fence	tests/modetest/modetest.c	/^static int poll_writeback_fence(int fd, int timeout)$/;"	f	typeref:typename:int	file:
pos_buf_gpu_addr	include/drm/amdgpu_drm.h	/^	__u64 pos_buf_gpu_addr;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
pos_buf_size	include/drm/amdgpu_drm.h	/^	__u32 pos_buf_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
possible_clones	include/drm/drm_mode.h	/^	__u32 possible_clones;$/;"	m	struct:drm_mode_get_encoder	typeref:typename:__u32
possible_clones	xf86drmMode.h	/^	uint32_t possible_clones;$/;"	m	struct:_drmModeEncoder	typeref:typename:uint32_t
possible_crtcs	include/drm/drm_mode.h	/^	__u32 possible_crtcs;$/;"	m	struct:drm_mode_get_encoder	typeref:typename:__u32
possible_crtcs	include/drm/drm_mode.h	/^	__u32 possible_crtcs;$/;"	m	struct:drm_mode_get_plane	typeref:typename:__u32
possible_crtcs	xf86drmMode.h	/^	uint32_t possible_crtcs;$/;"	m	struct:_drmModeEncoder	typeref:typename:uint32_t
possible_crtcs	xf86drmMode.h	/^	uint32_t possible_crtcs;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
pp_border_color	include/drm/radeon_drm.h	/^	unsigned int pp_border_color;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
pp_cntl	include/drm/radeon_drm.h	/^	unsigned int pp_cntl;	\/* 0x1c38 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
pp_fog_color	include/drm/radeon_drm.h	/^	unsigned int pp_fog_color;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
pp_lum_matrix	include/drm/radeon_drm.h	/^	unsigned int pp_lum_matrix;	\/* 0x1d00 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
pp_misc	include/drm/radeon_drm.h	/^	unsigned int pp_misc;	\/* 0x1c14 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
pp_rot_matrix_0	include/drm/radeon_drm.h	/^	unsigned int pp_rot_matrix_0;	\/* 0x1d58 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
pp_rot_matrix_1	include/drm/radeon_drm.h	/^	unsigned int pp_rot_matrix_1;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
pp_tfactor	include/drm/radeon_drm.h	/^	unsigned int pp_tfactor;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
pp_txablend	include/drm/radeon_drm.h	/^	unsigned int pp_txablend;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
pp_txcblend	include/drm/radeon_drm.h	/^	unsigned int pp_txcblend;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
pp_txfilter	include/drm/radeon_drm.h	/^	unsigned int pp_txfilter;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
pp_txformat	include/drm/radeon_drm.h	/^	unsigned int pp_txformat;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
pp_txoffset	include/drm/radeon_drm.h	/^	unsigned int pp_txoffset;$/;"	m	struct:__anona03735db1608	typeref:typename:unsigned int
preamblecache_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t preamblecache_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
preferred_heap	amdgpu/amdgpu.h	/^	uint32_t preferred_heap;$/;"	m	struct:amdgpu_bo_alloc_request	typeref:typename:uint32_t
preferred_heap	amdgpu/amdgpu.h	/^	uint32_t preferred_heap;$/;"	m	struct:amdgpu_bo_info	typeref:typename:uint32_t
prepare_framebuffer	tests/kms/kms-universal-planes.c	/^static void prepare_framebuffer(struct kms_framebuffer *fb, bool invert)$/;"	f	typeref:typename:void	file:
presumed	etnaviv/etnaviv_drm.h	/^	__u64 presumed;       \/* in\/out, presumed buffer address *\/$/;"	m	struct:drm_etnaviv_gem_submit_bo	typeref:typename:__u64
presumed	freedreno/msm/msm_priv.h	/^	uint64_t presumed;$/;"	m	struct:msm_bo	typeref:typename:uint64_t
presumed	include/drm/msm_drm.h	/^	__u64 presumed;       \/* in\/out, presumed buffer address *\/$/;"	m	struct:drm_msm_gem_submit_bo	typeref:typename:__u64
presumed	include/drm/nouveau_drm.h	/^	struct drm_nouveau_gem_pushbuf_bo_presumed presumed;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:struct:drm_nouveau_gem_pushbuf_bo_presumed
presumed_offset	include/drm/i915_drm.h	/^	__u64 presumed_offset;$/;"	m	struct:drm_i915_gem_relocation_entry	typeref:typename:__u64
prev	include/drm/drm.h	/^	unsigned char prev;$/;"	m	struct:drm_tex_region	typeref:typename:unsigned char
prev	include/drm/via_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_via_tex_region	typeref:typename:unsigned char
prev	intel/intel_bufmgr_fake.c	/^	struct block *next, *prev;$/;"	m	struct:block	typeref:struct:block *	file:
prev	intel/mm.h	/^	struct mem_block *next, *prev;$/;"	m	struct:mem_block	typeref:struct:mem_block *
prev	intel/uthash.h	/^   void *prev;                       \/* prev element in app order      *\/$/;"	m	struct:UT_hash_handle	typeref:typename:void *
prev	libdrm_lists.h	/^    struct _drmMMListHead *prev;$/;"	m	struct:_drmMMListHead	typeref:struct:_drmMMListHead *
prev	nouveau/nouveau.h	/^	struct nouveau_list *prev;$/;"	m	struct:nouveau_list	typeref:struct:nouveau_list *
prev	util_double_list.h	/^    struct list_head *prev;$/;"	m	struct:list_head	typeref:struct:list_head *
prev	xf86drm.h	/^	unsigned char prev;$/;"	m	struct:_drmTextureRegion	typeref:typename:unsigned char
prev_free	intel/mm.h	/^	struct mem_block *next_free, *prev_free;$/;"	m	struct:mem_block	typeref:struct:mem_block *
prim	include/drm/mach64_drm.h	/^	int prim;$/;"	m	struct:drm_mach64_vertex	typeref:typename:int
prim	include/drm/r128_drm.h	/^	int prim;$/;"	m	struct:drm_r128_indices	typeref:typename:int
prim	include/drm/r128_drm.h	/^	int prim;$/;"	m	struct:drm_r128_vertex	typeref:typename:int
prim	include/drm/radeon_drm.h	/^	drm_radeon_prim_t *prim;$/;"	m	struct:drm_radeon_vertex2	typeref:typename:drm_radeon_prim_t *
prim	include/drm/radeon_drm.h	/^	int prim;$/;"	m	struct:drm_radeon_indices	typeref:typename:int
prim	include/drm/radeon_drm.h	/^	int prim;$/;"	m	struct:drm_radeon_vertex	typeref:typename:int
prim	include/drm/radeon_drm.h	/^	unsigned int prim:8;$/;"	m	struct:__anona03735db1708	typeref:typename:unsigned int:8
prim	include/drm/savage_drm.h	/^		unsigned char prim;	\/* primitive type *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90408	typeref:typename:unsigned char
prim	include/drm/savage_drm.h	/^		unsigned char prim;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90508	typeref:typename:unsigned char
prim	include/drm/savage_drm.h	/^	} prim;			\/* SAVAGE_CMD_DMA_PRIM, SAVAGE_CMD_VB_PRIM *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon311c39b90408
prim_buf_gpu_addr	include/drm/amdgpu_drm.h	/^	__u64 prim_buf_gpu_addr;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
prim_buf_size	include/drm/amdgpu_drm.h	/^	__u32 prim_buf_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
primary_fill	tests/modetest/modetest.c	/^static enum util_fill_pattern primary_fill = UTIL_PATTERN_SMPTE;$/;"	v	typeref:enum:util_fill_pattern	file:
primary_offset	include/drm/mga_drm.h	/^	unsigned long primary_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
primary_size	include/drm/mga_drm.h	/^	__u32 primary_size;$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:__u32
prime_fd	android/gralloc_handle.h	/^	int prime_fd;$/;"	m	struct:gralloc_handle_t	typeref:typename:int
print	tests/drmsl.c	/^static void print(void* list)$/;"	f	typeref:typename:void	file:
printConnector	tests/modeprint/modeprint.c	/^static int printConnector(int fd, drmModeResPtr res, drmModeConnectorPtr connector, uint32_t id)$/;"	f	typeref:typename:int	file:
printCrtc	tests/modeprint/modeprint.c	/^static int printCrtc(int fd, drmModeResPtr res, drmModeCrtcPtr crtc, uint32_t id)$/;"	f	typeref:typename:int	file:
printEncoder	tests/modeprint/modeprint.c	/^static int printEncoder(int fd, drmModeResPtr res, drmModeEncoderPtr encoder, uint32_t id)$/;"	f	typeref:typename:int	file:
printFrameBuffer	tests/modeprint/modeprint.c	/^static int printFrameBuffer(int fd, drmModeResPtr res, drmModeFBPtr fb)$/;"	f	typeref:typename:int	file:
printMode	tests/modeprint/modeprint.c	/^static int printMode(struct drm_mode_modeinfo *mode)$/;"	f	typeref:typename:int	file:
printProperty	tests/modeprint/modeprint.c	/^static int printProperty(int fd, drmModeResPtr res, drmModePropertyPtr props, uint64_t value)$/;"	f	typeref:typename:int	file:
printRes	tests/modeprint/modeprint.c	/^static int printRes(int fd, drmModeResPtr res)$/;"	f	typeref:typename:int	file:
print_device_info	tests/drmdevice.c	/^print_device_info(drmDevicePtr device, int i, bool print_revision)$/;"	f	typeref:typename:void	file:
print_neighbors	tests/drmsl.c	/^static void print_neighbors(void *list, unsigned long key,$/;"	f	typeref:typename:void	file:
prio	include/drm/msm_drm.h	/^	__u32 prio;    \/* in, Priority level *\/$/;"	m	struct:drm_msm_submitqueue	typeref:typename:__u32
priority	include/drm/amdgpu_drm.h	/^	__s32	priority;$/;"	m	struct:drm_amdgpu_ctx_in	typeref:typename:__s32
priority	include/drm/amdgpu_drm.h	/^	__s32	priority;$/;"	m	struct:drm_amdgpu_sched_in	typeref:typename:__s32
priv	freedreno/kgsl/msm_kgsl.h	/^	void *priv;              \/* Pointer to the event specific blob *\/$/;"	m	struct:kgsl_timestamp_event	typeref:typename:void *
priv	nouveau/nouveau.h	/^	void *priv;$/;"	m	struct:nouveau_bufref	typeref:typename:void *
priv_data	nouveau/nouveau.h	/^	uint32_t priv_data;$/;"	m	struct:nouveau_bufref	typeref:typename:uint32_t
priv_ptr	radeon/radeon_bo_gem.c	/^    void                    *priv_ptr;$/;"	m	struct:radeon_bo_gem	typeref:typename:void *	file:
process_device	xf86drm.c	/^static int process_device(drmDevicePtr *device, const char *d_name,$/;"	f	typeref:typename:int	file:
product	xf86drm.h	/^	uint16_t product;$/;"	m	struct:_drmUsbDeviceInfo	typeref:typename:uint16_t
prop_id	include/drm/drm_mode.h	/^	__u32 prop_id;$/;"	m	struct:drm_mode_connector_set_property	typeref:typename:__u32
prop_id	include/drm/drm_mode.h	/^	__u32 prop_id;$/;"	m	struct:drm_mode_get_property	typeref:typename:__u32
prop_id	include/drm/drm_mode.h	/^	__u32 prop_id;$/;"	m	struct:drm_mode_obj_set_property	typeref:typename:__u32
prop_id	tests/camera_test/camera_plane.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	tests/modetest/modetest.c	/^	uint32_t prop_id;$/;"	m	struct:property_arg	typeref:typename:uint32_t	file:
prop_id	xf86drmMode.h	/^	uint32_t prop_id;$/;"	m	struct:_drmModeProperty	typeref:typename:uint32_t
prop_values	xf86drmMode.h	/^	uint64_t *prop_values; \/**< List of property values *\/$/;"	m	struct:_drmModeConnector	typeref:typename:uint64_t *
prop_values	xf86drmMode.h	/^	uint64_t *prop_values;$/;"	m	struct:_drmModeObjectProperties	typeref:typename:uint64_t *
prop_values_ptr	include/drm/drm_mode.h	/^	__u64 prop_values_ptr;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u64
prop_values_ptr	include/drm/drm_mode.h	/^	__u64 prop_values_ptr;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u64
prop_values_ptr	include/drm/drm_mode.h	/^	__u64 prop_values_ptr;$/;"	m	struct:drm_mode_obj_get_properties	typeref:typename:__u64
properties_ptr	include/drm/i915_drm.h	/^	__u64 properties_ptr;$/;"	m	struct:drm_i915_perf_open_param	typeref:typename:__u64
property_arg	tests/camera_test/camera_plane.c	/^struct property_arg {$/;"	s	file:
property_arg	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^struct property_arg {$/;"	s	file:
property_arg	tests/modeset-plane-move/modeset-plane-move.c	/^struct property_arg {$/;"	s	file:
property_arg	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^struct property_arg {$/;"	s	file:
property_arg	tests/modeset-plane-scale/modeset-plane-scale.c	/^struct property_arg {$/;"	s	file:
property_arg	tests/modeset-plane-test/modeset-plane-test.c	/^struct property_arg {$/;"	s	file:
property_arg	tests/modetest/modetest.c	/^struct property_arg {$/;"	s	file:
property_id	xf86drmMode.c	/^	uint32_t property_id;$/;"	m	struct:_drmModeAtomicReqItem	typeref:typename:uint32_t	file:
props	tests/modeset-atomic/modeset-atomic.c	/^	drmModeObjectProperties *props;$/;"	m	struct:drm_object	typeref:typename:drmModeObjectProperties *	file:
props	tests/modeset-showimg/modeset-showimg.c	/^	drmModeObjectProperties *props;$/;"	m	struct:drm_object	typeref:typename:drmModeObjectProperties *	file:
props	tests/modetest/modetest.c	/^	drmModeObjectProperties *props;$/;"	m	struct:connector	typeref:typename:drmModeObjectProperties *	file:
props	tests/modetest/modetest.c	/^	drmModeObjectProperties *props;$/;"	m	struct:crtc	typeref:typename:drmModeObjectProperties *	file:
props	tests/modetest/modetest.c	/^	drmModeObjectProperties *props;$/;"	m	struct:plane	typeref:typename:drmModeObjectProperties *	file:
props	xf86drmMode.h	/^	uint32_t *props; \/**< List of property ids *\/$/;"	m	struct:_drmModeConnector	typeref:typename:uint32_t *
props	xf86drmMode.h	/^	uint32_t *props;$/;"	m	struct:_drmModeObjectProperties	typeref:typename:uint32_t *
props_info	tests/modeset-atomic/modeset-atomic.c	/^	drmModePropertyRes **props_info;$/;"	m	struct:drm_object	typeref:typename:drmModePropertyRes **	file:
props_info	tests/modeset-showimg/modeset-showimg.c	/^	drmModePropertyRes **props_info;$/;"	m	struct:drm_object	typeref:typename:drmModePropertyRes **	file:
props_info	tests/modetest/modetest.c	/^	drmModePropertyRes **props_info;$/;"	m	struct:connector	typeref:typename:drmModePropertyRes **	file:
props_info	tests/modetest/modetest.c	/^	drmModePropertyRes **props_info;$/;"	m	struct:crtc	typeref:typename:drmModePropertyRes **	file:
props_info	tests/modetest/modetest.c	/^	drmModePropertyRes **props_info;$/;"	m	struct:plane	typeref:typename:drmModePropertyRes **	file:
props_ptr	include/drm/drm_mode.h	/^	__u64 props_ptr;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u64
props_ptr	include/drm/drm_mode.h	/^	__u64 props_ptr;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u64
props_ptr	include/drm/drm_mode.h	/^	__u64 props_ptr;$/;"	m	struct:drm_mode_obj_get_properties	typeref:typename:__u64
ps_const_context_reg_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_const_context_reg_gfx9[][2] = {$/;"	v	typeref:typename:const uint32_t[][2]	file:
ps_const_sh_registers_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_const_sh_registers_gfx9[][2] = {$/;"	v	typeref:typename:const uint32_t[][2]	file:
ps_const_shader_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_const_shader_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
ps_const_shader_patchinfo_code_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_const_shader_patchinfo_code_gfx9[][10][6] = {$/;"	v	typeref:typename:const uint32_t[][10][6]	file:
ps_const_shader_patchinfo_code_size_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_const_shader_patchinfo_code_size_gfx9 = 6;$/;"	v	typeref:typename:const uint32_t	file:
ps_const_shader_patchinfo_offset_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_const_shader_patchinfo_offset_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
ps_num_context_registers_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_num_context_registers_gfx9 = 7;$/;"	v	typeref:typename:const uint32_t	file:
ps_num_sh_registers_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_num_sh_registers_gfx9 = 2;$/;"	v	typeref:typename:const uint32_t	file:
ps_tex_context_reg_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_tex_context_reg_gfx9[][2] = {$/;"	v	typeref:typename:const uint32_t[][2]	file:
ps_tex_sh_registers_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_tex_sh_registers_gfx9[][2] = {$/;"	v	typeref:typename:const uint32_t[][2]	file:
ps_tex_shader_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_tex_shader_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
ps_tex_shader_patchinfo_code_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_tex_shader_patchinfo_code_gfx9[][10][6] = {$/;"	v	typeref:typename:const uint32_t[][10][6]	file:
ps_tex_shader_patchinfo_code_size_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_tex_shader_patchinfo_code_size_gfx9 = 6;$/;"	v	typeref:typename:const uint32_t	file:
ps_tex_shader_patchinfo_offset_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t ps_tex_shader_patchinfo_offset_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
ps_type	tests/amdgpu/basic_tests.c	/^enum ps_type {$/;"	g	file:
pstate	include/drm/amdgpu_drm.h	/^		} pstate;$/;"	m	union:drm_amdgpu_ctx_out	typeref:struct:drm_amdgpu_ctx_out::__anon9078e1a00308
pte_fragment_size	include/drm/amdgpu_drm.h	/^	__u32 pte_fragment_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
ptr	intel/intel_bufmgr_gem.c	/^		void *ptr;$/;"	m	struct:_drm_intel_bufmgr_gem::__anon10fa76970108	typeref:typename:void *	file:
ptr	libkms/internal.h	/^	void *ptr;$/;"	m	struct:kms_bo	typeref:typename:void *
ptr	nouveau/pushbuf.c	/^	uint32_t *ptr;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:uint32_t *	file:
ptr	radeon/radeon_bo.h	/^    void                        *ptr;$/;"	m	struct:radeon_bo	typeref:typename:void *
ptr	radeon/radeon_bo_int.h	/^    void                        *ptr;$/;"	m	struct:radeon_bo_int	typeref:typename:void *
ptr	tests/amdgpu/deadlock_tests.c	/^static uint32_t *ptr;$/;"	v	typeref:typename:uint32_t *	file:
ptr	tests/amdgpu/uvd_enc_tests.c	/^	uint8_t *ptr;$/;"	m	struct:amdgpu_uvd_enc_bo	typeref:typename:uint8_t *	file:
ptr	tests/amdgpu/vce_tests.c	/^	uint8_t *ptr;$/;"	m	struct:amdgpu_vce_bo	typeref:typename:uint8_t *	file:
ptr	tests/amdgpu/vcn_tests.c	/^	uint8_t *ptr;$/;"	m	struct:amdgpu_vcn_bo	typeref:typename:uint8_t *	file:
ptr	tests/kms/libkms-test.h	/^	void *ptr;$/;"	m	struct:kms_framebuffer	typeref:typename:void *
ptr	tests/modetest/buffers.c	/^	void *ptr;$/;"	m	struct:bo	typeref:typename:void *	file:
push	include/drm/nouveau_drm.h	/^	__u64 push;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u64
push	nouveau/private.h	/^	struct nouveau_pushbuf *push;$/;"	m	struct:nouveau_client_kref	typeref:struct:nouveau_pushbuf *
push	nouveau/pushbuf.c	/^	struct drm_nouveau_gem_pushbuf_push push[NOUVEAU_GEM_MAX_PUSH];$/;"	m	struct:nouveau_pushbuf_krec	typeref:struct:drm_nouveau_gem_pushbuf_push[]	file:
pushbuf	nouveau/nouveau.h	/^	uint32_t pushbuf;$/;"	m	struct:nouveau_fifo	typeref:typename:uint32_t
pushbuf_domains	include/drm/nouveau_drm.h	/^	uint32_t     pushbuf_domains;$/;"	m	struct:drm_nouveau_channel_alloc	typeref:typename:uint32_t
pushbuf_dump	nouveau/pushbuf.c	/^pushbuf_dump(struct nouveau_pushbuf_krec *krec, int krec_id, int chid)$/;"	f	typeref:typename:void	file:
pushbuf_flush	nouveau/pushbuf.c	/^pushbuf_flush(struct nouveau_pushbuf *push)$/;"	f	typeref:typename:int	file:
pushbuf_kref	nouveau/pushbuf.c	/^pushbuf_kref(struct nouveau_pushbuf *push, struct nouveau_bo *bo,$/;"	f	typeref:struct:drm_nouveau_gem_pushbuf_bo *	file:
pushbuf_kref_fits	nouveau/pushbuf.c	/^pushbuf_kref_fits(struct nouveau_pushbuf *push, struct nouveau_bo *bo,$/;"	f	typeref:typename:bool	file:
pushbuf_krel	nouveau/pushbuf.c	/^pushbuf_krel(struct nouveau_pushbuf *push, struct nouveau_bo *bo,$/;"	f	typeref:typename:uint32_t	file:
pushbuf_refn	nouveau/pushbuf.c	/^pushbuf_refn(struct nouveau_pushbuf *push, bool retry,$/;"	f	typeref:typename:int	file:
pushbuf_refn_fail	nouveau/pushbuf.c	/^pushbuf_refn_fail(struct nouveau_pushbuf *push, int sref, int srel)$/;"	f	typeref:typename:void	file:
pushbuf_submit	nouveau/pushbuf.c	/^pushbuf_submit(struct nouveau_pushbuf *push, struct nouveau_object *chan)$/;"	f	typeref:typename:int	file:
pushbuf_validate	nouveau/pushbuf.c	/^pushbuf_validate(struct nouveau_pushbuf *push, bool retry)$/;"	f	typeref:typename:int	file:
pwrlevel	freedreno/kgsl/msm_kgsl.h	/^	struct kgsl_pwrlevel pwrlevel[KGSL_MAX_PWRLEVELS];$/;"	m	struct:kgsl_device_platform_data	typeref:struct:kgsl_pwrlevel[]
q	xf86drmRandom.h	/^	unsigned long q; \/* m div a *\/$/;"	m	struct:RandomState	typeref:typename:unsigned long
qpu_cond	vc4/vc4_qpu_defines.h	/^enum qpu_cond {$/;"	g
qpu_mux	vc4/vc4_qpu_defines.h	/^enum qpu_mux {$/;"	g
qpu_op_add	vc4/vc4_qpu_defines.h	/^enum qpu_op_add {$/;"	g
qpu_op_mul	vc4/vc4_qpu_defines.h	/^enum qpu_op_mul {$/;"	g
qpu_pack_a	vc4/vc4_qpu_defines.h	/^enum qpu_pack_a {$/;"	g
qpu_pack_mul	vc4/vc4_qpu_defines.h	/^enum qpu_pack_mul {$/;"	g
qpu_raddr	vc4/vc4_qpu_defines.h	/^enum qpu_raddr {$/;"	g
qpu_sig_bits	vc4/vc4_qpu_defines.h	/^enum qpu_sig_bits {$/;"	g
qpu_unpack	vc4/vc4_qpu_defines.h	/^enum qpu_unpack {$/;"	g
qpu_waddr	vc4/vc4_qpu_defines.h	/^enum qpu_waddr {$/;"	g
query	include/drm/amdgpu_drm.h	/^	__u32 query;$/;"	m	struct:drm_amdgpu_info	typeref:typename:__u32
query_fw	include/drm/amdgpu_drm.h	/^		struct drm_amdgpu_query_fw query_fw;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_query_fw
query_hw_ip	include/drm/amdgpu_drm.h	/^		} query_hw_ip;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00a08
query_id	include/drm/i915_drm.h	/^	__u64 query_id;$/;"	m	struct:drm_i915_query_item	typeref:typename:__u64
query_mask	tests/amdgpu/ras_tests.c	/^	uint32_t query_mask;$/;"	m	struct:ras_test_mask	typeref:typename:uint32_t	file:
query_param	freedreno/msm/msm_pipe.c	/^static int query_param(struct fd_pipe *pipe, uint32_t param,$/;"	f	typeref:typename:int	file:
queue_id	freedreno/msm/msm_priv.h	/^	uint32_t queue_id;$/;"	m	struct:msm_pipe	typeref:typename:uint32_t
queueid	include/drm/msm_drm.h	/^	__u32 queueid;         \/* in, submitqueue id *\/$/;"	m	struct:drm_msm_gem_submit	typeref:typename:__u32
queueid	include/drm/msm_drm.h	/^	__u32 queueid;         \/* in, submitqueue id *\/$/;"	m	struct:drm_msm_wait_fence	typeref:typename:__u32
r	tests/modeset-atomic/modeset-atomic.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_output	typeref:typename:uint8_t	file:
r	tests/modeset-showimg/modeset-showimg.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_output	typeref:typename:uint8_t	file:
r	tests/modeset-vsync/modeset-vsync.c	/^	uint8_t r, g, b;$/;"	m	struct:modeset_dev	typeref:typename:uint8_t	file:
r	xf86drmRandom.h	/^	unsigned long r; \/* m mod a *\/$/;"	m	struct:RandomState	typeref:typename:unsigned long
r500fp	include/drm/radeon_drm.h	/^	} r500fp;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db1208
r6_init_hw_info	radeon/radeon_surface.c	/^static int r6_init_hw_info(struct radeon_surface_manager *surf_man)$/;"	f	typeref:typename:int	file:
r6_surface_best	radeon/radeon_surface.c	/^static int r6_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
r6_surface_init	radeon/radeon_surface.c	/^static int r6_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
r6_surface_init_1d	radeon/radeon_surface.c	/^static int r6_surface_init_1d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
r6_surface_init_2d	radeon/radeon_surface.c	/^static int r6_surface_init_2d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
r6_surface_init_linear	radeon/radeon_surface.c	/^static int r6_surface_init_linear(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
r6_surface_init_linear_aligned	radeon/radeon_surface.c	/^static int r6_surface_init_linear_aligned(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
r_up	tests/modeset-atomic/modeset-atomic.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
r_up	tests/modeset-showimg/modeset-showimg.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_output	typeref:typename:bool	file:
r_up	tests/modeset-vsync/modeset-vsync.c	/^	bool r_up, g_up, b_up;$/;"	m	struct:modeset_dev	typeref:typename:bool	file:
rad_sizes	radeon/radeon_cs_space.c	/^struct rad_sizes {$/;"	s	file:
radeon_bo	libkms/radeon.c	/^struct radeon_bo$/;"	s	file:
radeon_bo	radeon/radeon_bo.h	/^struct radeon_bo {$/;"	s
radeon_bo_create	libkms/radeon.c	/^radeon_bo_create(struct kms_driver *kms,$/;"	f	typeref:typename:int	file:
radeon_bo_debug	radeon/radeon_bo.c	/^drm_public void radeon_bo_debug(struct radeon_bo *bo, const char *op)$/;"	f	typeref:typename:drm_public void
radeon_bo_destroy	libkms/radeon.c	/^radeon_bo_destroy(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
radeon_bo_funcs	radeon/radeon_bo_int.h	/^struct radeon_bo_funcs {$/;"	s
radeon_bo_gem	radeon/radeon_bo_gem.c	/^struct radeon_bo_gem {$/;"	s	file:
radeon_bo_get_handle	radeon/radeon_bo.c	/^drm_public uint32_t radeon_bo_get_handle(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
radeon_bo_get_prop	libkms/radeon.c	/^radeon_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
radeon_bo_get_src_domain	radeon/radeon_bo.c	/^drm_public uint32_t radeon_bo_get_src_domain(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
radeon_bo_get_tiling	radeon/radeon_bo.c	/^radeon_bo_get_tiling(struct radeon_bo *bo,$/;"	f	typeref:typename:drm_public int
radeon_bo_int	radeon/radeon_bo_int.h	/^struct radeon_bo_int {$/;"	s
radeon_bo_is_busy	radeon/radeon_bo.c	/^drm_public int radeon_bo_is_busy(struct radeon_bo *bo, uint32_t *domain)$/;"	f	typeref:typename:drm_public int
radeon_bo_is_referenced_by_cs	radeon/radeon_bo.c	/^radeon_bo_is_referenced_by_cs(struct radeon_bo *bo, struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public int
radeon_bo_is_static	radeon/radeon_bo.c	/^drm_public int radeon_bo_is_static(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public int
radeon_bo_manager	radeon/radeon_bo_int.h	/^struct radeon_bo_manager {$/;"	s
radeon_bo_manager_gem_ctor	radeon/radeon_bo_gem.c	/^drm_public struct radeon_bo_manager *radeon_bo_manager_gem_ctor(int fd)$/;"	f	typeref:typename:drm_public struct radeon_bo_manager *
radeon_bo_manager_gem_dtor	radeon/radeon_bo_gem.c	/^drm_public void radeon_bo_manager_gem_dtor(struct radeon_bo_manager *bom)$/;"	f	typeref:typename:drm_public void
radeon_bo_map	libkms/radeon.c	/^radeon_bo_map(struct kms_bo *_bo, void **out)$/;"	f	typeref:typename:int	file:
radeon_bo_map	radeon/radeon_bo.c	/^drm_public int radeon_bo_map(struct radeon_bo *bo, int write)$/;"	f	typeref:typename:drm_public int
radeon_bo_open	radeon/radeon_bo.c	/^radeon_bo_open(struct radeon_bo_manager *bom, uint32_t handle, uint32_t size,$/;"	f	typeref:typename:drm_public struct radeon_bo *
radeon_bo_ref	radeon/radeon_bo.c	/^drm_public void radeon_bo_ref(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public void
radeon_bo_set_tiling	radeon/radeon_bo.c	/^radeon_bo_set_tiling(struct radeon_bo *bo,$/;"	f	typeref:typename:drm_public int
radeon_bo_unmap	libkms/radeon.c	/^radeon_bo_unmap(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
radeon_bo_unmap	radeon/radeon_bo.c	/^drm_public int radeon_bo_unmap(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public int
radeon_bo_unref	radeon/radeon_bo.c	/^drm_public struct radeon_bo *radeon_bo_unref(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public struct radeon_bo *
radeon_bo_wait	radeon/radeon_bo.c	/^drm_public int radeon_bo_wait(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public int
radeon_color_regs_t	include/drm/radeon_drm.h	/^} radeon_color_regs_t;$/;"	t	typeref:struct:__anona03735db1308
radeon_create	libkms/radeon.c	/^radeon_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
radeon_cs	radeon/radeon_cs.h	/^struct radeon_cs {$/;"	s
radeon_cs_begin	radeon/radeon_cs.c	/^radeon_cs_begin(struct radeon_cs *cs, uint32_t ndw,$/;"	f	typeref:typename:drm_public int
radeon_cs_check_space_internal	radeon/radeon_cs_space.c	/^static int radeon_cs_check_space_internal(struct radeon_cs_int *cs,$/;"	f	typeref:typename:int	file:
radeon_cs_create	radeon/radeon_cs.c	/^radeon_cs_create(struct radeon_cs_manager *csm, uint32_t ndw)$/;"	f	typeref:typename:drm_public struct radeon_cs *
radeon_cs_destroy	radeon/radeon_cs.c	/^drm_public int radeon_cs_destroy(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public int
radeon_cs_do_space_check	radeon/radeon_cs_space.c	/^static int radeon_cs_do_space_check(struct radeon_cs_int *cs, struct radeon_cs_space_check *new_/;"	f	typeref:typename:int	file:
radeon_cs_emit	radeon/radeon_cs.c	/^drm_public int radeon_cs_emit(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public int
radeon_cs_end	radeon/radeon_cs.c	/^radeon_cs_end(struct radeon_cs *cs,$/;"	f	typeref:typename:drm_public int
radeon_cs_erase	radeon/radeon_cs.c	/^drm_public int radeon_cs_erase(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public int
radeon_cs_funcs	radeon/radeon_cs_int.h	/^struct radeon_cs_funcs {$/;"	s
radeon_cs_gem_funcs	radeon/radeon_cs_gem.c	/^static const struct radeon_cs_funcs radeon_cs_gem_funcs = {$/;"	v	typeref:typename:const struct radeon_cs_funcs	file:
radeon_cs_get_id	radeon/radeon_cs.c	/^drm_public uint32_t radeon_cs_get_id(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public uint32_t
radeon_cs_int	radeon/radeon_cs_int.h	/^struct radeon_cs_int {$/;"	s
radeon_cs_manager	radeon/radeon_cs_int.h	/^struct radeon_cs_manager {$/;"	s
radeon_cs_manager_gem	radeon/radeon_cs_gem.c	/^struct radeon_cs_manager_gem {$/;"	s	file:
radeon_cs_manager_gem_ctor	radeon/radeon_cs_gem.c	/^drm_public struct radeon_cs_manager *radeon_cs_manager_gem_ctor(int fd)$/;"	f	typeref:typename:drm_public struct radeon_cs_manager *
radeon_cs_manager_gem_dtor	radeon/radeon_cs_gem.c	/^drm_public void radeon_cs_manager_gem_dtor(struct radeon_cs_manager *csm)$/;"	f	typeref:typename:drm_public void
radeon_cs_need_flush	radeon/radeon_cs.c	/^drm_public int radeon_cs_need_flush(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public int
radeon_cs_print	radeon/radeon_cs.c	/^drm_public void radeon_cs_print(struct radeon_cs *cs, FILE *file)$/;"	f	typeref:typename:drm_public void
radeon_cs_reloc	radeon/radeon_cs.h	/^struct radeon_cs_reloc {$/;"	s
radeon_cs_set_limit	radeon/radeon_cs.c	/^radeon_cs_set_limit(struct radeon_cs *cs, uint32_t domain, uint32_t limit)$/;"	f	typeref:typename:drm_public void
radeon_cs_setup_bo	radeon/radeon_cs_space.c	/^static inline int radeon_cs_setup_bo(struct radeon_cs_space_check *sc, struct rad_sizes *sizes)$/;"	f	typeref:typename:int	file:
radeon_cs_space_add_persistent_bo	radeon/radeon_cs_space.c	/^radeon_cs_space_add_persistent_bo(struct radeon_cs *cs, struct radeon_bo *bo,$/;"	f	typeref:typename:drm_public void
radeon_cs_space_check	radeon/radeon_cs_int.h	/^struct radeon_cs_space_check {$/;"	s
radeon_cs_space_check	radeon/radeon_cs_space.c	/^drm_public int radeon_cs_space_check(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public int
radeon_cs_space_check_with_bo	radeon/radeon_cs_space.c	/^radeon_cs_space_check_with_bo(struct radeon_cs *cs, struct radeon_bo *bo,$/;"	f	typeref:typename:drm_public int
radeon_cs_space_reset_bos	radeon/radeon_cs_space.c	/^drm_public void radeon_cs_space_reset_bos(struct radeon_cs *cs)$/;"	f	typeref:typename:drm_public void
radeon_cs_space_set_flush	radeon/radeon_cs.c	/^drm_public void radeon_cs_space_set_flush(struct radeon_cs *cs,$/;"	f	typeref:typename:drm_public void
radeon_cs_write_dword	radeon/radeon_cs.h	/^static inline void radeon_cs_write_dword(struct radeon_cs *cs, uint32_t dword)$/;"	f	typeref:typename:void
radeon_cs_write_qword	radeon/radeon_cs.h	/^static inline void radeon_cs_write_qword(struct radeon_cs *cs, uint64_t qword)$/;"	f	typeref:typename:void
radeon_cs_write_reloc	radeon/radeon_cs.c	/^radeon_cs_write_reloc(struct radeon_cs *cs, struct radeon_bo *bo,$/;"	f	typeref:typename:drm_public int
radeon_cs_write_table	radeon/radeon_cs.h	/^static inline void radeon_cs_write_table(struct radeon_cs *cs,$/;"	f	typeref:typename:void
radeon_destroy	libkms/radeon.c	/^radeon_destroy(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
radeon_family	radeon/radeon_surface.c	/^enum radeon_family {$/;"	g	file:
radeon_gem_bo_open_prime	radeon/radeon_bo_gem.c	/^radeon_gem_bo_open_prime(struct radeon_bo_manager *bom, int fd_handle, uint32_t size)$/;"	f	typeref:typename:drm_public struct radeon_bo *
radeon_gem_get_kernel_name	radeon/radeon_bo_gem.c	/^radeon_gem_get_kernel_name(struct radeon_bo *bo, uint32_t *name)$/;"	f	typeref:typename:drm_public int
radeon_gem_get_reloc_in_cs	radeon/radeon_bo_gem.c	/^radeon_gem_get_reloc_in_cs(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public void *
radeon_gem_name_bo	radeon/radeon_bo_gem.c	/^radeon_gem_name_bo(struct radeon_bo *bo)$/;"	f	typeref:typename:drm_public uint32_t
radeon_gem_prime_share_bo	radeon/radeon_bo_gem.c	/^drm_public int radeon_gem_prime_share_bo(struct radeon_bo *bo, int *handle)$/;"	f	typeref:typename:drm_public int
radeon_gem_set_domain	radeon/radeon_bo_gem.c	/^radeon_gem_set_domain(struct radeon_bo *bo, uint32_t read_domains, uint32_t write_domain)$/;"	f	typeref:typename:drm_public int
radeon_get_device_id	radeon/radeon_cs_gem.c	/^static int radeon_get_device_id(int fd, uint32_t *device_id)$/;"	f	typeref:typename:int	file:
radeon_get_family	radeon/radeon_surface.c	/^static int radeon_get_family(struct radeon_surface_manager *surf_man)$/;"	f	typeref:typename:int	file:
radeon_get_prop	libkms/radeon.c	/^radeon_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
radeon_get_value	radeon/radeon_surface.c	/^static int radeon_get_value(int fd, unsigned req, uint32_t *value)$/;"	f	typeref:typename:int	file:
radeon_hw_info	radeon/radeon_surface.c	/^struct radeon_hw_info {$/;"	s	file:
radeon_open_fd	tests/radeon/radeon_ttm.c	/^static int radeon_open_fd(void)$/;"	f	typeref:typename:int	file:
radeon_surface	radeon/radeon_surface.h	/^struct radeon_surface {$/;"	s
radeon_surface_best	radeon/radeon_surface.c	/^radeon_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:drm_public int
radeon_surface_init	radeon/radeon_surface.c	/^radeon_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:drm_public int
radeon_surface_level	radeon/radeon_surface.h	/^struct radeon_surface_level {$/;"	s
radeon_surface_manager	radeon/radeon_surface.c	/^struct radeon_surface_manager {$/;"	s	file:
radeon_surface_manager_free	radeon/radeon_surface.c	/^radeon_surface_manager_free(struct radeon_surface_manager *surf_man)$/;"	f	typeref:typename:drm_public void
radeon_surface_manager_new	radeon/radeon_surface.c	/^radeon_surface_manager_new(int fd)$/;"	f	typeref:typename:drm_public struct radeon_surface_manager *
radeon_surface_sanity	radeon/radeon_surface.c	/^static int radeon_surface_sanity(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
ram_size	nouveau/nvif/cl0080.h	/^	__u64 ram_size;$/;"	m	struct:nv_device_info_v0	typeref:typename:__u64
ram_user	nouveau/nvif/cl0080.h	/^	__u64 ram_user;$/;"	m	struct:nv_device_info_v0	typeref:typename:__u64
range	amdgpu/amdgpu_internal.h	/^	enum amdgpu_gpu_va_range range;$/;"	m	struct:amdgpu_va	typeref:enum:amdgpu_gpu_va_range
ras_DID_array	tests/amdgpu/ras_tests.c	/^static const struct ras_DID_test_mask ras_DID_array[] = {$/;"	v	typeref:typename:const struct ras_DID_test_mask[]	file:
ras_DID_test_mask	tests/amdgpu/ras_tests.c	/^struct ras_DID_test_mask{$/;"	s	file:
ras_block_mask_basic	tests/amdgpu/ras_tests.c	/^static uint32_t ras_block_mask_basic = DEFAULT_RAS_BLOCK_MASK_BASIC;$/;"	v	typeref:typename:uint32_t	file:
ras_block_mask_inject	tests/amdgpu/ras_tests.c	/^static uint32_t ras_block_mask_inject = DEFAULT_RAS_BLOCK_MASK_INJECT;$/;"	v	typeref:typename:uint32_t	file:
ras_block_mask_query	tests/amdgpu/ras_tests.c	/^static uint32_t ras_block_mask_query = DEFAULT_RAS_BLOCK_MASK_INJECT;$/;"	v	typeref:typename:uint32_t	file:
ras_block_str	tests/amdgpu/ras_tests.c	/^#define ras_block_str(/;"	d	file:
ras_block_string	tests/amdgpu/ras_tests.c	/^const char *ras_block_string[] = {$/;"	v	typeref:typename:const char * []
ras_common_if	tests/amdgpu/ras_tests.c	/^struct ras_common_if {$/;"	s	file:
ras_debug_if	tests/amdgpu/ras_tests.c	/^struct ras_debug_if {$/;"	s	file:
ras_inject_if	tests/amdgpu/ras_tests.c	/^struct ras_inject_if {$/;"	s	file:
ras_mask	tests/amdgpu/ras_tests.c	/^static uint32_t ras_mask;$/;"	v	typeref:typename:uint32_t	file:
ras_test_mask	tests/amdgpu/ras_tests.c	/^struct ras_test_mask {$/;"	s	file:
ras_tests	tests/amdgpu/ras_tests.c	/^CU_TestInfo ras_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
rate	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t rate;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
rate	tests/modesetting/modesetting.c	/^	uint32_t rate;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
rate_format	xf86drm.h	/^		const char *rate_format; \/**< Suggested format for rate_name *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:const char *
rate_name	xf86drm.h	/^		const char *rate_name; \/**< Short name for value per second *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:const char *
rb3d_blendcntl	include/drm/radeon_drm.h	/^	unsigned int rb3d_blendcntl;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_cntl	include/drm/radeon_drm.h	/^	unsigned int rb3d_cntl;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_coloroffset	include/drm/radeon_drm.h	/^	unsigned int rb3d_coloroffset;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_colorpitch	include/drm/radeon_drm.h	/^	unsigned int rb3d_colorpitch;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_depthoffset	include/drm/radeon_drm.h	/^	unsigned int rb3d_depthoffset;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_depthpitch	include/drm/radeon_drm.h	/^	unsigned int rb3d_depthpitch;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_planemask	include/drm/radeon_drm.h	/^	unsigned int rb3d_planemask;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_ropcntl	include/drm/radeon_drm.h	/^	unsigned int rb3d_ropcntl;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_stencilrefmask	include/drm/radeon_drm.h	/^	unsigned int rb3d_stencilrefmask;	\/* 0x1d7c *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb3d_zstencilcntl	include/drm/radeon_drm.h	/^	unsigned int rb3d_zstencilcntl;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
rb_pipes	amdgpu/amdgpu.h	/^	uint32_t rb_pipes;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
rbo	tests/radeon/rbo.c	/^struct rbo *rbo(int fd, unsigned handle, unsigned size,$/;"	f	typeref:struct:rbo *
rbo	tests/radeon/rbo.h	/^struct rbo {$/;"	s
rbo_decref	tests/radeon/rbo.c	/^struct rbo *rbo_decref(struct rbo *bo)$/;"	f	typeref:struct:rbo *
rbo_incref	tests/radeon/rbo.c	/^struct rbo *rbo_incref(struct rbo *bo)$/;"	f	typeref:struct:rbo *
rbo_map	tests/radeon/rbo.c	/^int rbo_map(struct rbo *bo)$/;"	f	typeref:typename:int
rbo_unmap	tests/radeon/rbo.c	/^void rbo_unmap(struct rbo *bo)$/;"	f	typeref:typename:void
rbo_wait	tests/radeon/rbo.c	/^int rbo_wait(struct rbo *bo)$/;"	f	typeref:typename:int
re_line_pattern	include/drm/radeon_drm.h	/^	unsigned int re_line_pattern;	\/* 0x1cd0 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
re_line_state	include/drm/radeon_drm.h	/^	unsigned int re_line_state;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
re_misc	include/drm/radeon_drm.h	/^	unsigned int re_misc;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
re_solid_color	include/drm/radeon_drm.h	/^	unsigned int re_solid_color;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
re_top_left	include/drm/radeon_drm.h	/^	unsigned int re_top_left;	\/* 0x26c0 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
re_width_height	include/drm/radeon_drm.h	/^	unsigned int re_width_height;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
readBuf	tests/ttmtest/src/ttmtest.c	/^readBuf(void *buf, unsigned long size)$/;"	f	typeref:typename:void	file:
read_domain	radeon/radeon_cs.h	/^    uint32_t            read_domain;$/;"	m	struct:radeon_cs_reloc	typeref:typename:uint32_t
read_domain	radeon/radeon_cs_gem.c	/^    uint32_t    read_domain;$/;"	m	struct:cs_reloc_gem	typeref:typename:uint32_t	file:
read_domains	include/drm/i915_drm.h	/^	__u32 read_domains;$/;"	m	struct:drm_i915_gem_relocation_entry	typeref:typename:__u32
read_domains	include/drm/i915_drm.h	/^	__u32 read_domains;$/;"	m	struct:drm_i915_gem_set_domain	typeref:typename:__u32
read_domains	include/drm/nouveau_drm.h	/^	__u32 read_domains;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:typename:__u32
read_domains	include/drm/radeon_drm.h	/^	__u32		read_domains;$/;"	m	struct:drm_radeon_cs_reloc	typeref:typename:__u32
read_domains	include/drm/radeon_drm.h	/^	__u32	read_domains;$/;"	m	struct:drm_radeon_gem_set_domain	typeref:typename:__u32
read_domains	intel/intel_bufmgr_fake.c	/^	uint32_t read_domains;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:uint32_t	file:
read_domains	intel/intel_bufmgr_fake.c	/^	uint32_t read_domains;$/;"	m	struct:fake_buffer_reloc	typeref:typename:uint32_t	file:
read_domains	radeon/radeon_cs_int.h	/^    uint32_t read_domains;$/;"	m	struct:radeon_cs_space_check	typeref:typename:uint32_t
read_file	intel/test_decode.c	/^read_file(const char *filename, void **ptr, size_t *size)$/;"	f	typeref:typename:void	file:
read_idx	etnaviv/etnaviv_drm.h	/^	__u32 read_idx;       \/* in, index of read_bo buffer *\/$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u32
read_mmr_reg	include/drm/amdgpu_drm.h	/^		} read_mmr_reg;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00b08
read_offset	etnaviv/etnaviv_drm.h	/^	__u32 read_offset;    \/* in, offset from read_bo *\/$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u32
read_used	radeon/radeon_cs_int.h	/^    int32_t read_used;$/;"	m	struct:radeon_cs_manager	typeref:typename:int32_t
rects	include/drm/drm.h	/^	struct drm_clip_rect *rects;$/;"	m	struct:drm_drawable_info	typeref:struct:drm_clip_rect *
rects	include/drm/vmwgfx_drm.h	/^	__u64 rects;$/;"	m	struct:drm_vmw_update_layout_arg	typeref:typename:__u64
red	include/drm/drm_mode.h	/^	__u16 red;$/;"	m	struct:drm_color_lut	typeref:typename:__u16
red	include/drm/drm_mode.h	/^	__u64 red;$/;"	m	struct:drm_mode_crtc_lut	typeref:typename:__u64
red	include/drm/radeon_drm.h	/^	unsigned int red;$/;"	m	struct:__anona03735db1308	typeref:typename:unsigned int
red	tests/util/format.h	/^	struct util_color_component red;$/;"	m	struct:util_rgb_info	typeref:struct:util_color_component
red_mask	tests/etnaviv/write_bmp.c	/^	unsigned int red_mask;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
ref	tegra/private.h	/^	atomic_t ref;$/;"	m	struct:drm_tegra_bo	typeref:typename:atomic_t
ref_wait_ts	freedreno/kgsl/msm_kgsl.h	/^	volatile unsigned int ref_wait_ts;$/;"	m	struct:kgsl_devmemstore	typeref:typename:volatile unsigned int
refcnt	etnaviv/etnaviv_priv.h	/^	atomic_t        refcnt;$/;"	m	struct:etna_bo	typeref:typename:atomic_t
refcnt	etnaviv/etnaviv_priv.h	/^	atomic_t refcnt;$/;"	m	struct:etna_device	typeref:typename:atomic_t
refcnt	freedreno/freedreno_priv.h	/^	atomic_t refcnt;$/;"	m	struct:fd_bo	typeref:typename:atomic_t
refcnt	freedreno/freedreno_priv.h	/^	atomic_t refcnt;$/;"	m	struct:fd_device	typeref:typename:atomic_t
refcnt	freedreno/freedreno_priv.h	/^	atomic_t refcnt;$/;"	m	struct:fd_pipe	typeref:typename:atomic_t
refcnt	freedreno/freedreno_ringbuffer.h	/^		atomic_t refcnt;$/;"	m	union:fd_ringbuffer::__anon919b0e67010a	typeref:typename:atomic_t
refcnt	nouveau/private.h	/^	atomic_t refcnt;$/;"	m	struct:nouveau_bo_priv	typeref:typename:atomic_t
refcnt	omap/omap_drm.c	/^	atomic_t	refcnt;$/;"	m	struct:omap_bo	typeref:typename:atomic_t	file:
refcnt	omap/omap_drm.c	/^	atomic_t refcnt;$/;"	m	struct:omap_device	typeref:typename:atomic_t	file:
refcount	amdgpu/amdgpu_internal.h	/^	atomic_t refcount;$/;"	m	struct:amdgpu_bo	typeref:typename:atomic_t
refcount	amdgpu/amdgpu_internal.h	/^	atomic_t refcount;$/;"	m	struct:amdgpu_device	typeref:typename:atomic_t
refcount	amdgpu/amdgpu_internal.h	/^	atomic_t refcount;$/;"	m	struct:amdgpu_semaphore	typeref:typename:atomic_t
refcount	intel/intel_bufmgr_fake.c	/^	unsigned int refcount;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:unsigned int	file:
refcount	intel/intel_bufmgr_gem.c	/^	atomic_t refcount;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:atomic_t	file:
refcount	intel/intel_bufmgr_gem.c	/^	atomic_t refcount;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:atomic_t	file:
refcount	radeon/bof.h	/^	unsigned	refcount;$/;"	m	struct:bof	typeref:typename:unsigned
refcount	tests/radeon/rbo.h	/^    unsigned            refcount;$/;"	m	struct:rbo	typeref:typename:unsigned
refcount	xf86drm.c	/^	int refcount;$/;"	m	struct:__anon0ab21c850108	typeref:typename:int	file:
referenced_in_cs	radeon/radeon_bo_int.h	/^    uint32_t                    referenced_in_cs;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
refresh_rate	tests/drm-hello/drm-hello.c	/^static int refresh_rate(drmModeModeInfo *mode)$/;"	f	typeref:typename:int	file:
refresh_rate	tests/modeset-vsync-1/util.c	/^int refresh_rate(drmModeModeInfo *mode)$/;"	f	typeref:typename:int
refresh_rate	tests/modesetting/util.c	/^int refresh_rate(drmModeModeInfo *mode)$/;"	f	typeref:typename:int
reg	include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anona03735db090a::__anona03735db1108	typeref:typename:unsigned char
reg	tests/amdgpu/vcn_tests.c	/^static struct amdgpu_vcn_reg reg;$/;"	v	typeref:struct:amdgpu_vcn_reg	file:
reg_pause_addr	include/drm/via_drm.h	/^	unsigned long reg_pause_addr;$/;"	m	struct:_drm_via_dma_init	typeref:typename:unsigned long
reghi	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anona03735db090a::__anona03735db0b08	typeref:typename:unsigned char
region	include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_alloc	typeref:typename:int
region	include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_destroy_heap	typeref:typename:int
region	include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_free	typeref:typename:int
region	include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_init_heap	typeref:typename:int
region	include/drm/radeon_drm.h	/^	int region;$/;"	m	struct:drm_radeon_mem_alloc	typeref:typename:int
region	include/drm/radeon_drm.h	/^	int region;$/;"	m	struct:drm_radeon_mem_free	typeref:typename:int
region	include/drm/radeon_drm.h	/^	int region;$/;"	m	struct:drm_radeon_mem_init_heap	typeref:typename:int
region_offset	include/drm/i915_drm.h	/^	int *region_offset;	\/* offset from start of fb or agp *\/$/;"	m	struct:drm_i915_mem_alloc	typeref:typename:int *
region_offset	include/drm/i915_drm.h	/^	int region_offset;$/;"	m	struct:drm_i915_mem_free	typeref:typename:int
region_offset	include/drm/radeon_drm.h	/^	int *region_offset;	\/* offset from start of fb or GART *\/$/;"	m	struct:drm_radeon_mem_alloc	typeref:typename:int *
region_offset	include/drm/radeon_drm.h	/^	int region_offset;$/;"	m	struct:drm_radeon_mem_free	typeref:typename:int
reglo	include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anona03735db090a::__anona03735db0b08	typeref:typename:unsigned char
releaseContext	tests/ttmtest/src/ttmtest.c	/^releaseContext(TinyDRIContext * ctx)$/;"	f	typeref:typename:int	file:
reloc	include/drm/tegra_drm.h	/^	} reloc;$/;"	m	struct:drm_tegra_submit_buf	typeref:struct:drm_tegra_submit_buf::__anon2c02fb350308
reloc	nouveau/pushbuf.c	/^	struct drm_nouveau_gem_pushbuf_reloc reloc[NOUVEAU_GEM_MAX_RELOCS];$/;"	m	struct:nouveau_pushbuf_krec	typeref:struct:drm_nouveau_gem_pushbuf_reloc[]	file:
reloc_bo_index	include/drm/nouveau_drm.h	/^	__u32 reloc_bo_index;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
reloc_bo_offset	include/drm/nouveau_drm.h	/^	__u32 reloc_bo_offset;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
reloc_count	intel/intel_bufmgr_gem.c	/^	int reloc_count;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
reloc_idx	etnaviv/etnaviv_drm.h	/^	__u32 reloc_idx;      \/* in, index of reloc_bo buffer *\/$/;"	m	struct:drm_etnaviv_gem_submit_reloc	typeref:typename:__u32
reloc_idx	include/drm/msm_drm.h	/^	__u32 reloc_idx;      \/* in, index of reloc_bo buffer *\/$/;"	m	struct:drm_msm_gem_submit_reloc	typeref:typename:__u32
reloc_in_cs	radeon/radeon_bo_gem.c	/^    atomic_t                reloc_in_cs;$/;"	m	struct:radeon_bo_gem	typeref:typename:atomic_t	file:
reloc_offset	etnaviv/etnaviv_drm.h	/^	__u64 reloc_offset;   \/* in, offset from start of reloc_bo *\/$/;"	m	struct:drm_etnaviv_gem_submit_reloc	typeref:typename:__u64
reloc_offset	include/drm/msm_drm.h	/^	__u64 reloc_offset;   \/* in, offset from start of reloc_bo *\/$/;"	m	struct:drm_msm_gem_submit_reloc	typeref:typename:__u64
reloc_target_info	intel/intel_bufmgr_gem.c	/^	drm_intel_reloc_target *reloc_target_info;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:drm_intel_reloc_target *	file:
reloc_tree_fences	intel/intel_bufmgr_gem.c	/^	int reloc_tree_fences;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
reloc_tree_size	intel/intel_bufmgr_gem.c	/^	int reloc_tree_size;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
reloc_type	include/drm/qxl_drm.h	/^	__u32 reloc_type;$/;"	m	struct:drm_qxl_reloc	typeref:typename:__u32
relocation_count	include/drm/i915_drm.h	/^	__u32 relocation_count;$/;"	m	struct:drm_i915_gem_exec_object	typeref:typename:__u32
relocation_count	include/drm/i915_drm.h	/^	__u32 relocation_count;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u32
relocs	etnaviv/etnaviv_drm.h	/^	__u64 relocs;         \/* in, ptr to array of submit_reloc's *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u64
relocs	etnaviv/etnaviv_priv.h	/^		struct drm_etnaviv_gem_submit_reloc *relocs;$/;"	m	struct:etna_cmd_stream_priv::__anona7759b040108	typeref:struct:drm_etnaviv_gem_submit_reloc *
relocs	include/drm/msm_drm.h	/^	__u64 relocs;         \/* in, ptr to array of submit_reloc's *\/$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u64
relocs	include/drm/nouveau_drm.h	/^	__u64 relocs;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u64
relocs	include/drm/qxl_drm.h	/^	__u64		relocs; \/* struct drm_qxl_reloc* *\/$/;"	m	struct:drm_qxl_command	typeref:typename:__u64
relocs	include/drm/tegra_drm.h	/^	__u64 relocs;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u64
relocs	intel/intel_bufmgr_fake.c	/^	struct fake_buffer_reloc *relocs;$/;"	m	struct:_drm_intel_bo_fake	typeref:struct:fake_buffer_reloc *	file:
relocs	intel/intel_bufmgr_gem.c	/^	struct drm_i915_gem_relocation_entry *relocs;$/;"	m	struct:_drm_intel_bo_gem	typeref:struct:drm_i915_gem_relocation_entry *	file:
relocs	nouveau/bufctx.c	/^	int relocs;$/;"	m	struct:nouveau_bufbin_priv	typeref:typename:int	file:
relocs	nouveau/nouveau.h	/^	int relocs;$/;"	m	struct:nouveau_bufctx	typeref:typename:int
relocs	radeon/radeon_cs_gem.c	/^    uint32_t                    *relocs;$/;"	m	struct:cs_gem	typeref:typename:uint32_t *	file:
relocs	radeon/radeon_cs_int.h	/^    void                        *relocs;$/;"	m	struct:radeon_cs_int	typeref:typename:void *
relocs_bo	radeon/radeon_cs_gem.c	/^    struct radeon_bo_int        **relocs_bo;$/;"	m	struct:cs_gem	typeref:struct:radeon_bo_int **	file:
relocs_num	include/drm/qxl_drm.h	/^	__u32		relocs_num;$/;"	m	struct:drm_qxl_command	typeref:typename:__u32
relocs_ptr	include/drm/i915_drm.h	/^	__u64 relocs_ptr;$/;"	m	struct:drm_i915_gem_exec_object	typeref:typename:__u64
relocs_ptr	include/drm/i915_drm.h	/^	__u64 relocs_ptr;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u64
relocs_total_size	radeon/radeon_cs_int.h	/^    unsigned                    relocs_total_size;$/;"	m	struct:radeon_cs_int	typeref:typename:unsigned
rep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_context_arg rep;$/;"	m	union:drm_vmw_extended_context_arg	typeref:struct:drm_vmw_context_arg
rep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_dmabuf_rep rep;$/;"	m	union:drm_vmw_alloc_dmabuf_arg	typeref:struct:drm_vmw_dmabuf_rep
rep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_gb_surface_create_rep rep;$/;"	m	union:drm_vmw_gb_surface_create_arg	typeref:struct:drm_vmw_gb_surface_create_rep
rep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_gb_surface_ref_rep rep;$/;"	m	union:drm_vmw_gb_surface_reference_arg	typeref:struct:drm_vmw_gb_surface_ref_rep
rep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_arg rep;$/;"	m	union:drm_vmw_surface_create_arg	typeref:struct:drm_vmw_surface_arg
rep	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_create_req rep;$/;"	m	union:drm_vmw_surface_reference_arg	typeref:struct:drm_vmw_surface_create_req
repeat	tests/modetest/cursor.c	/^	uint32_t repeat;$/;"	m	struct:cursor_step	typeref:typename:uint32_t	file:
repeat_mode	exynos/exynos_fimg2d.h	/^	enum e_g2d_repeat_mode		repeat_mode;$/;"	m	struct:g2d_image	typeref:enum:e_g2d_repeat_mode
reply	include/drm/drm.h	/^	struct drm_wait_vblank_reply reply;$/;"	m	union:drm_wait_vblank	typeref:struct:drm_wait_vblank_reply
reply	include/drm/via_drm.h	/^	struct drm_wait_vblank_reply reply;$/;"	m	union:drm_via_irqwait	typeref:struct:drm_wait_vblank_reply
reply	xf86drm.h	/^	drmVBlankReply reply;$/;"	m	union:_drmVBlank	typeref:typename:drmVBlankReply
req	include/drm/vmwgfx_drm.h	/^	enum drm_vmw_extended_context req;$/;"	m	union:drm_vmw_extended_context_arg	typeref:enum:drm_vmw_extended_context
req	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_alloc_dmabuf_req req;$/;"	m	union:drm_vmw_alloc_dmabuf_arg	typeref:struct:drm_vmw_alloc_dmabuf_req
req	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_gb_surface_create_req req;$/;"	m	union:drm_vmw_gb_surface_create_arg	typeref:struct:drm_vmw_gb_surface_create_req
req	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_arg req;$/;"	m	union:drm_vmw_gb_surface_reference_arg	typeref:struct:drm_vmw_surface_arg
req	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_arg req;$/;"	m	union:drm_vmw_surface_reference_arg	typeref:struct:drm_vmw_surface_arg
req	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_create_req req;$/;"	m	union:drm_vmw_surface_create_arg	typeref:struct:drm_vmw_surface_create_req
req	tests/modetest/modetest.c	/^	drmModeAtomicReq *req;$/;"	m	struct:device	typeref:typename:drmModeAtomicReq *	file:
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIAuthConnection	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICloseConnection	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICloseFullScreen	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICreateContext	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICreateDrawable	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIDestroyContext	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIDestroyDrawable	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIGetClientDriverName	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIGetDeviceInfo	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIGetDrawableInfo	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIOpenConnection	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIOpenFullScreen	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable	typeref:typename:CARD8
reqType	tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIQueryVersion	typeref:typename:CARD8
req_draw_buffer	include/drm/mga_drm.h	/^	unsigned int req_draw_buffer;	\/* MGA_FRONT or MGA_BACK *\/$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
req_drawable	include/drm/mga_drm.h	/^	unsigned int req_drawable;	\/* the X drawable id *\/$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
request	include/drm/drm.h	/^	struct drm_wait_vblank_request request;$/;"	m	union:drm_wait_vblank	typeref:struct:drm_wait_vblank_request
request	include/drm/radeon_drm.h	/^	__u32		request;$/;"	m	struct:drm_radeon_info	typeref:typename:__u32
request	include/drm/via_drm.h	/^	struct drm_via_wait_irq_request request;$/;"	m	union:drm_via_irqwait	typeref:struct:drm_via_wait_irq_request
request	xf86drm.h	/^	drmVBlankReq request;$/;"	m	union:_drmVBlank	typeref:typename:drmVBlankReq
request_count	include/drm/drm.h	/^	int request_count;		  \/**< Number of buffers requested *\/$/;"	m	struct:drm_dma	typeref:typename:int
request_count	xf86drm.h	/^	int request_count; \/**< Number of buffers requested *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int
request_indices	include/drm/drm.h	/^	int *request_indices;	  \/**< Buffer information *\/$/;"	m	struct:drm_dma	typeref:typename:int *
request_list	xf86drm.h	/^	int *request_list; \/**< Buffer information *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int *
request_size	include/drm/drm.h	/^	int request_size;		  \/**< Desired size for buffers *\/$/;"	m	struct:drm_dma	typeref:typename:int
request_size	xf86drm.h	/^	int request_size; \/**< Desired size of buffers requested *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int
request_sizes	include/drm/drm.h	/^	int *request_sizes;$/;"	m	struct:drm_dma	typeref:typename:int *
request_sizes	xf86drm.h	/^	int *request_sizes; \/**< Minimum acceptable sizes *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int *
res	tests/proptest/proptest.c	/^drmModeResPtr res = NULL;$/;"	v	typeref:typename:drmModeResPtr
res_handle	include/drm/virtgpu_drm.h	/^	__u32 res_handle;  \/* returned by kernel *\/$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
res_handle	include/drm/virtgpu_drm.h	/^	__u32 res_handle;$/;"	m	struct:drm_virtgpu_resource_info	typeref:typename:__u32
reserved	android/gralloc_handle.h	/^		uint64_t reserved;$/;"	m	union:gralloc_handle_t::__anonb14b007a010a	typeref:typename:uint64_t
reserved	exynos/exynos_drm.h	/^	__u32				reserved;$/;"	m	struct:drm_exynos_g2d_event	typeref:typename:__u32
reserved	exynos/exynos_fimg2d.h	/^		unsigned int		reserved:16;$/;"	m	struct:g2d_rop4_val::__anoncf24962e0208	typeref:typename:unsigned int:16
reserved	exynos/exynos_fimg2d.h	/^		unsigned int reserved:3;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:3
reserved	exynos/exynos_fimg2d.h	/^		unsigned int reserved:8;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:8
reserved	freedreno/kgsl/msm_kgsl.h	/^	unsigned int reserved;	\/* May be required to add$/;"	m	struct:kgsl_map_user_mem	typeref:typename:unsigned int
reserved	include/drm/drm_mode.h	/^	__u16 reserved;$/;"	m	struct:drm_color_lut	typeref:typename:__u16
reserved	include/drm/drm_mode.h	/^	__u32 reserved;$/;"	m	struct:drm_mode_crtc_page_flip	typeref:typename:__u32
reserved	include/drm/drm_mode.h	/^	__u64 reserved;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u64
reserved	include/drm/tegra_drm.h	/^		__u32 reserved[4];$/;"	m	union:drm_tegra_submit_cmd::__anon2c02fb35040a	typeref:typename:__u32[4]
reserved	include/drm/tegra_drm.h	/^	__u32 reserved[2];$/;"	m	struct:drm_tegra_submit_cmd_wait_syncpt	typeref:typename:__u32[2]
reserved	include/drm/tegra_drm.h	/^	__u32 reserved[3];$/;"	m	struct:drm_tegra_submit_cmd_gather_uptr	typeref:typename:__u32[3]
reserved	include/drm/tegra_drm.h	/^	__u32 reserved[5];$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32[5]
reserved	intel/mm.h	/^	unsigned int reserved:1;$/;"	m	struct:mem_block	typeref:typename:unsigned int:1
reserved0	include/drm/nouveau_drm.h	/^	__u64 reserved0;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
reserved1	include/drm/nouveau_drm.h	/^	__u64 reserved1;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
reset	freedreno/freedreno_priv.h	/^	void (*reset)(struct fd_ringbuffer *ring);$/;"	m	struct:fd_ringbuffer_funcs	typeref:typename:void (*)(struct fd_ringbuffer * ring)
reset_buffer	etnaviv/etnaviv_cmd_stream.c	/^static void reset_buffer(struct etna_cmd_stream *stream)$/;"	f	typeref:typename:void	file:
reset_count	include/drm/i915_drm.h	/^	__u32 reset_count;$/;"	m	struct:drm_i915_reset_stats	typeref:typename:__u32
reset_notify	etnaviv/etnaviv_priv.h	/^	void (*reset_notify)(struct etna_cmd_stream *stream, void *priv);$/;"	m	struct:etna_cmd_stream_priv	typeref:typename:void (*)(struct etna_cmd_stream * stream,void * priv)
reset_notify_priv	etnaviv/etnaviv_priv.h	/^	void *reset_notify_priv;$/;"	m	struct:etna_cmd_stream_priv	typeref:typename:void *
reset_status	include/drm/amdgpu_drm.h	/^			__u32	reset_status;$/;"	m	struct:drm_amdgpu_ctx_out::__anon9078e1a00208	typeref:typename:__u32
resoled1	exynos/exynos_fimg2d.h	/^		unsigned int resoled1:1;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:1
resoled2	exynos/exynos_fimg2d.h	/^		unsigned int resoled2:1;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:1
resolved1	exynos/exynos_fimg2d.h	/^		unsigned int			resolved1:4;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:4
resources	amdgpu/amdgpu.h	/^	amdgpu_bo_list_handle resources;$/;"	m	struct:amdgpu_cs_request	typeref:typename:amdgpu_bo_list_handle
resources	tests/amdgpu/cs_tests.c	/^static amdgpu_bo_handle resources[MAX_RESOURCES];$/;"	v	typeref:typename:amdgpu_bo_handle[]	file:
resources	tests/amdgpu/uvd_enc_tests.c	/^static amdgpu_bo_handle resources[MAX_RESOURCES];$/;"	v	typeref:typename:amdgpu_bo_handle[]	file:
resources	tests/amdgpu/vce_tests.c	/^static amdgpu_bo_handle resources[MAX_RESOURCES];$/;"	v	typeref:typename:amdgpu_bo_handle[]	file:
resources	tests/amdgpu/vcn_tests.c	/^static amdgpu_bo_handle resources[MAX_RESOURCES];$/;"	v	typeref:typename:amdgpu_bo_handle[]	file:
resources	tests/modetest/modetest.c	/^	struct resources *resources;$/;"	m	struct:device	typeref:struct:resources *	file:
resources	tests/modetest/modetest.c	/^struct resources {$/;"	s	file:
result	include/drm/nouveau_drm.h	/^	__u64 result;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
retained	include/drm/i915_drm.h	/^	__u32 retained;$/;"	m	struct:drm_i915_gem_madvise	typeref:typename:__u32
retained	include/drm/msm_drm.h	/^	__u32 retained;       \/* out, whether backing store still exists *\/$/;"	m	struct:drm_msm_gem_madvise	typeref:typename:__u32
retained	include/drm/vc4_drm.h	/^	__u32 retained;$/;"	m	struct:drm_vc4_gem_madvise	typeref:typename:__u32
return_pointer	include/drm/amdgpu_drm.h	/^	__u64 return_pointer;$/;"	m	struct:drm_amdgpu_info	typeref:typename:__u64
return_size	include/drm/amdgpu_drm.h	/^	__u32 return_size;$/;"	m	struct:drm_amdgpu_info	typeref:typename:__u32
reusable	intel/intel_bufmgr_gem.c	/^	bool reusable;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
reuse	etnaviv/etnaviv_priv.h	/^	int reuse;$/;"	m	struct:etna_bo	typeref:typename:int
reversed1	exynos/exynos_fimg2d.c	/^		unsigned int			reversed1:2;$/;"	m	struct:g2d_direction_val::__anoncf2496290108	typeref:typename:unsigned int:2	file:
reversed2	exynos/exynos_fimg2d.c	/^		unsigned int			reversed2:2;$/;"	m	struct:g2d_direction_val::__anoncf2496290108	typeref:typename:unsigned int:2	file:
revision	etnaviv/etnaviv_priv.h	/^	uint32_t revision;$/;"	m	struct:etna_gpu	typeref:typename:uint32_t
revision	nouveau/nvif/cl0080.h	/^	__u8  revision;	\/* from NV_PMC_BOOT_0 *\/$/;"	m	struct:nv_device_info_v0	typeref:typename:__u8
revision_id	tests/amdgpu/ras_tests.c	/^	uint16_t revision_id;$/;"	m	struct:ras_DID_test_mask	typeref:typename:uint16_t	file:
revision_id	xf86drm.c	/^	uint8_t revision_id;$/;"	m	struct:drm_pciinfo	typeref:typename:uint8_t	file:
revision_id	xf86drm.h	/^	uint8_t revision_id;$/;"	m	struct:_drmPciDeviceInfo	typeref:typename:uint8_t
rgb	tests/util/format.h	/^	const struct util_rgb_info rgb;$/;"	m	struct:util_format_info	typeref:typename:const struct util_rgb_info
right	include/drm/qxl_drm.h	/^	__u32 right;$/;"	m	struct:drm_qxl_update_area	typeref:typename:__u32
ring	amdgpu/amdgpu.h	/^	uint32_t ring;$/;"	m	struct:amdgpu_cs_fence	typeref:typename:uint32_t
ring	amdgpu/amdgpu.h	/^	uint32_t ring;$/;"	m	struct:amdgpu_cs_request	typeref:typename:uint32_t
ring	freedreno/msm/msm_ringbuffer.c	/^	struct fd_ringbuffer *ring;$/;"	m	struct:msm_cmd	typeref:struct:fd_ringbuffer *	file:
ring	include/drm/amdgpu_drm.h	/^	__u32 ring;$/;"	m	struct:drm_amdgpu_cs_chunk_dep	typeref:typename:__u32
ring	include/drm/amdgpu_drm.h	/^	__u32 ring;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u32
ring	include/drm/amdgpu_drm.h	/^	__u32 ring;$/;"	m	struct:drm_amdgpu_fence	typeref:typename:__u32
ring	include/drm/amdgpu_drm.h	/^	__u32 ring;$/;"	m	struct:drm_amdgpu_wait_cs_in	typeref:typename:__u32
ring_bo	freedreno/msm/msm_ringbuffer.c	/^	struct fd_bo *ring_bo;$/;"	m	struct:msm_cmd	typeref:struct:fd_bo *	file:
ring_cache	freedreno/freedreno_priv.h	/^	struct fd_bo_cache ring_cache;$/;"	m	struct:fd_device	typeref:struct:fd_bo_cache
ring_cache	freedreno/msm/msm_priv.h	/^	struct fd_bo_cache ring_cache;$/;"	m	struct:msm_device	typeref:struct:fd_bo_cache
ring_cmd_del	freedreno/msm/msm_ringbuffer.c	/^static void ring_cmd_del(struct msm_cmd *cmd)$/;"	f	typeref:typename:void	file:
ring_cmd_new	freedreno/msm/msm_ringbuffer.c	/^static struct msm_cmd * ring_cmd_new(struct fd_ringbuffer *ring, uint32_t size,$/;"	f	typeref:struct:msm_cmd *	file:
ring_cnt	freedreno/msm/msm_priv.h	/^	unsigned ring_cnt;$/;"	m	struct:msm_device	typeref:typename:unsigned
ring_end	include/drm/i915_drm.h	/^	unsigned int ring_end;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
ring_offset	include/drm/mach64_drm.h	/^	unsigned long ring_offset;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned long
ring_offset	include/drm/r128_drm.h	/^	unsigned long ring_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
ring_offset	include/drm/radeon_drm.h	/^	unsigned long ring_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
ring_rptr_offset	include/drm/r128_drm.h	/^	unsigned long ring_rptr_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
ring_rptr_offset	include/drm/radeon_drm.h	/^	unsigned long ring_rptr_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
ring_size	include/drm/i915_drm.h	/^	unsigned int ring_size;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
ring_size	include/drm/r128_drm.h	/^	int ring_size;$/;"	m	struct:drm_r128_init	typeref:typename:int
ring_size	include/drm/radeon_drm.h	/^	int ring_size;$/;"	m	struct:drm_radeon_init	typeref:typename:int
ring_start	include/drm/i915_drm.h	/^	unsigned int ring_start;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
ringbuffer_new	freedreno/freedreno_priv.h	/^	struct fd_ringbuffer * (*ringbuffer_new)(struct fd_pipe *pipe, uint32_t size,$/;"	m	struct:fd_pipe_funcs	typeref:struct:fd_ringbuffer * (*)(struct fd_pipe * pipe,uint32_t size,enum fd_ringbuffer_flags flags)
rotate_90	exynos/exynos_fimg2d.h	/^	unsigned char			rotate_90;$/;"	m	struct:g2d_image	typeref:typename:unsigned char
rotated2_tiled	include/drm/i915_drm.h	/^	unsigned int rotated2_tiled;$/;"	m	struct:_drm_i915_sarea	typeref:typename:unsigned int
rotated_offset	include/drm/i915_drm.h	/^	int rotated_offset;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
rotated_pitch	include/drm/i915_drm.h	/^	int rotated_pitch;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
rotated_size	include/drm/i915_drm.h	/^	int rotated_size;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
rotated_tiled	include/drm/i915_drm.h	/^	unsigned int rotated_tiled;$/;"	m	struct:_drm_i915_sarea	typeref:typename:unsigned int
rotation	include/drm/i915_drm.h	/^	int rotation;           \/* 0, 90, 180 or 270 *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
round_up	omap/omap_drm.c	/^#define round_up(/;"	d	file:
route	nouveau/nvif/ioctl.h	/^	__u8  route;$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u8
route	nouveau/nvif/ioctl.h	/^	__u8  route;$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u8
row_size	radeon/radeon_surface.c	/^    uint32_t                        row_size;$/;"	m	struct:radeon_hw_info	typeref:typename:uint32_t	file:
rsvd	include/drm/i915_drm.h	/^	__u32 rsvd;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u32
rsvd	include/drm/i915_drm.h	/^	__u32 rsvd[4]; \/* Reserved for future use; must be zero. *\/$/;"	m	struct:i915_user_extension	typeref:typename:__u32[4]
rsvd1	include/drm/i915_drm.h	/^		__u64 rsvd1;$/;"	m	union:drm_i915_gem_exec_object2::__anon2955048a020a	typeref:typename:__u64
rsvd1	include/drm/i915_drm.h	/^	__u64 rsvd1; \/* now used for context info *\/$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u64
rsvd2	include/drm/i915_drm.h	/^	__u64 rsvd2;$/;"	m	struct:drm_i915_gem_exec_object2	typeref:typename:__u64
rsvd2	include/drm/i915_drm.h	/^	__u64 rsvd2;$/;"	m	struct:drm_i915_gem_execbuffer2	typeref:typename:__u64
rsvd_kick	nouveau/nouveau.h	/^	uint32_t rsvd_kick;$/;"	m	struct:nouveau_pushbuf	typeref:typename:uint32_t
run	tests/modetest/cursor.c	/^	void (*run)(struct cursor *cursor, const struct cursor_step *step);$/;"	m	struct:cursor_step	typeref:typename:void (*)(struct cursor * cursor,const struct cursor_step * step)	file:
sAreaOffset	tests/ttmtest/src/ttmtest.c	/^    drm_handle_t sAreaOffset;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:drm_handle_t	file:
sarea_priv_offset	include/drm/i915_drm.h	/^	int sarea_priv_offset;$/;"	m	struct:_drm_i915_init	typeref:typename:int
sarea_priv_offset	include/drm/mach64_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_mach64_init	typeref:typename:unsigned long
sarea_priv_offset	include/drm/mga_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
sarea_priv_offset	include/drm/r128_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned long
sarea_priv_offset	include/drm/radeon_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_radeon_init	typeref:typename:unsigned long
sarea_priv_offset	include/drm/savage_drm.h	/^	unsigned int sarea_priv_offset;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
sarea_priv_offset	include/drm/via_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:_drm_via_init	typeref:typename:unsigned long
saturation	include/drm/i915_drm.h	/^	__u32 saturation;$/;"	m	struct:drm_intel_overlay_attrs	typeref:typename:__u32
saved	tests/modeset-vsync-1/modeset-vsync-1.c	/^	drmModeCrtc *saved;$/;"	m	struct:connector	typeref:typename:drmModeCrtc *	file:
saved	tests/modesetting/modesetting.c	/^	drmModeCrtc *saved;$/;"	m	struct:connector	typeref:typename:drmModeCrtc *	file:
saved_crtc	tests/modeset-double-buffered/modeset-double-buffered.c	/^	drmModeCrtc *saved_crtc;$/;"	m	struct:modeset_dev	typeref:typename:drmModeCrtc *	file:
saved_crtc	tests/modeset-vsync/modeset-vsync.c	/^	drmModeCrtc *saved_crtc;$/;"	m	struct:modeset_dev	typeref:typename:drmModeCrtc *	file:
saved_crtc	tests/modeset/modeset.c	/^	drmModeCrtc *saved_crtc;$/;"	m	struct:modeset_dev	typeref:typename:drmModeCrtc *	file:
saved_s2	intel/intel_decode.c	/^static uint32_t saved_s2 = 0, saved_s4 = 0;$/;"	v	typeref:typename:uint32_t	file:
saved_s2_set	intel/intel_decode.c	/^static char saved_s2_set = 0, saved_s4_set = 0;$/;"	v	typeref:typename:char	file:
saved_s4	intel/intel_decode.c	/^static uint32_t saved_s2 = 0, saved_s4 = 0;$/;"	v	typeref:typename:uint32_t	file:
saved_s4_set	intel/intel_decode.c	/^static char saved_s2_set = 0, saved_s4_set = 0;$/;"	v	typeref:typename:char	file:
sbz	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sbz;$/;"	m	struct:kgsl_devmemstore	typeref:typename:unsigned int
sbz2	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sbz2;$/;"	m	struct:kgsl_devmemstore	typeref:typename:unsigned int
sbz3	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sbz3;$/;"	m	struct:kgsl_devmemstore	typeref:typename:unsigned int
sbz4	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sbz4;$/;"	m	struct:kgsl_devmemstore	typeref:typename:unsigned int
sbz5	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sbz5;$/;"	m	struct:kgsl_devmemstore	typeref:typename:unsigned int
sc_bottom_right_c	include/drm/r128_drm.h	/^	unsigned int sc_bottom_right_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
sc_left_right	include/drm/mach64_drm.h	/^	unsigned int sc_left_right;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
sc_top_bottom	include/drm/mach64_drm.h	/^	unsigned int sc_top_bottom;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
sc_top_left_c	include/drm/r128_drm.h	/^	unsigned int sc_top_left_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
scalars	include/drm/radeon_drm.h	/^	} scalars;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0408
scale	tests/modetest/modetest.c	/^	double scale;$/;"	m	struct:plane_arg	typeref:typename:double	file:
scale_3d_cntl	include/drm/mach64_drm.h	/^	unsigned int scale_3d_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
scale_3d_cntl	include/drm/r128_drm.h	/^	unsigned int scale_3d_cntl;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
scale_mode	exynos/exynos_fimg2d.h	/^	enum e_g2d_scale_mode		scale_mode;$/;"	m	struct:g2d_image	typeref:enum:e_g2d_scale_mode
scanout	include/drm/vmwgfx_drm.h	/^	__s32 scanout;$/;"	m	struct:drm_vmw_surface_create_req	typeref:typename:__s32
sclass	nouveau/nouveau.c	/^		struct nvif_ioctl_sclass_v0 sclass;$/;"	m	struct:nouveau_object_sclass_get::__anon20276d8b0308	typeref:struct:nvif_ioctl_sclass_v0	file:
sclk	include/drm/amdgpu_drm.h	/^	__u32 sclk;$/;"	m	struct:drm_amdgpu_info_vce_clock_table_entry	typeref:typename:__u32
scratch	include/drm/radeon_drm.h	/^	} scratch;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db1108
screen	tests/ttmtest/src/ttmtest.c	/^    int screen;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:int	file:
screen_height	tests/exynos/exynos_fimg2d_test.c	/^static unsigned int screen_width, screen_height;$/;"	v	typeref:typename:unsigned int	file:
screen_width	tests/exynos/exynos_fimg2d_test.c	/^static unsigned int screen_width, screen_height;$/;"	v	typeref:typename:unsigned int	file:
screens	tests/kms/libkms-test.h	/^	struct kms_screen **screens;$/;"	m	struct:kms_device	typeref:struct:kms_screen **
se_cntl	include/drm/radeon_drm.h	/^	unsigned int se_cntl;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_cntl_status	include/drm/radeon_drm.h	/^	unsigned int se_cntl_status;	\/* 0x2140 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_coord_fmt	include/drm/radeon_drm.h	/^	unsigned int se_coord_fmt;	\/* 0x1c50 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_line_width	include/drm/radeon_drm.h	/^	unsigned int se_line_width;	\/* 0x1db8 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_vport_xoffset	include/drm/radeon_drm.h	/^	unsigned int se_vport_xoffset;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_vport_xscale	include/drm/radeon_drm.h	/^	unsigned int se_vport_xscale;	\/* 0x1d98 *\/$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_vport_yoffset	include/drm/radeon_drm.h	/^	unsigned int se_vport_yoffset;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_vport_yscale	include/drm/radeon_drm.h	/^	unsigned int se_vport_yscale;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_vport_zoffset	include/drm/radeon_drm.h	/^	unsigned int se_vport_zoffset;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_vport_zscale	include/drm/radeon_drm.h	/^	unsigned int se_vport_zscale;$/;"	m	struct:__anona03735db1408	typeref:typename:unsigned int
se_zbias_constant	include/drm/radeon_drm.h	/^	unsigned int se_zbias_constant;$/;"	m	struct:__anona03735db1508	typeref:typename:unsigned int
se_zbias_factor	include/drm/radeon_drm.h	/^	unsigned int se_zbias_factor;	\/* 0x1dac *\/$/;"	m	struct:__anona03735db1508	typeref:typename:unsigned int
secondary	tests/vbltest/vbltest.c	/^int secondary = 0;$/;"	v	typeref:typename:int
secondary_bin_count	include/drm/mga_drm.h	/^	__u32 secondary_bin_count;$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:__u32
secondary_bin_size	include/drm/mga_drm.h	/^	__u32 secondary_bin_size;$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:__u32
secondary_fill	tests/modetest/modetest.c	/^static enum util_fill_pattern secondary_fill = UTIL_PATTERN_TILES;$/;"	v	typeref:enum:util_fill_pattern	file:
secondary_tex_off	include/drm/mach64_drm.h	/^	unsigned int secondary_tex_off;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
section_cdw	radeon/radeon_cs.h	/^    unsigned                    section_cdw;$/;"	m	struct:radeon_cs	typeref:typename:unsigned
section_cdw	radeon/radeon_cs_int.h	/^    unsigned                    section_cdw;$/;"	m	struct:radeon_cs_int	typeref:typename:unsigned
section_file	radeon/radeon_cs_int.h	/^    const char                  *section_file;$/;"	m	struct:radeon_cs_int	typeref:typename:const char *
section_func	radeon/radeon_cs_int.h	/^    const char                  *section_func;$/;"	m	struct:radeon_cs_int	typeref:typename:const char *
section_line	radeon/radeon_cs_int.h	/^    int                         section_line;$/;"	m	struct:radeon_cs_int	typeref:typename:int
section_ndw	radeon/radeon_cs.h	/^    unsigned                    section_ndw;$/;"	m	struct:radeon_cs	typeref:typename:unsigned
section_ndw	radeon/radeon_cs_int.h	/^    unsigned                    section_ndw;$/;"	m	struct:radeon_cs_int	typeref:typename:unsigned
seed	xf86drmRandom.h	/^	unsigned long seed;$/;"	m	struct:RandomState	typeref:typename:unsigned long
select_mode	exynos/exynos_fimg2d.h	/^	enum e_g2d_select_mode		select_mode;$/;"	m	struct:g2d_image	typeref:enum:e_g2d_select_mode
sem_list	amdgpu/amdgpu_internal.h	/^	struct list_head sem_list[AMDGPU_HW_IP_NUM][AMDGPU_HW_IP_INSTANCE_MAX_COUNT][AMDGPU_CS_MAX_RING/;"	m	struct:amdgpu_context	typeref:struct:list_head[][][]
send_count	include/drm/drm.h	/^	int send_count;			  \/**< Number of buffers to send *\/$/;"	m	struct:drm_dma	typeref:typename:int
send_count	xf86drm.h	/^	int send_count; \/**< Number of buffers to send *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int
send_indices	include/drm/drm.h	/^	int *send_indices;	  \/**< List of handles to buffers *\/$/;"	m	struct:drm_dma	typeref:typename:int *
send_list	xf86drm.h	/^	int *send_list; \/**< List of handles to buffers *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int *
send_sizes	include/drm/drm.h	/^	int *send_sizes;		  \/**< Lengths of data to send *\/$/;"	m	struct:drm_dma	typeref:typename:int *
send_sizes	xf86drm.h	/^	int *send_sizes; \/**< Lengths of data to send, in bytes *\/$/;"	m	struct:_drmDMAReq	typeref:typename:int *
sensor_info	include/drm/amdgpu_drm.h	/^		} sensor_info;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00d08
seq_no	amdgpu/amdgpu.h	/^	uint64_t seq_no;$/;"	m	struct:amdgpu_cs_request	typeref:typename:uint64_t
seq_no	include/drm/amdgpu_drm.h	/^	__u64 seq_no;$/;"	m	struct:drm_amdgpu_fence	typeref:typename:__u64
seqno	freedreno/msm/msm_ringbuffer.c	/^	unsigned seqno;$/;"	m	struct:msm_ringbuffer	typeref:typename:unsigned	file:
seqno	include/drm/vc4_drm.h	/^	__u64 seqno;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u64
seqno	include/drm/vc4_drm.h	/^	__u64 seqno;$/;"	m	struct:drm_vc4_wait_seqno	typeref:typename:__u64
seqno	include/drm/vmwgfx_drm.h	/^	__u32 seqno;$/;"	m	struct:drm_vmw_fence_rep	typeref:typename:__u32
seqtype	include/drm/i915_drm.h	/^	enum drm_vblank_seq_type seqtype;$/;"	m	struct:drm_i915_vblank_swap	typeref:enum:drm_vblank_seq_type
sequence	etnaviv/etnaviv_drm.h	/^	__u32 sequence;       \/* in, sequence number *\/$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u32
sequence	etnaviv/etnaviv_drmif.h	/^	uint32_t sequence;$/;"	m	struct:etna_perf	typeref:typename:uint32_t
sequence	include/drm/drm.h	/^	__u32 sequence;$/;"	m	struct:drm_event_vblank	typeref:typename:__u32
sequence	include/drm/drm.h	/^	__u64			sequence;$/;"	m	struct:drm_event_crtc_sequence	typeref:typename:__u64
sequence	include/drm/drm.h	/^	__u64 sequence;		\/* on input, target sequence. on output, actual sequence *\/$/;"	m	struct:drm_crtc_queue_sequence	typeref:typename:__u64
sequence	include/drm/drm.h	/^	__u64 sequence;		\/* return: most recent vblank sequence *\/$/;"	m	struct:drm_crtc_get_sequence	typeref:typename:__u64
sequence	include/drm/drm.h	/^	unsigned int sequence;$/;"	m	struct:drm_wait_vblank_reply	typeref:typename:unsigned int
sequence	include/drm/drm.h	/^	unsigned int sequence;$/;"	m	struct:drm_wait_vblank_request	typeref:typename:unsigned int
sequence	include/drm/drm_mode.h	/^	__u32 sequence;$/;"	m	struct:drm_mode_crtc_page_flip_target	typeref:typename:__u32
sequence	include/drm/i915_drm.h	/^	unsigned int sequence;$/;"	m	struct:drm_i915_vblank_swap	typeref:typename:unsigned int
sequence	include/drm/via_drm.h	/^	__u32 sequence;$/;"	m	struct:drm_via_wait_irq_request	typeref:typename:__u32
sequence	xf86drm.h	/^	unsigned int sequence;$/;"	m	struct:_drmVBlankReply	typeref:typename:unsigned int
sequence	xf86drm.h	/^	unsigned int sequence;$/;"	m	struct:_drmVBlankReq	typeref:typename:unsigned int
sequence_handler	xf86drm.h	/^	void (*sequence_handler)(int fd, uint64_t sequence, uint64_t ns,$/;"	m	struct:_drmEventContext	typeref:typename:void (*)(int fd,uint64_t sequence,uint64_t ns,uint64_t user_data)
sequence_mutex	amdgpu/amdgpu_internal.h	/^	pthread_mutex_t sequence_mutex;$/;"	m	struct:amdgpu_context	typeref:typename:pthread_mutex_t
sequence_ns	include/drm/drm.h	/^	__s64 sequence_ns;	\/* return: most recent time of first pixel out *\/$/;"	m	struct:drm_crtc_get_sequence	typeref:typename:__s64
server_state	include/drm/mga_drm.h	/^	drm_mga_server_regs_t server_state;$/;"	m	struct:_drm_mga_sarea	typeref:typename:drm_mga_server_regs_t
session	tests/amdgpu/uvd_enc_tests.c	/^	struct amdgpu_uvd_enc_bo session;$/;"	m	struct:amdgpu_uvd_enc	typeref:struct:amdgpu_uvd_enc_bo	file:
setProperty	tests/proptest/proptest.c	/^static int setProperty(char *argv[])$/;"	f	typeref:typename:int	file:
set_alpha	tests/camera_test/camera_plane.c	/^void set_alpha(int fd, int plane_id,int value)$/;"	f	typeref:typename:void
set_alpha	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^void set_alpha(int fd, int plane_id,int value)$/;"	f	typeref:typename:void
set_alpha	tests/modeset-plane-move/modeset-plane-move.c	/^void set_alpha(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_alpha	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^void set_alpha(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_alpha	tests/modeset-plane-scale/modeset-plane-scale.c	/^void set_alpha(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_alpha	tests/modeset-plane-test/modeset-plane-test.c	/^void set_alpha(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_connectors_ptr	include/drm/drm_mode.h	/^	__u64 set_connectors_ptr;$/;"	m	struct:drm_mode_crtc	typeref:typename:__u64
set_cursor	tests/modetest/cursor.c	/^static void set_cursor(struct cursor *cursor, const struct cursor_step *step)$/;"	f	typeref:typename:void	file:
set_cursors	tests/modetest/modetest.c	/^static void set_cursors(struct device *dev, struct pipe_arg *pipes,$/;"	f	typeref:typename:void	file:
set_dirty	intel/intel_bufmgr_fake.c	/^set_dirty(drm_intel_bo *bo)$/;"	f	typeref:typename:void	file:
set_drm_object_property	tests/modeset-atomic/modeset-atomic.c	/^static int set_drm_object_property(drmModeAtomicReq *req,$/;"	f	typeref:typename:int	file:
set_drm_object_property	tests/modeset-showimg/modeset-showimg.c	/^static int set_drm_object_property(drmModeAtomicReq *req,$/;"	f	typeref:typename:int	file:
set_file_contents	tests/amdgpu/ras_tests.c	/^static int set_file_contents(char *file, char *buf, int size)$/;"	f	typeref:typename:int	file:
set_frame_buff	tests/camera_test/camera_plane.c	/^int set_frame_buff(int width, int height,unsigned char *cemaro_buf)$/;"	f	typeref:typename:int
set_gamma	tests/modetest/modetest.c	/^static void set_gamma(struct device *dev, unsigned crtc_id, unsigned fourcc)$/;"	f	typeref:typename:void	file:
set_grp_async	freedreno/kgsl/msm_kgsl.h	/^	int (*set_grp_async)(void);$/;"	m	struct:kgsl_device_platform_data	typeref:typename:int (*)(void)
set_memtype	freedreno/kgsl/kgsl_bo.c	/^static int set_memtype(struct fd_device *dev, uint32_t handle, uint32_t flags)$/;"	f	typeref:typename:int	file:
set_mode	tests/modetest/modetest.c	/^static void set_mode(struct device *dev, struct pipe_arg *pipes,$/;"	f	typeref:typename:void	file:
set_name	etnaviv/etnaviv_bo.c	/^static void set_name(struct etna_bo *bo, uint32_t name)$/;"	f	typeref:typename:void	file:
set_name	freedreno/freedreno_bo.c	/^static void set_name(struct fd_bo *bo, uint32_t name)$/;"	f	typeref:typename:void	file:
set_plane	tests/modetest/modetest.c	/^static int set_plane(struct device *dev, struct plane_arg *p)$/;"	f	typeref:typename:int	file:
set_plane_property	tests/camera_test/camera_plane.c	/^void set_plane_property(int fd, int plane_id,struct property_arg *p)$/;"	f	typeref:typename:void
set_plane_property	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^void set_plane_property(int fd, int plane_id,struct property_arg *p)$/;"	f	typeref:typename:void
set_plane_property	tests/modeset-plane-move/modeset-plane-move.c	/^void set_plane_property(int fd, int plane_id, struct property_arg *p)$/;"	f	typeref:typename:void
set_plane_property	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^void set_plane_property(int fd, int plane_id, struct property_arg *p)$/;"	f	typeref:typename:void
set_plane_property	tests/modeset-plane-scale/modeset-plane-scale.c	/^void set_plane_property(int fd, int plane_id, struct property_arg *p)$/;"	f	typeref:typename:void
set_plane_property	tests/modeset-plane-test/modeset-plane-test.c	/^void set_plane_property(int fd, int plane_id, struct property_arg *p)$/;"	f	typeref:typename:void
set_planes	tests/modetest/modetest.c	/^static void set_planes(struct device *dev, struct plane_arg *p,$/;"	f	typeref:typename:void	file:
set_property	tests/modetest/modetest.c	/^static bool set_property(struct device *dev, struct property_arg *p)$/;"	f	typeref:typename:bool	file:
set_rotation	tests/camera_test/camera_plane.c	/^void set_rotation(int fd, int plane_id,int value)$/;"	f	typeref:typename:void
set_rotation	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^void set_rotation(int fd, int plane_id,int value)$/;"	f	typeref:typename:void
set_rotation	tests/modeset-plane-move/modeset-plane-move.c	/^void set_rotation(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_rotation	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^void set_rotation(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_rotation	tests/modeset-plane-scale/modeset-plane-scale.c	/^void set_rotation(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_rotation	tests/modeset-plane-test/modeset-plane-test.c	/^void set_rotation(int fd, int plane_id, int value)$/;"	f	typeref:typename:void
set_test_card	tests/amdgpu/ras_tests.c	/^static int set_test_card(int card)$/;"	f	typeref:typename:int	file:
setup_cntl	include/drm/mach64_drm.h	/^	unsigned int setup_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
setup_cntl	include/drm/r128_drm.h	/^	unsigned int setup_cntl;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
setup_g2d_event_handler	tests/exynos/exynos_fimg2d_event.c	/^static void setup_g2d_event_handler(struct exynos_evhandler *evhandler, int fd)$/;"	f	typeref:typename:void	file:
sgram	include/drm/mga_drm.h	/^	int sgram;$/;"	m	struct:drm_mga_init	typeref:typename:int
shader_bin	tests/amdgpu/basic_tests.c	/^static  uint32_t shader_bin[] = {$/;"	v	typeref:typename:uint32_t[]	file:
shader_handle	include/drm/vmwgfx_drm.h	/^	__u32 shader_handle;$/;"	m	struct:drm_vmw_shader_create_arg	typeref:typename:__u32
shader_rec	include/drm/vc4_drm.h	/^	__u64 shader_rec;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u64
shader_rec_count	include/drm/vc4_drm.h	/^	__u32 shader_rec_count;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
shader_rec_size	include/drm/vc4_drm.h	/^	__u32 shader_rec_size;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
shader_type	include/drm/vmwgfx_drm.h	/^	enum drm_vmw_shader_type shader_type;$/;"	m	struct:drm_vmw_shader_create_arg	typeref:enum:drm_vmw_shader_type
shadow_buffer	freedreno/kgsl/msm_kgsl.h	/^	struct kgsl_buffer_desc shadow_buffer;$/;"	m	struct:kgsl_bind_gmem_shadow	typeref:struct:kgsl_buffer_desc
shadow_x	freedreno/kgsl/msm_kgsl.h	/^	unsigned int shadow_x;$/;"	m	struct:kgsl_bind_gmem_shadow	typeref:typename:unsigned int
shadow_y	freedreno/kgsl/msm_kgsl.h	/^	unsigned int shadow_y;$/;"	m	struct:kgsl_bind_gmem_shadow	typeref:typename:unsigned int
shareable	include/drm/vmwgfx_drm.h	/^	__s32 shareable;$/;"	m	struct:drm_vmw_surface_create_req	typeref:typename:__s32
shift	freedreno/freedreno_ringbuffer.h	/^	int32_t  shift;$/;"	m	struct:fd_reloc	typeref:typename:int32_t
shift	include/drm/msm_drm.h	/^	__s32 shift;          \/* in, amount of left shift (can be negative) *\/$/;"	m	struct:drm_msm_gem_submit_reloc	typeref:typename:__s32
shift	include/drm/tegra_drm.h	/^		__u32 shift;$/;"	m	struct:drm_tegra_submit_buf::__anon2c02fb350308	typeref:typename:__u32
shift	include/drm/tegra_drm.h	/^	__u32 shift;$/;"	m	struct:drm_tegra_reloc	typeref:typename:__u32
shiftcolor10	tests/util/pattern.c	/^static inline uint32_t shiftcolor10(const struct util_color_component *comp,$/;"	f	typeref:typename:uint32_t	file:
shiftcolor16	tests/util/pattern.c	/^static inline uint64_t shiftcolor16(const struct util_color_component *comp,$/;"	f	typeref:typename:uint64_t	file:
shiftcolor8	tests/util/pattern.c	/^static inline uint32_t shiftcolor8(const struct util_color_component *comp,$/;"	f	typeref:typename:uint32_t	file:
si_gb_tile_mode	radeon/radeon_surface.c	/^static void si_gb_tile_mode(uint32_t gb_tile_mode,$/;"	f	typeref:typename:void	file:
si_init_hw_info	radeon/radeon_surface.c	/^static int si_init_hw_info(struct radeon_surface_manager *surf_man)$/;"	f	typeref:typename:int	file:
si_surf_minify	radeon/radeon_surface.c	/^static void si_surf_minify(struct radeon_surface *surf,$/;"	f	typeref:typename:void	file:
si_surf_minify_2d	radeon/radeon_surface.c	/^static void si_surf_minify_2d(struct radeon_surface *surf,$/;"	f	typeref:typename:void	file:
si_surface_best	radeon/radeon_surface.c	/^static int si_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_init	radeon/radeon_surface.c	/^static int si_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_init_1d	radeon/radeon_surface.c	/^static int si_surface_init_1d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_init_1d_miptrees	radeon/radeon_surface.c	/^static int si_surface_init_1d_miptrees(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_init_2d	radeon/radeon_surface.c	/^static int si_surface_init_2d(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_init_2d_miptrees	radeon/radeon_surface.c	/^static int si_surface_init_2d_miptrees(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_init_linear_aligned	radeon/radeon_surface.c	/^static int si_surface_init_linear_aligned(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_surface_sanity	radeon/radeon_surface.c	/^static int si_surface_sanity(struct radeon_surface_manager *surf_man,$/;"	f	typeref:typename:int	file:
si_tiling_mode	radeon/radeon_surface.h	/^enum si_tiling_mode {$/;"	g
sid	include/drm/vmwgfx_drm.h	/^	__s32 sid;$/;"	m	struct:drm_vmw_surface_arg	typeref:typename:__s32
sid	include/drm/vmwgfx_drm.h	/^	__u32 sid;$/;"	m	struct:drm_vmw_present_arg	typeref:typename:__u32
sigint_handler	tests/modeset-page-flip/modeset-page-flip.c	/^static void sigint_handler(int arg)$/;"	f	typeref:typename:void	file:
signal	etnaviv/etnaviv_drm.h	/^	__u16 signal;         \/* in, pm signal *\/$/;"	m	struct:drm_etnaviv_gem_submit_pmr	typeref:typename:__u16
signal	etnaviv/etnaviv_drmif.h	/^	struct etna_perfmon_signal *signal;$/;"	m	struct:etna_perf	typeref:struct:etna_perfmon_signal *
signal	etnaviv/etnaviv_priv.h	/^	uint8_t signal;$/;"	m	struct:etna_perfmon_signal	typeref:typename:uint8_t
signal	include/drm/drm.h	/^	unsigned long signal;$/;"	m	struct:drm_wait_vblank_request	typeref:typename:unsigned long
signal	include/drm/via_drm.h	/^	__u32 signal;$/;"	m	struct:drm_via_wait_irq_request	typeref:typename:__u32
signal	nouveau/nvif/if0002.h	/^	__u8  signal;$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:__u8
signal	nouveau/nvif/if0002.h	/^	__u8  signal;$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u8
signal	nouveau/nvif/if0003.h	/^		__u8  signal[4];$/;"	m	struct:nvif_perfdom_v0::__anonbddf1a210108	typeref:typename:__u8[4]
signal	xf86drm.h	/^	unsigned long signal;$/;"	m	struct:_drmVBlankReq	typeref:typename:unsigned long
signal_fence	amdgpu/amdgpu_internal.h	/^	struct amdgpu_cs_fence signal_fence;$/;"	m	struct:amdgpu_semaphore	typeref:struct:amdgpu_cs_fence
signal_handler	tests/kms/kms-steal-crtc.c	/^static void signal_handler(int signum)$/;"	f	typeref:typename:void	file:
signal_nr	nouveau/nvif/if0002.h	/^	__u16 signal_nr;$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:__u16
signaled	include/drm/vmwgfx_drm.h	/^	 __s32 signaled;$/;"	m	struct:drm_vmw_fence_signaled_arg	typeref:typename:__s32
signaled_flags	include/drm/vmwgfx_drm.h	/^	 __u32 signaled_flags;$/;"	m	struct:drm_vmw_fence_signaled_arg	typeref:typename:__u32
signals	etnaviv/etnaviv_priv.h	/^	struct list_head signals;$/;"	m	struct:etna_perfmon_domain	typeref:struct:list_head
signature	intel/uthash.h	/^   uint32_t signature; \/* used only to find hash tables in external analysis *\/$/;"	m	struct:UT_hash_table	typeref:typename:uint32_t
size	amdgpu/amdgpu.h	/^	uint32_t size;$/;"	m	struct:amdgpu_cs_ib_info	typeref:typename:uint32_t
size	amdgpu/amdgpu_internal.h	/^	uint64_t size;$/;"	m	struct:amdgpu_bo_va_hole	typeref:typename:uint64_t
size	amdgpu/amdgpu_internal.h	/^	uint64_t size;$/;"	m	struct:amdgpu_va	typeref:typename:uint64_t
size	etnaviv/etnaviv_drm.h	/^	__u64 size;           \/* in *\/$/;"	m	struct:drm_etnaviv_gem_new	typeref:typename:__u64
size	etnaviv/etnaviv_drmif.h	/^	uint32_t size;		\/* in 32-bit words *\/$/;"	m	struct:etna_cmd_stream	typeref:typename:uint32_t
size	etnaviv/etnaviv_priv.h	/^	uint32_t        size;$/;"	m	struct:etna_bo	typeref:typename:uint32_t
size	etnaviv/etnaviv_priv.h	/^	uint32_t size;$/;"	m	struct:etna_bo_bucket	typeref:typename:uint32_t
size	exynos/exynos_drm.h	/^	uint64_t size;$/;"	m	struct:drm_exynos_gem_create	typeref:typename:uint64_t
size	exynos/exynos_drm.h	/^	uint64_t size;$/;"	m	struct:drm_exynos_gem_info	typeref:typename:uint64_t
size	exynos/exynos_drm.h	/^	unsigned long size;$/;"	m	struct:drm_exynos_g2d_userptr	typeref:typename:unsigned long
size	exynos/exynos_drmif.h	/^	size_t			size;$/;"	m	struct:exynos_bo	typeref:typename:size_t
size	freedreno/freedreno_priv.h	/^	uint32_t size;$/;"	m	struct:fd_bo	typeref:typename:uint32_t
size	freedreno/freedreno_priv.h	/^	uint32_t size;$/;"	m	struct:fd_bo_bucket	typeref:typename:uint32_t
size	freedreno/freedreno_ringbuffer.h	/^	int size;$/;"	m	struct:fd_ringbuffer	typeref:typename:int
size	freedreno/kgsl/kgsl_drm.h	/^	uint32_t size;$/;"	m	struct:drm_kgsl_gem_create	typeref:typename:uint32_t
size	freedreno/kgsl/kgsl_drm.h	/^	uint32_t size;$/;"	m	struct:drm_kgsl_gem_mmap	typeref:typename:uint32_t
size	freedreno/kgsl/kgsl_ringbuffer.c	/^	uint32_t size;$/;"	m	struct:kgsl_rb_bo	typeref:typename:uint32_t	file:
size	freedreno/kgsl/msm_kgsl.h	/^	int				size;$/;"	m	struct:kgsl_buffer_desc	typeref:typename:int
size	freedreno/kgsl/msm_kgsl.h	/^	size_t size;$/;"	m	struct:kgsl_gpumem_alloc	typeref:typename:size_t
size	freedreno/kgsl/msm_kgsl.h	/^	unsigned int size;$/;"	m	struct:kgsl_shadowprop	typeref:typename:unsigned int
size	freedreno/msm/msm_ringbuffer.c	/^	uint32_t size;$/;"	m	struct:msm_cmd	typeref:typename:uint32_t	file:
size	include/drm/amdgpu_drm.h	/^	__u64		size;$/;"	m	struct:drm_amdgpu_gem_userptr	typeref:typename:__u64
size	include/drm/drm.h	/^	__u64 size;$/;"	m	struct:drm_gem_open	typeref:typename:__u64
size	include/drm/drm.h	/^	int size;		 \/**< Size in bytes *\/$/;"	m	struct:drm_buf_desc	typeref:typename:int
size	include/drm/drm.h	/^	unsigned long size;	 \/**< Requested physical size (bytes) *\/$/;"	m	struct:drm_map	typeref:typename:unsigned long
size	include/drm/drm.h	/^	unsigned long size;	\/**< In bytes -- will round to page boundary *\/$/;"	m	struct:drm_agp_buffer	typeref:typename:unsigned long
size	include/drm/drm.h	/^	unsigned long size;	\/**< In bytes -- will round to page boundary *\/$/;"	m	struct:drm_scatter_gather	typeref:typename:unsigned long
size	include/drm/drm_mode.h	/^	__u64 size;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u64
size	include/drm/i915_drm.h	/^	__u16 size;$/;"	m	struct:drm_i915_perf_record_header	typeref:typename:__u16
size	include/drm/i915_drm.h	/^	__u32 size;$/;"	m	struct:drm_i915_gem_context_param	typeref:typename:__u32
size	include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_create	typeref:typename:__u64
size	include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_mmap	typeref:typename:__u64
size	include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_pread	typeref:typename:__u64
size	include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_pwrite	typeref:typename:__u64
size	include/drm/i915_drm.h	/^	int size;$/;"	m	struct:drm_i915_mem_alloc	typeref:typename:int
size	include/drm/i915_drm.h	/^	int size;$/;"	m	struct:drm_i915_mem_init_heap	typeref:typename:int
size	include/drm/mga_drm.h	/^	int size;$/;"	m	struct:_drm_mga_warp_index	typeref:typename:int
size	include/drm/msm_drm.h	/^	__u32 size;           \/* in, cmdstream size *\/$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u32
size	include/drm/msm_drm.h	/^	__u64 size;           \/* in *\/$/;"	m	struct:drm_msm_gem_new	typeref:typename:__u64
size	include/drm/nouveau_drm.h	/^	__u64 size;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u64
size	include/drm/nouveau_drm.h	/^	uint32_t size;$/;"	m	struct:drm_nouveau_notifierobj_alloc	typeref:typename:uint32_t
size	include/drm/qxl_drm.h	/^	__u32 size;$/;"	m	struct:drm_qxl_alloc	typeref:typename:__u32
size	include/drm/radeon_drm.h	/^	__u64		size;$/;"	m	struct:drm_radeon_gem_userptr	typeref:typename:__u64
size	include/drm/radeon_drm.h	/^	__u64	size;$/;"	m	struct:drm_radeon_gem_create	typeref:typename:__u64
size	include/drm/radeon_drm.h	/^	__u64	size;$/;"	m	struct:drm_radeon_gem_mmap	typeref:typename:__u64
size	include/drm/radeon_drm.h	/^	__u64 size;$/;"	m	struct:drm_radeon_gem_pread	typeref:typename:__u64
size	include/drm/radeon_drm.h	/^	__u64 size;$/;"	m	struct:drm_radeon_gem_pwrite	typeref:typename:__u64
size	include/drm/radeon_drm.h	/^	int size;$/;"	m	struct:drm_radeon_mem_alloc	typeref:typename:int
size	include/drm/radeon_drm.h	/^	int size;$/;"	m	struct:drm_radeon_mem_init_heap	typeref:typename:int
size	include/drm/radeon_drm.h	/^	unsigned int size;$/;"	m	struct:drm_radeon_surface_alloc	typeref:typename:unsigned int
size	include/drm/savage_drm.h	/^	unsigned int size;	\/* size of the command buffer in 64bit units *\/$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:unsigned int
size	include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon62e6baf10208	typeref:typename:unsigned int
size	include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon62e6baf10308	typeref:typename:unsigned int
size	include/drm/sis_drm.h	/^	unsigned int size;$/;"	m	struct:__anon62e6baf10108	typeref:typename:unsigned int
size	include/drm/tegra_drm.h	/^	__u64 size;$/;"	m	struct:drm_tegra_gem_create	typeref:typename:__u64
size	include/drm/vc4_drm.h	/^	__u32 size;$/;"	m	struct:drm_vc4_create_bo	typeref:typename:__u32
size	include/drm/vc4_drm.h	/^	__u32 size;$/;"	m	struct:drm_vc4_create_shader_bo	typeref:typename:__u32
size	include/drm/vc4_drm.h	/^	__u32 size;$/;"	m	struct:drm_vc4_get_hang_state_bo	typeref:typename:__u32
size	include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:__anon56c3c8620108	typeref:typename:__u32
size	include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:__anon56c3c8620208	typeref:typename:__u32
size	include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:__anon56c3c8620308	typeref:typename:__u32
size	include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:_drm_via_cmdbuf_size	typeref:typename:__u32
size	include/drm/via_drm.h	/^	unsigned long size;$/;"	m	struct:_drm_via_cmdbuffer	typeref:typename:unsigned long
size	include/drm/via_drm.h	/^	unsigned long size;$/;"	m	struct:_drm_via_dma_init	typeref:typename:unsigned long
size	include/drm/virtgpu_drm.h	/^	__u32 size;        \/* validate transfer in the host *\/$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
size	include/drm/virtgpu_drm.h	/^	__u32 size;$/;"	m	struct:drm_virtgpu_execbuffer	typeref:typename:__u32
size	include/drm/virtgpu_drm.h	/^	__u32 size;$/;"	m	struct:drm_virtgpu_get_caps	typeref:typename:__u32
size	include/drm/virtgpu_drm.h	/^	__u32 size;$/;"	m	struct:drm_virtgpu_resource_info	typeref:typename:__u32
size	include/drm/vmwgfx_drm.h	/^	__u32 size;$/;"	m	struct:drm_vmw_alloc_dmabuf_req	typeref:typename:__u32
size	include/drm/vmwgfx_drm.h	/^	__u32 size;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
size	include/drm/vmwgfx_drm.h	/^	__u32 size;$/;"	m	struct:drm_vmw_shader_create_arg	typeref:typename:__u32
size	intel/intel_bufmgr.h	/^	unsigned long size;$/;"	m	struct:_drm_intel_bo	typeref:typename:unsigned long
size	intel/intel_bufmgr_fake.c	/^	unsigned long size;$/;"	m	struct:_bufmgr_fake	typeref:typename:unsigned long	file:
size	intel/intel_bufmgr_gem.c	/^	unsigned long size;$/;"	m	struct:drm_intel_gem_bo_bucket	typeref:typename:unsigned long	file:
size	intel/mm.h	/^	int ofs, size;$/;"	m	struct:mem_block	typeref:typename:int
size	libkms/internal.h	/^	size_t size;$/;"	m	struct:kms_bo	typeref:typename:size_t
size	nouveau/nouveau.h	/^	uint64_t size;$/;"	m	struct:nouveau_bo	typeref:typename:uint64_t
size	nouveau/nvif/ioctl.h	/^	__u8  size;$/;"	m	struct:nvif_ioctl_rd_v0	typeref:typename:__u8
size	nouveau/nvif/ioctl.h	/^	__u8  size;$/;"	m	struct:nvif_ioctl_wr_v0	typeref:typename:__u8
size	omap/omap_drm.c	/^	uint32_t	size;$/;"	m	struct:omap_bo	typeref:typename:uint32_t	file:
size	omap/omap_drm.h	/^	uint32_t size;			\/* virtual size for mmap'ing (out) *\/$/;"	m	struct:drm_omap_gem_info	typeref:typename:uint32_t
size	omap/omap_drm.h	/^	union omap_gem_size size;	\/* in *\/$/;"	m	struct:drm_omap_gem_new	typeref:union:omap_gem_size
size	radeon/bof.h	/^	uint32_t	size;$/;"	m	struct:bof	typeref:typename:uint32_t
size	radeon/radeon_bo.h	/^    uint32_t                    size;$/;"	m	struct:radeon_bo	typeref:typename:uint32_t
size	radeon/radeon_bo_int.h	/^    uint32_t                    size;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
size	tegra/private.h	/^	uint32_t size;$/;"	m	struct:drm_tegra_bo	typeref:typename:uint32_t
size	tests/amdgpu/uvd_enc_tests.c	/^	uint64_t size;$/;"	m	struct:amdgpu_uvd_enc_bo	typeref:typename:uint64_t	file:
size	tests/amdgpu/vce_tests.c	/^	uint64_t size;$/;"	m	struct:amdgpu_vce_bo	typeref:typename:uint64_t	file:
size	tests/amdgpu/vcn_tests.c	/^	uint64_t size;$/;"	m	struct:amdgpu_vcn_bo	typeref:typename:uint64_t	file:
size	tests/camera_test/camera_plane.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/etnaviv/write_bmp.c	/^	unsigned int size;$/;"	m	struct:bmp_header	typeref:typename:unsigned int	file:
size	tests/etnaviv/write_bmp.c	/^	unsigned int size;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
size	tests/kms/libkms-test.h	/^	size_t size;$/;"	m	struct:kms_framebuffer	typeref:typename:size_t
size	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t size;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
size	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t size;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
size	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t size;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
size	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint32_t size;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
size	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint64_t size; \/\/ size of mapping$/;"	m	struct:dumb_framebuffer	typeref:typename:uint64_t	file:
size	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t size;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
size	tests/modeset/modeset.c	/^	uint32_t size;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
size	tests/modesetting/modesetting.c	/^	uint64_t size; \/\/ size of mapping$/;"	m	struct:dumb_framebuffer	typeref:typename:uint64_t	file:
size	tests/modetest/buffers.c	/^	size_t size;$/;"	m	struct:bo	typeref:typename:size_t	file:
size	tests/radeon/rbo.h	/^    unsigned            size;$/;"	m	struct:rbo	typeref:typename:unsigned
size	xf86drm.h	/^	drmSize size;$/;"	m	struct:_drmRegion	typeref:typename:drmSize
size	xf86drm.h	/^	int size; \/**< Size in bytes *\/$/;"	m	struct:_drmBufDesc	typeref:typename:int
size_addr	include/drm/vmwgfx_drm.h	/^	__u64 size_addr;$/;"	m	struct:drm_vmw_surface_create_req	typeref:typename:__u64
size_items	xf86drmMode.c	/^	uint32_t size_items;$/;"	m	struct:_drmModeAtomicReq	typeref:typename:uint32_t	file:
size_local	amdgpu/amdgpu.h	/^	uint64_t size_local;$/;"	m	struct:amdgpu_buffer_size_alignments	typeref:typename:uint64_t
size_metadata	amdgpu/amdgpu.h	/^	uint32_t size_metadata;$/;"	m	struct:amdgpu_bo_metadata	typeref:typename:uint32_t
size_remote	amdgpu/amdgpu.h	/^	uint64_t size_remote;$/;"	m	struct:amdgpu_buffer_size_alignments	typeref:typename:uint64_t
sizebytes	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sizebytes;$/;"	m	struct:kgsl_device_getproperty	typeref:typename:unsigned int
sizedwords	freedreno/kgsl/msm_kgsl.h	/^	unsigned int sizedwords;$/;"	m	struct:kgsl_ibdesc	typeref:typename:unsigned int
skip	include/drm/savage_drm.h	/^		unsigned short skip;	\/* vertex format (skip flags) *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90408	typeref:typename:unsigned short
skip	include/drm/savage_drm.h	/^		unsigned short skip;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90508	typeref:typename:unsigned short
slice_mask	include/drm/i915_drm.h	/^	__u64 slice_mask;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u64
slice_size	radeon/radeon_surface.h	/^    uint64_t                    slice_size;$/;"	m	struct:radeon_surface_level	typeref:typename:uint64_t
softpin_target	intel/intel_bufmgr_gem.c	/^	drm_intel_bo **softpin_target;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:drm_intel_bo **	file:
softpin_target_count	intel/intel_bufmgr_gem.c	/^	int softpin_target_count;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
softpin_target_size	intel/intel_bufmgr_gem.c	/^	int softpin_target_size;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
soptimestamp	freedreno/kgsl/msm_kgsl.h	/^	volatile unsigned int soptimestamp;$/;"	m	struct:kgsl_devmemstore	typeref:typename:volatile unsigned int
sort_req_list	xf86drmMode.c	/^static int sort_req_list(const void *misc, const void *other)$/;"	f	typeref:typename:int	file:
source	nouveau/nvif/if0002.h	/^	__u32 source;$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u32
source	nouveau/nvif/if0003.h	/^		__u64 source[4][8];$/;"	m	struct:nvif_perfdom_v0::__anonbddf1a210108	typeref:typename:__u64[4][8]
source_nr	nouveau/nvif/if0002.h	/^	__u8  source_nr;$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:__u8
source_pitch	include/drm/mga_drm.h	/^	int source_pitch, dest_pitch;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
space_accounted	radeon/radeon_bo_int.h	/^    uint32_t                    space_accounted;$/;"	m	struct:radeon_bo_int	typeref:typename:uint32_t
space_flush_data	radeon/radeon_cs_int.h	/^    void                        *space_flush_data;$/;"	m	struct:radeon_cs_int	typeref:typename:void *
space_flush_fn	radeon/radeon_cs_int.h	/^    void                        (*space_flush_fn)(void *);$/;"	m	struct:radeon_cs_int	typeref:typename:void (*)(void *)
span_offset	include/drm/r128_drm.h	/^	unsigned int span_offset;$/;"	m	struct:drm_r128_init	typeref:typename:unsigned int
src	include/drm/vmwgfx_drm.h	/^	struct drm_vmw_rect src;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:struct:drm_vmw_rect
src_h	include/drm/drm_mode.h	/^	__u32 src_h;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
src_handle	include/drm/drm.h	/^	__u32 src_handle;$/;"	m	struct:drm_syncobj_transfer	typeref:typename:__u32
src_handle	include/drm/qxl_drm.h	/^	__u32 src_handle; \/* dest handle to compute address from *\/$/;"	m	struct:drm_qxl_reloc	typeref:typename:__u32
src_height	include/drm/i915_drm.h	/^	__u16 src_height;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
src_offset	include/drm/qxl_drm.h	/^	__u64 src_offset; \/* offset into src_handle or src buffer *\/$/;"	m	struct:drm_qxl_reloc	typeref:typename:__u64
src_pitch	include/drm/mga_drm.h	/^	int src_pitch, dst_pitch;$/;"	m	struct:_drm_mga_blit	typeref:typename:int
src_point	include/drm/drm.h	/^	__u64 src_point;$/;"	m	struct:drm_syncobj_transfer	typeref:typename:__u64
src_pre_multiply	exynos/exynos_fimg2d.h	/^		unsigned int src_pre_multiply:1;$/;"	m	struct:g2d_bitblt_cmd_val::__anoncf24962e0308	typeref:typename:unsigned int:1
src_scan_height	include/drm/i915_drm.h	/^	__u16 src_scan_height;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
src_scan_width	include/drm/i915_drm.h	/^	__u16 src_scan_width;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
src_w	include/drm/drm_mode.h	/^	__u32 src_w;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
src_width	include/drm/i915_drm.h	/^	__u16 src_width;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
src_x	include/drm/drm_mode.h	/^	__u32 src_x;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
src_y	include/drm/drm_mode.h	/^	__u32 src_y;$/;"	m	struct:drm_mode_set_plane	typeref:typename:__u32
srcorg	include/drm/mga_drm.h	/^	unsigned int srcorg;$/;"	m	struct:_drm_mga_blit	typeref:typename:unsigned int
stamp	include/drm/drm_sarea.h	/^	unsigned int stamp;$/;"	m	struct:drm_sarea_drawable	typeref:typename:unsigned int
start	freedreno/freedreno_ringbuffer.h	/^	uint32_t *cur, *end, *start, *last_start;$/;"	m	struct:fd_ringbuffer	typeref:typename:uint32_t *
start	include/drm/i915_drm.h	/^	int start;		\/* agp offset *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:typename:int
start	include/drm/i915_drm.h	/^	int start;$/;"	m	struct:drm_i915_mem_init_heap	typeref:typename:int
start	include/drm/mga_drm.h	/^	unsigned int start;$/;"	m	struct:drm_mga_indices	typeref:typename:unsigned int
start	include/drm/r128_drm.h	/^	int start;$/;"	m	struct:drm_r128_indices	typeref:typename:int
start	include/drm/r128_drm.h	/^	int start;$/;"	m	struct:drm_r128_indirect	typeref:typename:int
start	include/drm/radeon_drm.h	/^	int start;$/;"	m	struct:drm_radeon_indices	typeref:typename:int
start	include/drm/radeon_drm.h	/^	int start;$/;"	m	struct:drm_radeon_indirect	typeref:typename:int
start	include/drm/radeon_drm.h	/^	int start;$/;"	m	struct:drm_radeon_mem_init_heap	typeref:typename:int
start	include/drm/radeon_drm.h	/^	unsigned int start;$/;"	m	struct:__anona03735db1708	typeref:typename:unsigned int
start	include/drm/savage_drm.h	/^		unsigned short start;	\/* first register *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90308	typeref:typename:unsigned short
start	include/drm/savage_drm.h	/^		unsigned short start;	\/* first vertex in DMA\/vertex buffer *\/$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90408	typeref:typename:unsigned short
start	tests/camera_test/v4l2_test.c	/^	void *start;$/;"	m	struct:buffer	typeref:typename:void *	file:
start	tests/etnaviv/write_bmp.c	/^	unsigned int start;$/;"	m	struct:bmp_header	typeref:typename:unsigned int	file:
start	tests/modetest/modetest.c	/^	struct timeval start;$/;"	m	struct:pipe_arg	typeref:struct:timeval	file:
start	tests/vbltest/vbltest.c	/^	struct timeval start;$/;"	m	struct:vbl_info	typeref:struct:timeval	file:
start_bin	include/drm/vc4_drm.h	/^	__u32 start_bin, start_render;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
start_render	include/drm/vc4_drm.h	/^	__u32 start_bin, start_render;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
stat_t	xf86drm.c	/^#define stat_t /;"	d	file:
state	include/drm/amdgpu_drm.h	/^		} state;$/;"	m	union:drm_amdgpu_ctx_out	typeref:struct:drm_amdgpu_ctx_out::__anon9078e1a00208
state	include/drm/radeon_drm.h	/^	drm_radeon_state_t *state;$/;"	m	struct:drm_radeon_vertex2	typeref:typename:drm_radeon_state_t *
state	include/drm/savage_drm.h	/^	} state;		\/* SAVAGE_CMD_STATE *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon311c39b90308
state	tests/ttmtest/src/ttmtest.c	/^    state;$/;"	m	struct:__anonfe3d8fa80108	typeref:enum:__anonfe3d8fa80108::__anonfe3d8fa80203	file:
state_base_out	intel/intel_decode.c	/^state_base_out(struct drm_intel_decode *ctx, unsigned int index,$/;"	f	typeref:typename:void	file:
state_max_out	intel/intel_decode.c	/^state_max_out(struct drm_intel_decode *ctx, unsigned int index,$/;"	f	typeref:typename:void	file:
stateidx	include/drm/radeon_drm.h	/^	unsigned int stateidx:8;$/;"	m	struct:__anona03735db1708	typeref:typename:unsigned int:8
status	include/drm/amdgpu_drm.h	/^	__u32 status;$/;"	m	struct:drm_amdgpu_gem_wait_idle_out	typeref:typename:__u32
status	include/drm/amdgpu_drm.h	/^	__u32 status;$/;"	m	struct:drm_amdgpu_wait_fences_out	typeref:typename:__u32
status	include/drm/amdgpu_drm.h	/^	__u64 status;$/;"	m	struct:drm_amdgpu_wait_cs_out	typeref:typename:__u64
status	include/drm/mga_drm.h	/^	unsigned int status[4];$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int[4]
status_offset	include/drm/mga_drm.h	/^	unsigned long status_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
status_offset	include/drm/savage_drm.h	/^	unsigned long status_offset;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned long
sten_ref_mask_c	include/drm/r128_drm.h	/^	unsigned int sten_ref_mask_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
stencil	include/drm/mga_drm.h	/^	unsigned int stencil;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
stencil_level	radeon/radeon_surface.h	/^    struct radeon_surface_level stencil_level[RADEON_SURF_MAX_LEVEL];$/;"	m	struct:radeon_surface	typeref:struct:radeon_surface_level[]
stencil_offset	radeon/radeon_surface.h	/^    uint64_t                    stencil_offset;$/;"	m	struct:radeon_surface	typeref:typename:uint64_t
stencil_tile_split	radeon/radeon_surface.h	/^    uint32_t                    stencil_tile_split;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
stencil_tiling_index	radeon/radeon_surface.h	/^    uint32_t                    stencil_tiling_index[RADEON_SURF_MAX_LEVEL];$/;"	m	struct:radeon_surface	typeref:typename:uint32_t[]
stencilctl	include/drm/mga_drm.h	/^	unsigned int stencilctl;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
steps	tests/modetest/cursor.c	/^static const struct cursor_step steps[] = {$/;"	v	typeref:typename:const struct cursor_step[]	file:
stop	tests/exynos/exynos_fimg2d_event.c	/^	unsigned int stop;$/;"	m	struct:threaddata	typeref:typename:unsigned int	file:
stream	etnaviv/etnaviv_drm.h	/^	__u64 stream;         \/* in, ptr to cmdstream *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u64
stream_id	include/drm/vmwgfx_drm.h	/^	__u32 stream_id;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
stream_id	include/drm/vmwgfx_drm.h	/^	__u32 stream_id;$/;"	m	struct:drm_vmw_stream_arg	typeref:typename:__u32
stream_size	etnaviv/etnaviv_drm.h	/^	__u32 stream_size;    \/* in, cmdstream size *\/$/;"	m	struct:drm_etnaviv_gem_submit	typeref:typename:__u32
stress_thread	tests/amdgpu/deadlock_tests.c	/^static pthread_t stress_thread;$/;"	v	typeref:typename:pthread_t	file:
stride	android/gralloc_handle.h	/^	uint32_t stride; \/* the stride in bytes *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
stride	exynos/exynos_fimg2d.h	/^	unsigned int			stride;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
stride	include/drm/i915_drm.h	/^	__u32 stride;$/;"	m	struct:drm_i915_gem_set_tiling	typeref:typename:__u32
stride	include/drm/nouveau_drm.h	/^	__u64 stride;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
stride	include/drm/qxl_drm.h	/^	__s32 stride;$/;"	m	struct:drm_qxl_alloc_surf	typeref:typename:__s32
stride	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0408	typeref:typename:unsigned char
stride	include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anona03735db010a::__anona03735db0508	typeref:typename:unsigned char
stride	include/drm/virtgpu_drm.h	/^	__u32 stride;      \/* validate transfer in the host *\/$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
stride	include/drm/virtgpu_drm.h	/^	__u32 stride;$/;"	m	struct:drm_virtgpu_resource_info	typeref:typename:__u32
stride	intel/intel_bufmgr_gem.c	/^	unsigned long stride;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:unsigned long	file:
stride	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t stride;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
stride	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t stride;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
stride	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t stride;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
stride	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t stride;$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
stride	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t stride;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
stride	tests/modeset/modeset.c	/^	uint32_t stride;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
stride	tests/modesetting/modesetting.c	/^	uint32_t stride;$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
stride_UV	include/drm/i915_drm.h	/^	__u16 stride_UV;$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
stride_Y	include/drm/i915_drm.h	/^	__u16 stride_Y; \/* stride for packed formats *\/$/;"	m	struct:drm_intel_overlay_put_image	typeref:typename:__u16
strtstp_sleepwake	freedreno/kgsl/msm_kgsl.h	/^	bool strtstp_sleepwake;$/;"	m	struct:kgsl_device_platform_data	typeref:typename:bool
sub_block_index	tests/amdgpu/ras_tests.c	/^	uint32_t sub_block_index;$/;"	m	struct:ras_common_if	typeref:typename:uint32_t	file:
suballoc_ring	freedreno/msm/msm_priv.h	/^	struct fd_ringbuffer *suballoc_ring;$/;"	m	struct:msm_pipe	typeref:struct:fd_ringbuffer *
subchan	include/drm/nouveau_drm.h	/^	} subchan[8];$/;"	m	struct:drm_nouveau_channel_alloc	typeref:struct:drm_nouveau_channel_alloc::__anon3b7632c50108[8]
subdevice_id	xf86drm.c	/^	uint16_t subdevice_id;$/;"	m	struct:drm_pciinfo	typeref:typename:uint16_t	file:
subdevice_id	xf86drm.h	/^	uint16_t subdevice_id;$/;"	m	struct:_drmPciDeviceInfo	typeref:typename:uint16_t
submit	etnaviv/etnaviv_priv.h	/^	} submit;$/;"	m	struct:etna_cmd_stream_priv	typeref:struct:etna_cmd_stream_priv::__anona7759b040108
submit	freedreno/msm/msm_ringbuffer.c	/^	} submit;$/;"	m	struct:msm_ringbuffer	typeref:struct:msm_ringbuffer::__anond3da11510108	file:
submit	tests/amdgpu/cs_tests.c	/^static int submit(unsigned ndw, unsigned ip)$/;"	f	typeref:typename:int	file:
submit	tests/amdgpu/uvd_enc_tests.c	/^static int submit(unsigned ndw, unsigned ip)$/;"	f	typeref:typename:int	file:
submit	tests/amdgpu/vce_tests.c	/^static int submit(unsigned ndw, unsigned ip)$/;"	f	typeref:typename:int	file:
submit	tests/amdgpu/vcn_tests.c	/^static int submit(unsigned ndw, unsigned ip)$/;"	f	typeref:typename:int	file:
submit_idx	include/drm/msm_drm.h	/^	__u32 submit_idx;     \/* in, index of submit_bo cmdstream buffer *\/$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u32
submit_list	freedreno/kgsl/kgsl_priv.h	/^	struct list_head submit_list;$/;"	m	struct:kgsl_pipe	typeref:struct:list_head
submit_offset	etnaviv/etnaviv_drm.h	/^	__u32 submit_offset;  \/* in, offset from submit_bo *\/$/;"	m	struct:drm_etnaviv_gem_submit_reloc	typeref:typename:__u32
submit_offset	include/drm/msm_drm.h	/^	__u32 submit_offset;  \/* in, offset from submit_bo *\/$/;"	m	struct:drm_msm_gem_submit_reloc	typeref:typename:__u32
submit_offset	include/drm/msm_drm.h	/^	__u32 submit_offset;  \/* in, offset into submit_bo *\/$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u32
subpixel	include/drm/drm_mode.h	/^	__u32 subpixel;$/;"	m	struct:drm_mode_get_connector	typeref:typename:__u32
subpixel	xf86drmMode.h	/^	drmModeSubPixel subpixel;$/;"	m	struct:_drmModeConnector	typeref:typename:drmModeSubPixel
subslice_mask	include/drm/i915_drm.h	/^	__u64 subslice_mask;$/;"	m	struct:drm_i915_gem_context_param_sseu	typeref:typename:__u64
subslice_offset	include/drm/i915_drm.h	/^	__u16 subslice_offset;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
subslice_stride	include/drm/i915_drm.h	/^	__u16 subslice_stride;$/;"	m	struct:drm_i915_query_topology_info	typeref:typename:__u16
subtype	intel/intel_bufmgr.h	/^	uint32_t subtype;$/;"	m	struct:_drm_intel_aub_annotation	typeref:typename:uint32_t
subvendor_id	xf86drm.c	/^	uint16_t subvendor_id;$/;"	m	struct:drm_pciinfo	typeref:typename:uint16_t	file:
subvendor_id	xf86drm.h	/^	uint16_t subvendor_id;$/;"	m	struct:_drmPciDeviceInfo	typeref:typename:uint16_t
suffix0	include/drm/nouveau_drm.h	/^	__u32 suffix0;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u32
suffix0	nouveau/pushbuf.c	/^	uint32_t suffix0;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:uint32_t	file:
suffix1	include/drm/nouveau_drm.h	/^	__u32 suffix1;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u32
suffix1	nouveau/pushbuf.c	/^	uint32_t suffix1;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:uint32_t	file:
suite_basic_tests_clean	tests/amdgpu/basic_tests.c	/^int suite_basic_tests_clean(void)$/;"	f	typeref:typename:int
suite_basic_tests_init	tests/amdgpu/basic_tests.c	/^int suite_basic_tests_init(void)$/;"	f	typeref:typename:int
suite_bo_tests_clean	tests/amdgpu/bo_tests.c	/^int suite_bo_tests_clean(void)$/;"	f	typeref:typename:int
suite_bo_tests_init	tests/amdgpu/bo_tests.c	/^int suite_bo_tests_init(void)$/;"	f	typeref:typename:int
suite_cs_tests_clean	tests/amdgpu/cs_tests.c	/^int suite_cs_tests_clean(void)$/;"	f	typeref:typename:int
suite_cs_tests_enable	tests/amdgpu/cs_tests.c	/^CU_BOOL suite_cs_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_cs_tests_init	tests/amdgpu/cs_tests.c	/^int suite_cs_tests_init(void)$/;"	f	typeref:typename:int
suite_deadlock_tests_clean	tests/amdgpu/deadlock_tests.c	/^int suite_deadlock_tests_clean(void)$/;"	f	typeref:typename:int
suite_deadlock_tests_enable	tests/amdgpu/deadlock_tests.c	/^CU_BOOL suite_deadlock_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_deadlock_tests_init	tests/amdgpu/deadlock_tests.c	/^int suite_deadlock_tests_init(void)$/;"	f	typeref:typename:int
suite_ras_tests_clean	tests/amdgpu/ras_tests.c	/^int suite_ras_tests_clean(void)$/;"	f	typeref:typename:int
suite_ras_tests_enable	tests/amdgpu/ras_tests.c	/^CU_BOOL suite_ras_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_ras_tests_init	tests/amdgpu/ras_tests.c	/^int suite_ras_tests_init(void)$/;"	f	typeref:typename:int
suite_syncobj_timeline_tests_clean	tests/amdgpu/syncobj_tests.c	/^int suite_syncobj_timeline_tests_clean(void)$/;"	f	typeref:typename:int
suite_syncobj_timeline_tests_enable	tests/amdgpu/syncobj_tests.c	/^CU_BOOL suite_syncobj_timeline_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_syncobj_timeline_tests_init	tests/amdgpu/syncobj_tests.c	/^int suite_syncobj_timeline_tests_init(void)$/;"	f	typeref:typename:int
suite_uvd_enc_tests_clean	tests/amdgpu/uvd_enc_tests.c	/^int suite_uvd_enc_tests_clean(void)$/;"	f	typeref:typename:int
suite_uvd_enc_tests_enable	tests/amdgpu/uvd_enc_tests.c	/^CU_BOOL suite_uvd_enc_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_uvd_enc_tests_init	tests/amdgpu/uvd_enc_tests.c	/^int suite_uvd_enc_tests_init(void)$/;"	f	typeref:typename:int
suite_vce_tests_clean	tests/amdgpu/vce_tests.c	/^int suite_vce_tests_clean(void)$/;"	f	typeref:typename:int
suite_vce_tests_enable	tests/amdgpu/vce_tests.c	/^CU_BOOL suite_vce_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_vce_tests_init	tests/amdgpu/vce_tests.c	/^int suite_vce_tests_init(void)$/;"	f	typeref:typename:int
suite_vcn_tests_clean	tests/amdgpu/vcn_tests.c	/^int suite_vcn_tests_clean(void)$/;"	f	typeref:typename:int
suite_vcn_tests_enable	tests/amdgpu/vcn_tests.c	/^CU_BOOL suite_vcn_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_vcn_tests_init	tests/amdgpu/vcn_tests.c	/^int suite_vcn_tests_init(void)$/;"	f	typeref:typename:int
suite_vm_tests_clean	tests/amdgpu/vm_tests.c	/^int suite_vm_tests_clean(void)$/;"	f	typeref:typename:int
suite_vm_tests_enable	tests/amdgpu/vm_tests.c	/^CU_BOOL suite_vm_tests_enable(void)$/;"	f	typeref:typename:CU_BOOL
suite_vm_tests_init	tests/amdgpu/vm_tests.c	/^int suite_vm_tests_init(void)$/;"	f	typeref:typename:int
suites	tests/amdgpu/amdgpu_test.c	/^static CU_SuiteInfo suites[] = {$/;"	v	typeref:typename:CU_SuiteInfo[]	file:
suites_active_stat	tests/amdgpu/amdgpu_test.c	/^static Suites_Active_Status suites_active_stat[] = {$/;"	v	typeref:typename:Suites_Active_Status[]	file:
supported_features	tests/amdgpu/ras_tests.c	/^			uint32_t supported_features;$/;"	m	struct:amdgpu_ras_lookup_capability::__anona9103cdd020a::__anona9103cdd0308	typeref:typename:uint32_t	file:
surf_flags	nouveau/nouveau.h	/^		uint32_t surf_flags;$/;"	m	struct:nouveau_bo_config::__anon20276d900108	typeref:typename:uint32_t
surf_minify	radeon/radeon_surface.c	/^static void surf_minify(struct radeon_surface *surf,$/;"	f	typeref:typename:void	file:
surf_pitch	nouveau/nouveau.h	/^		uint32_t surf_pitch;$/;"	m	struct:nouveau_bo_config::__anon20276d900108	typeref:typename:uint32_t
surface_best	radeon/radeon_surface.c	/^    hw_best_surface_t           surface_best;$/;"	m	struct:radeon_surface_manager	typeref:typename:hw_best_surface_t	file:
surface_init	radeon/radeon_surface.c	/^    hw_init_surface_t           surface_init;$/;"	m	struct:radeon_surface_manager	typeref:typename:hw_init_surface_t	file:
svga3d_flags	include/drm/vmwgfx_drm.h	/^	__u32 svga3d_flags;$/;"	m	struct:drm_vmw_gb_surface_create_req	typeref:typename:__u32
swap_count	tests/modetest/modetest.c	/^	int swap_count;$/;"	m	struct:pipe_arg	typeref:typename:int	file:
swizzle_mode	include/drm/i915_drm.h	/^	__u32 swizzle_mode;$/;"	m	struct:drm_i915_gem_get_tiling	typeref:typename:__u32
swizzle_mode	include/drm/i915_drm.h	/^	__u32 swizzle_mode;$/;"	m	struct:drm_i915_gem_set_tiling	typeref:typename:__u32
swizzle_mode	intel/intel_bufmgr_gem.c	/^	uint32_t swizzle_mode;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:uint32_t	file:
sync	include/drm/via_drm.h	/^	drm_via_blitsync_t sync;$/;"	m	struct:drm_via_dmablit	typeref:typename:drm_via_blitsync_t
sync_accumulate	libsync.h	/^static inline int sync_accumulate(const char *name, int *fd1, int fd2)$/;"	f	typeref:typename:int
sync_handle	include/drm/via_drm.h	/^	__u32 sync_handle;$/;"	m	struct:drm_via_blitsync	typeref:typename:__u32
sync_merge	libsync.h	/^static inline int sync_merge(const char *name, int fd1, int fd2)$/;"	f	typeref:typename:int
sync_merge_data	libsync.h	/^struct sync_merge_data {$/;"	s
sync_wait	libsync.h	/^static inline int sync_wait(int fd, int timeout)$/;"	f	typeref:typename:int
syncobj_command_submission_helper	tests/amdgpu/syncobj_tests.c	/^static int syncobj_command_submission_helper(uint32_t syncobj_handle, bool$/;"	f	typeref:typename:int	file:
syncobj_handle	tests/amdgpu/syncobj_tests.c	/^	uint32_t syncobj_handle;$/;"	m	struct:syncobj_point	typeref:typename:uint32_t	file:
syncobj_in	include/drm/tegra_drm.h	/^	__u32 syncobj_in;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u32
syncobj_out	include/drm/tegra_drm.h	/^	__u32 syncobj_out;$/;"	m	struct:drm_tegra_channel_submit	typeref:typename:__u32
syncobj_point	tests/amdgpu/syncobj_tests.c	/^struct syncobj_point {$/;"	s	file:
syncobj_signal	tests/amdgpu/syncobj_tests.c	/^static void *syncobj_signal(void *data)$/;"	f	typeref:typename:void *	file:
syncobj_timeline_tests	tests/amdgpu/syncobj_tests.c	/^CU_TestInfo syncobj_timeline_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
syncobj_wait	tests/amdgpu/syncobj_tests.c	/^static void *syncobj_wait(void *data)$/;"	f	typeref:typename:void *	file:
syncpt	include/drm/tegra_drm.h	/^	__u32 syncpt;$/;"	m	struct:drm_tegra_get_syncpt_base	typeref:typename:__u32
syncpt	include/drm/tegra_drm.h	/^	__u32 syncpt;$/;"	m	struct:drm_tegra_waitchk	typeref:typename:__u32
syncpt	include/drm/tegra_drm.h	/^	struct drm_tegra_submit_syncpt syncpt;$/;"	m	struct:drm_tegra_channel_submit	typeref:struct:drm_tegra_submit_syncpt
syncpts	include/drm/tegra_drm.h	/^	__u64 syncpts;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u64
sysfs_path	tests/amdgpu/ras_tests.c	/^static char sysfs_path[1024];$/;"	v	typeref:typename:char[1024]	file:
sysfs_uevent_get	xf86drm.c	/^	sysfs_uevent_get(const char *path, const char *fmt, ...)$/;"	f	typeref:typename:char * DRM_PRINTFLIKE (2,3)	file:
sz	include/drm/i915_drm.h	/^	int sz;			\/* nr bytes in buf *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:typename:int
sz_xXF86DRIAuthConnectionReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIAuthConnectionReq	/;"	d
sz_xXF86DRICloseConnectionReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICloseConnectionReq	/;"	d
sz_xXF86DRICloseFullScreenReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICloseFullScreenReply /;"	d
sz_xXF86DRICloseFullScreenReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICloseFullScreenReq /;"	d
sz_xXF86DRICreateContextReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICreateContextReply	/;"	d
sz_xXF86DRICreateContextReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICreateContextReq	/;"	d
sz_xXF86DRICreateDrawableReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICreateDrawableReply	/;"	d
sz_xXF86DRICreateDrawableReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRICreateDrawableReq	/;"	d
sz_xXF86DRIDestroyContextReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIDestroyContextReq	/;"	d
sz_xXF86DRIDestroyDrawableReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIDestroyDrawableReq	/;"	d
sz_xXF86DRIGetClientDriverNameReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIGetClientDriverNameReply	/;"	d
sz_xXF86DRIGetClientDriverNameReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIGetClientDriverNameReq	/;"	d
sz_xXF86DRIGetDeviceInfoReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIGetDeviceInfoReply	/;"	d
sz_xXF86DRIGetDeviceInfoReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIGetDeviceInfoReq	/;"	d
sz_xXF86DRIGetDrawableInfoReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIGetDrawableInfoReply	/;"	d
sz_xXF86DRIGetDrawableInfoReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIGetDrawableInfoReq	/;"	d
sz_xXF86DRIOpenConnectionReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIOpenConnectionReply	/;"	d
sz_xXF86DRIOpenConnectionReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIOpenConnectionReq	/;"	d
sz_xXF86DRIOpenFullScreenReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIOpenFullScreenReply /;"	d
sz_xXF86DRIOpenFullScreenReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIOpenFullScreenReq /;"	d
sz_xXF86DRIQueryDirectRenderingCapableReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIQueryDirectRenderingCapableReply	/;"	d
sz_xXF86DRIQueryDirectRenderingCapableReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIQueryDirectRenderingCapableReq	/;"	d
sz_xXF86DRIQueryVersionReply	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIQueryVersionReply	/;"	d
sz_xXF86DRIQueryVersionReq	tests/ttmtest/src/xf86dristr.h	/^#define sz_xXF86DRIQueryVersionReq	/;"	d
table_lock	etnaviv/etnaviv_bo.c	/^drm_private pthread_mutex_t table_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:drm_private pthread_mutex_t
table_lock	etnaviv/etnaviv_device.c	/^static pthread_mutex_t table_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
table_lock	freedreno/freedreno_bo.c	/^drm_private pthread_mutex_t table_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:drm_private pthread_mutex_t
table_lock	freedreno/freedreno_device.c	/^static pthread_mutex_t table_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
table_lock	omap/omap_drm.c	/^static pthread_mutex_t table_lock = PTHREAD_MUTEX_INITIALIZER;$/;"	v	typeref:typename:pthread_mutex_t	file:
tagTable	xf86drm.h	/^	void *tagTable;$/;"	m	struct:drmHashEntry	typeref:typename:void *
tail	intel/intel_decode.c	/^	uint32_t head, tail;$/;"	m	struct:drm_intel_decode	typeref:typename:uint32_t	file:
tail	intel/uthash.h	/^   struct UT_hash_handle *tail; \/* tail hh in app order, for fast append    *\/$/;"	m	struct:UT_hash_table	typeref:struct:UT_hash_handle *
tail_offset	intel/intel_decode.c	/^static uint32_t tail_offset = 0xffffffff;	\/* undefined *\/$/;"	v	typeref:typename:uint32_t	file:
target	freedreno/kgsl/msm_kgsl.h	/^	enum kgsl_cmdwindow_type target;$/;"	m	struct:kgsl_cmdwindow_write	typeref:enum:kgsl_cmdwindow_type
target	include/drm/tegra_drm.h	/^	} target;$/;"	m	struct:drm_tegra_reloc	typeref:struct:drm_tegra_reloc::__anon2c02fb350208
target	include/drm/virtgpu_drm.h	/^	__u32 target;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
target_buf	intel/intel_bufmgr_fake.c	/^	drm_intel_bo *target_buf;$/;"	m	struct:fake_buffer_reloc	typeref:typename:drm_intel_bo *	file:
target_handle	include/drm/i915_drm.h	/^	__u32 target_handle;$/;"	m	struct:drm_i915_gem_relocation_entry	typeref:typename:__u32
target_offset	include/drm/tegra_drm.h	/^		__u64 target_offset;$/;"	m	struct:drm_tegra_submit_buf::__anon2c02fb350308	typeref:typename:__u64
tbl	intel/uthash.h	/^   struct UT_hash_table *tbl;$/;"	m	struct:UT_hash_handle	typeref:struct:UT_hash_table *
tcc_disabled_mask	include/drm/amdgpu_drm.h	/^	__u64 tcc_disabled_mask;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
tdualstage0	include/drm/mga_drm.h	/^	unsigned int tdualstage0;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
tdualstage1	include/drm/mga_drm.h	/^	unsigned int tdualstage1;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
terminate	tests/modeset-page-flip/modeset-page-flip.c	/^static int terminate;$/;"	v	typeref:typename:int	file:
testAGP	tests/ttmtest/src/ttmtest.c	/^testAGP(TinyDRIContext * ctx)$/;"	f	typeref:typename:void	file:
test_avail	tests/etnaviv/etnaviv_cmd_stream_test.c	/^static void test_avail()$/;"	f	typeref:typename:void	file:
test_bo	tests/kmstest/main.c	/^static int test_bo(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
test_cache	tests/etnaviv/etnaviv_bo_cache_test.c	/^static void test_cache(struct etna_device *dev)$/;"	f	typeref:typename:void	file:
test_card	tests/amdgpu/ras_tests.c	/^static int test_card;$/;"	v	typeref:typename:int	file:
test_emit	tests/etnaviv/etnaviv_cmd_stream_test.c	/^static void test_emit()$/;"	f	typeref:typename:void	file:
test_mask	tests/amdgpu/ras_tests.c	/^	struct ras_test_mask test_mask;$/;"	m	struct:amdgpu_ras_data	typeref:struct:ras_test_mask	file:
test_mask	tests/amdgpu/ras_tests.c	/^	struct ras_test_mask test_mask;$/;"	m	struct:ras_DID_test_mask	typeref:struct:ras_test_mask	file:
test_offset	tests/etnaviv/etnaviv_cmd_stream_test.c	/^static void test_offset()$/;"	f	typeref:typename:void	file:
test_page_flip	tests/modetest/modetest.c	/^static void test_page_flip(struct device *dev, struct pipe_arg *pipes,$/;"	f	typeref:typename:void	file:
test_size_rounding	tests/etnaviv/etnaviv_bo_cache_test.c	/^static void test_size_rounding(struct etna_device *dev)$/;"	f	typeref:typename:void	file:
tex	include/drm/radeon_drm.h	/^	drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS];$/;"	m	struct:__anona03735db1808	typeref:typename:drm_radeon_texture_regs_t[]
texAge	include/drm/i915_drm.h	/^	int texAge;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
texAge	include/drm/mga_drm.h	/^	unsigned int texAge[MGA_NR_TEX_HEAPS];$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int[]
texAge	include/drm/savage_drm.h	/^	unsigned int texAge[SAVAGE_NR_TEX_HEAPS];$/;"	m	struct:_drm_savage_sarea	typeref:typename:unsigned int[]
texAge	include/drm/via_drm.h	/^	int texAge;		\/* last time texture was uploaded *\/$/;"	m	struct:_drm_via_sarea	typeref:typename:int
texList	include/drm/i915_drm.h	/^	struct drm_tex_region texList[I915_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_i915_sarea	typeref:struct:drm_tex_region[]
texList	include/drm/mga_drm.h	/^	struct drm_tex_region texList[MGA_NR_TEX_HEAPS][MGA_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_mga_sarea	typeref:struct:drm_tex_region[][]
texList	include/drm/savage_drm.h	/^	struct drm_tex_region texList[SAVAGE_NR_TEX_HEAPS][SAVAGE_NR_TEX_REGIONS +$/;"	m	struct:_drm_savage_sarea	typeref:struct:drm_tex_region[][]
texList	include/drm/via_drm.h	/^	drm_via_tex_region_t texList[VIA_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_via_sarea	typeref:typename:drm_via_tex_region_t[]
tex_age	include/drm/mach64_drm.h	/^	unsigned int tex_age[MACH64_NR_TEX_HEAPS];$/;"	m	struct:drm_mach64_sarea	typeref:typename:unsigned int[]
tex_age	include/drm/r128_drm.h	/^	unsigned int tex_age[R128_NR_TEX_HEAPS];$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int[]
tex_age	include/drm/radeon_drm.h	/^	unsigned int tex_age[RADEON_NR_TEX_HEAPS];$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int[]
tex_border_color	include/drm/r128_drm.h	/^	unsigned int tex_border_color;$/;"	m	struct:__anon7d0121cf0208	typeref:typename:unsigned int
tex_cntl	include/drm/mach64_drm.h	/^	unsigned int tex_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
tex_cntl	include/drm/r128_drm.h	/^	unsigned int tex_cntl;$/;"	m	struct:__anon7d0121cf0208	typeref:typename:unsigned int
tex_cntl_c	include/drm/r128_drm.h	/^	unsigned int tex_cntl_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
tex_combine_cntl	include/drm/r128_drm.h	/^	unsigned int tex_combine_cntl;$/;"	m	struct:__anon7d0121cf0208	typeref:typename:unsigned int
tex_handle	include/drm/i915_drm.h	/^	drm_handle_t tex_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:drm_handle_t
tex_list	include/drm/mach64_drm.h	/^	struct drm_tex_region tex_list[MACH64_NR_TEX_HEAPS][MACH64_NR_TEX_REGIONS +$/;"	m	struct:drm_mach64_sarea	typeref:struct:drm_tex_region[][]
tex_list	include/drm/r128_drm.h	/^	struct drm_tex_region tex_list[R128_NR_TEX_HEAPS][R128_NR_TEX_REGIONS + 1];$/;"	m	struct:drm_r128_sarea	typeref:struct:drm_tex_region[][]
tex_list	include/drm/radeon_drm.h	/^	struct drm_tex_region tex_list[RADEON_NR_TEX_HEAPS][RADEON_NR_TEX_REGIONS +$/;"	m	struct:__anona03735db1908	typeref:struct:drm_tex_region[][]
tex_offset	include/drm/i915_drm.h	/^	int tex_offset;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
tex_offset	include/drm/mach64_drm.h	/^	unsigned int tex_offset;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
tex_offset	include/drm/r128_drm.h	/^	unsigned int tex_offset[R128_MAX_TEXTURE_LEVELS];$/;"	m	struct:__anon7d0121cf0208	typeref:typename:unsigned int[]
tex_size	include/drm/i915_drm.h	/^	int tex_size;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
tex_size_pitch	include/drm/mach64_drm.h	/^	unsigned int tex_size_pitch;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
tex_size_pitch	include/drm/r128_drm.h	/^	unsigned int tex_size_pitch;$/;"	m	struct:__anon7d0121cf0208	typeref:typename:unsigned int
tex_size_pitch_c	include/drm/r128_drm.h	/^	unsigned int tex_size_pitch_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
tex_state	include/drm/mga_drm.h	/^	drm_mga_texture_regs_t tex_state[2];$/;"	m	struct:_drm_mga_sarea	typeref:typename:drm_mga_texture_regs_t[2]
tex_state	include/drm/r128_drm.h	/^	drm_r128_texture_regs_t tex_state[R128_MAX_TEXTURE_UNITS];$/;"	m	struct:drm_r128_sarea	typeref:typename:drm_r128_texture_regs_t[]
tex_state	include/drm/radeon_drm.h	/^	drm_radeon_texture_regs_t tex_state[RADEON_MAX_TEXTURE_UNITS];$/;"	m	struct:__anona03735db1908	typeref:typename:drm_radeon_texture_regs_t[]
texbordercol	include/drm/mga_drm.h	/^	unsigned int texbordercol;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texctl	include/drm/mga_drm.h	/^	unsigned int texctl;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texctl2	include/drm/mga_drm.h	/^	unsigned int texctl2;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texfilter	include/drm/mga_drm.h	/^	unsigned int texfilter;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texheight	include/drm/mga_drm.h	/^	unsigned int texheight;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texorg	include/drm/mga_drm.h	/^	unsigned int texorg;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texorg1	include/drm/mga_drm.h	/^	unsigned int texorg1;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texorg2	include/drm/mga_drm.h	/^	unsigned int texorg2;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texorg3	include/drm/mga_drm.h	/^	unsigned int texorg3;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texorg4	include/drm/mga_drm.h	/^	unsigned int texorg4;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
texture_clr_cmp_clr_c	include/drm/r128_drm.h	/^	unsigned int texture_clr_cmp_clr_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
texture_clr_cmp_msk_c	include/drm/r128_drm.h	/^	unsigned int texture_clr_cmp_msk_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
texture_handle	include/drm/mga_drm.h	/^	unsigned long texture_handle; \/**< Handle used to map AGP textures. *\/$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:unsigned long
texture_offset	include/drm/mga_drm.h	/^	unsigned int texture_offset[MGA_NR_TEX_HEAPS];$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int[]
texture_offset	include/drm/savage_drm.h	/^	unsigned int texture_offset;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
texture_size	include/drm/mga_drm.h	/^	__u32 texture_size;	      \/**< Size of the AGP texture region. *\/$/;"	m	struct:drm_mga_dma_bootstrap	typeref:typename:__u32
texture_size	include/drm/mga_drm.h	/^	unsigned int texture_size[MGA_NR_TEX_HEAPS];$/;"	m	struct:drm_mga_init	typeref:typename:unsigned int[]
texture_size	include/drm/savage_drm.h	/^	unsigned int texture_size;$/;"	m	struct:drm_savage_init	typeref:typename:unsigned int
texwidth	include/drm/mga_drm.h	/^	unsigned int texwidth;$/;"	m	struct:__anon65e025970308	typeref:typename:unsigned int
thead	nouveau/nouveau.h	/^	struct nouveau_list thead;$/;"	m	struct:nouveau_bufref	typeref:struct:nouveau_list
thrashing	intel/intel_bufmgr_fake.c	/^	int thrashing;$/;"	m	struct:_bufmgr_fake	typeref:typename:int	file:
threaddata	tests/exynos/exynos_fimg2d_event.c	/^struct threaddata {$/;"	s	file:
threadfunc	tests/exynos/exynos_fimg2d_event.c	/^static void* threadfunc(void *arg) {$/;"	f	typeref:typename:void *	file:
thresh	include/drm/tegra_drm.h	/^	__u32 thresh;$/;"	m	struct:drm_tegra_syncpt_wait	typeref:typename:__u32
thresh	include/drm/tegra_drm.h	/^	__u32 thresh;$/;"	m	struct:drm_tegra_waitchk	typeref:typename:__u32
threshold	include/drm/tegra_drm.h	/^	__u32 threshold;$/;"	m	struct:drm_tegra_syncpoint_wait	typeref:typename:__u32
throttle_us	include/drm/vmwgfx_drm.h	/^	__u32 throttle_us;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u32
tile_flags	include/drm/nouveau_drm.h	/^	__u32 tile_flags;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u32
tile_mode	include/drm/nouveau_drm.h	/^	__u32 tile_mode;$/;"	m	struct:drm_nouveau_gem_info	typeref:typename:__u32
tile_mode	nouveau/nouveau.h	/^		uint32_t tile_mode;$/;"	m	struct:nouveau_bo_config::__anon20276d900208	typeref:typename:uint32_t
tile_mode	nouveau/nouveau.h	/^		uint32_t tile_mode;$/;"	m	struct:nouveau_bo_config::__anon20276d900308	typeref:typename:uint32_t
tile_mode_array	radeon/radeon_surface.c	/^    uint32_t                        tile_mode_array[32];$/;"	m	struct:radeon_hw_info	typeref:typename:uint32_t[32]	file:
tile_split	radeon/radeon_surface.h	/^    uint32_t                    tile_split;$/;"	m	struct:radeon_surface	typeref:typename:uint32_t
tiled	omap/omap_drm.h	/^	} tiled;		\/* (for tiled formats) *\/$/;"	m	union:omap_gem_size	typeref:struct:omap_gem_size::__anon09e055a60108
tiling_enabled	include/drm/radeon_drm.h	/^	int tiling_enabled;	\/* set by drm, read by 2d + 3d clients *\/$/;"	m	struct:__anona03735db1908	typeref:typename:int
tiling_flags	include/drm/radeon_drm.h	/^	__u32	tiling_flags;$/;"	m	struct:drm_radeon_gem_get_tiling	typeref:typename:__u32
tiling_flags	include/drm/radeon_drm.h	/^	__u32	tiling_flags;$/;"	m	struct:drm_radeon_gem_set_tiling	typeref:typename:__u32
tiling_index	radeon/radeon_surface.h	/^    uint32_t                    tiling_index[RADEON_SURF_MAX_LEVEL];$/;"	m	struct:radeon_surface	typeref:typename:uint32_t[]
tiling_info	amdgpu/amdgpu.h	/^	uint64_t tiling_info;$/;"	m	struct:amdgpu_bo_metadata	typeref:typename:uint64_t
tiling_info	include/drm/amdgpu_drm.h	/^		__u64	tiling_info;$/;"	m	struct:drm_amdgpu_gem_metadata::__anon9078e1a00408	typeref:typename:__u64
tiling_mode	include/drm/i915_drm.h	/^	__u32 tiling_mode;$/;"	m	struct:drm_i915_gem_get_tiling	typeref:typename:__u32
tiling_mode	include/drm/i915_drm.h	/^	__u32 tiling_mode;$/;"	m	struct:drm_i915_gem_set_tiling	typeref:typename:__u32
tiling_mode	intel/intel_bufmgr_gem.c	/^	uint32_t tiling_mode;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:uint32_t	file:
time	etnaviv/etnaviv_priv.h	/^	time_t time;$/;"	m	struct:etna_bo_cache	typeref:typename:time_t
time	freedreno/freedreno_priv.h	/^	time_t time;$/;"	m	struct:fd_bo_cache	typeref:typename:time_t
time	intel/intel_bufmgr_gem.c	/^	time_t time;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:time_t	file:
time	nouveau/nvif/cl0080.h	/^	__u64 time;$/;"	m	struct:nv_device_time_v0	typeref:typename:__u64
time_diff	tests/ttmtest/src/ttmtest.c	/^time_diff(unsigned t, unsigned t2)$/;"	f	typeref:typename:unsigned	file:
time_ns	include/drm/drm.h	/^	__s64			time_ns;$/;"	m	struct:drm_event_crtc_sequence	typeref:typename:__s64
timeout	etnaviv/etnaviv_drm.h	/^	struct drm_etnaviv_timespec timeout;	\/* in *\/$/;"	m	struct:drm_etnaviv_gem_wait	typeref:struct:drm_etnaviv_timespec
timeout	etnaviv/etnaviv_drm.h	/^	struct drm_etnaviv_timespec timeout;   \/* in *\/$/;"	m	struct:drm_etnaviv_gem_cpu_prep	typeref:struct:drm_etnaviv_timespec
timeout	etnaviv/etnaviv_drm.h	/^	struct drm_etnaviv_timespec timeout;   \/* in *\/$/;"	m	struct:drm_etnaviv_wait_fence	typeref:struct:drm_etnaviv_timespec
timeout	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timeout;$/;"	m	struct:kgsl_device_waittimestamp	typeref:typename:unsigned int
timeout	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timeout;$/;"	m	struct:kgsl_device_waittimestamp_ctxtid	typeref:typename:unsigned int
timeout	include/drm/amdgpu_drm.h	/^	__u64 timeout;$/;"	m	struct:drm_amdgpu_gem_wait_idle_in	typeref:typename:__u64
timeout	include/drm/amdgpu_drm.h	/^	__u64 timeout;$/;"	m	struct:drm_amdgpu_wait_cs_in	typeref:typename:__u64
timeout	include/drm/msm_drm.h	/^	struct drm_msm_timespec timeout;   \/* in *\/$/;"	m	struct:drm_msm_gem_cpu_prep	typeref:struct:drm_msm_timespec
timeout	include/drm/msm_drm.h	/^	struct drm_msm_timespec timeout;   \/* in *\/$/;"	m	struct:drm_msm_wait_fence	typeref:struct:drm_msm_timespec
timeout	include/drm/tegra_drm.h	/^	__u32 timeout;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
timeout	include/drm/tegra_drm.h	/^	__u32 timeout;$/;"	m	struct:drm_tegra_syncpt_wait	typeref:typename:__u32
timeout_ns	include/drm/amdgpu_drm.h	/^	__u64 timeout_ns;$/;"	m	struct:drm_amdgpu_wait_fences_in	typeref:typename:__u64
timeout_ns	include/drm/i915_drm.h	/^	__s64 timeout_ns;$/;"	m	struct:drm_i915_gem_wait	typeref:typename:__s64
timeout_ns	include/drm/tegra_drm.h	/^	__s64 timeout_ns;$/;"	m	struct:drm_tegra_syncpoint_wait	typeref:typename:__s64
timeout_ns	include/drm/vc4_drm.h	/^	__u64 timeout_ns;$/;"	m	struct:drm_vc4_wait_bo	typeref:typename:__u64
timeout_ns	include/drm/vc4_drm.h	/^	__u64 timeout_ns;$/;"	m	struct:drm_vc4_wait_seqno	typeref:typename:__u64
timeout_nsec	include/drm/drm.h	/^	__s64 timeout_nsec;$/;"	m	struct:drm_syncobj_timeline_wait	typeref:typename:__s64
timeout_nsec	include/drm/drm.h	/^	__s64 timeout_nsec;$/;"	m	struct:drm_syncobj_wait	typeref:typename:__s64
timeout_us	include/drm/vmwgfx_drm.h	/^	__u64 timeout_us;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__u64
timestamp	freedreno/kgsl/kgsl_drm.h	/^	uint32_t timestamp;	 \/* This field is a hw generated ts *\/$/;"	m	struct:drm_kgsl_gem_unlock_on_ts	typeref:typename:uint32_t
timestamp	freedreno/kgsl/kgsl_priv.h	/^	uint32_t timestamp[FD_PIPE_MAX];$/;"	m	struct:kgsl_bo	typeref:typename:uint32_t[]
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp;  \/* Timestamp to trigger event on *\/$/;"	m	struct:kgsl_timestamp_event	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp; \/*output param *\/$/;"	m	struct:kgsl_cmdstream_readtimestamp	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp; \/*output param *\/$/;"	m	struct:kgsl_cmdstream_readtimestamp_ctxtid	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp; \/*output param *\/$/;"	m	struct:kgsl_ringbuffer_issueibcmds	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp;$/;"	m	struct:kgsl_cmdstream_freememontimestamp	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp;$/;"	m	struct:kgsl_cmdstream_freememontimestamp_ctxtid	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp;$/;"	m	struct:kgsl_device_waittimestamp	typeref:typename:unsigned int
timestamp	freedreno/kgsl/msm_kgsl.h	/^	unsigned int timestamp;$/;"	m	struct:kgsl_device_waittimestamp_ctxtid	typeref:typename:unsigned int
to_bo_gem	intel/intel_bufmgr_gem.c	/^static inline drm_intel_bo_gem *to_bo_gem(drm_intel_bo *bo)$/;"	f	typeref:typename:drm_intel_bo_gem *	file:
to_fb	include/drm/via_drm.h	/^	int to_fb;$/;"	m	struct:drm_via_dmablit	typeref:typename:int
to_kgsl_bo	freedreno/kgsl/kgsl_priv.h	/^static inline struct kgsl_bo * to_kgsl_bo(struct fd_bo *x)$/;"	f	typeref:struct:kgsl_bo *
to_kgsl_device	freedreno/kgsl/kgsl_priv.h	/^static inline struct kgsl_device * to_kgsl_device(struct fd_device *x)$/;"	f	typeref:struct:kgsl_device *
to_kgsl_pipe	freedreno/kgsl/kgsl_priv.h	/^static inline struct kgsl_pipe * to_kgsl_pipe(struct fd_pipe *x)$/;"	f	typeref:struct:kgsl_pipe *
to_kgsl_ringbuffer	freedreno/kgsl/kgsl_ringbuffer.c	/^static inline struct kgsl_ringbuffer * to_kgsl_ringbuffer(struct fd_ringbuffer *x)$/;"	f	typeref:struct:kgsl_ringbuffer *	file:
to_msm_bo	freedreno/msm/msm_priv.h	/^static inline struct msm_bo * to_msm_bo(struct fd_bo *x)$/;"	f	typeref:struct:msm_bo *
to_msm_device	freedreno/msm/msm_priv.h	/^static inline struct msm_device * to_msm_device(struct fd_device *x)$/;"	f	typeref:struct:msm_device *
to_msm_pipe	freedreno/msm/msm_priv.h	/^static inline struct msm_pipe * to_msm_pipe(struct fd_pipe *x)$/;"	f	typeref:struct:msm_pipe *
to_msm_ringbuffer	freedreno/msm/msm_ringbuffer.c	/^static inline struct msm_ringbuffer * to_msm_ringbuffer(struct fd_ringbuffer *x)$/;"	f	typeref:struct:msm_ringbuffer *	file:
to_user_pointer	tests/modetest/modetest.c	/^static inline uint64_t to_user_pointer(const void *ptr)$/;"	f	typeref:typename:uint64_t	file:
token	nouveau/nvif/ioctl.h	/^	__u64 token;$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u64
token	nouveau/nvif/ioctl.h	/^	__u64 token;$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u64
top	include/drm/qxl_drm.h	/^	__u32 top;$/;"	m	struct:drm_qxl_update_area	typeref:typename:__u32
tor	include/drm/nouveau_drm.h	/^	__u32 tor;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
tor	nouveau/nouveau.h	/^	uint32_t tor;$/;"	m	struct:nouveau_bufref	typeref:typename:uint32_t
total	include/drm/drm.h	/^	int total;		       \/**< Buffer size *\/$/;"	m	struct:drm_buf_pub	typeref:typename:int
total	xf86drm.h	/^	int total; \/**< Buffer size *\/$/;"	m	struct:_drmBuf	typeref:typename:int
total_heap_size	include/drm/amdgpu_drm.h	/^	__u64 total_heap_size;$/;"	m	struct:drm_amdgpu_heap_info	typeref:typename:__u64
ts_cmp_enable	freedreno/kgsl/msm_kgsl.h	/^	volatile unsigned int ts_cmp_enable;$/;"	m	struct:kgsl_devmemstore	typeref:typename:volatile unsigned int
tt_ctxdma_handle	include/drm/nouveau_drm.h	/^	uint32_t     tt_ctxdma_handle;$/;"	m	struct:drm_nouveau_channel_alloc	typeref:typename:uint32_t
ttm_starve_kernel_private_memory	tests/radeon/radeon_ttm.c	/^static void ttm_starve_kernel_private_memory(int fd)$/;"	f	typeref:typename:void	file:
tv_nsec	etnaviv/etnaviv_drm.h	/^	__s64 tv_nsec;         \/* nanoseconds *\/$/;"	m	struct:drm_etnaviv_timespec	typeref:typename:__s64
tv_nsec	include/drm/msm_drm.h	/^	__s64 tv_nsec;         \/* nanoseconds *\/$/;"	m	struct:drm_msm_timespec	typeref:typename:__s64
tv_sec	etnaviv/etnaviv_drm.h	/^	__s64 tv_sec;          \/* seconds *\/$/;"	m	struct:drm_etnaviv_timespec	typeref:typename:__s64
tv_sec	exynos/exynos_drm.h	/^	__u32				tv_sec;$/;"	m	struct:drm_exynos_g2d_event	typeref:typename:__u32
tv_sec	include/drm/drm.h	/^	__u32 tv_sec;$/;"	m	struct:drm_event_vblank	typeref:typename:__u32
tv_sec	include/drm/msm_drm.h	/^	__s64 tv_sec;          \/* seconds *\/$/;"	m	struct:drm_msm_timespec	typeref:typename:__s64
tv_sec	include/drm/vmwgfx_drm.h	/^	__u32 tv_sec;$/;"	m	struct:drm_vmw_event_fence	typeref:typename:__u32
tv_usec	exynos/exynos_drm.h	/^	__u32				tv_usec;$/;"	m	struct:drm_exynos_g2d_event	typeref:typename:__u32
tv_usec	include/drm/drm.h	/^	__u32 tv_usec;$/;"	m	struct:drm_event_vblank	typeref:typename:__u32
tv_usec	include/drm/vmwgfx_drm.h	/^	__u32 tv_usec;$/;"	m	struct:drm_vmw_event_fence	typeref:typename:__u32
tval_sec	include/drm/drm.h	/^	long tval_sec;$/;"	m	struct:drm_wait_vblank_reply	typeref:typename:long
tval_sec	xf86drm.h	/^	long tval_sec;$/;"	m	struct:_drmVBlankReply	typeref:typename:long
tval_usec	include/drm/drm.h	/^	long tval_usec;$/;"	m	struct:drm_wait_vblank_reply	typeref:typename:long
tval_usec	xf86drm.h	/^	long tval_usec;$/;"	m	struct:_drmVBlankReply	typeref:typename:long
two_instance	tests/amdgpu/vce_tests.c	/^	bool two_instance;$/;"	m	struct:amdgpu_vce_encode	typeref:typename:bool	file:
type	freedreno/kgsl/kgsl_drm.h	/^	uint32_t type;		 \/* Which pipe to check for ts generation *\/$/;"	m	struct:drm_kgsl_gem_unlock_on_ts	typeref:typename:uint32_t
type	freedreno/kgsl/kgsl_drm.h	/^	uint32_t type;$/;"	m	struct:drm_kgsl_gem_memtype	typeref:typename:uint32_t
type	freedreno/kgsl/msm_kgsl.h	/^	int type;                \/* Type of event (see list below) *\/$/;"	m	struct:kgsl_timestamp_event	typeref:typename:int
type	freedreno/kgsl/msm_kgsl.h	/^	unsigned int type;$/;"	m	struct:kgsl_cmdstream_freememontimestamp	typeref:typename:unsigned int
type	freedreno/kgsl/msm_kgsl.h	/^	unsigned int type;$/;"	m	struct:kgsl_cmdstream_freememontimestamp_ctxtid	typeref:typename:unsigned int
type	freedreno/kgsl/msm_kgsl.h	/^	unsigned int type;$/;"	m	struct:kgsl_cmdstream_readtimestamp	typeref:typename:unsigned int
type	freedreno/kgsl/msm_kgsl.h	/^	unsigned int type;$/;"	m	struct:kgsl_cmdstream_readtimestamp_ctxtid	typeref:typename:unsigned int
type	freedreno/kgsl/msm_kgsl.h	/^	unsigned int type;$/;"	m	struct:kgsl_device_getproperty	typeref:typename:unsigned int
type	include/drm/amdgpu_drm.h	/^			__u32 type;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00a08	typeref:typename:__u32
type	include/drm/amdgpu_drm.h	/^			__u32 type;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00c08	typeref:typename:__u32
type	include/drm/amdgpu_drm.h	/^			__u32 type;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00d08	typeref:typename:__u32
type	include/drm/amdgpu_drm.h	/^			__u32 type;$/;"	m	struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00e08	typeref:typename:__u32
type	include/drm/drm.h	/^		enum drm_stat_type type;$/;"	m	struct:drm_stats::__anonc79843c30208	typeref:enum:drm_stat_type
type	include/drm/drm.h	/^	__u32 type;$/;"	m	struct:drm_event	typeref:typename:__u32
type	include/drm/drm.h	/^	enum drm_map_type type;	 \/**< Type of memory to map *\/$/;"	m	struct:drm_map	typeref:enum:drm_map_type
type	include/drm/drm.h	/^	enum drm_vblank_seq_type type;$/;"	m	struct:drm_wait_vblank_reply	typeref:enum:drm_vblank_seq_type
type	include/drm/drm.h	/^	enum drm_vblank_seq_type type;$/;"	m	struct:drm_wait_vblank_request	typeref:enum:drm_vblank_seq_type
type	include/drm/drm.h	/^	unsigned int type;$/;"	m	struct:drm_update_draw	typeref:typename:unsigned int
type	include/drm/drm.h	/^	unsigned long type;	\/**< Type of memory to allocate *\/$/;"	m	struct:drm_agp_buffer	typeref:typename:unsigned long
type	include/drm/drm_mode.h	/^	__u32 type;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u32
type	include/drm/i915_drm.h	/^	__u32 type;$/;"	m	struct:drm_i915_perf_record_header	typeref:typename:__u32
type	include/drm/msm_drm.h	/^	__u32 type;           \/* in, one of MSM_SUBMIT_CMD_x *\/$/;"	m	struct:drm_msm_gem_submit_cmd	typeref:typename:__u32
type	include/drm/qxl_drm.h	/^	__u32		type;$/;"	m	struct:drm_qxl_command	typeref:typename:__u32
type	include/drm/tegra_drm.h	/^	__u32 type;$/;"	m	struct:drm_tegra_submit_cmd	typeref:typename:__u32
type	include/drm/via_drm.h	/^	__u32 type;$/;"	m	struct:__anon56c3c8620308	typeref:typename:__u32
type	include/drm/via_drm.h	/^	via_irq_seq_type_t type;$/;"	m	struct:drm_via_wait_irq_request	typeref:typename:via_irq_seq_type_t
type	intel/intel_bufmgr.h	/^	uint32_t type;$/;"	m	struct:_drm_intel_aub_annotation	typeref:typename:uint32_t
type	nouveau/nvif/ioctl.h	/^	__u8  type;$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u8
type	nouveau/pushbuf.c	/^	uint32_t type;$/;"	m	struct:nouveau_pushbuf_priv	typeref:typename:uint32_t	file:
type	radeon/bof.h	/^	uint32_t	type;$/;"	m	struct:bof	typeref:typename:uint32_t
type	tests/amdgpu/ras_tests.c	/^	enum amdgpu_ras_error_type type;$/;"	m	struct:ras_common_if	typeref:enum:amdgpu_ras_error_type	file:
type	tests/kms/libkms-test.h	/^	uint32_t type;$/;"	m	struct:kms_screen	typeref:typename:uint32_t
type	tests/kms/libkms-test.h	/^	unsigned int type;$/;"	m	struct:kms_plane	typeref:typename:unsigned int
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0108	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0208	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0308	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0508	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0608	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0708	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0808	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon1e52787c0908	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;$/;"	m	struct:__anon1e52787c0408	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;$/;"	m	struct:__anon1e52787c0a08	typeref:typename:BYTE
type	tests/ttmtest/src/xf86dristr.h	/^    BYTE type;$/;"	m	struct:__anon1e52787c0b08	typeref:typename:BYTE
type	tests/util/kms.c	/^	unsigned int type;$/;"	m	struct:type_name	typeref:typename:unsigned int	file:
type	xf86drm.c	/^	int type;$/;"	m	struct:__anon0ab21c850108	typeref:typename:int	file:
type	xf86drm.h	/^	drmVBlankSeqType type;$/;"	m	struct:_drmVBlankReply	typeref:typename:drmVBlankSeqType
type	xf86drm.h	/^	drmVBlankSeqType type;$/;"	m	struct:_drmVBlankReq	typeref:typename:drmVBlankSeqType
type	xf86drmMode.h	/^	uint32_t type;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint32_t
type_name	tests/util/kms.c	/^struct type_name {$/;"	s	file:
u	include/drm/radeon_drm.h	/^	unsigned int u;$/;"	m	union:__anona03735db090a	typeref:typename:unsigned int
u	tests/util/pattern.c	/^	unsigned char u;$/;"	m	struct:color_yuv	typeref:typename:unsigned char	file:
ui	include/drm/radeon_drm.h	/^	unsigned int ui[5];$/;"	m	union:drm_radeon_clear_rect	typeref:typename:unsigned int[5]
uid	include/drm/drm.h	/^	unsigned long uid;	\/**< User ID *\/$/;"	m	struct:drm_client	typeref:typename:unsigned long
uint16_div_64k_to_half	tests/util/pattern.c	/^static uint16_t uint16_div_64k_to_half(uint16_t v)$/;"	f	typeref:typename:uint16_t	file:
uint32_t	intel/uthash.h	/^typedef unsigned int uint32_t;$/;"	t	typeref:typename:unsigned int
uint8_t	intel/uthash.h	/^typedef unsigned char uint8_t;$/;"	t	typeref:typename:unsigned char
umd_metadata	amdgpu/amdgpu.h	/^	uint32_t umd_metadata[64];$/;"	m	struct:amdgpu_bo_metadata	typeref:typename:uint32_t[64]
uniDRIAuthConnection	tests/ttmtest/src/xf86dri.c	/^uniDRIAuthConnection(dpy, screen, magic)$/;"	f
uniDRICheckExtension	tests/ttmtest/src/xf86dri.c	/^#define uniDRICheckExtension(/;"	d	file:
uniDRICloseConnection	tests/ttmtest/src/xf86dri.c	/^uniDRICloseConnection(dpy, screen)$/;"	f
uniDRICreateContext	tests/ttmtest/src/xf86dri.c	/^uniDRICreateContext(dpy, screen, visual, context, hHWContext)$/;"	f
uniDRICreateContextWithConfig	tests/ttmtest/src/xf86dri.c	/^uniDRICreateContextWithConfig(dpy, screen, configID, context, hHWContext)$/;"	f
uniDRICreateDrawable	tests/ttmtest/src/xf86dri.c	/^uniDRICreateDrawable(Display * ndpy, int screen,$/;"	f	typeref:typename:Bool
uniDRIDestroyContext	tests/ttmtest/src/xf86dri.c	/^uniDRIDestroyContext(Display * ndpy, int screen, XID context)$/;"	f	typeref:typename:Bool
uniDRIDestroyDrawable	tests/ttmtest/src/xf86dri.c	/^uniDRIDestroyDrawable(Display * ndpy, int screen, Drawable drawable)$/;"	f	typeref:typename:Bool
uniDRIGetClientDriverName	tests/ttmtest/src/xf86dri.c	/^uniDRIGetClientDriverName(dpy, screen, ddxDriverMajorVersion,$/;"	f
uniDRIGetDeviceInfo	tests/ttmtest/src/xf86dri.c	/^uniDRIGetDeviceInfo(dpy, screen, hFrameBuffer,$/;"	f
uniDRIGetDrawableInfo	tests/ttmtest/src/xf86dri.c	/^uniDRIGetDrawableInfo(Display * dpy, int screen, Drawable drawable,$/;"	f	typeref:typename:Bool
uniDRIOpenConnection	tests/ttmtest/src/xf86dri.c	/^uniDRIOpenConnection(dpy, screen, hSAREA, busIdString)$/;"	f
uniDRIQueryDirectRenderingCapable	tests/ttmtest/src/xf86dri.c	/^uniDRIQueryDirectRenderingCapable(dpy, screen, isCapable)$/;"	f
uniDRIQueryVersion	tests/ttmtest/src/xf86dri.c	/^uniDRIQueryVersion(dpy, majorVersion, minorVersion, patchVersion)$/;"	f
uniforms	include/drm/vc4_drm.h	/^	__u64 uniforms;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u64
uniforms_size	include/drm/vc4_drm.h	/^	__u32 uniforms_size;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u32
unique	include/drm/drm.h	/^	char *unique;	  \/**< Unique name for driver instantiation *\/$/;"	m	struct:drm_unique	typeref:typename:char *
unique_len	include/drm/drm.h	/^	__kernel_size_t unique_len;	  \/**< Length of unique *\/$/;"	m	struct:drm_unique	typeref:typename:__kernel_size_t
unmanaged_addr	include/drm/nouveau_drm.h	/^	__u64 unmanaged_addr;$/;"	m	struct:drm_nouveau_svm_init	typeref:typename:__u64
unmanaged_size	include/drm/nouveau_drm.h	/^	__u64 unmanaged_size;$/;"	m	struct:drm_nouveau_svm_init	typeref:typename:__u64
unused	include/drm/drm.h	/^	int unused;$/;"	m	struct:drm_block	typeref:typename:int
unused	tests/etnaviv/write_bmp.c	/^	unsigned int unused;$/;"	m	struct:bmp_header	typeref:typename:unsigned int	file:
unused	tests/etnaviv/write_bmp.c	/^	unsigned int unused[12];$/;"	m	struct:dib_header	typeref:typename:unsigned int[12]	file:
unused1	include/drm/i915_drm.h	/^	__u32 unused1, unused2, unused3;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
unused1	nouveau/nouveau.h	/^	uint64_t unused1[3];$/;"	m	struct:nouveau_fifo	typeref:typename:uint64_t[3]
unused2	include/drm/i915_drm.h	/^	__u32 unused1, unused2, unused3;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
unused3	include/drm/i915_drm.h	/^	__u32 unused1, unused2, unused3;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
unused_bo_handle	include/drm/i915_drm.h	/^	__u32 unused_bo_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:__u32
unused_handle	include/drm/i915_drm.h	/^	drm_handle_t unused_handle;$/;"	m	struct:_drm_i915_sarea	typeref:typename:drm_handle_t
update_dist	tests/hash.c	/^static void update_dist(int count)$/;"	f	typeref:typename:void	file:
update_references	amdgpu/amdgpu_internal.h	/^static inline bool update_references(atomic_t *dst, atomic_t *src)$/;"	f	typeref:typename:bool
upper_32_bits	intel/intel_bufmgr_gem.c	/^#define upper_32_bits(/;"	d	file:
usable_heap_size	include/drm/amdgpu_drm.h	/^	__u64 usable_heap_size;$/;"	m	struct:drm_amdgpu_heap_info	typeref:typename:__u64
usage	android/gralloc_handle.h	/^	uint32_t usage; \/* android libhardware usage flags *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
usage	intel/test_decode.c	/^usage(void)$/;"	f	typeref:typename:void	file:
usage	tests/amdgpu/amdgpu_test.c	/^static const char usage[] =$/;"	v	typeref:typename:const char[]	file:
usage	tests/exynos/exynos_fimg2d_event.c	/^static void usage(const char *name)$/;"	f	typeref:typename:void	file:
usage	tests/exynos/exynos_fimg2d_perf.c	/^static void usage(const char *name)$/;"	f	typeref:typename:void	file:
usage	tests/exynos/exynos_fimg2d_test.c	/^static void usage(char *name)$/;"	f	typeref:typename:void	file:
usage	tests/kmstest/main.c	/^static void usage(const char *program)$/;"	f	typeref:typename:void	file:
usage	tests/modetest/modetest.c	/^static void usage(char *name)$/;"	f	typeref:typename:void	file:
usage	tests/proptest/proptest.c	/^static void usage(const char *program)$/;"	f	typeref:typename:void	file:
usage	tests/vbltest/vbltest.c	/^static void usage(char *name)$/;"	f	typeref:typename:void	file:
usb	xf86drm.h	/^		drmUsbBusInfoPtr usb;$/;"	m	union:_drmDevice::__anon0ab21c8a090a	typeref:typename:drmUsbBusInfoPtr
usb	xf86drm.h	/^		drmUsbDeviceInfoPtr usb;$/;"	m	union:_drmDevice::__anon0ab21c8a0a0a	typeref:typename:drmUsbDeviceInfoPtr
use_atomic	tests/modetest/modetest.c	/^	int use_atomic;$/;"	m	struct:device	typeref:typename:int	file:
use_uc_mtype	tests/amdgpu/deadlock_tests.c	/^int use_uc_mtype = 0;$/;"	v	typeref:typename:int
usec_timeout	include/drm/r128_drm.h	/^	int usec_timeout;$/;"	m	struct:drm_r128_init	typeref:typename:int
usec_timeout	include/drm/radeon_drm.h	/^	int usec_timeout;$/;"	m	struct:drm_radeon_init	typeref:typename:int
used	include/drm/drm.h	/^	int used;		       \/**< Amount of buffer in use (for DMA) *\/$/;"	m	struct:drm_buf_pub	typeref:typename:int
used	include/drm/i915_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:typename:int
used	include/drm/mach64_drm.h	/^	unsigned long used;	\/* Number of bytes in buffer *\/$/;"	m	struct:drm_mach64_vertex	typeref:typename:unsigned long
used	include/drm/mga_drm.h	/^	int used;		\/* bytes in use *\/$/;"	m	struct:drm_mga_vertex	typeref:typename:int
used	xf86drm.h	/^	int used; \/**< Amount of buffer in use (for DMA) *\/$/;"	m	struct:_drmBuf	typeref:typename:int
used_as_reloc_target	intel/intel_bufmgr_gem.c	/^	bool used_as_reloc_target;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:bool	file:
user	freedreno/freedreno_ringbuffer.h	/^	void *user;$/;"	m	struct:fd_ringbuffer	typeref:typename:void *
user_data	exynos/exynos_drm.h	/^	__u64					user_data;$/;"	m	struct:drm_exynos_g2d_set_cmdlist	typeref:typename:__u64
user_data	exynos/exynos_drm.h	/^	__u64				user_data;$/;"	m	struct:drm_exynos_g2d_event	typeref:typename:__u64
user_data	include/drm/drm.h	/^	__u64			user_data;$/;"	m	struct:drm_event_crtc_sequence	typeref:typename:__u64
user_data	include/drm/drm.h	/^	__u64 user_data;	\/* user data passed to event *\/$/;"	m	struct:drm_crtc_queue_sequence	typeref:typename:__u64
user_data	include/drm/drm.h	/^	__u64 user_data;$/;"	m	struct:drm_event_vblank	typeref:typename:__u64
user_data	include/drm/drm_mode.h	/^	__u64 user_data;$/;"	m	struct:drm_mode_atomic	typeref:typename:__u64
user_data	include/drm/drm_mode.h	/^	__u64 user_data;$/;"	m	struct:drm_mode_crtc_page_flip	typeref:typename:__u64
user_data	include/drm/drm_mode.h	/^	__u64 user_data;$/;"	m	struct:drm_mode_crtc_page_flip_target	typeref:typename:__u64
user_data	include/drm/vmwgfx_drm.h	/^	__u64 user_data;$/;"	m	struct:drm_vmw_event_fence	typeref:typename:__u64
user_data	include/drm/vmwgfx_drm.h	/^	__u64 user_data;$/;"	m	struct:drm_vmw_fence_event_arg	typeref:typename:__u64
user_priv	include/drm/nouveau_drm.h	/^	__u64 user_priv;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:typename:__u64
user_priv	nouveau/nouveau.h	/^	void *user_priv;$/;"	m	struct:nouveau_pushbuf	typeref:typename:void *
user_ptr	etnaviv/etnaviv_drm.h	/^	__u64 user_ptr;	\/* in, page aligned user pointer *\/$/;"	m	struct:drm_etnaviv_gem_userptr	typeref:typename:__u64
user_ptr	exynos/exynos_fimg2d.h	/^	struct drm_exynos_g2d_userptr	user_ptr[G2D_PLANE_MAX_NR];$/;"	m	struct:g2d_image	typeref:struct:drm_exynos_g2d_userptr[]
user_ptr	include/drm/i915_drm.h	/^	__u64 user_ptr;$/;"	m	struct:drm_i915_gem_userptr	typeref:typename:__u64
user_size	etnaviv/etnaviv_drm.h	/^	__u64 user_size;	\/* in, page aligned user size *\/$/;"	m	struct:drm_etnaviv_gem_userptr	typeref:typename:__u64
user_size	include/drm/i915_drm.h	/^	__u64 user_size;$/;"	m	struct:drm_i915_gem_userptr	typeref:typename:__u64
user_virtual	intel/intel_bufmgr_gem.c	/^	void *user_virtual;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:void *	file:
userptr	exynos/exynos_drm.h	/^	unsigned long userptr;$/;"	m	struct:drm_exynos_g2d_userptr	typeref:typename:unsigned long
userptr_active	intel/intel_bufmgr_gem.c	/^	} userptr_active;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:_drm_intel_bufmgr_gem::__anon10fa76970108	file:
uthash_expand_fyi	intel/uthash.h	/^#define uthash_expand_fyi(/;"	d
uthash_fatal	intel/uthash.h	/^#define uthash_fatal(/;"	d
uthash_free	intel/uthash.h	/^#define uthash_free(/;"	d
uthash_malloc	intel/uthash.h	/^#define uthash_malloc(/;"	d
uthash_memcmp	intel/uthash.h	/^#define uthash_memcmp(/;"	d
uthash_noexpand_fyi	intel/uthash.h	/^#define uthash_noexpand_fyi(/;"	d
uthash_strlen	intel/uthash.h	/^#define uthash_strlen(/;"	d
util_color_component	tests/util/format.h	/^struct util_color_component {$/;"	s
util_fill_pattern	tests/util/pattern.c	/^void util_fill_pattern(uint32_t format, enum util_fill_pattern pattern,$/;"	f	typeref:typename:void
util_fill_pattern	tests/util/pattern.h	/^enum util_fill_pattern {$/;"	g
util_format_fourcc	tests/util/format.c	/^uint32_t util_format_fourcc(const char *name)$/;"	f	typeref:typename:uint32_t
util_format_info	tests/util/format.h	/^struct util_format_info {$/;"	s
util_format_info_find	tests/util/format.c	/^const struct util_format_info *util_format_info_find(uint32_t format)$/;"	f	typeref:typename:const struct util_format_info *
util_lookup_connector_status_name	tests/util/kms.c	/^const char *util_lookup_connector_status_name(unsigned int status)$/;"	f	typeref:typename:const char *
util_lookup_connector_type_name	tests/util/kms.c	/^const char *util_lookup_connector_type_name(unsigned int type)$/;"	f	typeref:typename:const char *
util_lookup_encoder_type_name	tests/util/kms.c	/^const char *util_lookup_encoder_type_name(unsigned int type)$/;"	f	typeref:typename:const char *
util_lookup_type_name	tests/util/kms.c	/^static const char *util_lookup_type_name(unsigned int type,$/;"	f	typeref:typename:const char *	file:
util_open	tests/util/kms.c	/^int util_open(const char *device, const char *module)$/;"	f	typeref:typename:int
util_pattern_enum	tests/util/pattern.c	/^enum util_fill_pattern util_pattern_enum(const char *name)$/;"	f	typeref:enum:util_fill_pattern
util_rgb_info	tests/util/format.h	/^struct util_rgb_info {$/;"	s
util_smpte_c8_gamma	tests/util/pattern.c	/^void util_smpte_c8_gamma(unsigned size, struct drm_color_lut *lut)$/;"	f	typeref:typename:void
util_yuv_info	tests/util/format.h	/^struct util_yuv_info {$/;"	s
util_yuv_order	tests/util/format.h	/^enum util_yuv_order {$/;"	g
uuid	include/drm/i915_drm.h	/^	char uuid[36];$/;"	m	struct:drm_i915_perf_oa_config	typeref:typename:char[36]
uvd_bitstream	tests/amdgpu/decode_messages.h	/^static const uint8_t uvd_bitstream[] ={$/;"	v	typeref:typename:const uint8_t[]
uvd_cmd	tests/amdgpu/cs_tests.c	/^static void uvd_cmd(uint64_t addr, unsigned cmd, int *idx)$/;"	f	typeref:typename:void	file:
uvd_create_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t uvd_create_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
uvd_decode_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t uvd_decode_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
uvd_destroy_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t uvd_destroy_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
uvd_enc_tests	tests/amdgpu/uvd_enc_tests.c	/^CU_TestInfo uvd_enc_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
uvd_it_scaling_table	tests/amdgpu/decode_messages.h	/^static const uint8_t uvd_it_scaling_table[] = {$/;"	v	typeref:typename:const uint8_t[]
uvd_max_handles	include/drm/amdgpu_drm.h	/^	__u32  uvd_max_handles;$/;"	m	struct:drm_amdgpu_info_num_handles	typeref:typename:__u32
uvd_used_handles	include/drm/amdgpu_drm.h	/^	__u32  uvd_used_handles;$/;"	m	struct:drm_amdgpu_info_num_handles	typeref:typename:__u32
uve_bitstream_buffer	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_bitstream_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_ctx_buffer	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_ctx_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_deblocking_filter	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_deblocking_filter[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_encode_param	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_encode_param[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_feedback_buffer	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_feedback_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_feedback_buffer_additional	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_feedback_buffer_additional[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_intra_refresh	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_intra_refresh[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_layer_ctrl	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_layer_ctrl[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_layer_select	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_layer_select[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_nalu_buffer_1	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_nalu_buffer_1[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_nalu_buffer_2	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_nalu_buffer_2[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_nalu_buffer_3	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_nalu_buffer_3[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_nalu_buffer_4	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_nalu_buffer_4[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_balance_enc_mode	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_balance_enc_mode[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_close	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_close[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_encode	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_encode[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_init	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_init[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_init_rc	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_init_rc[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_init_rc_vbv_level	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_init_rc_vbv_level[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_quality_enc_mode	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_quality_enc_mode[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_op_speed_enc_mode	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_op_speed_enc_mode[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_quality_params	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_quality_params[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_rc_layer_init	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_rc_layer_init[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_rc_per_pic	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_rc_per_pic[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_rc_session_init	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_rc_session_init[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_session_info	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_session_info[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_session_init	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_session_init[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_slice_ctrl	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_slice_ctrl[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_slice_header	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_slice_header[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_spec_misc	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_spec_misc[] = {$/;"	v	typeref:typename:const uint32_t[]
uve_task_info	tests/amdgpu/uve_ib.h	/^static const uint32_t uve_task_info[] = {$/;"	v	typeref:typename:const uint32_t[]
v	tests/util/pattern.c	/^	unsigned char v;$/;"	m	struct:color_yuv	typeref:typename:unsigned char	file:
v0	nouveau/nouveau.c	/^		struct nv_device_v0 v0;$/;"	m	union:nouveau_device_new::__anon20276d8b060a	typeref:struct:nv_device_v0	file:
v0	nouveau/nouveau.c	/^		struct nvif_ioctl_v0 v0;$/;"	m	union:nouveau_object_ioctl::__anon20276d8b010a	typeref:struct:nvif_ioctl_v0	file:
v_res	tests/etnaviv/write_bmp.c	/^	unsigned int v_res;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
va_address	include/drm/amdgpu_drm.h	/^	__u64 va_address;$/;"	m	struct:drm_amdgpu_gem_va	typeref:typename:__u64
va_alignment	amdgpu/amdgpu_internal.h	/^	uint32_t va_alignment;$/;"	m	struct:amdgpu_bo_va_mgr	typeref:typename:uint32_t
va_end	include/drm/nouveau_drm.h	/^	__u64 va_end;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
va_handle	tests/amdgpu/bo_tests.c	/^static amdgpu_va_handle va_handle;$/;"	v	typeref:typename:amdgpu_va_handle	file:
va_handle	tests/amdgpu/uvd_enc_tests.c	/^	amdgpu_va_handle va_handle;$/;"	m	struct:amdgpu_uvd_enc_bo	typeref:typename:amdgpu_va_handle	file:
va_handle	tests/amdgpu/vce_tests.c	/^	amdgpu_va_handle va_handle;$/;"	m	struct:amdgpu_vce_bo	typeref:typename:amdgpu_va_handle	file:
va_handle	tests/amdgpu/vcn_tests.c	/^	amdgpu_va_handle va_handle;$/;"	m	struct:amdgpu_vcn_bo	typeref:typename:amdgpu_va_handle	file:
va_holes	amdgpu/amdgpu_internal.h	/^	struct list_head va_holes;$/;"	m	struct:amdgpu_bo_va_mgr	typeref:struct:list_head
va_max	amdgpu/amdgpu_internal.h	/^	uint64_t va_max;$/;"	m	struct:amdgpu_bo_va_mgr	typeref:typename:uint64_t
va_start	include/drm/amdgpu_drm.h	/^	__u64 va_start;$/;"	m	struct:drm_amdgpu_cs_chunk_ib	typeref:typename:__u64
va_start	include/drm/nouveau_drm.h	/^	__u64 va_start;$/;"	m	struct:drm_nouveau_svm_bind	typeref:typename:__u64
vaddr	exynos/exynos_drmif.h	/^	void			*vaddr;$/;"	m	struct:exynos_bo	typeref:typename:void *
vaddr	tests/camera_test/camera_plane.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
vaddr	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint32_t *	file:
vaddr	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint32_t *	file:
vaddr	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
vaddr	tests/modeset-plane-move/modeset-plane-move.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
vaddr	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
vaddr	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
vaddr	tests/modeset-plane-test/modeset-plane-test.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
vaddr	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint8_t *vaddr;$/;"	m	struct:buffer_object	typeref:typename:uint8_t *	file:
val	exynos/exynos_fimg2d.c	/^	unsigned int val[2];$/;"	m	union:g2d_direction_val	typeref:typename:unsigned int[2]	file:
val	exynos/exynos_fimg2d.h	/^	unsigned int val;$/;"	m	union:g2d_bitblt_cmd_val	typeref:typename:unsigned int
val	exynos/exynos_fimg2d.h	/^	unsigned int val;$/;"	m	union:g2d_blend_func_val	typeref:typename:unsigned int
val	exynos/exynos_fimg2d.h	/^	unsigned int val;$/;"	m	union:g2d_point_val	typeref:typename:unsigned int
val	exynos/exynos_fimg2d.h	/^	unsigned int val;$/;"	m	union:g2d_rop4_val	typeref:typename:unsigned int
val	include/drm/i915_drm.h	/^	__u64 val; \/* Return value *\/$/;"	m	struct:drm_i915_reg_read	typeref:typename:__u64
val	include/drm/via_drm.h	/^	__u32 val;$/;"	m	struct:_drm_via_futex	typeref:typename:__u32
valid	include/drm/amdgpu_drm.h	/^	__u32 valid;$/;"	m	struct:drm_amdgpu_info_video_codec_info	typeref:typename:__u32
valid	include/drm/nouveau_drm.h	/^	__u32 valid;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo_presumed	typeref:typename:__u32
valid_domains	include/drm/nouveau_drm.h	/^	__u32 valid_domains;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:typename:__u32
validate_index	intel/intel_bufmgr_gem.c	/^	int validate_index;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:int	file:
validated	intel/intel_bufmgr_fake.c	/^	int is_static, validated;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:int	file:
value	etnaviv/etnaviv_drm.h	/^	__u64 value;          \/* out (get_param) or in (set_param) *\/$/;"	m	struct:drm_etnaviv_param	typeref:typename:__u64
value	freedreno/kgsl/msm_kgsl.h	/^	void  *value;$/;"	m	struct:kgsl_device_getproperty	typeref:typename:void *
value	include/drm/amdgpu_drm.h	/^	__u64	value;$/;"	m	struct:drm_amdgpu_gem_op	typeref:typename:__u64
value	include/drm/drm.h	/^		unsigned long value;$/;"	m	struct:drm_stats::__anonc79843c30208	typeref:typename:unsigned long
value	include/drm/drm.h	/^	__u64 value;$/;"	m	struct:drm_get_cap	typeref:typename:__u64
value	include/drm/drm.h	/^	__u64 value;$/;"	m	struct:drm_set_client_cap	typeref:typename:__u64
value	include/drm/drm_mode.h	/^	__u64 value;$/;"	m	struct:drm_mode_connector_set_property	typeref:typename:__u64
value	include/drm/drm_mode.h	/^	__u64 value;$/;"	m	struct:drm_mode_obj_set_property	typeref:typename:__u64
value	include/drm/drm_mode.h	/^	__u64 value;$/;"	m	struct:drm_mode_property_enum	typeref:typename:__u64
value	include/drm/i915_drm.h	/^	__u64 value;$/;"	m	struct:drm_i915_gem_context_param	typeref:typename:__u64
value	include/drm/i915_drm.h	/^	int *value;$/;"	m	struct:drm_i915_getparam	typeref:typename:int *
value	include/drm/i915_drm.h	/^	int value;$/;"	m	struct:drm_i915_setparam	typeref:typename:int
value	include/drm/mach64_drm.h	/^	void *value;$/;"	m	struct:drm_mach64_getparam	typeref:typename:void *
value	include/drm/mga_drm.h	/^	void *value;$/;"	m	struct:drm_mga_getparam	typeref:typename:void *
value	include/drm/msm_drm.h	/^	__u64 value;          \/* out (get_param) or in (set_param) *\/$/;"	m	struct:drm_msm_param	typeref:typename:__u64
value	include/drm/nouveau_drm.h	/^	uint64_t value;$/;"	m	struct:drm_nouveau_getparam	typeref:typename:uint64_t
value	include/drm/nouveau_drm.h	/^	uint64_t value;$/;"	m	struct:drm_nouveau_setparam	typeref:typename:uint64_t
value	include/drm/qxl_drm.h	/^	__u64 value;$/;"	m	struct:drm_qxl_getparam	typeref:typename:__u64
value	include/drm/r128_drm.h	/^	void *value;$/;"	m	struct:drm_r128_getparam	typeref:typename:void *
value	include/drm/radeon_drm.h	/^	__s64 value;$/;"	m	struct:drm_radeon_setparam	typeref:typename:__s64
value	include/drm/radeon_drm.h	/^	__u64		value;$/;"	m	struct:drm_radeon_info	typeref:typename:__u64
value	include/drm/radeon_drm.h	/^	__u64	value;  \/* input or return value *\/$/;"	m	struct:drm_radeon_gem_op	typeref:typename:__u64
value	include/drm/radeon_drm.h	/^	void *value;$/;"	m	struct:drm_radeon_getparam	typeref:typename:void *
value	include/drm/savage_drm.h	/^		unsigned int value;$/;"	m	struct:drm_savage_cmd_header::__anon311c39b90708	typeref:typename:unsigned int
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_gem_get_tiling	typeref:typename:__u32
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_gem_set_tiling	typeref:typename:__u32
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_submit_cmd_wait_syncpt	typeref:typename:__u32
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_submit_syncpt	typeref:typename:__u32
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_syncpoint_wait	typeref:typename:__u32
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_syncpt_read	typeref:typename:__u32
value	include/drm/tegra_drm.h	/^	__u32 value;$/;"	m	struct:drm_tegra_syncpt_wait	typeref:typename:__u32
value	include/drm/vc4_drm.h	/^	__u64 value;$/;"	m	struct:drm_vc4_get_param	typeref:typename:__u64
value	include/drm/virtgpu_drm.h	/^	__u64 value;$/;"	m	struct:drm_virtgpu_getparam	typeref:typename:__u64
value	include/drm/vmwgfx_drm.h	/^	__u64 value;$/;"	m	struct:drm_vmw_getparam_arg	typeref:typename:__u64
value	omap/omap_drm.h	/^	uint64_t value;			\/* in (set_param), out (get_param) *\/$/;"	m	struct:drm_omap_param	typeref:typename:uint64_t
value	radeon/bof.h	/^	void		*value;$/;"	m	struct:bof	typeref:typename:void *
value	tegra/tegra.h	/^	uint32_t value;$/;"	m	struct:drm_tegra_bo_tiling	typeref:typename:uint32_t
value	tests/amdgpu/ras_tests.c	/^	uint64_t value;$/;"	m	struct:ras_inject_if	typeref:typename:uint64_t	file:
value	tests/camera_test/camera_plane.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/modeset-plane-move/modeset-plane-move.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/modeset-plane-test/modeset-plane-test.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/modetest/modetest.c	/^	uint64_t value;$/;"	m	struct:property_arg	typeref:typename:uint64_t	file:
value	tests/util/pattern.c	/^	unsigned int value:24;$/;"	m	struct:color_rgb24	typeref:typename:unsigned int:24	file:
value	xf86drm.h	/^		unsigned long value; \/**< Value from kernel *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:unsigned long
value	xf86drmHash.h	/^	void *value;$/;"	m	struct:HashBucket	typeref:typename:void *
value	xf86drmMode.c	/^	uint64_t value;$/;"	m	struct:_drmModeAtomicReqItem	typeref:typename:uint64_t	file:
value	xf86drmSL.c	/^	void *value;$/;"	m	struct:SLEntry	typeref:typename:void *	file:
values	amdgpu/handle_table.h	/^	void		**values;$/;"	m	struct:handle_table	typeref:typename:void **
values	xf86drmMode.h	/^	uint64_t *values; \/* store the blob lengths *\/$/;"	m	struct:_drmModeProperty	typeref:typename:uint64_t *
values_ptr	include/drm/drm_mode.h	/^	__u64 values_ptr; \/* values and blob lengths *\/$/;"	m	struct:drm_mode_get_property	typeref:typename:__u64
values_ptr	include/drm/vc4_drm.h	/^	__u64 values_ptr;$/;"	m	struct:drm_vc4_perfmon_get_values	typeref:typename:__u64
vamgr	amdgpu/amdgpu_internal.h	/^	struct amdgpu_bo_va_mgr *vamgr;$/;"	m	struct:amdgpu_va	typeref:struct:amdgpu_bo_va_mgr *
vamgr	amdgpu/amdgpu_internal.h	/^	struct amdgpu_bo_va_mgr vamgr;$/;"	m	struct:amdgpu_device	typeref:struct:amdgpu_bo_va_mgr
vamgr_32	amdgpu/amdgpu_internal.h	/^	struct amdgpu_bo_va_mgr vamgr_32;$/;"	m	struct:amdgpu_device	typeref:struct:amdgpu_bo_va_mgr
vamgr_high	amdgpu/amdgpu_internal.h	/^	struct amdgpu_bo_va_mgr vamgr_high;$/;"	m	struct:amdgpu_device	typeref:struct:amdgpu_bo_va_mgr
vamgr_high_32	amdgpu/amdgpu_internal.h	/^	struct amdgpu_bo_va_mgr vamgr_high_32;$/;"	m	struct:amdgpu_device	typeref:struct:amdgpu_bo_va_mgr
vb_addr	include/drm/savage_drm.h	/^	unsigned int *vb_addr;$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:unsigned int *
vb_size	include/drm/savage_drm.h	/^	unsigned int vb_size;	\/* size of client vertex buffer in bytes *\/$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:unsigned int
vb_stride	include/drm/savage_drm.h	/^	unsigned int vb_stride;	\/* stride of vertices in 32bit words *\/$/;"	m	struct:drm_savage_cmdbuf	typeref:typename:unsigned int
vbios_info	include/drm/amdgpu_drm.h	/^		} vbios_info;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00c08
vbios_pn	include/drm/amdgpu_drm.h	/^	__u8 vbios_pn[64];$/;"	m	struct:drm_amdgpu_info_vbios	typeref:typename:__u8[64]
vbios_ver_str	include/drm/amdgpu_drm.h	/^	__u8 vbios_ver_str[32];$/;"	m	struct:drm_amdgpu_info_vbios	typeref:typename:__u8[32]
vbl_count	tests/vbltest/vbltest.c	/^	unsigned int vbl_count;$/;"	m	struct:vbl_info	typeref:typename:unsigned int	file:
vbl_info	tests/vbltest/vbltest.c	/^struct vbl_info {$/;"	s	file:
vblank_handler	tests/vbltest/vbltest.c	/^static void vblank_handler(int fd, unsigned int frame, unsigned int sec,$/;"	f	typeref:typename:void	file:
vblank_handler	xf86drm.h	/^	void (*vblank_handler)(int fd, unsigned int sequence,$/;"	m	struct:_drmEventContext	typeref:typename:void (*)(int fd,unsigned int sequence,unsigned int tv_sec,unsigned int tv_usec,void * user_data)
vbuf	tests/amdgpu/uvd_enc_tests.c	/^	struct amdgpu_uvd_enc_bo vbuf;$/;"	m	struct:amdgpu_uvd_enc	typeref:struct:amdgpu_uvd_enc_bo	file:
vbuf	tests/amdgpu/vce_tests.c	/^	struct amdgpu_vce_bo vbuf;$/;"	m	struct:amdgpu_vce_encode	typeref:struct:amdgpu_vce_bo	file:
vc4_packet	vc4/vc4_packet.h	/^enum vc4_packet {$/;"	g
vc4_texture_data_type	vc4/vc4_packet.h	/^enum vc4_texture_data_type {$/;"	g
vc_format	include/drm/r128_drm.h	/^	unsigned int vc_format;$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int
vc_format	include/drm/radeon_drm.h	/^	unsigned int vc_format;	\/* vertex format *\/$/;"	m	struct:__anona03735db1708	typeref:typename:unsigned int
vc_format	include/drm/radeon_drm.h	/^	unsigned int vc_format;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
vce_aux_buffer	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_aux_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_bs_buffer	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_bs_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_config_ext	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_config_ext[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_context_buffer	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_context_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_create	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_create[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_destroy	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_destroy[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_encode	tests/amdgpu/vce_ib.h	/^static uint32_t vce_encode[88] = {$/;"	v	typeref:typename:uint32_t[88]
vce_feedback	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_feedback[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_harvest_config	amdgpu/amdgpu.h	/^	uint32_t vce_harvest_config;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
vce_harvest_config	include/drm/amdgpu_drm.h	/^	__u32 vce_harvest_config;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
vce_harvest_config	tests/amdgpu/vce_tests.c	/^static uint32_t vce_harvest_config;$/;"	v	typeref:typename:uint32_t	file:
vce_motion_est	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_motion_est[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_mv_buffer	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_mv_buffer[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_pic_ctrl	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_pic_ctrl[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_rate_ctrl	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_rate_ctrl[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_rdo	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_rdo[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_session	tests/amdgpu/vce_ib.h	/^static const uint32_t vce_session[] = {$/;"	v	typeref:typename:const uint32_t[]
vce_taskinfo	tests/amdgpu/vce_ib.h	/^static uint32_t vce_taskinfo[8] = {$/;"	v	typeref:typename:uint32_t[8]
vce_tests	tests/amdgpu/vce_tests.c	/^CU_TestInfo vce_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
vcn_dec_cmd	tests/amdgpu/vcn_tests.c	/^static void vcn_dec_cmd(uint64_t addr, unsigned cmd, int *idx)$/;"	f	typeref:typename:void	file:
vcn_dec_create_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t vcn_dec_create_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
vcn_dec_decode_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t vcn_dec_decode_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
vcn_dec_destroy_msg	tests/amdgpu/decode_messages.h	/^static const uint8_t vcn_dec_destroy_msg[] = {$/;"	v	typeref:typename:const uint8_t[]
vcn_tests	tests/amdgpu/vcn_tests.c	/^CU_TestInfo vcn_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
vdisplay	include/drm/drm_mode.h	/^	__u16 vdisplay;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
vdisplay	xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
veclinear	include/drm/radeon_drm.h	/^	} veclinear;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0608
vectors	include/drm/radeon_drm.h	/^	} vectors;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0508
vendor	xf86drm.c	/^	uint8_t vendor;$/;"	m	struct:drmFormatModifierVendorInfo	typeref:typename:uint8_t	file:
vendor	xf86drm.c	/^	uint8_t vendor;$/;"	m	struct:drmVendorInfo	typeref:typename:uint8_t	file:
vendor	xf86drm.h	/^	uint16_t vendor;$/;"	m	struct:_drmUsbDeviceInfo	typeref:typename:uint16_t
vendor_cb	xf86drm.c	/^	char *(*vendor_cb)(uint64_t modifier);$/;"	m	struct:drmVendorInfo	typeref:typename:char * (*)(uint64_t modifier)	file:
vendor_id	xf86drm.c	/^	uint16_t vendor_id;$/;"	m	struct:drm_pciinfo	typeref:typename:uint16_t	file:
vendor_id	xf86drm.h	/^	uint16_t vendor_id;$/;"	m	struct:_drmPciDeviceInfo	typeref:typename:uint16_t
vendor_name	xf86drm.c	/^	const char *vendor_name;$/;"	m	struct:drmFormatModifierVendorInfo	typeref:typename:const char *	file:
ver	include/drm/amdgpu_drm.h	/^	__u32 ver;$/;"	m	struct:drm_amdgpu_info_firmware	typeref:typename:__u32
verbose	xf86drm.h	/^		int verbose; \/**< Suggest only in verbose output *\/$/;"	m	struct:_drmStats::__anon0ab21c8a0108	typeref:typename:int
version	android/gralloc_handle.h	/^	uint32_t version; \/* api version *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
version	exynos/exynos_drmif.h	/^	int version;$/;"	m	struct:exynos_event_context	typeref:typename:int
version	freedreno/freedreno_priv.h	/^	enum fd_version version;$/;"	m	struct:fd_device	typeref:enum:fd_version
version	freedreno/kgsl/kgsl_priv.h	/^	struct kgsl_version version;$/;"	m	struct:kgsl_pipe	typeref:struct:kgsl_version
version	include/drm/amdgpu_drm.h	/^	__u32 version;$/;"	m	struct:drm_amdgpu_info_vbios	typeref:typename:__u32
version	include/drm/drm.h	/^	struct drm_version *version;$/;"	m	struct:drm_list	typeref:struct:drm_version *
version	include/drm/drm_mode.h	/^	__u32 version;$/;"	m	struct:drm_format_modifier_blob	typeref:typename:__u32
version	include/drm/tegra_drm.h	/^	__u32 version;$/;"	m	struct:drm_tegra_channel_open	typeref:typename:__u32
version	include/drm/vmwgfx_drm.h	/^	__u32 version;$/;"	m	struct:drm_vmw_execbuf_arg	typeref:typename:__u32
version	intel/intel_debug.h	/^	uint32_t version;$/;"	m	struct:intel_debug_handshake	typeref:typename:uint32_t
version	nouveau/nouveau.h	/^	int version;$/;"	m	struct:nouveau_mclass	typeref:typename:int
version	nouveau/nouveau.h	/^	uint32_t version;$/;"	m	struct:nouveau_drm	typeref:typename:uint32_t
version	nouveau/nvif/cl0080.h	/^	__u8  version;$/;"	m	struct:nv_device_info_v0	typeref:typename:__u8
version	nouveau/nvif/cl0080.h	/^	__u8  version;$/;"	m	struct:nv_device_time_v0	typeref:typename:__u8
version	nouveau/nvif/cl0080.h	/^	__u8  version;$/;"	m	struct:nv_device_v0	typeref:typename:__u8
version	nouveau/nvif/cl9097.h	/^	__u8  version;$/;"	m	struct:fermi_a_zbc_color_v0	typeref:typename:__u8
version	nouveau/nvif/cl9097.h	/^	__u8  version;$/;"	m	struct:fermi_a_zbc_depth_v0	typeref:typename:__u8
version	nouveau/nvif/if0002.h	/^	__u8  version;$/;"	m	struct:nvif_perfmon_query_domain_v0	typeref:typename:__u8
version	nouveau/nvif/if0002.h	/^	__u8  version;$/;"	m	struct:nvif_perfmon_query_signal_v0	typeref:typename:__u8
version	nouveau/nvif/if0002.h	/^	__u8  version;$/;"	m	struct:nvif_perfmon_query_source_v0	typeref:typename:__u8
version	nouveau/nvif/if0003.h	/^	__u8  version;$/;"	m	struct:nvif_perfdom_read_v0	typeref:typename:__u8
version	nouveau/nvif/if0003.h	/^	__u8  version;$/;"	m	struct:nvif_perfdom_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u64 version;$/;"	m	struct:nvif_ioctl_nop_v0	typeref:typename:__u64
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_map_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_mthd_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_new_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_ntfy_del_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_ntfy_get_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_ntfy_new_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_ntfy_put_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_rd_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_sclass_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_v0	typeref:typename:__u8
version	nouveau/nvif/ioctl.h	/^	__u8  version;$/;"	m	struct:nvif_ioctl_wr_v0	typeref:typename:__u8
version	xf86drm.h	/^	int version;$/;"	m	struct:_drmEventContext	typeref:typename:int
version_major	include/drm/drm.h	/^	int version_major;	  \/**< Major version *\/$/;"	m	struct:drm_version	typeref:typename:int
version_major	xf86drm.h	/^	int version_major; \/**< Major version *\/$/;"	m	struct:_drmVersion	typeref:typename:int
version_minor	include/drm/drm.h	/^	int version_minor;	  \/**< Minor version *\/$/;"	m	struct:drm_version	typeref:typename:int
version_minor	xf86drm.h	/^	int version_minor; \/**< Minor version *\/$/;"	m	struct:_drmVersion	typeref:typename:int
version_patchlevel	include/drm/drm.h	/^	int version_patchlevel;	  \/**< Patch level *\/$/;"	m	struct:drm_version	typeref:typename:int
version_patchlevel	xf86drm.h	/^	int version_patchlevel; \/**< Patch level *\/$/;"	m	struct:_drmVersion	typeref:typename:int
vertexPrim	include/drm/via_drm.h	/^	int vertexPrim;$/;"	m	struct:_drm_via_sarea	typeref:typename:int
vertsize	include/drm/mach64_drm.h	/^	unsigned int vertsize;$/;"	m	struct:drm_mach64_sarea	typeref:typename:unsigned int
vertsize	include/drm/mga_drm.h	/^	unsigned int vertsize;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
vertsize	include/drm/r128_drm.h	/^	unsigned int vertsize;$/;"	m	struct:drm_r128_sarea	typeref:typename:unsigned int
vertsize	include/drm/radeon_drm.h	/^	unsigned int vertsize;$/;"	m	struct:__anona03735db1908	typeref:typename:unsigned int
via_irq_seq_type_t	include/drm/via_drm.h	/^} via_irq_seq_type_t;$/;"	t	typeref:enum:__anon56c3c8620803
video_cap	include/drm/amdgpu_drm.h	/^		} video_cap;$/;"	m	union:drm_amdgpu_info::__anon9078e1a0080a	typeref:struct:drm_amdgpu_info::__anon9078e1a0080a::__anon9078e1a00e08
virt	include/drm/drm.h	/^	void *virt;$/;"	m	struct:drm_buf_map	typeref:typename:void *
virt	intel/intel_bufmgr.h	/^	void *virt;$/;"	m	struct:_drm_intel_bo	typeref:typename:void *
virtual	intel/intel_bufmgr_fake.c	/^	void *virtual;$/;"	m	struct:_bufmgr_fake	typeref:typename:void *	file:
virtual	intel/intel_bufmgr_fake.c	/^	void *virtual;$/;"	m	struct:block	typeref:typename:void *	file:
virtualX	include/drm/i915_drm.h	/^	int virtualX, virtualY;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
virtualY	include/drm/i915_drm.h	/^	int virtualX, virtualY;$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
virtual_address_alignment	include/drm/amdgpu_drm.h	/^	__u32 virtual_address_alignment;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
virtual_address_max	include/drm/amdgpu_drm.h	/^	__u64 virtual_address_max;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
virtual_address_offset	include/drm/amdgpu_drm.h	/^	__u64 virtual_address_offset;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u64
virtual_mc_base_address	tests/amdgpu/bo_tests.c	/^static uint64_t virtual_mc_base_address;$/;"	v	typeref:typename:uint64_t	file:
visualInfo	tests/ttmtest/src/ttmtest.c	/^    XVisualInfo visualInfo;$/;"	m	struct:__anonfe3d8fa80108	typeref:typename:XVisualInfo	file:
vm_id	include/drm/i915_drm.h	/^	__u32 vm_id;$/;"	m	struct:drm_i915_gem_vm_control	typeref:typename:__u32
vm_id	include/drm/radeon_drm.h	/^	__u32		vm_id;$/;"	m	struct:drm_radeon_gem_va	typeref:typename:__u32
vm_tests	tests/amdgpu/vm_tests.c	/^CU_TestInfo vm_tests[] = {$/;"	v	typeref:typename:CU_TestInfo[]
vma_cache	intel/intel_bufmgr_gem.c	/^	drmMMListHead vma_cache;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:drmMMListHead	file:
vma_count	intel/intel_bufmgr_gem.c	/^	int vma_count, vma_open, vma_max;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
vma_list	intel/intel_bufmgr_gem.c	/^	drmMMListHead vma_list;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:drmMMListHead	file:
vma_max	intel/intel_bufmgr_gem.c	/^	int vma_count, vma_open, vma_max;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
vma_open	intel/intel_bufmgr_gem.c	/^	int vma_count, vma_open, vma_max;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:typename:int	file:
vmwgfx_bo	libkms/vmwgfx.c	/^struct vmwgfx_bo$/;"	s	file:
vmwgfx_bo_create	libkms/vmwgfx.c	/^vmwgfx_bo_create(struct kms_driver *kms,$/;"	f	typeref:typename:int	file:
vmwgfx_bo_destroy	libkms/vmwgfx.c	/^vmwgfx_bo_destroy(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
vmwgfx_bo_get_prop	libkms/vmwgfx.c	/^vmwgfx_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
vmwgfx_bo_map	libkms/vmwgfx.c	/^vmwgfx_bo_map(struct kms_bo *_bo, void **out)$/;"	f	typeref:typename:int	file:
vmwgfx_bo_unmap	libkms/vmwgfx.c	/^vmwgfx_bo_unmap(struct kms_bo *_bo)$/;"	f	typeref:typename:int	file:
vmwgfx_create	libkms/vmwgfx.c	/^vmwgfx_create(int fd, struct kms_driver **out)$/;"	f	typeref:typename:drm_private int
vmwgfx_destroy	libkms/vmwgfx.c	/^vmwgfx_destroy(struct kms_driver *kms)$/;"	f	typeref:typename:int	file:
vmwgfx_get_prop	libkms/vmwgfx.c	/^vmwgfx_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	typeref:typename:int	file:
vor	include/drm/nouveau_drm.h	/^	__u32 vor;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc	typeref:typename:__u32
vor	nouveau/nouveau.h	/^	uint32_t vor;$/;"	m	struct:nouveau_bufref	typeref:typename:uint32_t
vpmbase	include/drm/vc4_drm.h	/^	__u32 vpmbase;$/;"	m	struct:drm_vc4_get_hang_state	typeref:typename:__u32
vpu	include/drm/radeon_drm.h	/^	} vpu;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db0c08
vram	include/drm/amdgpu_drm.h	/^	struct drm_amdgpu_heap_info vram;$/;"	m	struct:drm_amdgpu_memory_info	typeref:struct:drm_amdgpu_heap_info
vram	nouveau/nouveau.h	/^	uint32_t vram;$/;"	m	struct:nv04_fifo	typeref:typename:uint32_t
vram_available	include/drm/nouveau_drm.h	/^	__u64 vram_available;$/;"	m	struct:drm_nouveau_gem_pushbuf	typeref:typename:__u64
vram_bit_width	amdgpu/amdgpu.h	/^	uint32_t vram_bit_width;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
vram_bit_width	include/drm/amdgpu_drm.h	/^	__u32 vram_bit_width;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
vram_cpu_accessible_size	include/drm/amdgpu_drm.h	/^	__u64 vram_cpu_accessible_size;$/;"	m	struct:drm_amdgpu_info_vram_gtt	typeref:typename:__u64
vram_limit	include/drm/radeon_drm.h	/^	__u64		vram_limit;$/;"	m	struct:drm_radeon_cs	typeref:typename:__u64
vram_limit	nouveau/nouveau.h	/^	uint64_t vram_limit;$/;"	m	struct:nouveau_device	typeref:typename:uint64_t
vram_limit	radeon/radeon_cs_int.h	/^    int32_t vram_limit, gart_limit;$/;"	m	struct:radeon_cs_manager	typeref:typename:int32_t
vram_limit_percent	nouveau/private.h	/^	int gart_limit_percent, vram_limit_percent;$/;"	m	struct:nouveau_device_priv	typeref:typename:int
vram_size	include/drm/amdgpu_drm.h	/^	__u64 vram_size;$/;"	m	struct:drm_amdgpu_info_vram_gtt	typeref:typename:__u64
vram_size	include/drm/radeon_drm.h	/^	__u64	vram_size;$/;"	m	struct:drm_radeon_gem_info	typeref:typename:__u64
vram_size	nouveau/nouveau.h	/^	uint64_t vram_size;$/;"	m	struct:nouveau_device	typeref:typename:uint64_t
vram_type	amdgpu/amdgpu.h	/^	uint32_t vram_type;$/;"	m	struct:amdgpu_gpu_info	typeref:typename:uint32_t
vram_type	include/drm/amdgpu_drm.h	/^	__u32 vram_type;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
vram_used	nouveau/pushbuf.c	/^	uint64_t vram_used;$/;"	m	struct:nouveau_pushbuf_krec	typeref:typename:uint64_t	file:
vram_visible	include/drm/radeon_drm.h	/^	__u64	vram_visible;$/;"	m	struct:drm_radeon_gem_info	typeref:typename:__u64
vram_write_used	radeon/radeon_cs_int.h	/^    int32_t vram_write_used, gart_write_used;$/;"	m	struct:radeon_cs_manager	typeref:typename:int32_t
vrefresh	include/drm/drm_mode.h	/^	__u32 vrefresh;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u32
vrefresh	tests/modetest/modetest.c	/^	float vrefresh;$/;"	m	struct:pipe_arg	typeref:typename:float	file:
vrefresh	xf86drmMode.h	/^	uint32_t vrefresh;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint32_t
vs_RectPosTexFast_shader_gfx9	tests/amdgpu/basic_tests.c	/^static const uint32_t vs_RectPosTexFast_shader_gfx9[] = {$/;"	v	typeref:typename:const uint32_t[]	file:
vscan	include/drm/drm_mode.h	/^	__u16 vscan;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
vscan	xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
vsync_end	include/drm/drm_mode.h	/^	__u16 vsync_end;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
vsync_end	xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
vsync_start	include/drm/drm_mode.h	/^	__u16 vsync_start;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
vsync_start	xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
vtotal	include/drm/drm_mode.h	/^	__u16 vtotal;$/;"	m	struct:drm_mode_modeinfo	typeref:typename:__u16
vtotal	xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo	typeref:typename:uint16_t
w	include/drm/i915_drm.h	/^	unsigned int w;$/;"	m	struct:_drm_i915_init	typeref:typename:unsigned int
w	include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear	typeref:typename:int
w	include/drm/virtgpu_drm.h	/^	__u32 w;$/;"	m	struct:drm_virtgpu_3d_box	typeref:typename:__u32
w	include/drm/vmwgfx_drm.h	/^	__u32 w;$/;"	m	struct:drm_vmw_rect	typeref:typename:__u32
w	tests/modetest/cursor.c	/^	uint32_t w, h;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
w	tests/modetest/modetest.c	/^	uint32_t w, h;$/;"	m	struct:plane_arg	typeref:typename:uint32_t	file:
wait	freedreno/freedreno_priv.h	/^	int (*wait)(struct fd_pipe *pipe, uint32_t timestamp, uint64_t timeout);$/;"	m	struct:fd_pipe_funcs	typeref:typename:int (*)(struct fd_pipe * pipe,uint32_t timestamp,uint64_t timeout)
wait	include/drm/radeon_drm.h	/^	} wait;$/;"	m	union:__anona03735db010a	typeref:struct:__anona03735db010a::__anona03735db0808
wait	include/drm/radeon_drm.h	/^	} wait;$/;"	m	union:__anona03735db090a	typeref:struct:__anona03735db090a::__anona03735db1008
wait	include/drm/via_drm.h	/^	int wait;$/;"	m	struct:_drm_via_cmdbuf_size	typeref:typename:int
wait_all	include/drm/amdgpu_drm.h	/^	__u32 wait_all;$/;"	m	struct:drm_amdgpu_wait_fences_in	typeref:typename:__u32
wait_all_jobs	tests/exynos/exynos_fimg2d_event.c	/^static void wait_all_jobs(struct g2d_job* jobs, unsigned num_jobs)$/;"	f	typeref:typename:void	file:
wait_for_user_input	tests/exynos/exynos_fimg2d_test.c	/^static void wait_for_user_input(int last)$/;"	f	typeref:typename:void	file:
wait_options	include/drm/vmwgfx_drm.h	/^	__s32 wait_options;$/;"	m	struct:drm_vmw_fence_wait_arg	typeref:typename:__s32
wait_syncpt	include/drm/tegra_drm.h	/^		struct drm_tegra_submit_cmd_wait_syncpt wait_syncpt;$/;"	m	union:drm_tegra_submit_cmd::__anon2c02fb35040a	typeref:struct:drm_tegra_submit_cmd_wait_syncpt
waitchk_mask	include/drm/tegra_drm.h	/^	__u32 waitchk_mask;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u32
waitchks	include/drm/tegra_drm.h	/^	__u64 waitchks;$/;"	m	struct:drm_tegra_submit	typeref:typename:__u64
warp_offset	include/drm/mga_drm.h	/^	unsigned long warp_offset;$/;"	m	struct:drm_mga_init	typeref:typename:unsigned long
warp_pipe	include/drm/mga_drm.h	/^	unsigned int warp_pipe;$/;"	m	struct:_drm_mga_sarea	typeref:typename:unsigned int
wave_front_size	include/drm/amdgpu_drm.h	/^	__u32 wave_front_size;$/;"	m	struct:drm_amdgpu_info_device	typeref:typename:__u32
wc_virtual	intel/intel_bufmgr_gem.c	/^	void *wc_virtual;$/;"	m	struct:_drm_intel_bo_gem	typeref:typename:void *	file:
wflag	include/drm/mga_drm.h	/^	unsigned int wflag;$/;"	m	struct:__anon65e025970108	typeref:typename:unsigned int
what	include/drm/amdgpu_drm.h	/^		__u32 what;$/;"	m	struct:drm_amdgpu_fence_to_handle::__anon9078e1a00508	typeref:typename:__u32
white_point	include/drm/drm_mode.h	/^		} white_point;$/;"	m	struct:hdr_metadata_infoframe	typeref:struct:hdr_metadata_infoframe::__anon26b8ab870208
width	android/gralloc_handle.h	/^	uint32_t width; \/* width of buffer in pixels *\/$/;"	m	struct:gralloc_handle_t	typeref:typename:uint32_t
width	exynos/exynos_fimg2d.h	/^	unsigned int			width;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
width	freedreno/kgsl/msm_kgsl.h	/^	unsigned int width;$/;"	m	struct:kgsl_gmem_desc	typeref:typename:unsigned int
width	include/drm/drm_mode.h	/^	__u32 width;$/;"	m	struct:drm_mode_create_dumb	typeref:typename:__u32
width	include/drm/drm_mode.h	/^	__u32 width;$/;"	m	struct:drm_mode_cursor	typeref:typename:__u32
width	include/drm/drm_mode.h	/^	__u32 width;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__u32
width	include/drm/drm_mode.h	/^	__u32 width;$/;"	m	struct:drm_mode_fb_cmd	typeref:typename:__u32
width	include/drm/drm_mode.h	/^	__u32 width;$/;"	m	struct:drm_mode_fb_cmd2	typeref:typename:__u32
width	include/drm/drm_sarea.h	/^	unsigned int width;$/;"	m	struct:drm_sarea_frame	typeref:typename:unsigned int
width	include/drm/i915_drm.h	/^	int width, height;      \/* screen size in pixels *\/$/;"	m	struct:_drm_i915_sarea	typeref:typename:int
width	include/drm/mach64_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_mach64_blit	typeref:typename:unsigned short
width	include/drm/qxl_drm.h	/^	__u32 width;$/;"	m	struct:drm_qxl_alloc_surf	typeref:typename:__u32
width	include/drm/r128_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_r128_blit	typeref:typename:unsigned short
width	include/drm/radeon_drm.h	/^	int width;		\/* Texture image coordinates *\/$/;"	m	struct:drm_radeon_texture	typeref:typename:int
width	include/drm/radeon_drm.h	/^	unsigned int width, height;$/;"	m	struct:drm_radeon_tex_image	typeref:typename:unsigned int
width	include/drm/vc4_drm.h	/^	__u16 width;$/;"	m	struct:drm_vc4_submit_cl	typeref:typename:__u16
width	include/drm/virtgpu_drm.h	/^	__u32 width;$/;"	m	struct:drm_virtgpu_resource_create	typeref:typename:__u32
width	include/drm/vmwgfx_drm.h	/^	__u32 width;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:typename:__u32
width	include/drm/vmwgfx_drm.h	/^	__u32 width;$/;"	m	struct:drm_vmw_size	typeref:typename:__u32
width	omap/omap_drm.h	/^		uint16_t width;$/;"	m	struct:omap_gem_size::__anon09e055a60108	typeref:typename:uint16_t
width	tests/amdgpu/uvd_enc_tests.c	/^	unsigned width;$/;"	m	struct:amdgpu_uvd_enc	typeref:typename:unsigned	file:
width	tests/amdgpu/vce_tests.c	/^	unsigned width;$/;"	m	struct:amdgpu_vce_encode	typeref:typename:unsigned	file:
width	tests/camera_test/camera_plane.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/etnaviv/write_bmp.c	/^	unsigned int width;$/;"	m	struct:dib_header	typeref:typename:unsigned int	file:
width	tests/kms/libkms-test.h	/^	unsigned int width;$/;"	m	struct:kms_framebuffer	typeref:typename:unsigned int
width	tests/kms/libkms-test.h	/^	unsigned int width;$/;"	m	struct:kms_screen	typeref:typename:unsigned int
width	tests/modeset-atomic/modeset-atomic.c	/^	uint32_t width;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
width	tests/modeset-double-buffer/modeset-double-buffer.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-double-buffered/modeset-double-buffered.c	/^	uint32_t width;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
width	tests/modeset-page-flip/modeset-page-flip.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-plane-move/modeset-plane-move.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-plane-scale/modeset-plane-scale.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-plane-test/modeset-plane-test.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-showimg/modeset-showimg.c	/^	uint32_t width;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
width	tests/modeset-single-buffer/modeset-single-buffer.c	/^	uint32_t width;$/;"	m	struct:buffer_object	typeref:typename:uint32_t	file:
width	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t width;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
width	tests/modeset-vsync-1/modeset-vsync-1.c	/^	uint32_t width;$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
width	tests/modeset-vsync/modeset-vsync.c	/^	uint32_t width;$/;"	m	struct:modeset_buf	typeref:typename:uint32_t	file:
width	tests/modeset/modeset.c	/^	uint32_t width;$/;"	m	struct:modeset_dev	typeref:typename:uint32_t	file:
width	tests/modesetting/modesetting.c	/^	uint32_t width;$/;"	m	struct:connector	typeref:typename:uint32_t	file:
width	tests/modesetting/modesetting.c	/^	uint32_t width;$/;"	m	struct:dumb_framebuffer	typeref:typename:uint32_t	file:
width	tests/modetest/modetest.c	/^		unsigned int width;$/;"	m	struct:device::__anon89ebcaf10108	typeref:typename:unsigned int	file:
width	xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeCrtc	typeref:typename:uint32_t
width	xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeFB	typeref:typename:uint32_t
width	xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeFB2	typeref:typename:uint32_t
will_be_deprecated	freedreno/freedreno_drmif.h	/^#define will_be_deprecated$/;"	d
win_ce_src_over_en	exynos/exynos_fimg2d.h	/^		unsigned int win_ce_src_over_en:2;$/;"	m	struct:g2d_blend_func_val::__anoncf24962e0408	typeref:typename:unsigned int:2
window_xy_offset	include/drm/r128_drm.h	/^	unsigned int window_xy_offset;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
words	include/drm/tegra_drm.h	/^	__u32 words;$/;"	m	struct:drm_tegra_cmdbuf	typeref:typename:__u32
words	include/drm/tegra_drm.h	/^	__u32 words;$/;"	m	struct:drm_tegra_submit_cmd_gather_uptr	typeref:typename:__u32
wrap	include/drm/mga_drm.h	/^	unsigned int wrap;	\/* Primary DMA wrap count            *\/$/;"	m	struct:__anon65e025970408	typeref:typename:unsigned int
write_color	tests/camera_test/camera_plane.c	/^static void write_color(struct buffer_object *bo,unsigned int color)$/;"	f	typeref:typename:void	file:
write_color	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^static void write_color(struct buffer_object *bo,unsigned int color)$/;"	f	typeref:typename:void	file:
write_color	tests/modeset-plane-move/modeset-plane-move.c	/^static void write_color(struct buffer_object *bo, unsigned int color)$/;"	f	typeref:typename:void	file:
write_color	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^static void write_color(struct buffer_object *bo, unsigned int color)$/;"	f	typeref:typename:void	file:
write_color	tests/modeset-plane-scale/modeset-plane-scale.c	/^static void write_color(struct buffer_object *bo, unsigned int color)$/;"	f	typeref:typename:void	file:
write_color	tests/modeset-plane-test/modeset-plane-test.c	/^static void write_color(struct buffer_object *bo, unsigned int color)$/;"	f	typeref:typename:void	file:
write_color	tests/modeset-single-buffer/modeset-single-buffer.c	/^static void write_color(struct buffer_object *bo, unsigned int color)$/;"	f	typeref:typename:void	file:
write_color_half	tests/camera_test/camera_plane.c	/^static void write_color_half(struct buffer_object *bo,unsigned int color1,unsigned int color2)$/;"	f	typeref:typename:void	file:
write_color_half	tests/modeset-plane-alpha/modeset-plane-alpha.c	/^static void write_color_half(struct buffer_object *bo,unsigned int color1,unsigned int color2)$/;"	f	typeref:typename:void	file:
write_color_half	tests/modeset-plane-move/modeset-plane-move.c	/^static void write_color_half(struct buffer_object *bo, unsigned int color1,$/;"	f	typeref:typename:void	file:
write_color_half	tests/modeset-plane-rotate/modeset-plane-rotate.c	/^static void write_color_half(struct buffer_object *bo, unsigned int color1,$/;"	f	typeref:typename:void	file:
write_color_half	tests/modeset-plane-scale/modeset-plane-scale.c	/^static void write_color_half(struct buffer_object *bo, unsigned int color1,$/;"	f	typeref:typename:void	file:
write_color_half	tests/modeset-plane-test/modeset-plane-test.c	/^static void write_color_half(struct buffer_object *bo, unsigned int color1,$/;"	f	typeref:typename:void	file:
write_domain	include/drm/i915_drm.h	/^	__u32 write_domain;$/;"	m	struct:drm_i915_gem_relocation_entry	typeref:typename:__u32
write_domain	include/drm/i915_drm.h	/^	__u32 write_domain;$/;"	m	struct:drm_i915_gem_set_domain	typeref:typename:__u32
write_domain	include/drm/radeon_drm.h	/^	__u32		write_domain;$/;"	m	struct:drm_radeon_cs_reloc	typeref:typename:__u32
write_domain	include/drm/radeon_drm.h	/^	__u32	write_domain;$/;"	m	struct:drm_radeon_gem_set_domain	typeref:typename:__u32
write_domain	intel/intel_bufmgr_fake.c	/^	uint32_t write_domain;$/;"	m	struct:_drm_intel_bo_fake	typeref:typename:uint32_t	file:
write_domain	intel/intel_bufmgr_fake.c	/^	uint32_t write_domain;$/;"	m	struct:fake_buffer_reloc	typeref:typename:uint32_t	file:
write_domain	radeon/radeon_cs.h	/^    uint32_t            write_domain;$/;"	m	struct:radeon_cs_reloc	typeref:typename:uint32_t
write_domain	radeon/radeon_cs_gem.c	/^    uint32_t    write_domain;$/;"	m	struct:cs_reloc_gem	typeref:typename:uint32_t	file:
write_domain	radeon/radeon_cs_int.h	/^    uint32_t write_domain;$/;"	m	struct:radeon_cs_space_check	typeref:typename:uint32_t
write_domains	include/drm/nouveau_drm.h	/^	__u32 write_domains;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:typename:__u32
write_mem_address	tests/amdgpu/deadlock_tests.c	/^static void *write_mem_address(void *data)$/;"	f	typeref:typename:void *	file:
writeback_config	tests/modetest/modetest.c	/^static void writeback_config(struct device *dev, struct pipe_arg *pipes,$/;"	f	typeref:typename:void	file:
writeback_fence_fd	tests/modetest/modetest.c	/^	int32_t writeback_fence_fd;$/;"	m	struct:device	typeref:typename:int32_t	file:
x	exynos/exynos_fimg2d.h	/^		unsigned int x:16;$/;"	m	struct:g2d_point_val::__anoncf24962e0108	typeref:typename:unsigned int:16
x	freedreno/kgsl/msm_kgsl.h	/^	unsigned int x;$/;"	m	struct:kgsl_gmem_desc	typeref:typename:unsigned int
x	include/drm/drm_mode.h	/^		__u16 x, y;$/;"	m	struct:hdr_metadata_infoframe::__anon26b8ab870108	typeref:typename:__u16
x	include/drm/drm_mode.h	/^		__u16 x, y;$/;"	m	struct:hdr_metadata_infoframe::__anon26b8ab870208	typeref:typename:__u16
x	include/drm/drm_mode.h	/^	__s32 x;$/;"	m	struct:drm_mode_cursor	typeref:typename:__s32
x	include/drm/drm_mode.h	/^	__s32 x;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__s32
x	include/drm/drm_mode.h	/^	__u32 x; \/**< x Position on the framebuffer *\/$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
x	include/drm/drm_sarea.h	/^	unsigned int x;$/;"	m	struct:drm_sarea_frame	typeref:typename:unsigned int
x	include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear	typeref:typename:int
x	include/drm/mach64_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_mach64_blit	typeref:typename:unsigned short
x	include/drm/r128_drm.h	/^	int *x;$/;"	m	struct:drm_r128_depth	typeref:typename:int *
x	include/drm/r128_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_r128_blit	typeref:typename:unsigned short
x	include/drm/radeon_drm.h	/^	unsigned int x, y;	\/* Blit coordinates *\/$/;"	m	struct:drm_radeon_tex_image	typeref:typename:unsigned int
x	include/drm/virtgpu_drm.h	/^	__u32 x;$/;"	m	struct:drm_virtgpu_3d_box	typeref:typename:__u32
x	include/drm/vmwgfx_drm.h	/^	__s32 x;$/;"	m	struct:drm_vmw_rect	typeref:typename:__s32
x	tests/exynos/exynos_fimg2d_test.c	/^		int x, y;$/;"	m	struct:g2d_move_test::g2d_step	typeref:typename:int	file:
x	tests/modetest/cursor.c	/^	uint32_t enabled, x, y;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
x	tests/modetest/modetest.c	/^	int32_t x, y;$/;"	m	struct:plane_arg	typeref:typename:int32_t	file:
x	xf86drmMode.h	/^	uint32_t x, y; \/**< Position on the framebuffer *\/$/;"	m	struct:_drmModeCrtc	typeref:typename:uint32_t
x	xf86drmMode.h	/^	uint32_t x, y;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
x1	include/drm/drm.h	/^	unsigned short x1;$/;"	m	struct:drm_clip_rect	typeref:typename:unsigned short
x1	include/drm/drm_mode.h	/^	__s32 x1;$/;"	m	struct:drm_mode_rect	typeref:typename:__s32
x2	include/drm/drm.h	/^	unsigned short x2;$/;"	m	struct:drm_clip_rect	typeref:typename:unsigned short
x2	include/drm/drm_mode.h	/^	__s32 x2;$/;"	m	struct:drm_mode_rect	typeref:typename:__s32
xXF86DRIAuthConnectionReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIAuthConnectionReply;$/;"	t	typeref:struct:__anon1e52787c0408
xXF86DRIAuthConnectionReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIAuthConnectionReq;$/;"	t	typeref:struct:_XF86DRIAuthConnection
xXF86DRICloseConnectionReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICloseConnectionReq;$/;"	t	typeref:struct:_XF86DRICloseConnection
xXF86DRICloseFullScreenReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICloseFullScreenReply;$/;"	t	typeref:struct:__anon1e52787c0b08
xXF86DRICloseFullScreenReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICloseFullScreenReq;$/;"	t	typeref:struct:_XF86DRICloseFullScreen
xXF86DRICreateContextReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateContextReply;$/;"	t	typeref:struct:__anon1e52787c0608
xXF86DRICreateContextReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateContextReq;$/;"	t	typeref:struct:_XF86DRICreateContext
xXF86DRICreateDrawableReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateDrawableReply;$/;"	t	typeref:struct:__anon1e52787c0708
xXF86DRICreateDrawableReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateDrawableReq;$/;"	t	typeref:struct:_XF86DRICreateDrawable
xXF86DRIDestroyContextReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIDestroyContextReq;$/;"	t	typeref:struct:_XF86DRIDestroyContext
xXF86DRIDestroyDrawableReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIDestroyDrawableReq;$/;"	t	typeref:struct:_XF86DRIDestroyDrawable
xXF86DRIGetClientDriverNameReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetClientDriverNameReply;$/;"	t	typeref:struct:__anon1e52787c0508
xXF86DRIGetClientDriverNameReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetClientDriverNameReq;$/;"	t	typeref:struct:_XF86DRIGetClientDriverName
xXF86DRIGetDeviceInfoReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDeviceInfoReply;$/;"	t	typeref:struct:__anon1e52787c0908
xXF86DRIGetDeviceInfoReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDeviceInfoReq;$/;"	t	typeref:struct:_XF86DRIGetDeviceInfo
xXF86DRIGetDrawableInfoReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDrawableInfoReply;$/;"	t	typeref:struct:__anon1e52787c0808
xXF86DRIGetDrawableInfoReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDrawableInfoReq;$/;"	t	typeref:struct:_XF86DRIGetDrawableInfo
xXF86DRIOpenConnectionReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenConnectionReply;$/;"	t	typeref:struct:__anon1e52787c0308
xXF86DRIOpenConnectionReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenConnectionReq;$/;"	t	typeref:struct:_XF86DRIOpenConnection
xXF86DRIOpenFullScreenReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenFullScreenReply;$/;"	t	typeref:struct:__anon1e52787c0a08
xXF86DRIOpenFullScreenReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenFullScreenReq;$/;"	t	typeref:struct:_XF86DRIOpenFullScreen
xXF86DRIQueryDirectRenderingCapableReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryDirectRenderingCapableReply;$/;"	t	typeref:struct:__anon1e52787c0208
xXF86DRIQueryDirectRenderingCapableReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryDirectRenderingCapableReq;$/;"	t	typeref:struct:_XF86DRIQueryDirectRenderingCapable
xXF86DRIQueryVersionReply	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryVersionReply;$/;"	t	typeref:struct:__anon1e52787c0108
xXF86DRIQueryVersionReq	tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryVersionReq;$/;"	t	typeref:struct:_XF86DRIQueryVersion
x_dir	exynos/exynos_fimg2d.h	/^	unsigned char			x_dir;$/;"	m	struct:g2d_image	typeref:typename:unsigned char
xf86dri_extension_hooks	tests/ttmtest/src/xf86dri.c	/^static \/* const *\/ XExtensionHooks xf86dri_extension_hooks = {$/;"	v	typeref:typename:XExtensionHooks	file:
xf86dri_extension_name	tests/ttmtest/src/xf86dri.c	/^static char xf86dri_extension_name[] = XF86DRINAME;$/;"	v	typeref:typename:char[]	file:
xf86dri_info	tests/ttmtest/src/xf86dri.c	/^static XExtensionInfo *xf86dri_info = &_xf86dri_info_data;$/;"	v	typeref:typename:XExtensionInfo *	file:
xhot	include/drm/vmwgfx_drm.h	/^	__s32 xhot;$/;"	m	struct:drm_vmw_cursor_bypass_arg	typeref:typename:__s32
xpos	include/drm/vmwgfx_drm.h	/^	__s32 xpos;$/;"	m	struct:drm_vmw_cursor_bypass_arg	typeref:typename:__s32
xscale	exynos/exynos_fimg2d.h	/^	unsigned int			xscale;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
xsub	tests/util/format.h	/^	unsigned int xsub;$/;"	m	struct:util_yuv_info	typeref:typename:unsigned int
y	exynos/exynos_fimg2d.h	/^		unsigned int y:16;$/;"	m	struct:g2d_point_val::__anoncf24962e0108	typeref:typename:unsigned int:16
y	freedreno/kgsl/msm_kgsl.h	/^	unsigned int y;$/;"	m	struct:kgsl_gmem_desc	typeref:typename:unsigned int
y	include/drm/drm_mode.h	/^		__u16 x, y;$/;"	m	struct:hdr_metadata_infoframe::__anon26b8ab870108	typeref:typename:__u16
y	include/drm/drm_mode.h	/^		__u16 x, y;$/;"	m	struct:hdr_metadata_infoframe::__anon26b8ab870208	typeref:typename:__u16
y	include/drm/drm_mode.h	/^	__s32 y;$/;"	m	struct:drm_mode_cursor	typeref:typename:__s32
y	include/drm/drm_mode.h	/^	__s32 y;$/;"	m	struct:drm_mode_cursor2	typeref:typename:__s32
y	include/drm/drm_mode.h	/^	__u32 y; \/**< y Position on the framebuffer *\/$/;"	m	struct:drm_mode_crtc	typeref:typename:__u32
y	include/drm/drm_sarea.h	/^	unsigned int y;$/;"	m	struct:drm_sarea_frame	typeref:typename:unsigned int
y	include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear	typeref:typename:int
y	include/drm/mach64_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_mach64_blit	typeref:typename:unsigned short
y	include/drm/r128_drm.h	/^	int *y;$/;"	m	struct:drm_r128_depth	typeref:typename:int *
y	include/drm/r128_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_r128_blit	typeref:typename:unsigned short
y	include/drm/radeon_drm.h	/^	unsigned int x, y;	\/* Blit coordinates *\/$/;"	m	struct:drm_radeon_tex_image	typeref:typename:unsigned int
y	include/drm/virtgpu_drm.h	/^	__u32 y;$/;"	m	struct:drm_virtgpu_3d_box	typeref:typename:__u32
y	include/drm/vmwgfx_drm.h	/^	__s32 y;$/;"	m	struct:drm_vmw_rect	typeref:typename:__s32
y	tests/exynos/exynos_fimg2d_test.c	/^		int x, y;$/;"	m	struct:g2d_move_test::g2d_step	typeref:typename:int	file:
y	tests/modetest/cursor.c	/^	uint32_t enabled, x, y;$/;"	m	struct:cursor	typeref:typename:uint32_t	file:
y	tests/modetest/modetest.c	/^	int32_t x, y;$/;"	m	struct:plane_arg	typeref:typename:int32_t	file:
y	tests/util/pattern.c	/^	unsigned char y;$/;"	m	struct:color_yuv	typeref:typename:unsigned char	file:
y	xf86drmMode.h	/^	uint32_t x, y; \/**< Position on the framebuffer *\/$/;"	m	struct:_drmModeCrtc	typeref:typename:uint32_t
y	xf86drmMode.h	/^	uint32_t x, y;$/;"	m	struct:_drmModePlane	typeref:typename:uint32_t
y1	include/drm/drm.h	/^	unsigned short y1;$/;"	m	struct:drm_clip_rect	typeref:typename:unsigned short
y1	include/drm/drm_mode.h	/^	__s32 y1;$/;"	m	struct:drm_mode_rect	typeref:typename:__s32
y2	include/drm/drm.h	/^	unsigned short y2;$/;"	m	struct:drm_clip_rect	typeref:typename:unsigned short
y2	include/drm/drm_mode.h	/^	__s32 y2;$/;"	m	struct:drm_mode_rect	typeref:typename:__s32
y_dir	exynos/exynos_fimg2d.h	/^	unsigned char			y_dir;$/;"	m	struct:g2d_image	typeref:typename:unsigned char
ydir	include/drm/mga_drm.h	/^	int height, ydir;	\/* flip image vertically *\/$/;"	m	struct:_drm_mga_blit	typeref:typename:int
yhot	include/drm/vmwgfx_drm.h	/^	__s32 yhot;$/;"	m	struct:drm_vmw_cursor_bypass_arg	typeref:typename:__s32
ypos	include/drm/vmwgfx_drm.h	/^	__s32 ypos;$/;"	m	struct:drm_vmw_cursor_bypass_arg	typeref:typename:__s32
yscale	exynos/exynos_fimg2d.h	/^	unsigned int			yscale;$/;"	m	struct:g2d_image	typeref:typename:unsigned int
ysub	tests/util/format.h	/^	unsigned int ysub;$/;"	m	struct:util_yuv_info	typeref:typename:unsigned int
yuv	tests/util/format.h	/^	const struct util_yuv_info yuv;$/;"	m	struct:util_format_info	typeref:typename:const struct util_yuv_info
z	include/drm/virtgpu_drm.h	/^	__u32 z;$/;"	m	struct:drm_virtgpu_3d_box	typeref:typename:__u32
z_cntl	include/drm/mach64_drm.h	/^	unsigned int z_cntl;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
z_off_pitch	include/drm/mach64_drm.h	/^	unsigned int z_off_pitch;$/;"	m	struct:__anonf986fb050108	typeref:typename:unsigned int
z_offset_c	include/drm/r128_drm.h	/^	unsigned int z_offset_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
z_pitch_c	include/drm/r128_drm.h	/^	unsigned int z_pitch_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
z_sten_cntl_c	include/drm/r128_drm.h	/^	unsigned int z_sten_cntl_c;$/;"	m	struct:__anon7d0121cf0108	typeref:typename:unsigned int
zs_read	include/drm/vc4_drm.h	/^	struct drm_vc4_submit_rcl_surface zs_read;$/;"	m	struct:drm_vc4_submit_cl	typeref:struct:drm_vc4_submit_rcl_surface
zs_write	include/drm/vc4_drm.h	/^	struct drm_vc4_submit_rcl_surface zs_write;$/;"	m	struct:drm_vc4_submit_cl	typeref:struct:drm_vc4_submit_rcl_surface
zx_xXF86DRIAuthConnectionReply	tests/ttmtest/src/xf86dristr.h	/^#define zx_xXF86DRIAuthConnectionReply /;"	d
