{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428374056330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428374056335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:34:16 2015 " "Processing started: Mon Apr 06 19:34:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428374056335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428374056335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428374056335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1428374056673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/write_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/write_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_control_logic " "Found entity 1: write_control_logic" {  } { { "../src/write_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/write_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../src/sync_fifo.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/sync_fifo.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/read_control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/read_control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_control_logic " "Found entity 1: read_control_logic" {  } { { "../src/read_control_logic.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/read_control_logic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/mem_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/mem_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_array " "Found entity 1: mem_array" {  } { { "../src/mem_array.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/mem_array.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(360) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(360): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 360 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1428374069853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/ept_5m57_ap_u2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_transfer_test/ept_5m57_ap_u2_transfer_test/src/ept_5m57_ap_u2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_U2_Top " "Found entity 1: EPT_5M57_AP_U2_Top" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428374069854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428374069854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_5M57_AP_U2_Top " "Elaborating entity \"EPT_5M57_AP_U2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428374069912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switch_reset EPT_5M57_AP_U2_Top.v(124) " "Verilog HDL or VHDL warning at EPT_5M57_AP_U2_Top.v(124): object \"switch_reset\" assigned a value but never read" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428374069918 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_block_transfer_reg EPT_5M57_AP_U2_Top.v(146) " "Verilog HDL or VHDL warning at EPT_5M57_AP_U2_Top.v(146): object \"start_block_transfer_reg\" assigned a value but never read" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428374069919 "|EPT_5M57_AP_U2_Top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EPT_5M57_AP_U2_Top.v(258) " "Verilog HDL Case Statement information at EPT_5M57_AP_U2_Top.v(258): all case item expressions in this case statement are onehot" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1428374069922 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED EPT_5M57_AP_U2_Top.v(250) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(250): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 250 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428374069923 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_block_transfer EPT_5M57_AP_U2_Top.v(408) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(408): inferring latch(es) for variable \"start_block_transfer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 408 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428374069929 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LB_IOL EPT_5M57_AP_U2_Top.v(49) " "Output port \"LB_IOL\" at EPT_5M57_AP_U2_Top.v(49) has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428374069937 "|EPT_5M57_AP_U2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_block_transfer EPT_5M57_AP_U2_Top.v(412) " "Inferred latch for \"start_block_transfer\" at EPT_5M57_AP_U2_Top.v(412)" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428374069943 "|EPT_5M57_AP_U2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] EPT_5M57_AP_U2_Top.v(254) " "Inferred latch for \"LED\[0\]\" at EPT_5M57_AP_U2_Top.v(254)" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428374069946 "|EPT_5M57_AP_U2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] EPT_5M57_AP_U2_Top.v(254) " "Inferred latch for \"LED\[1\]\" at EPT_5M57_AP_U2_Top.v(254)" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428374069946 "|EPT_5M57_AP_U2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] EPT_5M57_AP_U2_Top.v(254) " "Inferred latch for \"LED\[2\]\" at EPT_5M57_AP_U2_Top.v(254)" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428374069946 "|EPT_5M57_AP_U2_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] EPT_5M57_AP_U2_Top.v(254) " "Inferred latch for \"LED\[3\]\" at EPT_5M57_AP_U2_Top.v(254)" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428374069946 "|EPT_5M57_AP_U2_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo sync_fifo:BLOCK_IN_FIFO " "Elaborating entity \"sync_fifo\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "BLOCK_IN_FIFO" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374069984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_control_logic sync_fifo:BLOCK_IN_FIFO\|write_control_logic:U_WRITE_CTRL " "Elaborating entity \"write_control_logic\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\|write_control_logic:U_WRITE_CTRL\"" {  } { { "../src/sync_fifo.v" "U_WRITE_CTRL" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/sync_fifo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_control_logic sync_fifo:BLOCK_IN_FIFO\|read_control_logic:U_READ_CTRL " "Elaborating entity \"read_control_logic\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\|read_control_logic:U_READ_CTRL\"" {  } { { "../src/sync_fifo.v" "U_READ_CTRL" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/sync_fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_array sync_fifo:BLOCK_IN_FIFO\|mem_array:U_MEM_ARRAY " "Elaborating entity \"mem_array\" for hierarchy \"sync_fifo:BLOCK_IN_FIFO\|mem_array:U_MEM_ARRAY\"" {  } { { "../src/sync_fifo.v" "U_MEM_ARRAY" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/sync_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428374070424 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LB_SER\[0\] " "Bidir \"LB_SER\[0\]\" has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1428374071171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LB_SER\[1\] " "Bidir \"LB_SER\[1\]\" has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 46 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1428374071171 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1428374071171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[0\] GND " "Pin \"LB_IOL\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[1\] GND " "Pin \"LB_IOL\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[2\] GND " "Pin \"LB_IOL\[2\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[3\] GND " "Pin \"LB_IOL\[3\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[4\] GND " "Pin \"LB_IOL\[4\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[5\] GND " "Pin \"LB_IOL\[5\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[6\] GND " "Pin \"LB_IOL\[6\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[7\] GND " "Pin \"LB_IOL\[7\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|LB_IOL[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 GND " "Pin \"TR_DIR_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 GND " "Pin \"TR_OE_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 GND " "Pin \"TR_DIR_2\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 VCC " "Pin \"TR_OE_2\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 VCC " "Pin \"TR_OE_3\" is stuck at VCC" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428374071390 "|EPT_5M57_AP_U2_Top|TR_OE_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428374071390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1428374071654 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer.vqm" 432 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071698 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1428374071698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[0\] " "No output dependent on input pin \"LB_AD\[0\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_AD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[1\] " "No output dependent on input pin \"LB_AD\[1\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_AD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[2\] " "No output dependent on input pin \"LB_AD\[2\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_AD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[3\] " "No output dependent on input pin \"LB_AD\[3\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_AD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[4\] " "No output dependent on input pin \"LB_AD\[4\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_AD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_AD\[5\] " "No output dependent on input pin \"LB_AD\[5\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_AD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[0\] " "No output dependent on input pin \"LB_IOH\[0\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[1\] " "No output dependent on input pin \"LB_IOH\[1\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[2\] " "No output dependent on input pin \"LB_IOH\[2\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[3\] " "No output dependent on input pin \"LB_IOH\[3\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[4\] " "No output dependent on input pin \"LB_IOH\[4\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[5\] " "No output dependent on input pin \"LB_IOH\[5\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[6\] " "No output dependent on input pin \"LB_IOH\[6\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LB_IOH\[7\] " "No output dependent on input pin \"LB_IOH\[7\]\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|LB_IOH[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_1 " "No output dependent on input pin \"SW_USER_1\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|SW_USER_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_2 " "No output dependent on input pin \"SW_USER_2\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428374071718 "|EPT_5M57_AP_U2_Top|SW_USER_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1428374071718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "685 " "Implemented 685 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428374071721 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428374071721 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428374071721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "634 " "Implemented 634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428374071721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428374071721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428374071844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428374071908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:34:31 2015 " "Processing ended: Mon Apr 06 19:34:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428374071908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428374071908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428374071908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428374071908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428374074206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428374074210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:34:33 2015 " "Processing started: Mon Apr 06 19:34:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428374074210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1428374074210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1428374074211 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1428374074315 ""}
{ "Info" "0" "" "Project  = EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Project  = EPT_5M57_AP_U2_Top" 0 0 "Fitter" 0 0 1428374074316 ""}
{ "Info" "0" "" "Revision = EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Revision = EPT_5M57_AP_U2_Top" 0 0 "Fitter" 0 0 1428374074316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1428374074386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_5M57_AP_U2_Top 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"EPT_5M57_AP_U2_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428374074389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428374074457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428374074457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428374074599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428374074607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428374074715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428374074715 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1428374074826 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1428374074827 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR aa\[1\] " "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428374074837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1428374074837 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428374074837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1428374074837 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1428374074843 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1428374074843 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428374074844 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428374074844 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150        aa\[1\] " "  15.150        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428374074844 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150       CLK_66 " "  15.150       CLK_66" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428374074844 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1428374074844 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428374074860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428374074860 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1428374074870 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "aa\[1\] Global clock in PIN 12 " "Automatically promoted signal \"aa\[1\]\" to use Global clock in PIN 12" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1428374074896 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "aa\[0\] Global clock " "Automatically promoted some destinations of signal \"aa\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 333 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 334 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[1\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[3\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[3\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[4\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[4\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[5\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[5\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_transfer_library.vqm" 416 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074896 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1428374074896 ""}  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1428374074896 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "aa\[0\] " "Pin \"aa\[0\]\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 3800 9695 10437 0 0 }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1428374074897 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_signal_reg Global clock " "Automatically promoted some destinations of signal \"reset_signal_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED\[3\]~4 " "Destination \"LED\[3\]~4\" may be non-global or may not use global clock" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 254 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~5_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~5_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 98 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~6_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~6_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 99 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~4_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~4_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 97 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~7_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~7_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 100 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~8_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~8_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 101 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~9_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~9_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 102 17 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~13_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 106 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~10_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~10_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 103 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination \"active_block:BLOCK_TRANSFER_INST\|uc_out~14_I\" may be non-global or may not use global clock" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/active_block.vqm" 107 18 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1428374074898 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1428374074898 ""}  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 211 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1428374074898 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1428374074898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1428374074904 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1428374074978 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1428374075088 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1428374075089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1428374075089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428374075090 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428374075155 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1428374075163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428374075270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428374075655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428374075659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428374075944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428374075944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428374076009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Router estimated average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428374076267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428374076267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428374076375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428374076375 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1428374076375 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428374076375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428374076398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428374076405 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LB_SER\[0\] a permanently disabled " "Pin LB_SER\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LB_SER[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LB_SER\[0\]" } } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 3815 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428374076467 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LB_SER\[1\] a permanently disabled " "Pin LB_SER\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LB_SER[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LB_SER\[1\]" } } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/src/EPT_5M57_AP_U2_Top.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 3816 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1428374076467 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1428374076467 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1428374076467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428374076539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428374076624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:34:36 2015 " "Processing ended: Mon Apr 06 19:34:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428374076624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428374076624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428374076624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428374076624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1428374078741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428374078746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:34:38 2015 " "Processing started: Mon Apr 06 19:34:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428374078746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1428374078746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1428374078746 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1428374079170 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1428374079179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428374079361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:34:39 2015 " "Processing ended: Mon Apr 06 19:34:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428374079361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428374079361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428374079361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1428374079361 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1428374079998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1428374081639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428374081644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:34:41 2015 " "Processing started: Mon Apr 06 19:34:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428374081644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428374081644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_sta EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428374081644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1428374081765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1428374081907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428374081990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428374081990 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428374082106 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428374082833 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1428374082908 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1428374082929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR aa\[1\] " "Register active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_WR is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428374082944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428374082944 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[0\] is being clocked by active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428374082945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1428374082945 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1428374082948 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428374082949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428374082961 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1428374083016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428374083028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428374083042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428374083057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428374083071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428374083084 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1428374083134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428374083198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428374083198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428374083324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:34:43 2015 " "Processing ended: Mon Apr 06 19:34:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428374083324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428374083324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428374083324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428374083324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428374085541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428374085546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:34:45 2015 " "Processing started: Mon Apr 06 19:34:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428374085546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428374085546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428374085546 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "EPT_5M57_AP_U2_Top.vho EPT_5M57_AP_U2_Top_vhd.sdo C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/simulation/modelsim/ simulation " "Generated files \"EPT_5M57_AP_U2_Top.vho\" and \"EPT_5M57_AP_U2_Top_vhd.sdo\" in directory \"C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Transfer_Test/EPT_5M57_AP_U2_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1428374086346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428374086418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:34:46 2015 " "Processing ended: Mon Apr 06 19:34:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428374086418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428374086418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428374086418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428374086418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428374087035 ""}
