module TopModule (
    input             clk,
    input             areset,
    input             predict_valid,
    input             predict_taken,
    input             train_mispredicted,
    input             train_taken,
    input      [31:0] train_history,
    output reg [31:0] predict_history
);

    always @(posedge clk or posedge areset) begin
        if (areset) begin
            predict_history <= 32'd0;
        end
        else if (train_mispredicted) begin
            // Roll back to history before the mispredicted branch,
            // then insert the actual branch outcome as the youngest bit.
            predict_history <= {train_history[30:0], train_taken};
        end
        else if (predict_valid) begin
            // Shift in the predicted branch outcome from the LSB side.
            predict_history <= {predict_history[30:0], predict_taken};
        end
    end

endmodule
