/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* CSync */
#define CSync__0__INTTYPE CYREG_PICU0_INTTYPE6
#define CSync__0__MASK 0x40u
#define CSync__0__PC CYREG_PRT0_PC6
#define CSync__0__PORT 0u
#define CSync__0__SHIFT 6u
#define CSync__AG CYREG_PRT0_AG
#define CSync__AMUX CYREG_PRT0_AMUX
#define CSync__BIE CYREG_PRT0_BIE
#define CSync__BIT_MASK CYREG_PRT0_BIT_MASK
#define CSync__BYP CYREG_PRT0_BYP
#define CSync__CTL CYREG_PRT0_CTL
#define CSync__DM0 CYREG_PRT0_DM0
#define CSync__DM1 CYREG_PRT0_DM1
#define CSync__DM2 CYREG_PRT0_DM2
#define CSync__DR CYREG_PRT0_DR
#define CSync__INP_DIS CYREG_PRT0_INP_DIS
#define CSync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CSync__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CSync__LCD_EN CYREG_PRT0_LCD_EN
#define CSync__MASK 0x40u
#define CSync__PORT 0u
#define CSync__PRT CYREG_PRT0_PRT
#define CSync__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CSync__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CSync__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CSync__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CSync__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CSync__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CSync__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CSync__PS CYREG_PRT0_PS
#define CSync__SHIFT 6u
#define CSync__SLW CYREG_PRT0_SLW

/* Servo */
#define Servo__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Servo__0__MASK 0x04u
#define Servo__0__PC CYREG_PRT3_PC2
#define Servo__0__PORT 3u
#define Servo__0__SHIFT 2u
#define Servo__AG CYREG_PRT3_AG
#define Servo__AMUX CYREG_PRT3_AMUX
#define Servo__BIE CYREG_PRT3_BIE
#define Servo__BIT_MASK CYREG_PRT3_BIT_MASK
#define Servo__BYP CYREG_PRT3_BYP
#define Servo__CTL CYREG_PRT3_CTL
#define Servo__DM0 CYREG_PRT3_DM0
#define Servo__DM1 CYREG_PRT3_DM1
#define Servo__DM2 CYREG_PRT3_DM2
#define Servo__DR CYREG_PRT3_DR
#define Servo__INP_DIS CYREG_PRT3_INP_DIS
#define Servo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Servo__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Servo__LCD_EN CYREG_PRT3_LCD_EN
#define Servo__MASK 0x04u
#define Servo__PORT 3u
#define Servo__PRT CYREG_PRT3_PRT
#define Servo__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Servo__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Servo__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Servo__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Servo__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Servo__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Servo__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Servo__PS CYREG_PRT3_PS
#define Servo__SHIFT 2u
#define Servo__SLW CYREG_PRT3_SLW

/* VSync */
#define VSync__0__INTTYPE CYREG_PICU0_INTTYPE4
#define VSync__0__MASK 0x10u
#define VSync__0__PC CYREG_PRT0_PC4
#define VSync__0__PORT 0u
#define VSync__0__SHIFT 4u
#define VSync__AG CYREG_PRT0_AG
#define VSync__AMUX CYREG_PRT0_AMUX
#define VSync__BIE CYREG_PRT0_BIE
#define VSync__BIT_MASK CYREG_PRT0_BIT_MASK
#define VSync__BYP CYREG_PRT0_BYP
#define VSync__CTL CYREG_PRT0_CTL
#define VSync__DM0 CYREG_PRT0_DM0
#define VSync__DM1 CYREG_PRT0_DM1
#define VSync__DM2 CYREG_PRT0_DM2
#define VSync__DR CYREG_PRT0_DR
#define VSync__INP_DIS CYREG_PRT0_INP_DIS
#define VSync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VSync__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VSync__LCD_EN CYREG_PRT0_LCD_EN
#define VSync__MASK 0x10u
#define VSync__PORT 0u
#define VSync__PRT CYREG_PRT0_PRT
#define VSync__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VSync__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VSync__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VSync__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VSync__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VSync__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VSync__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VSync__PS CYREG_PRT0_PS
#define VSync__SHIFT 4u
#define VSync__SLW CYREG_PRT0_SLW

/* Video */
#define Video__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Video__0__MASK 0x04u
#define Video__0__PC CYREG_PRT4_PC2
#define Video__0__PORT 4u
#define Video__0__SHIFT 2u
#define Video__AG CYREG_PRT4_AG
#define Video__AMUX CYREG_PRT4_AMUX
#define Video__BIE CYREG_PRT4_BIE
#define Video__BIT_MASK CYREG_PRT4_BIT_MASK
#define Video__BYP CYREG_PRT4_BYP
#define Video__CTL CYREG_PRT4_CTL
#define Video__DM0 CYREG_PRT4_DM0
#define Video__DM1 CYREG_PRT4_DM1
#define Video__DM2 CYREG_PRT4_DM2
#define Video__DR CYREG_PRT4_DR
#define Video__INP_DIS CYREG_PRT4_INP_DIS
#define Video__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Video__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Video__LCD_EN CYREG_PRT4_LCD_EN
#define Video__MASK 0x04u
#define Video__PORT 4u
#define Video__PRT CYREG_PRT4_PRT
#define Video__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Video__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Video__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Video__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Video__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Video__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Video__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Video__PS CYREG_PRT4_PS
#define Video__SHIFT 2u
#define Video__SLW CYREG_PRT4_SLW

/* Hall_LED */
#define Hall_LED__0__INTTYPE CYREG_PICU6_INTTYPE3
#define Hall_LED__0__MASK 0x08u
#define Hall_LED__0__PC CYREG_PRT6_PC3
#define Hall_LED__0__PORT 6u
#define Hall_LED__0__SHIFT 3u
#define Hall_LED__AG CYREG_PRT6_AG
#define Hall_LED__AMUX CYREG_PRT6_AMUX
#define Hall_LED__BIE CYREG_PRT6_BIE
#define Hall_LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define Hall_LED__BYP CYREG_PRT6_BYP
#define Hall_LED__CTL CYREG_PRT6_CTL
#define Hall_LED__DM0 CYREG_PRT6_DM0
#define Hall_LED__DM1 CYREG_PRT6_DM1
#define Hall_LED__DM2 CYREG_PRT6_DM2
#define Hall_LED__DR CYREG_PRT6_DR
#define Hall_LED__INP_DIS CYREG_PRT6_INP_DIS
#define Hall_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Hall_LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Hall_LED__LCD_EN CYREG_PRT6_LCD_EN
#define Hall_LED__MASK 0x08u
#define Hall_LED__PORT 6u
#define Hall_LED__PRT CYREG_PRT6_PRT
#define Hall_LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Hall_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Hall_LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Hall_LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Hall_LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Hall_LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Hall_LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Hall_LED__PS CYREG_PRT6_PS
#define Hall_LED__SHIFT 3u
#define Hall_LED__SLW CYREG_PRT6_SLW

/* Throttle */
#define Throttle__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Throttle__0__MASK 0x10u
#define Throttle__0__PC CYREG_PRT3_PC4
#define Throttle__0__PORT 3u
#define Throttle__0__SHIFT 4u
#define Throttle__AG CYREG_PRT3_AG
#define Throttle__AMUX CYREG_PRT3_AMUX
#define Throttle__BIE CYREG_PRT3_BIE
#define Throttle__BIT_MASK CYREG_PRT3_BIT_MASK
#define Throttle__BYP CYREG_PRT3_BYP
#define Throttle__CTL CYREG_PRT3_CTL
#define Throttle__DM0 CYREG_PRT3_DM0
#define Throttle__DM1 CYREG_PRT3_DM1
#define Throttle__DM2 CYREG_PRT3_DM2
#define Throttle__DR CYREG_PRT3_DR
#define Throttle__INP_DIS CYREG_PRT3_INP_DIS
#define Throttle__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Throttle__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Throttle__LCD_EN CYREG_PRT3_LCD_EN
#define Throttle__MASK 0x10u
#define Throttle__PORT 3u
#define Throttle__PRT CYREG_PRT3_PRT
#define Throttle__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Throttle__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Throttle__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Throttle__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Throttle__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Throttle__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Throttle__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Throttle__PS CYREG_PRT3_PS
#define Throttle__SHIFT 4u
#define Throttle__SLW CYREG_PRT3_SLW

/* PID_Timer */
#define PID_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define PID_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define PID_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PID_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PID_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define PID_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define PID_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define PID_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define PID_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define PID_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PID_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PID_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PID_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define PID_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define PID_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PID_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PID_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define PID_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* Reference */
#define Reference_viDAC8__CR0 CYREG_DAC2_CR0
#define Reference_viDAC8__CR1 CYREG_DAC2_CR1
#define Reference_viDAC8__D CYREG_DAC2_D
#define Reference_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Reference_viDAC8__PM_ACT_MSK 0x04u
#define Reference_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Reference_viDAC8__PM_STBY_MSK 0x04u
#define Reference_viDAC8__STROBE CYREG_DAC2_STROBE
#define Reference_viDAC8__SW0 CYREG_DAC2_SW0
#define Reference_viDAC8__SW2 CYREG_DAC2_SW2
#define Reference_viDAC8__SW3 CYREG_DAC2_SW3
#define Reference_viDAC8__SW4 CYREG_DAC2_SW4
#define Reference_viDAC8__TR CYREG_DAC2_TR
#define Reference_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define Reference_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define Reference_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define Reference_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define Reference_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define Reference_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define Reference_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define Reference_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define Reference_viDAC8__TST CYREG_DAC2_TST

/* Servo_PWM */
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Servo_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Servo_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Servo_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Servo_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Servo_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Servo_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Servo_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Servo_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Servo_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1

/* pid_clock */
#define pid_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define pid_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define pid_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define pid_clock__CFG2_SRC_SEL_MASK 0x07u
#define pid_clock__INDEX 0x04u
#define pid_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define pid_clock__PM_ACT_MSK 0x10u
#define pid_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define pid_clock__PM_STBY_MSK 0x10u

/* Analog_CMP */
#define Analog_CMP_ctComp__CLK CYREG_CMP0_CLK
#define Analog_CMP_ctComp__CMP_MASK 0x01u
#define Analog_CMP_ctComp__CMP_NUMBER 0u
#define Analog_CMP_ctComp__CR CYREG_CMP0_CR
#define Analog_CMP_ctComp__LUT__CR CYREG_LUT0_CR
#define Analog_CMP_ctComp__LUT__MSK CYREG_LUT_MSK
#define Analog_CMP_ctComp__LUT__MSK_MASK 0x01u
#define Analog_CMP_ctComp__LUT__MSK_SHIFT 0u
#define Analog_CMP_ctComp__LUT__MX CYREG_LUT0_MX
#define Analog_CMP_ctComp__LUT__SR CYREG_LUT_SR
#define Analog_CMP_ctComp__LUT__SR_MASK 0x01u
#define Analog_CMP_ctComp__LUT__SR_SHIFT 0u
#define Analog_CMP_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Analog_CMP_ctComp__PM_ACT_MSK 0x01u
#define Analog_CMP_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Analog_CMP_ctComp__PM_STBY_MSK 0x01u
#define Analog_CMP_ctComp__SW0 CYREG_CMP0_SW0
#define Analog_CMP_ctComp__SW2 CYREG_CMP0_SW2
#define Analog_CMP_ctComp__SW3 CYREG_CMP0_SW3
#define Analog_CMP_ctComp__SW4 CYREG_CMP0_SW4
#define Analog_CMP_ctComp__SW6 CYREG_CMP0_SW6
#define Analog_CMP_ctComp__TR0 CYREG_CMP0_TR0
#define Analog_CMP_ctComp__TR1 CYREG_CMP0_TR1
#define Analog_CMP_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Analog_CMP_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Analog_CMP_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Analog_CMP_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Analog_CMP_ctComp__WRK CYREG_CMP_WRK
#define Analog_CMP_ctComp__WRK_MASK 0x01u
#define Analog_CMP_ctComp__WRK_SHIFT 0u

/* Hall_Timer */
#define Hall_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Hall_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Hall_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Hall_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Hall_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Hall_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Hall_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Hall_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Hall_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Hall_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define Hall_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Hall_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Hall_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Hall_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Hall_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Hall_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Hall_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB10_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB11_A0
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB11_A1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB11_D0
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB11_D1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB11_F0
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB11_F1
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Hall_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* dark_clock */
#define dark_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define dark_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define dark_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define dark_clock__CFG2_SRC_SEL_MASK 0x07u
#define dark_clock__INDEX 0x00u
#define dark_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define dark_clock__PM_ACT_MSK 0x01u
#define dark_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define dark_clock__PM_STBY_MSK 0x01u

/* hall_clock */
#define hall_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define hall_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define hall_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define hall_clock__CFG2_SRC_SEL_MASK 0x07u
#define hall_clock__INDEX 0x02u
#define hall_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define hall_clock__PM_ACT_MSK 0x04u
#define hall_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define hall_clock__PM_STBY_MSK 0x04u

/* Dark_Int_50 */
#define Dark_Int_50__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Dark_Int_50__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Dark_Int_50__INTC_MASK 0x04u
#define Dark_Int_50__INTC_NUMBER 2u
#define Dark_Int_50__INTC_PRIOR_NUM 7u
#define Dark_Int_50__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Dark_Int_50__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Dark_Int_50__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Hall_Sensor */
#define Hall_Sensor__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Hall_Sensor__0__MASK 0x40u
#define Hall_Sensor__0__PC CYREG_PRT3_PC6
#define Hall_Sensor__0__PORT 3u
#define Hall_Sensor__0__SHIFT 6u
#define Hall_Sensor__AG CYREG_PRT3_AG
#define Hall_Sensor__AMUX CYREG_PRT3_AMUX
#define Hall_Sensor__BIE CYREG_PRT3_BIE
#define Hall_Sensor__BIT_MASK CYREG_PRT3_BIT_MASK
#define Hall_Sensor__BYP CYREG_PRT3_BYP
#define Hall_Sensor__CTL CYREG_PRT3_CTL
#define Hall_Sensor__DM0 CYREG_PRT3_DM0
#define Hall_Sensor__DM1 CYREG_PRT3_DM1
#define Hall_Sensor__DM2 CYREG_PRT3_DM2
#define Hall_Sensor__DR CYREG_PRT3_DR
#define Hall_Sensor__INP_DIS CYREG_PRT3_INP_DIS
#define Hall_Sensor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Hall_Sensor__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Hall_Sensor__LCD_EN CYREG_PRT3_LCD_EN
#define Hall_Sensor__MASK 0x40u
#define Hall_Sensor__PORT 3u
#define Hall_Sensor__PRT CYREG_PRT3_PRT
#define Hall_Sensor__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Hall_Sensor__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Hall_Sensor__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Hall_Sensor__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Hall_Sensor__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Hall_Sensor__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Hall_Sensor__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Hall_Sensor__PS CYREG_PRT3_PS
#define Hall_Sensor__SHIFT 6u
#define Hall_Sensor__SLW CYREG_PRT3_SLW

/* servo_clock */
#define servo_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define servo_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define servo_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define servo_clock__CFG2_SRC_SEL_MASK 0x07u
#define servo_clock__INDEX 0x03u
#define servo_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define servo_clock__PM_ACT_MSK 0x08u
#define servo_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define servo_clock__PM_STBY_MSK 0x08u

/* Dark_Int_100 */
#define Dark_Int_100__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Dark_Int_100__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Dark_Int_100__INTC_MASK 0x01u
#define Dark_Int_100__INTC_NUMBER 0u
#define Dark_Int_100__INTC_PRIOR_NUM 7u
#define Dark_Int_100__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Dark_Int_100__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Dark_Int_100__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Dark_Int_150 */
#define Dark_Int_150__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Dark_Int_150__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Dark_Int_150__INTC_MASK 0x02u
#define Dark_Int_150__INTC_NUMBER 1u
#define Dark_Int_150__INTC_PRIOR_NUM 7u
#define Dark_Int_150__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Dark_Int_150__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Dark_Int_150__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Throttle_PWM */
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Throttle_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Throttle_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Throttle_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Throttle_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Throttle_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Throttle_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Throttle_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Throttle_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Throttle_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Throttle_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Throttle_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Throttle_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Throttle_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Throttle_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Throttle_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define Throttle_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define Throttle_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Throttle_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* Dark_Timer_50 */
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__0__POS 0
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__1__POS 1
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__2__POS 2
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__3__POS 3
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Dark_Timer_50_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Dark_Timer_50_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB07_A0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB07_A1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB07_D0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB07_D1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB07_F0
#define Dark_Timer_50_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB07_F1

/* PID_Interrupt */
#define PID_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define PID_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define PID_Interrupt__INTC_MASK 0x20u
#define PID_Interrupt__INTC_NUMBER 5u
#define PID_Interrupt__INTC_PRIOR_NUM 7u
#define PID_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define PID_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define PID_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Target_Int_50 */
#define Target_Int_50__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Target_Int_50__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Target_Int_50__INTC_MASK 0x100u
#define Target_Int_50__INTC_NUMBER 8u
#define Target_Int_50__INTC_PRIOR_NUM 7u
#define Target_Int_50__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define Target_Int_50__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Target_Int_50__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Dark_Timer_100 */
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__0__POS 0
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__1__POS 1
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__2__POS 2
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__3__POS 3
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Dark_Timer_100_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Dark_Timer_100_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB02_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB02_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB02_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB02_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB02_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB02_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB03_A0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB03_A1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB03_D0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB03_D1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB03_F0
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB03_F1
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Dark_Timer_100_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* Dark_Timer_150 */
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__0__POS 0
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__1__POS 1
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__2__POS 2
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__3__POS 3
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Dark_Timer_150_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Dark_Timer_150_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB14_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB14_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB14_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB14_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB14_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB14_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB15_A0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB15_A1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB15_D0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB15_D1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB15_F0
#define Dark_Timer_150_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB15_F1

/* Hall_Interrupt */
#define Hall_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Hall_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Hall_Interrupt__INTC_MASK 0x10u
#define Hall_Interrupt__INTC_NUMBER 4u
#define Hall_Interrupt__INTC_PRIOR_NUM 7u
#define Hall_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Hall_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Hall_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Target_Int_100 */
#define Target_Int_100__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Target_Int_100__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Target_Int_100__INTC_MASK 0x40u
#define Target_Int_100__INTC_NUMBER 6u
#define Target_Int_100__INTC_PRIOR_NUM 7u
#define Target_Int_100__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define Target_Int_100__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Target_Int_100__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Target_Int_150 */
#define Target_Int_150__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Target_Int_150__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Target_Int_150__INTC_MASK 0x80u
#define Target_Int_150__INTC_NUMBER 7u
#define Target_Int_150__INTC_PRIOR_NUM 7u
#define Target_Int_150__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define Target_Int_150__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Target_Int_150__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* throttle_clock */
#define throttle_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define throttle_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define throttle_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define throttle_clock__CFG2_SRC_SEL_MASK 0x07u
#define throttle_clock__INDEX 0x01u
#define throttle_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define throttle_clock__PM_ACT_MSK 0x02u
#define throttle_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define throttle_clock__PM_STBY_MSK 0x02u

/* Frame_Interrupt */
#define Frame_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Frame_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Frame_Interrupt__INTC_MASK 0x08u
#define Frame_Interrupt__INTC_NUMBER 3u
#define Frame_Interrupt__INTC_PRIOR_NUM 7u
#define Frame_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Frame_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Frame_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000001FFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
