INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../../Sources/conv/tb_conv.cpp in debug mode
   Compiling ../../../../../Sources/conv/conv.cpp in debug mode
   Generating csim.exe
Beginning testbench
Sent Bias
Sent whole Filter
Sent whole Input Map
Output is: 
-61 34 -31 
62 -3 -20 
-39 72 71 



-22 -30 -22 
18 106 -94 
10 -62 90 



The maximum depth reached by any of the 2 hls::stream() instances in the design is 130
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
