$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2425
b00000000 "
#2500
b00000001 "
#2501
b00000001 "
#3087
b00000000 "
#3088
b00000000 "
#3412
0!
#3787
b00000000 "
#3788
b00000000 "
#4112
1!
#4487
b00000000 "
#4488
b00000000 "
#5187
b00000000 "
#5188
b00000000 "
#5512
0!
#8387
b00000000 "
#8487
b00000001 "
#8488
b00000001 "
#12787
b00000001 "
#12887
b00000000 "
#12888
b00000000 "
