

================================================================
== Vivado HLS Report for 'DownsampleUnit0'
================================================================
* Date:           Mon Dec 10 14:57:10 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10938278|  10938278|  10938278|  10938278|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_conv1r_output     |  25367|  25367|      1057|          -|          -|    24|    no    |
        | + memset_conv1r_output    |   1055|   1055|        33|          -|          -|    32|    no    |
        |  ++ memset_conv1r_output  |     31|     31|         1|          -|          -|    32|    no    |
        |- memset_conv2r_ourput     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2r_ourput    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2r_ourput  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv3r_ourput     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv3r_ourput    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv3r_ourput  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv1l_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv1l_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1l_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2l_output     |   6551|   6551|       273|          -|          -|    24|    no    |
        | + memset_conv2l_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv2l_output  |     15|     15|         1|          -|          -|    16|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 25
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!tmp_s)
	3  / (tmp_s & !tmp_423)
	2  / (tmp_s & tmp_423 & !tmp_424)
	5  / (tmp_s & tmp_423 & tmp_424)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!tmp_425)
	6  / (tmp_425 & !tmp_426)
	5  / (tmp_425 & tmp_426 & !tmp_427)
	8  / (tmp_425 & tmp_426 & tmp_427)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	10  / (!tmp_428)
	9  / (tmp_428 & !tmp_429)
	8  / (tmp_428 & tmp_429 & !tmp_430)
	11  / (tmp_428 & tmp_429 & tmp_430)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	13  / (!tmp_431)
	12  / (tmp_431 & !tmp_432)
	11  / (tmp_431 & tmp_432 & !tmp_433)
	14  / (tmp_431 & tmp_432 & tmp_433)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!tmp_434)
	15  / (tmp_434 & !tmp_435)
	14  / (tmp_434 & tmp_435 & !tmp_436)
	17  / (tmp_434 & tmp_435 & tmp_436)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: conv1r_output (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst.0:0  %conv1r_output = alloca [24576 x float], align 4

ST_1: conv2r_ourput_0 (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst.0:1  %conv2r_ourput_0 = alloca [6144 x float], align 4

ST_1: conv3r_ourput_0 (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst.0:2  %conv3r_ourput_0 = alloca [6144 x float], align 4

ST_1: conv1l_output_0 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst.0:3  %conv1l_output_0 = alloca [6144 x float], align 4

ST_1: conv2l_output_0 (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst.0:4  %conv2l_output_0 = alloca [6144 x float], align 4

ST_1: StgValue_31 (18)  [1/1] 1.59ns
meminst.0:5  br label %meminst2.0


 <State 2>: 2.33ns
ST_2: invdar3 (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst2.0:0  %invdar3 = phi i5 [ 0, %meminst.0 ], [ %indvarinc4, %meminst25.0 ]

ST_2: indvarinc4 (21)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:146
meminst2.0:1  %indvarinc4 = add i5 %invdar3, 1

ST_2: empty_482 (22)  [1/1] 0.00ns
meminst2.0:2  %empty_482 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: StgValue_35 (23)  [1/1] 1.59ns
meminst2.0:3  br label %meminst6.0


 <State 3>: 2.33ns
ST_3: invdar7 (25)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst6.0:0  %invdar7 = phi i5 [ 0, %meminst2.0 ], [ %indvarinc8, %meminst69.0 ]

ST_3: indvarinc8 (26)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:146
meminst6.0:1  %indvarinc8 = add i5 %invdar7, 1

ST_3: empty_481 (27)  [1/1] 0.00ns
meminst6.0:2  %empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_39 (28)  [1/1] 1.59ns
meminst6.0:3  br label %meminst10.0


 <State 4>: 3.31ns
ST_4: invdar11 (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst10.0:0  %invdar11 = phi i5 [ 0, %meminst6.0 ], [ %indvarinc12, %meminst10.0 ]

ST_4: indvarinc12 (31)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:146
meminst10.0:1  %indvarinc12 = add i5 %invdar11, 1

ST_4: tmp (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst10.0:2  %tmp = call i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5(i5 %invdar3, i5 %invdar7, i5 %invdar11)

ST_4: tmp_664 (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst10.0:3  %tmp_664 = zext i15 %tmp to i64

ST_4: conv1r_output_addr (34)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst10.0:4  %conv1r_output_addr = getelementptr [24576 x float]* %conv1r_output, i64 0, i64 %tmp_664

ST_4: StgValue_45 (35)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:146
meminst10.0:5  store float 0.000000e+00, float* %conv1r_output_addr, align 4

ST_4: tmp_s (36)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:146
meminst10.0:6  %tmp_s = icmp eq i5 %invdar11, -1

ST_4: empty_479 (37)  [1/1] 0.00ns
meminst10.0:7  %empty_479 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: empty_480 (38)  [1/1] 0.00ns
meminst10.0:8  %empty_480 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: StgValue_49 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst10.0:9  br i1 %tmp_s, label %meminst69.0, label %meminst10.0

ST_4: tmp_423 (41)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:146
meminst69.0:0  %tmp_423 = icmp eq i5 %invdar7, -1

ST_4: empty_478 (42)  [1/1] 0.00ns
meminst69.0:1  %empty_478 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: StgValue_52 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst69.0:2  br i1 %tmp_423, label %meminst25.0, label %meminst6.0

ST_4: tmp_424 (45)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:146
meminst25.0:0  %tmp_424 = icmp eq i5 %invdar3, -9

ST_4: empty (46)  [1/1] 0.00ns
meminst25.0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1r_output) nounwind

ST_4: StgValue_55 (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:146
meminst25.0:2  br i1 %tmp_424, label %meminst17.0.preheader, label %meminst2.0

ST_4: StgValue_56 (49)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:147
meminst17.0.preheader:0  br label %meminst17.0


 <State 5>: 2.33ns
ST_5: invdar18 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst17.0:0  %invdar18 = phi i5 [ %indvarinc19, %meminst1720.0 ], [ 0, %meminst17.0.preheader ]

ST_5: indvarinc19 (52)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:147
meminst17.0:1  %indvarinc19 = add i5 %invdar18, 1

ST_5: empty_488 (53)  [1/1] 0.00ns
meminst17.0:2  %empty_488 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: StgValue_60 (54)  [1/1] 1.59ns
meminst17.0:3  br label %meminst21.0


 <State 6>: 2.35ns
ST_6: invdar22 (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst21.0:0  %invdar22 = phi i4 [ 0, %meminst17.0 ], [ %indvarinc23, %meminst2124.0 ]

ST_6: indvarinc23 (57)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:147
meminst21.0:1  %indvarinc23 = add i4 %invdar22, 1

ST_6: empty_487 (58)  [1/1] 0.00ns
meminst21.0:2  %empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: StgValue_64 (59)  [1/1] 1.59ns
meminst21.0:3  br label %meminst26.0


 <State 7>: 3.31ns
ST_7: invdar27 (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst26.0:0  %invdar27 = phi i4 [ 0, %meminst21.0 ], [ %indvarinc28, %meminst26.0 ]

ST_7: indvarinc28 (62)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:147
meminst26.0:1  %indvarinc28 = add i4 %invdar27, 1

ST_7: tmp_155 (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst26.0:2  %tmp_155 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar18, i4 %invdar22, i4 %invdar27)

ST_7: tmp_665 (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst26.0:3  %tmp_665 = zext i13 %tmp_155 to i64

ST_7: conv2r_ourput_0_add (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst26.0:4  %conv2r_ourput_0_add = getelementptr [6144 x float]* %conv2r_ourput_0, i64 0, i64 %tmp_665

ST_7: StgValue_70 (66)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:147
meminst26.0:5  store float 0.000000e+00, float* %conv2r_ourput_0_add, align 4

ST_7: tmp_425 (67)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:147
meminst26.0:6  %tmp_425 = icmp eq i4 %invdar27, -1

ST_7: empty_485 (68)  [1/1] 0.00ns
meminst26.0:7  %empty_485 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: empty_486 (69)  [1/1] 0.00ns
meminst26.0:8  %empty_486 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_7: StgValue_74 (70)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst26.0:9  br i1 %tmp_425, label %meminst2124.0, label %meminst26.0

ST_7: tmp_426 (72)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:147
meminst2124.0:0  %tmp_426 = icmp eq i4 %invdar22, -1

ST_7: empty_484 (73)  [1/1] 0.00ns
meminst2124.0:1  %empty_484 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: StgValue_77 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst2124.0:2  br i1 %tmp_426, label %meminst1720.0, label %meminst21.0

ST_7: tmp_427 (76)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:147
meminst1720.0:0  %tmp_427 = icmp eq i5 %invdar18, -9

ST_7: empty_483 (77)  [1/1] 0.00ns
meminst1720.0:1  %empty_483 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2r_ourput) nounwind

ST_7: StgValue_80 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:147
meminst1720.0:2  br i1 %tmp_427, label %meminst33.0.preheader, label %meminst17.0

ST_7: StgValue_81 (80)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:148
meminst33.0.preheader:0  br label %meminst33.0


 <State 8>: 2.33ns
ST_8: invdar34 (82)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst33.0:0  %invdar34 = phi i5 [ %indvarinc35, %meminst3336.0 ], [ 0, %meminst33.0.preheader ]

ST_8: indvarinc35 (83)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:148
meminst33.0:1  %indvarinc35 = add i5 %invdar34, 1

ST_8: empty_494 (84)  [1/1] 0.00ns
meminst33.0:2  %empty_494 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_8: StgValue_85 (85)  [1/1] 1.59ns
meminst33.0:3  br label %meminst37.0


 <State 9>: 2.35ns
ST_9: invdar38 (87)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst37.0:0  %invdar38 = phi i4 [ 0, %meminst33.0 ], [ %indvarinc39, %meminst3740.0 ]

ST_9: indvarinc39 (88)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:148
meminst37.0:1  %indvarinc39 = add i4 %invdar38, 1

ST_9: empty_493 (89)  [1/1] 0.00ns
meminst37.0:2  %empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_9: StgValue_89 (90)  [1/1] 1.59ns
meminst37.0:3  br label %meminst41.0


 <State 10>: 3.31ns
ST_10: invdar42 (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst41.0:0  %invdar42 = phi i4 [ 0, %meminst37.0 ], [ %indvarinc43, %meminst41.0 ]

ST_10: indvarinc43 (93)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:148
meminst41.0:1  %indvarinc43 = add i4 %invdar42, 1

ST_10: tmp_156 (94)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst41.0:2  %tmp_156 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar34, i4 %invdar38, i4 %invdar42)

ST_10: tmp_666 (95)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst41.0:3  %tmp_666 = zext i13 %tmp_156 to i64

ST_10: conv3r_ourput_0_add (96)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst41.0:4  %conv3r_ourput_0_add = getelementptr [6144 x float]* %conv3r_ourput_0, i64 0, i64 %tmp_666

ST_10: StgValue_95 (97)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:148
meminst41.0:5  store float 0.000000e+00, float* %conv3r_ourput_0_add, align 4

ST_10: tmp_428 (98)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:148
meminst41.0:6  %tmp_428 = icmp eq i4 %invdar42, -1

ST_10: empty_491 (99)  [1/1] 0.00ns
meminst41.0:7  %empty_491 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: empty_492 (100)  [1/1] 0.00ns
meminst41.0:8  %empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_10: StgValue_99 (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst41.0:9  br i1 %tmp_428, label %meminst3740.0, label %meminst41.0

ST_10: tmp_429 (103)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:148
meminst3740.0:0  %tmp_429 = icmp eq i4 %invdar38, -1

ST_10: empty_490 (104)  [1/1] 0.00ns
meminst3740.0:1  %empty_490 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: StgValue_102 (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst3740.0:2  br i1 %tmp_429, label %meminst3336.0, label %meminst37.0

ST_10: tmp_430 (107)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:148
meminst3336.0:0  %tmp_430 = icmp eq i5 %invdar34, -9

ST_10: empty_489 (108)  [1/1] 0.00ns
meminst3336.0:1  %empty_489 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv3r_ourput) nounwind

ST_10: StgValue_105 (109)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:148
meminst3336.0:2  br i1 %tmp_430, label %meminst48.0.preheader, label %meminst33.0

ST_10: StgValue_106 (111)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:149
meminst48.0.preheader:0  br label %meminst48.0


 <State 11>: 2.33ns
ST_11: invdar (113)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst48.0:0  %invdar = phi i5 [ %indvarinc, %meminst4851.0 ], [ 0, %meminst48.0.preheader ]

ST_11: indvarinc (114)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:149
meminst48.0:1  %indvarinc = add i5 %invdar, 1

ST_11: empty_500 (115)  [1/1] 0.00ns
meminst48.0:2  %empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_11: StgValue_110 (116)  [1/1] 1.59ns
meminst48.0:3  br label %meminst52.0


 <State 12>: 2.35ns
ST_12: invdar48 (118)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst52.0:0  %invdar48 = phi i4 [ 0, %meminst48.0 ], [ %indvarinc49, %meminst5255.0 ]

ST_12: indvarinc49 (119)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:149
meminst52.0:1  %indvarinc49 = add i4 %invdar48, 1

ST_12: empty_499 (120)  [1/1] 0.00ns
meminst52.0:2  %empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_12: StgValue_114 (121)  [1/1] 1.59ns
meminst52.0:3  br label %meminst56.0


 <State 13>: 3.31ns
ST_13: invdar49 (123)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst56.0:0  %invdar49 = phi i4 [ 0, %meminst52.0 ], [ %indvarinc50, %meminst56.0 ]

ST_13: indvarinc50 (124)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:149
meminst56.0:1  %indvarinc50 = add i4 %invdar49, 1

ST_13: tmp_157 (125)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst56.0:2  %tmp_157 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar, i4 %invdar48, i4 %invdar49)

ST_13: tmp_667 (126)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst56.0:3  %tmp_667 = zext i13 %tmp_157 to i64

ST_13: conv1l_output_0_add (127)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst56.0:4  %conv1l_output_0_add = getelementptr [6144 x float]* %conv1l_output_0, i64 0, i64 %tmp_667

ST_13: StgValue_120 (128)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:149
meminst56.0:5  store float 0.000000e+00, float* %conv1l_output_0_add, align 4

ST_13: tmp_431 (129)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:149
meminst56.0:6  %tmp_431 = icmp eq i4 %invdar49, -1

ST_13: empty_497 (130)  [1/1] 0.00ns
meminst56.0:7  %empty_497 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: empty_498 (131)  [1/1] 0.00ns
meminst56.0:8  %empty_498 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_13: StgValue_124 (132)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst56.0:9  br i1 %tmp_431, label %meminst5255.0, label %meminst56.0

ST_13: tmp_432 (134)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:149
meminst5255.0:0  %tmp_432 = icmp eq i4 %invdar48, -1

ST_13: empty_496 (135)  [1/1] 0.00ns
meminst5255.0:1  %empty_496 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: StgValue_127 (136)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst5255.0:2  br i1 %tmp_432, label %meminst4851.0, label %meminst52.0

ST_13: tmp_433 (138)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:149
meminst4851.0:0  %tmp_433 = icmp eq i5 %invdar, -9

ST_13: empty_495 (139)  [1/1] 0.00ns
meminst4851.0:1  %empty_495 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv1l_output) nounwind

ST_13: StgValue_130 (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:149
meminst4851.0:2  br i1 %tmp_433, label %meminst63.0.preheader, label %meminst48.0

ST_13: StgValue_131 (142)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:150
meminst63.0.preheader:0  br label %meminst63.0


 <State 14>: 2.33ns
ST_14: invdar50 (144)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst63.0:0  %invdar50 = phi i5 [ %indvarinc51, %meminst6366.0 ], [ 0, %meminst63.0.preheader ]

ST_14: indvarinc51 (145)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:150
meminst63.0:1  %indvarinc51 = add i5 %invdar50, 1

ST_14: empty_506 (146)  [1/1] 0.00ns
meminst63.0:2  %empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_14: StgValue_135 (147)  [1/1] 1.59ns
meminst63.0:3  br label %meminst67.0


 <State 15>: 2.35ns
ST_15: invdar51 (149)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst67.0:0  %invdar51 = phi i4 [ 0, %meminst63.0 ], [ %indvarinc52, %meminst6770.0 ]

ST_15: indvarinc52 (150)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:150
meminst67.0:1  %indvarinc52 = add i4 %invdar51, 1

ST_15: empty_505 (151)  [1/1] 0.00ns
meminst67.0:2  %empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_15: StgValue_139 (152)  [1/1] 1.59ns
meminst67.0:3  br label %meminst71.0


 <State 16>: 3.31ns
ST_16: invdar52 (154)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst71.0:0  %invdar52 = phi i4 [ 0, %meminst67.0 ], [ %indvarinc53, %meminst71.0 ]

ST_16: indvarinc53 (155)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:150
meminst71.0:1  %indvarinc53 = add i4 %invdar52, 1

ST_16: tmp_158 (156)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst71.0:2  %tmp_158 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4(i5 %invdar50, i4 %invdar51, i4 %invdar52)

ST_16: tmp_668 (157)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst71.0:3  %tmp_668 = zext i13 %tmp_158 to i64

ST_16: conv2l_output_0_add (158)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst71.0:4  %conv2l_output_0_add = getelementptr [6144 x float]* %conv2l_output_0, i64 0, i64 %tmp_668

ST_16: StgValue_145 (159)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:150
meminst71.0:5  store float 0.000000e+00, float* %conv2l_output_0_add, align 4

ST_16: tmp_434 (160)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:150
meminst71.0:6  %tmp_434 = icmp eq i4 %invdar52, -1

ST_16: empty_503 (161)  [1/1] 0.00ns
meminst71.0:7  %empty_503 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: empty_504 (162)  [1/1] 0.00ns
meminst71.0:8  %empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_16: StgValue_149 (163)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst71.0:9  br i1 %tmp_434, label %meminst6770.0, label %meminst71.0

ST_16: tmp_435 (165)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:150
meminst6770.0:0  %tmp_435 = icmp eq i4 %invdar51, -1

ST_16: empty_502 (166)  [1/1] 0.00ns
meminst6770.0:1  %empty_502 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: StgValue_152 (167)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst6770.0:2  br i1 %tmp_435, label %meminst6366.0, label %meminst67.0

ST_16: tmp_436 (169)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:150
meminst6366.0:0  %tmp_436 = icmp eq i5 %invdar50, -9

ST_16: empty_501 (170)  [1/1] 0.00ns
meminst6366.0:1  %empty_501 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_conv2l_output) nounwind

ST_16: StgValue_155 (171)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:150
meminst6366.0:2  br i1 %tmp_436, label %meminst5962.0, label %meminst63.0

ST_16: StgValue_156 (173)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:154
meminst5962.0:0  call fastcc void @subconv_1x1_3214([24576 x float]* %input_r, [576 x float]* %conv1r_weight, [24 x float]* %conv1r_bias, [24576 x float]* %conv1r_output)


 <State 17>: 0.00ns
ST_17: StgValue_157 (173)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:154
meminst5962.0:0  call fastcc void @subconv_1x1_3214([24576 x float]* %input_r, [576 x float]* %conv1r_weight, [24 x float]* %conv1r_bias, [24576 x float]* %conv1r_output)


 <State 18>: 1.59ns
ST_18: StgValue_158 (174)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:156
meminst5962.0:1  call fastcc void @subconv_3x3_32_strid([24576 x float]* %conv1r_output, [216 x float]* %conv2r_weight, [24 x float]* %conv2r_bias, [6144 x float]* %conv2r_ourput_0)


 <State 19>: 0.00ns
ST_19: StgValue_159 (174)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:156
meminst5962.0:1  call fastcc void @subconv_3x3_32_strid([24576 x float]* %conv1r_output, [216 x float]* %conv2r_weight, [24 x float]* %conv2r_bias, [6144 x float]* %conv2r_ourput_0)


 <State 20>: 1.59ns
ST_20: StgValue_160 (175)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:158
meminst5962.0:2  call fastcc void @subconv_1x1_1612([6144 x float]* %conv2r_ourput_0, [576 x float]* %conv3r_weight, [24 x float]* %conv3r_bias, [6144 x float]* %conv3r_ourput_0)

ST_20: StgValue_161 (176)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:160
meminst5962.0:3  call fastcc void @subconv_3x3_32_strid([24576 x float]* %input_r, [216 x float]* %conv1l_weight, [24 x float]* %conv1l_bias, [6144 x float]* %conv1l_output_0)


 <State 21>: 0.00ns
ST_21: StgValue_162 (175)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:158
meminst5962.0:2  call fastcc void @subconv_1x1_1612([6144 x float]* %conv2r_ourput_0, [576 x float]* %conv3r_weight, [24 x float]* %conv3r_bias, [6144 x float]* %conv3r_ourput_0)

ST_21: StgValue_163 (176)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:160
meminst5962.0:3  call fastcc void @subconv_3x3_32_strid([24576 x float]* %input_r, [216 x float]* %conv1l_weight, [24 x float]* %conv1l_bias, [6144 x float]* %conv1l_output_0)


 <State 22>: 1.59ns
ST_22: StgValue_164 (177)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:162
meminst5962.0:4  call fastcc void @subconv_1x1_1612([6144 x float]* %conv1l_output_0, [576 x float]* %conv2l_weight, [24 x float]* %conv2l_bias, [6144 x float]* %conv2l_output_0)


 <State 23>: 0.00ns
ST_23: StgValue_165 (177)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:162
meminst5962.0:4  call fastcc void @subconv_1x1_1612([6144 x float]* %conv1l_output_0, [576 x float]* %conv2l_weight, [24 x float]* %conv2l_bias, [6144 x float]* %conv2l_output_0)


 <State 24>: 0.00ns
ST_24: StgValue_166 (178)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:165
meminst5962.0:5  call fastcc void @shuffle_2415([6144 x float]* %conv3r_ourput_0, [6144 x float]* %conv2l_output_0, [12288 x float]* @downsampleunit0_outp)


 <State 25>: 0.00ns
ST_25: StgValue_167 (178)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:165
meminst5962.0:5  call fastcc void @shuffle_2415([6144 x float]* %conv3r_ourput_0, [6144 x float]* %conv2l_output_0, [12288 x float]* @downsampleunit0_outp)

ST_25: StgValue_168 (179)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:166
meminst5962.0:6  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar3', accelerator_hls/components.cpp:146) with incoming values : ('indvarinc4', accelerator_hls/components.cpp:146) [20]  (1.59 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar3', accelerator_hls/components.cpp:146) with incoming values : ('indvarinc4', accelerator_hls/components.cpp:146) [20]  (0 ns)
	'add' operation ('indvarinc4', accelerator_hls/components.cpp:146) [21]  (2.33 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar7', accelerator_hls/components.cpp:146) with incoming values : ('indvarinc8', accelerator_hls/components.cpp:146) [25]  (0 ns)
	'add' operation ('indvarinc8', accelerator_hls/components.cpp:146) [26]  (2.33 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('invdar11', accelerator_hls/components.cpp:146) with incoming values : ('indvarinc12', accelerator_hls/components.cpp:146) [30]  (0 ns)
	'icmp' operation ('tmp_s', accelerator_hls/components.cpp:146) [36]  (3.31 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar18', accelerator_hls/components.cpp:147) with incoming values : ('indvarinc19', accelerator_hls/components.cpp:147) [51]  (0 ns)
	'add' operation ('indvarinc19', accelerator_hls/components.cpp:147) [52]  (2.33 ns)

 <State 6>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar22', accelerator_hls/components.cpp:147) with incoming values : ('indvarinc23', accelerator_hls/components.cpp:147) [56]  (0 ns)
	'add' operation ('indvarinc23', accelerator_hls/components.cpp:147) [57]  (2.35 ns)

 <State 7>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_427', accelerator_hls/components.cpp:147) [76]  (3.31 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar34', accelerator_hls/components.cpp:148) with incoming values : ('indvarinc35', accelerator_hls/components.cpp:148) [82]  (0 ns)
	'add' operation ('indvarinc35', accelerator_hls/components.cpp:148) [83]  (2.33 ns)

 <State 9>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar38', accelerator_hls/components.cpp:148) with incoming values : ('indvarinc39', accelerator_hls/components.cpp:148) [87]  (0 ns)
	'add' operation ('indvarinc39', accelerator_hls/components.cpp:148) [88]  (2.35 ns)

 <State 10>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_430', accelerator_hls/components.cpp:148) [107]  (3.31 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar', accelerator_hls/components.cpp:149) with incoming values : ('indvarinc', accelerator_hls/components.cpp:149) [113]  (0 ns)
	'add' operation ('indvarinc', accelerator_hls/components.cpp:149) [114]  (2.33 ns)

 <State 12>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar48', accelerator_hls/components.cpp:149) with incoming values : ('indvarinc49', accelerator_hls/components.cpp:149) [118]  (0 ns)
	'add' operation ('indvarinc49', accelerator_hls/components.cpp:149) [119]  (2.35 ns)

 <State 13>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_433', accelerator_hls/components.cpp:149) [138]  (3.31 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'phi' operation ('invdar50', accelerator_hls/components.cpp:150) with incoming values : ('indvarinc51', accelerator_hls/components.cpp:150) [144]  (0 ns)
	'add' operation ('indvarinc51', accelerator_hls/components.cpp:150) [145]  (2.33 ns)

 <State 15>: 2.35ns
The critical path consists of the following:
	'phi' operation ('invdar51', accelerator_hls/components.cpp:150) with incoming values : ('indvarinc52', accelerator_hls/components.cpp:150) [149]  (0 ns)
	'add' operation ('indvarinc52', accelerator_hls/components.cpp:150) [150]  (2.35 ns)

 <State 16>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_436', accelerator_hls/components.cpp:150) [169]  (3.31 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:156) to 'subconv_3x3_32_strid' [174]  (1.59 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:158) to 'subconv_1x1_1612' [175]  (1.59 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 1.59ns
The critical path consists of the following:
	'call' operation (accelerator_hls/components.cpp:162) to 'subconv_1x1_1612' [177]  (1.59 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
