Source Block: hdl/library/util_axis_fifo/address_gray_pipelined.v@136:153@HdlStmProcess
		s_axis_empty <= _s_axis_raddr == _s_axis_waddr_next;
		s_axis_room <= _s_axis_raddr - _s_axis_waddr_next + 2**C_ADDRESS_WIDTH;
	end
end

always @(posedge m_axis_aclk)
begin
	if (s_axis_aresetn == 1'b0) begin
		m_axis_valid <= 1'b0;
		m_axis_level <= 'h00;
	end else begin
		m_axis_valid <= _m_axis_waddr != _m_axis_raddr_next;
		m_axis_level <= _m_axis_waddr - _m_axis_raddr_next;
	end
end

endmodule


Diff Content:
- 143 	if (s_axis_aresetn == 1'b0) begin
+ 143 	if (m_axis_aresetn == 1'b0) begin

Clone Blocks:
