Agilent 93000. 2008. Agilent 93000 Multi-Port Testing User Manual, revision 4.0.0.
Agilent Technologies. 2002. Winning in the SoC market, available online at: http://cp.literature.agilent.com/litweb/pdf/5988-7344EN.pdf.
Krishnendu Chakrabarty, Optimal test access architectures for system-on-a-chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.1, p.26-49, Jan. 2001[doi>10.1145/371254.371258]
Patrick R. Gallagher, Jr. , Vivek Chickermane , Steven Gregor , Thomas S. Pierre, A building block BIST methodology for SOC designs: a case study, Proceedings of the IEEE International Test Conference 2001, p.111-120, October 30-November 01, 2001
Richard M. Chou , Kewal K. Saluja , Vishwani D. Agrawal, Scheduling tests for VLSI systems under power constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.2, p.175-185, June 1997[doi>10.1109/92.585217]
Rainer Dorsch , Ramón Huerta Rivera , Hans-Joachim Wunderlich , Martin Fischer, Adapting an SoC to ATE Concurrent Test Capabilities, Proceedings of the 2002 IEEE International Test Conference, p.1169, October 07-10, 2002
Sandeep Kumar Goel , Kuoshu Chiu , Erik Jan Marinissen , Toan Nguyen , Steven Oostdijk, Test Infrastructure Design for the Nexperia" Home Platform PNX8550 System Chip, Proceedings of the conference on Design, automation and test in Europe, p.30108, February 16-20, 2004
Sandeep Kumar Goel , Erik Jan Marinissen, Effective and Efficient Test Architecture Design for SOCs, Proceedings of the 2002 IEEE International Test Conference, p.529, October 07-10, 2002
P. T. Gonciari , B. Al-Hashimi , N. Nicolici, Addressing useless test data in core-based system-on-a-chip test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.11, p.1568-1580, November 2006[doi>10.1109/TCAD.2003.818376]
Yu Huang , Sudhakar M. Reddy , Wu-Tung Cheng , Paul Reuter , Nilanjan Mukherjee , Chien-Chung Tsai , Omer Samman , Yahya Zaidan, Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm, Proceedings of the 2002 IEEE International Test Conference, p.74, October 07-10, 2002
V. Iyengar , K. Chakrabarty, System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.9, p.1088-1094, November 2006[doi>10.1109/TCAD.2002.801102]
V. Iyengar , K. Chakrabarty , E. J. Marinissen, Efficient test access mechanism optimization for system-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.5, p.635-643, November 2006[doi>10.1109/TCAD.2003.810737]
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip, IEEE Transactions on Computers, v.52 n.12, p.1619-1632, December 2003[doi>10.1109/TC.2003.1252857]
Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip, Journal of Electronic Testing: Theory and Applications, v.18 n.2, p.213-230, April 2002[doi>10.1023/A:1014916913577]
Khoche, A. 2001. Agilent corporation. Private communication.
Erik Larsson , Zebo Peng, Test Scheduling and Scan-Chain Division under Power Constraint, Proceedings of the 10th Asian Test Symposium, p.259, November 19-21, 2001
Erik Larsson , Zebo Peng, An Integrated Framework for the Design and Optimization of SOC Test Solutions, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.385-400, August-October 2002[doi>10.1023/A:1016589322936]
Erik Larsson , Zebo Peng, Power-Aware Test Planning in the Early System-on-Chip Design Exploration Process, IEEE Transactions on Computers, v.55 n.2, p.227-239, February 2006[doi>10.1109/TC.2006.28]
Xijiang Lin , Rob Thompson, Test generation for designs with multiple clocks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776000]
Erik Jan Marinissen , Robert G. J. Arendsen , Gerard Bos , Hans Dingemanse , Maurice Lousberg , Clemens Wouters, A structured and scalable mechanism for test access to embedded reusable cores, Proceedings of the 1998 IEEE International Test Conference, p.284-293, October 18-22, 1998
Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
Samii, S., Larsson, E., Chakrabarty, K., and Peng, Z. 2006. Cycle-Accurate test power modeling and its application to SoC test scheduling. In Proceedings of the International Test Conference.
Josef Schmid , Joachim Knäblein, Advanced Synchronous Scan Test Methodology for Multi Clock Domain ASICs, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.106, April 26-30, 1999
Anuja Sehgal , Krishnendu Chakrabarty, Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs, IEEE Transactions on Computers, v.56 n.1, p.120-133, January 2007[doi>10.1109/TC.2007.15]
Anuja Sehgal , Vikram Iyengar , Krishnendu Chakrabarty, SOC test planning using virtual test access architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.12, p.1263-1276, December 2004[doi>10.1109/TVLSI.2004.834228]
Chih-Pin Su , Cheng-Wen Wu, A Graph-Based Approach to Power-Constrained SOC Test Scheduling, Journal of Electronic Testing: Theory and Applications, v.20 n.1, p.45-60, February 2004[doi>10.1023/B:JETT.0000009313.23362.fd]
Teradyne Technologies. 2008. Tiger: Advanced digital with silicon germanium technology. http://www.teradyne.com/tiger/digital.html.
Vranken, H., Hapke, F., Rogge, S., Chindamo, D., and Vokerink, E. 2003. ATPG padding and ATE vector repeat per port for reducing test data volume. In Proceedings of the International Test Conference, 1069--1078.
Qiang Xu , Nicola Nicolici, Multi-Frequency Test Access Mechanism Design for Modular SOC Testing, Proceedings of the 13th Asian Test Symposium, p.2-7, November 15-17, 2004[doi>10.1109/ATS.2004.60]
Qiang Xu , Nicola Nicolici, Time/Area Tradeoffs in Testing Hierarchical SOCs With Hard Mega-Cores, Proceedings of the International Test Conference on International Test Conference, p.1196-1202, October 26-28, 2004
Xu, Q. and Nicolici, N. 2005. Resource-Constrained system-on-a-chip test: A survey. IEE Proce. Comput. Digital Techniq. 152, 67--81.
Tomokazu Yoneda , Masahiro Imanishi , Hideo Fujiwara, Interactive presentation: An SoC test scheduling algorithm using reconfigurable union wrappers, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Thomas Edison Yu , Tomokazu Yoneda , Danella Zhao , Hideo Fujiwara, Using Domain Partitioning in Wrapper Design for IP Cores Under Power Constraints, Proceedings of the 25th IEEE VLSI Test Symmposium, p.369-374, May 06-10, 2007[doi>10.1109/VTS.2007.86]
Dan Zhao , Shambhu Upadhyaya, Power Constrained Test Scheduling with Dynamically Varied TAM, Proceedings of the 21st IEEE VLSI Test Symposium, p.273, April 27-May 01, 2003
Yervant Zorian , Erik Jan Marinissen , Sujit Dey, Testing Embedded-Core-Based System Chips, Computer, v.32 n.6, p.52-60, June 1999[doi>10.1109/2.769444]
