# 32-bit RISC-V

4-stage, in-order core which implements the 32-bit RISC-V instruction set. 
- [v] Base Instruction (RV32I)

Peripherals
- [v] UART
- [v] SPI Slave

## Schematic
<p align="center">
<img src="./docs/top.png"/>

</p>

# Quick setup

The following instructions will allow you to compile and run an icarus verilog model of the core within the Cocotb testbench `sim/test_core.py`.

1. Checkout the repository
```sh
git clone https://github.com/jypark1257/rv_mpw.git
```

2. Install the GNU Toolchain [riscv-gnu-toolchain](https://github.com/riscv-collab/riscv-gnu-toolchain)
```sh
git clone https://github.com/riscv-collab/riscv-gnu-toolchain.git --recursive
cd riscv-gnu-toolchain
./configure --prefix=/opt/riscv
sudo make
```

3. Install the sifive [elf2hex](https://github.com/sifive/elf2hex.git)
```sh
git clone https://github.com/sifive/elf2hex.git
cd elf2hex
autoreconf -i
./configure --target=riscv64-unknown-elf
make
make install
```

4. Install the testbench environment [cocotb](https://docs.cocotb.org/en/stable/install.html)
```sh
sudo apt-get install make python3 python3-pip
pip install cocotb
```

# Running Assembly Tests

Assembly tests are done by using test programs from [riscv-tests](https://github.com/riscv-software-src/riscv-tests/tree/master/isa) .

1. Compile test programs using Makefile `software/asm_tests/Makefile`.
    * To compile a specific extension test program, use the `EXTENT` variable.
2. Run cocotb testbench model in `sim/asm_sim/test_asm.py`.

Here is how you can test rv32imf assembly test with the cocotb testbench: 

```sh
cd software/asm_test

# Compile test programs using Makefile
# default test extension = rv32i
make EXTENT=rv32ui

cd ../../sim/asm_sim

make
```

