From: Satish Batchu <atacs-bugs@vlsigroup.ece.utah.edu>
To: myers@ece.utah.edu
Subject: Re: CHANGE: represent assertion using assert statements (PR#4837)
Date: Fri Jun  4 19:46:43 2010

Yes. But, just in SystemVerilog model and not Verilog-AMS.