/// Auto-generated register definitions for I2S2ext
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::i2s2ext {

// ============================================================================
// I2S2ext - Serial peripheral interface
// Base Address: 0x40003400
// ============================================================================

/// I2S2ext Register Structure
struct I2S2ext_Registers {

    /// control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1;

    /// control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR2;

    /// status register
    /// Offset: 0x0008
    /// Reset value: 0x00000002
    volatile uint32_t SR;

    /// data register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR;

    /// CRC polynomial register
    /// Offset: 0x0010
    /// Reset value: 0x00000007
    /// Access: read-write
    volatile uint32_t CRCPR;

    /// RX CRC register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RXCRCR;

    /// TX CRC register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t TXCRCR;

    /// I2S configuration register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2SCFGR;

    /// I2S prescaler register
    /// Offset: 0x0020
    /// Access: read-write
    volatile uint32_t I2SPR;
};

static_assert(sizeof(I2S2ext_Registers) >= 36, "I2S2ext_Registers size mismatch");

/// I2S2ext peripheral instance
inline I2S2ext_Registers* I2S2ext() {
    return reinterpret_cast<I2S2ext_Registers*>(0x40003400);
}

}  // namespace alloy::hal::st::stm32f4::i2s2ext
