# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do project1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity somasub
# -- Compiling architecture comportamento of somasub
# End time: 20:39:23 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:23 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shift
# -- Compiling architecture comportamento of shift
# End time: 20:39:24 on Apr 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sd
# -- Compiling architecture comportamento of sd
# End time: 20:39:24 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux
# -- Compiling architecture comportamento of mux
# End time: 20:39:24 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 20:39:24 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
