

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_EuHA0a
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_rLtVr2"
Running: cat _ptx_rLtVr2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_akbdFY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_akbdFY --output-file  /dev/null 2> _ptx_rLtVr2info"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_rLtVr2 _ptx2_akbdFY _ptx_rLtVr2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 11520 (ipc=23.0) sim_rate=1152 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:44:20 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 26528 (ipc=26.5) sim_rate=1768 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:44:25 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(6,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3306,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3318,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3326,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3327,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3331,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3335,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3336,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3344,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3345,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3348,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3349,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3352,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3353,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3364,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3365,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3365,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3366,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3370,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3371,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3374,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3375,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3379,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3380,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3388,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3389,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3394,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3395,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 299968 (ipc=85.7) sim_rate=18748 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(24,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(29,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5357,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5359,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5360,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5373,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5374,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5381,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5382,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5385,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5386,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5395,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5396,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5397,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5398,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5401,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5402,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5419,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5420,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5424,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5424,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5425,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5425,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5430,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5430,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5431,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5440,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5446,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5447,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 576000 (ipc=104.7) sim_rate=33882 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(32,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(37,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7403,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7411,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7431,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7432,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7440,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7441,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7443,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7444,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7455,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7456,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7459,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7460,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7460,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7470,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7471,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7471,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7472,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7477,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7478,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7483,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7483,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7484,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7484,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7492,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7493,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 852480 (ipc=113.7) sim_rate=47360 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:44:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7500,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7501,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(45,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(54,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(59,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9451,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9452,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9460,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9461,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9467,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9468,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1128928 (ipc=118.8) sim_rate=59417 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9503,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9504,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9507,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9508,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9517,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9517,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9518,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9518,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9518,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9519,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9523,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9523,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9524,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9524,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9528,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9529,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9542,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9543,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9544,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9545,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9549,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9550,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9564,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9565,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(68,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(73,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(61,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 1403168 (ipc=122.0) sim_rate=70158 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11502,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11506,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11507,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11517,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11518,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11552,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11553,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11555,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11556,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11558,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11559,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11561,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11564,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11565,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11575,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11576,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11576,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11577,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11581,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11581,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11582,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11582,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11606,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11607,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11610,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11611,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11616,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11617,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(80,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(86,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 1669248 (ipc=123.6) sim_rate=79488 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13539,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13540,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13546,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13571,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13572,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13602,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13603,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13618,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13619,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13622,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13623,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13629,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13630,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13634,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13635,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13635,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13636,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13637,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13638,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13643,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13644,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13649,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13650,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13654,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13655,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13656,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13657,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13660,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13661,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(102,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(95,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1930624 (ipc=124.6) sim_rate=87755 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(111,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15570,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15571,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15594,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15595,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15618,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15619,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15648,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15648,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15649,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15649,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15685,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15686,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15689,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15690,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15691,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15692,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15692,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15693,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15695,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15696,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15697,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15698,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15698,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15699,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15701,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15702,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15704,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15705,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15731,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15732,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(106,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 2127424 (ipc=125.1) sim_rate=92496 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:33 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(112,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17601,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17602,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17649,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17650,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17667,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17668,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17678,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17679,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17679,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17680,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(132,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17739,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17740,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17743,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17744,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17745,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17746,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17749,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17749,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17750,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17750,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17755,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17755,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17756,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17756,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17761,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17762,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17766,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17767,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17780,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17781,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 2321856 (ipc=125.5) sim_rate=96744 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:34 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(131,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(131,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19632,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19633,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19700,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19701,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19713,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19714,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19714,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19715,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19723,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19724,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19790,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19791,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19794,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19795,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19806,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19807,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19812,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19813,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19819,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19820,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19824,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19825,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19825,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19826,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19828,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19829,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19834,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19835,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19840,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19841,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(146,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 2590656 (ipc=126.4) sim_rate=103626 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(142,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(135,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21664,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21665,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21744,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21745,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21762,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21763,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21764,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21771,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21772,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21830,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21831,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21843,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21844,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21848,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21849,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21861,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21862,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21876,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21877,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21882,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21883,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21886,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21886,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21887,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21892,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21893,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21898,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21899,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(156,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 2861280 (ipc=127.2) sim_rate=110049 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:36 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(161,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(157,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23695,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23696,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23785,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23786,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23817,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23818,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23821,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23827,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23828,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23869,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23870,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23881,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23882,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23892,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23893,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23896,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23897,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23918,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23919,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23929,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23930,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23930,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23931,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23941,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23942,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23947,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23948,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23953,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23954,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 3066880 (ipc=127.8) sim_rate=113588 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(177,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(165,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25727,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25728,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(183,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25820,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25821,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25868,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25869,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25869,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25875,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25916,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25917,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25919,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25920,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25929,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25930,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25949,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25950,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25956,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25957,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25995,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25996,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 3342432 (ipc=128.6) sim_rate=119372 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26003,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26004,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26014,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26015,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26016,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26017,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26020,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26021,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(190,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(188,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27759,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27760,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(193,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27875,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27876,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27910,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27911,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27919,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27922,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27923,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27958,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27959,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27960,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27961,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27982,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27983,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27998,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27999,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 3618016 (ipc=129.2) sim_rate=124759 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28003,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28004,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28039,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28040,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28054,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28055,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28066,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28067,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28067,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28068,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28073,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28074,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(195,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(208,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29791,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29792,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29922,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29923,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29957,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29958,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29964,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29965,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29971,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29972,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(222,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 3890912 (ipc=129.7) sim_rate=129697 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30007,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30008,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30035,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30050,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30051,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30055,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30056,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30067,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30068,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30098,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30099,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30114,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30115,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30120,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30121,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30122,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30123,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30133,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30134,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(223,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(215,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31829,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31830,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31970,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31971,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31990,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31991,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 4159104 (ipc=130.0) sim_rate=134164 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32008,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32019,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32020,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32050,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32051,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32077,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(32078,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32096,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32097,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32110,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32111,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32114,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32115,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32147,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32148,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32162,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32163,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32165,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32180,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32181,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32222,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32223,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(228,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(228,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(237,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33880,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33881,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 4426176 (ipc=130.2) sim_rate=138318 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34020,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34021,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34022,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34023,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34055,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34056,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34068,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34069,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34102,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34103,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34122,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34123,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34137,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34138,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34159,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34160,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34162,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34163,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34197,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34198,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34204,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34205,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34211,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34212,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34226,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34268,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34269,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(248,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(253,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(242,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35939,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35940,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 4689504 (ipc=130.3) sim_rate=142106 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36054,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36055,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36056,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36057,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36108,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36109,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36115,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36116,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36145,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36146,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36166,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36182,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36183,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36239,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36240,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36252,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36253,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36253,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36254,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36272,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36273,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36283,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36284,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36289,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36290,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36319,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36320,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(267,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(268,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 4890048 (ipc=130.4) sim_rate=143824 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37982,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37983,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(262,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38086,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38087,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38108,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38109,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38152,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38153,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38153,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38154,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38184,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38185,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38198,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38199,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38224,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38225,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38277,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38278,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38295,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38300,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38301,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38319,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38320,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38322,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38323,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38325,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38364,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38365,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(281,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(278,0,0) tid=(351,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 5156704 (ipc=130.5) sim_rate=147334 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40028,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(40029,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(292,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40155,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40156,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40162,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(40163,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40227,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40228,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40238,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40239,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40239,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(40240,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40256,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(40257,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40274,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40275,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40308,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40309,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40345,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40346,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40355,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40356,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40364,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40365,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40370,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40371,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40371,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40372,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40408,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40409,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(285,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 5425728 (ipc=130.7) sim_rate=150714 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:46 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(288,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42078,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42079,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42202,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42210,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42211,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42272,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42273,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(296,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42277,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42278,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42290,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42291,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42294,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42325,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42326,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42359,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(42360,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42386,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42387,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42392,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42393,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42439,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42446,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42447,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42453,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42454,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42458,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42459,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(306,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 5698144 (ipc=131.0) sim_rate=154003 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(307,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44126,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44127,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44251,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44252,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44258,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44259,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44308,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44309,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (44318,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(44319,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44338,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44339,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44344,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44345,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44373,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(44374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44399,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44400,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44431,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(44432,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44442,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44443,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44484,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44485,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44485,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44486,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44499,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(44500,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44504,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44505,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(316,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 5902464 (ipc=131.2) sim_rate=155328 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(326,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(327,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46174,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46175,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46298,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46304,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46305,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46361,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46362,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46385,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(46386,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46386,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(46387,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46434,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(46435,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46440,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46448,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46449,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46478,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46479,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (46493,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(46494,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46520,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(46521,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46526,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(46527,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46547,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46548,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46558,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46559,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(334,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 6176736 (ipc=131.4) sim_rate=158377 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:49 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(339,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(335,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48220,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(48221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (48346,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(48347,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (48347,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(48348,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48392,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(48393,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48419,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(48420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48434,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48435,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48482,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(48483,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (48483,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(48484,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (48485,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(48486,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (48514,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(48515,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (48546,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(48547,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (48561,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(48562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48568,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48569,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48596,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(48597,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48683,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48684,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(353,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 6448096 (ipc=131.6) sim_rate=161202 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(356,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(351,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50306,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50307,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50391,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50395,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50396,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50432,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50433,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50455,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50456,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50486,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50487,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50525,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50526,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50531,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50532,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50535,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(50536,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50556,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50557,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50595,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(50596,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50598,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50599,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50611,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50612,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50647,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50648,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50732,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50733,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(369,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 6720288 (ipc=131.8) sim_rate=163909 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:51 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(360,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52358,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52359,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(366,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52436,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52437,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52438,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52439,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52474,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52475,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52499,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52500,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (52530,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(52531,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52573,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52574,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52584,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52585,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (52601,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(52602,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52633,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52634,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52646,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52647,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52663,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52663,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52664,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52699,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52700,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52777,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52778,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 6986336 (ipc=131.8) sim_rate=166341 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(388,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(381,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54416,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54417,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 7184896 (ipc=131.8) sim_rate=167090 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:44:53 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54503,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54504,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54506,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54507,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54514,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54515,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54547,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(54548,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54573,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54574,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(389,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54621,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54622,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (54632,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(54633,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54643,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54644,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54776,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54777,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54782,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54791,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(54792,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (54802,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(54803,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (54816,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(54817,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (54918,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(54919,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(392,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(398,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 7442368 (ipc=131.7) sim_rate=169144 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:44:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (56538,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(56539,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56623,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56624,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (56627,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(56628,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56633,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56634,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56671,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56672,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56695,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56696,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (56743,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(56744,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (56754,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(56755,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (56760,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(56761,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(404,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (56878,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(56879,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56882,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56883,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (56914,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(56915,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (56928,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(56929,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (56958,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(56959,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57045,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57046,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(409,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(414,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 7701504 (ipc=131.6) sim_rate=171144 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:44:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58659,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58743,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58745,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58751,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (58819,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58820,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58865,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58887,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58953,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (59014,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59021,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59026,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59043,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59065,0), 2 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(425,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59150,0), 2 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(427,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(422,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60861,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60871,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60917,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (60938,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60972,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60986,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 8030720 (ipc=131.7) sim_rate=174580 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:44:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61009,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61049,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61122,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61128,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61170,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61186,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61240,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61266,0), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(449,0,0) tid=(499,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61710,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(448,0,0) tid=(267,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62956,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(445,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62992,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63025,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63042,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63059,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63107,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63109,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63179,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63258,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (63273,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63368,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 7.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 63369
gpu_sim_insn = 8281816
gpu_ipc =     130.6919
gpu_tot_sim_cycle = 63369
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     130.6919
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 340
gpu_stall_icnt2sh    = 445
gpu_total_sim_rate=180039

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 600
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14325
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 136005
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:528	W0_Idle:31915	W0_Scoreboard:1593476	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 53 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 203 
max_icnt2mem_latency = 39 
max_icnt2sh_latency = 63368 
mrq_lat_table:6334 	263 	108 	320 	834 	371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7193 	7192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13793 	625 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6766 	411 	23 	0 	0 	0 	0 	60 	240 	480 	960 	1920 	3525 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     26569     26626     24811     25868     26599     26661     27194     26638     26788     25799     26778     26835     26536     26616     26715     25692 
dram[1]:     26580     26627     24819     25867     26602     26651     27200     26653     26861     25810     26778     26825     26540     26622     26717     25690 
dram[2]:     26562     26600     24816     26459     26597     26614     26721     27184     26781     26431     26775     26841     26548     26603     26719     24772 
dram[3]:     26569     26608     24830     26466     26599     26610     26721     27196     26852     26441     26774     26827     26548     26616     26721     24789 
dram[4]:     26616     26612     25855     26475     26662     26614     27143     26681     25789     26437     26838     26840     26603     26605     25679     24782 
dram[5]:     26621     26610     25853     26470     26657     26619     27166     26687     25794     26445     26828     26828     26617     26626     25682     24799 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  7.000000  5.250000  3.368421  3.368421  3.200000  3.200000  5.000000  5.500000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  7.000000  5.250000  3.200000  3.200000  3.200000  3.555556  5.866667  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  5.250000  6.285714  3.200000  3.459460  3.200000  3.368421  5.500000  5.500000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  5.250000  6.285714  3.047619  3.555556  3.282051  3.368421  5.500000  5.500000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  5.250000  6.285714  3.368421  3.368421  3.200000  3.368421  5.500000  4.888889 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  5.250000  6.285714  3.200000  3.200000  3.555556  3.200000  5.500000  5.500000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/1405 = 5.857651
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        444       403       403       403       358       358       309       308       307       307       348       351       404       403       403       403
dram[1]:        399       404       403       403       358       359       309       308       307       307       352       351       405       404       404       404
dram[2]:        403       403       403       403       358       352       307       308       307       307       351       351       404       404       403       403
dram[3]:        404       404       403       403       359       354       307       309       307       307       351       351       404       405       403       404
dram[4]:        403       404       402       403       360       351       308       307       307       307       351       351       403       405       403       402
dram[5]:        404       404       403       403       359       352       309       308       307       308       351       351       404       406       404       403
maximum mf latency per bank:
dram[0]:        284       278       277       282       309       290       304       305       321       283       304       283       277       277       277       278
dram[1]:        288       277       277       277       309       292       298       318       315       317       316       284       279       277       277       277
dram[2]:        277       281       277       277       284       310       281       311       281       299       321       320       277       277       277       277
dram[3]:        277       277       277       277       286       309       280       316       295       309       282       283       277       277       277       277
dram[4]:        277       278       280       280       302       284       311       283       290       318       309       310       277       277       277       277
dram[5]:        282       277       278       281       301       286       302       288       286       314       312       315       277       285       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83646 n_nop=80442 n_act=237 n_pre=221 n_req=1373 n_rd=2400 n_write=346 bw_util=0.06566
n_activity=22354 dram_eff=0.2457
bk0: 134a 83253i bk1: 128a 83340i bk2: 128a 83353i bk3: 128a 83358i bk4: 148a 82996i bk5: 148a 82914i bk6: 192a 82066i bk7: 192a 82052i bk8: 192a 81981i bk9: 192a 81970i bk10: 154a 82714i bk11: 152a 82813i bk12: 128a 83314i bk13: 128a 83337i bk14: 128a 83340i bk15: 128a 83347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.100842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83646 n_nop=80456 n_act=234 n_pre=218 n_req=1369 n_rd=2394 n_write=344 bw_util=0.06547
n_activity=22178 dram_eff=0.2469
bk0: 130a 83306i bk1: 128a 83341i bk2: 128a 83355i bk3: 128a 83359i bk4: 148a 82994i bk5: 148a 82906i bk6: 192a 81997i bk7: 192a 82010i bk8: 192a 81987i bk9: 192a 82074i bk10: 152a 82797i bk11: 152a 82752i bk12: 128a 83310i bk13: 128a 83324i bk14: 128a 83343i bk15: 128a 83338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0955096
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83646 n_nop=80452 n_act=233 n_pre=217 n_req=1372 n_rd=2396 n_write=348 bw_util=0.06561
n_activity=22029 dram_eff=0.2491
bk0: 128a 83339i bk1: 128a 83346i bk2: 128a 83354i bk3: 128a 83361i bk4: 148a 82909i bk5: 152a 82936i bk6: 192a 82064i bk7: 192a 82070i bk8: 192a 82001i bk9: 192a 82017i bk10: 152a 82779i bk11: 152a 82802i bk12: 128a 83305i bk13: 128a 83316i bk14: 128a 83333i bk15: 128a 83343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.102587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83646 n_nop=80452 n_act=233 n_pre=217 n_req=1372 n_rd=2396 n_write=348 bw_util=0.06561
n_activity=22124 dram_eff=0.2481
bk0: 128a 83344i bk1: 128a 83343i bk2: 128a 83355i bk3: 128a 83362i bk4: 148a 82906i bk5: 152a 82943i bk6: 192a 82008i bk7: 192a 82064i bk8: 192a 82017i bk9: 192a 82005i bk10: 152a 82788i bk11: 152a 82814i bk12: 128a 83304i bk13: 128a 83308i bk14: 128a 83346i bk15: 128a 83347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0979844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83646 n_nop=80450 n_act=234 n_pre=218 n_req=1372 n_rd=2396 n_write=348 bw_util=0.06561
n_activity=21931 dram_eff=0.2502
bk0: 128a 83338i bk1: 128a 83342i bk2: 128a 83354i bk3: 128a 83361i bk4: 148a 82891i bk5: 152a 82958i bk6: 192a 82081i bk7: 192a 82071i bk8: 192a 81986i bk9: 192a 82021i bk10: 152a 82776i bk11: 152a 82739i bk12: 128a 83308i bk13: 128a 83306i bk14: 128a 83347i bk15: 128a 83352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.102312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=83646 n_nop=80450 n_act=234 n_pre=218 n_req=1372 n_rd=2396 n_write=348 bw_util=0.06561
n_activity=22073 dram_eff=0.2486
bk0: 128a 83349i bk1: 128a 83343i bk2: 128a 83353i bk3: 128a 83357i bk4: 148a 82892i bk5: 152a 82954i bk6: 192a 82029i bk7: 192a 81985i bk8: 192a 82100i bk9: 192a 81908i bk10: 152a 82781i bk11: 152a 82790i bk12: 128a 83303i bk13: 128a 83300i bk14: 128a 83342i bk15: 128a 83349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0940511

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 329
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 328
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.41521
	minimum = 6
	maximum = 34
Network latency average = 8.32602
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.49562
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0168677
	minimum = 0.0147391 (at node 10)
	maximum = 0.0196153 (at node 15)
Accepted packet rate average = 0.0168677
	minimum = 0.0147391 (at node 10)
	maximum = 0.0196153 (at node 15)
Injected flit rate average = 0.0505855
	minimum = 0.044091 (at node 10)
	maximum = 0.0597926 (at node 15)
Accepted flit rate average= 0.0505855
	minimum = 0.0443119 (at node 10)
	maximum = 0.0574256 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.41521 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.32602 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.49562 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0168677 (1 samples)
	minimum = 0.0147391 (1 samples)
	maximum = 0.0196153 (1 samples)
Accepted packet rate average = 0.0168677 (1 samples)
	minimum = 0.0147391 (1 samples)
	maximum = 0.0196153 (1 samples)
Injected flit rate average = 0.0505855 (1 samples)
	minimum = 0.044091 (1 samples)
	maximum = 0.0597926 (1 samples)
Accepted flit rate average = 0.0505855 (1 samples)
	minimum = 0.0443119 (1 samples)
	maximum = 0.0574256 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 180039 (inst/sec)
gpgpu_simulation_rate = 1377 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,63369)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,63369)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,63369)
GPGPU-Sim uArch: cycles simulated: 63869  inst.: 8306776 (ipc=49.9) sim_rate=176739 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:44:57 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 65369  inst.: 8439608 (ipc=78.9) sim_rate=175825 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:44:58 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(25,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2310,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2311,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2320,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2321,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2325,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2326,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2363,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2364,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2404,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2405,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2419,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2420,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2491,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2492,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2517,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2518,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2600,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2601,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2618,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2619,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2647,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2648,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2672,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2673,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2700,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2701,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2745,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2746,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2796,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2797,63369)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(16,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3875,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3876,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3940,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3941,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3978,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3979,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3996,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3997,63369)
GPGPU-Sim uArch: cycles simulated: 67369  inst.: 8638936 (ipc=89.3) sim_rate=176304 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:44:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4015,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4016,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4057,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4058,63369)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(41,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4125,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4126,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4133,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4134,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4146,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4147,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4195,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4196,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4200,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4201,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4224,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4225,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4319,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4320,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4333,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4334,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4381,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4382,63369)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(42,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5509,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5510,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5575,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5576,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5644,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5645,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5668,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5669,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5677,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5678,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5705,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5706,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5728,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5729,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5746,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5747,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5786,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5787,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5809,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5810,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5830,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5831,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5861,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5862,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5881,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5882,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5915,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5916,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5969,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5970,63369)
GPGPU-Sim uArch: cycles simulated: 69369  inst.: 8834392 (ipc=92.1) sim_rate=176687 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:45:00 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(50,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(53,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7055,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7056,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7192,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7193,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7203,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7204,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7241,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7242,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7288,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7289,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7362,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7363,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7369,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7370,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7407,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7408,63369)
GPGPU-Sim uArch: cycles simulated: 70869  inst.: 8986392 (ipc=93.9) sim_rate=176203 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:45:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7509,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7510,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7523,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7524,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7548,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7549,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7598,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7599,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7622,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7623,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7638,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7639,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7688,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7689,63369)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(62,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8687,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8688,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8756,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8757,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8817,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8818,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8818,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8819,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8824,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8825,63369)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(82,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8900,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8901,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8925,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8926,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8976,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8977,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9033,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9034,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9045,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9046,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9091,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9092,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9094,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9095,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9116,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9117,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9156,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9157,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9213,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9214,63369)
GPGPU-Sim uArch: cycles simulated: 72869  inst.: 9187640 (ipc=95.3) sim_rate=176685 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:45:02 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(84,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10341,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10342,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10409,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10410,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10414,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10415,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10468,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10469,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10514,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10515,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10532,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10533,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10573,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10574,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10601,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10602,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10687,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10688,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10719,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10720,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10740,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10741,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10791,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10792,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10793,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10794,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10794,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10795,63369)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(91,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10887,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10888,63369)
GPGPU-Sim uArch: cycles simulated: 74369  inst.: 9340184 (ipc=96.2) sim_rate=176229 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:45:03 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(110,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11927,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11928,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11944,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11945,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12098,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12099,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12117,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12118,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12136,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12137,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12179,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12180,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12236,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12237,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12259,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12260,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12287,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12288,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12347,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12348,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12363,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12364,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12372,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12373,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12412,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12413,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12465,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12466,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12485,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12486,63369)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(116,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 76369  inst.: 9537432 (ipc=96.6) sim_rate=176619 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:45:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13584,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13585,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13621,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13622,63369)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(121,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13657,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13658,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13687,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13688,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13719,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13720,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13779,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13780,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13802,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13803,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13861,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13862,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13881,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13882,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13919,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13920,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13950,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13951,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13953,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13954,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14003,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14004,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14017,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14018,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14020,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14021,63369)
GPGPU-Sim uArch: cycles simulated: 77869  inst.: 9695960 (ipc=97.5) sim_rate=176290 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:45:05 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(125,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15091,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15092,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15147,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15148,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15174,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15175,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15210,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15211,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15223,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15224,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15269,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15270,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15316,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15317,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15332,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15333,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15336,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15337,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15370,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15371,63369)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(141,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15413,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15414,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15425,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15426,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15458,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15459,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15496,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15497,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15515,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15516,63369)
GPGPU-Sim uArch: cycles simulated: 79369  inst.: 9857880 (ipc=98.5) sim_rate=176033 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:45:06 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(153,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16552,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16553,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16554,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16555,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16591,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16592,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16665,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16666,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16691,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16692,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16737,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16738,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16761,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16762,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16778,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16779,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16830,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16831,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16861,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16862,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16882,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16883,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16909,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16910,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16911,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16912,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16979,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16980,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16983,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16984,63369)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(163,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 80869  inst.: 10019320 (ipc=99.3) sim_rate=175777 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:45:07 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(172,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18034,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18035,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18045,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18046,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18101,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18102,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18150,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18151,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18190,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18191,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18236,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18237,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18273,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18274,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18295,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18296,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18316,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18317,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18317,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18318,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18359,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18360,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18372,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18373,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18373,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18374,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18445,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18446,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18464,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18465,63369)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(178,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19484,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19485,63369)
GPGPU-Sim uArch: cycles simulated: 82869  inst.: 10239864 (ipc=100.4) sim_rate=176549 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:45:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19531,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19532,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19542,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19543,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19651,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19652,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19678,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19679,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19701,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19702,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19750,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19751,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19758,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19759,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19800,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19801,63369)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(189,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19840,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19841,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19847,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19848,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19873,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19874,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19885,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19886,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19959,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19959,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19960,63369)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19960,63369)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(200,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20955,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20956,63369)
GPGPU-Sim uArch: cycles simulated: 84369  inst.: 10400504 (ipc=100.9) sim_rate=176279 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:45:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21007,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21008,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21017,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21018,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21119,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21120,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21150,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21151,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21162,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21163,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21198,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21199,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21258,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21259,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21260,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21261,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21296,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21297,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21310,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21311,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21314,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21315,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21388,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21389,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21439,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21440,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21459,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21460,63369)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(208,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22453,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22454,63369)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(217,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22489,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22490,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22541,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22542,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22583,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22584,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22632,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22633,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22646,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22647,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22700,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22701,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22765,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22766,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22770,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22771,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22799,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22800,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22802,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22803,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22879,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22880,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22890,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22891,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22917,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22918,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22931,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22932,63369)
GPGPU-Sim uArch: cycles simulated: 86369  inst.: 10619384 (ipc=101.6) sim_rate=176989 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:45:10 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(219,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24004,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24005,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24017,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24018,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24059,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24060,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24104,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24105,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24116,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24117,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24128,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24129,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24224,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24225,63369)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(235,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24277,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24278,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24296,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24297,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24328,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24329,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24361,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24362,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24365,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24366,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24370,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24371,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24403,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24404,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24535,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24536,63369)
GPGPU-Sim uArch: cycles simulated: 88369  inst.: 10832792 (ipc=102.0) sim_rate=177586 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:45:11 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(226,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25501,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25502,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25502,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25503,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25504,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25505,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25569,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25570,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25586,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25587,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25602,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25603,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25719,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25720,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25756,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25757,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25757,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25758,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25783,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25784,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25822,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25823,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25841,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25842,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25900,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25901,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25916,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25917,63369)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(252,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26027,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26028,63369)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(265,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26963,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26964,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26982,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26983,63369)
GPGPU-Sim uArch: cycles simulated: 90369  inst.: 11044248 (ipc=102.3) sim_rate=178133 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:45:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27050,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27051,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27053,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27054,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27073,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27074,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27095,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27096,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27206,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27207,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27263,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27264,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27274,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27275,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27278,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27279,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27335,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27336,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27353,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27354,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27390,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27391,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27449,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27450,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27451,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27452,63369)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(256,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28494,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28495,63369)
GPGPU-Sim uArch: cycles simulated: 91869  inst.: 11206072 (ipc=102.6) sim_rate=177874 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:45:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28500,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28501,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28527,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28528,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28535,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28536,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28545,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28546,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28563,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28564,63369)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(284,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28689,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28690,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28756,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28757,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28797,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28798,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28816,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28817,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28856,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28857,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28869,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28870,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28875,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28876,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28947,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28948,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28975,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28976,63369)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(283,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29966,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29967,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29978,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29979,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29987,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29988,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30039,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30040,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30095,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30096,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30101,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30102,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30237,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30238,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30294,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30295,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30314,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30315,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30322,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30323,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30352,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30353,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30378,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30379,63369)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(292,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30458,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30459,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30465,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30466,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30484,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30485,63369)
GPGPU-Sim uArch: cycles simulated: 93869  inst.: 11428792 (ipc=103.2) sim_rate=178574 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:45:14 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(299,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31477,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31478,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31481,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31482,63369)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31507,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31508,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31537,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31538,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31592,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31593,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31622,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31623,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31728,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31729,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31825,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31826,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31833,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31834,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31867,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31868,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31906,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31907,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31937,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31938,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32003,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32004,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32024,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32025,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32030,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32031,63369)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(309,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 95869  inst.: 11643928 (ipc=103.4) sim_rate=179137 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:45:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32944,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32945,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33000,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33001,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33035,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33036,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33047,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33048,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33049,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33050,63369)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(320,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33157,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33158,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33185,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33186,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33358,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33359,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33368,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33369,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33465,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33466,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33477,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33478,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33495,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33496,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33516,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33517,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33529,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33530,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33607,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33608,63369)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(328,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 97369  inst.: 11805112 (ipc=103.6) sim_rate=178865 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:45:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34427,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34428,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34475,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34476,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34563,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34564,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34627,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34628,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34630,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34631,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34651,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34652,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34668,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34669,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34800,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34801,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34846,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34847,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34890,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34891,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34893,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34894,63369)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(330,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34959,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34960,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34975,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34976,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35039,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35040,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35073,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35074,63369)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(344,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35914,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35915,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35977,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35978,63369)
GPGPU-Sim uArch: cycles simulated: 99369  inst.: 12011544 (ipc=103.6) sim_rate=179276 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:45:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36024,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36025,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36034,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36035,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36107,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36108,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36132,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36133,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36169,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36170,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36311,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36312,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36339,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36340,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36395,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36396,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36412,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36413,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36433,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36434,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36475,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36476,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36520,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36521,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36590,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36591,63369)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(349,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37381,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37382,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37521,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37522,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37558,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37559,63369)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(363,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37618,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37619,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37625,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37626,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37641,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37642,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37661,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37662,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37814,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37815,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37843,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37844,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37901,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37902,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37936,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37937,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37960,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37961,63369)
GPGPU-Sim uArch: cycles simulated: 101369  inst.: 12221880 (ipc=103.7) sim_rate=179733 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:45:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38009,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38010,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38011,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38012,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38106,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38107,63369)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(372,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38927,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38928,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39016,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39017,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39030,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39031,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39096,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39097,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39097,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39098,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39100,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39101,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39170,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39171,63369)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(375,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39332,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39333,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39369,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39370,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39427,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(39428,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39467,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39468,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39474,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39475,63369)
GPGPU-Sim uArch: cycles simulated: 102869  inst.: 12382072 (ipc=103.8) sim_rate=179450 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:45:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39519,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39520,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39583,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39584,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39584,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(39585,63369)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(396,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40381,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40382,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40505,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40506,63369)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40531,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40532,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40586,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40587,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40593,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40594,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40603,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(40604,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40663,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(40664,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40804,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40805,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40809,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(40810,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40911,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40912,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40930,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40931,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40984,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40985,63369)
GPGPU-Sim uArch: cycles simulated: 104369  inst.: 12541816 (ipc=103.9) sim_rate=179168 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:45:20 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41020,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41021,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41088,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41089,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41098,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41099,63369)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(395,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41932,63369), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41933,63369)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(405,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42069,63369), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42070,63369)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42116,63369), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42117,63369)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42132,63369), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42133,63369)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42199,63369), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42200,63369)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42219,63369), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42220,63369)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42250,63369), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42251,63369)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42271,63369), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42272,63369)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42272,63369), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42273,63369)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42453,63369), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42454,63369)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42493,63369), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42494,63369)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42497,63369), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42498,63369)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42513,63369), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42514,63369)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42603,63369), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42604,63369)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42608,63369), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42609,63369)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(420,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 106369  inst.: 12761688 (ipc=104.2) sim_rate=179742 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:45:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43472,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43565,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43643,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43651,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43709,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43715,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43733,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43745,63369), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(433,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43816,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43974,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43976,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43983,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44057,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (44136,63369), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44154,63369), 2 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(432,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44928,63369), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 108369  inst.: 12983096 (ipc=104.5) sim_rate=180320 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:45:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45058,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45103,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45114,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45138,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45183,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45192,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45215,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45291,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45456,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45463,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45574,63369), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(446,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45620,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45620,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45637,63369), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45639,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46366,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46506,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46619,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46637,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46638,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46676,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46719,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46720,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46726,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46965,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46972,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46978,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46987,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47044,63369), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceliiPfS_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 47045
gpu_sim_insn = 4833076
gpu_ipc =     102.7330
gpu_tot_sim_cycle = 110414
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     118.7793
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 464
gpu_stall_icnt2sh    = 573
gpu_total_sim_rate=179656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 660
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2820, Miss = 1875, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2850, Miss = 1905, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43080
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 215070
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 660
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2012	W0_Idle:53935	W0_Scoreboard:2812166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 616 
maxdqlatency = 0 
maxmflatency = 595 
averagemflatency = 256 
max_icnt2mem_latency = 60 
max_icnt2sh_latency = 110413 
mrq_lat_table:21033 	3332 	2102 	3179 	6114 	6430 	5387 	2248 	452 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9965 	25934 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31607 	4230 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13380 	972 	33 	0 	0 	0 	0 	60 	240 	480 	960 	1920 	3874 	14021 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     26569     26626     24811     25868     26599     26661     27194     26638     26788     25799     26778     26835     26536     26616     26715     25692 
dram[1]:     26580     26627     24819     25867     26602     26651     27200     26653     26861     25810     26778     26825     26540     26622     26717     25690 
dram[2]:     26562     26600     24816     26459     26597     26614     26721     27184     26781     26431     26775     26841     26548     26603     26719     24772 
dram[3]:     26569     26608     24830     26466     26599     26610     26721     27196     26852     26441     26774     26827     26548     26616     26721     24789 
dram[4]:     26616     26612     25855     26475     26662     26614     27143     26681     25789     26437     26838     26840     26603     26605     25679     24782 
dram[5]:     26621     26610     25853     26470     26657     26619     27166     26687     25794     26445     26828     26828     26617     26626     25682     24799 
average row accesses per activate:
dram[0]: 17.758621 21.333334 11.906977 12.487804 12.044444 12.000000 10.074074  9.379311  8.000000  7.771429  6.518987  6.481013 13.837838 18.962963 26.947369 39.384617 
dram[1]: 15.515152 18.285715 13.837838 10.893617 12.044444 12.511628  9.066667  9.714286  7.555555  9.379311  7.876923  6.320988 17.655172 18.962963 26.947369 30.117647 
dram[2]: 18.285715 18.285715 14.628572 11.906977 12.604651 13.268292  8.500000 10.074074  7.351351  8.242424  6.649351  6.023530 17.655172 18.962963 30.117647 30.117647 
dram[3]: 16.000000 16.000000 13.837838 10.893617 11.061225 13.268292  9.066667 10.074074  7.351351  9.066667  6.481013  6.701299 18.962963 22.260870 26.947369 34.133335 
dram[4]: 18.285715 18.285715 13.128205 11.906977 12.604651 11.102041 10.074074  8.500000  7.771429  8.000000  7.013699  6.370370 17.655172 16.516129 30.117647 34.133335 
dram[5]: 18.285715 17.066668 11.377778 10.448979 12.044444 12.088889  9.379311  9.379311  9.066667  7.771429  7.013699  6.531646 20.480000 18.962963 30.117647 39.384617 
average row locality = 50300/4356 = 11.547291
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        185       177       182       183       181       185       194       194       192       191       185       182       176       179       178       177
dram[1]:        178       179       180       181       180       184       193       191       190       191       184       184       178       179       176       177
dram[2]:        179       177       180       182       180       184       192       194       189       190       181       183       177       179       176       179
dram[3]:        180       177       181       180       182       185       193       193       189       193       183       184       179       179       174       176
dram[4]:        177       179       179       181       180       184       192       193       189       190       182       184       176       178       177       177
dram[5]:        177       178       182       179       180       183       190       190       192       194       185       185       180       179       177       175
maximum mf latency per bank:
dram[0]:        510       595       444       556       465       494       495       485       525       482       438       489       432       508       450       435
dram[1]:        583       574       476       479       466       444       529       451       464       450       405       510       437       449       441       472
dram[2]:        578       527       500       517       501       486       470       537       446       468       413       481       490       544       437       482
dram[3]:        583       501       519       465       572       490       525       494       480       462       430       449       482       431       433       431
dram[4]:        472       568       507       496       443       514       542       467       431       510       466       419       455       467       422       430
dram[5]:        493       549       504       458       472       471       433       459       467       466       460       432       514       406       474       426

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145745 n_nop=127531 n_act=731 n_pre=715 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.2301
n_activity=77292 dram_eff=0.4339
bk0: 582a 135083i bk1: 576a 135090i bk2: 576a 134192i bk3: 576a 133982i bk4: 616a 134131i bk5: 614a 133312i bk6: 640a 134109i bk7: 640a 134026i bk8: 640a 134944i bk9: 640a 134596i bk10: 592a 134683i bk11: 588a 135057i bk12: 576a 135118i bk13: 576a 134830i bk14: 576a 134527i bk15: 576a 134216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.2847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145745 n_nop=127575 n_act=717 n_pre=701 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.2299
n_activity=77309 dram_eff=0.4334
bk0: 578a 135150i bk1: 576a 134855i bk2: 576a 134521i bk3: 576a 133908i bk4: 616a 133495i bk5: 612a 132987i bk6: 640a 133850i bk7: 640a 134328i bk8: 640a 134600i bk9: 640a 134725i bk10: 588a 135047i bk11: 588a 134589i bk12: 576a 135001i bk13: 576a 135088i bk14: 576a 134579i bk15: 576a 134365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.31403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145745 n_nop=127541 n_act=728 n_pre=712 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.23
n_activity=76936 dram_eff=0.4358
bk0: 576a 134839i bk1: 576a 135073i bk2: 576a 134123i bk3: 576a 133928i bk4: 616a 133952i bk5: 620a 133376i bk6: 640a 134435i bk7: 640a 134064i bk8: 640a 135055i bk9: 640a 134725i bk10: 588a 135148i bk11: 588a 134659i bk12: 576a 134638i bk13: 576a 134378i bk14: 576a 134516i bk15: 576a 134249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.19258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145745 n_nop=127537 n_act=726 n_pre=710 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.2302
n_activity=77006 dram_eff=0.4356
bk0: 576a 134611i bk1: 576a 134393i bk2: 576a 134357i bk3: 576a 133700i bk4: 616a 133552i bk5: 620a 133099i bk6: 640a 134245i bk7: 640a 133747i bk8: 640a 134536i bk9: 640a 134037i bk10: 588a 134796i bk11: 592a 134460i bk12: 576a 134457i bk13: 576a 134709i bk14: 576a 135168i bk15: 576a 134744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.32249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145745 n_nop=127525 n_act=732 n_pre=716 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.2302
n_activity=76892 dram_eff=0.4362
bk0: 576a 135015i bk1: 576a 134867i bk2: 576a 134497i bk3: 576a 134029i bk4: 616a 133973i bk5: 620a 133393i bk6: 640a 134231i bk7: 640a 133989i bk8: 640a 134849i bk9: 640a 134673i bk10: 588a 134879i bk11: 592a 134094i bk12: 576a 134732i bk13: 576a 134359i bk14: 576a 134610i bk15: 576a 134515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.20799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x802a3980, atomic=0 1 entries : 0x7f8030a0c400 :  mf: uid=327675, sid10:w47, part=5, addr=0x802a3980, load , size=128, unknown  status = IN_PARTITION_DRAM (110411), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=145745 n_nop=127545 n_act=722 n_pre=706 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.2302
n_activity=77189 dram_eff=0.4346
bk0: 576a 135411i bk1: 576a 135141i bk2: 576a 134292i bk3: 576a 133935i bk4: 616a 133820i bk5: 620a 133812i bk6: 640a 134362i bk7: 640a 134438i bk8: 640a 134625i bk9: 640a 133684i bk10: 588a 135116i bk11: 592a 134275i bk12: 576a 134826i bk13: 576a 134390i bk14: 576a 134884i bk15: 576a 134666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.25679

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 332
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 558
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 453
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.14539
	minimum = 6
	maximum = 53
Network latency average = 8.94849
	minimum = 6
	maximum = 46
Slowest packet = 28871
Flit latency average = 7.0872
	minimum = 6
	maximum = 42
Slowest flit = 89730
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0339628
	minimum = 0.0296737 (at node 4)
	maximum = 0.0384738 (at node 17)
Accepted packet rate average = 0.0339628
	minimum = 0.0296737 (at node 4)
	maximum = 0.0384738 (at node 17)
Injected flit rate average = 0.101888
	minimum = 0.0889786 (at node 18)
	maximum = 0.112254 (at node 0)
Accepted flit rate average= 0.101888
	minimum = 0.0692954 (at node 4)
	maximum = 0.140249 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7803 (2 samples)
	minimum = 6 (2 samples)
	maximum = 43.5 (2 samples)
Network latency average = 8.63726 (2 samples)
	minimum = 6 (2 samples)
	maximum = 40 (2 samples)
Flit latency average = 6.79141 (2 samples)
	minimum = 6 (2 samples)
	maximum = 38 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0254152 (2 samples)
	minimum = 0.0222064 (2 samples)
	maximum = 0.0290445 (2 samples)
Accepted packet rate average = 0.0254152 (2 samples)
	minimum = 0.0222064 (2 samples)
	maximum = 0.0290445 (2 samples)
Injected flit rate average = 0.0762369 (2 samples)
	minimum = 0.0665348 (2 samples)
	maximum = 0.0860234 (2 samples)
Accepted flit rate average = 0.0762369 (2 samples)
	minimum = 0.0568036 (2 samples)
	maximum = 0.0988371 (2 samples)
Injected packet size average = 2.99966 (2 samples)
Accepted packet size average = 2.99966 (2 samples)
Hops average = 1 (2 samples)
