==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file atax.c; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file 'atax.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.31 seconds. CPU system time: 0.45 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.06 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-510] Pipelining loop 'lprd_1' (atax.cpp:16) in function 'atax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp1' (atax.cpp:16) in function 'atax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lp3' (atax.cpp:16) in function 'atax' automatically.
INFO: [XFORM 203-510] Pipelining loop 'lpwr_1' (atax.cpp:16) in function 'atax' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lprd_1' (atax.cpp:16) in function 'atax' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp1' (atax.cpp:16) in function 'atax' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'lp3' (atax.cpp:16) in function 'atax' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'lprd_2' (atax.cpp:16) in function 'atax' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp2' (atax.cpp:16) in function 'atax' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'lp4' (atax.cpp:16) in function 'atax' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'buff_A' (atax.cpp:17) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'buff_x' (atax.cpp:23:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_y_out' (atax.cpp:24:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (atax.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_A[0]' (atax.cpp:27:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (atax.cpp:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_y_out' (atax.cpp:39:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'atax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_1'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_1', atax.cpp:27) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_3', atax.cpp:27) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_5', atax.cpp:27) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_7', atax.cpp:27) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_37', atax.cpp:27) on array 'A' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_53', atax.cpp:27) on array 'A' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lprd_1' (loop 'lprd_1'): Unable to schedule 'load' operation ('A_load_61', atax.cpp:27) on array 'A' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'A'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'lprd_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 326, loop 'lp1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp3'.
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln39', atax.cpp:39) of variable 'add1_62', atax.cpp:39 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', atax.cpp:39) on array 'buff_y_out'.
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln39', atax.cpp:39) of variable 'add1_62', atax.cpp:39 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', atax.cpp:39) on array 'buff_y_out'.
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln39', atax.cpp:39) of variable 'add1_62', atax.cpp:39 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', atax.cpp:39) on array 'buff_y_out'.
WARNING: [HLS 200-880] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('buff_y_out_addr_write_ln39', atax.cpp:39) of variable 'add1_62', atax.cpp:39 on array 'buff_y_out' and 'load' operation ('buff_y_out_load_63', atax.cpp:39) on array 'buff_y_out'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_58_write_ln39', atax.cpp:39) of variable 'add1_5', atax.cpp:39 on array 'buff_y_out' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_26_write_ln39', atax.cpp:39) of variable 'add1_36', atax.cpp:39 on array 'buff_y_out' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_10_write_ln39', atax.cpp:39) of variable 'add1_52', atax.cpp:39 on array 'buff_y_out' due to limited memory ports (II = 59). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
WARNING: [HLS 200-885] The II Violation in module 'atax_Pipeline_lp3' (loop 'lp3'): Unable to schedule 'store' operation ('buff_y_out_addr_2_write_ln39', atax.cpp:39) of variable 'add1_60', atax.cpp:39 on array 'buff_y_out' due to limited memory ports (II = 63). Please consider using a memory core with more ports or partitioning the array 'buff_y_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 64, loop 'lp3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 83.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 83.9 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax_Pipeline_lpwr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lprd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atax_Pipeline_lprd_1' pipeline 'lprd_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lprd_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lp1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'atax_Pipeline_lp1' pipeline 'lp1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'atax_Pipeline_lp1' is 26382 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lp1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lp3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atax_Pipeline_lp3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atax_Pipeline_lpwr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
