###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:48:15 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin \tx_core/axi_slave/wready_d_reg /CLK 
Endpoint:   \tx_core/axi_slave/wready_d_reg /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.258
  Arrival Time                  0.690
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.000 |       |   0.600 |    0.169 | 
     | U2265                           | A ^ -> Y v       | NAND3X1 | 0.027 | 0.048 |   0.648 |    0.217 | 
     | U1809                           | A v -> Y ^       | INVX1   | 0.035 | 0.042 |   0.689 |    0.258 | 
     | \tx_core/axi_slave/wready_d_reg | D ^              | DFFSR   | 0.035 | 0.000 |   0.690 |    0.258 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.431 | 
     | \tx_core/axi_slave/wready_d_reg | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.431 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][18] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [50]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.688
  Slack Time                    0.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [50] ^ |         | 0.000 |       |   0.600 |    0.167 | 
     | \tx_core/dma_reg_tx /U85                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.208 | 
     | \tx_core/dma_reg_tx /U86                           | C v -> Y ^          | OAI21X1 | 0.049 | 0.047 |   0.688 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.049 | 0.000 |   0.688 |    0.255 | 
     | _ptr][18]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.433 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.433 | 
     | _ptr][18]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [57]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [57] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U64                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U65                           | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.689 |    0.255 | 
     | _ptr][25]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][25]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][16] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [48]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [48] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U91                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U92                           | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.689 |    0.255 | 
     | _ptr][16]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][16]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][30] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [62]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [62] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U49                           | B ^ -> Y v          | NAND2X1 | 0.026 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U50                           | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.689 |    0.255 | 
     | _ptr][30]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][30]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][13] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [45]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [45] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U100                          | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U101                          | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.689 |    0.255 | 
     | _ptr][13]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][13]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][29] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [61]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [61] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U52                           | B ^ -> Y v          | NAND2X1 | 0.026 | 0.042 |   0.642 |    0.208 | 
     | \tx_core/dma_reg_tx /U53                           | C v -> Y ^          | OAI21X1 | 0.049 | 0.047 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.049 | 0.000 |   0.690 |    0.255 | 
     | _ptr][29]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][29]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][20] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [52]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [52] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U79                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U80                           | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.689 |    0.255 | 
     | _ptr][20]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][20]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][21] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [53]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [53] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U76                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U77                           | C v -> Y ^          | OAI21X1 | 0.051 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.051 | 0.000 |   0.689 |    0.255 | 
     | _ptr][21]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][21]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][9] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [41]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [41] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U112                          | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.206 | 
     | \tx_core/dma_reg_tx /U113                          | C v -> Y ^          | OAI21X1 | 0.052 | 0.049 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.052 | 0.000 |   0.689 |    0.255 | 
     | _ptr][9]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][9]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [38]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [38] ^ |         | 0.000 |       |   0.600 |    0.166 | 
     | \tx_core/dma_reg_tx /U121                          | B ^ -> Y v          | NAND2X1 | 0.026 | 0.041 |   0.641 |    0.207 | 
     | \tx_core/dma_reg_tx /U122                          | C v -> Y ^          | OAI21X1 | 0.051 | 0.048 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.051 | 0.000 |   0.689 |    0.255 | 
     | _ptr][6]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.434 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.434 | 
     | _ptr][6]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][14] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [46]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.689
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [46] ^ |         | 0.000 |       |   0.600 |    0.165 | 
     | \tx_core/dma_reg_tx /U97                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.206 | 
     | \tx_core/dma_reg_tx /U98                           | C v -> Y ^          | OAI21X1 | 0.052 | 0.049 |   0.689 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.052 | 0.000 |   0.689 |    0.255 | 
     | _ptr][14]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.435 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.435 | 
     | _ptr][14]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][3] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [35]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [35] ^ |         | 0.000 |       |   0.600 |    0.165 | 
     | \tx_core/dma_reg_tx /U130                          | B ^ -> Y v          | NAND2X1 | 0.025 | 0.040 |   0.640 |    0.205 | 
     | \tx_core/dma_reg_tx /U131                          | C v -> Y ^          | OAI21X1 | 0.053 | 0.049 |   0.689 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.053 | 0.000 |   0.690 |    0.255 | 
     | _ptr][3]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.435 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.435 | 
     | _ptr][3]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][8] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [40]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [40] ^ |         | 0.000 |       |   0.600 |    0.165 | 
     | \tx_core/dma_reg_tx /U115                          | B ^ -> Y v          | NAND2X1 | 0.028 | 0.042 |   0.642 |    0.207 | 
     | \tx_core/dma_reg_tx /U116                          | C v -> Y ^          | OAI21X1 | 0.049 | 0.048 |   0.690 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.049 | 0.000 |   0.690 |    0.255 | 
     | _ptr][8]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.435 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.435 | 
     | _ptr][8]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [34]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [34] ^ |         | 0.000 |       |   0.600 |    0.165 | 
     | \tx_core/dma_reg_tx /U133                          | B ^ -> Y v          | NAND2X1 | 0.026 | 0.042 |   0.642 |    0.207 | 
     | \tx_core/dma_reg_tx /U134                          | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.690 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.690 |    0.255 | 
     | _ptr][2]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.435 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.435 | 
     | _ptr][2]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][3] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [11]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [11] ^ |         | 0.000 |       |   0.600 |    0.165 | 
     | \tx_core/dma_reg_tx /U154                          | B ^ -> Y v          | NAND2X1 | 0.025 | 0.042 |   0.642 |    0.207 | 
     | \tx_core/dma_reg_tx /U155                          | C v -> Y ^          | OAI21X1 | 0.051 | 0.048 |   0.690 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR   | 0.051 | 0.000 |   0.690 |    0.255 | 
     | _data][last_bvalid][3]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.435 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.435 | 
     | _data][last_bvalid][3]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][10] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [42]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [42] ^ |         | 0.000 |       |   0.600 |    0.165 | 
     | \tx_core/dma_reg_tx /U109                          | B ^ -> Y v          | NAND2X1 | 0.028 | 0.042 |   0.642 |    0.207 | 
     | \tx_core/dma_reg_tx /U110                          | C v -> Y ^          | OAI21X1 | 0.050 | 0.048 |   0.690 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.690 |    0.255 | 
     | _ptr][10]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.435 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.435 | 
     | _ptr][10]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][11] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [43]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.690
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [43] ^ |         | 0.000 |       |   0.600 |    0.164 | 
     | \tx_core/dma_reg_tx /U106                          | B ^ -> Y v          | NAND2X1 | 0.026 | 0.041 |   0.641 |    0.205 | 
     | \tx_core/dma_reg_tx /U107                          | C v -> Y ^          | OAI21X1 | 0.052 | 0.049 |   0.690 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.052 | 0.000 |   0.690 |    0.255 | 
     | _ptr][11]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.436 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.436 | 
     | _ptr][11]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][17] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [49]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.691
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [49] ^ |         | 0.000 |       |   0.600 |    0.164 | 
     | \tx_core/dma_reg_tx /U88                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.205 | 
     | \tx_core/dma_reg_tx /U89                           | C v -> Y ^          | OAI21X1 | 0.053 | 0.049 |   0.690 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.053 | 0.000 |   0.691 |    0.255 | 
     | _ptr][17]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.436 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.436 | 
     | _ptr][17]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][24] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [56]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.691
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [56] ^ |         | 0.000 |       |   0.600 |    0.164 | 
     | \tx_core/dma_reg_tx /U67                           | B ^ -> Y v          | NAND2X1 | 0.026 | 0.043 |   0.643 |    0.206 | 
     | \tx_core/dma_reg_tx /U68                           | C v -> Y ^          | OAI21X1 | 0.051 | 0.049 |   0.691 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.051 | 0.000 |   0.691 |    0.255 | 
     | _ptr][24]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.436 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.436 | 
     | _ptr][24]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][26] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [58]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.691
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [58] ^ |         | 0.000 |       |   0.600 |    0.163 | 
     | \tx_core/dma_reg_tx /U61                           | B ^ -> Y v          | NAND2X1 | 0.026 | 0.042 |   0.642 |    0.205 | 
     | \tx_core/dma_reg_tx /U62                           | C v -> Y ^          | OAI21X1 | 0.053 | 0.049 |   0.691 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.053 | 0.000 |   0.691 |    0.255 | 
     | _ptr][26]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.437 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.437 | 
     | _ptr][26]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][12] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [44]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.691
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [44] ^ |         | 0.000 |       |   0.600 |    0.163 | 
     | \tx_core/dma_reg_tx /U103                          | B ^ -> Y v          | NAND2X1 | 0.026 | 0.041 |   0.641 |    0.205 | 
     | \tx_core/dma_reg_tx /U104                          | C v -> Y ^          | OAI21X1 | 0.053 | 0.050 |   0.691 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.053 | 0.000 |   0.691 |    0.255 | 
     | _ptr][12]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.437 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.437 | 
     | _ptr][12]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][19] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [51]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.692
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [51] ^ |         | 0.000 |       |   0.600 |    0.162 | 
     | \tx_core/dma_reg_tx /U82                           | B ^ -> Y v          | NAND2X1 | 0.025 | 0.042 |   0.642 |    0.204 | 
     | \tx_core/dma_reg_tx /U83                           | C v -> Y ^          | OAI21X1 | 0.054 | 0.050 |   0.692 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.054 | 0.000 |   0.692 |    0.254 | 
     | _ptr][19]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.438 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.438 | 
     | _ptr][19]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [32]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.693
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [32] ^ |         | 0.000 |       |   0.600 |    0.162 | 
     | \tx_core/dma_reg_tx /U139                          | B ^ -> Y v          | NAND2X1 | 0.029 | 0.043 |   0.643 |    0.205 | 
     | \tx_core/dma_reg_tx /U140                          | C v -> Y ^          | OAI21X1 | 0.052 | 0.050 |   0.693 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.052 | 0.000 |   0.693 |    0.255 | 
     | _ptr][0]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.438 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.438 | 
     | _ptr][0]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [13]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.693
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [13] ^ |         | 0.000 |       |   0.600 |    0.162 | 
     | \tx_core/dma_reg_tx /U148                          | B ^ -> Y v          | NAND2X1 | 0.026 | 0.042 |   0.642 |    0.204 | 
     | \tx_core/dma_reg_tx /U149                          | C v -> Y ^          | OAI21X1 | 0.054 | 0.050 |   0.692 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR   | 0.054 | 0.000 |   0.693 |    0.254 | 
     | _data][last_bvalid][5]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.438 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.438 | 
     | _data][last_bvalid][5]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][7] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [15]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.693
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [15] ^ |         | 0.000 |       |   0.600 |    0.161 | 
     | \tx_core/dma_reg_tx /U142                          | B ^ -> Y v          | NAND2X1 | 0.029 | 0.043 |   0.643 |    0.205 | 
     | \tx_core/dma_reg_tx /U143                          | C v -> Y ^          | OAI21X1 | 0.052 | 0.050 |   0.693 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR   | 0.052 | 0.000 |   0.693 |    0.255 | 
     | _data][last_bvalid][7]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.439 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.439 | 
     | _data][last_bvalid][7]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [33]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.693
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [33] ^ |         | 0.000 |       |   0.600 |    0.161 | 
     | \tx_core/dma_reg_tx /U136                          | B ^ -> Y v          | NAND2X1 | 0.025 | 0.041 |   0.641 |    0.202 | 
     | \tx_core/dma_reg_tx /U137                          | C v -> Y ^          | OAI21X1 | 0.057 | 0.052 |   0.692 |    0.253 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.057 | 0.000 |   0.693 |    0.254 | 
     | _ptr][1]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.439 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.439 | 
     | _ptr][1]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [36]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.693
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [36] ^ |         | 0.000 |       |   0.600 |    0.161 | 
     | \tx_core/dma_reg_tx /U127                          | B ^ -> Y v          | NAND2X1 | 0.029 | 0.043 |   0.643 |    0.204 | 
     | \tx_core/dma_reg_tx /U128                          | C v -> Y ^          | OAI21X1 | 0.053 | 0.050 |   0.693 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.053 | 0.000 |   0.693 |    0.254 | 
     | _ptr][4]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.439 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.439 | 
     | _ptr][4]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [37]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.694
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [37] ^ |         | 0.000 |       |   0.600 |    0.161 | 
     | \tx_core/dma_reg_tx /U124                          | B ^ -> Y v          | NAND2X1 | 0.029 | 0.043 |   0.643 |    0.204 | 
     | \tx_core/dma_reg_tx /U125                          | C v -> Y ^          | OAI21X1 | 0.053 | 0.050 |   0.694 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.053 | 0.000 |   0.694 |    0.255 | 
     | _ptr][5]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.439 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.439 | 
     | _ptr][5]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [10]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.694
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [10] ^ |         | 0.000 |       |   0.600 |    0.161 | 
     | \tx_core/dma_reg_tx /U157                          | B ^ -> Y v          | NAND2X1 | 0.030 | 0.044 |   0.644 |    0.205 | 
     | \tx_core/dma_reg_tx /U158                          | C v -> Y ^          | OAI21X1 | 0.052 | 0.050 |   0.694 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR   | 0.052 | 0.000 |   0.694 |    0.255 | 
     | _data][last_bvalid][2]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.440 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.440 | 
     | _data][last_bvalid][2]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][1] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][1] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [9]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.694
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [9] ^ |         | 0.000 |       |   0.600 |    0.160 | 
     | \tx_core/dma_reg_tx /U160                          | B ^ -> Y v         | NAND2X1 | 0.029 | 0.044 |   0.644 |    0.204 | 
     | \tx_core/dma_reg_tx /U161                          | C v -> Y ^         | OAI21X1 | 0.053 | 0.050 |   0.694 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                | DFFSR   | 0.053 | 0.000 |   0.694 |    0.255 | 
     | _data][last_bvalid][1]                             |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.440 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.440 | 
     | _data][last_bvalid][1]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][31] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [63]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.255
  Arrival Time                  0.695
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [63] ^ |         | 0.000 |       |   0.600 |    0.160 | 
     | \tx_core/dma_reg_tx /U46                           | A ^ -> Y v          | NAND2X1 | 0.028 | 0.046 |   0.646 |    0.206 | 
     | \tx_core/dma_reg_tx /U47                           | C v -> Y ^          | OAI21X1 | 0.050 | 0.049 |   0.695 |    0.255 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.050 | 0.000 |   0.695 |    0.255 | 
     | _ptr][31]                                          |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.440 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.440 | 
     | _ptr][31]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][6] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [14]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.695
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [14] ^ |         | 0.000 |       |   0.600 |    0.159 | 
     | \tx_core/dma_reg_tx /U145                          | B ^ -> Y v          | NAND2X1 | 0.030 | 0.044 |   0.644 |    0.203 | 
     | \tx_core/dma_reg_tx /U146                          | C v -> Y ^          | OAI21X1 | 0.054 | 0.051 |   0.695 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR   | 0.054 | 0.000 |   0.695 |    0.254 | 
     | _data][last_bvalid][6]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.441 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.441 | 
     | _data][last_bvalid][6]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][7] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [39]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.695
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [39] ^ |         | 0.000 |       |   0.600 |    0.159 | 
     | \tx_core/dma_reg_tx /U118                          | B ^ -> Y v          | NAND2X1 | 0.032 | 0.044 |   0.644 |    0.203 | 
     | \tx_core/dma_reg_tx /U119                          | C v -> Y ^          | OAI21X1 | 0.054 | 0.051 |   0.695 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | D ^                 | DFFSR   | 0.054 | 0.000 |   0.695 |    0.254 | 
     | _ptr][7]                                           |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.441 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.441 | 
     | _ptr][7]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[28] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[28] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [28]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.699
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [28] ^ |         | 0.000 |       |   0.600 |    0.158 | 
     | U2932                           | D ^ -> Y v                   | AOI22X1 | 0.039 | 0.049 |   0.649 |    0.207 | 
     | U2933                           | B v -> Y ^                   | NAND2X1 | 0.042 | 0.049 |   0.698 |    0.257 | 
     | \tx_core/tx_rs/crc_tx_d_reg[28] | D ^                          | DFFSR   | 0.042 | 0.000 |   0.699 |    0.257 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/tx_rs/crc_tx_d_reg[28] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/axi_slave/awready_d_reg /CLK 
Endpoint:   \tx_core/axi_slave/awready_d_reg /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_ach.AWVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.256
  Arrival Time                  0.698
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                   |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                                  | \w_ach.AWVALID  ^ |         | 0.000 |       |   0.600 |    0.158 | 
     | U2313                            | A ^ -> Y v        | NAND2X1 | 0.032 | 0.047 |   0.647 |    0.205 | 
     | U2314                            | B v -> Y ^        | NOR2X1  | 0.046 | 0.051 |   0.698 |    0.256 | 
     | \tx_core/axi_slave/awready_d_reg | D ^               | DFFSR   | 0.046 | 0.000 |   0.698 |    0.256 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/axi_slave/awready_d_reg | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[8] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[8] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [8]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.699
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [8] ^ |         | 0.000 |       |   0.600 |    0.158 | 
     | U2792                          | D ^ -> Y v                  | AOI22X1 | 0.039 | 0.049 |   0.649 |    0.207 | 
     | U2793                          | B v -> Y ^                  | NAND2X1 | 0.042 | 0.049 |   0.699 |    0.257 | 
     | \tx_core/tx_rs/crc_tx_d_reg[8] | D ^                         | DFFSR   | 0.042 | 0.000 |   0.699 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/tx_rs/crc_tx_d_reg[8] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[2] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [2]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.699
  Slack Time                    0.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [2] ^ |         | 0.000 |       |   0.600 |    0.158 | 
     | U2822                          | D ^ -> Y v                  | AOI22X1 | 0.040 | 0.050 |   0.650 |    0.207 | 
     | U2823                          | B v -> Y ^                  | NAND2X1 | 0.042 | 0.049 |   0.699 |    0.257 | 
     | \tx_core/tx_rs/crc_tx_d_reg[2] | D ^                         | DFFSR   | 0.042 | 0.000 |   0.699 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.442 | 
     | \tx_core/tx_rs/crc_tx_d_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[23] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[23] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [23]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.699
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [23] ^ |         | 0.000 |       |   0.600 |    0.157 | 
     | U2873                           | D ^ -> Y v                   | AOI22X1 | 0.039 | 0.049 |   0.649 |    0.206 | 
     | U2874                           | B v -> Y ^                   | NAND2X1 | 0.044 | 0.050 |   0.699 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[23] | D ^                          | DFFSR   | 0.044 | 0.000 |   0.699 |    0.257 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.443 | 
     | \tx_core/tx_rs/crc_tx_d_reg[23] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.443 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [7]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.699
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [7] ^ |         | 0.000 |       |   0.600 |    0.157 | 
     | U2837                          | D ^ -> Y v                  | AOI22X1 | 0.040 | 0.050 |   0.650 |    0.207 | 
     | U2838                          | B v -> Y ^                  | NAND2X1 | 0.042 | 0.050 |   0.699 |    0.257 | 
     | \tx_core/tx_rs/crc_tx_d_reg[7] | D ^                         | DFFSR   | 0.042 | 0.000 |   0.699 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.443 | 
     | \tx_core/tx_rs/crc_tx_d_reg[7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.443 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][4] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][4] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [12]                                                   
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.697
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                     |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [12] ^ |         | 0.000 |       |   0.600 |    0.157 | 
     | \tx_core/dma_reg_tx /U151                          | B ^ -> Y v          | NAND2X1 | 0.031 | 0.045 |   0.645 |    0.202 | 
     | \tx_core/dma_reg_tx /U152                          | C v -> Y ^          | OAI21X1 | 0.056 | 0.052 |   0.697 |    0.254 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                 | DFFSR   | 0.056 | 0.000 |   0.697 |    0.254 | 
     | _data][last_bvalid][4]                             |                     |         |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.443 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.443 | 
     | _data][last_bvalid][4]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[21] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[21] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [21]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.256
  Arrival Time                  0.699
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [21] ^ |         | 0.000 |       |   0.600 |    0.157 | 
     | U2867                           | D ^ -> Y v                   | AOI22X1 | 0.039 | 0.049 |   0.649 |    0.206 | 
     | U2868                           | B v -> Y ^                   | NAND2X1 | 0.044 | 0.050 |   0.699 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[21] | D ^                          | DFFSR   | 0.044 | 0.000 |   0.699 |    0.256 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.443 | 
     | \tx_core/tx_rs/crc_tx_d_reg[21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.443 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[0] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [0]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.700
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [0] ^ |         | 0.000 |       |   0.600 |    0.157 | 
     | U2816                          | D ^ -> Y v                  | AOI22X1 | 0.040 | 0.050 |   0.650 |    0.207 | 
     | U2817                          | B v -> Y ^                  | NAND2X1 | 0.043 | 0.050 |   0.700 |    0.257 | 
     | \tx_core/tx_rs/crc_tx_d_reg[0] | D ^                         | DFFSR   | 0.043 | 0.000 |   0.700 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/tx_rs/crc_tx_d_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[11] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[11] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [11]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.700
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [11] ^ |         | 0.000 |       |   0.600 |    0.156 | 
     | U2843                           | D ^ -> Y v                   | AOI22X1 | 0.041 | 0.050 |   0.650 |    0.207 | 
     | U2844                           | B v -> Y ^                   | NAND2X1 | 0.042 | 0.050 |   0.700 |    0.257 | 
     | \tx_core/tx_rs/crc_tx_d_reg[11] | D ^                          | DFFSR   | 0.042 | 0.000 |   0.700 |    0.257 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/tx_rs/crc_tx_d_reg[11] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][ctrl_data][last_bvalid][0] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl_data][last_
bvalid][0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WDATA [8]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.254
  Arrival Time                  0.697
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \w_dch.WDATA [8] ^ |         | 0.000 |       |   0.600 |    0.156 | 
     | \tx_core/dma_reg_tx /U163                          | B ^ -> Y v         | NAND2X1 | 0.028 | 0.044 |   0.644 |    0.200 | 
     | \tx_core/dma_reg_tx /U164                          | C v -> Y ^         | OAI21X1 | 0.058 | 0.053 |   0.697 |    0.253 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | D ^                | DFFSR   | 0.058 | 0.000 |   0.697 |    0.254 | 
     | _data][last_bvalid][0]                             |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][ctrl | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     | _data][last_bvalid][0]                             |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[16] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[16] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [16]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.256
  Arrival Time                  0.700
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [16] ^ |         | 0.000 |       |   0.600 |    0.156 | 
     | U2786                           | D ^ -> Y v                   | AOI22X1 | 0.038 | 0.049 |   0.649 |    0.205 | 
     | U2787                           | B v -> Y ^                   | NAND2X1 | 0.046 | 0.051 |   0.700 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[16] | D ^                          | DFFSR   | 0.046 | 0.000 |   0.700 |    0.256 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/tx_rs/crc_tx_d_reg[16] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[14] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[14] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [14]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.256
  Arrival Time                  0.701
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [14] ^ |         | 0.000 |       |   0.600 |    0.156 | 
     | U2852                           | D ^ -> Y v                   | AOI22X1 | 0.040 | 0.050 |   0.650 |    0.206 | 
     | U2853                           | B v -> Y ^                   | NAND2X1 | 0.044 | 0.051 |   0.701 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[14] | D ^                          | DFFSR   | 0.044 | 0.000 |   0.701 |    0.256 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.444 | 
     | \tx_core/tx_rs/crc_tx_d_reg[14] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.444 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[12] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[12] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [12]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.256
  Arrival Time                  0.701
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [12] ^ |         | 0.000 |       |   0.600 |    0.155 | 
     | U2846                           | D ^ -> Y v                   | AOI22X1 | 0.040 | 0.050 |   0.650 |    0.205 | 
     | U2847                           | B v -> Y ^                   | NAND2X1 | 0.045 | 0.051 |   0.701 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[12] | D ^                          | DFFSR   | 0.045 | 0.000 |   0.701 |    0.256 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.445 | 
     | \tx_core/tx_rs/crc_tx_d_reg[12] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.445 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \memif_crcf1.f0_rdata [4]         (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.257
  Arrival Time                  0.701
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |            Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                | \memif_crcf1.f0_rdata [4] ^ |         | 0.000 |       |   0.600 |    0.155 | 
     | U2828                          | D ^ -> Y v                  | AOI22X1 | 0.041 | 0.051 |   0.651 |    0.206 | 
     | U2829                          | B v -> Y ^                  | NAND2X1 | 0.044 | 0.051 |   0.701 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | D ^                         | DFFSR   | 0.044 | 0.000 |   0.701 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.445 | 
     | \tx_core/tx_rs/crc_tx_d_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.445 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/tx_rs/crc_tx_d_reg[17] /CLK 
Endpoint:   \tx_core/tx_rs/crc_tx_d_reg[17] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \memif_crcf1.f0_rdata [17]         (^) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.256
  Arrival Time                  0.702
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                 | \memif_crcf1.f0_rdata [17] ^ |         | 0.000 |       |   0.600 |    0.154 | 
     | U2858                           | D ^ -> Y v                   | AOI22X1 | 0.042 | 0.051 |   0.651 |    0.205 | 
     | U2859                           | B v -> Y ^                   | NAND2X1 | 0.044 | 0.051 |   0.702 |    0.256 | 
     | \tx_core/tx_rs/crc_tx_d_reg[17] | D ^                          | DFFSR   | 0.044 | 0.000 |   0.702 |    0.256 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |    0.446 | 
     | \tx_core/tx_rs/crc_tx_d_reg[17] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    0.446 | 
     +---------------------------------------------------------------------------------------------+ 

