LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY PORTAS_LOGICAS IS
	PORT(A,B: IN BIT;
	--	 E_PL0: IN BIT_VECTOR (7 DOWNTO 0); -- CONDIÇÕES
		 EP0,EP1,EP2,EP3,EP4,EP5,EP6,EP7: IN BIT;
		 S0,S1,S2,S3,S4,S5: OUT BIT);
END PORTAS_LOGICAS;

ARCHITECTURE COMPORTAMENTAL OF PORTAS_LOGICAS IS
BEGIN
		PROCESS(A,B,EP0,EP1,EP2,EP3,EP4,EP5)
		BEGIN
			IF (EP0 = '1') THEN
				S0 <= A AND B; -- s0 estará recebendo A e B
			ELSIF (EP1 = '1') THEN
				S1 <= A NAND B;
			ELSIF (EP2 = '1') THEN
				S2 <= A OR B;
			ELSIF (EP3 = '1') THEN
				S3 <= A NOR B;
			ELSIF (EP4 = '1') THEN
				S4 <= A XOR B;
			ELSIF (EP5 = '1')THEN
				S5 <= A XNOR B;
			ELSIF (EP6 = '1') THEN
				S6 <= EP6;
			ELSIF (EP7 = '1') THEN
				S7 <= EP7;
			END IF;
		END PROCESS;
END COMPORTAMENTAL;