<profile>

<section name = "Vivado HLS Report for 'Rgb2ycbcr'" level="0">
<item name = "Date">Mon Dec  7 20:43:25 2015
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.09, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 9, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 202</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, 36, 10</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 24</column>
<column name="Register">-, -, 188, -</column>
<column name="ShiftMemory">-, -, 0, 25</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="image_filter_mul_8ns_4ns_13_3_U25">image_filter_mul_8ns_4ns_13_3, 0, 1, 18, 5</column>
<column name="image_filter_mul_8ns_5ns_14_3_U26">image_filter_mul_8ns_5ns_14_3, 0, 1, 18, 5</column>
<column name="image_filter_mul_8ns_5ns_14_3_U27">image_filter_mul_8ns_5ns_14_3, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP2_V_1_cast_reg_426">0, 8, 14, 6</column>
<column name="exitcond_reg_399">0, 1, 1, 0</column>
<column name="tmp_11_reg_408">0, 8, 8, 0</column>
<column name="tmp_13_reg_419">0, 8, 8, 0</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_155_p2">+, 0, 0, 12, 12, 1</column>
<column name="j_V_fu_166_p2">+, 0, 0, 12, 12, 1</column>
<column name="r_V_12_fu_308_p2">+, 0, 0, 14, 14, 14</column>
<column name="r_V_13_fu_218_p2">+, 0, 0, 11, 11, 11</column>
<column name="ret_V_fu_285_p2">+, 0, 0, 10, 10, 1</column>
<column name="r_V_10_fu_201_p2">-, 0, 0, 15, 15, 14</column>
<column name="r_V_16_fu_240_p2">-, 0, 0, 15, 15, 15</column>
<column name="r_V_17_fu_254_p2">-, 0, 0, 15, 15, 15</column>
<column name="p_2_fu_323_p3">Select, 0, 0, 10, 1, 10</column>
<column name="ret_V_1_fu_328_p3">Select, 0, 0, 10, 1, 10</column>
<column name="ap_sig_bdd_91">and, 0, 0, 2, 1, 1</column>
<column name="or_cond7_fu_370_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_362_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_366_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3_fu_150_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="exitcond_fu_161_p2">icmp, 0, 0, 14, 12, 12</column>
<column name="tmp_2_fu_291_p2">icmp, 0, 0, 6, 6, 1</column>
<column name="tmp_6_fu_338_p2">icmp, 0, 0, 8, 8, 7</column>
<column name="tmp_7_fu_344_p2">icmp, 0, 0, 8, 8, 8</column>
<column name="tmp_8_fu_350_p2">icmp, 0, 0, 8, 8, 8</column>
<column name="tmp_9_fu_356_p2">icmp, 0, 0, 8, 8, 8</column>
<column name="ap_sig_bdd_47">or, 0, 0, 2, 1, 1</column>
<column name="ap_sig_bdd_71">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="t_V_2_reg_127">12, 2, 12, 24</column>
<column name="t_V_reg_138">12, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="OP2_V_1_cast_reg_426">8, 14, 6</column>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 1, 0</column>
<column name="exitcond_reg_399">1, 1, 0</column>
<column name="i_V_reg_394">12, 12, 0</column>
<column name="r_V_10_reg_447">14, 14, 0</column>
<column name="r_V_11_reg_462">14, 14, 0</column>
<column name="r_V_13_reg_452">11, 11, 0</column>
<column name="r_V_14_reg_442">14, 14, 0</column>
<column name="r_V_16_reg_457">15, 15, 0</column>
<column name="r_V_9_reg_437">13, 13, 0</column>
<column name="ret_V_cast_reg_467">10, 10, 0</column>
<column name="ret_V_reg_478">10, 10, 0</column>
<column name="t_V_2_reg_127">12, 12, 0</column>
<column name="t_V_reg_138">12, 12, 0</column>
<column name="tmp_11_reg_408">8, 8, 0</column>
<column name="tmp_12_reg_414">8, 8, 0</column>
<column name="tmp_13_reg_419">8, 8, 0</column>
<column name="tmp_2_reg_483">1, 1, 0</column>
<column name="tmp_4_reg_473">1, 1, 0</column>
<column name="tmp_6_reg_488">1, 1, 0</column>
<column name="tmp_7_reg_493">1, 1, 0</column>
<column name="tmp_8_reg_498">1, 1, 0</column>
<column name="tmp_9_reg_503">1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , Rgb2ycbcr, return value</column>
<column name="ap_rst">in, 1, , Rgb2ycbcr, return value</column>
<column name="ap_start">in, 1, , Rgb2ycbcr, return value</column>
<column name="ap_done">out, 1, , Rgb2ycbcr, return value</column>
<column name="ap_continue">in, 1, , Rgb2ycbcr, return value</column>
<column name="ap_idle">out, 1, , Rgb2ycbcr, return value</column>
<column name="ap_ready">out, 1, , Rgb2ycbcr, return value</column>
<column name="rgb_rows_V_read">in, 12, ap_none, rgb_rows_V_read, scalar</column>
<column name="rgb_cols_V_read">in, 12, ap_none, rgb_cols_V_read, scalar</column>
<column name="rgb_data_stream_0_V_dout">in, 8, ap_fifo, rgb_data_stream_0_V, pointer</column>
<column name="rgb_data_stream_0_V_empty_n">in, 1, ap_fifo, rgb_data_stream_0_V, pointer</column>
<column name="rgb_data_stream_0_V_read">out, 1, ap_fifo, rgb_data_stream_0_V, pointer</column>
<column name="rgb_data_stream_1_V_dout">in, 8, ap_fifo, rgb_data_stream_1_V, pointer</column>
<column name="rgb_data_stream_1_V_empty_n">in, 1, ap_fifo, rgb_data_stream_1_V, pointer</column>
<column name="rgb_data_stream_1_V_read">out, 1, ap_fifo, rgb_data_stream_1_V, pointer</column>
<column name="rgb_data_stream_2_V_dout">in, 8, ap_fifo, rgb_data_stream_2_V, pointer</column>
<column name="rgb_data_stream_2_V_empty_n">in, 1, ap_fifo, rgb_data_stream_2_V, pointer</column>
<column name="rgb_data_stream_2_V_read">out, 1, ap_fifo, rgb_data_stream_2_V, pointer</column>
<column name="ycbcr_data_stream_0_V_din">out, 8, ap_fifo, ycbcr_data_stream_0_V, pointer</column>
<column name="ycbcr_data_stream_0_V_full_n">in, 1, ap_fifo, ycbcr_data_stream_0_V, pointer</column>
<column name="ycbcr_data_stream_0_V_write">out, 1, ap_fifo, ycbcr_data_stream_0_V, pointer</column>
</table>
</item>
</section>
</profile>
