verilog xil_defaultlib --include "../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog" --include "../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/e0a2/hdl" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/aesl_mux_load_28_35_s.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/convolve4.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channbIp_memcore.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channels.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_in_channmb6_memcore.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_chanbNq_memcore.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/dataflow_out_channel_1.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w16_d1_A_x.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w30_d1_A.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/fifo_w32_d1_A_x.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_in_wh81.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_input.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/read_weights.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/set_out_buffer_to_0.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/write_output.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_biasbuf_V.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_control_s_axi.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_fpext_3bkb.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_gmem_m_axi.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muldEe.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulfYi.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_muljbC.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mac_mulkbM.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16ng8j.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_16nhbi.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulcud.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_muleOg.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mulibs.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_mul_mullbW.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_partialcfu.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_sitofp_bMq.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17bLp.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cHz.v" \
"../../../../tiled_convolution.srcs/sources_1/bd/design_1/ipshared/228f/hdl/verilog/zhang_cnn_srem_17cIz.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
