<CMD> init_design

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Oct 31 22:04:04 2017
viaInitial ends at Tue Oct 31 22:04:04 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dlx.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#1 (Current mem = 387.535M, initial mem = 75.145M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=387.5M) ***
Top level cell is top_level.
Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=1.02min, fe_mem=414.4M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_level ...
*** Netlist is unique.
** info: there are 540 modules.
** info: there are 10464 stdCell insts.

*** Memory Usage v#1 (Current mem = 430.051M, initial mem = 75.145M) ***
*info - Done with setDoAssign with 196 assigns removed and 0 assigns could not be removed.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'dlx.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=262.8M, current mem=434.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 0.99531962794 0.7 4.0 4.0 4.0 4.0
Adjusting Core to Left to: 4.1800. Core to Bottom to: 4.0600.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer metal10 -around core -jog_distance 0.095 -threshold 0.095 -nets {gnd vdd} -stacked_via_bottom_layer metal1 -layer {bottom metal9 top metal9 right metal10 left metal10} -width 0.8 -spacing 0.8 -offset 0.095

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 437.2M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {} -stacked_via_bottom_layer metal1

*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 438.9M) ***
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 16 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 439.0M) ***
<CMD> addStripe -block_ring_top_layer_limit metal10 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal9 -set_to_set_distance 20 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal10 -spacing 0.8 -xleft_offset 15 -merge_stripes_value 0.095 -layer metal10 -block_ring_bottom_layer_limit metal9 -width 0.8 -nets {gnd vdd} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (ENCPP-170):	The power planner failed to create a wire at (19.58, 3.16) (19.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (39.58, 3.16) (39.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (59.58, 3.16) (59.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (79.58, 3.16) (79.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (99.58, 3.16) (99.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (119.58, 3.16) (119.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (139.58, 3.16) (139.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (159.58, 3.16) (159.58, 172.96).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (21.18, 1.57) (21.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (41.18, 1.57) (41.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (61.18, 1.57) (61.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (81.18, 1.57) (81.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (101.18, 1.57) (101.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (121.18, 1.57) (121.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (141.18, 1.57) (141.18, 174.55).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (161.18, 1.57) (161.18, 174.55).
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 439.0M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -stripeSCpinTarget { blockring padring ring stripe ringpin blockpin } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal10 -crossoverViaTopLayer metal10 -targetViaBottomLayer metal1 -nets { gnd vdd }
**WARN: (ENCSR-4054):	Option "-checkAlignedSecondaryPin" is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "-checkAlignedSecondaryPin" from your script.
**WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
**WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -crossoverViaLayerRange.
**WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Tue Oct 31 22:06:53 2017 ***
SPECIAL ROUTE ran on directory: /home/ms17.9/NEWDLX/dlx/DLX_floorp
SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStopBlockPin set to "nearestTarget"
srouteStripeCoreTarget set to "blockring padring ring stripe ringpin blockpin"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 930.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 54 used
Read in 54 components
  54 core components: 54 unplaced, 0 placed, 0 fixed
Read in 164 logical pins
Read in 164 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 242
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 121
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 969.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Oct 31 22:06:53 2017
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Oct 31 22:06:53 2017

sroute post-processing starts at Tue Oct 31 22:06:53 2017
The viaGen is rebuilding shadow vias for net vdd.

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 3.66) (2.40, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (21.58, 3.66) (21.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (41.58, 3.66) (41.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (61.58, 3.66) (61.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (81.58, 3.66) (81.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (101.58, 3.66) (101.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (121.58, 3.66) (121.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (141.58, 3.66) (141.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (161.58, 3.66) (161.58, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (174.68, 3.66) (175.40, 4.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (1.68, 171.66) (2.40, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (21.58, 171.66) (21.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (41.58, 171.66) (41.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (61.58, 171.66) (61.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (81.58, 171.66) (81.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (101.58, 171.66) (101.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (121.58, 171.66) (121.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (141.58, 171.66) (141.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (161.58, 171.66) (161.58, 172.46)

**WARN: ViaGen Warning: MINCUT rule violation, no via created:
	layer via9 at (174.68, 171.66) (175.40, 172.46)
sroute post-processing ends at Tue Oct 31 22:06:54 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 3.18 megs
sroute: Total Peak Memory used = 444.91 megs
**WARN: (ENCSYT-13331):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, please remove the obsolete command from your script and use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.13231 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 469.9M, InitMEM = 469.8M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=494.75 CPU=0:00:03.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 494.8M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 336 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=494.6M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=500.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=506.7M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=291.6M, current mem=482.3M)
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'dlx.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=291.6M, current mem=463.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
#std cell=10128 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=11443 #term=40671 #term/net=3.55, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=164
stdCell: 10128 single + 0 double + 0 multi
Total standard cell length = 13.9703 (mm), area = 0.0196 (mm^2)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Average module density = 0.690.
Density for the design = 0.690.
       = stdcell_area 73528 sites (19558 um^2) / alloc_area 106560 sites (28345 um^2).
Pin Density = 0.553.
            = total # of pins 40671 / total Instance area 73528.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.458e-09 (0.00e+00 4.46e-09)
              Est.  stn bbox = 4.458e-09 (0.00e+00 4.46e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 496.9M
Iteration  2: Total net bbox = 4.458e-09 (0.00e+00 4.46e-09)
              Est.  stn bbox = 4.458e-09 (0.00e+00 4.46e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 496.9M
Iteration  3: Total net bbox = 2.093e+03 (1.04e+03 1.06e+03)
              Est.  stn bbox = 2.093e+03 (1.04e+03 1.06e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 497.4M
Iteration  4: Total net bbox = 6.503e+04 (3.20e+04 3.30e+04)
              Est.  stn bbox = 6.503e+04 (3.20e+04 3.30e+04)
              cpu = 0:00:05.3 real = 0:00:06.0 mem = 497.4M
Iteration  5: Total net bbox = 8.268e+04 (4.23e+04 4.04e+04)
              Est.  stn bbox = 8.268e+04 (4.23e+04 4.04e+04)
              cpu = 0:00:08.4 real = 0:00:08.0 mem = 497.4M
Iteration  6: Total net bbox = 8.841e+04 (4.46e+04 4.38e+04)
              Est.  stn bbox = 8.841e+04 (4.46e+04 4.38e+04)
              cpu = 0:00:08.8 real = 0:00:09.0 mem = 499.1M
Iteration  7: Total net bbox = 9.908e+04 (5.10e+04 4.80e+04)
              Est.  stn bbox = 1.365e+05 (6.94e+04 6.71e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 494.6M
Iteration  8: Total net bbox = 9.908e+04 (5.10e+04 4.80e+04)
              Est.  stn bbox = 1.365e+05 (6.94e+04 6.71e+04)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 494.6M
Iteration  9: Total net bbox = 1.022e+05 (5.18e+04 5.05e+04)
              Est.  stn bbox = 1.407e+05 (7.07e+04 7.00e+04)
              cpu = 0:00:10.4 real = 0:00:11.0 mem = 495.6M
Iteration 10: Total net bbox = 1.022e+05 (5.18e+04 5.05e+04)
              Est.  stn bbox = 1.407e+05 (7.07e+04 7.00e+04)
              cpu = 0:00:05.5 real = 0:00:07.0 mem = 495.6M
Iteration 11: Total net bbox = 1.086e+05 (5.38e+04 5.48e+04)
              Est.  stn bbox = 1.458e+05 (7.21e+04 7.37e+04)
              cpu = 0:00:12.7 real = 0:00:13.0 mem = 495.6M
Iteration 12: Total net bbox = 1.086e+05 (5.38e+04 5.48e+04)
              Est.  stn bbox = 1.458e+05 (7.21e+04 7.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 495.6M
*** cost = 1.086e+05 (5.38e+04 5.48e+04) (cpu for global=0:00:59.7) real=0:01:04***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:48.1 real: 0:00:51.0
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=324.8M, current mem=468.5M)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=469.9MB) @(0:01:30 - 0:01:31).
move report: preRPlace moves 10127 insts, mean move: 0.43 um, max move: 2.48 um
	max move on inst (UBTB/predict_PC_reg[4][25]): (22.72, 133.68) --> (22.23, 135.66)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.050e+05 = 4.961e+04 H + 5.535e+04 V
wire length = 1.040e+05 = 4.922e+04 H + 5.478e+04 V
Placement tweakage ends.
move report: tweak moves 1555 insts, mean move: 1.83 um, max move: 10.92 um
	max move on inst (UEXECUTE_BLOCK/ALU/U2): (30.21, 71.26) --> (35.53, 76.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=469.9MB) @(0:01:31 - 0:01:33).
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:02.0)
move report: xdp moves 3765 insts, mean move: 2.04 um, max move: 14.95 um
	max move on inst (UMEM_BLOCK/MUXMEM/U28): (85.88, 30.66) --> (84.93, 44.66)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:02.1, real=0:00:02.0, mem=474.9MB) @(0:01:33 - 0:01:35).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=474.9MB) @(0:01:35 - 0:01:35).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10127 insts, mean move: 1.13 um, max move: 14.54 um
	max move on inst (UMEM_BLOCK/MUXMEM/U28): (85.91, 31.10) --> (84.93, 44.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.54 um
  inst (UMEM_BLOCK/MUXMEM/U28) with max move: (85.908, 31.1005) -> (84.93, 44.66)
  mean    (X+Y) =         1.13 um
Total instances flipped for WireLenOpt: 7244
Total instances flipped, including legalization: 1
Total instances moved : 10127
*** cpu=0:00:05.4   mem=474.9M  mem(used)=6.4M***
[CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:05.0, mem=474.6MB) @(0:01:30 - 0:01:35).
Total net length = 1.022e+05 (4.912e+04 5.309e+04) (ext = 7.425e+03)
*** End of Placement (cpu=0:01:09, real=0:01:14, mem=474.6M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 16.7 % ( 24 / 144 )
*** Free Virtual Timing Model ...(mem=465.6M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'dlx.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=297.1M, current mem=465.9M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
WARN: No Power Domain Created at this stage, default max voltage is 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=466.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)

Phase 1a route (0:00:00.2 471.4M):
Est net length = 1.322e+05um = 6.603e+04H + 6.617e+04V
Usage: (23.3%H 30.6%V) = (8.683e+04um 1.223e+05um) = (51145 73122)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 510 = 0 (0.00% H) + 510 (4.42% V)

Phase 1b route (0:00:00.1 473.9M):
Usage: (23.3%H 30.6%V) = (8.665e+04um 1.223e+05um) = (51045 73121)
Overflow: 516 = 0 (0.00% H) + 516 (4.47% V)

Phase 1c route (0:00:00.1 473.9M):
Usage: (23.2%H 30.6%V) = (8.623e+04um 1.222e+05um) = (50806 73060)
Overflow: 460 = 0 (0.00% H) + 460 (3.98% V)

Phase 1d route (0:00:00.1 473.9M):
Usage: (23.2%H 30.6%V) = (8.624e+04um 1.222e+05um) = (50814 73066)
Overflow: 416 = 0 (0.00% H) + 416 (3.60% V)

Phase 1a-1d Overflow: 0.00% H + 3.60% V (0:00:00.4 473.9M)


Phase 1e route (0:00:00.1 474.5M):
Usage: (23.4%H 30.6%V) = (8.695e+04um 1.224e+05um) = (51220 73191)
Overflow: 98 = 0 (0.00% H) + 98 (0.85% V)

Phase 1f route (0:00:00.0 474.5M):
Usage: (23.4%H 30.6%V) = (8.706e+04um 1.224e+05um) = (51286 73218)
Overflow: 49 = 0 (0.00% H) + 49 (0.42% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	49	 0.42%
--------------------------------------
  0:	2	 0.02%	319	 2.76%
  1:	4	 0.03%	186	 1.61%
  2:	13	 0.11%	235	 2.03%
  3:	15	 0.13%	257	 2.23%
  4:	64	 0.55%	297	 2.57%
  5:	11452	99.15%	10207	88.37%


Phase 1e-1f Overflow: 0.00% H + 0.42% V (0:00:00.1 474.5M)

Global route (cpu=0.5s real=0.0s 472.0M)
Phase 1l route (0:00:00.6 472.4M):


*** After '-updateRemainTrks' operation: 

Usage: (24.9%H 31.2%V) = (9.272e+04um 1.240e+05um) = (54508 74512)
Overflow: 381 = 0 (0.00% H) + 381 (3.30% V)

Phase 1l Overflow: 0.00% H + 3.30% V (0:00:00.1 474.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	33	 0.29%
 -4:	0	 0.00%	26	 0.23%
 -3:	0	 0.00%	25	 0.22%
 -2:	0	 0.00%	77	 0.67%
 -1:	0	 0.00%	95	 0.82%
--------------------------------------
  0:	5	 0.04%	184	 1.59%
  1:	9	 0.08%	193	 1.67%
  2:	23	 0.20%	251	 2.17%
  3:	58	 0.50%	280	 2.42%
  4:	88	 0.76%	295	 2.55%
  5:	11367	98.42%	10091	87.37%


*** Completed Phase 1 route (0:00:01.3 470.5M) ***


Total length: 1.472e+05um, number of vias: 76785
M1(H) length: 5.670e+03um, number of vias: 40469
M2(V) length: 5.080e+04um, number of vias: 29100
M3(H) length: 5.949e+04um, number of vias: 5453
M4(V) length: 2.086e+04um, number of vias: 1018
M5(H) length: 4.132e+03um, number of vias: 620
M6(V) length: 5.572e+03um, number of vias: 58
M7(H) length: 8.375e+01um, number of vias: 45
M8(V) length: 3.587e+02um, number of vias: 11
M9(H) length: 5.040e+00um, number of vias: 11
M10(V) length: 1.900e+02um
*** Completed Phase 2 route (0:00:01.2 482.8M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=482.8M) ***
Peak Memory Usage was 481.2M 
*** Finished trialRoute (cpu=0:00:02.7 mem=482.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 3.296272(V).
Start repairing congestion with level 5.
congAuto 1st round: bin height 4 and width 4
Iteration  6: Total net bbox = 9.429e+04 (4.70e+04 4.73e+04)
              Est.  stn bbox = 9.429e+04 (4.70e+04 4.73e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 489.4M
Iteration  7: Total net bbox = 9.619e+04 (4.74e+04 4.88e+04)
              Est.  stn bbox = 9.619e+04 (4.74e+04 4.88e+04)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 489.4M
Iteration  8: Total net bbox = 9.749e+04 (4.79e+04 4.96e+04)
              Est.  stn bbox = 9.749e+04 (4.79e+04 4.96e+04)
              cpu = 0:00:05.1 real = 0:00:06.0 mem = 483.9M
Iteration  9: Total net bbox = 9.872e+04 (4.86e+04 5.01e+04)
              Est.  stn bbox = 9.872e+04 (4.86e+04 5.01e+04)
              cpu = 0:00:03.3 real = 0:00:04.0 mem = 484.1M
Iteration 10: Total net bbox = 1.031e+05 (4.96e+04 5.35e+04)
              Est.  stn bbox = 1.031e+05 (4.96e+04 5.35e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 484.1M
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=470.3MB) @(0:02:06 - 0:02:08).
move report: preRPlace moves 4898 insts, mean move: 0.39 um, max move: 2.35 um
	max move on inst (UBTB/U421): (17.86, 131.46) --> (16.91, 130.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.083e+05 = 5.391e+04 H + 5.435e+04 V
wire length = 1.035e+05 = 4.917e+04 H + 5.435e+04 V
Placement tweakage ends.
move report: tweak moves 1780 insts, mean move: 1.24 um, max move: 13.11 um
	max move on inst (UEXECUTE_BLOCK/MUX_FWA/U57): (53.20, 51.66) --> (66.31, 51.66)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:01.0, mem=470.3MB) @(0:02:08 - 0:02:09).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=470.3MB) @(0:02:09 - 0:02:09).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5496 insts, mean move: 0.63 um, max move: 12.92 um
	max move on inst (UEXECUTE_BLOCK/MUX_FWA/U57): (53.39, 51.66) --> (66.31, 51.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.92 um
  inst (UEXECUTE_BLOCK/MUX_FWA/U57) with max move: (53.39, 51.66) -> (66.31, 51.66)
  mean    (X+Y) =         0.63 um
Total instances flipped for WireLenOpt: 85
Total instances flipped, including legalization: 3324
Total instances moved : 5496
*** cpu=0:00:02.6   mem=470.3M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=470.3MB) @(0:02:06 - 0:02:09).
Total net length = 1.037e+05 (4.918e+04 5.450e+04) (ext = 8.333e+03)
*** Starting trialRoute (mem=470.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)

Phase 1a route (0:00:00.2 471.9M):
Est net length = 1.352e+05um = 6.568e+04H + 6.955e+04V
Usage: (23.1%H 31.4%V) = (8.606e+04um 1.249e+05um) = (50744 74898)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 113 = 0 (0.00% H) + 113 (0.98% V)

Phase 1b route (0:00:00.1 474.4M):
Usage: (23.1%H 31.4%V) = (8.585e+04um 1.249e+05um) = (50633 74898)
Overflow: 116 = 0 (0.00% H) + 116 (1.01% V)

Phase 1c route (0:00:00.1 474.4M):
Usage: (23.0%H 31.3%V) = (8.535e+04um 1.248e+05um) = (50350 74815)
Overflow: 102 = 0 (0.00% H) + 102 (0.88% V)

Phase 1d route (0:00:00.1 474.4M):
Usage: (23.0%H 31.3%V) = (8.536e+04um 1.248e+05um) = (50354 74819)
Overflow: 83 = 0 (0.00% H) + 83 (0.72% V)

Phase 1a-1d Overflow: 0.00% H + 0.72% V (0:00:00.4 474.4M)


Phase 1e route (0:00:00.1 475.1M):
Usage: (23.0%H 31.3%V) = (8.550e+04um 1.248e+05um) = (50436 74823)
Overflow: 43 = 0 (0.00% H) + 43 (0.37% V)

Phase 1f route (0:00:00.0 475.1M):
Usage: (23.0%H 31.3%V) = (8.562e+04um 1.248e+05um) = (50509 74830)
Overflow: 14 = 0 (0.00% H) + 14 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.12%
--------------------------------------
  0:	0	 0.00%	200	 1.73%
  1:	3	 0.03%	165	 1.43%
  2:	2	 0.02%	178	 1.54%
  3:	11	 0.10%	237	 2.05%
  4:	38	 0.33%	350	 3.03%
  5:	11496	99.53%	10406	90.10%


Phase 1e-1f Overflow: 0.00% H + 0.12% V (0:00:00.1 475.1M)

Global route (cpu=0.5s real=1.0s 472.6M)
Phase 1l route (0:00:00.7 472.9M):


*** After '-updateRemainTrks' operation: 

Usage: (24.7%H 32.0%V) = (9.204e+04um 1.265e+05um) = (54134 76367)
Overflow: 163 = 0 (0.00% H) + 163 (1.41% V)

Phase 1l Overflow: 0.00% H + 1.41% V (0:00:00.1 475.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -4:	0	 0.00%	11	 0.10%
 -3:	0	 0.00%	15	 0.13%
 -2:	0	 0.00%	28	 0.24%
 -1:	0	 0.00%	68	 0.59%
--------------------------------------
  0:	1	 0.01%	125	 1.08%
  1:	4	 0.03%	193	 1.67%
  2:	14	 0.12%	205	 1.77%
  3:	16	 0.14%	251	 2.17%
  4:	65	 0.56%	349	 3.02%
  5:	11450	99.13%	10302	89.19%


*** Completed Phase 1 route (0:00:01.3 471.3M) ***


Total length: 1.501e+05um, number of vias: 76874
M1(H) length: 5.790e+03um, number of vias: 40475
M2(V) length: 5.179e+04um, number of vias: 28511
M3(H) length: 5.898e+04um, number of vias: 6175
M4(V) length: 2.271e+04um, number of vias: 1027
M5(H) length: 4.299e+03um, number of vias: 594
M6(V) length: 6.235e+03um, number of vias: 44
M7(H) length: 2.551e+01um, number of vias: 38
M8(V) length: 2.522e+02um, number of vias: 5
M9(H) length: 2.520e+00um, number of vias: 5
M10(V) length: 5.239e+01um
*** Completed Phase 2 route (0:00:01.0 484.3M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=484.3M) ***
Peak Memory Usage was 481.6M 
*** Finished trialRoute (cpu=0:00:02.6 mem=484.3M) ***

congAuto2 2nd round: bin height 2 and width 2
Iteration  8: Total net bbox = 9.820e+04 (4.79e+04 5.03e+04)
              Est.  stn bbox = 9.820e+04 (4.79e+04 5.03e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 490.4M
Iteration  9: Total net bbox = 1.006e+05 (4.93e+04 5.13e+04)
              Est.  stn bbox = 1.006e+05 (4.93e+04 5.13e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 482.5M
Iteration 10: Total net bbox = 1.045e+05 (5.04e+04 5.41e+04)
              Est.  stn bbox = 1.045e+05 (5.04e+04 5.41e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 482.5M
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=470.3MB) @(0:02:22 - 0:02:24).
move report: preRPlace moves 3910 insts, mean move: 0.37 um, max move: 2.35 um
	max move on inst (UDECODE_REGS/B/U54): (92.72, 36.26) --> (93.67, 34.86)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.093e+05 = 5.437e+04 H + 5.493e+04 V
wire length = 1.045e+05 = 4.953e+04 H + 5.493e+04 V
Placement tweakage ends.
move report: tweak moves 1731 insts, mean move: 1.22 um, max move: 12.73 um
	max move on inst (UBTB/U625): (91.96, 132.86) --> (104.69, 132.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=470.3MB) @(0:02:25 - 0:02:25).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=470.3MB) @(0:02:25 - 0:02:25).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4710 insts, mean move: 0.65 um, max move: 12.92 um
	max move on inst (UBTB/U625): (91.77, 132.86) --> (104.69, 132.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.92 um
  inst (UBTB/U625) with max move: (91.77, 132.86) -> (104.69, 132.86)
  mean    (X+Y) =         0.65 um
Total instances flipped for WireLenOpt: 63
Total instances flipped, including legalization: 3952
Total instances moved : 4710
*** cpu=0:00:02.5   mem=470.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=470.3MB) @(0:02:22 - 0:02:25).
Total net length = 1.045e+05 (4.953e+04 5.494e+04) (ext = 8.289e+03)
*** Starting trialRoute (mem=470.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)

Phase 1a route (0:00:00.2 471.9M):
Est net length = 1.350e+05um = 6.572e+04H + 6.924e+04V
Usage: (23.1%H 31.2%V) = (8.577e+04um 1.241e+05um) = (50596 74411)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 114 = 0 (0.00% H) + 114 (0.99% V)

Phase 1b route (0:00:00.1 474.4M):
Usage: (23.0%H 31.2%V) = (8.559e+04um 1.241e+05um) = (50488 74411)
Overflow: 112 = 0 (0.00% H) + 112 (0.97% V)

Phase 1c route (0:00:00.1 474.4M):
Usage: (22.9%H 31.1%V) = (8.521e+04um 1.240e+05um) = (50268 74338)
Overflow: 103 = 0 (0.00% H) + 103 (0.89% V)

Phase 1d route (0:00:00.1 474.4M):
Usage: (22.9%H 31.1%V) = (8.521e+04um 1.240e+05um) = (50271 74342)
Overflow: 94 = 0 (0.00% H) + 94 (0.81% V)

Phase 1a-1d Overflow: 0.00% H + 0.81% V (0:00:00.4 474.4M)


Phase 1e route (0:00:00.1 475.1M):
Usage: (23.0%H 31.1%V) = (8.531e+04um 1.240e+05um) = (50330 74341)
Overflow: 34 = 0 (0.00% H) + 34 (0.29% V)

Phase 1f route (0:00:00.1 475.1M):
Usage: (23.0%H 31.1%V) = (8.541e+04um 1.240e+05um) = (50389 74347)
Overflow: 14 = 0 (0.00% H) + 14 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.12%
--------------------------------------
  0:	0	 0.00%	187	 1.62%
  1:	0	 0.00%	151	 1.31%
  2:	3	 0.03%	187	 1.62%
  3:	8	 0.07%	245	 2.12%
  4:	50	 0.43%	359	 3.11%
  5:	11489	99.47%	10407	90.10%


Phase 1e-1f Overflow: 0.00% H + 0.12% V (0:00:00.1 475.1M)

Global route (cpu=0.5s real=0.0s 472.6M)
Phase 1l route (0:00:00.7 472.9M):


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 31.8%V) = (9.142e+04um 1.258e+05um) = (53797 75885)
Overflow: 179 = 0 (0.00% H) + 179 (1.55% V)

Phase 1l Overflow: 0.00% H + 1.55% V (0:00:00.1 475.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	10	 0.09%
 -4:	0	 0.00%	4	 0.03%
 -3:	0	 0.00%	20	 0.17%
 -2:	0	 0.00%	36	 0.31%
 -1:	0	 0.00%	60	 0.52%
--------------------------------------
  0:	0	 0.00%	126	 1.09%
  1:	3	 0.03%	158	 1.37%
  2:	8	 0.07%	211	 1.83%
  3:	33	 0.29%	290	 2.51%
  4:	74	 0.64%	377	 3.26%
  5:	11432	98.98%	10258	88.81%


*** Completed Phase 1 route (0:00:01.3 471.3M) ***


Total length: 1.496e+05um, number of vias: 76237
M1(H) length: 5.755e+03um, number of vias: 40501
M2(V) length: 5.212e+04um, number of vias: 28508
M3(H) length: 5.948e+04um, number of vias: 5628
M4(V) length: 2.227e+04um, number of vias: 896
M5(H) length: 3.662e+03um, number of vias: 610
M6(V) length: 5.973e+03um, number of vias: 44
M7(H) length: 2.299e+01um, number of vias: 36
M8(V) length: 2.204e+02um, number of vias: 7
M9(H) length: 5.040e+00um, number of vias: 7
M10(V) length: 8.119e+01um
*** Completed Phase 2 route (0:00:01.2 484.3M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=484.3M) ***
Peak Memory Usage was 481.6M 
*** Finished trialRoute (cpu=0:00:02.8 mem=484.3M) ***

End of congRepair (cpu=0:00:52.3, real=0:00:53.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2: 8, real = 0: 2:14, mem = 484.3M **
<CMD> selectWire 140.7800 1.5650 141.5800 174.5550 10 vdd
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 488.5M, totSessionCpu=0:02:29 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=489.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=489.1M) ***

Extraction called for design 'top_level' of instances=10128 and nets=11818 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 489.125M)
Found active setup analysis view default
Found active hold analysis view default
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=535.211 CPU=0:00:06.2 REAL=0:00:06.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.576  |
|           TNS (ns):| -18.737 |
|    Violating Paths:|   44    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    199 (199)     |   -0.213   |    200 (200)     |
|   max_tran     |    142 (3771)    |   -1.151   |    154 (3810)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.002%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 536.5M, totSessionCpu=0:02:38 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*** Starting optimizing excluded clock nets MEM= 536.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 536.5M) ***
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 100 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 536.4M, totSessionCpu=0:02:40 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=534.6M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|   217   |  5073   |   214   |    214  |     0   |     0   |     0   |     0   | -0.58 |  68.64  |            |           |
|     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | -0.04 |  69.22  |   0:00:14.0|     603.8M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:13.8 real=0:00:14.0 mem=603.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 561.7M, totSessionCpu=0:02:56 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Iter 1: high fanout nets: 0 density 69.215462
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 380 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.041  TNS Slack -1.159 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|  -0.041|  -1.159|    69.22%|   0:00:00.0|  602.3M|   default| default | UFETCH_BLOCK/PC/Q_reg[13]/D
|   0.000|   0.000|    69.24%|   0:00:00.0|  604.8M|        NA|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=604.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=604.6M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 561.1M, totSessionCpu=0:03:00 **
*** Timing NOT met, worst failing slack is 0.018
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 69.24
** reclaim pass 0 (0.4) : commits = 3
** reclaim pass 1 (0.9) : commits = 42
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 69.15

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 3 Resize = 42 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      42  |       4    |
| Num insts Downsized               |      42  |       4    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:02.4) (real = 0:00:02.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 564.4M, totSessionCpu=0:03:02 **
**INFO : Launching the early exit mechanism
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10160 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =   25 % ( 36 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=558.3MB) @(0:03:03 - 0:03:03).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=558.3MB) @(0:03:03 - 0:03:05).
move report: preRPlace moves 617 insts, mean move: 0.41 um, max move: 2.54 um
	max move on inst (RF/U3492): (117.23, 128.66) --> (118.37, 130.06)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.053e+05 = 4.981e+04 H + 5.546e+04 V
wire length = 1.052e+05 = 4.970e+04 H + 5.546e+04 V
Placement tweakage ends.
move report: tweak moves 226 insts, mean move: 1.28 um, max move: 14.06 um
	max move on inst (UFEETCH_REGS/FE_OFC130_n2): (78.09, 88.06) --> (64.03, 88.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=558.3MB) @(0:03:05 - 0:03:05).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=558.3MB) @(0:03:05 - 0:03:05).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 725 insts, mean move: 0.66 um, max move: 13.68 um
	max move on inst (UFEETCH_REGS/FE_OFC130_n2): (77.71, 88.06) --> (64.03, 88.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.68 um
  inst (UFEETCH_REGS/FE_OFC130_n2) with max move: (77.71, 88.06) -> (64.03, 88.06)
  mean    (X+Y) =         0.66 um
Total instances flipped for WireLenOpt: 61
Total instances flipped, including legalization: 67
Total instances moved : 725
*** cpu=0:00:02.5   mem=558.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=558.3MB) @(0:03:03 - 0:03:05).
Total net length = 1.052e+05 (4.970e+04 5.546e+04) (ext = 8.287e+03)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 =   25 % ( 36 / 144 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=558.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)

Phase 1a route (0:00:00.2 558.3M):
Est net length = 1.351e+05um = 6.564e+04H + 6.943e+04V
Usage: (23.0%H 31.2%V) = (8.554e+04um 1.242e+05um) = (50463 74492)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 132 = 0 (0.00% H) + 132 (1.14% V)

Phase 1b route (0:00:00.1 560.8M):
Usage: (23.0%H 31.2%V) = (8.538e+04um 1.243e+05um) = (50363 74492)
Overflow: 131 = 0 (0.00% H) + 131 (1.13% V)

Phase 1c route (0:00:00.1 560.8M):
Usage: (22.9%H 31.2%V) = (8.499e+04um 1.241e+05um) = (50142 74414)
Overflow: 121 = 0 (0.00% H) + 121 (1.05% V)

Phase 1d route (0:00:00.1 560.8M):
Usage: (22.9%H 31.2%V) = (8.500e+04um 1.241e+05um) = (50145 74418)
Overflow: 111 = 0 (0.00% H) + 111 (0.96% V)

Phase 1a-1d Overflow: 0.00% H + 0.96% V (0:00:00.5 560.8M)


Phase 1e route (0:00:00.1 561.3M):
Usage: (22.9%H 31.2%V) = (8.515e+04um 1.241e+05um) = (50236 74429)
Overflow: 36 = 0 (0.00% H) + 36 (0.31% V)

Phase 1f route (0:00:00.0 561.3M):
Usage: (22.9%H 31.2%V) = (8.524e+04um 1.242e+05um) = (50293 74441)
Overflow: 14 = 0 (0.00% H) + 14 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.12%
--------------------------------------
  0:	0	 0.00%	197	 1.71%
  1:	1	 0.01%	158	 1.37%
  2:	2	 0.02%	183	 1.58%
  3:	7	 0.06%	242	 2.10%
  4:	46	 0.40%	367	 3.18%
  5:	11494	99.52%	10389	89.95%


Phase 1e-1f Overflow: 0.00% H + 0.12% V (0:00:00.1 561.3M)

Global route (cpu=0.6s real=0.0s 558.8M)
Phase 1l route (0:00:00.8 558.1M):


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 31.8%V) = (9.126e+04um 1.259e+05um) = (53706 75966)
Overflow: 185 = 0 (0.00% H) + 185 (1.60% V)

Phase 1l Overflow: 0.00% H + 1.60% V (0:00:00.1 561.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	8	 0.07%
 -4:	0	 0.00%	7	 0.06%
 -3:	0	 0.00%	17	 0.15%
 -2:	0	 0.00%	35	 0.30%
 -1:	0	 0.00%	72	 0.62%
--------------------------------------
  0:	0	 0.00%	128	 1.11%
  1:	2	 0.02%	175	 1.52%
  2:	10	 0.09%	213	 1.84%
  3:	32	 0.28%	263	 2.28%
  4:	72	 0.62%	376	 3.26%
  5:	11434	99.00%	10256	88.80%


*** Completed Phase 1 route (0:00:01.4 556.3M) ***


Total length: 1.496e+05um, number of vias: 75972
M1(H) length: 5.695e+03um, number of vias: 40375
M2(V) length: 5.161e+04um, number of vias: 28322
M3(H) length: 5.940e+04um, number of vias: 5629
M4(V) length: 2.265e+04um, number of vias: 928
M5(H) length: 3.675e+03um, number of vias: 622
M6(V) length: 6.143e+03um, number of vias: 47
M7(H) length: 3.559e+01um, number of vias: 39
M8(V) length: 2.729e+02um, number of vias: 5
M9(H) length: 2.520e+00um, number of vias: 5
M10(V) length: 7.159e+01um
*** Completed Phase 2 route (0:00:01.1 565.4M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=565.4M) ***
Peak Memory Usage was 566.8M 
*** Finished trialRoute (cpu=0:00:02.8 mem=565.4M) ***

Extraction called for design 'top_level' of instances=10160 and nets=11858 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 565.359M)
Trial Route Overflow 0.0(H) 1.60426455996(V)
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 4.
Iteration  7: Total net bbox = 9.645e+04 (4.74e+04 4.91e+04)
              Est.  stn bbox = 9.645e+04 (4.74e+04 4.91e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 570.2M
Iteration  8: Total net bbox = 9.754e+04 (4.80e+04 4.96e+04)
              Est.  stn bbox = 9.754e+04 (4.80e+04 4.96e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 564.2M
Iteration  9: Total net bbox = 9.903e+04 (4.87e+04 5.03e+04)
              Est.  stn bbox = 9.903e+04 (4.87e+04 5.03e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 564.2M
Iteration 10: Total net bbox = 1.052e+05 (5.05e+04 5.46e+04)
              Est.  stn bbox = 1.052e+05 (5.05e+04 5.46e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 564.2M
End of congRepair (cpu=0:00:16.0, real=0:00:17.0)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10160 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.2, real=0:00:02.0, mem=554.0MB) @(0:03:25 - 0:03:27).
move report: preRPlace moves 4233 insts, mean move: 0.40 um, max move: 2.73 um
	max move on inst (UEXECUTE_BLOCK/MUX_FWB/U82): (90.06, 29.26) --> (88.73, 30.66)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.100e+05 = 5.448e+04 H + 5.553e+04 V
wire length = 1.051e+05 = 4.962e+04 H + 5.553e+04 V
Placement tweakage ends.
move report: tweak moves 1838 insts, mean move: 1.23 um, max move: 12.92 um
	max move on inst (UBTB/U608): (34.01, 146.86) --> (21.09, 146.86)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:01.0, mem=554.0MB) @(0:03:27 - 0:03:28).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=554.0MB) @(0:03:28 - 0:03:28).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4930 insts, mean move: 0.68 um, max move: 12.73 um
	max move on inst (RF/U285): (122.93, 44.66) --> (135.66, 44.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.73 um
  inst (RF/U285) with max move: (122.93, 44.66) -> (135.66, 44.66)
  mean    (X+Y) =         0.68 um
Total instances flipped for WireLenOpt: 76
Total instances flipped, including legalization: 3813
Total instances moved : 4930
*** cpu=0:00:02.7   mem=554.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=554.0MB) @(0:03:25 - 0:03:28).
Total net length = 1.052e+05 (4.962e+04 5.559e+04) (ext = 8.457e+03)
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
default core: bins with density >  0.75 = 32.6 % ( 47 / 144 )
*** Starting trialRoute (mem=554.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)

Phase 1a route (0:00:00.2 555.9M):
Est net length = 1.352e+05um = 6.536e+04H + 6.981e+04V
Usage: (22.9%H 31.2%V) = (8.524e+04um 1.245e+05um) = (50256 74599)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 153 = 0 (0.00% H) + 153 (1.32% V)

Phase 1b route (0:00:00.1 558.4M):
Usage: (22.9%H 31.2%V) = (8.507e+04um 1.245e+05um) = (50155 74599)
Overflow: 150 = 0 (0.00% H) + 150 (1.30% V)

Phase 1c route (0:00:00.1 558.4M):
Usage: (22.8%H 31.2%V) = (8.460e+04um 1.243e+05um) = (49891 74485)
Overflow: 130 = 0 (0.00% H) + 130 (1.13% V)

Phase 1d route (0:00:00.1 558.4M):
Usage: (22.8%H 31.2%V) = (8.462e+04um 1.243e+05um) = (49904 74490)
Overflow: 104 = 0 (0.00% H) + 104 (0.90% V)

Phase 1a-1d Overflow: 0.00% H + 0.90% V (0:00:00.4 558.4M)


Phase 1e route (0:00:00.1 559.0M):
Usage: (22.8%H 31.2%V) = (8.476e+04um 1.243e+05um) = (49985 74503)
Overflow: 32 = 0 (0.00% H) + 32 (0.28% V)

Phase 1f route (0:00:00.1 559.0M):
Usage: (22.8%H 31.2%V) = (8.481e+04um 1.243e+05um) = (50014 74515)
Overflow: 19 = 0 (0.00% H) + 19 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	19	 0.16%
--------------------------------------
  0:	0	 0.00%	196	 1.70%
  1:	1	 0.01%	156	 1.35%
  2:	3	 0.03%	138	 1.19%
  3:	15	 0.13%	219	 1.90%
  4:	48	 0.42%	400	 3.46%
  5:	11483	99.42%	10422	90.23%


Phase 1e-1f Overflow: 0.00% H + 0.16% V (0:00:00.1 559.0M)

Global route (cpu=0.5s real=1.0s 556.4M)
Phase 1l route (0:00:00.8 555.7M):


*** After '-updateRemainTrks' operation: 

Usage: (24.4%H 31.9%V) = (9.101e+04um 1.263e+05um) = (53511 76174)
Overflow: 185 = 0 (0.00% H) + 185 (1.60% V)

Phase 1l Overflow: 0.00% H + 1.60% V (0:00:00.1 559.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 0.03%
 -4:	0	 0.00%	12	 0.10%
 -3:	0	 0.00%	24	 0.21%
 -2:	0	 0.00%	31	 0.27%
 -1:	0	 0.00%	66	 0.57%
--------------------------------------
  0:	1	 0.01%	125	 1.08%
  1:	3	 0.03%	166	 1.44%
  2:	12	 0.10%	168	 1.45%
  3:	27	 0.23%	264	 2.29%
  4:	74	 0.64%	370	 3.20%
  5:	11433	98.99%	10320	89.35%


*** Completed Phase 1 route (0:00:01.4 554.0M) ***


Total length: 1.495e+05um, number of vias: 75957
M1(H) length: 5.681e+03um, number of vias: 40367
M2(V) length: 5.223e+04um, number of vias: 28139
M3(H) length: 5.914e+04um, number of vias: 5800
M4(V) length: 2.270e+04um, number of vias: 923
M5(H) length: 3.658e+03um, number of vias: 601
M6(V) length: 5.646e+03um, number of vias: 55
M7(H) length: 2.887e+01um, number of vias: 49
M8(V) length: 3.229e+02um, number of vias: 12
M9(H) length: 5.880e+00um, number of vias: 11
M10(V) length: 1.372e+02um
*** Completed Phase 2 route (0:00:01.2 563.0M) ***

*** Finished all Phases (cpu=0:00:02.7 mem=563.0M) ***
Peak Memory Usage was 564.4M 
*** Finished trialRoute (cpu=0:00:02.9 mem=563.0M) ***

Extraction called for design 'top_level' of instances=10160 and nets=11858 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 562.996M)
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=549.023 CPU=0:00:04.2 REAL=0:00:05.0)

------------------------------------------------------------
     Summary (cpu=0.48min real=0.50min mem=563.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.032  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.154%
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:11, mem = 550.3M, totSessionCpu=0:03:37 **
*** Timing NOT met, worst failing slack is 0.032
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 383 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.032 TNS Slack 0.000 Density 69.15
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.032|   0.000|    69.15%|   0:00:00.0|  608.7M|   default| default | UEXECUTE_REGS/X/Q_reg[0]/D
|   0.100|   0.000|    69.17%|   0:00:01.0|  627.9M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=627.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.17
*** Starting refinePlace (0:03:40 mem=628.1M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10162 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 32.6 % ( 47 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=628.3MB) @(0:03:40 - 0:03:40).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.2, real=0:00:02.0, mem=628.3MB) @(0:03:40 - 0:03:43).
move report: preRPlace moves 877 insts, mean move: 0.19 um, max move: 0.57 um
	max move on inst (UFETCH_BLOCK/MUXTARGET/FE_RC_2_0): (47.50, 83.86) --> (48.07, 83.86)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=628.3MB) @(0:03:43 - 0:03:43).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 877 insts, mean move: 0.19 um, max move: 0.57 um
	max move on inst (UFETCH_BLOCK/MUXTARGET/FE_RC_2_0): (47.50, 83.86) --> (48.07, 83.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.57 um
  inst (UFETCH_BLOCK/MUXTARGET/FE_RC_2_0) with max move: (47.5, 83.86) -> (48.07, 83.86)
  mean    (X+Y) =         0.19 um
Total instances moved : 877
*** cpu=0:00:02.2   mem=628.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=628.1MB) @(0:03:40 - 0:03:43).
*** maximum move = 0.6um ***
*** Finished refinePlace (0:03:43 mem=628.1M) ***
*** Finished re-routing un-routed nets (628.1M) ***

*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=628.1M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.17
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.17
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.104|   0.000|    69.17%|   0:00:00.0|  627.9M|   default| default | UEXECUTE_REGS/X/Q_reg[0]/D
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Global Optimization Step (cpu=0:00:01.1 real=0:00:01.0 mem=628.1M) ***
*** Starting refinePlace (0:03:45 mem=628.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10164 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 31.9 % ( 46 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=628.5MB) @(0:03:45 - 0:03:45).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=628.5MB) @(0:03:45 - 0:03:47).
move report: preRPlace moves 222 insts, mean move: 0.21 um, max move: 0.57 um
	max move on inst (UBTB/predict_PC_reg[11][27]): (5.70, 114.66) --> (6.27, 114.66)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=628.5MB) @(0:03:47 - 0:03:47).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 222 insts, mean move: 0.21 um, max move: 0.57 um
	max move on inst (UBTB/predict_PC_reg[11][27]): (5.70, 114.66) --> (6.27, 114.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.57 um
  inst (UBTB/predict_PC_reg[11][27]) with max move: (5.7, 114.66) -> (6.27, 114.66)
  mean    (X+Y) =         0.21 um
Total instances moved : 222
*** cpu=0:00:02.0   mem=628.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=628.4MB) @(0:03:45 - 0:03:47).
*** maximum move = 0.6um ***
*** Finished refinePlace (0:03:47 mem=628.4M) ***
*** Finished re-routing un-routed nets (628.4M) ***

*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=628.4M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.20

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:09.0 mem=627.9M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=566.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.150  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.196%
Routing Overflow: 0.00% H and 1.60% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:19, real = 0:01:23, mem = 566.4M, totSessionCpu=0:03:48 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=564.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.150  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.196%
Routing Overflow: 0.00% H and 1.60% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:01:23, mem = 564.4M, totSessionCpu=0:03:49 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 383 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.150|   0.000|    69.20%|   0:00:00.0|  611.2M|   default| default | UFETCH_BLOCK/PC/Q_reg[21]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=611.0M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=568.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)

Phase 1a route (0:00:00.2 570.4M):
Est net length = 1.353e+05um = 6.542e+04H + 6.989e+04V
Usage: (23.0%H 31.3%V) = (8.536e+04um 1.246e+05um) = (50332 74687)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 152 = 0 (0.00% H) + 152 (1.32% V)

Phase 1b route (0:00:00.1 572.9M):
Usage: (22.9%H 31.3%V) = (8.520e+04um 1.246e+05um) = (50237 74687)
Overflow: 146 = 0 (0.00% H) + 146 (1.27% V)

Phase 1c route (0:00:00.1 572.9M):
Usage: (22.8%H 31.2%V) = (8.474e+04um 1.244e+05um) = (49979 74583)
Overflow: 126 = 0 (0.00% H) + 126 (1.09% V)

Phase 1d route (0:00:00.1 572.9M):
Usage: (22.8%H 31.2%V) = (8.476e+04um 1.244e+05um) = (49991 74589)
Overflow: 102 = 0 (0.00% H) + 102 (0.88% V)

Phase 1a-1d Overflow: 0.00% H + 0.88% V (0:00:00.5 572.9M)


Phase 1e route (0:00:00.1 573.4M):
Usage: (22.8%H 31.2%V) = (8.491e+04um 1.245e+05um) = (50074 74602)
Overflow: 33 = 0 (0.00% H) + 33 (0.28% V)

Phase 1f route (0:00:00.1 573.4M):
Usage: (22.9%H 31.3%V) = (8.496e+04um 1.245e+05um) = (50105 74616)
Overflow: 19 = 0 (0.00% H) + 19 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	19	 0.16%
--------------------------------------
  0:	0	 0.00%	204	 1.77%
  1:	1	 0.01%	163	 1.41%
  2:	3	 0.03%	133	 1.15%
  3:	15	 0.13%	221	 1.91%
  4:	42	 0.36%	396	 3.43%
  5:	11489	99.47%	10414	90.16%


Phase 1e-1f Overflow: 0.00% H + 0.16% V (0:00:00.1 573.4M)

Global route (cpu=0.7s real=1.0s 570.9M)
Phase 1l route (0:00:01.0 570.2M):


*** After '-updateRemainTrks' operation: 

Usage: (24.4%H 31.9%V) = (9.106e+04um 1.264e+05um) = (53542 76228)
Overflow: 199 = 0 (0.00% H) + 199 (1.72% V)

Phase 1l Overflow: 0.00% H + 1.72% V (0:00:00.1 573.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	6	 0.05%
 -4:	0	 0.00%	14	 0.12%
 -3:	0	 0.00%	22	 0.19%
 -2:	0	 0.00%	34	 0.29%
 -1:	0	 0.00%	71	 0.61%
--------------------------------------
  0:	0	 0.00%	131	 1.13%
  1:	5	 0.04%	160	 1.39%
  2:	10	 0.09%	166	 1.44%
  3:	28	 0.24%	258	 2.23%
  4:	63	 0.55%	382	 3.31%
  5:	11444	99.08%	10306	89.23%


*** Completed Phase 1 route (0:00:02.3 568.5M) ***


Total length: 1.497e+05um, number of vias: 75930
M1(H) length: 5.604e+03um, number of vias: 40376
M2(V) length: 5.242e+04um, number of vias: 28245
M3(H) length: 5.933e+04um, number of vias: 5760
M4(V) length: 2.246e+04um, number of vias: 890
M5(H) length: 3.617e+03um, number of vias: 567
M6(V) length: 5.880e+03um, number of vias: 40
M7(H) length: 2.355e+01um, number of vias: 34
M8(V) length: 2.925e+02um, number of vias: 9
M9(H) length: 4.200e+00um, number of vias: 9
M10(V) length: 8.279e+01um
*** Completed Phase 2 route (0:00:02.7 568.5M) ***

*** Finished all Phases (cpu=0:00:05.2 mem=568.5M) ***
Peak Memory Usage was 578.9M 
*** Finished trialRoute (cpu=0:00:05.4 mem=568.5M) ***

Extraction called for design 'top_level' of instances=10164 and nets=11862 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 568.453M)
*** Starting delays update (0:03:57 mem=565.6M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=551.828 CPU=0:00:04.3 REAL=0:00:04.0)
*** Finished delays update (0:04:02 mem=553.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     5   |      5  |     0   |     0   |     0   |     0   | 0.15 |  69.20  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.15 |  69.21  |   0:00:02.0|     831.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.15 |  69.21  |   0:00:00.0|     831.3M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=831.3M) ***

*** Starting refinePlace (0:04:07 mem=831.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10164 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=831.8MB) @(0:04:07 - 0:04:07).
move report: rPlace moves 14 insts, mean move: 0.71 um, max move: 1.52 um
	max move on inst (RF/U2518): (112.29, 75.46) --> (113.81, 75.46)
move report: overall moves 14 insts, mean move: 0.71 um, max move: 1.52 um
	max move on inst (RF/U2518): (112.29, 75.46) --> (113.81, 75.46)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.52 um
  inst (RF/U2518) with max move: (112.29, 75.46) -> (113.81, 75.46)
  mean    (X+Y) =         0.71 um
Total instances moved : 14
*** cpu=0:00:00.1   mem=831.8M  mem(used)=0.2M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=831.5MB) @(0:04:07 - 0:04:07).
*** maximum move = 1.5um ***
*** Finished refinePlace (0:04:08 mem=831.5M) ***
*** Finished re-routing un-routed nets (831.5M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=831.5M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.149900004268 -> 0.149599999189 (bump = 0.000300005079)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 383 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.21

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=611.1M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.149900004268 -> 0.149599999189 (bump = 0.000300005079)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=567.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=567.4M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'top_level' of instances=10164 and nets=11862 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 568.645M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 562.1M, InitMEM = 562.1M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=552.113 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 552.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:47, real = 0:01:51, mem = 552.1M, totSessionCpu=0:04:16 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.150  |  0.150  |  0.810  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.207%
Routing Overflow: 0.00% H and 1.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:49, real = 0:01:53, mem = 552.2M, totSessionCpu=0:04:18 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> deselectAll
<CMD> selectWire 108.6450 95.4800 108.7850 127.1200 4 RF/n1728
<CMD> deselectAll
<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=563.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.3, real=0:00:00.0, mem=562.6M) ***
<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=563.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=562.6M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 562.6M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.032858(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0318274(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.030408(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.032858(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.03171(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.028112(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.067376(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0934(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.1384(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.1632(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default
Default Analysis Views is default


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=562.6M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (2088) instances, and (0) nets in Clock clock.
*** End changeClockStatus (cpu=0:00:00.3, real=0:00:00.0, mem=562.6M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-951):	Net clock have 2089 pins.
**WARN: (ENCCK-951):	Net clock have 2089 pins.
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
*** Removed (0) buffers and (0) inverters in Clock clock.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 563.340M)
*** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=562.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-951):	Net clock have 2089 pins.
**WARN: (ENCCK-951):	Net clock have 2089 pins.
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Allocate Placement Memory Finished (MEM: 554.305M)

Start to trace clock trees ...
*** Begin Tracer (mem=554.3M) ***
Tracing Clock clock ...

Reconvergent mux Check for spec:clock 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=554.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 554.445M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          4.2(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clock has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          100 Ohm (user set)
   Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          8.1(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.401500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clock) Structure
Max. Skew           : 68(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 2088
Nr.          Rising  Sync Pins  : 2088
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clock)
Output_Net: (clock)   
**** CK_START: TopDown Tree Construction for clock (2088-leaf) (mem=554.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=17[213,230*] N2088 B89 G1 A148(148.3) L[4,4] score=40648 cpu=0:00:21.0 mem=558M 

**** CK_END: TopDown Tree Construction for clock (cpu=0:00:21.1, real=0:00:24.0, mem=558.0M)
Memory increase =4M



**** CK_START: Update Database (mem=558.0M)
89 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=558.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.401500 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.5, real=0:00:03.0, mem=549.5MB) @(0:04:42 - 0:04:45).
move report: preRPlace moves 387 insts, mean move: 0.52 um, max move: 3.56 um
	max move on inst (clock__L3_I77): (68.02, 130.06) --> (67.26, 127.26)
wireLenOptFixPriorityInst 89 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=549.5MB) @(0:04:45 - 0:04:45).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 387 insts, mean move: 0.52 um, max move: 3.56 um
	max move on inst (clock__L3_I77): (68.02, 130.06) --> (67.26, 127.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.56 um
  inst (clock__L3_I77) with max move: (68.02, 130.06) -> (67.26, 127.26)
  mean    (X+Y) =         0.52 um
Total instances moved : 387
*** cpu=0:00:02.6   mem=549.5M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:03.0, mem=549.5MB) @(0:04:42 - 0:04:45).
***** Refine Placement Finished (CPU Time: 0:00:02.6  MEM: 549.535M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:02.7 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X3=84)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): RF/REGISTERS_reg[7][18]/CK 228.4(ps)
Min trig. edge delay at sink(R): UBTB/predict_PC_reg[2][9]/CK 210.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 210.4~228.4(ps)        0~10(ps)            
Fall Phase Delay               : 227.1~245.6(ps)        0~10(ps)            
Trig. Edge Skew                : 18(ps)                 68(ps)              
Rise Skew                      : 18(ps)                 
Fall Skew                      : 18.5(ps)               
Max. Rise Buffer Tran.         : 50.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 50.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 30.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 30.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 26.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.4(ps)               0(ps)               

view default : skew = 18ps (required = 68ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'default'...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
Reducing the latency of clock tree 'clock' in 'default' view ...

Calculating pre-route downstream delay for clock tree 'clock'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clock__L1_I0' from (8360 8120) to (129960 86520)
moving 'clock__L3_I7' from (327560 106120) to (283480 145320)
moving 'clock__L3_I42' from (264860 316120) to (276640 254520)
MaxTriggerDelay: 210 (ps)
MinTriggerDelay: 195.4 (ps)
Skew: 14.6 (ps)
*** Finished Latency Reduction ((cpu=0:00:01.3 real=0:00:01.0 mem=549.5M) ***
Reducing the skew of clock tree 'clock' in 'default' view ...

moving 'clock__L3_I78' from (31540 260120) to (8360 299320)
MaxTriggerDelay: 210 (ps)
MinTriggerDelay: 199 (ps)
Skew: 11 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.8 real=0:00:01.0 mem=549.5M) ***
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I83
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I77
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I81
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I65
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I82
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I80
Resized (CLKBUF_X3->CLKBUF_X2): clock__L3_I76
resized 7 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 4 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:02.1 real=0:00:02.0 mem=549.5M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=549.5MB) @(0:04:47 - 0:04:49).
move report: preRPlace moves 9 insts, mean move: 0.19 um, max move: 0.19 um
	max move on inst (clock__L3_I42): (138.32, 127.26) --> (138.13, 127.26)
wireLenOptFixPriorityInst 89 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=549.5MB) @(0:04:49 - 0:04:49).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9 insts, mean move: 0.19 um, max move: 0.19 um
	max move on inst (clock__L3_I42): (138.32, 127.26) --> (138.13, 127.26)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.19 um
  inst (clock__L3_I42) with max move: (138.32, 127.26) -> (138.13, 127.26)
  mean    (X+Y) =         0.19 um
Total instances moved : 9
*** cpu=0:00:01.8   mem=549.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=549.5MB) @(0:04:47 - 0:04:49).
***** Refine Placement Finished (CPU Time: 0:00:01.9  MEM: 549.535M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X3=77	CLKBUF_X2=7)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): RF/REGISTERS_reg[4][2]/CK 210(ps)
Min trig. edge delay at sink(R): UFEETCH_REGS/NPCF/Q_reg[16]/CK 199(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 199~210(ps)            0~10(ps)            
Fall Phase Delay               : 214.9~225.9(ps)        0~10(ps)            
Trig. Edge Skew                : 11(ps)                 68(ps)              
Rise Skew                      : 11(ps)                 
Fall Skew                      : 11(ps)                 
Max. Rise Buffer Tran.         : 50.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 50.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 40.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 40.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.4(ps)               0(ps)               

view default : skew = 11ps (required = 68ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:04.2 real=0:00:04.0 mem=549.7M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=549.8MB) @(0:04:49 - 0:04:49).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 89 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=549.8MB) @(0:04:49 - 0:04:49).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=549.8M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=549.7MB) @(0:04:49 - 0:04:49).
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 549.723M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X2=7	CLKBUF_X3=77)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): RF/REGISTERS_reg[4][2]/CK 210(ps)
Min trig. edge delay at sink(R): UFEETCH_REGS/NPCF/Q_reg[16]/CK 199(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 199~210(ps)            0~10(ps)            
Fall Phase Delay               : 214.9~225.9(ps)        0~10(ps)            
Trig. Edge Skew                : 11(ps)                 68(ps)              
Rise Skew                      : 11(ps)                 
Fall Skew                      : 11(ps)                 
Max. Rise Buffer Tran.         : 50.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 50.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 40.7(ps)               200(ps)             
Max. Fall Sink Tran.           : 40.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 25.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.4(ps)               0(ps)               

view default : skew = 11ps (required = 68ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Tue Oct 31 22:14:44 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 549.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 578.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 582.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Oct 31 22:14:46 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Oct 31 22:14:46 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1258           0        3844    77.26%
#  Metal 2        V         931           0        3844     0.00%
#  Metal 3        H        1236           0        3844     0.00%
#  Metal 4        V         620           0        3844     0.00%
#  Metal 5        H         618           0        3844     0.00%
#  Metal 6        V         620           0        3844     0.00%
#  Metal 7        H         209           0        3844    12.07%
#  Metal 8        V         210           0        3844     4.53%
#  Metal 9        H         104           6        3844    36.52%
#  Metal 10       V          76          29        3844    25.49%
#  --------------------------------------------------------------
#  Total                   5882       3.31%  38440    15.59%
#
#  90 nets (0.75%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 583.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 586.00 (Mb)
#
#start global routing iteration 2...
#There are 90 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 586.00 (Mb)
#
#start global routing iteration 3...
#There are 90 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 586.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 8570 um.
#Total half perimeter of net bounding box = 4070 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 51 um.
#Total wire length on LAYER metal3 = 5643 um.
#Total wire length on LAYER metal4 = 2876 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 5163
#Up-Via Summary (total 5163):
#           
#-----------------------
#  Metal 1         2267
#  Metal 2         1882
#  Metal 3         1014
#-----------------------
#                  5163 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 90 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 586.00 (Mb)
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 586.00 (Mb)
#Peak memory = 614.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:19, memory = 590.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 590.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 8427 um.
#Total half perimeter of net bounding box = 4070 um.
#Total wire length on LAYER metal1 = 3 um.
#Total wire length on LAYER metal2 = 278 um.
#Total wire length on LAYER metal3 = 4273 um.
#Total wire length on LAYER metal4 = 3872 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 6807
#Up-Via Summary (total 6807):
#           
#-----------------------
#  Metal 1         2268
#  Metal 2         2205
#  Metal 3         2334
#-----------------------
#                  6807 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:20
#Increased memory = 2.00 (Mb)
#Total memory = 588.00 (Mb)
#Peak memory = 636.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:20
#Increased memory = 2.00 (Mb)
#Total memory = 588.00 (Mb)
#Peak memory = 636.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 588.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 577.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:22
#Increased memory = 28.00 (Mb)
#Total memory = 577.00 (Mb)
#Peak memory = 636.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 31 22:15:06 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%

**WARN: (ENCCK-6327):	The final routing for net "clock__L3_N12" is significantly different from the pre-route estimation. Pre-route length estimation: total = 88.12 microns, max path length = 32.495 microns; Routed result: total = 103.6 microns, max path length = 48.8 microns.

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net clock__L3_N56 has 38.7242 percent resistance deviation between preRoute resistance (382.921 ohm) and after route resistance (624.914 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N21 has 36.6173 percent resistance deviation between preRoute resistance (395.953 ohm) and after route resistance (624.701 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N44 has 36.1771 percent resistance deviation between preRoute resistance (421.195 ohm) and after route resistance (659.943 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N70 has 36.0215 percent resistance deviation between preRoute resistance (359.504 ohm) and after route resistance (561.914 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N14 has 35.7583 percent resistance deviation between preRoute resistance (429.444 ohm) and after route resistance (668.481 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N17 has 35.659 percent resistance deviation between preRoute resistance (441.591 ohm) and after route resistance (686.329 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N49 has 35.3852 percent resistance deviation between preRoute resistance (396.139 ohm) and after route resistance (613.077 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N18 has 35.032 percent resistance deviation between preRoute resistance (431.342 ohm) and after route resistance (663.93 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N19 has 35.0193 percent resistance deviation between preRoute resistance (418.708 ohm) and after route resistance (644.357 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N7 has 34.808 percent resistance deviation between preRoute resistance (490.337 ohm) and after route resistance (752.143 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N79 has 34.6716 percent resistance deviation between preRoute resistance (382.187 ohm) and after route resistance (585.024 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N1 has 34.6469 percent resistance deviation between preRoute resistance (413.194 ohm) and after route resistance (632.249 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N74 has 34.5454 percent resistance deviation between preRoute resistance (388.344 ohm) and after route resistance (593.303 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N64 has 34.5224 percent resistance deviation between preRoute resistance (384.531 ohm) and after route resistance (587.271 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N45 has 34.521 percent resistance deviation between preRoute resistance (397.362 ohm) and after route resistance (606.854 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N36 has 34.4071 percent resistance deviation between preRoute resistance (396.876 ohm) and after route resistance (605.059 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N3 has 34.285 percent resistance deviation between preRoute resistance (426.731 ohm) and after route resistance (649.366 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N13 has 34.0606 percent resistance deviation between preRoute resistance (398.354 ohm) and after route resistance (604.121 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N48 has 33.8325 percent resistance deviation between preRoute resistance (370.614 ohm) and after route resistance (560.114 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clock__L3_N60 has 33.7886 percent resistance deviation between preRoute resistance (406.33 ohm) and after route resistance (613.686 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-63):	Message <ENCCK-6350> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X2=7	CLKBUF_X3=77)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): RF/REGISTERS_reg[6][27]/CK 215(ps)
Min trig. edge delay at sink(R): RF/REGISTERS_reg[31][25]/CK 203.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 203.1~215(ps)          0~10(ps)            
Fall Phase Delay               : 219~231.2(ps)          0~10(ps)            
Trig. Edge Skew                : 11.9(ps)               68(ps)              
Rise Skew                      : 11.9(ps)               
Fall Skew                      : 12.2(ps)               
Max. Rise Buffer Tran.         : 52.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 41.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 26.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.9(ps)               0(ps)               

view default : skew = 11.9ps (required = 68ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'default'...
Selecting the worst MMMC view of clock tree 'clock' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=577.6M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=577.6M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X2=7	CLKBUF_X3=77)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): RF/REGISTERS_reg[6][27]/CK 215(ps)
Min trig. edge delay at sink(R): RF/REGISTERS_reg[31][25]/CK 203.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 203.1~215(ps)          0~10(ps)            
Fall Phase Delay               : 219~231.2(ps)          0~10(ps)            
Trig. Edge Skew                : 11.9(ps)               68(ps)              
Rise Skew                      : 11.9(ps)               
Fall Skew                      : 12.2(ps)               
Max. Rise Buffer Tran.         : 52.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 51.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 41.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 26.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.9(ps)               0(ps)               

view default : skew = 11.9ps (required = 68ps)


Clock clock has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide top_level.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          1
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          88

*** End ckSynthesis (cpu=0:00:50.0, real=0:00:55.0, mem=576.8M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=577.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)
There are 90 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 578.9M):
Est net length = 1.297e+05um = 6.286e+04H + 6.686e+04V
Usage: (27.9%H 35.5%V) = (1.039e+05um 1.414e+05um) = (61118 84846)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 277 = 1 (0.01% H) + 276 (2.39% V)

Phase 1b route (0:00:00.1 581.4M):
Usage: (27.8%H 35.5%V) = (1.037e+05um 1.414e+05um) = (61014 84846)
Overflow: 274 = 1 (0.01% H) + 272 (2.36% V)

Phase 1c route (0:00:00.1 581.4M):
Usage: (27.7%H 35.5%V) = (1.034e+05um 1.413e+05um) = (60821 84779)
Overflow: 256 = 1 (0.01% H) + 255 (2.21% V)

Phase 1d route (0:00:00.1 581.4M):
Usage: (27.8%H 35.5%V) = (1.034e+05um 1.413e+05um) = (60835 84786)
Overflow: 224 = 1 (0.01% H) + 223 (1.93% V)

Phase 1a-1d Overflow: 0.01% H + 1.93% V (0:00:00.3 581.4M)


Phase 1e route (0:00:00.1 582.0M):
Usage: (27.8%H 35.5%V) = (1.037e+05um 1.414e+05um) = (61025 84832)
Overflow: 111 = 0 (0.00% H) + 111 (0.96% V)

Phase 1f route (0:00:00.1 582.0M):
Usage: (27.9%H 35.5%V) = (1.038e+05um 1.414e+05um) = (61075 84859)
Overflow: 87 = 0 (0.00% H) + 87 (0.75% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -3:	0	 0.00%	10	 0.09%
 -2:	0	 0.00%	16	 0.14%
 -1:	0	 0.00%	39	 0.34%
--------------------------------------
  0:	5	 0.04%	217	 1.88%
  1:	3	 0.03%	186	 1.61%
  2:	17	 0.15%	184	 1.59%
  3:	38	 0.33%	252	 2.18%
  4:	105	 0.91%	420	 3.64%
  5:	11382	98.55%	10223	88.51%


Phase 1e-1f Overflow: 0.00% H + 0.75% V (0:00:00.1 582.0M)

Global route (cpu=0.4s real=1.0s 579.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.8 579.5M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.3%H 36.1%V) = (1.093e+05um 1.429e+05um) = (64183 86193)
Overflow: 251 = 3 (0.02% H) + 248 (2.15% V)

Phase 1l Overflow: 0.02% H + 2.15% V (0:00:00.1 582.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	11	 0.10%
 -4:	0	 0.00%	14	 0.12%
 -3:	1	 0.01%	31	 0.27%
 -2:	0	 0.00%	42	 0.36%
 -1:	1	 0.01%	80	 0.69%
--------------------------------------
  0:	6	 0.05%	143	 1.24%
  1:	14	 0.12%	198	 1.71%
  2:	22	 0.19%	211	 1.83%
  3:	65	 0.56%	290	 2.51%
  4:	119	 1.03%	398	 3.45%
  5:	11322	98.03%	10132	87.72%


*** Completed Phase 1 route (0:00:01.4 577.6M) ***


Total length: 1.529e+05um, number of vias: 78447
M1(H) length: 5.381e+03um, number of vias: 40551
M2(V) length: 5.115e+04um, number of vias: 28865
M3(H) length: 6.152e+04um, number of vias: 7569
M4(V) length: 2.560e+04um, number of vias: 842
M5(H) length: 3.497e+03um, number of vias: 528
M6(V) length: 5.440e+03um, number of vias: 42
M7(H) length: 2.803e+01um, number of vias: 36
M8(V) length: 2.201e+02um, number of vias: 7
M9(H) length: 3.360e+00um, number of vias: 7
M10(V) length: 8.279e+01um
*** Completed Phase 2 route (0:00:01.1 583.6M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=583.6M) ***
Peak Memory Usage was 587.5M 
*** Finished trialRoute (cpu=0:00:02.8 mem=583.6M) ***

Extraction called for design 'top_level' of instances=10253 and nets=11951 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 583.629M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'default'...

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X2=7	CLKBUF_X3=77)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): UBTB/predict_PC_reg[8][22]/CK 197.6(ps)
Min trig. edge delay at sink(R): RF/REGISTERS_reg[31][25]/CK 182.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 182.7~197.6(ps)        0~10(ps)            
Fall Phase Delay               : 186.8~197(ps)          0~10(ps)            
Trig. Edge Skew                : 14.9(ps)               68(ps)              
Rise Skew                      : 14.9(ps)               
Fall Skew                      : 10.2(ps)               
Max. Rise Buffer Tran.         : 48.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 44.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 42(ps)                 200(ps)             
Max. Fall Sink Tran.           : 41(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 26.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.8(ps)               0(ps)               

view default : skew = 14.9ps (required = 68ps)


Clock Analysis (CPU Time 0:00:00.2)


Switching to the default view 'default' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=591.9M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clock' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.2 real=0:00:01.0 mem=591.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.2 real=0:00:01.0 mem=591.9M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

**** Clock Tree clock Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clock delay[0(ps) 0(ps)] (  clock__L1_I0/A )
Level 4 (Total=2088	Sink=2088)
Level 3 (Total=84	Sink=0	CLKBUF_X3=77	CLKBUF_X2=7)
Level 2 (Total=4	Sink=0	CLKBUF_X3=4)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 2088

# Analysis View: default
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2088
Nr. of Buffer                  : 89
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): UBTB/predict_PC_reg[8][22]/CK 197.6(ps)
Min trig. edge delay at sink(R): RF/REGISTERS_reg[31][25]/CK 182.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 182.7~197.6(ps)        0~10(ps)            
Fall Phase Delay               : 186.8~197(ps)          0~10(ps)            
Trig. Edge Skew                : 14.9(ps)               68(ps)              
Rise Skew                      : 14.9(ps)               
Fall Skew                      : 10.2(ps)               
Max. Rise Buffer Tran.         : 48.9(ps)               200(ps)             
Max. Fall Buffer Tran.         : 44.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 42(ps)                 200(ps)             
Max. Fall Sink Tran.           : 41(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 18.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 26.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 25.8(ps)               0(ps)               

view default : skew = 14.9ps (required = 68ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:05.5, real=0:00:06.0, mem=591.1M) ***
**clockDesign ... cpu = 0:00:56, real = 0:01:02, mem = 591.1M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 595.1M, totSessionCpu=0:05:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=594.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=594.9M) ***

Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=597.027 CPU=0:00:04.3 REAL=0:00:05.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.150  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.618%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 598.5M, totSessionCpu=0:05:24 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 598.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 598.9M) ***
*** Starting optimizing excluded clock nets MEM= 598.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 598.9M) ***
Begin: GigaOpt Reclaim Optimization
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 69.62
** reclaim pass 0 (0.5) : commits = 4
** reclaim pass 1 (2.3) : commits = 42
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 69.53

** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 42 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |      42  |       1    |
| Num insts Downsized               |      42  |       1    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10249 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =   34 % ( 49 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=612.4MB) @(0:05:29 - 0:05:29).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=612.4MB) @(0:05:29 - 0:05:29).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 2088 inst fixed
Placement tweakage begins.
wire length = 1.091e+05 = 5.155e+04 H + 5.751e+04 V
wire length = 1.090e+05 = 5.147e+04 H + 5.751e+04 V
Placement tweakage ends.
move report: tweak moves 176 insts, mean move: 1.07 um, max move: 4.18 um
	max move on inst (UEXECUTE_BLOCK/ALU/COMP/U9): (17.29, 11.06) --> (21.47, 11.06)
[CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=612.4MB) @(0:05:29 - 0:05:29).
[CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=612.4MB) @(0:05:29 - 0:05:29).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 176 insts, mean move: 1.07 um, max move: 4.18 um
	max move on inst (UEXECUTE_BLOCK/ALU/COMP/U9): (17.29, 11.06) --> (21.47, 11.06)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.18 um
  inst (UEXECUTE_BLOCK/ALU/COMP/U9) with max move: (17.29, 11.06) -> (21.47, 11.06)
  mean    (X+Y) =         1.07 um
Total instances flipped for WireLenOpt: 99
Total instances flipped, including legalization: 173
Total instances moved : 176
*** cpu=0:00:00.7   mem=612.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=612.4MB) @(0:05:29 - 0:05:29).
** Finished Reclaim (cpu = 0:00:05.2) (real = 0:00:05.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=612.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)
There are 90 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 614.3M):
Est net length = 1.296e+05um = 6.284e+04H + 6.681e+04V
Usage: (27.8%H 35.5%V) = (1.038e+05um 1.413e+05um) = (61045 84778)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 277 = 1 (0.01% H) + 276 (2.39% V)

Phase 1b route (0:00:00.1 616.9M):
Usage: (27.8%H 35.5%V) = (1.036e+05um 1.413e+05um) = (60946 84778)
Overflow: 275 = 1 (0.01% H) + 273 (2.37% V)

Phase 1c route (0:00:00.1 616.9M):
Usage: (27.7%H 35.5%V) = (1.033e+05um 1.412e+05um) = (60755 84705)
Overflow: 255 = 1 (0.01% H) + 254 (2.20% V)

Phase 1d route (0:00:00.1 616.9M):
Usage: (27.7%H 35.5%V) = (1.033e+05um 1.412e+05um) = (60767 84712)
Overflow: 223 = 1 (0.01% H) + 222 (1.92% V)

Phase 1a-1d Overflow: 0.01% H + 1.92% V (0:00:00.4 616.9M)


Phase 1e route (0:00:00.1 617.4M):
Usage: (27.8%H 35.5%V) = (1.036e+05um 1.412e+05um) = (60957 84757)
Overflow: 111 = 0 (0.00% H) + 111 (0.96% V)

Phase 1f route (0:00:00.1 617.4M):
Usage: (27.8%H 35.5%V) = (1.037e+05um 1.413e+05um) = (61007 84783)
Overflow: 88 = 0 (0.00% H) + 88 (0.76% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -3:	0	 0.00%	11	 0.10%
 -2:	0	 0.00%	16	 0.14%
 -1:	0	 0.00%	38	 0.33%
--------------------------------------
  0:	5	 0.04%	217	 1.88%
  1:	4	 0.03%	186	 1.61%
  2:	17	 0.15%	186	 1.61%
  3:	44	 0.38%	254	 2.20%
  4:	99	 0.86%	403	 3.49%
  5:	11381	98.54%	10236	88.62%


Phase 1e-1f Overflow: 0.00% H + 0.76% V (0:00:00.1 617.4M)

Global route (cpu=0.6s real=1.0s 614.9M)
Phase 1l route (0:00:00.9 614.1M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.2%H 36.1%V) = (1.092e+05um 1.427e+05um) = (64105 86095)
Overflow: 248 = 3 (0.02% H) + 245 (2.12% V)

Phase 1l Overflow: 0.02% H + 2.12% V (0:00:00.1 617.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	11	 0.10%
 -4:	0	 0.00%	12	 0.10%
 -3:	1	 0.01%	31	 0.27%
 -2:	0	 0.00%	42	 0.36%
 -1:	1	 0.01%	81	 0.70%
--------------------------------------
  0:	8	 0.07%	140	 1.21%
  1:	12	 0.10%	205	 1.77%
  2:	22	 0.19%	211	 1.83%
  3:	74	 0.64%	295	 2.55%
  4:	122	 1.06%	380	 3.29%
  5:	11310	97.92%	10142	87.81%


*** Completed Phase 1 route (0:00:01.6 612.4M) ***


Total length: 1.528e+05um, number of vias: 78325
M1(H) length: 5.373e+03um, number of vias: 40539
M2(V) length: 5.121e+04um, number of vias: 28739
M3(H) length: 6.150e+04um, number of vias: 7596
M4(V) length: 2.530e+04um, number of vias: 838
M5(H) length: 3.491e+03um, number of vias: 531
M6(V) length: 5.575e+03um, number of vias: 38
M7(H) length: 2.411e+01um, number of vias: 30
M8(V) length: 2.146e+02um, number of vias: 7
M9(H) length: 2.520e+00um, number of vias: 7
M10(V) length: 9.399e+01um
*** Completed Phase 2 route (0:00:01.8 612.4M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=612.4M) ***
Peak Memory Usage was 622.9M 
*** Finished trialRoute (cpu=0:00:03.8 mem=612.4M) ***

Extraction called for design 'top_level' of instances=10249 and nets=11948 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 612.371M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 605.6M, InitMEM = 605.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=595.332 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 595.3M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=596.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.032  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.535%
Routing Overflow: 0.02% H and 2.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 596.9M, totSessionCpu=0:05:39 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=594.8M) ***
End: Processing multi-driver nets
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    35   |     35  |     0   |     0   |     0   |     0   | 0.03 |  69.53  |            |           |
|     0   |     0   |     8   |      8  |     0   |     0   |     0   |     0   | 0.03 |  69.57  |   0:00:02.0|     657.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=657.5M) ***

*** Starting refinePlace (0:05:45 mem=657.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10249 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =   34 % ( 49 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=658.1MB) @(0:05:45 - 0:05:45).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=658.1MB) @(0:05:45 - 0:05:47).
move report: preRPlace moves 163 insts, mean move: 0.19 um, max move: 0.38 um
	max move on inst (UBTB/predict_PC_reg[3][30]): (5.70, 121.66) --> (6.08, 121.66)
wireLenOptFixPriorityInst 2088 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=658.1MB) @(0:05:47 - 0:05:47).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 163 insts, mean move: 0.19 um, max move: 0.38 um
	max move on inst (UBTB/predict_PC_reg[3][30]): (5.70, 121.66) --> (6.08, 121.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (UBTB/predict_PC_reg[3][30]) with max move: (5.7, 121.66) -> (6.08, 121.66)
  mean    (X+Y) =         0.19 um
Total instances moved : 163
*** cpu=0:00:02.2   mem=658.1M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=657.8MB) @(0:05:45 - 0:05:47).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:05:48 mem=657.8M) ***
*** Finished re-routing un-routed nets (657.8M) ***

*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=657.8M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=616.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.026  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.572%
Routing Overflow: 0.02% H and 2.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 616.7M, totSessionCpu=0:05:49 **
Begin: GigaOpt Optimization in WNS mode
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 384 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.026 TNS Slack 0.000 Density 69.57
Optimizer WNS Pass 0
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.026|   0.000|    69.57%|   0:00:00.0|  657.3M|   default| default | UEXECUTE_REGS/X/Q_reg[0]/D
|   0.100|   0.000|    69.59%|   0:00:01.0|  685.0M|   default|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=685.0M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.59
*** Starting refinePlace (0:05:51 mem=685.2M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10251 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 34.7 % ( 50 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=685.4MB) @(0:05:51 - 0:05:51).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=685.5MB) @(0:05:51 - 0:05:53).
move report: preRPlace moves 87 insts, mean move: 0.21 um, max move: 0.95 um
	max move on inst (UEXECUTE_BLOCK/ALU/COMP/FE_RC_5_0): (55.67, 16.66) --> (56.62, 16.66)
wireLenOptFixPriorityInst 2088 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=685.5MB) @(0:05:53 - 0:05:54).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 87 insts, mean move: 0.21 um, max move: 0.95 um
	max move on inst (UEXECUTE_BLOCK/ALU/COMP/FE_RC_5_0): (55.67, 16.66) --> (56.62, 16.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.95 um
  inst (UEXECUTE_BLOCK/ALU/COMP/FE_RC_5_0) with max move: (55.67, 16.66) -> (56.62, 16.66)
  mean    (X+Y) =         0.21 um
Total instances moved : 87
*** cpu=0:00:02.1   mem=685.5M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=685.3MB) @(0:05:51 - 0:05:54).
*** maximum move = 1.0um ***
*** Finished refinePlace (0:05:54 mem=685.3M) ***
*** Finished re-routing un-routed nets (685.3M) ***

*** Finish Physical Update (cpu=0:00:03.1 real=0:00:04.0 mem=685.3M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.59
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.59
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.101|   0.000|    69.59%|   0:00:00.0|  685.1M|   default| default | UEXECUTE_REGS/X/Q_reg[0]/D
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------+--------+----------+------------+--------+----------+---------+

*** Finish Global Optimization Step (cpu=0:00:01.8 real=0:00:02.0 mem=685.1M) ***
*** Starting refinePlace (0:05:57 mem=685.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10251 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 = 34.7 % ( 50 / 144 )
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:01.0, mem=685.5MB) @(0:05:57 - 0:05:57).
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=685.5MB) @(0:05:57 - 0:05:59).
move report: preRPlace moves 130 insts, mean move: 0.20 um, max move: 0.38 um
	max move on inst (UFETCH_BLOCK/MUXTARGET/FE_RC_2_0): (47.50, 83.86) --> (47.12, 83.86)
wireLenOptFixPriorityInst 2088 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=685.5MB) @(0:05:59 - 0:05:59).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 130 insts, mean move: 0.20 um, max move: 0.38 um
	max move on inst (UFETCH_BLOCK/MUXTARGET/FE_RC_2_0): (47.50, 83.86) --> (47.12, 83.86)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (UFETCH_BLOCK/MUXTARGET/FE_RC_2_0) with max move: (47.5, 83.86) -> (47.12, 83.86)
  mean    (X+Y) =         0.20 um
Total instances moved : 130
*** cpu=0:00:02.0   mem=685.5M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=685.3MB) @(0:05:57 - 0:05:59).
*** maximum move = 0.4um ***
*** Finished refinePlace (0:05:59 mem=685.3M) ***
*** Finished re-routing un-routed nets (685.3M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=685.3M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.64

*** Finish post-CTS Setup Fixing (cpu=0:00:09.9 real=0:00:10.0 mem=684.9M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.18min real=0.18min mem=615.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.179  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.640%
Routing Overflow: 0.02% H and 2.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 615.4M, totSessionCpu=0:06:00 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=613.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.179  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.640%
Routing Overflow: 0.02% H and 2.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 613.4M, totSessionCpu=0:06:01 **
Begin: GigaOpt harden opt
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 384 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.179|   0.000|    69.64%|   0:00:00.0|  657.5M|   default| default | UEXECUTE_REGS/X/Q_reg[0]/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=657.5M) ***
End: GigaOpt harden opt
*** Starting trialRoute (mem=615.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)
There are 90 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 616.7M):
Est net length = 1.296e+05um = 6.285e+04H + 6.679e+04V
Usage: (27.9%H 35.5%V) = (1.038e+05um 1.413e+05um) = (61053 84779)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 278 = 1 (0.01% H) + 277 (2.40% V)

Phase 1b route (0:00:00.1 619.2M):
Usage: (27.8%H 35.5%V) = (1.036e+05um 1.413e+05um) = (60955 84779)
Overflow: 276 = 1 (0.01% H) + 274 (2.37% V)

Phase 1c route (0:00:00.1 619.2M):
Usage: (27.7%H 35.5%V) = (1.033e+05um 1.412e+05um) = (60764 84708)
Overflow: 258 = 1 (0.01% H) + 257 (2.22% V)

Phase 1d route (0:00:00.1 619.2M):
Usage: (27.7%H 35.5%V) = (1.033e+05um 1.412e+05um) = (60777 84715)
Overflow: 225 = 1 (0.01% H) + 224 (1.94% V)

Phase 1a-1d Overflow: 0.01% H + 1.94% V (0:00:00.5 619.2M)


Phase 1e route (0:00:00.1 619.7M):
Usage: (27.8%H 35.5%V) = (1.037e+05um 1.413e+05um) = (60976 84765)
Overflow: 110 = 0 (0.00% H) + 110 (0.95% V)

Phase 1f route (0:00:00.1 619.7M):
Usage: (27.8%H 35.5%V) = (1.038e+05um 1.413e+05um) = (61025 84790)
Overflow: 88 = 0 (0.00% H) + 88 (0.76% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -3:	0	 0.00%	10	 0.09%
 -2:	0	 0.00%	17	 0.15%
 -1:	0	 0.00%	38	 0.33%
--------------------------------------
  0:	5	 0.04%	217	 1.88%
  1:	3	 0.03%	185	 1.60%
  2:	20	 0.17%	186	 1.61%
  3:	40	 0.35%	253	 2.19%
  4:	98	 0.85%	408	 3.53%
  5:	11384	98.56%	10233	88.60%


Phase 1e-1f Overflow: 0.00% H + 0.76% V (0:00:00.1 619.7M)

Global route (cpu=0.6s real=1.0s 617.2M)
Phase 1l route (0:00:01.0 616.5M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.3%H 36.1%V) = (1.093e+05um 1.427e+05um) = (64126 86081)
Overflow: 251 = 4 (0.03% H) + 247 (2.14% V)

Phase 1l Overflow: 0.03% H + 2.14% V (0:00:00.1 619.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	12	 0.10%
 -4:	0	 0.00%	12	 0.10%
 -3:	1	 0.01%	30	 0.26%
 -2:	0	 0.00%	43	 0.37%
 -1:	2	 0.02%	81	 0.70%
--------------------------------------
  0:	7	 0.06%	140	 1.21%
  1:	12	 0.10%	198	 1.71%
  2:	27	 0.23%	219	 1.90%
  3:	68	 0.59%	283	 2.45%
  4:	116	 1.00%	391	 3.39%
  5:	11317	97.98%	10141	87.80%


*** Completed Phase 1 route (0:00:01.8 615.4M) ***


Total length: 1.529e+05um, number of vias: 78331
M1(H) length: 5.403e+03um, number of vias: 40537
M2(V) length: 5.125e+04um, number of vias: 28745
M3(H) length: 6.162e+04um, number of vias: 7606
M4(V) length: 2.511e+04um, number of vias: 823
M5(H) length: 3.419e+03um, number of vias: 538
M6(V) length: 5.756e+03um, number of vias: 38
M7(H) length: 2.075e+01um, number of vias: 30
M8(V) length: 2.146e+02um, number of vias: 7
M9(H) length: 2.520e+00um, number of vias: 7
M10(V) length: 9.399e+01um
*** Completed Phase 2 route (0:00:01.3 615.4M) ***

*** Finished all Phases (cpu=0:00:03.3 mem=615.4M) ***
Peak Memory Usage was 625.2M 
*** Finished trialRoute (cpu=0:00:03.6 mem=615.4M) ***

Extraction called for design 'top_level' of instances=10251 and nets=11950 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 615.375M)
*** Starting delays update (0:06:07 mem=612.3M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=598.336 CPU=0:00:04.2 REAL=0:00:04.0)
*** Finished delays update (0:06:12 mem=599.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     6   |      6  |     0   |     0   |     0   |     0   | 0.18 |  69.64  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.18 |  69.65  |   0:00:01.0|     724.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.18 |  69.65  |   0:00:00.0|     724.6M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=724.6M) ***

*** Starting refinePlace (0:06:16 mem=724.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10251 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 2088 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=725.2MB) @(0:06:16 - 0:06:16).
move report: rPlace moves 6 insts, mean move: 1.12 um, max move: 1.78 um
	max move on inst (UFW_LOGIC/U15): (94.43, 92.26) --> (94.81, 93.66)
move report: overall moves 6 insts, mean move: 1.12 um, max move: 1.78 um
	max move on inst (UFW_LOGIC/U15): (94.43, 92.26) --> (94.81, 93.66)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.78 um
  inst (UFW_LOGIC/U15) with max move: (94.43, 92.26) -> (94.81, 93.66)
  mean    (X+Y) =         1.12 um
Total instances moved : 6
*** cpu=0:00:00.1   mem=725.2M  mem(used)=0.3M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=724.9MB) @(0:06:16 - 0:06:16).
*** maximum move = 1.8um ***
*** Finished refinePlace (0:06:16 mem=724.9M) ***
*** Finished re-routing un-routed nets (724.9M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=724.9M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: 0.178700000048 -> 0.18449999392 (bump = -0.005799993872)
Begin: all path group post-eco optimization
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*info: 90 clock nets excluded
*info: 2 special nets excluded.
*info: 384 no-driver nets excluded.
*info: 90 nets with fixed/cover wires excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 69.65

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=657.2M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: 0.178700000048 -> 0.18449999392 (bump = -0.005799993872)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
*** Steiner Routed Nets: 0.0%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=613.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=613.6M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'top_level' of instances=10251 and nets=11950 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 614.613M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 608.3M, InitMEM = 608.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=598.336 CPU=0:00:04.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 598.3M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:01:08, mem = 598.3M, totSessionCpu=0:06:25 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.184  |  0.184  |  1.003  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.652%
Routing Overflow: 0.03% H and 2.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:09, real = 0:01:10, mem = 598.3M, totSessionCpu=0:06:27 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 600.3M, totSessionCpu=0:06:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=600.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=601.1M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:28 mem=649.1M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 653.7M, InitMEM = 653.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=658.699 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 658.7M) ***
Done building cte hold timing graph (fixHold) real=0:00:06.0 totSessionCpu=0:06:34 mem=660.0M ***
Done building hold timer (fixHold) real=0:00:07.0 totSessionCpu=0:06:35 mem=662.2M ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 655.6M, InitMEM = 655.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=660.793 CPU=0:00:04.1 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 660.8M) ***
Done building cte setup timing graph (fixHold) real=0:00:12.0 totSessionCpu=0:06:40 mem=662.3M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.184  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.376  |
|           TNS (ns):|-354.695 |
|    Violating Paths:|  2103   |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.652%
Routing Overflow: 0.03% H and 2.14% V
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    0.184 ns      0.184 ns      0.184 ns         default
--------------------------------------------------- 
Info: 90 nets with fixed/cover wires excluded.
Info: 90 clock nets excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.376 
	TNS: -354.695 
	VP: 2103 
	Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.184 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:15.8  real=0:00:16.0  totSessionCpu=0:06:44 mem=663.8M density=69.652%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   0|  -0.376| -354.69|    2103|    69.65%|   0:00:16.0|   664.4M|
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   1|  -0.376| -354.69|    2103|    69.65%|   0:00:16.2|   665.5M|
+-----------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   0|  -0.376| -354.69|    2103|    69.65%|   0:00:16.2|   665.5M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   1|  -0.376| -331.64|    2004|    69.84%|   0:00:21.9|   936.4M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   2|  -0.376| -320.79|    1342|    70.21%|   0:00:25.5|   943.6M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   3|  -0.376| -315.35|    1106|    70.41%|   0:00:29.6|   950.5M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   4|  -0.376| -313.29|    1061|    70.59%|   0:00:33.6|   956.3M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   5|  -0.376| -311.67|    1054|    70.76%|   0:00:36.7|   963.7M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   6|  -0.376| -310.54|    1036|    70.92%|   0:00:39.6|   970.9M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   7|  -0.376| -309.55|     989|    71.03%|   0:00:42.5|   978.1M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   8|  -0.376| -309.43|     983|    71.04%|   0:00:44.6|   983.8M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   9|  -0.376| -309.43|     983|    71.04%|   0:00:46.9|   990.1M|
+-----------------------------------------------------------------+

*info:    Total 414 cells added for Phase I
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.376 
	TNS: -309.435 
	VP: 983 
	Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.184 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   0|  -0.376| -309.43|     983|    71.04%|   0:00:47.1|   990.1M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   1|  -0.376| -309.43|     983|    71.04%|   0:00:49.3|   996.5M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.376 
	TNS: -309.435 
	VP: 983 
	Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.184 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   0|  -0.376| -309.43|     983|    71.04%|   0:00:49.5|   996.5M|
**DIAG[coeHoldSingleBuf.cpp:3540:commitMoveNotAlongRoute]: Assert "newBuffInst"
Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN net UBTB/n2307  nrTerm=25
|   1|  -0.376| -309.43|     983|    71.04%|   0:00:51.6|  1002.8M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase IV 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.376 
	TNS: -309.435 
	VP: 983 
	Worst hold path end point: UBTB/predict_PC_reg[0][18]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase IV 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.184 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:51.7  real=0:00:52.0  totSessionCpu=0:07:20 %) ***
*info:
*info: Added a total of 414 cells to fix/reduce hold violation
*info:          in which 373 termBuffering
*info:
*info: Summary: 
*info:           38 cells of type 'BUF_X1' (3.0, 	18.560) used
*info:          370 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
*info:            1 cell  of type 'CLKBUF_X3' (5.0, 	8.580) used
*info:            5 cells of type 'BUF_X32' (49.0, 	0.605) used
*info:




*** Starting refinePlace (0:07:20 mem=1002.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 10665 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1002.6MB) @(0:07:20 - 0:07:20).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 2088 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1002.6MB) @(0:07:20 - 0:07:20).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=1002.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1002.6MB) @(0:07:20 - 0:07:20).
*** maximum move = 0.0um ***
*** Finished refinePlace (0:07:20 mem=1002.6M) ***
*** Finished re-routing un-routed nets (1002.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1002.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:52.6 mem=703.1M  real=0:00:53.0 density=71.035%) ***
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 700.9M, totSessionCpu=0:07:21 **
*** Steiner Routed Nets: 4.10513141427%; Threshold: 6; Threshold for Hold: 6
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Effort level <high> specified for reg2reg path_group
Design WNS changes after trial route: 0.1838 -> 0.183799996972 (bump = 3.02799998964e-09)
Slack bump threshold to trigger post-eco optimization: 0.0039
High effort path group WNS change after trial route: 0.1838 -> 0.183799996972 (bump = 3.02799998964e-09)
Slack bump threshold to trigger post-eco optimization: 0.0039
High effort path group WNS change after post-eco optimization: 0.1838 -> 0.183799996972 (bump = 3.02799998964e-09)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.0156
End: path group based post-eco optimization
Skipping all path lef-safe eco optimization
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 699.2M, totSessionCpu=0:07:23 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=683.898 CPU=0:00:04.2 REAL=0:00:05.0)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.184  |  0.184  |  0.989  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.379  |  0.059  | -0.379  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-296.051 |  0.000  |-296.051 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1006   |    0    |  1006   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.035%
Routing Overflow: 0.03% H and 2.14% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:08.4, REAL=0:00:09.0, MEM=674.3M
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 674.3M, totSessionCpu=0:07:31 **
*** Finished optDesign ***
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
*INFO: Adding fillers to top-module.
*INFO:   Added 88 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 279 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 818 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 1812 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 9793 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 12790 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 12790 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> trialRoute -maxRouteLayer 10
*** Starting trialRoute (mem=674.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 10 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 90
There are 90 nets with 1 extra space.
routingBox: (0 0) (353940 352120)
coreBox:    (8360 8120) (345940 344120)
There are 90 prerouted nets with extraSpace.

Phase 1a route (0:00:00.1 675.2M):
Est net length = 1.316e+05um = 6.421e+04H + 6.737e+04V
Usage: (28.3%H 36.0%V) = (1.057e+05um 1.433e+05um) = (62138 85934)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 292 = 1 (0.01% H) + 291 (2.52% V)

Phase 1b route (0:00:00.1 677.2M):
Usage: (28.3%H 36.0%V) = (1.055e+05um 1.434e+05um) = (62042 85934)
Overflow: 287 = 1 (0.01% H) + 286 (2.48% V)

Phase 1c route (0:00:00.1 677.2M):
Usage: (28.2%H 36.0%V) = (1.052e+05um 1.432e+05um) = (61858 85863)
Overflow: 265 = 1 (0.01% H) + 264 (2.29% V)

Phase 1d route (0:00:00.1 677.2M):
Usage: (28.2%H 36.0%V) = (1.052e+05um 1.432e+05um) = (61872 85870)
Overflow: 241 = 1 (0.01% H) + 240 (2.08% V)

Phase 1a-1d Overflow: 0.01% H + 2.08% V (0:00:00.5 677.2M)


Phase 1e route (0:00:00.1 677.7M):
Usage: (28.3%H 36.0%V) = (1.055e+05um 1.433e+05um) = (62073 85917)
Overflow: 120 = 0 (0.00% H) + 120 (1.04% V)

Phase 1f route (0:00:00.1 677.7M):
Usage: (28.3%H 36.0%V) = (1.056e+05um 1.433e+05um) = (62125 85944)
Overflow: 96 = 0 (0.00% H) + 96 (0.83% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.03%
 -4:	0	 0.00%	2	 0.02%
 -3:	0	 0.00%	10	 0.09%
 -2:	0	 0.00%	17	 0.15%
 -1:	0	 0.00%	42	 0.36%
--------------------------------------
  0:	5	 0.04%	233	 2.02%
  1:	5	 0.04%	190	 1.65%
  2:	22	 0.19%	192	 1.66%
  3:	47	 0.41%	262	 2.27%
  4:	102	 0.88%	368	 3.19%
  5:	11369	98.43%	10231	88.58%


Phase 1e-1f Overflow: 0.00% H + 0.83% V (0:00:00.2 677.7M)

Global route (cpu=0.7s real=1.0s 675.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:01.2 675.0M):
There are 90 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.8%H 36.6%V) = (1.114e+05um 1.449e+05um) = (65387 87319)
Overflow: 272 = 4 (0.03% H) + 268 (2.32% V)

Phase 1l Overflow: 0.03% H + 2.32% V (0:00:00.2 677.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	12	 0.10%
 -4:	0	 0.00%	15	 0.13%
 -3:	1	 0.01%	34	 0.29%
 -2:	0	 0.00%	47	 0.41%
 -1:	2	 0.02%	84	 0.73%
--------------------------------------
  0:	8	 0.07%	145	 1.26%
  1:	13	 0.11%	202	 1.75%
  2:	30	 0.26%	224	 1.94%
  3:	75	 0.65%	294	 2.55%
  4:	123	 1.06%	356	 3.08%
  5:	11298	97.82%	10137	87.77%


*** Completed Phase 1 route (0:00:02.1 674.5M) ***


Total length: 1.552e+05um, number of vias: 80029
M1(H) length: 5.537e+03um, number of vias: 41366
M2(V) length: 5.144e+04um, number of vias: 29305
M3(H) length: 6.260e+04um, number of vias: 7819
M4(V) length: 2.546e+04um, number of vias: 876
M5(H) length: 3.747e+03um, number of vias: 573
M6(V) length: 6.073e+03um, number of vias: 42
M7(H) length: 2.663e+01um, number of vias: 34
M8(V) length: 2.596e+02um, number of vias: 7
M9(H) length: 3.360e+00um, number of vias: 7
M10(V) length: 8.759e+01um
*** Completed Phase 2 route (0:00:01.3 674.5M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=674.5M) ***
Peak Memory Usage was 683.7M 
*** Finished trialRoute (cpu=0:00:03.9 mem=674.5M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=674.5M, init mem=674.5M)
*info: Placed = 23455
*info: Unplaced = 0
Placement Density:100.00%(28345/28345)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=674.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (90) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=674.5M) ***
Start route 45 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=674.5M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Oct 31 22:20:46 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 674.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[10][22] connects to NET clock__L3_N83 at location (36.765 112.350) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[2][18] connects to NET clock__L3_N82 at location (30.115 129.150) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[5][8] connects to NET clock__L3_N81 at location (80.275 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N81 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[3][5] connects to NET clock__L3_N80 at location (101.935 122.570) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N80 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[8][27] connects to NET clock__L3_N79 at location (15.675 116.970) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[11][29] connects to NET clock__L3_N79 at location (11.875 116.970) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[2][30] connects to NET clock__L3_N79 at location (5.225 123.550) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[6][27] connects to NET clock__L3_N79 at location (6.175 126.350) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[6][30] connects to NET clock__L3_N79 at location (4.655 125.370) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[3][30] connects to NET clock__L3_N79 at location (5.985 122.500) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[5][27] connects to NET clock__L3_N78 at location (9.215 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/pred_x_4/STATE_reg[0] connects to NET clock__L3_N78 at location (5.225 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[4][30] connects to NET clock__L3_N78 at location (5.985 131.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N78 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[1][8] connects to NET clock__L3_N77 at location (78.945 120.750) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[4][2] connects to NET clock__L3_N76 at location (71.725 131.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[6][21] connects to NET clock__L3_N76 at location (70.015 131.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[5][2] connects to NET clock__L3_N76 at location (79.135 133.770) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[4][15] connects to NET clock__L3_N76 at location (56.905 137.550) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRDB-682) PIN CK of INST UBTB/predict_PC_reg[4][7] connects to NET clock__L3_N76 at location (64.125 130.970) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (NRIG-44) Imported NET clock__L3_N76 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) PIN CK of INST UBTB/predict_PC_reg[2][22] connects to NET clock__L3_N75 at location (44.745 131.950) on LAYER metal1, but the location is not inside pin geometries. The connection is considered as broken.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET clock__L3_N75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N68 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N64 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N63 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N62 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N61 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N59 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET clock__L3_N53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44 Repeated 20 times. Will be suppressed.) Imported NET clock__L3_N52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 688.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 689.00 (Mb)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (146.965 7.645) on metal1 for NET clock__L3_N12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (142.785 35.645) on metal1 for NET clock__L3_N13. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (113.525 58.045) on metal1 for NET clock__L3_N16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (155.705 32.845) on metal1 for NET clock__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (142.975 30.045) on metal1 for NET clock__L3_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (121.505 22.875) on metal1 for NET clock__L3_N20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (64.350 88.970) on metal1 for NET clock__L3_N22. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (32.355 112.350) on metal1 for NET clock__L3_N24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (24.565 112.350) on metal1 for NET clock__L3_N24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.820 69.360) on metal1 for NET clock__L3_N26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.280 78.975) on metal1 for NET clock__L3_N26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (8.865 73.375) on metal1 for NET clock__L3_N26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (26.275 47.950) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.630 47.960) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (6.805 41.360) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (11.365 41.360) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.755 42.360) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.250 33.960) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at (7.565 32.960) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Cannot establish connection to PIN CK at (7.945 46.960) on metal1 for NET clock__L3_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#45 routed nets are extracted.
#    45 (0.36%) extracted nets are partially routed.
#45 routed nets are imported.
#12274 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12364.
#Number of eco nets is 45
#
#Start data preparation...
#
#Data preparation is done on Tue Oct 31 22:20:47 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Oct 31 22:20:47 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1258           0        3844    78.07%
#  Metal 2        V         931           0        3844     0.00%
#  Metal 3        H        1236           0        3844     0.00%
#  Metal 4        V         620           0        3844     0.00%
#  Metal 5        H         618           0        3844     0.00%
#  Metal 6        V         620           0        3844     0.00%
#  Metal 7        H         209           0        3844    12.07%
#  Metal 8        V         210           0        3844     4.53%
#  Metal 9        H         104           6        3844    36.52%
#  Metal 10       V          76          29        3844    25.49%
#  --------------------------------------------------------------
#  Total                   5882       3.31%  38440    15.67%
#
#  90 nets (0.73%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 692.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 8382 um.
#Total half perimeter of net bounding box = 4033 um.
#Total wire length on LAYER metal1 = 3 um.
#Total wire length on LAYER metal2 = 272 um.
#Total wire length on LAYER metal3 = 4241 um.
#Total wire length on LAYER metal4 = 3866 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 6760
#Up-Via Summary (total 6760):
#           
#-----------------------
#  Metal 1         2253
#  Metal 2         2185
#  Metal 3         2322
#-----------------------
#                  6760 
#
#Max overcon = 0 track.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 45 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 692.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 692.00 (Mb)
#Peak memory = 722.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 54.0% of the total area was rechecked for DRC, and 40.0% required routing.
#    number of violations = 0
#21548 out of 23455 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 696.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 696.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 8348 um.
#Total half perimeter of net bounding box = 4033 um.
#Total wire length on LAYER metal1 = 3 um.
#Total wire length on LAYER metal2 = 285 um.
#Total wire length on LAYER metal3 = 4177 um.
#Total wire length on LAYER metal4 = 3882 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 6810
#Up-Via Summary (total 6810):
#           
#-----------------------
#  Metal 1         2268
#  Metal 2         2204
#  Metal 3         2338
#-----------------------
#                  6810 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 2.00 (Mb)
#Total memory = 694.00 (Mb)
#Peak memory = 741.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 2.00 (Mb)
#Total memory = 694.00 (Mb)
#Peak memory = 741.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 5.00 (Mb)
#Total memory = 679.00 (Mb)
#Peak memory = 741.00 (Mb)
#Number of warnings = 65
#Total number of warnings = 67
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 31 22:21:04 2017
#

globalDetailRoute

#Start globalDetailRoute on Tue Oct 31 22:21:05 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 688.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Oct 31 22:21:06 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Oct 31 22:21:06 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1258           0        3844    78.07%
#  Metal 2        V         931           0        3844     0.00%
#  Metal 3        H        1236           0        3844     0.00%
#  Metal 4        V         620           0        3844     0.00%
#  Metal 5        H         618           0        3844     0.00%
#  Metal 6        V         620           0        3844     0.00%
#  Metal 7        H         209           0        3844    12.07%
#  Metal 8        V         210           0        3844     4.53%
#  Metal 9        H         104           6        3844    36.52%
#  Metal 10       V          76          29        3844    25.49%
#  --------------------------------------------------------------
#  Total                   5882       3.31%  38440    15.67%
#
#  90 nets (0.73%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 716.00 (Mb)
#
#start global routing iteration 2...
#There are 11895 nets routed.
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 719.00 (Mb)
#
#start global routing iteration 3...
#There are 11895 nets routed.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 720.00 (Mb)
#
#start global routing iteration 4...
#There are 11895 nets routed.
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 720.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    773(20.1%)    115(2.99%)      9(0.23%)      4(0.10%)   (23.4%)
#   Metal 3      9(0.23%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.23%)
#   Metal 4      6(0.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.16%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      1(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    789(2.25%)    115(0.33%)      9(0.03%)      4(0.01%)   (2.62%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 152056 um.
#Total half perimeter of net bounding box = 119938 um.
#Total wire length on LAYER metal1 = 955 um.
#Total wire length on LAYER metal2 = 32925 um.
#Total wire length on LAYER metal3 = 63602 um.
#Total wire length on LAYER metal4 = 29341 um.
#Total wire length on LAYER metal5 = 10739 um.
#Total wire length on LAYER metal6 = 12058 um.
#Total wire length on LAYER metal7 = 610 um.
#Total wire length on LAYER metal8 = 1385 um.
#Total wire length on LAYER metal9 = 60 um.
#Total wire length on LAYER metal10 = 379 um.
#Total number of vias = 73473
#Up-Via Summary (total 73473):
#           
#-----------------------
#  Metal 1        38010
#  Metal 2        23322
#  Metal 3         8771
#  Metal 4         1766
#  Metal 5         1244
#  Metal 6          169
#  Metal 7          133
#  Metal 8           29
#  Metal 9           29
#-----------------------
#                 73473 
#
#Max overcon = 14 tracks.
#Total overcon = 2.62%.
#Worst layer Gcell overcon rate = 0.23%.
#There are 11895 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Oct 31 22:21:20 2017
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 149180 um.
#Total half perimeter of net bounding box = 119938 um.
#Total wire length on LAYER metal1 = 994 um.
#Total wire length on LAYER metal2 = 31410 um.
#Total wire length on LAYER metal3 = 62102 um.
#Total wire length on LAYER metal4 = 29096 um.
#Total wire length on LAYER metal5 = 10885 um.
#Total wire length on LAYER metal6 = 12251 um.
#Total wire length on LAYER metal7 = 597 um.
#Total wire length on LAYER metal8 = 1393 um.
#Total wire length on LAYER metal9 = 64 um.
#Total wire length on LAYER metal10 = 388 um.
#Total number of vias = 73473
#Up-Via Summary (total 73473):
#           
#-----------------------
#  Metal 1        38010
#  Metal 2        23322
#  Metal 3         8771
#  Metal 4         1766
#  Metal 5         1244
#  Metal 6          169
#  Metal 7          133
#  Metal 8           29
#  Metal 9           29
#-----------------------
#                 73473 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 712.00 (Mb)
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 24.00 (Mb)
#Total memory = 712.00 (Mb)
#Peak memory = 741.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        2        0        2
#	metal2        3        2        5
#	Totals        5        2        7
#cpu time = 00:01:16, elapsed time = 00:01:18, memory = 714.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        0        1
#	metal2        4        1        5
#	Totals        5        1        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 714.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        1        1
#	metal2        1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 150570 um.
#Total half perimeter of net bounding box = 119938 um.
#Total wire length on LAYER metal1 = 4006 um.
#Total wire length on LAYER metal2 = 40515 um.
#Total wire length on LAYER metal3 = 59800 um.
#Total wire length on LAYER metal4 = 23480 um.
#Total wire length on LAYER metal5 = 9725 um.
#Total wire length on LAYER metal6 = 10883 um.
#Total wire length on LAYER metal7 = 560 um.
#Total wire length on LAYER metal8 = 1184 um.
#Total wire length on LAYER metal9 = 56 um.
#Total wire length on LAYER metal10 = 360 um.
#Total number of vias = 91722
#Up-Via Summary (total 91722):
#           
#-----------------------
#  Metal 1        41765
#  Metal 2        37721
#  Metal 3         9245
#  Metal 4         1649
#  Metal 5         1035
#  Metal 6          142
#  Metal 7          115
#  Metal 8           25
#  Metal 9           25
#-----------------------
#                 91722 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:18
#Elapsed time = 00:01:20
#Increased memory = 0.00 (Mb)
#Total memory = 712.00 (Mb)
#Peak memory = 768.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:20
#Increased memory = 0.00 (Mb)
#Total memory = 712.00 (Mb)
#Peak memory = 768.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 687.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:37
#Elapsed time = 00:01:40
#Increased memory = 8.00 (Mb)
#Total memory = 687.00 (Mb)
#Peak memory = 768.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 31 22:22:44 2017
#
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 697.8M, totSessionCpu=0:09:40 **
#Created 135 library cell signatures
#Created 12364 NETS and 0 SPECIALNETS signatures
#Created 23456 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=707.9M, init mem=707.9M)
*info: Placed = 23366
*info: Unplaced = 0
Placement Density:100.00%(28345/28345)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=707.9M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'top_level' of instances=23455 and nets=12364 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./top_level_13231_BXA7U8.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 707.6M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0023% (CPU Time= 0:00:00.6  MEM= 728.7M)
Extracted 20.0023% (CPU Time= 0:00:00.8  MEM= 729.7M)
Extracted 30.0023% (CPU Time= 0:00:00.8  MEM= 731.7M)
Extracted 40.0023% (CPU Time= 0:00:00.9  MEM= 732.7M)
Extracted 50.0023% (CPU Time= 0:00:01.0  MEM= 733.7M)
Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 734.7M)
Extracted 70.0023% (CPU Time= 0:00:01.3  MEM= 736.7M)
Extracted 80.0023% (CPU Time= 0:00:01.5  MEM= 737.7M)
Extracted 90.0023% (CPU Time= 0:00:01.7  MEM= 738.7M)
Extracted 100% (CPU Time= 0:00:02.4  MEM= 740.7M)
Number of Extracted Resistors     : 178592
Number of Extracted Ground Cap.   : 190571
Number of Extracted Coupling Cap. : 314964
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 709.6M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 707.617M)
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 711.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 707.6M, InitMEM = 707.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=703.293 CPU=0:00:01.0 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 703.3M, InitMEM = 703.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=703.293 CPU=0:00:03.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 703.3M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 705.3M, totSessionCpu=0:09:51 **
**INFO: Start fixing DRV (Mem = 703.29M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Setting latch borrow mode to budget during optimization.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.17 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.17 |  100.00 |   0:00:00.0|     761.1M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=761.1M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 23455 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=720.6MB) @(0:09:55 - 0:09:55).
Total net length = 1.188e+05 (5.690e+04 6.192e+04) (ext = 8.462e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
       Non-SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 720.6M, totSessionCpu=0:09:56 **
Glitch fixing enabled
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 714.9M, InitMEM = 714.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=706.172 CPU=0:00:04.1 REAL=0:00:05.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 706.2M, InitMEM = 706.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=706.172 CPU=0:00:04.2 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:11.0  mem= 706.2M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_13231.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 699.6M, InitMEM = 699.6M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4466,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=706.684 CPU=0:00:01.2 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 706.7M, InitMEM = 706.7M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=706.684 CPU=0:00:04.5 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:06.1 706.684M)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 706.7M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
           SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:40, mem = 706.7M, totSessionCpu=0:10:16 **
Setting latch borrow mode to budget during optimization.
Info: 90 clock nets excluded from IPO operation.
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
+----------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.17 |  100.00 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.17 |  100.00 |   0:00:00.0|     782.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=782.6M) ***

Latch borrow mode reset to max_borrow
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 23455 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man ENCSP-2002' for more detail.
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=721.9MB) @(0:10:19 - 0:10:19).
Total net length = 1.188e+05 (5.690e+04 6.192e+04) (ext = 8.462e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:28, Mem = 721.95M).
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.46min real=0.52min mem=721.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:44, mem = 721.9M, totSessionCpu=0:10:19 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=719.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:45, mem = 720.0M, totSessionCpu=0:10:20 **
Effort level <high> specified for reg2reg path_group
GigaOpt: target slack met, skip TNS optimization
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     SI Timing Summary (cpu=0.00min real=0.00min mem=720.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:47, mem = 720.0M, totSessionCpu=0:10:22 **
Marking critical nets with target slack = 135.6ps.
Critical nets number = 0.
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 151.2ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Marking critical nets with target slack = 135.6ps.
Critical nets number = 0.
Total 0 nets layer assigned (2.0).
GigaOpt: setting up router preferences
Marking critical nets with target slack = 151.2ps.
Critical nets number = 0.
GigaOpt: 0 nets assigned router directives
Active setup views: default 
Active hold views: default 
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.170  |  0.170  |  0.936  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:53, mem = 727.1M, totSessionCpu=0:10:27 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue Oct 31 22:28:37 2017
#
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11980 times net's RC data read were performed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.00 (Mb)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 731.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Loading the last recorded routing design signature
#Created 668 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 735.00 (Mb)
#Merging special wires...
#639 routed nets are extracted.
#11346 routed nets are imported.
#379 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12364.
#WARNING (NRGR-22) Design is already detail routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 735.00 (Mb)
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 4.00 (Mb)
#Total memory = 735.00 (Mb)
#Peak memory = 768.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 90
#Total wire length = 150570 um.
#Total half perimeter of net bounding box = 119938 um.
#Total wire length on LAYER metal1 = 4006 um.
#Total wire length on LAYER metal2 = 40515 um.
#Total wire length on LAYER metal3 = 59800 um.
#Total wire length on LAYER metal4 = 23480 um.
#Total wire length on LAYER metal5 = 9725 um.
#Total wire length on LAYER metal6 = 10883 um.
#Total wire length on LAYER metal7 = 560 um.
#Total wire length on LAYER metal8 = 1184 um.
#Total wire length on LAYER metal9 = 56 um.
#Total wire length on LAYER metal10 = 360 um.
#Total number of vias = 91722
#Up-Via Summary (total 91722):
#           
#-----------------------
#  Metal 1        41765
#  Metal 2        37721
#  Metal 3         9245
#  Metal 4         1649
#  Metal 5         1035
#  Metal 6          142
#  Metal 7          115
#  Metal 8           25
#  Metal 9           25
#-----------------------
#                 91722 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 735.00 (Mb)
#Peak memory = 768.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 735.00 (Mb)
#Peak memory = 768.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 12364 NETS and 0 SPECIALNETS signatures
#Created 23456 instance signatures
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 726.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = -13.00 (Mb)
#Total memory = 714.00 (Mb)
#Peak memory = 768.00 (Mb)
#Number of warnings = 3
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 31 22:28:42 2017
#
**optDesign ... cpu = 0:00:51, real = 0:00:59, mem = 714.7M, totSessionCpu=0:10:32 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'top_level' of instances=23455 and nets=12364 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./top_level_13231_BXA7U8.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 714.7M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0023% (CPU Time= 0:00:00.7  MEM= 735.8M)
Extracted 20.0023% (CPU Time= 0:00:00.8  MEM= 735.8M)
Extracted 30.0023% (CPU Time= 0:00:00.9  MEM= 736.8M)
Extracted 40.0023% (CPU Time= 0:00:01.0  MEM= 737.8M)
Extracted 50.0023% (CPU Time= 0:00:01.1  MEM= 738.8M)
Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 740.8M)
Extracted 70.0023% (CPU Time= 0:00:01.4  MEM= 741.8M)
Extracted 80.0023% (CPU Time= 0:00:01.6  MEM= 742.8M)
Extracted 90.0023% (CPU Time= 0:00:01.7  MEM= 744.8M)
Extracted 100% (CPU Time= 0:00:02.4  MEM= 745.9M)
Number of Extracted Resistors     : 178592
Number of Extracted Ground Cap.   : 190571
Number of Extracted Coupling Cap. : 314964
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 716.7M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 714.730M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 717.0M, InitMEM = 717.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 721.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=713.785 CPU=0:00:04.6 REAL=0:00:05.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 713.8M, InitMEM = 713.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=713.785 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:11.0  mem= 713.8M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_13231.twf ...
Finished Loading timing window for view default
Finished Generating Timing Windows
**optDesign ... cpu = 0:01:07, real = 0:01:16, mem = 703.5M, totSessionCpu=0:10:47 **
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 705.7M, InitMEM = 705.7M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4466,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=712.797 CPU=0:00:01.2 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 712.8M, InitMEM = 712.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=712.797 CPU=0:00:04.4 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:05.9 712.797M)
*** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 712.8M) ***
Running setup recovery post routing.
**optDesign ... cpu = 0:01:14, real = 0:01:24, mem = 712.8M, totSessionCpu=0:10:54 **
WNS degradation margin : 0.039 ns
Setup timing is Met. Recovery step is being skipped 
Setup recovery will not be triggered as slack is not degraded beyond margin
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=712.80M, totSessionCpu=0:10:55 .
**optDesign ... cpu = 0:01:14, real = 0:01:24, mem = 712.8M, totSessionCpu=0:10:55 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:15, real = 0:01:24, mem = 712.8M, totSessionCpu=0:10:55 **
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.170  |  0.170  |  0.936  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:17, real = 0:01:26, mem = 712.8M, totSessionCpu=0:10:57 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 712.8M, totSessionCpu=0:10:58 **
#Created 135 library cell signatures
#Created 12364 NETS and 0 SPECIALNETS signatures
#Created 23456 instance signatures
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Begin checking placement ... (start mem=722.8M, init mem=723.8M)
*info: Placed = 23366
*info: Unplaced = 0
Placement Density:100.00%(28345/28345)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=723.8M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11980 times net's RC data read were performed.
Extraction called for design 'top_level' of instances=23455 and nets=12364 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./top_level_13231_BXA7U8.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 719.8M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0023% (CPU Time= 0:00:01.1  MEM= 740.9M)
Extracted 20.0023% (CPU Time= 0:00:01.2  MEM= 740.9M)
Extracted 30.0023% (CPU Time= 0:00:01.3  MEM= 741.9M)
Extracted 40.0023% (CPU Time= 0:00:01.4  MEM= 742.9M)
Extracted 50.0023% (CPU Time= 0:00:01.5  MEM= 744.9M)
Extracted 60.0023% (CPU Time= 0:00:01.6  MEM= 745.9M)
Extracted 70.0023% (CPU Time= 0:00:01.8  MEM= 746.9M)
Extracted 80.0023% (CPU Time= 0:00:01.9  MEM= 747.9M)
Extracted 90.0023% (CPU Time= 0:00:02.1  MEM= 749.9M)
Extracted 100% (CPU Time= 0:00:02.8  MEM= 751.9M)
Number of Extracted Resistors     : 178592
Number of Extracted Ground Cap.   : 190571
Number of Extracted Coupling Cap. : 314964
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 720.8M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:05.0  MEM: 718.789M)
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 711.7M, InitMEM = 711.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 715.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=713.785 CPU=0:00:04.4 REAL=0:00:05.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 713.8M, InitMEM = 713.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=713.785 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 713.8M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_13231.twf ...
Finished Loading timing window for view default
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 705.7M, InitMEM = 705.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=713.785 CPU=0:00:04.2 REAL=0:00:05.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 713.8M, InitMEM = 713.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=713.785 CPU=0:00:03.9 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.1  real=0:00:10.0  mem= 713.8M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_13231.twf ...
Finished Loading timing window for view default
 AAE Opt Flow:: Path Group Flow :: Forcing target Setup Reg2Reg WNS in Hold to  :: 0
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 705.7M, InitMEM = 705.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.797 CPU=0:00:01.0 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 712.8M, InitMEM = 712.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.797 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 712.8M) ***
**ERROR: (ENCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:11:34 mem=736.8M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 761.1M, InitMEM = 761.1M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4408,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=767.891 CPU=0:00:01.1 REAL=0:00:02.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 767.9M, InitMEM = 767.9M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=767.891 CPU=0:00:04.4 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:05.9 767.891M)
*** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 767.9M) ***
Done building cte hold timing graph (fixHold) real=0:00:08.0 totSessionCpu=0:11:41 mem=768.9M ***
Done building hold timer (fixHold) real=0:00:09.0 totSessionCpu=0:11:42 mem=770.4M ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 762.4M, InitMEM = 762.4M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4466,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=769.426 CPU=0:00:01.2 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 769.4M, InitMEM = 769.4M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=769.426 CPU=0:00:04.2 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:05.9 769.426M)
*** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 769.4M) ***
Done building cte setup timing graph (fixHold) real=0:00:16.0 totSessionCpu=0:11:49 mem=770.7M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.170  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3111   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.359  |
|           TNS (ns):|-280.171 |
|    Violating Paths:|   973   |
|          All Paths:|  3111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------

*Info: minBufDelay = 0.021900 ns ;  LibStdDelay = 0.007800 ns;  minBufSize = 3192000 (3); worstDelayView: default 
Footprint list for hold buffering 
=================================================================
*Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
------------------------------------------------------------------
*Info:   22.1 	1.00 	3.0 	18.560	BUF_X1	(A,Z)
*Info:   29.7 	1.00 	3.0 	25.535	CLKBUF_X1	(A,Z)
*Info:   23.3 	1.00 	4.0 	9.267	BUF_X2	(A,Z)
*Info:   25.5 	1.00 	4.0 	12.749	CLKBUF_X2	(A,Z)
*Info:   28.7 	1.00 	5.0 	8.580	CLKBUF_X3	(A,Z)
*Info:   21.9 	1.00 	7.0 	4.637	BUF_X4	(A,Z)
*Info:   22.6 	1.00 	13.0 	2.330	BUF_X8	(A,Z)
*Info:   22.8 	1.00 	25.0 	1.173	BUF_X16	(A,Z)
*Info:   23.7 	1.00 	49.0 	0.605	BUF_X32	(A,Z)
=================================================================
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS          reg2regWns    reg2regBaseWns    view
    0.170 ns      0.170 ns      0.170 ns         default
--------------------------------------------------- 
Info: 90 clock nets excluded from IPO operation.
--------------------------------------------------- 
   Hold Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.359 
	TNS: -280.171 
	VP: 973 
	Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Initial 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.170 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
Core basic site is FreePDK45_38x28_10R_NP_162NW_34O

*** Starting Core Fixing (fixHold) cpu=0:00:19.5  real=0:00:20.0  totSessionCpu=0:11:53 mem=772.2M density=100.000%) ***
Optimizer Target Slack 0.000 StdDelay is 0.008  
Phase I ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN net UBTB/pred_x_4/n12  nrTerm=3
|   0|  -0.359| -280.17|     973|   100.00%|   0:00:19.7|   773.9M|
Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN net UBTB/pred_x_4/n12  nrTerm=3
|   1|  -0.359| -280.17|     973|   100.00%|   0:00:21.7|   775.0M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.359 
	TNS: -280.171 
	VP: 973 
	Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase I 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.170 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------+
|Iter|  WNS   |  TNS   |  #VP   | Density  |   CPU      |   Mem   |
+-----------------------------------------------------------------+
Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN net UBTB/pred_x_4/n12  nrTerm=3
|   0|  -0.359| -280.17|     973|   100.00%|   0:00:22.0|   775.0M|
Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN net UBTB/pred_x_4/n12  nrTerm=3
|   1|  -0.359| -280.17|     973|   100.00%|   0:00:24.0|   775.0M|
+-----------------------------------------------------------------+
--------------------------------------------------- 
   Hold Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: -0.359 
	TNS: -280.171 
	VP: 973 
	Worst hold path end point: UBTB/pred_x_4/STATE_reg[0]/RN 
--------------------------------------------------- 
   Setup Timing Summary  - Phase II 
--------------------------------------------------- 
 Target slack: 0.000 ns
View: default 
	WNS: 0.170 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:UEXECUTE_REGS/X/Q_reg[0]/D 
--------------------------------------------------- 

*** Finished Core Fixing (fixHold) cpu=0:00:24.2  real=0:00:25.0  totSessionCpu=0:11:58 %) ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 63 net(s) have violated hold timing slacks.
*info: 63 net(s): Could not be fixed because of no legal loc.




*** Finish Post Route Hold Fixing (cpu=0:00:24.2 mem=734.2M  real=0:00:25.0 density=100.000%) ***
**optDesign ... cpu = 0:01:00, real = 0:01:04, mem = 732.9M, totSessionCpu=0:11:58 **
Active setup views: default 
Active hold views: default 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:01:05, mem = 731.4M, totSessionCpu=0:11:58 **
Found active setup analysis view default
Found active hold analysis view default
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4408,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=715.879 CPU=0:00:01.3 REAL=0:00:01.0)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=715.879 CPU=0:00:04.8 REAL=0:00:05.0)

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.170  |  0.170  |  0.936  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.359  |  0.059  | -0.359  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-280.171 |  0.000  |-280.171 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   973   |    0    |   973   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:10.3, REAL=0:00:11.0, MEM=704.8M
**optDesign ... cpu = 0:01:11, real = 0:01:16, mem = 704.8M, totSessionCpu=0:12:09 **
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> saveDesign top_level.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory top_level.enc.dat exists, rename it to top_level.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "top_level.enc.dat/top_level.v.gz" ...
Saving clock tree spec file 'top_level.enc.dat/top_level.ctstch' ...
Saving configuration ...
Saving preference file top_level.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=702.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=702.8M) ***
Writing DEF file 'top_level.enc.dat/top_level.def.gz', current time is Tue Oct 31 22:31:47 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'top_level.enc.dat/top_level.def.gz' is written, current time is Tue Oct 31 22:31:47 2017 ...
No integration constraint in the design.
<CMD> set_analysis_view -setup {default} -hold {default}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 12043 times net's RC data read were performed.
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
CTE reading timing constraint file './.mmmch6qZbi/modes/coherent-synthesis/coherent-synthesis.sdc' ...
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=487.8M, current mem=661.1M)
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> rcOut -setload top_level.setload -rc_corner standard
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 663.1M)
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
<CMD> rcOut -setres top_level.setres -rc_corner standard
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 663.1M)
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
<CMD> rcOut -spf top_level.spf -rc_corner standard
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:01.7  MEM= 665.1M)
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
<CMD> rcOut -spef top_level.spef -rc_corner standard
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:standard, Operating temperature 300 C
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.7  MEM= 663.1M)
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_level_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'top_level' of instances=23455 and nets=12364 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./top_level_13231_BXA7U8.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 661.1M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0023% (CPU Time= 0:00:00.7  MEM= 692.2M)
Extracted 20.0023% (CPU Time= 0:00:00.8  MEM= 692.2M)
Extracted 30.0023% (CPU Time= 0:00:00.9  MEM= 692.2M)
Extracted 40.0023% (CPU Time= 0:00:01.0  MEM= 692.2M)
Extracted 50.0023% (CPU Time= 0:00:01.1  MEM= 692.2M)
Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 692.2M)
Extracted 70.0023% (CPU Time= 0:00:01.4  MEM= 693.2M)
Extracted 80.0023% (CPU Time= 0:00:01.6  MEM= 695.2M)
Extracted 90.0023% (CPU Time= 0:00:01.7  MEM= 696.2M)
Extracted 100% (CPU Time= 0:00:02.4  MEM= 698.2M)
Number of Extracted Resistors     : 178592
Number of Extracted Ground Cap.   : 190571
Number of Extracted Coupling Cap. : 314964
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 672.1M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.4  Real Time: 0:00:04.0  MEM: 670.125M)
Generate Setup TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 691.2M, InitMEM = 691.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 695.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.32 CPU=0:00:04.1 REAL=0:00:04.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 712.3M, InitMEM = 712.3M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.32 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 712.3M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_setup_13231.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 704.3M, InitMEM = 704.3M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4466,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=711.332 CPU=0:00:01.1 REAL=0:00:01.0)
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 711.3M, InitMEM = 711.3M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=711.332 CPU=0:00:04.2 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:05.7 711.332M)
*** CDM Built up (cpu=0:00:06.3  real=0:00:07.0  mem= 711.3M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.170  |  0.170  |  0.936  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 24.71 sec
Total Real time: 26.0 sec
Total Memory Usage: 711.375 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix top_level_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11980 times net's RC data read were performed.
Extraction called for design 'top_level' of instances=23455 and nets=12364 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./top_level_13231_BXA7U8.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 707.4M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0023% (CPU Time= 0:00:00.8  MEM= 738.6M)
Extracted 20.0023% (CPU Time= 0:00:00.9  MEM= 738.6M)
Extracted 30.0023% (CPU Time= 0:00:01.0  MEM= 738.6M)
Extracted 40.0023% (CPU Time= 0:00:01.1  MEM= 739.6M)
Extracted 50.0023% (CPU Time= 0:00:01.2  MEM= 740.6M)
Extracted 60.0023% (CPU Time= 0:00:01.3  MEM= 741.6M)
Extracted 70.0023% (CPU Time= 0:00:01.5  MEM= 742.7M)
Extracted 80.0023% (CPU Time= 0:00:01.6  MEM= 744.7M)
Extracted 90.0023% (CPU Time= 0:00:01.8  MEM= 745.7M)
Extracted 100% (CPU Time= 0:00:02.5  MEM= 747.7M)
Number of Extracted Resistors     : 178592
Number of Extracted Ground Cap.   : 190571
Number of Extracted Coupling Cap. : 314964
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 719.6M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 717.555M)
Generate Hold TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 710.8M, InitMEM = 710.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 714.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.551 CPU=0:00:04.0 REAL=0:00:04.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 712.6M, InitMEM = 712.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.551 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 712.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_13231.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 704.8M, InitMEM = 704.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4408,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=711.309 CPU=0:00:01.2 REAL=0:00:02.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 711.3M, InitMEM = 711.3M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=711.309 CPU=0:00:04.6 REAL=0:00:04.0)
Calculation for IPO SI completed ... (0:00:06.1 711.309M)
*** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 711.3M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.359  |  0.059  | -0.359  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-280.171 |  0.000  |-280.171 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   973   |    0    |   973   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 24.0 sec
Total Real time: 24.0 sec
Total Memory Usage: 711.308594 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix top_level_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11980 times net's RC data read were performed.
Extraction called for design 'top_level' of instances=23455 and nets=12364 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design top_level.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: standard
extractDetailRC Option : -outfile ./top_level_13231_BXA7U8.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 696.2M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0023% (CPU Time= 0:00:00.7  MEM= 727.4M)
Extracted 20.0023% (CPU Time= 0:00:00.9  MEM= 727.4M)
Extracted 30.0023% (CPU Time= 0:00:01.0  MEM= 727.4M)
Extracted 40.0023% (CPU Time= 0:00:01.0  MEM= 728.4M)
Extracted 50.0023% (CPU Time= 0:00:01.1  MEM= 729.4M)
Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 730.4M)
Extracted 70.0023% (CPU Time= 0:00:01.4  MEM= 731.4M)
Extracted 80.0023% (CPU Time= 0:00:01.6  MEM= 733.4M)
Extracted 90.0023% (CPU Time= 0:00:01.8  MEM= 734.4M)
Extracted 100% (CPU Time= 0:00:02.5  MEM= 736.4M)
Number of Extracted Resistors     : 178592
Number of Extracted Ground Cap.   : 190571
Number of Extracted Coupling Cap. : 314964
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: standard
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 708.3M)
Creating parasitic data file './top_level_13231_BXA7U8.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './top_level_13231_BXA7U8.rcdb.d'. 11985 times net's RC data read were performed.
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 706.297M)
Generate Hold TimingWindows
Writing timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=Aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 710.8M, InitMEM = 710.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Opening parasitic data file './top_level_13231_BXA7U8.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 714.8M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.613 CPU=0:00:03.9 REAL=0:00:05.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 712.6M, InitMEM = 712.6M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=712.613 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:09.1  real=0:00:10.0  mem= 712.6M) ***
Finished Writing timing window for view default
Loading timing window for view default
Loading TW for view default....
Reading timing window file default_hold_13231.twf ...
Finished Loading timing window for view default
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculation for IPO SI ...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 704.8M, InitMEM = 704.8M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 4408,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=711.371 CPU=0:00:01.1 REAL=0:00:02.0)
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 711.4M, InitMEM = 711.4M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=711.371 CPU=0:00:04.7 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:06.2 711.371M)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 711.4M) ***
Found active setup analysis view default
Found active hold analysis view default

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.359  |  0.059  | -0.359  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-280.171 |  0.000  |-280.171 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   973   |    0    |   973   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  3111   |  2140   |  2129   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 23.85 sec
Total Real time: 26.0 sec
Total Memory Usage: 711.371094 Mbytes
Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
Reset AAE Options
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Oct 31 22:34:47 2017

Design Name: top_level
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (176.9700, 176.0600)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 22:34:47 **** Processed 5000 nets.
**** 22:34:47 **** Processed 10000 nets.
Net vdd: special open, dangling Wire.

Begin Summary 
    3 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    20 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    23 total info(s) created.
End Summary

End Time: Tue Oct 31 22:34:48 2017
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 23 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.9  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 700.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 4
**WARN: (ENCVFG-47):	Pin of Cell UFEETCH_REGS/NPCF/U4 at (20.780, 87.975), (21.580, 88.145) on Layer metal1 is not connected to any net. Because globalNetConnect or GUI Power->Connect Global Nets is not to specify global net connection rules properly. Use globalNetConnect to connect the pins to nets, Type 'man globalNetConnect' for more information.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 7.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:07.1  MEM: 59.2M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile top_level.gateCount
Gate area 0.7980 um^2
[0] top_level Gates=25231 Cells=10665 Area=20134.9 um^2
[1] UFETCH_BLOCK Gates=740 Cells=430 Area=591.1 um^2
[2] UFETCH_BLOCK/PC Gates=290 Cells=99 Area=232.0 um^2
[2] UFETCH_BLOCK/MUXTARGET Gates=203 Cells=168 Area=162.3 um^2
[2] UFETCH_BLOCK/MUXPREDICTION Gates=148 Cells=103 Area=118.1 um^2
[1] UBTB Gates=6352 Cells=2378 Area=5068.9 um^2
[1] UFEETCH_REGS Gates=789 Cells=404 Area=629.9 um^2
[2] UFEETCH_REGS/NPCF Gates=289 Cells=97 Area=230.6 um^2
[2] UFEETCH_REGS/IR Gates=497 Cells=305 Area=396.6 um^2
[1] UJUMP_LOGIC Gates=929 Cells=617 Area=741.3 um^2
[2] UJUMP_LOGIC/JUMPADDER Gates=576 Cells=374 Area=460.2 um^2
[3] UJUMP_LOGIC/JUMPADDER/ct Gates=181 Cells=136 Area=144.7 um^2
[3] UJUMP_LOGIC/JUMPADDER/add Gates=395 Cells=238 Area=315.5 um^2
[2] UJUMP_LOGIC/MUX_FWA Gates=139 Cells=116 Area=111.5 um^2
[1] UCU Gates=312 Cells=180 Area=249.0 um^2
[1] RF Gates=10466 Cells=3877 Area=8351.9 um^2
[1] UDECODE_REGS Gates=1129 Cells=382 Area=900.9 um^2
[1] UEXECUTE_REGS Gates=466 Cells=76 Area=371.9 um^2
[1] UEXECUTE_BLOCK Gates=3203 Cells=1887 Area=2556.3 um^2
[2] UEXECUTE_BLOCK/ALU Gates=2867 Cells=1673 Area=2288.1 um^2
[3] UEXECUTE_BLOCK/ALU/MULT Gates=1066 Cells=422 Area=850.7 um^2
[3] UEXECUTE_BLOCK/ALU/ADDER Gates=723 Cells=473 Area=577.0 um^2
[4] UEXECUTE_BLOCK/ALU/ADDER/ct Gates=227 Cells=177 Area=181.4 um^2
[4] UEXECUTE_BLOCK/ALU/ADDER/add Gates=426 Cells=256 Area=340.5 um^2
[3] UEXECUTE_BLOCK/ALU/SHIFT Gates=510 Cells=397 Area=407.0 um^2
[4] UEXECUTE_BLOCK/ALU/SHIFT/IL Gates=151 Cells=157 Area=121.0 um^2
[4] UEXECUTE_BLOCK/ALU/SHIFT/IIL Gates=135 Cells=81 Area=107.7 um^2
[4] UEXECUTE_BLOCK/ALU/SHIFT/IIIL Gates=213 Cells=150 Area=170.0 um^2
[3] UEXECUTE_BLOCK/ALU/LU Gates=132 Cells=99 Area=105.6 um^2
[2] UEXECUTE_BLOCK/MUX_FWA Gates=116 Cells=72 Area=92.8 um^2
[2] UEXECUTE_BLOCK/MUX_FWB Gates=128 Cells=92 Area=102.1 um^2
[1] UMEM_REGS Gates=342 Cells=134 Area=273.4 um^2
[2] UMEM_REGS/W Gates=306 Cells=124 Area=244.2 um^2
<CMD> saveNetlist top_level.v
Writing Netlist "top_level.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network top_level.sdf
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae signOff=true SIAware=true(opt)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Calculation for IPO SI ...
Topological Sorting (CPU = 0:00:00.1, MEM = 745.0M, InitMEM = 745.0M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=752.879 CPU=0:00:04.4 REAL=0:00:04.0)
Topological Sorting (CPU = 0:00:00.1, MEM = 752.9M, InitMEM = 752.9M)
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCESI-3010):	The net IRAM_Dout_i[2] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[4] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net DRAM_Din_o[0] has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
**WARN: (ENCESI-3010):	The net RF/n5869 has bumpy waveform due to high glitch, The bumpy transition can cause incorrect delay measurements to be reported. Perform ECO on this net to reduce the noise glitch.
AAE_INFO-618: Total number of nets in the design is 12819,  100.0 percent of the nets selected for SI analysis
AAE_THRD: End delay calculation. (MEM=752.859 CPU=0:00:04.5 REAL=0:00:05.0)
Calculation for IPO SI completed ... (0:00:09.3 752.859M)
*** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 752.9M) ***

*** Memory Usage v#1 (Current mem = 740.477M, initial mem = 75.145M) ***
--- Ending "Encounter" (totcpu=0:13:53, real=0:37:36, mem=740.5M) ---
