{
    "preprocessor/default_net/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/default_net/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "default_net.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 85.2,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/default_net/k6_N10_40nm": {
        "test_name": "preprocessor/default_net/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "default_net.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/default_net/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/default_net/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "default_net.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 84,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/default_net/no_arch": {
        "test_name": "preprocessor/default_net/no_arch",
        "architecture": "n/a",
        "verilog": "default_net.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/elsif_both_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/elsif_both_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "elsif_both_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/elsif_both_defined/k6_N10_40nm": {
        "test_name": "preprocessor/elsif_both_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "elsif_both_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/elsif_both_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/elsif_both_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "elsif_both_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/elsif_both_defined/no_arch": {
        "test_name": "preprocessor/elsif_both_defined/no_arch",
        "architecture": "n/a",
        "verilog": "elsif_both_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/elsif_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/elsif_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "elsif_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 84.7,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/elsif_defined/k6_N10_40nm": {
        "test_name": "preprocessor/elsif_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "elsif_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 9.4,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/elsif_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/elsif_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "elsif_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 80.4,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/elsif_defined/no_arch": {
        "test_name": "preprocessor/elsif_defined/no_arch",
        "architecture": "n/a",
        "verilog": "elsif_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifdef_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifdef_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 8.5,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifdef_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 75.4,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_defined/no_arch": {
        "test_name": "preprocessor/ifdef_defined/no_arch",
        "architecture": "n/a",
        "verilog": "ifdef_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 1.9,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifdef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 63.3,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_else_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifdef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.8,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifdef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 79.6,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_defined/no_arch": {
        "test_name": "preprocessor/ifdef_else_defined/no_arch",
        "architecture": "n/a",
        "verilog": "ifdef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifdef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 79.3,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_else_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifdef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 9.1,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifdef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 81.1,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_else_undefined/no_arch": {
        "test_name": "preprocessor/ifdef_else_undefined/no_arch",
        "architecture": "n/a",
        "verilog": "ifdef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 1.6,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifdef_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifdef_undefined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifdef_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifdef_undefined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifdef_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifdef_undefined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifdef_undefined/no_arch": {
        "test_name": "preprocessor/ifdef_undefined/no_arch",
        "architecture": "n/a",
        "verilog": "ifdef_undefined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifndef_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifndef_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifndef_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifndef_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifndef_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifndef_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifndef_defined/no_arch": {
        "test_name": "preprocessor/ifndef_defined/no_arch",
        "architecture": "n/a",
        "verilog": "ifndef_defined.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/ifndef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifndef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 82.9,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_else_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifndef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8.8,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifndef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 74.3,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_defined/no_arch": {
        "test_name": "preprocessor/ifndef_else_defined/no_arch",
        "architecture": "n/a",
        "verilog": "ifndef_else_defined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifndef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 68.1,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_else_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifndef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.9,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifndef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 76.5,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_else_undefined/no_arch": {
        "test_name": "preprocessor/ifndef_else_undefined/no_arch",
        "architecture": "n/a",
        "verilog": "ifndef_else_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ifndef_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 66.5,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ifndef_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 6.1,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ifndef_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 76.5,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/ifndef_undefined/no_arch": {
        "test_name": "preprocessor/ifndef_undefined/no_arch",
        "architecture": "n/a",
        "verilog": "ifndef_undefined.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/multiple_nested_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/multiple_nested_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 80.7,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/multiple_nested_define/k6_N10_40nm": {
        "test_name": "preprocessor/multiple_nested_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 9.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/multiple_nested_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/multiple_nested_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 72.5,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/multiple_nested_define/no_arch": {
        "test_name": "preprocessor/multiple_nested_define/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/nested_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 79.3,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/nested_define/k6_N10_40nm": {
        "test_name": "preprocessor/nested_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/nested_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 77.8,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/nested_define/no_arch": {
        "test_name": "preprocessor/nested_define/no_arch",
        "architecture": "n/a",
        "verilog": "nested_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/nested_ifdef_alldef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_alldef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_ifdef_alldef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_alldef/k6_N10_40nm": {
        "test_name": "preprocessor/nested_ifdef_alldef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_ifdef_alldef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_alldef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_alldef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_ifdef_alldef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_alldef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_alldef/no_arch",
        "architecture": "n/a",
        "verilog": "nested_ifdef_alldef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_ifdef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef/k6_N10_40nm": {
        "test_name": "preprocessor/nested_ifdef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_ifdef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_ifdef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_middef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_middef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_ifdef_middef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_middef/k6_N10_40nm": {
        "test_name": "preprocessor/nested_ifdef_middef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_ifdef_middef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_middef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_middef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_ifdef_middef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_middef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_middef/no_arch",
        "architecture": "n/a",
        "verilog": "nested_ifdef_middef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef/no_arch": {
        "test_name": "preprocessor/nested_ifdef/no_arch",
        "architecture": "n/a",
        "verilog": "nested_ifdef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_nonedef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_nonedef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_ifdef_nonedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_nonedef/k6_N10_40nm": {
        "test_name": "preprocessor/nested_ifdef_nonedef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_ifdef_nonedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_nonedef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_nonedef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_ifdef_nonedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_nonedef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_nonedef/no_arch",
        "architecture": "n/a",
        "verilog": "nested_ifdef_nonedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_outsidedef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_outsidedef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_ifdef_outsidedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_outsidedef/k6_N10_40nm": {
        "test_name": "preprocessor/nested_ifdef_outsidedef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_ifdef_outsidedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_outsidedef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_outsidedef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_ifdef_outsidedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_outsidedef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_outsidedef/no_arch",
        "architecture": "n/a",
        "verilog": "nested_ifdef_outsidedef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_twodef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_twodef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_ifdef_twodef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_twodef/k6_N10_40nm": {
        "test_name": "preprocessor/nested_ifdef_twodef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_ifdef_twodef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_twodef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_ifdef_twodef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_ifdef_twodef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_ifdef_twodef/no_arch": {
        "test_name": "preprocessor/nested_ifdef_twodef/no_arch",
        "architecture": "n/a",
        "verilog": "nested_ifdef_twodef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_operation_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_operation_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nested_operation_define.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST nested_operation_define.v:1 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_operation_define/k6_N10_40nm": {
        "test_name": "preprocessor/nested_operation_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nested_operation_define.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST nested_operation_define.v:1 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_operation_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_operation_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nested_operation_define.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST nested_operation_define.v:1 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/nested_operation_define/no_arch": {
        "test_name": "preprocessor/nested_operation_define/no_arch",
        "architecture": "n/a",
        "verilog": "nested_operation_define.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST nested_operation_define.v:1 define `operator is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/operation_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/operation_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "operation_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 89.2,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/operation_define/k6_N10_40nm": {
        "test_name": "preprocessor/operation_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "operation_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/operation_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/operation_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "operation_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 81,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/operation_define/no_arch": {
        "test_name": "preprocessor/operation_define/no_arch",
        "architecture": "n/a",
        "verilog": "operation_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/undef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/undef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "undef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/undef/k6_N10_40nm": {
        "test_name": "preprocessor/undef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "undef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/undef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/undef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "undef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "preprocessor/undef/no_arch": {
        "test_name": "preprocessor/undef/no_arch",
        "architecture": "n/a",
        "verilog": "undef.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
