// Seed: 1852494982
module module_0;
  reg id_1;
  wire id_2, id_3;
  always begin : LABEL_0
    id_1 = #1 -1;
  end
  tri0 id_4;
  wire id_5;
  genvar id_6, id_7;
  assign id_4 = -1'h0;
  wire id_8;
  wire id_9 = id_7;
endmodule
macromodule module_1 (
    output tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_9 = 1;
  id_13(
      -1'h0
  );
endmodule
