

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_64_2_1_0_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_24_9_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:11:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.485 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_BFLYs_LOOP  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %p_fftInData_reOrdered, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln151 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 9 'br' 'br_ln151' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void, i1 1, void"   --->   Operation 10 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%k9 = phi i32 0, void, i32 %k, void, i32 0, void"   --->   Operation 11 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void, void %rewind_init"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln151 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 15 'br' 'br_ln151' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %p_fftInData_reOrdered, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 19 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.01ns)   --->   "%k_3 = add i32 %k9, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 20 'add' 'k_3' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 21 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%p_fftInData_reOrdered_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %p_fftInData_reOrdered" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'p_fftInData_reOrdered_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %p_fftInData_reOrdered_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %p_fftInData_reOrdered_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %p_fftInData_reOrdered_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %p_fftInData_reOrdered_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%index_V = trunc i32 %k9"   --->   Operation 27 'trunc' 'index_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%index_cos_V = add i6 %index_V, i6 48"   --->   Operation 28 'add' 'index_cos_V' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 4"   --->   Operation 29 'bitselect' 'index_invert_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 5"   --->   Operation 30 'bitselect' 'output_negate_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln1049 = icmp_eq  i6 %index_V, i6 16"   --->   Operation 31 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln1049_1 = icmp_eq  i6 %index_V, i6 48"   --->   Operation 32 'icmp' 'icmp_ln1049_1' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lut_index_imag_V = trunc i32 %k9"   --->   Operation 33 'trunc' 'lut_index_imag_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%lut_index_imag_V_1 = sub i4 0, i4 %lut_index_imag_V"   --->   Operation 34 'sub' 'lut_index_imag_V_1' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%lut_index_imag_V_2 = select i1 %index_invert_control_imag, i4 %lut_index_imag_V_1, i4 %lut_index_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 35 'select' 'lut_index_imag_V_2' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %lut_index_imag_V_2"   --->   Operation 36 'zext' 'zext_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_addr = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V, i64 0, i64 %zext_ln573"   --->   Operation 37 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr"   --->   Operation 38 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 4"   --->   Operation 39 'bitselect' 'index_invert_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5"   --->   Operation 40 'bitselect' 'output_negate_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln1049_2 = icmp_eq  i6 %index_cos_V, i6 16"   --->   Operation 41 'icmp' 'icmp_ln1049_2' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln1049_3 = icmp_eq  i6 %index_V, i6 0"   --->   Operation 42 'icmp' 'icmp_ln1049_3' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i6 %index_cos_V"   --->   Operation 43 'trunc' 'lut_index_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%lut_index_real_V_1 = sub i4 0, i4 %lut_index_real_V"   --->   Operation 44 'sub' 'lut_index_real_V_1' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.39ns)   --->   "%lut_index_real_V_2 = select i1 %index_invert_control_real_V, i4 %lut_index_real_V_1, i4 %lut_index_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 45 'select' 'lut_index_real_V_2' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i4 %lut_index_real_V_2"   --->   Operation 46 'zext' 'zext_ln573_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_addr_1 = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V, i64 0, i64 %zext_ln573_1"   --->   Operation 47 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr_1"   --->   Operation 48 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k9, void, i32 %k_3, void"   --->   Operation 50 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.01ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 51 'add' 'k' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %k, i32 5, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 52 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.02ns)   --->   "%icmp_ln151 = icmp_slt  i27 %tmp_31, i27 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 53 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 54 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln189 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 55 'br' 'br_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i22 %X_of_ns_M_real_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 56 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i22 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 57 'sext' 'sext_ln712_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.91ns)   --->   "%complexExpMulOut_M_real_V_0 = add i23 %sext_ln712, i23 %sext_ln712_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 58 'add' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i22 %X_of_ns_M_imag_V_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 59 'sext' 'sext_ln712_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i22 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 60 'sext' 'sext_ln712_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.91ns)   --->   "%bflyOutData_M_imag_V_0 = add i23 %sext_ln712_2, i23 %sext_ln712_3" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i22.i13, i22 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.02ns)   --->   "%r_V = sub i35 0, i35 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%real1_V_4 = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %r_V, i32 13, i32 34" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'partselect' 'real1_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i22.i13, i22 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'bitconcatenate' 'shl_ln1171_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.02ns)   --->   "%r_V_3 = sub i35 0, i35 %shl_ln1171_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'sub' 'r_V_3' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%imag2_V_5 = partselect i22 @_ssdm_op_PartSelect.i22.i35.i32.i32, i35 %r_V_3, i32 13, i32 34" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'partselect' 'imag2_V_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i22 %real1_V_4" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'sext' 'sext_ln1245' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.91ns)   --->   "%r_V_4 = add i23 %sext_ln1245, i23 %sext_ln712_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'add' 'r_V_4' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i22 %imag2_V_5" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'sext' 'sext_ln1245_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.91ns)   --->   "%r_V_5 = add i23 %sext_ln1245_1, i23 %sext_ln712_3" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 71 'add' 'r_V_5' <Predicate = (tmp)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_1" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 72 'or' 'output_saturation_control_imag' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr"   --->   Operation 73 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i14 8192, i14 %lut_out_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 74 'select' 'temp_out_sin_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i14 %temp_out_sin_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:116]   --->   Operation 75 'sext' 'sext_ln116' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.83ns)   --->   "%p_Val2_4 = sub i14 0, i14 %temp_out_sin_V"   --->   Operation 76 'sub' 'p_Val2_4' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln755 = zext i14 %p_Val2_4"   --->   Operation 77 'zext' 'zext_ln755' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.23ns)   --->   "%p_Val2_s = select i1 %output_negate_control_imag, i15 %zext_ln755, i15 %sext_ln116" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:122]   --->   Operation 78 'select' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_2, i1 %icmp_ln1049_3" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 79 'or' 'output_saturation_control_real_V' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_addr_1"   --->   Operation 80 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i14 8192, i14 %lut_out_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 81 'select' 'temp_out_cos_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i14 %temp_out_cos_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:133]   --->   Operation 82 'sext' 'sext_ln133' <Predicate = (tmp & !output_negate_control_real_V)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.83ns)   --->   "%p_Val2_5 = sub i14 0, i14 %temp_out_cos_V"   --->   Operation 83 'sub' 'p_Val2_5' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln755_1 = zext i14 %p_Val2_5"   --->   Operation 84 'zext' 'zext_ln755_1' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.23ns)   --->   "%p_Val2_7 = select i1 %output_negate_control_real_V, i15 %zext_ln755_1, i15 %sext_ln133" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:138]   --->   Operation 85 'select' 'p_Val2_7' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i23 %r_V_4"   --->   Operation 86 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i15 %p_Val2_7"   --->   Operation 87 'sext' 'sext_ln1171_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 88 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 88 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i23 %r_V_5"   --->   Operation 89 'sext' 'sext_ln1171_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i15 %p_Val2_s"   --->   Operation 90 'sext' 'sext_ln1171_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 91 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 92 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 93 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 94 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 94 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 95 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 96 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 97 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 98 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 99 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 100 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 101 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.86>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i23 %complexExpMulOut_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 102 'sext' 'sext_ln712_4' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 103 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 103 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%real1_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168, i32 13, i32 36"   --->   Operation 104 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_3"   --->   Operation 105 'mul' 'mul_ln1168_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%real2_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168_1, i32 13, i32 36"   --->   Operation 106 'partselect' 'real2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.93ns)   --->   "%real_out_V = sub i24 %real1_V, i24 %real2_V"   --->   Operation 107 'sub' 'real_out_V' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_2 = mul i37 %sext_ln1171, i37 %sext_ln1171_3"   --->   Operation 108 'mul' 'mul_ln1168_2' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%imag1_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168_2, i32 13, i32 36"   --->   Operation 109 'partselect' 'imag1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 110 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_3 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 110 'mul' 'mul_ln1168_3' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%imag2_V = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %mul_ln1168_3, i32 13, i32 36"   --->   Operation 111 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.93ns)   --->   "%imag_out_V = add i24 %imag2_V, i24 %imag1_V"   --->   Operation 112 'add' 'imag_out_V' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i23 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i24 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i24.i8.i24.i32.i8.i24, i24 %imag_out_V, i8 0, i24 %real_out_V, i32 %zext_ln174, i8 0, i24 %sext_ln712_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'bitconcatenate' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i120 %tmp_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'zext' 'zext_ln174_1' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%return_ln189 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 118 'return' 'return_ln189' <Predicate = (!icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [8]  (0.427 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [9]  (0 ns)
	'add' operation ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:154) [21]  (1.02 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [101]  (0.427 ns)
	'phi' operation ('k') with incoming values : ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [101]  (0 ns)
	'add' operation ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [102]  (1.02 ns)
	'icmp' operation ('icmp_ln151', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [104]  (1.03 ns)

 <State 3>: 2.56ns
The critical path consists of the following:
	'load' operation ('lut_out_real.V') on array 'twiddleObj_twiddleTable_M_imag_V' [74]  (0.677 ns)
	'select' operation ('temp_out_cos.V', ../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134) [75]  (0.287 ns)
	'sub' operation ('__Val2__') [77]  (0.831 ns)
	'select' operation ('__Val2__', ../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:138) [79]  (0.232 ns)
	'mul' operation of DSP[82] ('mul_ln1168') [82]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[82] ('mul_ln1168') [82]  (0.535 ns)

 <State 5>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[82] ('mul_ln1168') [82]  (0.535 ns)

 <State 6>: 2.87ns
The critical path consists of the following:
	'mul' operation of DSP[82] ('mul_ln1168') [82]  (0 ns)
	'sub' operation ('real_out.V') [88]  (0.934 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftOutData_local' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [98]  (1.93 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
