// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module NN_pool1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inp_img_0_address0,
        inp_img_0_ce0,
        inp_img_0_q0,
        inp_img_0_address1,
        inp_img_0_ce1,
        inp_img_0_q1,
        inp_img_0_address2,
        inp_img_0_ce2,
        inp_img_0_q2,
        inp_img_0_address3,
        inp_img_0_ce3,
        inp_img_0_q3,
        inp_img_0_address4,
        inp_img_0_ce4,
        inp_img_0_q4,
        inp_img_0_address5,
        inp_img_0_ce5,
        inp_img_0_q5,
        inp_img_1_address0,
        inp_img_1_ce0,
        inp_img_1_q0,
        inp_img_1_address1,
        inp_img_1_ce1,
        inp_img_1_q1,
        inp_img_1_address2,
        inp_img_1_ce2,
        inp_img_1_q2,
        inp_img_1_address3,
        inp_img_1_ce3,
        inp_img_1_q3,
        inp_img_1_address4,
        inp_img_1_ce4,
        inp_img_1_q4,
        inp_img_1_address5,
        inp_img_1_ce5,
        inp_img_1_q5,
        inp_img_2_address0,
        inp_img_2_ce0,
        inp_img_2_q0,
        inp_img_2_address1,
        inp_img_2_ce1,
        inp_img_2_q1,
        inp_img_2_address2,
        inp_img_2_ce2,
        inp_img_2_q2,
        inp_img_2_address3,
        inp_img_2_ce3,
        inp_img_2_q3,
        inp_img_2_address4,
        inp_img_2_ce4,
        inp_img_2_q4,
        inp_img_2_address5,
        inp_img_2_ce5,
        inp_img_2_q5,
        inp_img_3_address0,
        inp_img_3_ce0,
        inp_img_3_q0,
        inp_img_3_address1,
        inp_img_3_ce1,
        inp_img_3_q1,
        inp_img_4_address0,
        inp_img_4_ce0,
        inp_img_4_q0,
        inp_img_4_address1,
        inp_img_4_ce1,
        inp_img_4_q1,
        out_img_address0,
        out_img_ce0,
        out_img_we0,
        out_img_d0,
        grp_fu_999_p_din0,
        grp_fu_999_p_din1,
        grp_fu_999_p_opcode,
        grp_fu_999_p_dout0,
        grp_fu_999_p_ce,
        grp_fu_3615_p_din0,
        grp_fu_3615_p_din1,
        grp_fu_3615_p_opcode,
        grp_fu_3615_p_dout0,
        grp_fu_3615_p_ce,
        grp_fu_3619_p_din0,
        grp_fu_3619_p_din1,
        grp_fu_3619_p_opcode,
        grp_fu_3619_p_dout0,
        grp_fu_3619_p_ce,
        grp_fu_3623_p_din0,
        grp_fu_3623_p_din1,
        grp_fu_3623_p_opcode,
        grp_fu_3623_p_dout0,
        grp_fu_3623_p_ce,
        grp_fu_3627_p_din0,
        grp_fu_3627_p_din1,
        grp_fu_3627_p_opcode,
        grp_fu_3627_p_dout0,
        grp_fu_3627_p_ce,
        grp_fu_3631_p_din0,
        grp_fu_3631_p_din1,
        grp_fu_3631_p_opcode,
        grp_fu_3631_p_dout0,
        grp_fu_3631_p_ce,
        grp_fu_3635_p_din0,
        grp_fu_3635_p_din1,
        grp_fu_3635_p_opcode,
        grp_fu_3635_p_dout0,
        grp_fu_3635_p_ce,
        grp_fu_3639_p_din0,
        grp_fu_3639_p_din1,
        grp_fu_3639_p_opcode,
        grp_fu_3639_p_dout0,
        grp_fu_3639_p_ce,
        grp_fu_3643_p_din0,
        grp_fu_3643_p_din1,
        grp_fu_3643_p_opcode,
        grp_fu_3643_p_dout0,
        grp_fu_3643_p_ce
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] inp_img_0_address0;
output   inp_img_0_ce0;
input  [31:0] inp_img_0_q0;
output  [15:0] inp_img_0_address1;
output   inp_img_0_ce1;
input  [31:0] inp_img_0_q1;
output  [15:0] inp_img_0_address2;
output   inp_img_0_ce2;
input  [31:0] inp_img_0_q2;
output  [15:0] inp_img_0_address3;
output   inp_img_0_ce3;
input  [31:0] inp_img_0_q3;
output  [15:0] inp_img_0_address4;
output   inp_img_0_ce4;
input  [31:0] inp_img_0_q4;
output  [15:0] inp_img_0_address5;
output   inp_img_0_ce5;
input  [31:0] inp_img_0_q5;
output  [15:0] inp_img_1_address0;
output   inp_img_1_ce0;
input  [31:0] inp_img_1_q0;
output  [15:0] inp_img_1_address1;
output   inp_img_1_ce1;
input  [31:0] inp_img_1_q1;
output  [15:0] inp_img_1_address2;
output   inp_img_1_ce2;
input  [31:0] inp_img_1_q2;
output  [15:0] inp_img_1_address3;
output   inp_img_1_ce3;
input  [31:0] inp_img_1_q3;
output  [15:0] inp_img_1_address4;
output   inp_img_1_ce4;
input  [31:0] inp_img_1_q4;
output  [15:0] inp_img_1_address5;
output   inp_img_1_ce5;
input  [31:0] inp_img_1_q5;
output  [15:0] inp_img_2_address0;
output   inp_img_2_ce0;
input  [31:0] inp_img_2_q0;
output  [15:0] inp_img_2_address1;
output   inp_img_2_ce1;
input  [31:0] inp_img_2_q1;
output  [15:0] inp_img_2_address2;
output   inp_img_2_ce2;
input  [31:0] inp_img_2_q2;
output  [15:0] inp_img_2_address3;
output   inp_img_2_ce3;
input  [31:0] inp_img_2_q3;
output  [15:0] inp_img_2_address4;
output   inp_img_2_ce4;
input  [31:0] inp_img_2_q4;
output  [15:0] inp_img_2_address5;
output   inp_img_2_ce5;
input  [31:0] inp_img_2_q5;
output  [15:0] inp_img_3_address0;
output   inp_img_3_ce0;
input  [31:0] inp_img_3_q0;
output  [15:0] inp_img_3_address1;
output   inp_img_3_ce1;
input  [31:0] inp_img_3_q1;
output  [15:0] inp_img_4_address0;
output   inp_img_4_ce0;
input  [31:0] inp_img_4_q0;
output  [15:0] inp_img_4_address1;
output   inp_img_4_ce1;
input  [31:0] inp_img_4_q1;
output  [16:0] out_img_address0;
output   out_img_ce0;
output   out_img_we0;
output  [31:0] out_img_d0;
output  [31:0] grp_fu_999_p_din0;
output  [31:0] grp_fu_999_p_din1;
output  [4:0] grp_fu_999_p_opcode;
input  [0:0] grp_fu_999_p_dout0;
output   grp_fu_999_p_ce;
output  [31:0] grp_fu_3615_p_din0;
output  [31:0] grp_fu_3615_p_din1;
output  [4:0] grp_fu_3615_p_opcode;
input  [0:0] grp_fu_3615_p_dout0;
output   grp_fu_3615_p_ce;
output  [31:0] grp_fu_3619_p_din0;
output  [31:0] grp_fu_3619_p_din1;
output  [4:0] grp_fu_3619_p_opcode;
input  [0:0] grp_fu_3619_p_dout0;
output   grp_fu_3619_p_ce;
output  [31:0] grp_fu_3623_p_din0;
output  [31:0] grp_fu_3623_p_din1;
output  [4:0] grp_fu_3623_p_opcode;
input  [0:0] grp_fu_3623_p_dout0;
output   grp_fu_3623_p_ce;
output  [31:0] grp_fu_3627_p_din0;
output  [31:0] grp_fu_3627_p_din1;
output  [4:0] grp_fu_3627_p_opcode;
input  [0:0] grp_fu_3627_p_dout0;
output   grp_fu_3627_p_ce;
output  [31:0] grp_fu_3631_p_din0;
output  [31:0] grp_fu_3631_p_din1;
output  [4:0] grp_fu_3631_p_opcode;
input  [0:0] grp_fu_3631_p_dout0;
output   grp_fu_3631_p_ce;
output  [31:0] grp_fu_3635_p_din0;
output  [31:0] grp_fu_3635_p_din1;
output  [4:0] grp_fu_3635_p_opcode;
input  [0:0] grp_fu_3635_p_dout0;
output   grp_fu_3635_p_ce;
output  [31:0] grp_fu_3639_p_din0;
output  [31:0] grp_fu_3639_p_din1;
output  [4:0] grp_fu_3639_p_opcode;
input  [0:0] grp_fu_3639_p_dout0;
output   grp_fu_3639_p_ce;
output  [31:0] grp_fu_3643_p_din0;
output  [31:0] grp_fu_3643_p_din1;
output  [4:0] grp_fu_3643_p_opcode;
input  [0:0] grp_fu_3643_p_dout0;
output   grp_fu_3643_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] inp_img_0_address0;
reg inp_img_0_ce0;
reg inp_img_0_ce1;
reg inp_img_0_ce2;
reg inp_img_0_ce3;
reg inp_img_0_ce4;
reg inp_img_0_ce5;
reg[15:0] inp_img_1_address0;
reg inp_img_1_ce0;
reg inp_img_1_ce1;
reg inp_img_1_ce2;
reg inp_img_1_ce3;
reg inp_img_1_ce4;
reg inp_img_1_ce5;
reg[15:0] inp_img_2_address0;
reg inp_img_2_ce0;
reg inp_img_2_ce1;
reg inp_img_2_ce2;
reg inp_img_2_ce3;
reg inp_img_2_ce4;
reg inp_img_2_ce5;
reg[15:0] inp_img_3_address0;
reg inp_img_3_ce0;
reg inp_img_3_ce1;
reg[15:0] inp_img_4_address0;
reg inp_img_4_ce0;
reg inp_img_4_ce1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] phi_mul20_load_reg_1977;
wire    ap_CS_fsm_state2;
reg   [16:0] phi_mul18_load_reg_1983;
reg   [31:0] p_load31_reg_2156;
wire    ap_CS_fsm_state3;
reg   [31:0] p_load30_reg_2161;
reg   [31:0] p_load29_reg_2166;
wire    grp_pool1_Pipeline_L4_fu_506_ap_start;
wire    grp_pool1_Pipeline_L4_fu_506_ap_done;
wire    grp_pool1_Pipeline_L4_fu_506_ap_idle;
wire    grp_pool1_Pipeline_L4_fu_506_ap_ready;
wire   [15:0] grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0;
wire    grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0;
wire   [15:0] grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0;
wire    grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0;
wire   [15:0] grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0;
wire    grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0;
wire   [15:0] grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0;
wire    grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0;
wire   [15:0] grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0;
wire    grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_p_out;
wire    grp_pool1_Pipeline_L4_fu_506_p_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_942_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_942_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_735_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_735_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_528_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_528_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_321_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_321_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L4_fu_506_mux_case_114_out;
wire    grp_pool1_Pipeline_L4_fu_506_mux_case_114_out_ap_vld;
wire    grp_pool1_Pipeline_L5_L6_fu_631_ap_start;
wire    grp_pool1_Pipeline_L5_L6_fu_631_ap_done;
wire    grp_pool1_Pipeline_L5_L6_fu_631_ap_idle;
wire    grp_pool1_Pipeline_L5_L6_fu_631_ap_ready;
wire   [16:0] grp_pool1_Pipeline_L5_L6_fu_631_out_img_address0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_out_img_ce0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_out_img_we0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_out_img_d0;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address1;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address2;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address3;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address4;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address5;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address1;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address2;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address3;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address4;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address5;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address1;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address2;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address3;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address4;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address5;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address1;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0;
wire   [15:0] grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address1;
wire    grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out;
wire    grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out;
wire    grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o;
wire    grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out;
wire    grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_p_out;
wire    grp_pool1_Pipeline_L5_L6_fu_631_p_out_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_p_out1;
wire    grp_pool1_Pipeline_L5_L6_fu_631_p_out1_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_p_out2;
wire    grp_pool1_Pipeline_L5_L6_fu_631_p_out2_ap_vld;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din0;
wire   [31:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din1;
wire   [4:0] grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_opcode;
wire    grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce;
reg    grp_pool1_Pipeline_L4_fu_506_ap_start_reg;
wire   [0:0] icmp_ln51_fu_802_p2;
reg    grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [31:0] empty_111_fu_282;
reg   [31:0] mux_case_54386_fu_278;
reg   [31:0] mux_case_52379_fu_274;
reg   [31:0] mux_case_50372_fu_270;
reg   [31:0] mux_case_48365_fu_266;
reg   [31:0] mux_case_46358_fu_262;
reg   [31:0] mux_case_44351_fu_258;
reg   [31:0] mux_case_42344_fu_254;
reg   [31:0] mux_case_40337_fu_250;
reg   [31:0] mux_case_38330_fu_246;
reg   [31:0] mux_case_36323_fu_242;
reg   [31:0] mux_case_34316_fu_238;
reg   [31:0] mux_case_32309_fu_234;
reg   [31:0] mux_case_30302_fu_230;
reg   [31:0] mux_case_28295_fu_226;
reg   [31:0] mux_case_26288_fu_222;
reg   [31:0] mux_case_24281_fu_218;
reg   [31:0] mux_case_22274_fu_214;
reg   [31:0] mux_case_20267_fu_210;
reg   [31:0] mux_case_18260_fu_206;
reg   [31:0] mux_case_16253_fu_202;
reg   [31:0] mux_case_14246_fu_198;
reg   [31:0] mux_case_12239_fu_194;
reg   [31:0] mux_case_10232_fu_190;
reg   [31:0] mux_case_8225_fu_186;
reg   [31:0] mux_case_6218_fu_182;
reg   [31:0] mux_case_4211_fu_178;
reg   [31:0] mux_case_2204_fu_174;
reg   [31:0] mux_case_53197_fu_170;
reg   [31:0] mux_case_51190_fu_166;
reg   [31:0] mux_case_49183_fu_162;
reg   [31:0] mux_case_47176_fu_158;
reg   [31:0] mux_case_45169_fu_154;
reg   [31:0] mux_case_43162_fu_150;
reg   [31:0] mux_case_41155_fu_146;
reg   [31:0] mux_case_39148_fu_142;
reg   [31:0] mux_case_37141_fu_138;
reg   [31:0] mux_case_35134_fu_134;
reg   [31:0] mux_case_33127_fu_130;
reg   [31:0] mux_case_31120_fu_126;
reg   [31:0] mux_case_29113_fu_122;
reg   [31:0] mux_case_27106_fu_118;
reg   [31:0] mux_case_2599_fu_114;
reg   [31:0] mux_case_2392_fu_110;
reg   [31:0] mux_case_2185_fu_106;
reg   [31:0] mux_case_1978_fu_102;
reg   [31:0] mux_case_1771_fu_98;
reg   [31:0] mux_case_1564_fu_94;
reg   [31:0] mux_case_1357_fu_90;
reg   [31:0] mux_case_1150_fu_86;
reg   [31:0] mux_case_943_fu_82;
reg   [31:0] mux_case_736_fu_78;
reg   [31:0] mux_case_529_fu_74;
reg   [31:0] mux_case_322_fu_70;
reg   [31:0] mux_case_115_fu_66;
reg   [31:0] empty_110_fu_58;
reg   [31:0] empty_109_fu_54;
reg   [31:0] empty_fu_50;
reg   [15:0] phi_mul20_fu_42;
wire   [15:0] add_ln51_5_fu_790_p2;
reg   [16:0] phi_mul18_fu_46;
wire   [16:0] add_ln51_6_fu_796_p2;
reg   [6:0] c_fu_62;
wire   [6:0] add_ln51_fu_808_p2;
reg    grp_fu_2336_ce;
reg    grp_fu_2340_ce;
reg    grp_fu_2344_ce;
reg    grp_fu_2348_ce;
reg    grp_fu_2352_ce;
reg    grp_fu_2356_ce;
reg    grp_fu_2360_ce;
reg    grp_fu_2364_ce;
reg    grp_fu_2368_ce;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_pool1_Pipeline_L4_fu_506_ap_start_reg = 1'b0;
#0 grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg = 1'b0;
#0 phi_mul20_fu_42 = 16'd0;
#0 phi_mul18_fu_46 = 17'd0;
#0 c_fu_62 = 7'd0;
end

NN_pool1_Pipeline_L4 grp_pool1_Pipeline_L4_fu_506(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool1_Pipeline_L4_fu_506_ap_start),
    .ap_done(grp_pool1_Pipeline_L4_fu_506_ap_done),
    .ap_idle(grp_pool1_Pipeline_L4_fu_506_ap_idle),
    .ap_ready(grp_pool1_Pipeline_L4_fu_506_ap_ready),
    .empty(empty_111_fu_282),
    .mux_case_54386(mux_case_54386_fu_278),
    .mux_case_52379(mux_case_52379_fu_274),
    .mux_case_50372(mux_case_50372_fu_270),
    .mux_case_48365(mux_case_48365_fu_266),
    .mux_case_46358(mux_case_46358_fu_262),
    .mux_case_44351(mux_case_44351_fu_258),
    .mux_case_42344(mux_case_42344_fu_254),
    .mux_case_40337(mux_case_40337_fu_250),
    .mux_case_38330(mux_case_38330_fu_246),
    .mux_case_36323(mux_case_36323_fu_242),
    .mux_case_34316(mux_case_34316_fu_238),
    .mux_case_32309(mux_case_32309_fu_234),
    .mux_case_30302(mux_case_30302_fu_230),
    .mux_case_28295(mux_case_28295_fu_226),
    .mux_case_26288(mux_case_26288_fu_222),
    .mux_case_24281(mux_case_24281_fu_218),
    .mux_case_22274(mux_case_22274_fu_214),
    .mux_case_20267(mux_case_20267_fu_210),
    .mux_case_18260(mux_case_18260_fu_206),
    .mux_case_16253(mux_case_16253_fu_202),
    .mux_case_14246(mux_case_14246_fu_198),
    .mux_case_12239(mux_case_12239_fu_194),
    .mux_case_10232(mux_case_10232_fu_190),
    .mux_case_8225(mux_case_8225_fu_186),
    .mux_case_6218(mux_case_6218_fu_182),
    .mux_case_4211(mux_case_4211_fu_178),
    .mux_case_2204(mux_case_2204_fu_174),
    .mux_case_53197(mux_case_53197_fu_170),
    .mux_case_51190(mux_case_51190_fu_166),
    .mux_case_49183(mux_case_49183_fu_162),
    .mux_case_47176(mux_case_47176_fu_158),
    .mux_case_45169(mux_case_45169_fu_154),
    .mux_case_43162(mux_case_43162_fu_150),
    .mux_case_41155(mux_case_41155_fu_146),
    .mux_case_39148(mux_case_39148_fu_142),
    .mux_case_37141(mux_case_37141_fu_138),
    .mux_case_35134(mux_case_35134_fu_134),
    .mux_case_33127(mux_case_33127_fu_130),
    .mux_case_31120(mux_case_31120_fu_126),
    .mux_case_29113(mux_case_29113_fu_122),
    .mux_case_27106(mux_case_27106_fu_118),
    .mux_case_2599(mux_case_2599_fu_114),
    .mux_case_2392(mux_case_2392_fu_110),
    .mux_case_2185(mux_case_2185_fu_106),
    .mux_case_1978(mux_case_1978_fu_102),
    .mux_case_1771(mux_case_1771_fu_98),
    .mux_case_1564(mux_case_1564_fu_94),
    .mux_case_1357(mux_case_1357_fu_90),
    .mux_case_1150(mux_case_1150_fu_86),
    .mux_case_943(mux_case_943_fu_82),
    .mux_case_736(mux_case_736_fu_78),
    .mux_case_529(mux_case_529_fu_74),
    .mux_case_322(mux_case_322_fu_70),
    .mux_case_115(mux_case_115_fu_66),
    .phi_mul20(phi_mul20_load_reg_1977),
    .inp_img_0_address0(grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0),
    .inp_img_0_ce0(grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0),
    .inp_img_0_q0(inp_img_0_q0),
    .inp_img_1_address0(grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0),
    .inp_img_1_ce0(grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0),
    .inp_img_1_q0(inp_img_1_q0),
    .inp_img_2_address0(grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0),
    .inp_img_2_ce0(grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0),
    .inp_img_2_q0(inp_img_2_q0),
    .inp_img_3_address0(grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0),
    .inp_img_3_ce0(grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0),
    .inp_img_3_q0(inp_img_3_q0),
    .inp_img_4_address0(grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0),
    .inp_img_4_ce0(grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0),
    .inp_img_4_q0(inp_img_4_q0),
    .p_out(grp_pool1_Pipeline_L4_fu_506_p_out),
    .p_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_p_out_ap_vld),
    .mux_case_54385_out(grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out),
    .mux_case_54385_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out_ap_vld),
    .mux_case_52378_out(grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out),
    .mux_case_52378_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out_ap_vld),
    .mux_case_50371_out(grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out),
    .mux_case_50371_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out_ap_vld),
    .mux_case_48364_out(grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out),
    .mux_case_48364_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out_ap_vld),
    .mux_case_46357_out(grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out),
    .mux_case_46357_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out_ap_vld),
    .mux_case_44350_out(grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out),
    .mux_case_44350_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out_ap_vld),
    .mux_case_42343_out(grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out),
    .mux_case_42343_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out_ap_vld),
    .mux_case_40336_out(grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out),
    .mux_case_40336_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out_ap_vld),
    .mux_case_38329_out(grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out),
    .mux_case_38329_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out_ap_vld),
    .mux_case_36322_out(grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out),
    .mux_case_36322_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out_ap_vld),
    .mux_case_34315_out(grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out),
    .mux_case_34315_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out_ap_vld),
    .mux_case_32308_out(grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out),
    .mux_case_32308_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out_ap_vld),
    .mux_case_30301_out(grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out),
    .mux_case_30301_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out_ap_vld),
    .mux_case_28294_out(grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out),
    .mux_case_28294_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out_ap_vld),
    .mux_case_26287_out(grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out),
    .mux_case_26287_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out_ap_vld),
    .mux_case_24280_out(grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out),
    .mux_case_24280_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out_ap_vld),
    .mux_case_22273_out(grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out),
    .mux_case_22273_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out_ap_vld),
    .mux_case_20266_out(grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out),
    .mux_case_20266_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out_ap_vld),
    .mux_case_18259_out(grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out),
    .mux_case_18259_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out_ap_vld),
    .mux_case_16252_out(grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out),
    .mux_case_16252_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out_ap_vld),
    .mux_case_14245_out(grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out),
    .mux_case_14245_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out_ap_vld),
    .mux_case_12238_out(grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out),
    .mux_case_12238_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out_ap_vld),
    .mux_case_10231_out(grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out),
    .mux_case_10231_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out_ap_vld),
    .mux_case_8224_out(grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out),
    .mux_case_8224_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out_ap_vld),
    .mux_case_6217_out(grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out),
    .mux_case_6217_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out_ap_vld),
    .mux_case_4210_out(grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out),
    .mux_case_4210_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out_ap_vld),
    .mux_case_2203_out(grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out),
    .mux_case_2203_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out_ap_vld),
    .mux_case_53196_out(grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out),
    .mux_case_53196_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out_ap_vld),
    .mux_case_51189_out(grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out),
    .mux_case_51189_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out_ap_vld),
    .mux_case_49182_out(grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out),
    .mux_case_49182_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out_ap_vld),
    .mux_case_47175_out(grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out),
    .mux_case_47175_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out_ap_vld),
    .mux_case_45168_out(grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out),
    .mux_case_45168_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out_ap_vld),
    .mux_case_43161_out(grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out),
    .mux_case_43161_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out_ap_vld),
    .mux_case_41154_out(grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out),
    .mux_case_41154_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out_ap_vld),
    .mux_case_39147_out(grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out),
    .mux_case_39147_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out_ap_vld),
    .mux_case_37140_out(grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out),
    .mux_case_37140_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out_ap_vld),
    .mux_case_35133_out(grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out),
    .mux_case_35133_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out_ap_vld),
    .mux_case_33126_out(grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out),
    .mux_case_33126_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out_ap_vld),
    .mux_case_31119_out(grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out),
    .mux_case_31119_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out_ap_vld),
    .mux_case_29112_out(grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out),
    .mux_case_29112_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out_ap_vld),
    .mux_case_27105_out(grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out),
    .mux_case_27105_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out_ap_vld),
    .mux_case_2598_out(grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out),
    .mux_case_2598_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out_ap_vld),
    .mux_case_2391_out(grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out),
    .mux_case_2391_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out_ap_vld),
    .mux_case_2184_out(grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out),
    .mux_case_2184_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out_ap_vld),
    .mux_case_1977_out(grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out),
    .mux_case_1977_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out_ap_vld),
    .mux_case_1770_out(grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out),
    .mux_case_1770_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out_ap_vld),
    .mux_case_1563_out(grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out),
    .mux_case_1563_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out_ap_vld),
    .mux_case_1356_out(grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out),
    .mux_case_1356_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out_ap_vld),
    .mux_case_1149_out(grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out),
    .mux_case_1149_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out_ap_vld),
    .mux_case_942_out(grp_pool1_Pipeline_L4_fu_506_mux_case_942_out),
    .mux_case_942_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_942_out_ap_vld),
    .mux_case_735_out(grp_pool1_Pipeline_L4_fu_506_mux_case_735_out),
    .mux_case_735_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_735_out_ap_vld),
    .mux_case_528_out(grp_pool1_Pipeline_L4_fu_506_mux_case_528_out),
    .mux_case_528_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_528_out_ap_vld),
    .mux_case_321_out(grp_pool1_Pipeline_L4_fu_506_mux_case_321_out),
    .mux_case_321_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_321_out_ap_vld),
    .mux_case_114_out(grp_pool1_Pipeline_L4_fu_506_mux_case_114_out),
    .mux_case_114_out_ap_vld(grp_pool1_Pipeline_L4_fu_506_mux_case_114_out_ap_vld)
);

NN_pool1_Pipeline_L5_L6 grp_pool1_Pipeline_L5_L6_fu_631(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool1_Pipeline_L5_L6_fu_631_ap_start),
    .ap_done(grp_pool1_Pipeline_L5_L6_fu_631_ap_done),
    .ap_idle(grp_pool1_Pipeline_L5_L6_fu_631_ap_idle),
    .ap_ready(grp_pool1_Pipeline_L5_L6_fu_631_ap_ready),
    .p_reload(grp_pool1_Pipeline_L4_fu_506_p_out),
    .mux_case_54385_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out),
    .mux_case_52378_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out),
    .mux_case_50371_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out),
    .mux_case_48364_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out),
    .mux_case_46357_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out),
    .mux_case_44350_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out),
    .mux_case_42343_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out),
    .mux_case_40336_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out),
    .mux_case_38329_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out),
    .mux_case_36322_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out),
    .mux_case_34315_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out),
    .mux_case_32308_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out),
    .mux_case_30301_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out),
    .mux_case_28294_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out),
    .mux_case_26287_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out),
    .mux_case_24280_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out),
    .mux_case_22273_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out),
    .mux_case_20266_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out),
    .mux_case_18259_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out),
    .mux_case_16252_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out),
    .mux_case_14245_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out),
    .mux_case_12238_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out),
    .mux_case_10231_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out),
    .mux_case_8224_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out),
    .mux_case_6217_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out),
    .mux_case_4210_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out),
    .mux_case_2203_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out),
    .mux_case_53196_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out),
    .mux_case_51189_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out),
    .mux_case_49182_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out),
    .mux_case_47175_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out),
    .mux_case_45168_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out),
    .mux_case_43161_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out),
    .mux_case_41154_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out),
    .mux_case_39147_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out),
    .mux_case_37140_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out),
    .mux_case_35133_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out),
    .mux_case_33126_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out),
    .mux_case_31119_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out),
    .mux_case_29112_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out),
    .mux_case_27105_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out),
    .mux_case_2598_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out),
    .mux_case_2391_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out),
    .mux_case_2184_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out),
    .mux_case_1977_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out),
    .mux_case_1770_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out),
    .mux_case_1563_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out),
    .mux_case_1356_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out),
    .mux_case_1149_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out),
    .mux_case_942_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_942_out),
    .mux_case_735_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_735_out),
    .mux_case_528_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_528_out),
    .mux_case_321_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_321_out),
    .mux_case_114_reload(grp_pool1_Pipeline_L4_fu_506_mux_case_114_out),
    .empty_28(p_load29_reg_2166),
    .empty_29(p_load30_reg_2161),
    .empty(p_load31_reg_2156),
    .phi_mul18(phi_mul18_load_reg_1983),
    .out_img_address0(grp_pool1_Pipeline_L5_L6_fu_631_out_img_address0),
    .out_img_ce0(grp_pool1_Pipeline_L5_L6_fu_631_out_img_ce0),
    .out_img_we0(grp_pool1_Pipeline_L5_L6_fu_631_out_img_we0),
    .out_img_d0(grp_pool1_Pipeline_L5_L6_fu_631_out_img_d0),
    .phi_mul20(phi_mul20_load_reg_1977),
    .inp_img_0_address0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0),
    .inp_img_0_ce0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0),
    .inp_img_0_q0(inp_img_0_q0),
    .inp_img_0_address1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address1),
    .inp_img_0_ce1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1),
    .inp_img_0_q1(inp_img_0_q1),
    .inp_img_0_address2(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address2),
    .inp_img_0_ce2(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2),
    .inp_img_0_q2(inp_img_0_q2),
    .inp_img_0_address3(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address3),
    .inp_img_0_ce3(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3),
    .inp_img_0_q3(inp_img_0_q3),
    .inp_img_0_address4(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address4),
    .inp_img_0_ce4(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4),
    .inp_img_0_q4(inp_img_0_q4),
    .inp_img_0_address5(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address5),
    .inp_img_0_ce5(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5),
    .inp_img_0_q5(inp_img_0_q5),
    .inp_img_1_address0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0),
    .inp_img_1_ce0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0),
    .inp_img_1_q0(inp_img_1_q0),
    .inp_img_1_address1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address1),
    .inp_img_1_ce1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1),
    .inp_img_1_q1(inp_img_1_q1),
    .inp_img_1_address2(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address2),
    .inp_img_1_ce2(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2),
    .inp_img_1_q2(inp_img_1_q2),
    .inp_img_1_address3(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address3),
    .inp_img_1_ce3(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3),
    .inp_img_1_q3(inp_img_1_q3),
    .inp_img_1_address4(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address4),
    .inp_img_1_ce4(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4),
    .inp_img_1_q4(inp_img_1_q4),
    .inp_img_1_address5(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address5),
    .inp_img_1_ce5(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5),
    .inp_img_1_q5(inp_img_1_q5),
    .inp_img_2_address0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0),
    .inp_img_2_ce0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0),
    .inp_img_2_q0(inp_img_2_q0),
    .inp_img_2_address1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address1),
    .inp_img_2_ce1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1),
    .inp_img_2_q1(inp_img_2_q1),
    .inp_img_2_address2(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address2),
    .inp_img_2_ce2(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2),
    .inp_img_2_q2(inp_img_2_q2),
    .inp_img_2_address3(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address3),
    .inp_img_2_ce3(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3),
    .inp_img_2_q3(inp_img_2_q3),
    .inp_img_2_address4(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address4),
    .inp_img_2_ce4(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4),
    .inp_img_2_q4(inp_img_2_q4),
    .inp_img_2_address5(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address5),
    .inp_img_2_ce5(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5),
    .inp_img_2_q5(inp_img_2_q5),
    .inp_img_3_address0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0),
    .inp_img_3_ce0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0),
    .inp_img_3_q0(inp_img_3_q0),
    .inp_img_3_address1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address1),
    .inp_img_3_ce1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1),
    .inp_img_3_q1(inp_img_3_q1),
    .inp_img_4_address0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0),
    .inp_img_4_ce0(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0),
    .inp_img_4_q0(inp_img_4_q0),
    .inp_img_4_address1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address1),
    .inp_img_4_ce1(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1),
    .inp_img_4_q1(inp_img_4_q1),
    .line_buffer_2D_30_out(grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out),
    .line_buffer_2D_30_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out_ap_vld),
    .mux_case_54_out_i(mux_case_54386_fu_278),
    .mux_case_54_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o),
    .mux_case_54_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o_ap_vld),
    .mux_case_52_out_i(mux_case_52379_fu_274),
    .mux_case_52_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o),
    .mux_case_52_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o_ap_vld),
    .mux_case_50_out_i(mux_case_50372_fu_270),
    .mux_case_50_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o),
    .mux_case_50_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o_ap_vld),
    .mux_case_48_out_i(mux_case_48365_fu_266),
    .mux_case_48_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o),
    .mux_case_48_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o_ap_vld),
    .mux_case_46_out_i(mux_case_46358_fu_262),
    .mux_case_46_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o),
    .mux_case_46_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o_ap_vld),
    .mux_case_44_out_i(mux_case_44351_fu_258),
    .mux_case_44_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o),
    .mux_case_44_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o_ap_vld),
    .mux_case_42_out_i(mux_case_42344_fu_254),
    .mux_case_42_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o),
    .mux_case_42_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o_ap_vld),
    .mux_case_40_out_i(mux_case_40337_fu_250),
    .mux_case_40_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o),
    .mux_case_40_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o_ap_vld),
    .mux_case_38_out_i(mux_case_38330_fu_246),
    .mux_case_38_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o),
    .mux_case_38_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o_ap_vld),
    .mux_case_36_out_i(mux_case_36323_fu_242),
    .mux_case_36_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o),
    .mux_case_36_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o_ap_vld),
    .mux_case_34_out_i(mux_case_34316_fu_238),
    .mux_case_34_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o),
    .mux_case_34_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o_ap_vld),
    .mux_case_32_out_i(mux_case_32309_fu_234),
    .mux_case_32_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o),
    .mux_case_32_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o_ap_vld),
    .mux_case_30_out_i(mux_case_30302_fu_230),
    .mux_case_30_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o),
    .mux_case_30_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o_ap_vld),
    .mux_case_28_out_i(mux_case_28295_fu_226),
    .mux_case_28_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o),
    .mux_case_28_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o_ap_vld),
    .mux_case_26_out_i(mux_case_26288_fu_222),
    .mux_case_26_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o),
    .mux_case_26_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o_ap_vld),
    .mux_case_24_out_i(mux_case_24281_fu_218),
    .mux_case_24_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o),
    .mux_case_24_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o_ap_vld),
    .mux_case_22_out_i(mux_case_22274_fu_214),
    .mux_case_22_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o),
    .mux_case_22_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o_ap_vld),
    .mux_case_20_out_i(mux_case_20267_fu_210),
    .mux_case_20_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o),
    .mux_case_20_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o_ap_vld),
    .mux_case_18_out_i(mux_case_18260_fu_206),
    .mux_case_18_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o),
    .mux_case_18_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o_ap_vld),
    .mux_case_16_out_i(mux_case_16253_fu_202),
    .mux_case_16_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o),
    .mux_case_16_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o_ap_vld),
    .mux_case_14_out_i(mux_case_14246_fu_198),
    .mux_case_14_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o),
    .mux_case_14_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o_ap_vld),
    .mux_case_12_out_i(mux_case_12239_fu_194),
    .mux_case_12_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o),
    .mux_case_12_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o_ap_vld),
    .mux_case_10_out_i(mux_case_10232_fu_190),
    .mux_case_10_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o),
    .mux_case_10_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o_ap_vld),
    .mux_case_8_out_i(mux_case_8225_fu_186),
    .mux_case_8_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o),
    .mux_case_8_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o_ap_vld),
    .mux_case_6_out_i(mux_case_6218_fu_182),
    .mux_case_6_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o),
    .mux_case_6_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o_ap_vld),
    .mux_case_4_out_i(mux_case_4211_fu_178),
    .mux_case_4_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o),
    .mux_case_4_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o_ap_vld),
    .line_buffer_2D_32_out(grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out),
    .line_buffer_2D_32_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out_ap_vld),
    .mux_case_53_out_i(mux_case_53197_fu_170),
    .mux_case_53_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o),
    .mux_case_53_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o_ap_vld),
    .mux_case_51_out_i(mux_case_51190_fu_166),
    .mux_case_51_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o),
    .mux_case_51_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o_ap_vld),
    .mux_case_49_out_i(mux_case_49183_fu_162),
    .mux_case_49_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o),
    .mux_case_49_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o_ap_vld),
    .mux_case_47_out_i(mux_case_47176_fu_158),
    .mux_case_47_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o),
    .mux_case_47_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o_ap_vld),
    .mux_case_45_out_i(mux_case_45169_fu_154),
    .mux_case_45_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o),
    .mux_case_45_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o_ap_vld),
    .mux_case_43_out_i(mux_case_43162_fu_150),
    .mux_case_43_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o),
    .mux_case_43_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o_ap_vld),
    .mux_case_41_out_i(mux_case_41155_fu_146),
    .mux_case_41_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o),
    .mux_case_41_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o_ap_vld),
    .mux_case_39_out_i(mux_case_39148_fu_142),
    .mux_case_39_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o),
    .mux_case_39_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o_ap_vld),
    .mux_case_37_out_i(mux_case_37141_fu_138),
    .mux_case_37_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o),
    .mux_case_37_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o_ap_vld),
    .mux_case_35_out_i(mux_case_35134_fu_134),
    .mux_case_35_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o),
    .mux_case_35_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o_ap_vld),
    .mux_case_33_out_i(mux_case_33127_fu_130),
    .mux_case_33_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o),
    .mux_case_33_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o_ap_vld),
    .mux_case_31_out_i(mux_case_31120_fu_126),
    .mux_case_31_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o),
    .mux_case_31_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o_ap_vld),
    .mux_case_29_out_i(mux_case_29113_fu_122),
    .mux_case_29_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o),
    .mux_case_29_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o_ap_vld),
    .mux_case_27_out_i(mux_case_27106_fu_118),
    .mux_case_27_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o),
    .mux_case_27_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o_ap_vld),
    .mux_case_25_out_i(mux_case_2599_fu_114),
    .mux_case_25_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o),
    .mux_case_25_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o_ap_vld),
    .mux_case_23_out_i(mux_case_2392_fu_110),
    .mux_case_23_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o),
    .mux_case_23_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o_ap_vld),
    .mux_case_21_out_i(mux_case_2185_fu_106),
    .mux_case_21_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o),
    .mux_case_21_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o_ap_vld),
    .mux_case_19_out_i(mux_case_1978_fu_102),
    .mux_case_19_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o),
    .mux_case_19_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o_ap_vld),
    .mux_case_17_out_i(mux_case_1771_fu_98),
    .mux_case_17_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o),
    .mux_case_17_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o_ap_vld),
    .mux_case_15_out_i(mux_case_1564_fu_94),
    .mux_case_15_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o),
    .mux_case_15_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o_ap_vld),
    .mux_case_13_out_i(mux_case_1357_fu_90),
    .mux_case_13_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o),
    .mux_case_13_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o_ap_vld),
    .mux_case_11_out_i(mux_case_1150_fu_86),
    .mux_case_11_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o),
    .mux_case_11_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o_ap_vld),
    .mux_case_9_out_i(mux_case_943_fu_82),
    .mux_case_9_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o),
    .mux_case_9_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o_ap_vld),
    .mux_case_7_out_i(mux_case_736_fu_78),
    .mux_case_7_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o),
    .mux_case_7_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o_ap_vld),
    .mux_case_5_out_i(mux_case_529_fu_74),
    .mux_case_5_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o),
    .mux_case_5_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o_ap_vld),
    .mux_case_3_out_i(mux_case_322_fu_70),
    .mux_case_3_out_o(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o),
    .mux_case_3_out_o_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o_ap_vld),
    .line_buffer_2D_31_out(grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out),
    .line_buffer_2D_31_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out_ap_vld),
    .p_out(grp_pool1_Pipeline_L5_L6_fu_631_p_out),
    .p_out_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_p_out_ap_vld),
    .p_out1(grp_pool1_Pipeline_L5_L6_fu_631_p_out1),
    .p_out1_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_p_out1_ap_vld),
    .p_out2(grp_pool1_Pipeline_L5_L6_fu_631_p_out2),
    .p_out2_ap_vld(grp_pool1_Pipeline_L5_L6_fu_631_p_out2_ap_vld),
    .grp_fu_2336_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din0),
    .grp_fu_2336_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din1),
    .grp_fu_2336_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_opcode),
    .grp_fu_2336_p_dout0(grp_fu_999_p_dout0),
    .grp_fu_2336_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce),
    .grp_fu_2340_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din0),
    .grp_fu_2340_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din1),
    .grp_fu_2340_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_opcode),
    .grp_fu_2340_p_dout0(grp_fu_3615_p_dout0),
    .grp_fu_2340_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce),
    .grp_fu_2344_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din0),
    .grp_fu_2344_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din1),
    .grp_fu_2344_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_opcode),
    .grp_fu_2344_p_dout0(grp_fu_3619_p_dout0),
    .grp_fu_2344_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce),
    .grp_fu_2348_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din0),
    .grp_fu_2348_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din1),
    .grp_fu_2348_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_opcode),
    .grp_fu_2348_p_dout0(grp_fu_3623_p_dout0),
    .grp_fu_2348_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce),
    .grp_fu_2352_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din0),
    .grp_fu_2352_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din1),
    .grp_fu_2352_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_opcode),
    .grp_fu_2352_p_dout0(grp_fu_3627_p_dout0),
    .grp_fu_2352_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce),
    .grp_fu_2356_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din0),
    .grp_fu_2356_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din1),
    .grp_fu_2356_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_opcode),
    .grp_fu_2356_p_dout0(grp_fu_3631_p_dout0),
    .grp_fu_2356_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce),
    .grp_fu_2360_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din0),
    .grp_fu_2360_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din1),
    .grp_fu_2360_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_opcode),
    .grp_fu_2360_p_dout0(grp_fu_3635_p_dout0),
    .grp_fu_2360_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce),
    .grp_fu_2364_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din0),
    .grp_fu_2364_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din1),
    .grp_fu_2364_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_opcode),
    .grp_fu_2364_p_dout0(grp_fu_3639_p_dout0),
    .grp_fu_2364_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce),
    .grp_fu_2368_p_din0(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din0),
    .grp_fu_2368_p_din1(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din1),
    .grp_fu_2368_p_opcode(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_opcode),
    .grp_fu_2368_p_dout0(grp_fu_3643_p_dout0),
    .grp_fu_2368_p_ce(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool1_Pipeline_L4_fu_506_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln51_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_pool1_Pipeline_L4_fu_506_ap_start_reg <= 1'b1;
        end else if ((grp_pool1_Pipeline_L4_fu_506_ap_ready == 1'b1)) begin
            grp_pool1_Pipeline_L4_fu_506_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg <= 1'b1;
        end else if ((grp_pool1_Pipeline_L5_L6_fu_631_ap_ready == 1'b1)) begin
            grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_fu_62 <= 7'd0;
    end else if (((icmp_ln51_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_fu_62 <= add_ln51_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul18_fu_46 <= 17'd0;
    end else if (((icmp_ln51_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul18_fu_46 <= add_ln51_6_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul20_fu_42 <= 16'd0;
    end else if (((icmp_ln51_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul20_fu_42 <= add_ln51_5_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_p_out1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        empty_109_fu_54 <= grp_pool1_Pipeline_L5_L6_fu_631_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        empty_110_fu_58 <= grp_pool1_Pipeline_L5_L6_fu_631_p_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        empty_111_fu_282 <= grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_p_out2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        empty_fu_50 <= grp_pool1_Pipeline_L5_L6_fu_631_p_out2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_10232_fu_190 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_1150_fu_86 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_115_fu_66 <= grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_12239_fu_194 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_1357_fu_90 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_14246_fu_198 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_1564_fu_94 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_16253_fu_202 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_1771_fu_98 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_18260_fu_206 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_1978_fu_102 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_20267_fu_210 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_2185_fu_106 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_2204_fu_174 <= grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_22274_fu_214 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_2392_fu_110 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_24281_fu_218 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_2599_fu_114 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_26288_fu_222 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_27106_fu_118 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_28295_fu_226 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_29113_fu_122 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_30302_fu_230 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_31120_fu_126 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_322_fu_70 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_32309_fu_234 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_33127_fu_130 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_34316_fu_238 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_35134_fu_134 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_36323_fu_242 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_37141_fu_138 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_38330_fu_246 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_39148_fu_142 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_40337_fu_250 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_41155_fu_146 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_4211_fu_178 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_42344_fu_254 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_43162_fu_150 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_44351_fu_258 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_45169_fu_154 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_46358_fu_262 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_47176_fu_158 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_48365_fu_266 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_49183_fu_162 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_50372_fu_270 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_51190_fu_166 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_52379_fu_274 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_529_fu_74 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_53197_fu_170 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_54386_fu_278 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_6218_fu_182 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_736_fu_78 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_8225_fu_186 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_943_fu_82 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_load29_reg_2166 <= empty_110_fu_58;
        p_load30_reg_2161 <= empty_109_fu_54;
        p_load31_reg_2156 <= empty_fu_50;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_mul18_load_reg_1983 <= phi_mul18_fu_46;
        phi_mul20_load_reg_1977 <= phi_mul20_fu_42;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_pool1_Pipeline_L4_fu_506_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_pool1_Pipeline_L5_L6_fu_631_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln51_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln51_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2336_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce;
    end else begin
        grp_fu_2336_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2340_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce;
    end else begin
        grp_fu_2340_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2344_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce;
    end else begin
        grp_fu_2344_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2348_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce;
    end else begin
        grp_fu_2348_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2352_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce;
    end else begin
        grp_fu_2352_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2356_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce;
    end else begin
        grp_fu_2356_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2360_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce;
    end else begin
        grp_fu_2360_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2364_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce;
    end else begin
        grp_fu_2364_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_2368_ce = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce;
    end else begin
        grp_fu_2368_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_address0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_0_address0 = grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0;
    end else begin
        inp_img_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_ce0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_0_ce0 = grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0;
    end else begin
        inp_img_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_ce1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1;
    end else begin
        inp_img_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_ce2 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2;
    end else begin
        inp_img_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_ce3 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3;
    end else begin
        inp_img_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_ce4 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4;
    end else begin
        inp_img_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_0_ce5 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5;
    end else begin
        inp_img_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_address0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_1_address0 = grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0;
    end else begin
        inp_img_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_ce0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_1_ce0 = grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0;
    end else begin
        inp_img_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_ce1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1;
    end else begin
        inp_img_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_ce2 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2;
    end else begin
        inp_img_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_ce3 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3;
    end else begin
        inp_img_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_ce4 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4;
    end else begin
        inp_img_1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_1_ce5 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5;
    end else begin
        inp_img_1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_address0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_2_address0 = grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0;
    end else begin
        inp_img_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_ce0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_2_ce0 = grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0;
    end else begin
        inp_img_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_ce1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1;
    end else begin
        inp_img_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_ce2 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2;
    end else begin
        inp_img_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_ce3 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3;
    end else begin
        inp_img_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_ce4 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4;
    end else begin
        inp_img_2_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_2_ce5 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5;
    end else begin
        inp_img_2_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_3_address0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_3_address0 = grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0;
    end else begin
        inp_img_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_3_ce0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_3_ce0 = grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0;
    end else begin
        inp_img_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_3_ce1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1;
    end else begin
        inp_img_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_4_address0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_4_address0 = grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0;
    end else begin
        inp_img_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_4_ce0 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_4_ce0 = grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0;
    end else begin
        inp_img_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_img_4_ce1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1;
    end else begin
        inp_img_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln51_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_pool1_Pipeline_L4_fu_506_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_pool1_Pipeline_L5_L6_fu_631_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_5_fu_790_p2 = (phi_mul20_fu_42 + 16'd605);

assign add_ln51_6_fu_796_p2 = (phi_mul18_fu_46 + 17'd729);

assign add_ln51_fu_808_p2 = (c_fu_62 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign grp_fu_3615_p_ce = grp_fu_2340_ce;

assign grp_fu_3615_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din0;

assign grp_fu_3615_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din1;

assign grp_fu_3615_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_opcode;

assign grp_fu_3619_p_ce = grp_fu_2344_ce;

assign grp_fu_3619_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din0;

assign grp_fu_3619_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din1;

assign grp_fu_3619_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_opcode;

assign grp_fu_3623_p_ce = grp_fu_2348_ce;

assign grp_fu_3623_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din0;

assign grp_fu_3623_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din1;

assign grp_fu_3623_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_opcode;

assign grp_fu_3627_p_ce = grp_fu_2352_ce;

assign grp_fu_3627_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din0;

assign grp_fu_3627_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din1;

assign grp_fu_3627_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_opcode;

assign grp_fu_3631_p_ce = grp_fu_2356_ce;

assign grp_fu_3631_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din0;

assign grp_fu_3631_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din1;

assign grp_fu_3631_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_opcode;

assign grp_fu_3635_p_ce = grp_fu_2360_ce;

assign grp_fu_3635_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din0;

assign grp_fu_3635_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din1;

assign grp_fu_3635_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_opcode;

assign grp_fu_3639_p_ce = grp_fu_2364_ce;

assign grp_fu_3639_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din0;

assign grp_fu_3639_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din1;

assign grp_fu_3639_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_opcode;

assign grp_fu_3643_p_ce = grp_fu_2368_ce;

assign grp_fu_3643_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din0;

assign grp_fu_3643_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din1;

assign grp_fu_3643_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_opcode;

assign grp_fu_999_p_ce = grp_fu_2336_ce;

assign grp_fu_999_p_din0 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din0;

assign grp_fu_999_p_din1 = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din1;

assign grp_fu_999_p_opcode = grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_opcode;

assign grp_pool1_Pipeline_L4_fu_506_ap_start = grp_pool1_Pipeline_L4_fu_506_ap_start_reg;

assign grp_pool1_Pipeline_L5_L6_fu_631_ap_start = grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg;

assign icmp_ln51_fu_802_p2 = ((c_fu_62 == 7'd96) ? 1'b1 : 1'b0);

assign inp_img_0_address1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address1;

assign inp_img_0_address2 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address2;

assign inp_img_0_address3 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address3;

assign inp_img_0_address4 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address4;

assign inp_img_0_address5 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address5;

assign inp_img_1_address1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address1;

assign inp_img_1_address2 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address2;

assign inp_img_1_address3 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address3;

assign inp_img_1_address4 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address4;

assign inp_img_1_address5 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address5;

assign inp_img_2_address1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address1;

assign inp_img_2_address2 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address2;

assign inp_img_2_address3 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address3;

assign inp_img_2_address4 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address4;

assign inp_img_2_address5 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address5;

assign inp_img_3_address1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address1;

assign inp_img_4_address1 = grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address1;

assign out_img_address0 = grp_pool1_Pipeline_L5_L6_fu_631_out_img_address0;

assign out_img_ce0 = grp_pool1_Pipeline_L5_L6_fu_631_out_img_ce0;

assign out_img_d0 = grp_pool1_Pipeline_L5_L6_fu_631_out_img_d0;

assign out_img_we0 = grp_pool1_Pipeline_L5_L6_fu_631_out_img_we0;

endmodule //NN_pool1
