

================================================================
== Vivado HLS Report for 'macc_4d'
================================================================
* Date:           Wed Oct 18 14:03:22 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        maccell
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2408257|  2408257|  2408258|  2408258|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2408256|  2408256|       339|          -|          -|  7104|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 340
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.76ns
ST_1: StgValue_341 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([288 x i32]* %B_2), !map !22

ST_1: StgValue_342 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([288 x i32]* %B_1), !map !30

ST_1: StgValue_343 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([288 x i32]* %B_0), !map !36

ST_1: StgValue_344 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([50176 x i32]* %A_2), !map !42

ST_1: StgValue_345 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([50176 x i32]* %A_1), !map !49

ST_1: StgValue_346 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([50176 x i32]* %A_0), !map !54

ST_1: StgValue_347 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([1577088 x i32]* %C), !map !59

ST_1: StgValue_348 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @macc_4d_str) nounwind

ST_1: StgValue_349 (16)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([50176 x i32]* %A_0, [50176 x i32]* %A_1, [50176 x i32]* %A_2, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137)

ST_1: StgValue_350 (17)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([288 x i32]* %B_0, [288 x i32]* %B_1, [288 x i32]* %B_2, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137)

ST_1: StgValue_351 (18)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface([1577088 x i32]* %C, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137)

ST_1: StgValue_352 (19)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:21
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [9 x i8]* @p_str339, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind

ST_1: StgValue_353 (20)  [1/1] 0.76ns  loc: maccell/src/macc_4d.cpp:32
:12  br label %.preheader


 <State 2>: 3.77ns
ST_2: indvar_flatten (22)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: channel_out (23)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader:1  %channel_out = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader.preheader ]

ST_2: start_x (24)  [1/1] 0.00ns
.preheader:2  %start_x = phi i8 [ 0, %0 ], [ %center_x, %.preheader.preheader ]

ST_2: exitcond_flatten (25)  [1/1] 0.86ns
.preheader:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -1088

ST_2: indvar_flatten_next (26)  [1/1] 0.98ns
.preheader:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

ST_2: StgValue_359 (27)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

ST_2: channel_out_1 (29)  [1/1] 0.89ns  loc: maccell/src/macc_4d.cpp:32
.preheader.preheader:0  %channel_out_1 = add i6 %channel_out, 1

ST_2: tmp_s (31)  [1/1] 0.86ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:2  %tmp_s = icmp eq i8 %start_x, -34

ST_2: start_x_mid2 (32)  [1/1] 0.55ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:3  %start_x_mid2 = select i1 %tmp_s, i8 0, i8 %start_x

ST_2: tmp_1_mid2_v (33)  [1/1] 0.55ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4  %tmp_1_mid2_v = select i1 %tmp_s, i6 %channel_out_1, i6 %channel_out

ST_2: tmp_12 (87)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:58  %tmp_12 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %start_x_mid2, i8 0)

ST_2: p_shl4_cast (88)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:59  %p_shl4_cast = zext i16 %tmp_12 to i17

ST_2: tmp_13 (89)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:60  %tmp_13 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %start_x_mid2, i5 0)

ST_2: p_shl5_cast (90)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:61  %p_shl5_cast = zext i13 %tmp_13 to i17

ST_2: tmp_14 (91)  [1/1] 1.02ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:62  %tmp_14 = sub i17 %p_shl4_cast, %p_shl5_cast

ST_2: tmp_16_cast (92)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:63  %tmp_16_cast = sext i17 %tmp_14 to i64

ST_2: A_0_addr (93)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:64  %A_0_addr = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_16_cast

ST_2: tmp_15 (94)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:65  %tmp_15 = or i17 %tmp_14, 1

ST_2: tmp_17_cast (95)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:66  %tmp_17_cast = zext i17 %tmp_15 to i64

ST_2: A_0_addr_1 (96)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:67  %A_0_addr_1 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_17_cast

ST_2: A_1_addr (763)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:734  %A_1_addr = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_16_cast

ST_2: A_1_addr_1 (764)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:735  %A_1_addr_1 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_17_cast

ST_2: A_2_addr (987)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:958  %A_2_addr = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_16_cast

ST_2: A_2_addr_1 (988)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:959  %A_2_addr_1 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_17_cast

ST_2: A_0_load (1879)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1850  %A_0_load = load i32* %A_0_addr, align 4

ST_2: A_0_load_1 (1882)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1853  %A_0_load_1 = load i32* %A_0_addr_1, align 4

ST_2: A_1_load (4156)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4127  %A_1_load = load i32* %A_1_addr, align 4

ST_2: A_1_load_1 (4159)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4130  %A_1_load_1 = load i32* %A_1_addr_1, align 4

ST_2: A_2_load (4183)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4154  %A_2_load = load i32* %A_2_addr, align 4

ST_2: A_2_load_1 (4186)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4157  %A_2_load_1 = load i32* %A_2_addr_1, align 4

ST_2: StgValue_384 (18358)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:73
:0  ret void


 <State 3>: 3.28ns
ST_3: tmp_16 (97)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:68  %tmp_16 = or i17 %tmp_14, 2

ST_3: tmp_18_cast (98)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:69  %tmp_18_cast = sext i17 %tmp_16 to i64

ST_3: A_0_addr_2 (99)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:70  %A_0_addr_2 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_18_cast

ST_3: A_1_addr_2 (765)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:736  %A_1_addr_2 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_18_cast

ST_3: A_2_addr_2 (989)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:960  %A_2_addr_2 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_18_cast

ST_3: A_0_load (1879)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1850  %A_0_load = load i32* %A_0_addr, align 4

ST_3: A_0_load_1 (1882)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1853  %A_0_load_1 = load i32* %A_0_addr_1, align 4

ST_3: A_0_load_2 (1885)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1856  %A_0_load_2 = load i32* %A_0_addr_2, align 4

ST_3: center_x (1888)  [1/1] 0.91ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1859  %center_x = add i8 %start_x_mid2, 1

ST_3: tmp_462 (1889)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1860  %tmp_462 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %center_x, i8 0)

ST_3: p_shl2_cast (1890)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1861  %p_shl2_cast = zext i16 %tmp_462 to i17

ST_3: tmp_463 (1891)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1862  %tmp_463 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %center_x, i5 0)

ST_3: p_shl3_cast (1892)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1863  %p_shl3_cast = zext i13 %tmp_463 to i17

ST_3: tmp_464 (1893)  [1/1] 1.02ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1864  %tmp_464 = sub i17 %p_shl2_cast, %p_shl3_cast

ST_3: tmp_465_cast (1894)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1865  %tmp_465_cast = sext i17 %tmp_464 to i64

ST_3: A_0_addr_3 (1895)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1866  %A_0_addr_3 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_465_cast

ST_3: A_1_addr_3 (2565)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2536  %A_1_addr_3 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_465_cast

ST_3: A_2_addr_3 (2789)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2760  %A_2_addr_3 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_465_cast

ST_3: A_0_load_3 (3013)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2984  %A_0_load_3 = load i32* %A_0_addr_3, align 4

ST_3: A_1_load (4156)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4127  %A_1_load = load i32* %A_1_addr, align 4

ST_3: A_1_load_1 (4159)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4130  %A_1_load_1 = load i32* %A_1_addr_1, align 4

ST_3: A_1_load_2 (4162)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4133  %A_1_load_2 = load i32* %A_1_addr_2, align 4

ST_3: A_1_load_3 (4165)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4136  %A_1_load_3 = load i32* %A_1_addr_3, align 4

ST_3: A_2_load (4183)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4154  %A_2_load = load i32* %A_2_addr, align 4

ST_3: A_2_load_1 (4186)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4157  %A_2_load_1 = load i32* %A_2_addr_1, align 4

ST_3: A_2_load_2 (4189)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4160  %A_2_load_2 = load i32* %A_2_addr_2, align 4

ST_3: A_2_load_3 (4192)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4163  %A_2_load_3 = load i32* %A_2_addr_3, align 4


 <State 4>: 1.35ns
ST_4: A_0_load_2 (1885)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1856  %A_0_load_2 = load i32* %A_0_addr_2, align 4

ST_4: tmp_465 (1896)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1867  %tmp_465 = or i17 %tmp_464, 1

ST_4: tmp_466_cast (1897)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1868  %tmp_466_cast = zext i17 %tmp_465 to i64

ST_4: A_0_addr_4 (1898)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1869  %A_0_addr_4 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_466_cast

ST_4: tmp_466 (1899)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1870  %tmp_466 = or i17 %tmp_464, 2

ST_4: tmp_467_cast (1900)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1871  %tmp_467_cast = sext i17 %tmp_466 to i64

ST_4: A_0_addr_5 (1901)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1872  %A_0_addr_5 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_467_cast

ST_4: A_1_addr_4 (2566)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2537  %A_1_addr_4 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_466_cast

ST_4: A_1_addr_5 (2567)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2538  %A_1_addr_5 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_467_cast

ST_4: A_2_addr_4 (2790)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2761  %A_2_addr_4 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_466_cast

ST_4: A_2_addr_5 (2791)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2762  %A_2_addr_5 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_467_cast

ST_4: A_0_load_3 (3013)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2984  %A_0_load_3 = load i32* %A_0_addr_3, align 4

ST_4: A_0_load_4 (3016)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2987  %A_0_load_4 = load i32* %A_0_addr_4, align 4

ST_4: A_0_load_5 (3019)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2990  %A_0_load_5 = load i32* %A_0_addr_5, align 4

ST_4: A_1_load_2 (4162)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4133  %A_1_load_2 = load i32* %A_1_addr_2, align 4

ST_4: A_1_load_3 (4165)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4136  %A_1_load_3 = load i32* %A_1_addr_3, align 4

ST_4: A_1_load_4 (4168)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4139  %A_1_load_4 = load i32* %A_1_addr_4, align 4

ST_4: A_1_load_5 (4171)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4142  %A_1_load_5 = load i32* %A_1_addr_5, align 4

ST_4: A_2_load_2 (4189)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4160  %A_2_load_2 = load i32* %A_2_addr_2, align 4

ST_4: A_2_load_3 (4192)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4163  %A_2_load_3 = load i32* %A_2_addr_3, align 4

ST_4: A_2_load_4 (4195)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4166  %A_2_load_4 = load i32* %A_2_addr_4, align 4

ST_4: A_2_load_5 (4198)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4169  %A_2_load_5 = load i32* %A_2_addr_5, align 4


 <State 5>: 3.28ns
ST_5: A_0_load_4 (3016)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2987  %A_0_load_4 = load i32* %A_0_addr_4, align 4

ST_5: A_0_load_5 (3019)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2990  %A_0_load_5 = load i32* %A_0_addr_5, align 4

ST_5: tmp_6_0_0_2 (3022)  [1/1] 0.91ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2993  %tmp_6_0_0_2 = add i8 %start_x_mid2, 2

ST_5: tmp_688 (3023)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2994  %tmp_688 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_6_0_0_2, i8 0)

ST_5: p_shl_cast (3024)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2995  %p_shl_cast = zext i16 %tmp_688 to i17

ST_5: tmp_689 (3025)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2996  %tmp_689 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_6_0_0_2, i5 0)

ST_5: p_shl1_cast (3026)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2997  %p_shl1_cast = zext i13 %tmp_689 to i17

ST_5: tmp_690 (3027)  [1/1] 1.02ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2998  %tmp_690 = sub i17 %p_shl_cast, %p_shl1_cast

ST_5: tmp_691_cast (3028)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2999  %tmp_691_cast = sext i17 %tmp_690 to i64

ST_5: A_0_addr_6 (3029)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3000  %A_0_addr_6 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_691_cast

ST_5: tmp_691 (3030)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3001  %tmp_691 = or i17 %tmp_690, 1

ST_5: tmp_692_cast (3031)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3002  %tmp_692_cast = zext i17 %tmp_691 to i64

ST_5: A_0_addr_7 (3032)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3003  %A_0_addr_7 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_692_cast

ST_5: A_1_addr_6 (3699)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3670  %A_1_addr_6 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_691_cast

ST_5: A_1_addr_7 (3700)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3671  %A_1_addr_7 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_692_cast

ST_5: A_2_addr_6 (3923)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3894  %A_2_addr_6 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_691_cast

ST_5: A_2_addr_7 (3924)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3895  %A_2_addr_7 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_692_cast

ST_5: A_0_load_6 (4147)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4118  %A_0_load_6 = load i32* %A_0_addr_6, align 4

ST_5: A_0_load_7 (4150)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4121  %A_0_load_7 = load i32* %A_0_addr_7, align 4

ST_5: A_1_load_4 (4168)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4139  %A_1_load_4 = load i32* %A_1_addr_4, align 4

ST_5: A_1_load_5 (4171)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4142  %A_1_load_5 = load i32* %A_1_addr_5, align 4

ST_5: A_1_load_6 (4174)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4145  %A_1_load_6 = load i32* %A_1_addr_6, align 4

ST_5: A_1_load_7 (4177)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4148  %A_1_load_7 = load i32* %A_1_addr_7, align 4

ST_5: A_2_load_4 (4195)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4166  %A_2_load_4 = load i32* %A_2_addr_4, align 4

ST_5: A_2_load_5 (4198)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4169  %A_2_load_5 = load i32* %A_2_addr_5, align 4

ST_5: A_2_load_6 (4201)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4172  %A_2_load_6 = load i32* %A_2_addr_6, align 4

ST_5: A_2_load_7 (4204)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4175  %A_2_load_7 = load i32* %A_2_addr_7, align 4


 <State 6>: 2.27ns
ST_6: tmp_1_mid2_cast (35)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6  %tmp_1_mid2_cast = zext i6 %tmp_1_mid2_v to i10

ST_6: tmp (36)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_1_mid2_v, i3 0)

ST_6: p_shl6_cast (37)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8  %p_shl6_cast = zext i9 %tmp to i10

ST_6: tmp_1 (38)  [1/1] 0.92ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9  %tmp_1 = add i10 %tmp_1_mid2_cast, %p_shl6_cast

ST_6: tmp_1_cast (39)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10  %tmp_1_cast = zext i10 %tmp_1 to i64

ST_6: B_0_addr (40)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11  %B_0_addr = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_1_cast

ST_6: B_1_addr (65)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:36  %B_1_addr = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_1_cast

ST_6: B_2_addr (74)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:45  %B_2_addr = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_1_cast

ST_6: tmp_17 (100)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:71  %tmp_17 = or i17 %tmp_14, 3

ST_6: tmp_19_cast (101)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:72  %tmp_19_cast = sext i17 %tmp_17 to i64

ST_6: A_0_addr_9 (102)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:73  %A_0_addr_9 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_19_cast

ST_6: A_1_addr_9 (766)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:737  %A_1_addr_9 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_19_cast

ST_6: A_2_addr_9 (990)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:961  %A_2_addr_9 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_19_cast

ST_6: B_0_load (1880)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1851  %B_0_load = load i32* %B_0_addr, align 4

ST_6: tmp_692 (3033)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3004  %tmp_692 = or i17 %tmp_690, 2

ST_6: tmp_693_cast (3034)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3005  %tmp_693_cast = sext i17 %tmp_692 to i64

ST_6: A_0_addr_8 (3035)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3006  %A_0_addr_8 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_693_cast

ST_6: A_1_addr_8 (3701)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3672  %A_1_addr_8 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_693_cast

ST_6: A_2_addr_8 (3925)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3896  %A_2_addr_8 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_693_cast

ST_6: A_0_load_6 (4147)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4118  %A_0_load_6 = load i32* %A_0_addr_6, align 4

ST_6: A_0_load_7 (4150)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4121  %A_0_load_7 = load i32* %A_0_addr_7, align 4

ST_6: A_0_load_8 (4153)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4124  %A_0_load_8 = load i32* %A_0_addr_8, align 4

ST_6: B_1_load (4157)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4128  %B_1_load = load i32* %B_1_addr, align 4

ST_6: A_1_load_6 (4174)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4145  %A_1_load_6 = load i32* %A_1_addr_6, align 4

ST_6: A_1_load_7 (4177)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4148  %A_1_load_7 = load i32* %A_1_addr_7, align 4

ST_6: A_1_load_8 (4180)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4151  %A_1_load_8 = load i32* %A_1_addr_8, align 4

ST_6: B_2_load (4184)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4155  %B_2_load = load i32* %B_2_addr, align 4

ST_6: A_2_load_6 (4201)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4172  %A_2_load_6 = load i32* %A_2_addr_6, align 4

ST_6: A_2_load_7 (4204)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4175  %A_2_load_7 = load i32* %A_2_addr_7, align 4

ST_6: A_2_load_8 (4207)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4178  %A_2_load_8 = load i32* %A_2_addr_8, align 4

ST_6: A_0_load_9 (4239)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4210  %A_0_load_9 = load i32* %A_0_addr_9, align 4

ST_6: A_1_load_9 (4251)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4222  %A_1_load_9 = load i32* %A_1_addr_9, align 4

ST_6: A_2_load_9 (4263)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4234  %A_2_load_9 = load i32* %A_2_addr_9, align 4


 <State 7>: 2.29ns
ST_7: tmp_5 (41)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12  %tmp_5 = add i10 %tmp_1, 1

ST_7: tmp_5_cast (42)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13  %tmp_5_cast = zext i10 %tmp_5 to i64

ST_7: B_0_addr_1 (43)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14  %B_0_addr_1 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_5_cast

ST_7: tmp_6 (44)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15  %tmp_6 = add i10 %tmp_1, 2

ST_7: tmp_6_cast (45)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16  %tmp_6_cast = sext i10 %tmp_6 to i64

ST_7: B_0_addr_2 (46)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17  %B_0_addr_2 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_6_cast

ST_7: B_1_addr_1 (66)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:37  %B_1_addr_1 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_5_cast

ST_7: B_1_addr_2 (67)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:38  %B_1_addr_2 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_6_cast

ST_7: B_2_addr_1 (75)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:46  %B_2_addr_1 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_5_cast

ST_7: B_2_addr_2 (76)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:47  %B_2_addr_2 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_6_cast

ST_7: B_0_load (1880)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1851  %B_0_load = load i32* %B_0_addr, align 4

ST_7: B_0_load_1 (1883)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1854  %B_0_load_1 = load i32* %B_0_addr_1, align 4

ST_7: B_0_load_2 (1886)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1857  %B_0_load_2 = load i32* %B_0_addr_2, align 4

ST_7: tmp_467 (1902)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1873  %tmp_467 = or i17 %tmp_464, 3

ST_7: tmp_468_cast (1903)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1874  %tmp_468_cast = sext i17 %tmp_467 to i64

ST_7: A_0_addr_10 (1904)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1875  %A_0_addr_10 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_468_cast

ST_7: A_1_addr_10 (2568)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2539  %A_1_addr_10 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_468_cast

ST_7: A_2_addr_10 (2792)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2763  %A_2_addr_10 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_468_cast

ST_7: tmp_693 (3036)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3007  %tmp_693 = or i17 %tmp_690, 3

ST_7: tmp_694_cast (3037)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3008  %tmp_694_cast = sext i17 %tmp_693 to i64

ST_7: A_0_addr_11 (3038)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3009  %A_0_addr_11 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_694_cast

ST_7: A_1_addr_11 (3702)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3673  %A_1_addr_11 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_694_cast

ST_7: A_2_addr_11 (3926)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3897  %A_2_addr_11 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_694_cast

ST_7: A_0_load_8 (4153)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4124  %A_0_load_8 = load i32* %A_0_addr_8, align 4

ST_7: B_1_load (4157)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4128  %B_1_load = load i32* %B_1_addr, align 4

ST_7: B_1_load_1 (4160)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4131  %B_1_load_1 = load i32* %B_1_addr_1, align 4

ST_7: B_1_load_2 (4163)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4134  %B_1_load_2 = load i32* %B_1_addr_2, align 4

ST_7: A_1_load_8 (4180)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4151  %A_1_load_8 = load i32* %A_1_addr_8, align 4

ST_7: B_2_load (4184)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4155  %B_2_load = load i32* %B_2_addr, align 4

ST_7: B_2_load_1 (4187)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4158  %B_2_load_1 = load i32* %B_2_addr_1, align 4

ST_7: B_2_load_2 (4190)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4161  %B_2_load_2 = load i32* %B_2_addr_2, align 4

ST_7: A_2_load_8 (4207)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4178  %A_2_load_8 = load i32* %A_2_addr_8, align 4

ST_7: A_0_load_9 (4239)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4210  %A_0_load_9 = load i32* %A_0_addr_9, align 4

ST_7: A_0_load_10 (4243)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4214  %A_0_load_10 = load i32* %A_0_addr_10, align 4

ST_7: A_0_load_11 (4247)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4218  %A_0_load_11 = load i32* %A_0_addr_11, align 4

ST_7: A_1_load_9 (4251)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4222  %A_1_load_9 = load i32* %A_1_addr_9, align 4

ST_7: A_1_load_10 (4255)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4226  %A_1_load_10 = load i32* %A_1_addr_10, align 4

ST_7: A_1_load_11 (4259)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4230  %A_1_load_11 = load i32* %A_1_addr_11, align 4

ST_7: A_2_load_9 (4263)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4234  %A_2_load_9 = load i32* %A_2_addr_9, align 4

ST_7: A_2_load_10 (4267)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4238  %A_2_load_10 = load i32* %A_2_addr_10, align 4

ST_7: A_2_load_11 (4271)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4242  %A_2_load_11 = load i32* %A_2_addr_11, align 4


 <State 8>: 6.44ns
ST_8: tmp_7 (47)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18  %tmp_7 = add i10 %tmp_1, 3

ST_8: tmp_7_cast (48)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:19  %tmp_7_cast = sext i10 %tmp_7 to i64

ST_8: B_0_addr_3 (49)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:20  %B_0_addr_3 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_7_cast

ST_8: tmp_8 (50)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:21  %tmp_8 = add i10 %tmp_1, 4

ST_8: tmp_8_cast (51)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:22  %tmp_8_cast = sext i10 %tmp_8 to i64

ST_8: B_0_addr_4 (52)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:23  %B_0_addr_4 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_8_cast

ST_8: B_1_addr_3 (68)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:39  %B_1_addr_3 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_7_cast

ST_8: B_1_addr_4 (69)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:40  %B_1_addr_4 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_8_cast

ST_8: B_2_addr_3 (77)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:48  %B_2_addr_3 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_7_cast

ST_8: B_2_addr_4 (78)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:49  %B_2_addr_4 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_8_cast

ST_8: tmp_18 (103)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:74  %tmp_18 = or i17 %tmp_14, 4

ST_8: tmp_20_cast (104)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:75  %tmp_20_cast = sext i17 %tmp_18 to i64

ST_8: A_0_addr_12 (105)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:76  %A_0_addr_12 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_20_cast

ST_8: A_1_addr_12 (767)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:738  %A_1_addr_12 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_20_cast

ST_8: A_2_addr_12 (991)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:962  %A_2_addr_12 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_20_cast

ST_8: tmp_461 (1881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1852  %tmp_461 = mul nsw i32 %A_0_load, %B_0_load

ST_8: B_0_load_1 (1883)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1854  %B_0_load_1 = load i32* %B_0_addr_1, align 4

ST_8: tmp_15_0_0_0_1 (1884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1855  %tmp_15_0_0_0_1 = mul nsw i32 %A_0_load_1, %B_0_load_1

ST_8: B_0_load_2 (1886)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1857  %B_0_load_2 = load i32* %B_0_addr_2, align 4

ST_8: tmp_15_0_0_0_2 (1887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1858  %tmp_15_0_0_0_2 = mul nsw i32 %A_0_load_2, %B_0_load_2

ST_8: tmp_468 (1905)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1876  %tmp_468 = or i17 %tmp_464, 4

ST_8: tmp_469_cast (1906)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1877  %tmp_469_cast = sext i17 %tmp_468 to i64

ST_8: A_0_addr_13 (1907)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1878  %A_0_addr_13 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_469_cast

ST_8: A_1_addr_13 (2569)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2540  %A_1_addr_13 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_469_cast

ST_8: A_2_addr_13 (2793)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2764  %A_2_addr_13 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_469_cast

ST_8: B_0_load_3 (3014)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2985  %B_0_load_3 = load i32* %B_0_addr_3, align 4

ST_8: B_0_load_4 (3017)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2988  %B_0_load_4 = load i32* %B_0_addr_4, align 4

ST_8: B_1_load_1 (4160)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4131  %B_1_load_1 = load i32* %B_1_addr_1, align 4

ST_8: B_1_load_2 (4163)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4134  %B_1_load_2 = load i32* %B_1_addr_2, align 4

ST_8: B_1_load_3 (4166)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4137  %B_1_load_3 = load i32* %B_1_addr_3, align 4

ST_8: B_1_load_4 (4169)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4140  %B_1_load_4 = load i32* %B_1_addr_4, align 4

ST_8: tmp_15_0_2 (4185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4156  %tmp_15_0_2 = mul nsw i32 %A_2_load, %B_2_load

ST_8: B_2_load_1 (4187)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4158  %B_2_load_1 = load i32* %B_2_addr_1, align 4

ST_8: tmp_15_0_2_0_1 (4188)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4159  %tmp_15_0_2_0_1 = mul nsw i32 %A_2_load_1, %B_2_load_1

ST_8: B_2_load_2 (4190)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4161  %B_2_load_2 = load i32* %B_2_addr_2, align 4

ST_8: B_2_load_3 (4193)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4164  %B_2_load_3 = load i32* %B_2_addr_3, align 4

ST_8: B_2_load_4 (4196)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4167  %B_2_load_4 = load i32* %B_2_addr_4, align 4

ST_8: tmp4 (4210)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4181  %tmp4 = add i32 %tmp_15_0_0_0_2, %tmp_461

ST_8: tmp3 (4211)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4182  %tmp3 = add i32 %tmp_15_0_0_0_1, %tmp4

ST_8: tmp19 (4225)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4196  %tmp19 = add i32 %tmp_15_0_2_0_1, %tmp_15_0_2

ST_8: A_0_load_10 (4243)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4214  %A_0_load_10 = load i32* %A_0_addr_10, align 4

ST_8: A_0_load_11 (4247)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4218  %A_0_load_11 = load i32* %A_0_addr_11, align 4

ST_8: A_1_load_10 (4255)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4226  %A_1_load_10 = load i32* %A_1_addr_10, align 4

ST_8: A_1_load_11 (4259)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4230  %A_1_load_11 = load i32* %A_1_addr_11, align 4

ST_8: tmp_15_1_2 (4261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4232  %tmp_15_1_2 = mul nsw i32 %A_2_load_1, %B_2_load

ST_8: tmp_15_1_2_0_1 (4262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4233  %tmp_15_1_2_0_1 = mul nsw i32 %A_2_load_2, %B_2_load_1

ST_8: A_2_load_10 (4267)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4238  %A_2_load_10 = load i32* %A_2_addr_10, align 4

ST_8: A_2_load_11 (4271)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4242  %A_2_load_11 = load i32* %A_2_addr_11, align 4

ST_8: tmp44 (4288)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4259  %tmp44 = add i32 %tmp_15_1_2_0_1, %tmp_15_1_2

ST_8: A_0_load_12 (4302)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4273  %A_0_load_12 = load i32* %A_0_addr_12, align 4

ST_8: A_0_load_13 (4306)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4277  %A_0_load_13 = load i32* %A_0_addr_13, align 4

ST_8: A_1_load_12 (4314)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4285  %A_1_load_12 = load i32* %A_1_addr_12, align 4

ST_8: A_1_load_13 (4318)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4289  %A_1_load_13 = load i32* %A_1_addr_13, align 4

ST_8: A_2_load_12 (4326)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4297  %A_2_load_12 = load i32* %A_2_addr_12, align 4

ST_8: A_2_load_13 (4330)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4301  %A_2_load_13 = load i32* %A_2_addr_13, align 4


 <State 9>: 6.12ns
ST_9: tmp_9 (53)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:24  %tmp_9 = add i10 %tmp_1, 5

ST_9: tmp_9_cast (54)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:25  %tmp_9_cast = sext i10 %tmp_9 to i64

ST_9: B_0_addr_5 (55)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:26  %B_0_addr_5 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_9_cast

ST_9: tmp_2 (56)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:27  %tmp_2 = add i10 %tmp_1, 6

ST_9: tmp_10_cast (57)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:28  %tmp_10_cast = sext i10 %tmp_2 to i64

ST_9: B_0_addr_6 (58)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:29  %B_0_addr_6 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_10_cast

ST_9: B_1_addr_5 (70)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:41  %B_1_addr_5 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_9_cast

ST_9: B_1_addr_6 (71)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:42  %B_1_addr_6 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_10_cast

ST_9: B_2_addr_5 (79)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:50  %B_2_addr_5 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_9_cast

ST_9: B_2_addr_6 (80)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:51  %B_2_addr_6 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_10_cast

ST_9: tmp_19 (106)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:77  %tmp_19 = or i17 %tmp_14, 5

ST_9: tmp_21_cast (107)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:78  %tmp_21_cast = sext i17 %tmp_19 to i64

ST_9: A_0_addr_15 (108)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:79  %A_0_addr_15 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_21_cast

ST_9: A_1_addr_15 (768)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:739  %A_1_addr_15 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_21_cast

ST_9: A_2_addr_15 (992)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:963  %A_2_addr_15 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_21_cast

ST_9: B_0_load_3 (3014)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2985  %B_0_load_3 = load i32* %B_0_addr_3, align 4

ST_9: B_0_load_4 (3017)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2988  %B_0_load_4 = load i32* %B_0_addr_4, align 4

ST_9: B_0_load_5 (3020)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2991  %B_0_load_5 = load i32* %B_0_addr_5, align 4

ST_9: tmp_694 (3039)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3010  %tmp_694 = or i17 %tmp_690, 4

ST_9: tmp_695_cast (3040)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3011  %tmp_695_cast = sext i17 %tmp_694 to i64

ST_9: A_0_addr_14 (3041)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3012  %A_0_addr_14 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_695_cast

ST_9: A_1_addr_14 (3703)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3674  %A_1_addr_14 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_695_cast

ST_9: A_2_addr_14 (3927)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3898  %A_2_addr_14 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_695_cast

ST_9: B_0_load_6 (4148)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4119  %B_0_load_6 = load i32* %B_0_addr_6, align 4

ST_9: tmp_15_0_1 (4158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4129  %tmp_15_0_1 = mul nsw i32 %A_1_load, %B_1_load

ST_9: tmp_15_0_1_0_1 (4161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4132  %tmp_15_0_1_0_1 = mul nsw i32 %A_1_load_1, %B_1_load_1

ST_9: tmp_15_0_1_0_2 (4164)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4135  %tmp_15_0_1_0_2 = mul nsw i32 %A_1_load_2, %B_1_load_2

ST_9: B_1_load_3 (4166)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4137  %B_1_load_3 = load i32* %B_1_addr_3, align 4

ST_9: tmp_15_0_1_1 (4167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4138  %tmp_15_0_1_1 = mul nsw i32 %A_1_load_3, %B_1_load_3

ST_9: B_1_load_4 (4169)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4140  %B_1_load_4 = load i32* %B_1_addr_4, align 4

ST_9: B_1_load_5 (4172)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4143  %B_1_load_5 = load i32* %B_1_addr_5, align 4

ST_9: B_1_load_6 (4175)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4146  %B_1_load_6 = load i32* %B_1_addr_6, align 4

ST_9: B_2_load_3 (4193)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4164  %B_2_load_3 = load i32* %B_2_addr_3, align 4

ST_9: B_2_load_4 (4196)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4167  %B_2_load_4 = load i32* %B_2_addr_4, align 4

ST_9: B_2_load_5 (4199)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4170  %B_2_load_5 = load i32* %B_2_addr_5, align 4

ST_9: B_2_load_6 (4202)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4173  %B_2_load_6 = load i32* %B_2_addr_6, align 4

ST_9: tmp11 (4217)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4188  %tmp11 = add i32 %tmp_15_0_1_0_1, %tmp_15_0_1

ST_9: tmp12 (4218)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4189  %tmp12 = add i32 %tmp_15_0_1_1, %tmp_15_0_1_0_2

ST_9: tmp10 (4219)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4190  %tmp10 = add i32 %tmp11, %tmp12

ST_9: A_0_load_12 (4302)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4273  %A_0_load_12 = load i32* %A_0_addr_12, align 4

ST_9: A_0_load_13 (4306)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4277  %A_0_load_13 = load i32* %A_0_addr_13, align 4

ST_9: A_0_load_14 (4310)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4281  %A_0_load_14 = load i32* %A_0_addr_14, align 4

ST_9: A_1_load_12 (4314)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4285  %A_1_load_12 = load i32* %A_1_addr_12, align 4

ST_9: A_1_load_13 (4318)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4289  %A_1_load_13 = load i32* %A_1_addr_13, align 4

ST_9: A_1_load_14 (4322)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4293  %A_1_load_14 = load i32* %A_1_addr_14, align 4

ST_9: A_2_load_12 (4326)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4297  %A_2_load_12 = load i32* %A_2_addr_12, align 4

ST_9: A_2_load_13 (4330)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4301  %A_2_load_13 = load i32* %A_2_addr_13, align 4

ST_9: A_2_load_14 (4334)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4305  %A_2_load_14 = load i32* %A_2_addr_14, align 4

ST_9: A_0_load_15 (4365)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4336  %A_0_load_15 = load i32* %A_0_addr_15, align 4

ST_9: A_1_load_15 (4377)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4348  %A_1_load_15 = load i32* %A_1_addr_15, align 4

ST_9: A_2_load_15 (4389)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4360  %A_2_load_15 = load i32* %A_2_addr_15, align 4


 <State 10>: 7.32ns
ST_10: tmp_4 (59)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:30  %tmp_4 = add i10 %tmp_1, 7

ST_10: tmp_11_cast (60)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:31  %tmp_11_cast = sext i10 %tmp_4 to i64

ST_10: B_0_addr_7 (61)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:32  %B_0_addr_7 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_11_cast

ST_10: tmp_10 (62)  [1/1] 0.93ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:33  %tmp_10 = add i10 %tmp_1, 8

ST_10: tmp_12_cast (63)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:34  %tmp_12_cast = sext i10 %tmp_10 to i64

ST_10: B_0_addr_8 (64)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:35  %B_0_addr_8 = getelementptr [288 x i32]* %B_0, i64 0, i64 %tmp_12_cast

ST_10: B_1_addr_7 (72)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:43  %B_1_addr_7 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_11_cast

ST_10: B_1_addr_8 (73)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:44  %B_1_addr_8 = getelementptr [288 x i32]* %B_1, i64 0, i64 %tmp_12_cast

ST_10: B_2_addr_7 (81)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:52  %B_2_addr_7 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_11_cast

ST_10: B_2_addr_8 (82)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:53  %B_2_addr_8 = getelementptr [288 x i32]* %B_2, i64 0, i64 %tmp_12_cast

ST_10: tmp_469 (1908)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1879  %tmp_469 = or i17 %tmp_464, 5

ST_10: tmp_470_cast (1909)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1880  %tmp_470_cast = sext i17 %tmp_469 to i64

ST_10: A_0_addr_16 (1910)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1881  %A_0_addr_16 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_470_cast

ST_10: A_1_addr_16 (2570)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2541  %A_1_addr_16 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_470_cast

ST_10: A_2_addr_16 (2794)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2765  %A_2_addr_16 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_470_cast

ST_10: tmp_15_0_0_1 (3015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2986  %tmp_15_0_0_1 = mul nsw i32 %A_0_load_3, %B_0_load_3

ST_10: tmp_15_0_0_1_1 (3018)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2989  %tmp_15_0_0_1_1 = mul nsw i32 %A_0_load_4, %B_0_load_4

ST_10: B_0_load_5 (3020)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2991  %B_0_load_5 = load i32* %B_0_addr_5, align 4

ST_10: tmp_15_0_0_1_2 (3021)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2992  %tmp_15_0_0_1_2 = mul nsw i32 %A_0_load_5, %B_0_load_5

ST_10: tmp_695 (3042)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3013  %tmp_695 = or i17 %tmp_690, 5

ST_10: tmp_696_cast (3043)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3014  %tmp_696_cast = sext i17 %tmp_695 to i64

ST_10: A_0_addr_17 (3044)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3015  %A_0_addr_17 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_696_cast

ST_10: A_1_addr_17 (3704)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3675  %A_1_addr_17 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_696_cast

ST_10: A_2_addr_17 (3928)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3899  %A_2_addr_17 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_696_cast

ST_10: B_0_load_6 (4148)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4119  %B_0_load_6 = load i32* %B_0_addr_6, align 4

ST_10: B_0_load_7 (4151)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4122  %B_0_load_7 = load i32* %B_0_addr_7, align 4

ST_10: B_0_load_8 (4154)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4125  %B_0_load_8 = load i32* %B_0_addr_8, align 4

ST_10: tmp_15_0_1_1_1 (4170)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4141  %tmp_15_0_1_1_1 = mul nsw i32 %A_1_load_4, %B_1_load_4

ST_10: B_1_load_5 (4172)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4143  %B_1_load_5 = load i32* %B_1_addr_5, align 4

ST_10: tmp_15_0_1_1_2 (4173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4144  %tmp_15_0_1_1_2 = mul nsw i32 %A_1_load_5, %B_1_load_5

ST_10: B_1_load_6 (4175)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4146  %B_1_load_6 = load i32* %B_1_addr_6, align 4

ST_10: tmp_15_0_1_2 (4176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4147  %tmp_15_0_1_2 = mul nsw i32 %A_1_load_6, %B_1_load_6

ST_10: B_1_load_7 (4178)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4149  %B_1_load_7 = load i32* %B_1_addr_7, align 4

ST_10: B_1_load_8 (4181)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4152  %B_1_load_8 = load i32* %B_1_addr_8, align 4

ST_10: B_2_load_5 (4199)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4170  %B_2_load_5 = load i32* %B_2_addr_5, align 4

ST_10: B_2_load_6 (4202)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4173  %B_2_load_6 = load i32* %B_2_addr_6, align 4

ST_10: B_2_load_7 (4205)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4176  %B_2_load_7 = load i32* %B_2_addr_7, align 4

ST_10: B_2_load_8 (4208)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4179  %B_2_load_8 = load i32* %B_2_addr_8, align 4

ST_10: tmp6 (4212)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4183  %tmp6 = add i32 %tmp_15_0_0_1_2, %tmp_15_0_0_1_1

ST_10: tmp5 (4213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4184  %tmp5 = add i32 %tmp_15_0_0_1, %tmp6

ST_10: tmp2 (4214)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4185  %tmp2 = add i32 %tmp3, %tmp5

ST_10: tmp16 (4222)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4193  %tmp16 = add i32 %tmp_15_0_1_2, %tmp_15_0_1_1_2

ST_10: tmp15 (4223)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4194  %tmp15 = add i32 %tmp_15_0_1_1_1, %tmp16

ST_10: tmp_15_1 (4237)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4208  %tmp_15_1 = mul nsw i32 %A_0_load_1, %B_0_load

ST_10: tmp_15_1_0_0_1 (4238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4209  %tmp_15_1_0_0_1 = mul nsw i32 %A_0_load_2, %B_0_load_1

ST_10: tmp_15_1_0_0_2 (4240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4211  %tmp_15_1_0_0_2 = mul nsw i32 %A_0_load_9, %B_0_load_2

ST_10: tmp_15_1_0_1 (4241)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4212  %tmp_15_1_0_1 = mul nsw i32 %A_0_load_4, %B_0_load_3

ST_10: tmp_15_1_0_1_1 (4242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4213  %tmp_15_1_0_1_1 = mul nsw i32 %A_0_load_5, %B_0_load_4

ST_10: tmp_15_1_0_1_2 (4244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4215  %tmp_15_1_0_1_2 = mul nsw i32 %A_0_load_10, %B_0_load_5

ST_10: tmp_15_1_1 (4249)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4220  %tmp_15_1_1 = mul nsw i32 %A_1_load_1, %B_1_load

ST_10: tmp_15_1_1_0_1 (4250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4221  %tmp_15_1_1_0_1 = mul nsw i32 %A_1_load_2, %B_1_load_1

ST_10: tmp_15_1_1_0_2 (4252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4223  %tmp_15_1_1_0_2 = mul nsw i32 %A_1_load_9, %B_1_load_2

ST_10: tmp_15_1_1_1 (4253)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4224  %tmp_15_1_1_1 = mul nsw i32 %A_1_load_4, %B_1_load_3

ST_10: tmp29 (4273)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4244  %tmp29 = add i32 %tmp_15_1_0_0_2, %tmp_15_1

ST_10: tmp28 (4274)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4245  %tmp28 = add i32 %tmp_15_1_0_0_1, %tmp29

ST_10: tmp31 (4275)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4246  %tmp31 = add i32 %tmp_15_1_0_1_2, %tmp_15_1_0_1_1

ST_10: tmp30 (4276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4247  %tmp30 = add i32 %tmp_15_1_0_1, %tmp31

ST_10: tmp27 (4277)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4248  %tmp27 = add i32 %tmp28, %tmp30

ST_10: tmp36 (4280)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4251  %tmp36 = add i32 %tmp_15_1_1_0_1, %tmp_15_1_1

ST_10: tmp37 (4281)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4252  %tmp37 = add i32 %tmp_15_1_1_1, %tmp_15_1_1_0_2

ST_10: tmp35 (4282)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4253  %tmp35 = add i32 %tmp36, %tmp37

ST_10: tmp_15_2 (4300)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4271  %tmp_15_2 = mul nsw i32 %A_0_load_2, %B_0_load

ST_10: tmp_15_2_0_0_1 (4301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4272  %tmp_15_2_0_0_1 = mul nsw i32 %A_0_load_9, %B_0_load_1

ST_10: tmp_15_2_0_0_2 (4303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4274  %tmp_15_2_0_0_2 = mul nsw i32 %A_0_load_12, %B_0_load_2

ST_10: tmp_15_2_0_1 (4304)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4275  %tmp_15_2_0_1 = mul nsw i32 %A_0_load_5, %B_0_load_3

ST_10: tmp_15_2_0_1_1 (4305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4276  %tmp_15_2_0_1_1 = mul nsw i32 %A_0_load_10, %B_0_load_4

ST_10: tmp_15_2_0_1_2 (4307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4278  %tmp_15_2_0_1_2 = mul nsw i32 %A_0_load_13, %B_0_load_5

ST_10: A_0_load_14 (4310)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4281  %A_0_load_14 = load i32* %A_0_addr_14, align 4

ST_10: A_1_load_14 (4322)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4293  %A_1_load_14 = load i32* %A_1_addr_14, align 4

ST_10: A_2_load_14 (4334)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4305  %A_2_load_14 = load i32* %A_2_addr_14, align 4

ST_10: tmp54 (4336)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4307  %tmp54 = add i32 %tmp_15_2_0_0_2, %tmp_15_2

ST_10: tmp53 (4337)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4308  %tmp53 = add i32 %tmp_15_2_0_0_1, %tmp54

ST_10: tmp56 (4338)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4309  %tmp56 = add i32 %tmp_15_2_0_1_2, %tmp_15_2_0_1_1

ST_10: tmp55 (4339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4310  %tmp55 = add i32 %tmp_15_2_0_1, %tmp56

ST_10: tmp52 (4340)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4311  %tmp52 = add i32 %tmp53, %tmp55

ST_10: A_0_load_15 (4365)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4336  %A_0_load_15 = load i32* %A_0_addr_15, align 4

ST_10: A_0_load_16 (4369)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4340  %A_0_load_16 = load i32* %A_0_addr_16, align 4

ST_10: A_0_load_17 (4373)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4344  %A_0_load_17 = load i32* %A_0_addr_17, align 4

ST_10: A_1_load_15 (4377)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4348  %A_1_load_15 = load i32* %A_1_addr_15, align 4

ST_10: A_1_load_16 (4381)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4352  %A_1_load_16 = load i32* %A_1_addr_16, align 4

ST_10: A_1_load_17 (4385)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4356  %A_1_load_17 = load i32* %A_1_addr_17, align 4

ST_10: A_2_load_15 (4389)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4360  %A_2_load_15 = load i32* %A_2_addr_15, align 4

ST_10: A_2_load_16 (4393)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4364  %A_2_load_16 = load i32* %A_2_addr_16, align 4

ST_10: A_2_load_17 (4397)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4368  %A_2_load_17 = load i32* %A_2_addr_17, align 4


 <State 11>: 8.21ns
ST_11: tmp_20 (109)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:80  %tmp_20 = or i17 %tmp_14, 6

ST_11: tmp_22_cast (110)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:81  %tmp_22_cast = sext i17 %tmp_20 to i64

ST_11: A_0_addr_18 (111)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:82  %A_0_addr_18 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_22_cast

ST_11: A_1_addr_18 (769)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:740  %A_1_addr_18 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_22_cast

ST_11: A_2_addr_18 (993)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:964  %A_2_addr_18 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_22_cast

ST_11: tmp_470 (1911)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1882  %tmp_470 = or i17 %tmp_464, 6

ST_11: tmp_471_cast (1912)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1883  %tmp_471_cast = sext i17 %tmp_470 to i64

ST_11: A_0_addr_19 (1913)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1884  %A_0_addr_19 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_471_cast

ST_11: A_1_addr_19 (2571)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2542  %A_1_addr_19 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_471_cast

ST_11: A_2_addr_19 (2795)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2766  %A_2_addr_19 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_471_cast

ST_11: tmp_15_0_0_2 (4149)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4120  %tmp_15_0_0_2 = mul nsw i32 %A_0_load_6, %B_0_load_6

ST_11: B_0_load_7 (4151)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4122  %B_0_load_7 = load i32* %B_0_addr_7, align 4

ST_11: tmp_15_0_0_2_1 (4152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4123  %tmp_15_0_0_2_1 = mul nsw i32 %A_0_load_7, %B_0_load_7

ST_11: B_0_load_8 (4154)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4125  %B_0_load_8 = load i32* %B_0_addr_8, align 4

ST_11: tmp_15_0_0_2_2 (4155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4126  %tmp_15_0_0_2_2 = mul nsw i32 %A_0_load_8, %B_0_load_8

ST_11: B_1_load_7 (4178)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4149  %B_1_load_7 = load i32* %B_1_addr_7, align 4

ST_11: tmp_15_0_1_2_1 (4179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4150  %tmp_15_0_1_2_1 = mul nsw i32 %A_1_load_7, %B_1_load_7

ST_11: B_1_load_8 (4181)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4152  %B_1_load_8 = load i32* %B_1_addr_8, align 4

ST_11: tmp_15_0_1_2_2 (4182)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4153  %tmp_15_0_1_2_2 = mul nsw i32 %A_1_load_8, %B_1_load_8

ST_11: tmp_15_0_2_0_2 (4191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4162  %tmp_15_0_2_0_2 = mul nsw i32 %A_2_load_2, %B_2_load_2

ST_11: tmp_15_0_2_1 (4194)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4165  %tmp_15_0_2_1 = mul nsw i32 %A_2_load_3, %B_2_load_3

ST_11: tmp_15_0_2_1_1 (4197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4168  %tmp_15_0_2_1_1 = mul nsw i32 %A_2_load_4, %B_2_load_4

ST_11: tmp_15_0_2_1_2 (4200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4171  %tmp_15_0_2_1_2 = mul nsw i32 %A_2_load_5, %B_2_load_5

ST_11: tmp_15_0_2_2 (4203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4174  %tmp_15_0_2_2 = mul nsw i32 %A_2_load_6, %B_2_load_6

ST_11: B_2_load_7 (4205)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4176  %B_2_load_7 = load i32* %B_2_addr_7, align 4

ST_11: tmp_15_0_2_2_1 (4206)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4177  %tmp_15_0_2_2_1 = mul nsw i32 %A_2_load_7, %B_2_load_7

ST_11: B_2_load_8 (4208)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4179  %B_2_load_8 = load i32* %B_2_addr_8, align 4

ST_11: tmp_15_0_2_2_2 (4209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4180  %tmp_15_0_2_2_2 = mul nsw i32 %A_2_load_8, %B_2_load_8

ST_11: tmp9 (4215)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4186  %tmp9 = add i32 %tmp_15_0_0_2_2, %tmp_15_0_0_2_1

ST_11: tmp8 (4216)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4187  %tmp8 = add i32 %tmp_15_0_0_2, %tmp9

ST_11: tmp7 (4220)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4191  %tmp7 = add i32 %tmp8, %tmp10

ST_11: tmp1 (4221)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4192  %tmp1 = add i32 %tmp2, %tmp7

ST_11: tmp18 (4224)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4195  %tmp18 = add i32 %tmp_15_0_1_2_2, %tmp_15_0_1_2_1

ST_11: tmp17 (4226)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4197  %tmp17 = add i32 %tmp18, %tmp19

ST_11: tmp14 (4227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4198  %tmp14 = add i32 %tmp15, %tmp17

ST_11: tmp22 (4228)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4199  %tmp22 = add i32 %tmp_15_0_2_1_1, %tmp_15_0_2_1

ST_11: tmp21 (4229)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4200  %tmp21 = add i32 %tmp_15_0_2_0_2, %tmp22

ST_11: tmp24 (4230)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4201  %tmp24 = add i32 %tmp_15_0_2_2, %tmp_15_0_2_1_2

ST_11: tmp25 (4231)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4202  %tmp25 = add i32 %tmp_15_0_2_2_2, %tmp_15_0_2_2_1

ST_11: tmp23 (4232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4203  %tmp23 = add i32 %tmp24, %tmp25

ST_11: tmp20 (4233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4204  %tmp20 = add i32 %tmp21, %tmp23

ST_11: tmp13 (4234)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4205  %tmp13 = add i32 %tmp14, %tmp20

ST_11: result_3_0_2_2_2 (4235)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4206  %result_3_0_2_2_2 = add nsw i32 %tmp1, %tmp13

ST_11: tmp_15_1_0_2 (4245)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4216  %tmp_15_1_0_2 = mul nsw i32 %A_0_load_7, %B_0_load_6

ST_11: tmp_15_1_0_2_1 (4246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4217  %tmp_15_1_0_2_1 = mul nsw i32 %A_0_load_8, %B_0_load_7

ST_11: tmp_15_1_0_2_2 (4248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4219  %tmp_15_1_0_2_2 = mul nsw i32 %A_0_load_11, %B_0_load_8

ST_11: tmp_15_1_1_1_1 (4254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4225  %tmp_15_1_1_1_1 = mul nsw i32 %A_1_load_5, %B_1_load_4

ST_11: tmp_15_1_1_1_2 (4256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4227  %tmp_15_1_1_1_2 = mul nsw i32 %A_1_load_10, %B_1_load_5

ST_11: tmp_15_1_1_2 (4257)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4228  %tmp_15_1_1_2 = mul nsw i32 %A_1_load_7, %B_1_load_6

ST_11: tmp_15_1_1_2_1 (4258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4229  %tmp_15_1_1_2_1 = mul nsw i32 %A_1_load_8, %B_1_load_7

ST_11: tmp_15_1_1_2_2 (4260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4231  %tmp_15_1_1_2_2 = mul nsw i32 %A_1_load_11, %B_1_load_8

ST_11: tmp_15_1_2_0_2 (4264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4235  %tmp_15_1_2_0_2 = mul nsw i32 %A_2_load_9, %B_2_load_2

ST_11: tmp_15_1_2_1 (4265)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4236  %tmp_15_1_2_1 = mul nsw i32 %A_2_load_4, %B_2_load_3

ST_11: tmp_15_1_2_1_1 (4266)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4237  %tmp_15_1_2_1_1 = mul nsw i32 %A_2_load_5, %B_2_load_4

ST_11: tmp_15_1_2_1_2 (4268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4239  %tmp_15_1_2_1_2 = mul nsw i32 %A_2_load_10, %B_2_load_5

ST_11: tmp_15_1_2_2 (4269)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4240  %tmp_15_1_2_2 = mul nsw i32 %A_2_load_7, %B_2_load_6

ST_11: tmp_15_1_2_2_1 (4270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4241  %tmp_15_1_2_2_1 = mul nsw i32 %A_2_load_8, %B_2_load_7

ST_11: tmp_15_1_2_2_2 (4272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4243  %tmp_15_1_2_2_2 = mul nsw i32 %A_2_load_11, %B_2_load_8

ST_11: tmp34 (4278)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4249  %tmp34 = add i32 %tmp_15_1_0_2_2, %tmp_15_1_0_2_1

ST_11: tmp33 (4279)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4250  %tmp33 = add i32 %tmp_15_1_0_2, %tmp34

ST_11: tmp32 (4283)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4254  %tmp32 = add i32 %tmp33, %tmp35

ST_11: tmp26 (4284)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4255  %tmp26 = add i32 %tmp27, %tmp32

ST_11: tmp41 (4285)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4256  %tmp41 = add i32 %tmp_15_1_1_2, %tmp_15_1_1_1_2

ST_11: tmp40 (4286)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4257  %tmp40 = add i32 %tmp_15_1_1_1_1, %tmp41

ST_11: tmp43 (4287)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4258  %tmp43 = add i32 %tmp_15_1_1_2_2, %tmp_15_1_1_2_1

ST_11: tmp42 (4289)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4260  %tmp42 = add i32 %tmp43, %tmp44

ST_11: tmp39 (4290)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4261  %tmp39 = add i32 %tmp40, %tmp42

ST_11: tmp47 (4291)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4262  %tmp47 = add i32 %tmp_15_1_2_1_1, %tmp_15_1_2_1

ST_11: tmp46 (4292)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4263  %tmp46 = add i32 %tmp_15_1_2_0_2, %tmp47

ST_11: tmp49 (4293)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4264  %tmp49 = add i32 %tmp_15_1_2_2, %tmp_15_1_2_1_2

ST_11: tmp50 (4294)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4265  %tmp50 = add i32 %tmp_15_1_2_2_2, %tmp_15_1_2_2_1

ST_11: tmp48 (4295)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4266  %tmp48 = add i32 %tmp49, %tmp50

ST_11: tmp45 (4296)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4267  %tmp45 = add i32 %tmp46, %tmp48

ST_11: tmp38 (4297)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4268  %tmp38 = add i32 %tmp39, %tmp45

ST_11: result_3_1_2_2_2 (4298)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4269  %result_3_1_2_2_2 = add nsw i32 %tmp26, %tmp38

ST_11: tmp_15_2_0_2 (4308)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4279  %tmp_15_2_0_2 = mul nsw i32 %A_0_load_8, %B_0_load_6

ST_11: tmp_15_2_0_2_1 (4309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4280  %tmp_15_2_0_2_1 = mul nsw i32 %A_0_load_11, %B_0_load_7

ST_11: tmp_15_2_0_2_2 (4311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4282  %tmp_15_2_0_2_2 = mul nsw i32 %A_0_load_14, %B_0_load_8

ST_11: tmp_15_2_1 (4312)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4283  %tmp_15_2_1 = mul nsw i32 %A_1_load_2, %B_1_load

ST_11: tmp_15_2_1_0_1 (4313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4284  %tmp_15_2_1_0_1 = mul nsw i32 %A_1_load_9, %B_1_load_1

ST_11: tmp_15_2_1_0_2 (4315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4286  %tmp_15_2_1_0_2 = mul nsw i32 %A_1_load_12, %B_1_load_2

ST_11: tmp_15_2_1_1 (4316)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4287  %tmp_15_2_1_1 = mul nsw i32 %A_1_load_5, %B_1_load_3

ST_11: tmp_15_2_1_1_1 (4317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4288  %tmp_15_2_1_1_1 = mul nsw i32 %A_1_load_10, %B_1_load_4

ST_11: tmp_15_2_1_1_2 (4319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4290  %tmp_15_2_1_1_2 = mul nsw i32 %A_1_load_13, %B_1_load_5

ST_11: tmp_15_2_1_2 (4320)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4291  %tmp_15_2_1_2 = mul nsw i32 %A_1_load_8, %B_1_load_6

ST_11: tmp_15_2_1_2_1 (4321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4292  %tmp_15_2_1_2_1 = mul nsw i32 %A_1_load_11, %B_1_load_7

ST_11: tmp_15_2_1_2_2 (4323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4294  %tmp_15_2_1_2_2 = mul nsw i32 %A_1_load_14, %B_1_load_8

ST_11: tmp_15_2_2 (4324)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4295  %tmp_15_2_2 = mul nsw i32 %A_2_load_2, %B_2_load

ST_11: tmp_15_2_2_0_1 (4325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4296  %tmp_15_2_2_0_1 = mul nsw i32 %A_2_load_9, %B_2_load_1

ST_11: tmp_15_2_2_0_2 (4327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4298  %tmp_15_2_2_0_2 = mul nsw i32 %A_2_load_12, %B_2_load_2

ST_11: tmp_15_2_2_1 (4328)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4299  %tmp_15_2_2_1 = mul nsw i32 %A_2_load_5, %B_2_load_3

ST_11: tmp_15_2_2_1_1 (4329)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4300  %tmp_15_2_2_1_1 = mul nsw i32 %A_2_load_10, %B_2_load_4

ST_11: tmp_15_2_2_1_2 (4331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4302  %tmp_15_2_2_1_2 = mul nsw i32 %A_2_load_13, %B_2_load_5

ST_11: tmp_15_2_2_2 (4332)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4303  %tmp_15_2_2_2 = mul nsw i32 %A_2_load_8, %B_2_load_6

ST_11: tmp_15_2_2_2_1 (4333)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4304  %tmp_15_2_2_2_1 = mul nsw i32 %A_2_load_11, %B_2_load_7

ST_11: tmp_15_2_2_2_2 (4335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4306  %tmp_15_2_2_2_2 = mul nsw i32 %A_2_load_14, %B_2_load_8

ST_11: tmp59 (4341)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4312  %tmp59 = add i32 %tmp_15_2_0_2_2, %tmp_15_2_0_2_1

ST_11: tmp58 (4342)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4313  %tmp58 = add i32 %tmp_15_2_0_2, %tmp59

ST_11: tmp61 (4343)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4314  %tmp61 = add i32 %tmp_15_2_1_0_1, %tmp_15_2_1

ST_11: tmp62 (4344)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4315  %tmp62 = add i32 %tmp_15_2_1_1, %tmp_15_2_1_0_2

ST_11: tmp60 (4345)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4316  %tmp60 = add i32 %tmp61, %tmp62

ST_11: tmp57 (4346)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4317  %tmp57 = add i32 %tmp58, %tmp60

ST_11: tmp51 (4347)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4318  %tmp51 = add i32 %tmp52, %tmp57

ST_11: tmp66 (4348)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4319  %tmp66 = add i32 %tmp_15_2_1_2, %tmp_15_2_1_1_2

ST_11: tmp65 (4349)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4320  %tmp65 = add i32 %tmp_15_2_1_1_1, %tmp66

ST_11: tmp68 (4350)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4321  %tmp68 = add i32 %tmp_15_2_1_2_2, %tmp_15_2_1_2_1

ST_11: tmp69 (4351)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4322  %tmp69 = add i32 %tmp_15_2_2_0_1, %tmp_15_2_2

ST_11: tmp67 (4352)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4323  %tmp67 = add i32 %tmp68, %tmp69

ST_11: tmp64 (4353)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4324  %tmp64 = add i32 %tmp65, %tmp67

ST_11: tmp72 (4354)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4325  %tmp72 = add i32 %tmp_15_2_2_1_1, %tmp_15_2_2_1

ST_11: tmp71 (4355)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4326  %tmp71 = add i32 %tmp_15_2_2_0_2, %tmp72

ST_11: tmp74 (4356)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4327  %tmp74 = add i32 %tmp_15_2_2_2, %tmp_15_2_2_1_2

ST_11: tmp75 (4357)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4328  %tmp75 = add i32 %tmp_15_2_2_2_2, %tmp_15_2_2_2_1

ST_11: tmp73 (4358)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4329  %tmp73 = add i32 %tmp74, %tmp75

ST_11: tmp70 (4359)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4330  %tmp70 = add i32 %tmp71, %tmp73

ST_11: tmp63 (4360)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4331  %tmp63 = add i32 %tmp64, %tmp70

ST_11: result_3_2_2_2_2 (4361)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4332  %result_3_2_2_2_2 = add nsw i32 %tmp51, %tmp63

ST_11: tmp_15_3 (4363)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4334  %tmp_15_3 = mul nsw i32 %A_0_load_9, %B_0_load

ST_11: tmp_15_3_0_0_1 (4364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4335  %tmp_15_3_0_0_1 = mul nsw i32 %A_0_load_12, %B_0_load_1

ST_11: tmp_15_3_0_0_2 (4366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4337  %tmp_15_3_0_0_2 = mul nsw i32 %A_0_load_15, %B_0_load_2

ST_11: tmp_15_3_0_1 (4367)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4338  %tmp_15_3_0_1 = mul nsw i32 %A_0_load_10, %B_0_load_3

ST_11: tmp_15_3_0_1_1 (4368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4339  %tmp_15_3_0_1_1 = mul nsw i32 %A_0_load_13, %B_0_load_4

ST_11: A_0_load_16 (4369)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4340  %A_0_load_16 = load i32* %A_0_addr_16, align 4

ST_11: tmp_15_3_0_1_2 (4370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4341  %tmp_15_3_0_1_2 = mul nsw i32 %A_0_load_16, %B_0_load_5

ST_11: tmp_15_3_0_2 (4371)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4342  %tmp_15_3_0_2 = mul nsw i32 %A_0_load_11, %B_0_load_6

ST_11: tmp_15_3_0_2_1 (4372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4343  %tmp_15_3_0_2_1 = mul nsw i32 %A_0_load_14, %B_0_load_7

ST_11: A_0_load_17 (4373)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4344  %A_0_load_17 = load i32* %A_0_addr_17, align 4

ST_11: tmp_15_3_0_2_2 (4374)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4345  %tmp_15_3_0_2_2 = mul nsw i32 %A_0_load_17, %B_0_load_8

ST_11: tmp_15_3_1 (4375)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4346  %tmp_15_3_1 = mul nsw i32 %A_1_load_9, %B_1_load

ST_11: tmp_15_3_1_0_1 (4376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4347  %tmp_15_3_1_0_1 = mul nsw i32 %A_1_load_12, %B_1_load_1

ST_11: tmp_15_3_1_0_2 (4378)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4349  %tmp_15_3_1_0_2 = mul nsw i32 %A_1_load_15, %B_1_load_2

ST_11: tmp_15_3_1_1 (4379)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4350  %tmp_15_3_1_1 = mul nsw i32 %A_1_load_10, %B_1_load_3

ST_11: tmp_15_3_1_1_1 (4380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4351  %tmp_15_3_1_1_1 = mul nsw i32 %A_1_load_13, %B_1_load_4

ST_11: A_1_load_16 (4381)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4352  %A_1_load_16 = load i32* %A_1_addr_16, align 4

ST_11: tmp_15_3_1_1_2 (4382)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4353  %tmp_15_3_1_1_2 = mul nsw i32 %A_1_load_16, %B_1_load_5

ST_11: tmp_15_3_1_2 (4383)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4354  %tmp_15_3_1_2 = mul nsw i32 %A_1_load_11, %B_1_load_6

ST_11: tmp_15_3_1_2_1 (4384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4355  %tmp_15_3_1_2_1 = mul nsw i32 %A_1_load_14, %B_1_load_7

ST_11: A_1_load_17 (4385)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4356  %A_1_load_17 = load i32* %A_1_addr_17, align 4

ST_11: tmp_15_3_1_2_2 (4386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4357  %tmp_15_3_1_2_2 = mul nsw i32 %A_1_load_17, %B_1_load_8

ST_11: tmp_15_3_2 (4387)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4358  %tmp_15_3_2 = mul nsw i32 %A_2_load_9, %B_2_load

ST_11: tmp_15_3_2_0_1 (4388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4359  %tmp_15_3_2_0_1 = mul nsw i32 %A_2_load_12, %B_2_load_1

ST_11: tmp_15_3_2_0_2 (4390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4361  %tmp_15_3_2_0_2 = mul nsw i32 %A_2_load_15, %B_2_load_2

ST_11: tmp_15_3_2_1 (4391)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4362  %tmp_15_3_2_1 = mul nsw i32 %A_2_load_10, %B_2_load_3

ST_11: tmp_15_3_2_1_1 (4392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4363  %tmp_15_3_2_1_1 = mul nsw i32 %A_2_load_13, %B_2_load_4

ST_11: A_2_load_16 (4393)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4364  %A_2_load_16 = load i32* %A_2_addr_16, align 4

ST_11: tmp_15_3_2_1_2 (4394)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4365  %tmp_15_3_2_1_2 = mul nsw i32 %A_2_load_16, %B_2_load_5

ST_11: tmp_15_3_2_2 (4395)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4366  %tmp_15_3_2_2 = mul nsw i32 %A_2_load_11, %B_2_load_6

ST_11: tmp_15_3_2_2_1 (4396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4367  %tmp_15_3_2_2_1 = mul nsw i32 %A_2_load_14, %B_2_load_7

ST_11: A_2_load_17 (4397)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4368  %A_2_load_17 = load i32* %A_2_addr_17, align 4

ST_11: tmp_15_3_2_2_2 (4398)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4369  %tmp_15_3_2_2_2 = mul nsw i32 %A_2_load_17, %B_2_load_8

ST_11: tmp79 (4399)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4370  %tmp79 = add i32 %tmp_15_3_0_0_2, %tmp_15_3

ST_11: tmp78 (4400)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4371  %tmp78 = add i32 %tmp_15_3_0_0_1, %tmp79

ST_11: tmp81 (4401)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4372  %tmp81 = add i32 %tmp_15_3_0_1_2, %tmp_15_3_0_1_1

ST_11: tmp80 (4402)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4373  %tmp80 = add i32 %tmp_15_3_0_1, %tmp81

ST_11: tmp77 (4403)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4374  %tmp77 = add i32 %tmp78, %tmp80

ST_11: tmp84 (4404)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4375  %tmp84 = add i32 %tmp_15_3_0_2_2, %tmp_15_3_0_2_1

ST_11: tmp83 (4405)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4376  %tmp83 = add i32 %tmp_15_3_0_2, %tmp84

ST_11: tmp86 (4406)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4377  %tmp86 = add i32 %tmp_15_3_1_0_1, %tmp_15_3_1

ST_11: tmp87 (4407)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4378  %tmp87 = add i32 %tmp_15_3_1_1, %tmp_15_3_1_0_2

ST_11: tmp85 (4408)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4379  %tmp85 = add i32 %tmp86, %tmp87

ST_11: tmp82 (4409)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4380  %tmp82 = add i32 %tmp83, %tmp85

ST_11: tmp76 (4410)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4381  %tmp76 = add i32 %tmp77, %tmp82

ST_11: tmp91 (4411)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4382  %tmp91 = add i32 %tmp_15_3_1_2, %tmp_15_3_1_1_2

ST_11: tmp90 (4412)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4383  %tmp90 = add i32 %tmp_15_3_1_1_1, %tmp91

ST_11: tmp93 (4413)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4384  %tmp93 = add i32 %tmp_15_3_1_2_2, %tmp_15_3_1_2_1

ST_11: tmp94 (4414)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4385  %tmp94 = add i32 %tmp_15_3_2_0_1, %tmp_15_3_2

ST_11: tmp92 (4415)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4386  %tmp92 = add i32 %tmp93, %tmp94

ST_11: tmp89 (4416)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4387  %tmp89 = add i32 %tmp90, %tmp92

ST_11: tmp97 (4417)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4388  %tmp97 = add i32 %tmp_15_3_2_1_1, %tmp_15_3_2_1

ST_11: tmp96 (4418)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4389  %tmp96 = add i32 %tmp_15_3_2_0_2, %tmp97

ST_11: tmp99 (4419)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4390  %tmp99 = add i32 %tmp_15_3_2_2, %tmp_15_3_2_1_2

ST_11: tmp100 (4420)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4391  %tmp100 = add i32 %tmp_15_3_2_2_2, %tmp_15_3_2_2_1

ST_11: tmp98 (4421)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4392  %tmp98 = add i32 %tmp99, %tmp100

ST_11: tmp95 (4422)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4393  %tmp95 = add i32 %tmp96, %tmp98

ST_11: tmp88 (4423)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4394  %tmp88 = add i32 %tmp89, %tmp95

ST_11: result_3_3_2_2_2 (4424)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4395  %result_3_3_2_2_2 = add nsw i32 %tmp76, %tmp88

ST_11: A_0_load_18 (4428)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4399  %A_0_load_18 = load i32* %A_0_addr_18, align 4

ST_11: A_0_load_19 (4432)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4403  %A_0_load_19 = load i32* %A_0_addr_19, align 4

ST_11: A_1_load_18 (4440)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4411  %A_1_load_18 = load i32* %A_1_addr_18, align 4

ST_11: A_1_load_19 (4444)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4415  %A_1_load_19 = load i32* %A_1_addr_19, align 4

ST_11: A_2_load_18 (4452)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4423  %A_2_load_18 = load i32* %A_2_addr_18, align 4

ST_11: A_2_load_19 (4456)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4427  %A_2_load_19 = load i32* %A_2_addr_19, align 4


 <State 12>: 7.32ns
ST_12: tmp_1_mid2_cast1 (34)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5  %tmp_1_mid2_cast1 = zext i6 %tmp_1_mid2_v to i14

ST_12: tmp_11 (83)  [1/1] 0.64ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:54  %tmp_11 = mul i14 %tmp_1_mid2_cast1, 222

ST_12: tmp_4_cast (86)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:57  %tmp_4_cast = zext i8 %start_x_mid2 to i14

ST_12: tmp_21 (112)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:83  %tmp_21 = or i17 %tmp_14, 7

ST_12: tmp_23_cast (113)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:84  %tmp_23_cast = sext i17 %tmp_21 to i64

ST_12: A_0_addr_21 (114)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:85  %A_0_addr_21 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_23_cast

ST_12: A_1_addr_21 (770)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:741  %A_1_addr_21 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_23_cast

ST_12: A_2_addr_21 (994)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:965  %A_2_addr_21 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_23_cast

ST_12: tmp_238 (1211)  [1/1] 2.21ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1182  %tmp_238 = add i14 %tmp_11, %tmp_4_cast

ST_12: tmp_240_cast (1212)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1183  %tmp_240_cast = zext i14 %tmp_238 to i22

ST_12: tmp_239 (1213)  [1/1] 2.85ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1184  %tmp_239 = mul i22 %tmp_240_cast, 222

ST_12: tmp_241_cast (1214)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1185  %tmp_241_cast = sext i22 %tmp_239 to i64

ST_12: C_addr (1215)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1186  %C_addr = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_241_cast

ST_12: tmp_240 (1216)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1187  %tmp_240 = or i22 %tmp_239, 1

ST_12: tmp_242_cast (1217)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1188  %tmp_242_cast = zext i22 %tmp_240 to i64

ST_12: C_addr_1 (1218)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1189  %C_addr_1 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_242_cast

ST_12: tmp_696 (3045)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3016  %tmp_696 = or i17 %tmp_690, 6

ST_12: tmp_697_cast (3046)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3017  %tmp_697_cast = sext i17 %tmp_696 to i64

ST_12: A_0_addr_20 (3047)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3018  %A_0_addr_20 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_697_cast

ST_12: A_1_addr_20 (3705)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3676  %A_1_addr_20 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_697_cast

ST_12: A_2_addr_20 (3929)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3900  %A_2_addr_20 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_697_cast

ST_12: StgValue_928 (4236)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4207  store i32 %result_3_0_2_2_2, i32* %C_addr, align 4

ST_12: StgValue_929 (4299)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4270  store i32 %result_3_1_2_2_2, i32* %C_addr_1, align 4

ST_12: tmp_15_4 (4426)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4397  %tmp_15_4 = mul nsw i32 %A_0_load_12, %B_0_load

ST_12: tmp_15_4_0_0_1 (4427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4398  %tmp_15_4_0_0_1 = mul nsw i32 %A_0_load_15, %B_0_load_1

ST_12: A_0_load_18 (4428)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4399  %A_0_load_18 = load i32* %A_0_addr_18, align 4

ST_12: tmp_15_4_0_0_2 (4429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4400  %tmp_15_4_0_0_2 = mul nsw i32 %A_0_load_18, %B_0_load_2

ST_12: tmp_15_4_0_1 (4430)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4401  %tmp_15_4_0_1 = mul nsw i32 %A_0_load_13, %B_0_load_3

ST_12: tmp_15_4_0_1_1 (4431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4402  %tmp_15_4_0_1_1 = mul nsw i32 %A_0_load_16, %B_0_load_4

ST_12: A_0_load_19 (4432)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4403  %A_0_load_19 = load i32* %A_0_addr_19, align 4

ST_12: tmp_15_4_0_1_2 (4433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4404  %tmp_15_4_0_1_2 = mul nsw i32 %A_0_load_19, %B_0_load_5

ST_12: A_0_load_20 (4436)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4407  %A_0_load_20 = load i32* %A_0_addr_20, align 4

ST_12: tmp_15_4_1 (4438)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4409  %tmp_15_4_1 = mul nsw i32 %A_1_load_12, %B_1_load

ST_12: tmp_15_4_1_0_1 (4439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4410  %tmp_15_4_1_0_1 = mul nsw i32 %A_1_load_15, %B_1_load_1

ST_12: A_1_load_18 (4440)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4411  %A_1_load_18 = load i32* %A_1_addr_18, align 4

ST_12: tmp_15_4_1_0_2 (4441)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4412  %tmp_15_4_1_0_2 = mul nsw i32 %A_1_load_18, %B_1_load_2

ST_12: tmp_15_4_1_1 (4442)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4413  %tmp_15_4_1_1 = mul nsw i32 %A_1_load_13, %B_1_load_3

ST_12: A_1_load_19 (4444)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4415  %A_1_load_19 = load i32* %A_1_addr_19, align 4

ST_12: A_1_load_20 (4448)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4419  %A_1_load_20 = load i32* %A_1_addr_20, align 4

ST_12: A_2_load_18 (4452)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4423  %A_2_load_18 = load i32* %A_2_addr_18, align 4

ST_12: A_2_load_19 (4456)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4427  %A_2_load_19 = load i32* %A_2_addr_19, align 4

ST_12: A_2_load_20 (4460)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4431  %A_2_load_20 = load i32* %A_2_addr_20, align 4

ST_12: tmp104 (4462)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4433  %tmp104 = add i32 %tmp_15_4_0_0_2, %tmp_15_4

ST_12: tmp103 (4463)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4434  %tmp103 = add i32 %tmp_15_4_0_0_1, %tmp104

ST_12: tmp106 (4464)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4435  %tmp106 = add i32 %tmp_15_4_0_1_2, %tmp_15_4_0_1_1

ST_12: tmp105 (4465)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4436  %tmp105 = add i32 %tmp_15_4_0_1, %tmp106

ST_12: tmp102 (4466)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4437  %tmp102 = add i32 %tmp103, %tmp105

ST_12: tmp111 (4469)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4440  %tmp111 = add i32 %tmp_15_4_1_0_1, %tmp_15_4_1

ST_12: tmp112 (4470)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4441  %tmp112 = add i32 %tmp_15_4_1_1, %tmp_15_4_1_0_2

ST_12: tmp110 (4471)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4442  %tmp110 = add i32 %tmp111, %tmp112

ST_12: A_0_load_21 (4491)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4462  %A_0_load_21 = load i32* %A_0_addr_21, align 4

ST_12: A_1_load_21 (4503)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4474  %A_1_load_21 = load i32* %A_1_addr_21, align 4

ST_12: A_2_load_21 (4515)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4486  %A_2_load_21 = load i32* %A_2_addr_21, align 4


 <State 13>: 8.21ns
ST_13: tmp_241 (1219)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1190  %tmp_241 = add i22 %tmp_239, 2

ST_13: tmp_243_cast (1220)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1191  %tmp_243_cast = sext i22 %tmp_241 to i64

ST_13: C_addr_2 (1221)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1192  %C_addr_2 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_243_cast

ST_13: tmp_242 (1222)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1193  %tmp_242 = add i22 %tmp_239, 3

ST_13: tmp_244_cast (1223)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1194  %tmp_244_cast = sext i22 %tmp_242 to i64

ST_13: C_addr_3 (1224)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1195  %C_addr_3 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_244_cast

ST_13: tmp_471 (1914)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1885  %tmp_471 = or i17 %tmp_464, 7

ST_13: tmp_472_cast (1915)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1886  %tmp_472_cast = sext i17 %tmp_471 to i64

ST_13: A_0_addr_22 (1916)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1887  %A_0_addr_22 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_472_cast

ST_13: A_1_addr_22 (2572)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2543  %A_1_addr_22 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_472_cast

ST_13: A_2_addr_22 (2796)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2767  %A_2_addr_22 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_472_cast

ST_13: tmp_697 (3048)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3019  %tmp_697 = or i17 %tmp_690, 7

ST_13: tmp_698_cast (3049)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3020  %tmp_698_cast = sext i17 %tmp_697 to i64

ST_13: A_0_addr_23 (3050)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3021  %A_0_addr_23 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_698_cast

ST_13: A_1_addr_23 (3706)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3677  %A_1_addr_23 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_698_cast

ST_13: A_2_addr_23 (3930)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3901  %A_2_addr_23 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_698_cast

ST_13: StgValue_976 (4236)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4207  store i32 %result_3_0_2_2_2, i32* %C_addr, align 4

ST_13: StgValue_977 (4299)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4270  store i32 %result_3_1_2_2_2, i32* %C_addr_1, align 4

ST_13: StgValue_978 (4362)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4333  store i32 %result_3_2_2_2_2, i32* %C_addr_2, align 4

ST_13: StgValue_979 (4425)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4396  store i32 %result_3_3_2_2_2, i32* %C_addr_3, align 4

ST_13: tmp_15_4_0_2 (4434)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4405  %tmp_15_4_0_2 = mul nsw i32 %A_0_load_14, %B_0_load_6

ST_13: tmp_15_4_0_2_1 (4435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4406  %tmp_15_4_0_2_1 = mul nsw i32 %A_0_load_17, %B_0_load_7

ST_13: A_0_load_20 (4436)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4407  %A_0_load_20 = load i32* %A_0_addr_20, align 4

ST_13: tmp_15_4_0_2_2 (4437)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4408  %tmp_15_4_0_2_2 = mul nsw i32 %A_0_load_20, %B_0_load_8

ST_13: tmp_15_4_1_1_1 (4443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4414  %tmp_15_4_1_1_1 = mul nsw i32 %A_1_load_16, %B_1_load_4

ST_13: tmp_15_4_1_1_2 (4445)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4416  %tmp_15_4_1_1_2 = mul nsw i32 %A_1_load_19, %B_1_load_5

ST_13: tmp_15_4_1_2 (4446)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4417  %tmp_15_4_1_2 = mul nsw i32 %A_1_load_14, %B_1_load_6

ST_13: tmp_15_4_1_2_1 (4447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4418  %tmp_15_4_1_2_1 = mul nsw i32 %A_1_load_17, %B_1_load_7

ST_13: A_1_load_20 (4448)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4419  %A_1_load_20 = load i32* %A_1_addr_20, align 4

ST_13: tmp_15_4_1_2_2 (4449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4420  %tmp_15_4_1_2_2 = mul nsw i32 %A_1_load_20, %B_1_load_8

ST_13: tmp_15_4_2 (4450)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4421  %tmp_15_4_2 = mul nsw i32 %A_2_load_12, %B_2_load

ST_13: tmp_15_4_2_0_1 (4451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4422  %tmp_15_4_2_0_1 = mul nsw i32 %A_2_load_15, %B_2_load_1

ST_13: tmp_15_4_2_0_2 (4453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4424  %tmp_15_4_2_0_2 = mul nsw i32 %A_2_load_18, %B_2_load_2

ST_13: tmp_15_4_2_1 (4454)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4425  %tmp_15_4_2_1 = mul nsw i32 %A_2_load_13, %B_2_load_3

ST_13: tmp_15_4_2_1_1 (4455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4426  %tmp_15_4_2_1_1 = mul nsw i32 %A_2_load_16, %B_2_load_4

ST_13: tmp_15_4_2_1_2 (4457)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4428  %tmp_15_4_2_1_2 = mul nsw i32 %A_2_load_19, %B_2_load_5

ST_13: tmp_15_4_2_2 (4458)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4429  %tmp_15_4_2_2 = mul nsw i32 %A_2_load_14, %B_2_load_6

ST_13: tmp_15_4_2_2_1 (4459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4430  %tmp_15_4_2_2_1 = mul nsw i32 %A_2_load_17, %B_2_load_7

ST_13: A_2_load_20 (4460)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4431  %A_2_load_20 = load i32* %A_2_addr_20, align 4

ST_13: tmp_15_4_2_2_2 (4461)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4432  %tmp_15_4_2_2_2 = mul nsw i32 %A_2_load_20, %B_2_load_8

ST_13: tmp109 (4467)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4438  %tmp109 = add i32 %tmp_15_4_0_2_2, %tmp_15_4_0_2_1

ST_13: tmp108 (4468)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4439  %tmp108 = add i32 %tmp_15_4_0_2, %tmp109

ST_13: tmp107 (4472)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4443  %tmp107 = add i32 %tmp108, %tmp110

ST_13: tmp101 (4473)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4444  %tmp101 = add i32 %tmp102, %tmp107

ST_13: tmp116 (4474)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4445  %tmp116 = add i32 %tmp_15_4_1_2, %tmp_15_4_1_1_2

ST_13: tmp115 (4475)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4446  %tmp115 = add i32 %tmp_15_4_1_1_1, %tmp116

ST_13: tmp118 (4476)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4447  %tmp118 = add i32 %tmp_15_4_1_2_2, %tmp_15_4_1_2_1

ST_13: tmp119 (4477)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4448  %tmp119 = add i32 %tmp_15_4_2_0_1, %tmp_15_4_2

ST_13: tmp117 (4478)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4449  %tmp117 = add i32 %tmp118, %tmp119

ST_13: tmp114 (4479)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4450  %tmp114 = add i32 %tmp115, %tmp117

ST_13: tmp122 (4480)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4451  %tmp122 = add i32 %tmp_15_4_2_1_1, %tmp_15_4_2_1

ST_13: tmp121 (4481)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4452  %tmp121 = add i32 %tmp_15_4_2_0_2, %tmp122

ST_13: tmp124 (4482)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4453  %tmp124 = add i32 %tmp_15_4_2_2, %tmp_15_4_2_1_2

ST_13: tmp125 (4483)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4454  %tmp125 = add i32 %tmp_15_4_2_2_2, %tmp_15_4_2_2_1

ST_13: tmp123 (4484)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4455  %tmp123 = add i32 %tmp124, %tmp125

ST_13: tmp120 (4485)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4456  %tmp120 = add i32 %tmp121, %tmp123

ST_13: tmp113 (4486)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4457  %tmp113 = add i32 %tmp114, %tmp120

ST_13: result_3_4_2_2_2 (4487)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4458  %result_3_4_2_2_2 = add nsw i32 %tmp101, %tmp113

ST_13: A_0_load_21 (4491)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4462  %A_0_load_21 = load i32* %A_0_addr_21, align 4

ST_13: A_0_load_22 (4495)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4466  %A_0_load_22 = load i32* %A_0_addr_22, align 4

ST_13: A_0_load_23 (4499)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4470  %A_0_load_23 = load i32* %A_0_addr_23, align 4

ST_13: tmp_15_5_1 (4501)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4472  %tmp_15_5_1 = mul nsw i32 %A_1_load_15, %B_1_load

ST_13: tmp_15_5_1_0_1 (4502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4473  %tmp_15_5_1_0_1 = mul nsw i32 %A_1_load_18, %B_1_load_1

ST_13: A_1_load_21 (4503)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4474  %A_1_load_21 = load i32* %A_1_addr_21, align 4

ST_13: tmp_15_5_1_0_2 (4504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4475  %tmp_15_5_1_0_2 = mul nsw i32 %A_1_load_21, %B_1_load_2

ST_13: tmp_15_5_1_1 (4505)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4476  %tmp_15_5_1_1 = mul nsw i32 %A_1_load_16, %B_1_load_3

ST_13: A_1_load_22 (4507)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4478  %A_1_load_22 = load i32* %A_1_addr_22, align 4

ST_13: A_1_load_23 (4511)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4482  %A_1_load_23 = load i32* %A_1_addr_23, align 4

ST_13: A_2_load_21 (4515)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4486  %A_2_load_21 = load i32* %A_2_addr_21, align 4

ST_13: A_2_load_22 (4519)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4490  %A_2_load_22 = load i32* %A_2_addr_22, align 4

ST_13: A_2_load_23 (4523)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4494  %A_2_load_23 = load i32* %A_2_addr_23, align 4

ST_13: tmp136 (4532)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4503  %tmp136 = add i32 %tmp_15_5_1_0_1, %tmp_15_5_1

ST_13: tmp137 (4533)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4504  %tmp137 = add i32 %tmp_15_5_1_1, %tmp_15_5_1_0_2

ST_13: tmp135 (4534)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4505  %tmp135 = add i32 %tmp136, %tmp137


 <State 14>: 8.21ns
ST_14: tmp_22 (115)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:86  %tmp_22 = or i17 %tmp_14, 8

ST_14: tmp_24_cast (116)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:87  %tmp_24_cast = sext i17 %tmp_22 to i64

ST_14: A_0_addr_24 (117)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:88  %A_0_addr_24 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_24_cast

ST_14: A_1_addr_24 (771)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:742  %A_1_addr_24 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_24_cast

ST_14: A_2_addr_24 (995)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:966  %A_2_addr_24 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_24_cast

ST_14: tmp_243 (1225)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1196  %tmp_243 = add i22 %tmp_239, 4

ST_14: tmp_245_cast (1226)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1197  %tmp_245_cast = sext i22 %tmp_243 to i64

ST_14: C_addr_4 (1227)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1198  %C_addr_4 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_245_cast

ST_14: tmp_472 (1917)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1888  %tmp_472 = or i17 %tmp_464, 8

ST_14: tmp_473_cast (1918)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1889  %tmp_473_cast = sext i17 %tmp_472 to i64

ST_14: A_0_addr_25 (1919)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1890  %A_0_addr_25 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_473_cast

ST_14: A_1_addr_25 (2573)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2544  %A_1_addr_25 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_473_cast

ST_14: A_2_addr_25 (2797)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2768  %A_2_addr_25 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_473_cast

ST_14: StgValue_1047 (4362)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4333  store i32 %result_3_2_2_2_2, i32* %C_addr_2, align 4

ST_14: StgValue_1048 (4425)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4396  store i32 %result_3_3_2_2_2, i32* %C_addr_3, align 4

ST_14: StgValue_1049 (4488)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4459  store i32 %result_3_4_2_2_2, i32* %C_addr_4, align 4

ST_14: tmp_15_5 (4489)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4460  %tmp_15_5 = mul nsw i32 %A_0_load_15, %B_0_load

ST_14: tmp_15_5_0_0_1 (4490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4461  %tmp_15_5_0_0_1 = mul nsw i32 %A_0_load_18, %B_0_load_1

ST_14: tmp_15_5_0_0_2 (4492)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4463  %tmp_15_5_0_0_2 = mul nsw i32 %A_0_load_21, %B_0_load_2

ST_14: tmp_15_5_0_1 (4493)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4464  %tmp_15_5_0_1 = mul nsw i32 %A_0_load_16, %B_0_load_3

ST_14: tmp_15_5_0_1_1 (4494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4465  %tmp_15_5_0_1_1 = mul nsw i32 %A_0_load_19, %B_0_load_4

ST_14: A_0_load_22 (4495)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4466  %A_0_load_22 = load i32* %A_0_addr_22, align 4

ST_14: tmp_15_5_0_1_2 (4496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4467  %tmp_15_5_0_1_2 = mul nsw i32 %A_0_load_22, %B_0_load_5

ST_14: tmp_15_5_0_2 (4497)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4468  %tmp_15_5_0_2 = mul nsw i32 %A_0_load_17, %B_0_load_6

ST_14: tmp_15_5_0_2_1 (4498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4469  %tmp_15_5_0_2_1 = mul nsw i32 %A_0_load_20, %B_0_load_7

ST_14: A_0_load_23 (4499)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4470  %A_0_load_23 = load i32* %A_0_addr_23, align 4

ST_14: tmp_15_5_0_2_2 (4500)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4471  %tmp_15_5_0_2_2 = mul nsw i32 %A_0_load_23, %B_0_load_8

ST_14: tmp_15_5_1_1_1 (4506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4477  %tmp_15_5_1_1_1 = mul nsw i32 %A_1_load_19, %B_1_load_4

ST_14: A_1_load_22 (4507)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4478  %A_1_load_22 = load i32* %A_1_addr_22, align 4

ST_14: tmp_15_5_1_1_2 (4508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4479  %tmp_15_5_1_1_2 = mul nsw i32 %A_1_load_22, %B_1_load_5

ST_14: tmp_15_5_1_2 (4509)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4480  %tmp_15_5_1_2 = mul nsw i32 %A_1_load_17, %B_1_load_6

ST_14: tmp_15_5_1_2_1 (4510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4481  %tmp_15_5_1_2_1 = mul nsw i32 %A_1_load_20, %B_1_load_7

ST_14: A_1_load_23 (4511)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4482  %A_1_load_23 = load i32* %A_1_addr_23, align 4

ST_14: tmp_15_5_1_2_2 (4512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4483  %tmp_15_5_1_2_2 = mul nsw i32 %A_1_load_23, %B_1_load_8

ST_14: tmp_15_5_2 (4513)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4484  %tmp_15_5_2 = mul nsw i32 %A_2_load_15, %B_2_load

ST_14: tmp_15_5_2_0_1 (4514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4485  %tmp_15_5_2_0_1 = mul nsw i32 %A_2_load_18, %B_2_load_1

ST_14: tmp_15_5_2_0_2 (4516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4487  %tmp_15_5_2_0_2 = mul nsw i32 %A_2_load_21, %B_2_load_2

ST_14: tmp_15_5_2_1 (4517)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4488  %tmp_15_5_2_1 = mul nsw i32 %A_2_load_16, %B_2_load_3

ST_14: tmp_15_5_2_1_1 (4518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4489  %tmp_15_5_2_1_1 = mul nsw i32 %A_2_load_19, %B_2_load_4

ST_14: A_2_load_22 (4519)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4490  %A_2_load_22 = load i32* %A_2_addr_22, align 4

ST_14: tmp_15_5_2_1_2 (4520)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4491  %tmp_15_5_2_1_2 = mul nsw i32 %A_2_load_22, %B_2_load_5

ST_14: tmp_15_5_2_2 (4521)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4492  %tmp_15_5_2_2 = mul nsw i32 %A_2_load_17, %B_2_load_6

ST_14: tmp_15_5_2_2_1 (4522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4493  %tmp_15_5_2_2_1 = mul nsw i32 %A_2_load_20, %B_2_load_7

ST_14: A_2_load_23 (4523)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4494  %A_2_load_23 = load i32* %A_2_addr_23, align 4

ST_14: tmp_15_5_2_2_2 (4524)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4495  %tmp_15_5_2_2_2 = mul nsw i32 %A_2_load_23, %B_2_load_8

ST_14: tmp129 (4525)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4496  %tmp129 = add i32 %tmp_15_5_0_0_2, %tmp_15_5

ST_14: tmp128 (4526)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4497  %tmp128 = add i32 %tmp_15_5_0_0_1, %tmp129

ST_14: tmp131 (4527)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4498  %tmp131 = add i32 %tmp_15_5_0_1_2, %tmp_15_5_0_1_1

ST_14: tmp130 (4528)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4499  %tmp130 = add i32 %tmp_15_5_0_1, %tmp131

ST_14: tmp127 (4529)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4500  %tmp127 = add i32 %tmp128, %tmp130

ST_14: tmp134 (4530)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4501  %tmp134 = add i32 %tmp_15_5_0_2_2, %tmp_15_5_0_2_1

ST_14: tmp133 (4531)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4502  %tmp133 = add i32 %tmp_15_5_0_2, %tmp134

ST_14: tmp132 (4535)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4506  %tmp132 = add i32 %tmp133, %tmp135

ST_14: tmp126 (4536)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4507  %tmp126 = add i32 %tmp127, %tmp132

ST_14: tmp141 (4537)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4508  %tmp141 = add i32 %tmp_15_5_1_2, %tmp_15_5_1_1_2

ST_14: tmp140 (4538)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4509  %tmp140 = add i32 %tmp_15_5_1_1_1, %tmp141

ST_14: tmp143 (4539)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4510  %tmp143 = add i32 %tmp_15_5_1_2_2, %tmp_15_5_1_2_1

ST_14: tmp144 (4540)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4511  %tmp144 = add i32 %tmp_15_5_2_0_1, %tmp_15_5_2

ST_14: tmp142 (4541)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4512  %tmp142 = add i32 %tmp143, %tmp144

ST_14: tmp139 (4542)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4513  %tmp139 = add i32 %tmp140, %tmp142

ST_14: tmp147 (4543)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4514  %tmp147 = add i32 %tmp_15_5_2_1_1, %tmp_15_5_2_1

ST_14: tmp146 (4544)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4515  %tmp146 = add i32 %tmp_15_5_2_0_2, %tmp147

ST_14: tmp149 (4545)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4516  %tmp149 = add i32 %tmp_15_5_2_2, %tmp_15_5_2_1_2

ST_14: tmp150 (4546)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4517  %tmp150 = add i32 %tmp_15_5_2_2_2, %tmp_15_5_2_2_1

ST_14: tmp148 (4547)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4518  %tmp148 = add i32 %tmp149, %tmp150

ST_14: tmp145 (4548)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4519  %tmp145 = add i32 %tmp146, %tmp148

ST_14: tmp138 (4549)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4520  %tmp138 = add i32 %tmp139, %tmp145

ST_14: result_3_5_2_2_2 (4550)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4521  %result_3_5_2_2_2 = add nsw i32 %tmp126, %tmp138

ST_14: A_0_load_24 (4554)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4525  %A_0_load_24 = load i32* %A_0_addr_24, align 4

ST_14: A_0_load_25 (4558)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4529  %A_0_load_25 = load i32* %A_0_addr_25, align 4

ST_14: A_1_load_24 (4566)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4537  %A_1_load_24 = load i32* %A_1_addr_24, align 4

ST_14: A_1_load_25 (4570)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4541  %A_1_load_25 = load i32* %A_1_addr_25, align 4

ST_14: A_2_load_24 (4578)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4549  %A_2_load_24 = load i32* %A_2_addr_24, align 4

ST_14: A_2_load_25 (4582)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4553  %A_2_load_25 = load i32* %A_2_addr_25, align 4


 <State 15>: 7.32ns
ST_15: tmp_23 (118)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:89  %tmp_23 = or i17 %tmp_14, 9

ST_15: tmp_25_cast (119)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:90  %tmp_25_cast = sext i17 %tmp_23 to i64

ST_15: A_0_addr_27 (120)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:91  %A_0_addr_27 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_25_cast

ST_15: A_1_addr_27 (772)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:743  %A_1_addr_27 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_25_cast

ST_15: A_2_addr_27 (996)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:967  %A_2_addr_27 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_25_cast

ST_15: tmp_244 (1228)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1199  %tmp_244 = add i22 %tmp_239, 5

ST_15: tmp_246_cast (1229)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1200  %tmp_246_cast = sext i22 %tmp_244 to i64

ST_15: C_addr_5 (1230)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1201  %C_addr_5 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_246_cast

ST_15: tmp_698 (3051)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3022  %tmp_698 = or i17 %tmp_690, 8

ST_15: tmp_699_cast (3052)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3023  %tmp_699_cast = sext i17 %tmp_698 to i64

ST_15: A_0_addr_26 (3053)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3024  %A_0_addr_26 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_699_cast

ST_15: A_1_addr_26 (3707)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3678  %A_1_addr_26 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_699_cast

ST_15: A_2_addr_26 (3931)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3902  %A_2_addr_26 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_699_cast

ST_15: StgValue_1121 (4488)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4459  store i32 %result_3_4_2_2_2, i32* %C_addr_4, align 4

ST_15: StgValue_1122 (4551)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4522  store i32 %result_3_5_2_2_2, i32* %C_addr_5, align 4

ST_15: tmp_15_6 (4552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4523  %tmp_15_6 = mul nsw i32 %A_0_load_18, %B_0_load

ST_15: tmp_15_6_0_0_1 (4553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4524  %tmp_15_6_0_0_1 = mul nsw i32 %A_0_load_21, %B_0_load_1

ST_15: A_0_load_24 (4554)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4525  %A_0_load_24 = load i32* %A_0_addr_24, align 4

ST_15: tmp_15_6_0_0_2 (4555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4526  %tmp_15_6_0_0_2 = mul nsw i32 %A_0_load_24, %B_0_load_2

ST_15: tmp_15_6_0_1 (4556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4527  %tmp_15_6_0_1 = mul nsw i32 %A_0_load_19, %B_0_load_3

ST_15: tmp_15_6_0_1_1 (4557)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4528  %tmp_15_6_0_1_1 = mul nsw i32 %A_0_load_22, %B_0_load_4

ST_15: A_0_load_25 (4558)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4529  %A_0_load_25 = load i32* %A_0_addr_25, align 4

ST_15: tmp_15_6_0_1_2 (4559)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4530  %tmp_15_6_0_1_2 = mul nsw i32 %A_0_load_25, %B_0_load_5

ST_15: A_0_load_26 (4562)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4533  %A_0_load_26 = load i32* %A_0_addr_26, align 4

ST_15: tmp_15_6_1 (4564)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4535  %tmp_15_6_1 = mul nsw i32 %A_1_load_18, %B_1_load

ST_15: tmp_15_6_1_0_1 (4565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4536  %tmp_15_6_1_0_1 = mul nsw i32 %A_1_load_21, %B_1_load_1

ST_15: A_1_load_24 (4566)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4537  %A_1_load_24 = load i32* %A_1_addr_24, align 4

ST_15: tmp_15_6_1_0_2 (4567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4538  %tmp_15_6_1_0_2 = mul nsw i32 %A_1_load_24, %B_1_load_2

ST_15: tmp_15_6_1_1 (4568)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4539  %tmp_15_6_1_1 = mul nsw i32 %A_1_load_19, %B_1_load_3

ST_15: tmp_15_6_1_1_1 (4569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4540  %tmp_15_6_1_1_1 = mul nsw i32 %A_1_load_22, %B_1_load_4

ST_15: A_1_load_25 (4570)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4541  %A_1_load_25 = load i32* %A_1_addr_25, align 4

ST_15: tmp_15_6_1_1_2 (4571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4542  %tmp_15_6_1_1_2 = mul nsw i32 %A_1_load_25, %B_1_load_5

ST_15: tmp_15_6_1_2 (4572)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4543  %tmp_15_6_1_2 = mul nsw i32 %A_1_load_20, %B_1_load_6

ST_15: A_1_load_26 (4574)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4545  %A_1_load_26 = load i32* %A_1_addr_26, align 4

ST_15: A_2_load_24 (4578)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4549  %A_2_load_24 = load i32* %A_2_addr_24, align 4

ST_15: A_2_load_25 (4582)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4553  %A_2_load_25 = load i32* %A_2_addr_25, align 4

ST_15: A_2_load_26 (4586)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4557  %A_2_load_26 = load i32* %A_2_addr_26, align 4

ST_15: tmp154 (4588)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4559  %tmp154 = add i32 %tmp_15_6_0_0_2, %tmp_15_6

ST_15: tmp153 (4589)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4560  %tmp153 = add i32 %tmp_15_6_0_0_1, %tmp154

ST_15: tmp156 (4590)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4561  %tmp156 = add i32 %tmp_15_6_0_1_2, %tmp_15_6_0_1_1

ST_15: tmp155 (4591)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4562  %tmp155 = add i32 %tmp_15_6_0_1, %tmp156

ST_15: tmp152 (4592)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4563  %tmp152 = add i32 %tmp153, %tmp155

ST_15: tmp161 (4595)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4566  %tmp161 = add i32 %tmp_15_6_1_0_1, %tmp_15_6_1

ST_15: tmp162 (4596)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4567  %tmp162 = add i32 %tmp_15_6_1_1, %tmp_15_6_1_0_2

ST_15: tmp160 (4597)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4568  %tmp160 = add i32 %tmp161, %tmp162

ST_15: tmp166 (4600)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4571  %tmp166 = add i32 %tmp_15_6_1_2, %tmp_15_6_1_1_2

ST_15: tmp165 (4601)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4572  %tmp165 = add i32 %tmp_15_6_1_1_1, %tmp166

ST_15: A_0_load_27 (4617)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4588  %A_0_load_27 = load i32* %A_0_addr_27, align 4

ST_15: A_1_load_27 (4629)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4600  %A_1_load_27 = load i32* %A_1_addr_27, align 4

ST_15: A_2_load_27 (4641)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4612  %A_2_load_27 = load i32* %A_2_addr_27, align 4


 <State 16>: 8.21ns
ST_16: tmp_473 (1920)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1891  %tmp_473 = or i17 %tmp_464, 9

ST_16: tmp_474_cast (1921)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1892  %tmp_474_cast = sext i17 %tmp_473 to i64

ST_16: A_0_addr_28 (1922)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1893  %A_0_addr_28 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_474_cast

ST_16: A_1_addr_28 (2574)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2545  %A_1_addr_28 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_474_cast

ST_16: A_2_addr_28 (2798)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2769  %A_2_addr_28 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_474_cast

ST_16: tmp_699 (3054)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3025  %tmp_699 = or i17 %tmp_690, 9

ST_16: tmp_700_cast (3055)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3026  %tmp_700_cast = sext i17 %tmp_699 to i64

ST_16: A_0_addr_29 (3056)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3027  %A_0_addr_29 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_700_cast

ST_16: A_1_addr_29 (3708)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3679  %A_1_addr_29 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_700_cast

ST_16: A_2_addr_29 (3932)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3903  %A_2_addr_29 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_700_cast

ST_16: StgValue_1168 (4551)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4522  store i32 %result_3_5_2_2_2, i32* %C_addr_5, align 4

ST_16: tmp_15_6_0_2 (4560)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4531  %tmp_15_6_0_2 = mul nsw i32 %A_0_load_20, %B_0_load_6

ST_16: tmp_15_6_0_2_1 (4561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4532  %tmp_15_6_0_2_1 = mul nsw i32 %A_0_load_23, %B_0_load_7

ST_16: A_0_load_26 (4562)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4533  %A_0_load_26 = load i32* %A_0_addr_26, align 4

ST_16: tmp_15_6_0_2_2 (4563)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4534  %tmp_15_6_0_2_2 = mul nsw i32 %A_0_load_26, %B_0_load_8

ST_16: tmp_15_6_1_2_1 (4573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4544  %tmp_15_6_1_2_1 = mul nsw i32 %A_1_load_23, %B_1_load_7

ST_16: A_1_load_26 (4574)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4545  %A_1_load_26 = load i32* %A_1_addr_26, align 4

ST_16: tmp_15_6_1_2_2 (4575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4546  %tmp_15_6_1_2_2 = mul nsw i32 %A_1_load_26, %B_1_load_8

ST_16: tmp_15_6_2 (4576)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4547  %tmp_15_6_2 = mul nsw i32 %A_2_load_18, %B_2_load

ST_16: tmp_15_6_2_0_1 (4577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4548  %tmp_15_6_2_0_1 = mul nsw i32 %A_2_load_21, %B_2_load_1

ST_16: tmp_15_6_2_0_2 (4579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4550  %tmp_15_6_2_0_2 = mul nsw i32 %A_2_load_24, %B_2_load_2

ST_16: tmp_15_6_2_1 (4580)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4551  %tmp_15_6_2_1 = mul nsw i32 %A_2_load_19, %B_2_load_3

ST_16: tmp_15_6_2_1_1 (4581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4552  %tmp_15_6_2_1_1 = mul nsw i32 %A_2_load_22, %B_2_load_4

ST_16: tmp_15_6_2_1_2 (4583)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4554  %tmp_15_6_2_1_2 = mul nsw i32 %A_2_load_25, %B_2_load_5

ST_16: tmp_15_6_2_2 (4584)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4555  %tmp_15_6_2_2 = mul nsw i32 %A_2_load_20, %B_2_load_6

ST_16: tmp_15_6_2_2_1 (4585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4556  %tmp_15_6_2_2_1 = mul nsw i32 %A_2_load_23, %B_2_load_7

ST_16: A_2_load_26 (4586)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4557  %A_2_load_26 = load i32* %A_2_addr_26, align 4

ST_16: tmp_15_6_2_2_2 (4587)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4558  %tmp_15_6_2_2_2 = mul nsw i32 %A_2_load_26, %B_2_load_8

ST_16: tmp159 (4593)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4564  %tmp159 = add i32 %tmp_15_6_0_2_2, %tmp_15_6_0_2_1

ST_16: tmp158 (4594)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4565  %tmp158 = add i32 %tmp_15_6_0_2, %tmp159

ST_16: tmp157 (4598)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4569  %tmp157 = add i32 %tmp158, %tmp160

ST_16: tmp151 (4599)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4570  %tmp151 = add i32 %tmp152, %tmp157

ST_16: tmp168 (4602)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4573  %tmp168 = add i32 %tmp_15_6_1_2_2, %tmp_15_6_1_2_1

ST_16: tmp169 (4603)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4574  %tmp169 = add i32 %tmp_15_6_2_0_1, %tmp_15_6_2

ST_16: tmp167 (4604)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4575  %tmp167 = add i32 %tmp168, %tmp169

ST_16: tmp164 (4605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4576  %tmp164 = add i32 %tmp165, %tmp167

ST_16: tmp172 (4606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4577  %tmp172 = add i32 %tmp_15_6_2_1_1, %tmp_15_6_2_1

ST_16: tmp171 (4607)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4578  %tmp171 = add i32 %tmp_15_6_2_0_2, %tmp172

ST_16: tmp174 (4608)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4579  %tmp174 = add i32 %tmp_15_6_2_2, %tmp_15_6_2_1_2

ST_16: tmp175 (4609)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4580  %tmp175 = add i32 %tmp_15_6_2_2_2, %tmp_15_6_2_2_1

ST_16: tmp173 (4610)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4581  %tmp173 = add i32 %tmp174, %tmp175

ST_16: tmp170 (4611)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4582  %tmp170 = add i32 %tmp171, %tmp173

ST_16: tmp163 (4612)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4583  %tmp163 = add i32 %tmp164, %tmp170

ST_16: result_3_6_2_2_2 (4613)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4584  %result_3_6_2_2_2 = add nsw i32 %tmp151, %tmp163

ST_16: A_0_load_27 (4617)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4588  %A_0_load_27 = load i32* %A_0_addr_27, align 4

ST_16: A_0_load_28 (4621)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4592  %A_0_load_28 = load i32* %A_0_addr_28, align 4

ST_16: A_0_load_29 (4625)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4596  %A_0_load_29 = load i32* %A_0_addr_29, align 4

ST_16: tmp_15_7_1 (4627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4598  %tmp_15_7_1 = mul nsw i32 %A_1_load_21, %B_1_load

ST_16: tmp_15_7_1_0_1 (4628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4599  %tmp_15_7_1_0_1 = mul nsw i32 %A_1_load_24, %B_1_load_1

ST_16: A_1_load_27 (4629)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4600  %A_1_load_27 = load i32* %A_1_addr_27, align 4

ST_16: tmp_15_7_1_0_2 (4630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4601  %tmp_15_7_1_0_2 = mul nsw i32 %A_1_load_27, %B_1_load_2

ST_16: tmp_15_7_1_1 (4631)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4602  %tmp_15_7_1_1 = mul nsw i32 %A_1_load_22, %B_1_load_3

ST_16: A_1_load_28 (4633)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4604  %A_1_load_28 = load i32* %A_1_addr_28, align 4

ST_16: A_1_load_29 (4637)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4608  %A_1_load_29 = load i32* %A_1_addr_29, align 4

ST_16: tmp_15_7_2 (4639)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4610  %tmp_15_7_2 = mul nsw i32 %A_2_load_21, %B_2_load

ST_16: tmp_15_7_2_0_1 (4640)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4611  %tmp_15_7_2_0_1 = mul nsw i32 %A_2_load_24, %B_2_load_1

ST_16: A_2_load_27 (4641)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4612  %A_2_load_27 = load i32* %A_2_addr_27, align 4

ST_16: A_2_load_28 (4645)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4616  %A_2_load_28 = load i32* %A_2_addr_28, align 4

ST_16: A_2_load_29 (4649)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4620  %A_2_load_29 = load i32* %A_2_addr_29, align 4

ST_16: tmp186 (4658)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4629  %tmp186 = add i32 %tmp_15_7_1_0_1, %tmp_15_7_1

ST_16: tmp187 (4659)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4630  %tmp187 = add i32 %tmp_15_7_1_1, %tmp_15_7_1_0_2

ST_16: tmp185 (4660)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4631  %tmp185 = add i32 %tmp186, %tmp187

ST_16: tmp194 (4666)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4637  %tmp194 = add i32 %tmp_15_7_2_0_1, %tmp_15_7_2


 <State 17>: 8.21ns
ST_17: tmp_24 (121)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:92  %tmp_24 = or i17 %tmp_14, 10

ST_17: tmp_26_cast (122)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:93  %tmp_26_cast = sext i17 %tmp_24 to i64

ST_17: A_0_addr_30 (123)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:94  %A_0_addr_30 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_26_cast

ST_17: A_1_addr_30 (773)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:744  %A_1_addr_30 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_26_cast

ST_17: A_2_addr_30 (997)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:968  %A_2_addr_30 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_26_cast

ST_17: tmp_245 (1231)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1202  %tmp_245 = add i22 %tmp_239, 6

ST_17: tmp_247_cast (1232)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1203  %tmp_247_cast = sext i22 %tmp_245 to i64

ST_17: C_addr_6 (1233)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1204  %C_addr_6 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_247_cast

ST_17: tmp_474 (1923)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1894  %tmp_474 = or i17 %tmp_464, 10

ST_17: tmp_475_cast (1924)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1895  %tmp_475_cast = sext i17 %tmp_474 to i64

ST_17: A_0_addr_31 (1925)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1896  %A_0_addr_31 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_475_cast

ST_17: A_1_addr_31 (2575)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2546  %A_1_addr_31 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_475_cast

ST_17: A_2_addr_31 (2799)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2770  %A_2_addr_31 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_475_cast

ST_17: StgValue_1234 (4614)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4585  store i32 %result_3_6_2_2_2, i32* %C_addr_6, align 4

ST_17: tmp_15_7 (4615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4586  %tmp_15_7 = mul nsw i32 %A_0_load_21, %B_0_load

ST_17: tmp_15_7_0_0_1 (4616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4587  %tmp_15_7_0_0_1 = mul nsw i32 %A_0_load_24, %B_0_load_1

ST_17: tmp_15_7_0_0_2 (4618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4589  %tmp_15_7_0_0_2 = mul nsw i32 %A_0_load_27, %B_0_load_2

ST_17: tmp_15_7_0_1 (4619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4590  %tmp_15_7_0_1 = mul nsw i32 %A_0_load_22, %B_0_load_3

ST_17: tmp_15_7_0_1_1 (4620)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4591  %tmp_15_7_0_1_1 = mul nsw i32 %A_0_load_25, %B_0_load_4

ST_17: A_0_load_28 (4621)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4592  %A_0_load_28 = load i32* %A_0_addr_28, align 4

ST_17: tmp_15_7_0_1_2 (4622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4593  %tmp_15_7_0_1_2 = mul nsw i32 %A_0_load_28, %B_0_load_5

ST_17: tmp_15_7_0_2 (4623)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4594  %tmp_15_7_0_2 = mul nsw i32 %A_0_load_23, %B_0_load_6

ST_17: tmp_15_7_0_2_1 (4624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4595  %tmp_15_7_0_2_1 = mul nsw i32 %A_0_load_26, %B_0_load_7

ST_17: A_0_load_29 (4625)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4596  %A_0_load_29 = load i32* %A_0_addr_29, align 4

ST_17: tmp_15_7_0_2_2 (4626)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4597  %tmp_15_7_0_2_2 = mul nsw i32 %A_0_load_29, %B_0_load_8

ST_17: tmp_15_7_1_1_1 (4632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4603  %tmp_15_7_1_1_1 = mul nsw i32 %A_1_load_25, %B_1_load_4

ST_17: A_1_load_28 (4633)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4604  %A_1_load_28 = load i32* %A_1_addr_28, align 4

ST_17: tmp_15_7_1_1_2 (4634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4605  %tmp_15_7_1_1_2 = mul nsw i32 %A_1_load_28, %B_1_load_5

ST_17: tmp_15_7_1_2 (4635)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4606  %tmp_15_7_1_2 = mul nsw i32 %A_1_load_23, %B_1_load_6

ST_17: tmp_15_7_1_2_1 (4636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4607  %tmp_15_7_1_2_1 = mul nsw i32 %A_1_load_26, %B_1_load_7

ST_17: A_1_load_29 (4637)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4608  %A_1_load_29 = load i32* %A_1_addr_29, align 4

ST_17: tmp_15_7_1_2_2 (4638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4609  %tmp_15_7_1_2_2 = mul nsw i32 %A_1_load_29, %B_1_load_8

ST_17: tmp_15_7_2_0_2 (4642)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4613  %tmp_15_7_2_0_2 = mul nsw i32 %A_2_load_27, %B_2_load_2

ST_17: tmp_15_7_2_1 (4643)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4614  %tmp_15_7_2_1 = mul nsw i32 %A_2_load_22, %B_2_load_3

ST_17: tmp_15_7_2_1_1 (4644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4615  %tmp_15_7_2_1_1 = mul nsw i32 %A_2_load_25, %B_2_load_4

ST_17: A_2_load_28 (4645)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4616  %A_2_load_28 = load i32* %A_2_addr_28, align 4

ST_17: tmp_15_7_2_1_2 (4646)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4617  %tmp_15_7_2_1_2 = mul nsw i32 %A_2_load_28, %B_2_load_5

ST_17: tmp_15_7_2_2 (4647)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4618  %tmp_15_7_2_2 = mul nsw i32 %A_2_load_23, %B_2_load_6

ST_17: tmp_15_7_2_2_1 (4648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4619  %tmp_15_7_2_2_1 = mul nsw i32 %A_2_load_26, %B_2_load_7

ST_17: A_2_load_29 (4649)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4620  %A_2_load_29 = load i32* %A_2_addr_29, align 4

ST_17: tmp_15_7_2_2_2 (4650)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4621  %tmp_15_7_2_2_2 = mul nsw i32 %A_2_load_29, %B_2_load_8

ST_17: tmp179 (4651)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4622  %tmp179 = add i32 %tmp_15_7_0_0_2, %tmp_15_7

ST_17: tmp178 (4652)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4623  %tmp178 = add i32 %tmp_15_7_0_0_1, %tmp179

ST_17: tmp181 (4653)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4624  %tmp181 = add i32 %tmp_15_7_0_1_2, %tmp_15_7_0_1_1

ST_17: tmp180 (4654)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4625  %tmp180 = add i32 %tmp_15_7_0_1, %tmp181

ST_17: tmp177 (4655)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4626  %tmp177 = add i32 %tmp178, %tmp180

ST_17: tmp184 (4656)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4627  %tmp184 = add i32 %tmp_15_7_0_2_2, %tmp_15_7_0_2_1

ST_17: tmp183 (4657)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4628  %tmp183 = add i32 %tmp_15_7_0_2, %tmp184

ST_17: tmp182 (4661)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4632  %tmp182 = add i32 %tmp183, %tmp185

ST_17: tmp176 (4662)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4633  %tmp176 = add i32 %tmp177, %tmp182

ST_17: tmp191 (4663)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4634  %tmp191 = add i32 %tmp_15_7_1_2, %tmp_15_7_1_1_2

ST_17: tmp190 (4664)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4635  %tmp190 = add i32 %tmp_15_7_1_1_1, %tmp191

ST_17: tmp193 (4665)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4636  %tmp193 = add i32 %tmp_15_7_1_2_2, %tmp_15_7_1_2_1

ST_17: tmp192 (4667)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4638  %tmp192 = add i32 %tmp193, %tmp194

ST_17: tmp189 (4668)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4639  %tmp189 = add i32 %tmp190, %tmp192

ST_17: tmp197 (4669)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4640  %tmp197 = add i32 %tmp_15_7_2_1_1, %tmp_15_7_2_1

ST_17: tmp196 (4670)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4641  %tmp196 = add i32 %tmp_15_7_2_0_2, %tmp197

ST_17: tmp199 (4671)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4642  %tmp199 = add i32 %tmp_15_7_2_2, %tmp_15_7_2_1_2

ST_17: tmp200 (4672)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4643  %tmp200 = add i32 %tmp_15_7_2_2_2, %tmp_15_7_2_2_1

ST_17: tmp198 (4673)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4644  %tmp198 = add i32 %tmp199, %tmp200

ST_17: tmp195 (4674)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4645  %tmp195 = add i32 %tmp196, %tmp198

ST_17: tmp188 (4675)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4646  %tmp188 = add i32 %tmp189, %tmp195

ST_17: result_3_7_2_2_2 (4676)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4647  %result_3_7_2_2_2 = add nsw i32 %tmp176, %tmp188

ST_17: A_0_load_30 (4680)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4651  %A_0_load_30 = load i32* %A_0_addr_30, align 4

ST_17: A_0_load_31 (4684)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4655  %A_0_load_31 = load i32* %A_0_addr_31, align 4

ST_17: A_1_load_30 (4692)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4663  %A_1_load_30 = load i32* %A_1_addr_30, align 4

ST_17: A_1_load_31 (4696)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4667  %A_1_load_31 = load i32* %A_1_addr_31, align 4

ST_17: A_2_load_30 (4704)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4675  %A_2_load_30 = load i32* %A_2_addr_30, align 4

ST_17: A_2_load_31 (4708)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4679  %A_2_load_31 = load i32* %A_2_addr_31, align 4


 <State 18>: 7.32ns
ST_18: tmp_25 (124)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:95  %tmp_25 = or i17 %tmp_14, 11

ST_18: tmp_27_cast (125)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:96  %tmp_27_cast = sext i17 %tmp_25 to i64

ST_18: A_0_addr_33 (126)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:97  %A_0_addr_33 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_27_cast

ST_18: A_1_addr_33 (774)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:745  %A_1_addr_33 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_27_cast

ST_18: A_2_addr_33 (998)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:969  %A_2_addr_33 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_27_cast

ST_18: tmp_246 (1234)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1205  %tmp_246 = add i22 %tmp_239, 7

ST_18: tmp_248_cast (1235)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1206  %tmp_248_cast = sext i22 %tmp_246 to i64

ST_18: C_addr_7 (1236)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1207  %C_addr_7 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_248_cast

ST_18: tmp_700 (3057)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3028  %tmp_700 = or i17 %tmp_690, 10

ST_18: tmp_701_cast (3058)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3029  %tmp_701_cast = sext i17 %tmp_700 to i64

ST_18: A_0_addr_32 (3059)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3030  %A_0_addr_32 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_701_cast

ST_18: A_1_addr_32 (3709)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3680  %A_1_addr_32 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_701_cast

ST_18: A_2_addr_32 (3933)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3904  %A_2_addr_32 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_701_cast

ST_18: StgValue_1303 (4614)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4585  store i32 %result_3_6_2_2_2, i32* %C_addr_6, align 4

ST_18: StgValue_1304 (4677)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4648  store i32 %result_3_7_2_2_2, i32* %C_addr_7, align 4

ST_18: tmp_15_8 (4678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4649  %tmp_15_8 = mul nsw i32 %A_0_load_24, %B_0_load

ST_18: tmp_15_8_0_0_1 (4679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4650  %tmp_15_8_0_0_1 = mul nsw i32 %A_0_load_27, %B_0_load_1

ST_18: A_0_load_30 (4680)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4651  %A_0_load_30 = load i32* %A_0_addr_30, align 4

ST_18: tmp_15_8_0_0_2 (4681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4652  %tmp_15_8_0_0_2 = mul nsw i32 %A_0_load_30, %B_0_load_2

ST_18: tmp_15_8_0_1 (4682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4653  %tmp_15_8_0_1 = mul nsw i32 %A_0_load_25, %B_0_load_3

ST_18: tmp_15_8_0_1_1 (4683)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4654  %tmp_15_8_0_1_1 = mul nsw i32 %A_0_load_28, %B_0_load_4

ST_18: A_0_load_31 (4684)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4655  %A_0_load_31 = load i32* %A_0_addr_31, align 4

ST_18: tmp_15_8_0_1_2 (4685)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4656  %tmp_15_8_0_1_2 = mul nsw i32 %A_0_load_31, %B_0_load_5

ST_18: A_0_load_32 (4688)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4659  %A_0_load_32 = load i32* %A_0_addr_32, align 4

ST_18: tmp_15_8_1 (4690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4661  %tmp_15_8_1 = mul nsw i32 %A_1_load_24, %B_1_load

ST_18: tmp_15_8_1_0_1 (4691)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4662  %tmp_15_8_1_0_1 = mul nsw i32 %A_1_load_27, %B_1_load_1

ST_18: A_1_load_30 (4692)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4663  %A_1_load_30 = load i32* %A_1_addr_30, align 4

ST_18: tmp_15_8_1_0_2 (4693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4664  %tmp_15_8_1_0_2 = mul nsw i32 %A_1_load_30, %B_1_load_2

ST_18: tmp_15_8_1_1 (4694)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4665  %tmp_15_8_1_1 = mul nsw i32 %A_1_load_25, %B_1_load_3

ST_18: A_1_load_31 (4696)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4667  %A_1_load_31 = load i32* %A_1_addr_31, align 4

ST_18: A_1_load_32 (4700)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4671  %A_1_load_32 = load i32* %A_1_addr_32, align 4

ST_18: A_2_load_30 (4704)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4675  %A_2_load_30 = load i32* %A_2_addr_30, align 4

ST_18: A_2_load_31 (4708)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4679  %A_2_load_31 = load i32* %A_2_addr_31, align 4

ST_18: A_2_load_32 (4712)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4683  %A_2_load_32 = load i32* %A_2_addr_32, align 4

ST_18: tmp204 (4714)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4685  %tmp204 = add i32 %tmp_15_8_0_0_2, %tmp_15_8

ST_18: tmp203 (4715)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4686  %tmp203 = add i32 %tmp_15_8_0_0_1, %tmp204

ST_18: tmp206 (4716)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4687  %tmp206 = add i32 %tmp_15_8_0_1_2, %tmp_15_8_0_1_1

ST_18: tmp205 (4717)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4688  %tmp205 = add i32 %tmp_15_8_0_1, %tmp206

ST_18: tmp202 (4718)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4689  %tmp202 = add i32 %tmp203, %tmp205

ST_18: tmp211 (4721)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4692  %tmp211 = add i32 %tmp_15_8_1_0_1, %tmp_15_8_1

ST_18: tmp212 (4722)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4693  %tmp212 = add i32 %tmp_15_8_1_1, %tmp_15_8_1_0_2

ST_18: tmp210 (4723)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4694  %tmp210 = add i32 %tmp211, %tmp212

ST_18: A_0_load_33 (4743)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4714  %A_0_load_33 = load i32* %A_0_addr_33, align 4

ST_18: A_1_load_33 (4755)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4726  %A_1_load_33 = load i32* %A_1_addr_33, align 4

ST_18: A_2_load_33 (4767)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4738  %A_2_load_33 = load i32* %A_2_addr_33, align 4


 <State 19>: 8.21ns
ST_19: tmp_475 (1926)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1897  %tmp_475 = or i17 %tmp_464, 11

ST_19: tmp_476_cast (1927)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1898  %tmp_476_cast = sext i17 %tmp_475 to i64

ST_19: A_0_addr_34 (1928)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1899  %A_0_addr_34 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_476_cast

ST_19: A_1_addr_34 (2576)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2547  %A_1_addr_34 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_476_cast

ST_19: A_2_addr_34 (2800)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2771  %A_2_addr_34 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_476_cast

ST_19: tmp_701 (3060)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3031  %tmp_701 = or i17 %tmp_690, 11

ST_19: tmp_702_cast (3061)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3032  %tmp_702_cast = sext i17 %tmp_701 to i64

ST_19: A_0_addr_35 (3062)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3033  %A_0_addr_35 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_702_cast

ST_19: A_1_addr_35 (3710)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3681  %A_1_addr_35 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_702_cast

ST_19: A_2_addr_35 (3934)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3905  %A_2_addr_35 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_702_cast

ST_19: StgValue_1345 (4677)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4648  store i32 %result_3_7_2_2_2, i32* %C_addr_7, align 4

ST_19: tmp_15_8_0_2 (4686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4657  %tmp_15_8_0_2 = mul nsw i32 %A_0_load_26, %B_0_load_6

ST_19: tmp_15_8_0_2_1 (4687)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4658  %tmp_15_8_0_2_1 = mul nsw i32 %A_0_load_29, %B_0_load_7

ST_19: A_0_load_32 (4688)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4659  %A_0_load_32 = load i32* %A_0_addr_32, align 4

ST_19: tmp_15_8_0_2_2 (4689)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4660  %tmp_15_8_0_2_2 = mul nsw i32 %A_0_load_32, %B_0_load_8

ST_19: tmp_15_8_1_1_1 (4695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4666  %tmp_15_8_1_1_1 = mul nsw i32 %A_1_load_28, %B_1_load_4

ST_19: tmp_15_8_1_1_2 (4697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4668  %tmp_15_8_1_1_2 = mul nsw i32 %A_1_load_31, %B_1_load_5

ST_19: tmp_15_8_1_2 (4698)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4669  %tmp_15_8_1_2 = mul nsw i32 %A_1_load_26, %B_1_load_6

ST_19: tmp_15_8_1_2_1 (4699)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4670  %tmp_15_8_1_2_1 = mul nsw i32 %A_1_load_29, %B_1_load_7

ST_19: A_1_load_32 (4700)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4671  %A_1_load_32 = load i32* %A_1_addr_32, align 4

ST_19: tmp_15_8_1_2_2 (4701)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4672  %tmp_15_8_1_2_2 = mul nsw i32 %A_1_load_32, %B_1_load_8

ST_19: tmp_15_8_2 (4702)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4673  %tmp_15_8_2 = mul nsw i32 %A_2_load_24, %B_2_load

ST_19: tmp_15_8_2_0_1 (4703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4674  %tmp_15_8_2_0_1 = mul nsw i32 %A_2_load_27, %B_2_load_1

ST_19: tmp_15_8_2_0_2 (4705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4676  %tmp_15_8_2_0_2 = mul nsw i32 %A_2_load_30, %B_2_load_2

ST_19: tmp_15_8_2_1 (4706)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4677  %tmp_15_8_2_1 = mul nsw i32 %A_2_load_25, %B_2_load_3

ST_19: tmp_15_8_2_1_1 (4707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4678  %tmp_15_8_2_1_1 = mul nsw i32 %A_2_load_28, %B_2_load_4

ST_19: tmp_15_8_2_1_2 (4709)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4680  %tmp_15_8_2_1_2 = mul nsw i32 %A_2_load_31, %B_2_load_5

ST_19: tmp_15_8_2_2 (4710)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4681  %tmp_15_8_2_2 = mul nsw i32 %A_2_load_26, %B_2_load_6

ST_19: tmp_15_8_2_2_1 (4711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4682  %tmp_15_8_2_2_1 = mul nsw i32 %A_2_load_29, %B_2_load_7

ST_19: A_2_load_32 (4712)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4683  %A_2_load_32 = load i32* %A_2_addr_32, align 4

ST_19: tmp_15_8_2_2_2 (4713)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4684  %tmp_15_8_2_2_2 = mul nsw i32 %A_2_load_32, %B_2_load_8

ST_19: tmp209 (4719)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4690  %tmp209 = add i32 %tmp_15_8_0_2_2, %tmp_15_8_0_2_1

ST_19: tmp208 (4720)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4691  %tmp208 = add i32 %tmp_15_8_0_2, %tmp209

ST_19: tmp207 (4724)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4695  %tmp207 = add i32 %tmp208, %tmp210

ST_19: tmp201 (4725)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4696  %tmp201 = add i32 %tmp202, %tmp207

ST_19: tmp216 (4726)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4697  %tmp216 = add i32 %tmp_15_8_1_2, %tmp_15_8_1_1_2

ST_19: tmp215 (4727)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4698  %tmp215 = add i32 %tmp_15_8_1_1_1, %tmp216

ST_19: tmp218 (4728)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4699  %tmp218 = add i32 %tmp_15_8_1_2_2, %tmp_15_8_1_2_1

ST_19: tmp219 (4729)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4700  %tmp219 = add i32 %tmp_15_8_2_0_1, %tmp_15_8_2

ST_19: tmp217 (4730)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4701  %tmp217 = add i32 %tmp218, %tmp219

ST_19: tmp214 (4731)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4702  %tmp214 = add i32 %tmp215, %tmp217

ST_19: tmp222 (4732)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4703  %tmp222 = add i32 %tmp_15_8_2_1_1, %tmp_15_8_2_1

ST_19: tmp221 (4733)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4704  %tmp221 = add i32 %tmp_15_8_2_0_2, %tmp222

ST_19: tmp224 (4734)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4705  %tmp224 = add i32 %tmp_15_8_2_2, %tmp_15_8_2_1_2

ST_19: tmp225 (4735)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4706  %tmp225 = add i32 %tmp_15_8_2_2_2, %tmp_15_8_2_2_1

ST_19: tmp223 (4736)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4707  %tmp223 = add i32 %tmp224, %tmp225

ST_19: tmp220 (4737)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4708  %tmp220 = add i32 %tmp221, %tmp223

ST_19: tmp213 (4738)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4709  %tmp213 = add i32 %tmp214, %tmp220

ST_19: result_3_8_2_2_2 (4739)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4710  %result_3_8_2_2_2 = add nsw i32 %tmp201, %tmp213

ST_19: A_0_load_33 (4743)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4714  %A_0_load_33 = load i32* %A_0_addr_33, align 4

ST_19: A_0_load_34 (4747)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4718  %A_0_load_34 = load i32* %A_0_addr_34, align 4

ST_19: A_0_load_35 (4751)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4722  %A_0_load_35 = load i32* %A_0_addr_35, align 4

ST_19: tmp_15_9_1 (4753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4724  %tmp_15_9_1 = mul nsw i32 %A_1_load_27, %B_1_load

ST_19: tmp_15_9_1_0_1 (4754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4725  %tmp_15_9_1_0_1 = mul nsw i32 %A_1_load_30, %B_1_load_1

ST_19: A_1_load_33 (4755)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4726  %A_1_load_33 = load i32* %A_1_addr_33, align 4

ST_19: tmp_15_9_1_0_2 (4756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4727  %tmp_15_9_1_0_2 = mul nsw i32 %A_1_load_33, %B_1_load_2

ST_19: tmp_15_9_1_1 (4757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4728  %tmp_15_9_1_1 = mul nsw i32 %A_1_load_28, %B_1_load_3

ST_19: A_1_load_34 (4759)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4730  %A_1_load_34 = load i32* %A_1_addr_34, align 4

ST_19: A_1_load_35 (4763)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4734  %A_1_load_35 = load i32* %A_1_addr_35, align 4

ST_19: A_2_load_33 (4767)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4738  %A_2_load_33 = load i32* %A_2_addr_33, align 4

ST_19: A_2_load_34 (4771)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4742  %A_2_load_34 = load i32* %A_2_addr_34, align 4

ST_19: A_2_load_35 (4775)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4746  %A_2_load_35 = load i32* %A_2_addr_35, align 4

ST_19: tmp236 (4784)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4755  %tmp236 = add i32 %tmp_15_9_1_0_1, %tmp_15_9_1

ST_19: tmp237 (4785)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4756  %tmp237 = add i32 %tmp_15_9_1_1, %tmp_15_9_1_0_2

ST_19: tmp235 (4786)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4757  %tmp235 = add i32 %tmp236, %tmp237


 <State 20>: 8.21ns
ST_20: tmp_26 (127)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:98  %tmp_26 = or i17 %tmp_14, 12

ST_20: tmp_28_cast (128)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:99  %tmp_28_cast = sext i17 %tmp_26 to i64

ST_20: A_0_addr_36 (129)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:100  %A_0_addr_36 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_28_cast

ST_20: A_1_addr_36 (775)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:746  %A_1_addr_36 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_28_cast

ST_20: A_2_addr_36 (999)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:970  %A_2_addr_36 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_28_cast

ST_20: tmp_247 (1237)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1208  %tmp_247 = add i22 %tmp_239, 8

ST_20: tmp_249_cast (1238)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1209  %tmp_249_cast = sext i22 %tmp_247 to i64

ST_20: C_addr_8 (1239)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1210  %C_addr_8 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_249_cast

ST_20: tmp_476 (1929)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1900  %tmp_476 = or i17 %tmp_464, 12

ST_20: tmp_477_cast (1930)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1901  %tmp_477_cast = sext i17 %tmp_476 to i64

ST_20: A_0_addr_37 (1931)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1902  %A_0_addr_37 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_477_cast

ST_20: A_1_addr_37 (2577)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2548  %A_1_addr_37 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_477_cast

ST_20: A_2_addr_37 (2801)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2772  %A_2_addr_37 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_477_cast

ST_20: StgValue_1413 (4740)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4711  store i32 %result_3_8_2_2_2, i32* %C_addr_8, align 4

ST_20: tmp_15_9 (4741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4712  %tmp_15_9 = mul nsw i32 %A_0_load_27, %B_0_load

ST_20: tmp_15_9_0_0_1 (4742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4713  %tmp_15_9_0_0_1 = mul nsw i32 %A_0_load_30, %B_0_load_1

ST_20: tmp_15_9_0_0_2 (4744)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4715  %tmp_15_9_0_0_2 = mul nsw i32 %A_0_load_33, %B_0_load_2

ST_20: tmp_15_9_0_1 (4745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4716  %tmp_15_9_0_1 = mul nsw i32 %A_0_load_28, %B_0_load_3

ST_20: tmp_15_9_0_1_1 (4746)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4717  %tmp_15_9_0_1_1 = mul nsw i32 %A_0_load_31, %B_0_load_4

ST_20: A_0_load_34 (4747)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4718  %A_0_load_34 = load i32* %A_0_addr_34, align 4

ST_20: tmp_15_9_0_1_2 (4748)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4719  %tmp_15_9_0_1_2 = mul nsw i32 %A_0_load_34, %B_0_load_5

ST_20: tmp_15_9_0_2 (4749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4720  %tmp_15_9_0_2 = mul nsw i32 %A_0_load_29, %B_0_load_6

ST_20: tmp_15_9_0_2_1 (4750)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4721  %tmp_15_9_0_2_1 = mul nsw i32 %A_0_load_32, %B_0_load_7

ST_20: A_0_load_35 (4751)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4722  %A_0_load_35 = load i32* %A_0_addr_35, align 4

ST_20: tmp_15_9_0_2_2 (4752)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4723  %tmp_15_9_0_2_2 = mul nsw i32 %A_0_load_35, %B_0_load_8

ST_20: tmp_15_9_1_1_1 (4758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4729  %tmp_15_9_1_1_1 = mul nsw i32 %A_1_load_31, %B_1_load_4

ST_20: A_1_load_34 (4759)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4730  %A_1_load_34 = load i32* %A_1_addr_34, align 4

ST_20: tmp_15_9_1_1_2 (4760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4731  %tmp_15_9_1_1_2 = mul nsw i32 %A_1_load_34, %B_1_load_5

ST_20: tmp_15_9_1_2 (4761)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4732  %tmp_15_9_1_2 = mul nsw i32 %A_1_load_29, %B_1_load_6

ST_20: tmp_15_9_1_2_1 (4762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4733  %tmp_15_9_1_2_1 = mul nsw i32 %A_1_load_32, %B_1_load_7

ST_20: A_1_load_35 (4763)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4734  %A_1_load_35 = load i32* %A_1_addr_35, align 4

ST_20: tmp_15_9_1_2_2 (4764)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4735  %tmp_15_9_1_2_2 = mul nsw i32 %A_1_load_35, %B_1_load_8

ST_20: tmp_15_9_2 (4765)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4736  %tmp_15_9_2 = mul nsw i32 %A_2_load_27, %B_2_load

ST_20: tmp_15_9_2_0_1 (4766)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4737  %tmp_15_9_2_0_1 = mul nsw i32 %A_2_load_30, %B_2_load_1

ST_20: tmp_15_9_2_0_2 (4768)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4739  %tmp_15_9_2_0_2 = mul nsw i32 %A_2_load_33, %B_2_load_2

ST_20: tmp_15_9_2_1 (4769)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4740  %tmp_15_9_2_1 = mul nsw i32 %A_2_load_28, %B_2_load_3

ST_20: tmp_15_9_2_1_1 (4770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4741  %tmp_15_9_2_1_1 = mul nsw i32 %A_2_load_31, %B_2_load_4

ST_20: A_2_load_34 (4771)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4742  %A_2_load_34 = load i32* %A_2_addr_34, align 4

ST_20: tmp_15_9_2_1_2 (4772)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4743  %tmp_15_9_2_1_2 = mul nsw i32 %A_2_load_34, %B_2_load_5

ST_20: tmp_15_9_2_2 (4773)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4744  %tmp_15_9_2_2 = mul nsw i32 %A_2_load_29, %B_2_load_6

ST_20: tmp_15_9_2_2_1 (4774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4745  %tmp_15_9_2_2_1 = mul nsw i32 %A_2_load_32, %B_2_load_7

ST_20: A_2_load_35 (4775)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4746  %A_2_load_35 = load i32* %A_2_addr_35, align 4

ST_20: tmp_15_9_2_2_2 (4776)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4747  %tmp_15_9_2_2_2 = mul nsw i32 %A_2_load_35, %B_2_load_8

ST_20: tmp229 (4777)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4748  %tmp229 = add i32 %tmp_15_9_0_0_2, %tmp_15_9

ST_20: tmp228 (4778)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4749  %tmp228 = add i32 %tmp_15_9_0_0_1, %tmp229

ST_20: tmp231 (4779)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4750  %tmp231 = add i32 %tmp_15_9_0_1_2, %tmp_15_9_0_1_1

ST_20: tmp230 (4780)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4751  %tmp230 = add i32 %tmp_15_9_0_1, %tmp231

ST_20: tmp227 (4781)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4752  %tmp227 = add i32 %tmp228, %tmp230

ST_20: tmp234 (4782)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4753  %tmp234 = add i32 %tmp_15_9_0_2_2, %tmp_15_9_0_2_1

ST_20: tmp233 (4783)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4754  %tmp233 = add i32 %tmp_15_9_0_2, %tmp234

ST_20: tmp232 (4787)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4758  %tmp232 = add i32 %tmp233, %tmp235

ST_20: tmp226 (4788)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4759  %tmp226 = add i32 %tmp227, %tmp232

ST_20: tmp241 (4789)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4760  %tmp241 = add i32 %tmp_15_9_1_2, %tmp_15_9_1_1_2

ST_20: tmp240 (4790)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4761  %tmp240 = add i32 %tmp_15_9_1_1_1, %tmp241

ST_20: tmp243 (4791)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4762  %tmp243 = add i32 %tmp_15_9_1_2_2, %tmp_15_9_1_2_1

ST_20: tmp244 (4792)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4763  %tmp244 = add i32 %tmp_15_9_2_0_1, %tmp_15_9_2

ST_20: tmp242 (4793)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4764  %tmp242 = add i32 %tmp243, %tmp244

ST_20: tmp239 (4794)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4765  %tmp239 = add i32 %tmp240, %tmp242

ST_20: tmp247 (4795)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4766  %tmp247 = add i32 %tmp_15_9_2_1_1, %tmp_15_9_2_1

ST_20: tmp246 (4796)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4767  %tmp246 = add i32 %tmp_15_9_2_0_2, %tmp247

ST_20: tmp249 (4797)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4768  %tmp249 = add i32 %tmp_15_9_2_2, %tmp_15_9_2_1_2

ST_20: tmp250 (4798)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4769  %tmp250 = add i32 %tmp_15_9_2_2_2, %tmp_15_9_2_2_1

ST_20: tmp248 (4799)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4770  %tmp248 = add i32 %tmp249, %tmp250

ST_20: tmp245 (4800)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4771  %tmp245 = add i32 %tmp246, %tmp248

ST_20: tmp238 (4801)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4772  %tmp238 = add i32 %tmp239, %tmp245

ST_20: result_3_9_2_2_2 (4802)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4773  %result_3_9_2_2_2 = add nsw i32 %tmp226, %tmp238

ST_20: A_0_load_36 (4806)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4777  %A_0_load_36 = load i32* %A_0_addr_36, align 4

ST_20: A_0_load_37 (4810)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4781  %A_0_load_37 = load i32* %A_0_addr_37, align 4

ST_20: A_1_load_36 (4818)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4789  %A_1_load_36 = load i32* %A_1_addr_36, align 4

ST_20: A_1_load_37 (4822)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4793  %A_1_load_37 = load i32* %A_1_addr_37, align 4

ST_20: A_2_load_36 (4830)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4801  %A_2_load_36 = load i32* %A_2_addr_36, align 4

ST_20: A_2_load_37 (4834)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4805  %A_2_load_37 = load i32* %A_2_addr_37, align 4


 <State 21>: 7.32ns
ST_21: tmp_27 (130)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:101  %tmp_27 = or i17 %tmp_14, 13

ST_21: tmp_29_cast (131)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:102  %tmp_29_cast = sext i17 %tmp_27 to i64

ST_21: A_0_addr_39 (132)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:103  %A_0_addr_39 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_29_cast

ST_21: A_1_addr_39 (776)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:747  %A_1_addr_39 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_29_cast

ST_21: A_2_addr_39 (1000)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:971  %A_2_addr_39 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_29_cast

ST_21: tmp_248 (1240)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1211  %tmp_248 = add i22 %tmp_239, 9

ST_21: tmp_250_cast (1241)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1212  %tmp_250_cast = sext i22 %tmp_248 to i64

ST_21: C_addr_9 (1242)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1213  %C_addr_9 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_250_cast

ST_21: tmp_702 (3063)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3034  %tmp_702 = or i17 %tmp_690, 12

ST_21: tmp_703_cast (3064)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3035  %tmp_703_cast = sext i17 %tmp_702 to i64

ST_21: A_0_addr_38 (3065)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3036  %A_0_addr_38 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_703_cast

ST_21: A_1_addr_38 (3711)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3682  %A_1_addr_38 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_703_cast

ST_21: A_2_addr_38 (3935)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3906  %A_2_addr_38 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_703_cast

ST_21: StgValue_1485 (4740)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4711  store i32 %result_3_8_2_2_2, i32* %C_addr_8, align 4

ST_21: StgValue_1486 (4803)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4774  store i32 %result_3_9_2_2_2, i32* %C_addr_9, align 4

ST_21: tmp_15_s (4804)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4775  %tmp_15_s = mul nsw i32 %A_0_load_30, %B_0_load

ST_21: tmp_15_10_0_0_1 (4805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4776  %tmp_15_10_0_0_1 = mul nsw i32 %A_0_load_33, %B_0_load_1

ST_21: A_0_load_36 (4806)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4777  %A_0_load_36 = load i32* %A_0_addr_36, align 4

ST_21: tmp_15_10_0_0_2 (4807)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4778  %tmp_15_10_0_0_2 = mul nsw i32 %A_0_load_36, %B_0_load_2

ST_21: tmp_15_10_0_1 (4808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4779  %tmp_15_10_0_1 = mul nsw i32 %A_0_load_31, %B_0_load_3

ST_21: tmp_15_10_0_1_1 (4809)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4780  %tmp_15_10_0_1_1 = mul nsw i32 %A_0_load_34, %B_0_load_4

ST_21: A_0_load_37 (4810)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4781  %A_0_load_37 = load i32* %A_0_addr_37, align 4

ST_21: tmp_15_10_0_1_2 (4811)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4782  %tmp_15_10_0_1_2 = mul nsw i32 %A_0_load_37, %B_0_load_5

ST_21: A_0_load_38 (4814)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4785  %A_0_load_38 = load i32* %A_0_addr_38, align 4

ST_21: tmp_15_10_1 (4816)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4787  %tmp_15_10_1 = mul nsw i32 %A_1_load_30, %B_1_load

ST_21: tmp_15_10_1_0_1 (4817)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4788  %tmp_15_10_1_0_1 = mul nsw i32 %A_1_load_33, %B_1_load_1

ST_21: A_1_load_36 (4818)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4789  %A_1_load_36 = load i32* %A_1_addr_36, align 4

ST_21: tmp_15_10_1_0_2 (4819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4790  %tmp_15_10_1_0_2 = mul nsw i32 %A_1_load_36, %B_1_load_2

ST_21: tmp_15_10_1_1 (4820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4791  %tmp_15_10_1_1 = mul nsw i32 %A_1_load_31, %B_1_load_3

ST_21: A_1_load_37 (4822)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4793  %A_1_load_37 = load i32* %A_1_addr_37, align 4

ST_21: A_1_load_38 (4826)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4797  %A_1_load_38 = load i32* %A_1_addr_38, align 4

ST_21: A_2_load_36 (4830)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4801  %A_2_load_36 = load i32* %A_2_addr_36, align 4

ST_21: A_2_load_37 (4834)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4805  %A_2_load_37 = load i32* %A_2_addr_37, align 4

ST_21: A_2_load_38 (4838)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4809  %A_2_load_38 = load i32* %A_2_addr_38, align 4

ST_21: tmp254 (4840)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4811  %tmp254 = add i32 %tmp_15_10_0_0_2, %tmp_15_s

ST_21: tmp253 (4841)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4812  %tmp253 = add i32 %tmp_15_10_0_0_1, %tmp254

ST_21: tmp256 (4842)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4813  %tmp256 = add i32 %tmp_15_10_0_1_2, %tmp_15_10_0_1_1

ST_21: tmp255 (4843)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4814  %tmp255 = add i32 %tmp_15_10_0_1, %tmp256

ST_21: tmp252 (4844)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4815  %tmp252 = add i32 %tmp253, %tmp255

ST_21: tmp261 (4847)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4818  %tmp261 = add i32 %tmp_15_10_1_0_1, %tmp_15_10_1

ST_21: tmp262 (4848)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4819  %tmp262 = add i32 %tmp_15_10_1_1, %tmp_15_10_1_0_2

ST_21: tmp260 (4849)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4820  %tmp260 = add i32 %tmp261, %tmp262

ST_21: tmp_15_10 (4867)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4838  %tmp_15_10 = mul nsw i32 %A_0_load_33, %B_0_load

ST_21: A_0_load_39 (4869)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4840  %A_0_load_39 = load i32* %A_0_addr_39, align 4

ST_21: A_1_load_39 (4881)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4852  %A_1_load_39 = load i32* %A_1_addr_39, align 4

ST_21: A_2_load_39 (4893)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4864  %A_2_load_39 = load i32* %A_2_addr_39, align 4


 <State 22>: 8.21ns
ST_22: tmp_477 (1932)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1903  %tmp_477 = or i17 %tmp_464, 13

ST_22: tmp_478_cast (1933)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1904  %tmp_478_cast = sext i17 %tmp_477 to i64

ST_22: A_0_addr_40 (1934)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1905  %A_0_addr_40 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_478_cast

ST_22: A_1_addr_40 (2578)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2549  %A_1_addr_40 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_478_cast

ST_22: A_2_addr_40 (2802)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2773  %A_2_addr_40 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_478_cast

ST_22: tmp_703 (3066)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3037  %tmp_703 = or i17 %tmp_690, 13

ST_22: tmp_704_cast (3067)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3038  %tmp_704_cast = sext i17 %tmp_703 to i64

ST_22: A_0_addr_41 (3068)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3039  %A_0_addr_41 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_704_cast

ST_22: A_1_addr_41 (3712)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3683  %A_1_addr_41 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_704_cast

ST_22: A_2_addr_41 (3936)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3907  %A_2_addr_41 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_704_cast

ST_22: StgValue_1528 (4803)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4774  store i32 %result_3_9_2_2_2, i32* %C_addr_9, align 4

ST_22: tmp_15_10_0_2 (4812)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4783  %tmp_15_10_0_2 = mul nsw i32 %A_0_load_32, %B_0_load_6

ST_22: tmp_15_10_0_2_1 (4813)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4784  %tmp_15_10_0_2_1 = mul nsw i32 %A_0_load_35, %B_0_load_7

ST_22: A_0_load_38 (4814)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4785  %A_0_load_38 = load i32* %A_0_addr_38, align 4

ST_22: tmp_15_10_0_2_2 (4815)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4786  %tmp_15_10_0_2_2 = mul nsw i32 %A_0_load_38, %B_0_load_8

ST_22: tmp_15_10_1_1_1 (4821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4792  %tmp_15_10_1_1_1 = mul nsw i32 %A_1_load_34, %B_1_load_4

ST_22: tmp_15_10_1_1_2 (4823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4794  %tmp_15_10_1_1_2 = mul nsw i32 %A_1_load_37, %B_1_load_5

ST_22: tmp_15_10_1_2 (4824)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4795  %tmp_15_10_1_2 = mul nsw i32 %A_1_load_32, %B_1_load_6

ST_22: tmp_15_10_1_2_1 (4825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4796  %tmp_15_10_1_2_1 = mul nsw i32 %A_1_load_35, %B_1_load_7

ST_22: A_1_load_38 (4826)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4797  %A_1_load_38 = load i32* %A_1_addr_38, align 4

ST_22: tmp_15_10_1_2_2 (4827)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4798  %tmp_15_10_1_2_2 = mul nsw i32 %A_1_load_38, %B_1_load_8

ST_22: tmp_15_10_2 (4828)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4799  %tmp_15_10_2 = mul nsw i32 %A_2_load_30, %B_2_load

ST_22: tmp_15_10_2_0_1 (4829)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4800  %tmp_15_10_2_0_1 = mul nsw i32 %A_2_load_33, %B_2_load_1

ST_22: tmp_15_10_2_0_2 (4831)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4802  %tmp_15_10_2_0_2 = mul nsw i32 %A_2_load_36, %B_2_load_2

ST_22: tmp_15_10_2_1 (4832)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4803  %tmp_15_10_2_1 = mul nsw i32 %A_2_load_31, %B_2_load_3

ST_22: tmp_15_10_2_1_1 (4833)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4804  %tmp_15_10_2_1_1 = mul nsw i32 %A_2_load_34, %B_2_load_4

ST_22: tmp_15_10_2_1_2 (4835)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4806  %tmp_15_10_2_1_2 = mul nsw i32 %A_2_load_37, %B_2_load_5

ST_22: tmp_15_10_2_2 (4836)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4807  %tmp_15_10_2_2 = mul nsw i32 %A_2_load_32, %B_2_load_6

ST_22: tmp_15_10_2_2_1 (4837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4808  %tmp_15_10_2_2_1 = mul nsw i32 %A_2_load_35, %B_2_load_7

ST_22: A_2_load_38 (4838)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4809  %A_2_load_38 = load i32* %A_2_addr_38, align 4

ST_22: tmp_15_10_2_2_2 (4839)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4810  %tmp_15_10_2_2_2 = mul nsw i32 %A_2_load_38, %B_2_load_8

ST_22: tmp259 (4845)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4816  %tmp259 = add i32 %tmp_15_10_0_2_2, %tmp_15_10_0_2_1

ST_22: tmp258 (4846)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4817  %tmp258 = add i32 %tmp_15_10_0_2, %tmp259

ST_22: tmp257 (4850)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4821  %tmp257 = add i32 %tmp258, %tmp260

ST_22: tmp251 (4851)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4822  %tmp251 = add i32 %tmp252, %tmp257

ST_22: tmp266 (4852)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4823  %tmp266 = add i32 %tmp_15_10_1_2, %tmp_15_10_1_1_2

ST_22: tmp265 (4853)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4824  %tmp265 = add i32 %tmp_15_10_1_1_1, %tmp266

ST_22: tmp268 (4854)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4825  %tmp268 = add i32 %tmp_15_10_1_2_2, %tmp_15_10_1_2_1

ST_22: tmp269 (4855)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4826  %tmp269 = add i32 %tmp_15_10_2_0_1, %tmp_15_10_2

ST_22: tmp267 (4856)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4827  %tmp267 = add i32 %tmp268, %tmp269

ST_22: tmp264 (4857)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4828  %tmp264 = add i32 %tmp265, %tmp267

ST_22: tmp272 (4858)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4829  %tmp272 = add i32 %tmp_15_10_2_1_1, %tmp_15_10_2_1

ST_22: tmp271 (4859)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4830  %tmp271 = add i32 %tmp_15_10_2_0_2, %tmp272

ST_22: tmp274 (4860)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4831  %tmp274 = add i32 %tmp_15_10_2_2, %tmp_15_10_2_1_2

ST_22: tmp275 (4861)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4832  %tmp275 = add i32 %tmp_15_10_2_2_2, %tmp_15_10_2_2_1

ST_22: tmp273 (4862)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4833  %tmp273 = add i32 %tmp274, %tmp275

ST_22: tmp270 (4863)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4834  %tmp270 = add i32 %tmp271, %tmp273

ST_22: tmp263 (4864)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4835  %tmp263 = add i32 %tmp264, %tmp270

ST_22: result_3_10_2_2_2 (4865)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4836  %result_3_10_2_2_2 = add nsw i32 %tmp251, %tmp263

ST_22: tmp_15_11_0_0_1 (4868)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4839  %tmp_15_11_0_0_1 = mul nsw i32 %A_0_load_36, %B_0_load_1

ST_22: A_0_load_39 (4869)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4840  %A_0_load_39 = load i32* %A_0_addr_39, align 4

ST_22: tmp_15_11_0_0_2 (4870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4841  %tmp_15_11_0_0_2 = mul nsw i32 %A_0_load_39, %B_0_load_2

ST_22: A_0_load_40 (4873)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4844  %A_0_load_40 = load i32* %A_0_addr_40, align 4

ST_22: A_0_load_41 (4877)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4848  %A_0_load_41 = load i32* %A_0_addr_41, align 4

ST_22: tmp_15_11_1 (4879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4850  %tmp_15_11_1 = mul nsw i32 %A_1_load_33, %B_1_load

ST_22: tmp_15_11_1_0_1 (4880)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4851  %tmp_15_11_1_0_1 = mul nsw i32 %A_1_load_36, %B_1_load_1

ST_22: A_1_load_39 (4881)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4852  %A_1_load_39 = load i32* %A_1_addr_39, align 4

ST_22: tmp_15_11_1_0_2 (4882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4853  %tmp_15_11_1_0_2 = mul nsw i32 %A_1_load_39, %B_1_load_2

ST_22: tmp_15_11_1_1 (4883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4854  %tmp_15_11_1_1 = mul nsw i32 %A_1_load_34, %B_1_load_3

ST_22: A_1_load_40 (4885)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4856  %A_1_load_40 = load i32* %A_1_addr_40, align 4

ST_22: A_1_load_41 (4889)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4860  %A_1_load_41 = load i32* %A_1_addr_41, align 4

ST_22: A_2_load_39 (4893)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4864  %A_2_load_39 = load i32* %A_2_addr_39, align 4

ST_22: A_2_load_40 (4897)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4868  %A_2_load_40 = load i32* %A_2_addr_40, align 4

ST_22: A_2_load_41 (4901)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4872  %A_2_load_41 = load i32* %A_2_addr_41, align 4

ST_22: tmp279 (4903)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4874  %tmp279 = add i32 %tmp_15_11_0_0_2, %tmp_15_10

ST_22: tmp278 (4904)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4875  %tmp278 = add i32 %tmp_15_11_0_0_1, %tmp279

ST_22: tmp286 (4910)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4881  %tmp286 = add i32 %tmp_15_11_1_0_1, %tmp_15_11_1

ST_22: tmp287 (4911)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4882  %tmp287 = add i32 %tmp_15_11_1_1, %tmp_15_11_1_0_2

ST_22: tmp285 (4912)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4883  %tmp285 = add i32 %tmp286, %tmp287

ST_22: tmp_15_11 (4930)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4901  %tmp_15_11 = mul nsw i32 %A_0_load_36, %B_0_load


 <State 23>: 8.21ns
ST_23: tmp_28 (133)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:104  %tmp_28 = or i17 %tmp_14, 14

ST_23: tmp_30_cast (134)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:105  %tmp_30_cast = sext i17 %tmp_28 to i64

ST_23: A_0_addr_42 (135)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:106  %A_0_addr_42 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_30_cast

ST_23: A_1_addr_42 (777)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:748  %A_1_addr_42 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_30_cast

ST_23: A_2_addr_42 (1001)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:972  %A_2_addr_42 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_30_cast

ST_23: tmp_249 (1243)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1214  %tmp_249 = add i22 %tmp_239, 10

ST_23: tmp_251_cast (1244)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1215  %tmp_251_cast = sext i22 %tmp_249 to i64

ST_23: C_addr_10 (1245)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1216  %C_addr_10 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_251_cast

ST_23: tmp_478 (1935)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1906  %tmp_478 = or i17 %tmp_464, 14

ST_23: tmp_479_cast (1936)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1907  %tmp_479_cast = sext i17 %tmp_478 to i64

ST_23: A_0_addr_43 (1937)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1908  %A_0_addr_43 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_479_cast

ST_23: A_1_addr_43 (2579)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2550  %A_1_addr_43 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_479_cast

ST_23: A_2_addr_43 (2803)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2774  %A_2_addr_43 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_479_cast

ST_23: StgValue_1601 (4866)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4837  store i32 %result_3_10_2_2_2, i32* %C_addr_10, align 4

ST_23: tmp_15_11_0_1 (4871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4842  %tmp_15_11_0_1 = mul nsw i32 %A_0_load_34, %B_0_load_3

ST_23: tmp_15_11_0_1_1 (4872)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4843  %tmp_15_11_0_1_1 = mul nsw i32 %A_0_load_37, %B_0_load_4

ST_23: A_0_load_40 (4873)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4844  %A_0_load_40 = load i32* %A_0_addr_40, align 4

ST_23: tmp_15_11_0_1_2 (4874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4845  %tmp_15_11_0_1_2 = mul nsw i32 %A_0_load_40, %B_0_load_5

ST_23: tmp_15_11_0_2 (4875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4846  %tmp_15_11_0_2 = mul nsw i32 %A_0_load_35, %B_0_load_6

ST_23: tmp_15_11_0_2_1 (4876)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4847  %tmp_15_11_0_2_1 = mul nsw i32 %A_0_load_38, %B_0_load_7

ST_23: A_0_load_41 (4877)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4848  %A_0_load_41 = load i32* %A_0_addr_41, align 4

ST_23: tmp_15_11_0_2_2 (4878)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4849  %tmp_15_11_0_2_2 = mul nsw i32 %A_0_load_41, %B_0_load_8

ST_23: tmp_15_11_1_1_1 (4884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4855  %tmp_15_11_1_1_1 = mul nsw i32 %A_1_load_37, %B_1_load_4

ST_23: A_1_load_40 (4885)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4856  %A_1_load_40 = load i32* %A_1_addr_40, align 4

ST_23: tmp_15_11_1_1_2 (4886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4857  %tmp_15_11_1_1_2 = mul nsw i32 %A_1_load_40, %B_1_load_5

ST_23: tmp_15_11_1_2 (4887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4858  %tmp_15_11_1_2 = mul nsw i32 %A_1_load_35, %B_1_load_6

ST_23: tmp_15_11_1_2_1 (4888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4859  %tmp_15_11_1_2_1 = mul nsw i32 %A_1_load_38, %B_1_load_7

ST_23: A_1_load_41 (4889)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4860  %A_1_load_41 = load i32* %A_1_addr_41, align 4

ST_23: tmp_15_11_1_2_2 (4890)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4861  %tmp_15_11_1_2_2 = mul nsw i32 %A_1_load_41, %B_1_load_8

ST_23: tmp_15_11_2 (4891)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4862  %tmp_15_11_2 = mul nsw i32 %A_2_load_33, %B_2_load

ST_23: tmp_15_11_2_0_1 (4892)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4863  %tmp_15_11_2_0_1 = mul nsw i32 %A_2_load_36, %B_2_load_1

ST_23: tmp_15_11_2_0_2 (4894)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4865  %tmp_15_11_2_0_2 = mul nsw i32 %A_2_load_39, %B_2_load_2

ST_23: tmp_15_11_2_1 (4895)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4866  %tmp_15_11_2_1 = mul nsw i32 %A_2_load_34, %B_2_load_3

ST_23: tmp_15_11_2_1_1 (4896)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4867  %tmp_15_11_2_1_1 = mul nsw i32 %A_2_load_37, %B_2_load_4

ST_23: A_2_load_40 (4897)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4868  %A_2_load_40 = load i32* %A_2_addr_40, align 4

ST_23: tmp_15_11_2_1_2 (4898)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4869  %tmp_15_11_2_1_2 = mul nsw i32 %A_2_load_40, %B_2_load_5

ST_23: tmp_15_11_2_2 (4899)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4870  %tmp_15_11_2_2 = mul nsw i32 %A_2_load_35, %B_2_load_6

ST_23: tmp_15_11_2_2_1 (4900)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4871  %tmp_15_11_2_2_1 = mul nsw i32 %A_2_load_38, %B_2_load_7

ST_23: A_2_load_41 (4901)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4872  %A_2_load_41 = load i32* %A_2_addr_41, align 4

ST_23: tmp_15_11_2_2_2 (4902)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4873  %tmp_15_11_2_2_2 = mul nsw i32 %A_2_load_41, %B_2_load_8

ST_23: tmp281 (4905)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4876  %tmp281 = add i32 %tmp_15_11_0_1_2, %tmp_15_11_0_1_1

ST_23: tmp280 (4906)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4877  %tmp280 = add i32 %tmp_15_11_0_1, %tmp281

ST_23: tmp277 (4907)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4878  %tmp277 = add i32 %tmp278, %tmp280

ST_23: tmp284 (4908)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4879  %tmp284 = add i32 %tmp_15_11_0_2_2, %tmp_15_11_0_2_1

ST_23: tmp283 (4909)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4880  %tmp283 = add i32 %tmp_15_11_0_2, %tmp284

ST_23: tmp282 (4913)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4884  %tmp282 = add i32 %tmp283, %tmp285

ST_23: tmp276 (4914)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4885  %tmp276 = add i32 %tmp277, %tmp282

ST_23: tmp291 (4915)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4886  %tmp291 = add i32 %tmp_15_11_1_2, %tmp_15_11_1_1_2

ST_23: tmp290 (4916)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4887  %tmp290 = add i32 %tmp_15_11_1_1_1, %tmp291

ST_23: tmp293 (4917)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4888  %tmp293 = add i32 %tmp_15_11_1_2_2, %tmp_15_11_1_2_1

ST_23: tmp294 (4918)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4889  %tmp294 = add i32 %tmp_15_11_2_0_1, %tmp_15_11_2

ST_23: tmp292 (4919)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4890  %tmp292 = add i32 %tmp293, %tmp294

ST_23: tmp289 (4920)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4891  %tmp289 = add i32 %tmp290, %tmp292

ST_23: tmp297 (4921)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4892  %tmp297 = add i32 %tmp_15_11_2_1_1, %tmp_15_11_2_1

ST_23: tmp296 (4922)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4893  %tmp296 = add i32 %tmp_15_11_2_0_2, %tmp297

ST_23: tmp299 (4923)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4894  %tmp299 = add i32 %tmp_15_11_2_2, %tmp_15_11_2_1_2

ST_23: tmp300 (4924)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4895  %tmp300 = add i32 %tmp_15_11_2_2_2, %tmp_15_11_2_2_1

ST_23: tmp298 (4925)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4896  %tmp298 = add i32 %tmp299, %tmp300

ST_23: tmp295 (4926)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4897  %tmp295 = add i32 %tmp296, %tmp298

ST_23: tmp288 (4927)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4898  %tmp288 = add i32 %tmp289, %tmp295

ST_23: result_3_11_2_2_2 (4928)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4899  %result_3_11_2_2_2 = add nsw i32 %tmp276, %tmp288

ST_23: A_0_load_42 (4932)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4903  %A_0_load_42 = load i32* %A_0_addr_42, align 4

ST_23: tmp_15_12_0_1 (4934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4905  %tmp_15_12_0_1 = mul nsw i32 %A_0_load_37, %B_0_load_3

ST_23: A_0_load_43 (4936)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4907  %A_0_load_43 = load i32* %A_0_addr_43, align 4

ST_23: A_1_load_42 (4944)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4915  %A_1_load_42 = load i32* %A_1_addr_42, align 4

ST_23: A_1_load_43 (4948)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4919  %A_1_load_43 = load i32* %A_1_addr_43, align 4

ST_23: A_2_load_42 (4956)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4927  %A_2_load_42 = load i32* %A_2_addr_42, align 4

ST_23: A_2_load_43 (4960)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4931  %A_2_load_43 = load i32* %A_2_addr_43, align 4


 <State 24>: 7.32ns
ST_24: tmp_29 (136)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:107  %tmp_29 = or i17 %tmp_14, 15

ST_24: tmp_31_cast (137)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:108  %tmp_31_cast = sext i17 %tmp_29 to i64

ST_24: A_0_addr_45 (138)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:109  %A_0_addr_45 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_31_cast

ST_24: A_1_addr_45 (778)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:749  %A_1_addr_45 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_31_cast

ST_24: A_2_addr_45 (1002)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:973  %A_2_addr_45 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_31_cast

ST_24: tmp_250 (1246)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1217  %tmp_250 = add i22 %tmp_239, 11

ST_24: tmp_252_cast (1247)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1218  %tmp_252_cast = sext i22 %tmp_250 to i64

ST_24: C_addr_11 (1248)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1219  %C_addr_11 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_252_cast

ST_24: tmp_704 (3069)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3040  %tmp_704 = or i17 %tmp_690, 14

ST_24: tmp_705_cast (3070)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3041  %tmp_705_cast = sext i17 %tmp_704 to i64

ST_24: A_0_addr_44 (3071)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3042  %A_0_addr_44 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_705_cast

ST_24: A_1_addr_44 (3713)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3684  %A_1_addr_44 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_705_cast

ST_24: A_2_addr_44 (3937)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3908  %A_2_addr_44 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_705_cast

ST_24: StgValue_1669 (4866)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4837  store i32 %result_3_10_2_2_2, i32* %C_addr_10, align 4

ST_24: StgValue_1670 (4929)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4900  store i32 %result_3_11_2_2_2, i32* %C_addr_11, align 4

ST_24: tmp_15_12_0_0_1 (4931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4902  %tmp_15_12_0_0_1 = mul nsw i32 %A_0_load_39, %B_0_load_1

ST_24: A_0_load_42 (4932)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4903  %A_0_load_42 = load i32* %A_0_addr_42, align 4

ST_24: tmp_15_12_0_0_2 (4933)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4904  %tmp_15_12_0_0_2 = mul nsw i32 %A_0_load_42, %B_0_load_2

ST_24: tmp_15_12_0_1_1 (4935)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4906  %tmp_15_12_0_1_1 = mul nsw i32 %A_0_load_40, %B_0_load_4

ST_24: A_0_load_43 (4936)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4907  %A_0_load_43 = load i32* %A_0_addr_43, align 4

ST_24: tmp_15_12_0_1_2 (4937)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4908  %tmp_15_12_0_1_2 = mul nsw i32 %A_0_load_43, %B_0_load_5

ST_24: A_0_load_44 (4940)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4911  %A_0_load_44 = load i32* %A_0_addr_44, align 4

ST_24: tmp_15_12_1 (4942)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4913  %tmp_15_12_1 = mul nsw i32 %A_1_load_36, %B_1_load

ST_24: tmp_15_12_1_0_1 (4943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4914  %tmp_15_12_1_0_1 = mul nsw i32 %A_1_load_39, %B_1_load_1

ST_24: A_1_load_42 (4944)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4915  %A_1_load_42 = load i32* %A_1_addr_42, align 4

ST_24: tmp_15_12_1_0_2 (4945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4916  %tmp_15_12_1_0_2 = mul nsw i32 %A_1_load_42, %B_1_load_2

ST_24: tmp_15_12_1_1 (4946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4917  %tmp_15_12_1_1 = mul nsw i32 %A_1_load_37, %B_1_load_3

ST_24: A_1_load_43 (4948)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4919  %A_1_load_43 = load i32* %A_1_addr_43, align 4

ST_24: A_1_load_44 (4952)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4923  %A_1_load_44 = load i32* %A_1_addr_44, align 4

ST_24: A_2_load_42 (4956)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4927  %A_2_load_42 = load i32* %A_2_addr_42, align 4

ST_24: A_2_load_43 (4960)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4931  %A_2_load_43 = load i32* %A_2_addr_43, align 4

ST_24: A_2_load_44 (4964)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4935  %A_2_load_44 = load i32* %A_2_addr_44, align 4

ST_24: tmp304 (4966)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4937  %tmp304 = add i32 %tmp_15_12_0_0_2, %tmp_15_11

ST_24: tmp303 (4967)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4938  %tmp303 = add i32 %tmp_15_12_0_0_1, %tmp304

ST_24: tmp306 (4968)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4939  %tmp306 = add i32 %tmp_15_12_0_1_2, %tmp_15_12_0_1_1

ST_24: tmp305 (4969)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4940  %tmp305 = add i32 %tmp_15_12_0_1, %tmp306

ST_24: tmp302 (4970)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4941  %tmp302 = add i32 %tmp303, %tmp305

ST_24: tmp311 (4973)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4944  %tmp311 = add i32 %tmp_15_12_1_0_1, %tmp_15_12_1

ST_24: tmp312 (4974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4945  %tmp312 = add i32 %tmp_15_12_1_1, %tmp_15_12_1_0_2

ST_24: tmp310 (4975)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4946  %tmp310 = add i32 %tmp311, %tmp312

ST_24: B_0_load_9 (4993)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4964  %B_0_load_9 = load i32* %B_0_addr, align 4

ST_24: B_0_load_10 (4995)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4966  %B_0_load_10 = load i32* %B_0_addr_1, align 4

ST_24: A_0_load_45 (4997)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4968  %A_0_load_45 = load i32* %A_0_addr_45, align 4

ST_24: A_1_load_45 (5013)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4984  %A_1_load_45 = load i32* %A_1_addr_45, align 4

ST_24: A_2_load_45 (5025)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4996  %A_2_load_45 = load i32* %A_2_addr_45, align 4


 <State 25>: 8.21ns
ST_25: tmp_479 (1938)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1909  %tmp_479 = or i17 %tmp_464, 15

ST_25: tmp_480_cast (1939)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1910  %tmp_480_cast = sext i17 %tmp_479 to i64

ST_25: A_0_addr_46 (1940)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1911  %A_0_addr_46 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_480_cast

ST_25: A_1_addr_46 (2580)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2551  %A_1_addr_46 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_480_cast

ST_25: A_2_addr_46 (2804)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2775  %A_2_addr_46 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_480_cast

ST_25: tmp_705 (3072)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3043  %tmp_705 = or i17 %tmp_690, 15

ST_25: tmp_706_cast (3073)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3044  %tmp_706_cast = sext i17 %tmp_705 to i64

ST_25: A_0_addr_47 (3074)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3045  %A_0_addr_47 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_706_cast

ST_25: A_1_addr_47 (3714)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3685  %A_1_addr_47 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_706_cast

ST_25: A_2_addr_47 (3938)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3909  %A_2_addr_47 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_706_cast

ST_25: StgValue_1711 (4929)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4900  store i32 %result_3_11_2_2_2, i32* %C_addr_11, align 4

ST_25: tmp_15_12_0_2 (4938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4909  %tmp_15_12_0_2 = mul nsw i32 %A_0_load_38, %B_0_load_6

ST_25: tmp_15_12_0_2_1 (4939)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4910  %tmp_15_12_0_2_1 = mul nsw i32 %A_0_load_41, %B_0_load_7

ST_25: A_0_load_44 (4940)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4911  %A_0_load_44 = load i32* %A_0_addr_44, align 4

ST_25: tmp_15_12_0_2_2 (4941)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4912  %tmp_15_12_0_2_2 = mul nsw i32 %A_0_load_44, %B_0_load_8

ST_25: tmp_15_12_1_1_1 (4947)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4918  %tmp_15_12_1_1_1 = mul nsw i32 %A_1_load_40, %B_1_load_4

ST_25: tmp_15_12_1_1_2 (4949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4920  %tmp_15_12_1_1_2 = mul nsw i32 %A_1_load_43, %B_1_load_5

ST_25: tmp_15_12_1_2 (4950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4921  %tmp_15_12_1_2 = mul nsw i32 %A_1_load_38, %B_1_load_6

ST_25: tmp_15_12_1_2_1 (4951)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4922  %tmp_15_12_1_2_1 = mul nsw i32 %A_1_load_41, %B_1_load_7

ST_25: A_1_load_44 (4952)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4923  %A_1_load_44 = load i32* %A_1_addr_44, align 4

ST_25: tmp_15_12_1_2_2 (4953)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4924  %tmp_15_12_1_2_2 = mul nsw i32 %A_1_load_44, %B_1_load_8

ST_25: tmp_15_12_2 (4954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4925  %tmp_15_12_2 = mul nsw i32 %A_2_load_36, %B_2_load

ST_25: tmp_15_12_2_0_1 (4955)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4926  %tmp_15_12_2_0_1 = mul nsw i32 %A_2_load_39, %B_2_load_1

ST_25: tmp_15_12_2_0_2 (4957)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4928  %tmp_15_12_2_0_2 = mul nsw i32 %A_2_load_42, %B_2_load_2

ST_25: tmp_15_12_2_1 (4958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4929  %tmp_15_12_2_1 = mul nsw i32 %A_2_load_37, %B_2_load_3

ST_25: tmp_15_12_2_1_1 (4959)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4930  %tmp_15_12_2_1_1 = mul nsw i32 %A_2_load_40, %B_2_load_4

ST_25: tmp_15_12_2_1_2 (4961)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4932  %tmp_15_12_2_1_2 = mul nsw i32 %A_2_load_43, %B_2_load_5

ST_25: tmp_15_12_2_2 (4962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4933  %tmp_15_12_2_2 = mul nsw i32 %A_2_load_38, %B_2_load_6

ST_25: tmp_15_12_2_2_1 (4963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4934  %tmp_15_12_2_2_1 = mul nsw i32 %A_2_load_41, %B_2_load_7

ST_25: A_2_load_44 (4964)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4935  %A_2_load_44 = load i32* %A_2_addr_44, align 4

ST_25: tmp_15_12_2_2_2 (4965)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4936  %tmp_15_12_2_2_2 = mul nsw i32 %A_2_load_44, %B_2_load_8

ST_25: tmp309 (4971)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4942  %tmp309 = add i32 %tmp_15_12_0_2_2, %tmp_15_12_0_2_1

ST_25: tmp308 (4972)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4943  %tmp308 = add i32 %tmp_15_12_0_2, %tmp309

ST_25: tmp307 (4976)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4947  %tmp307 = add i32 %tmp308, %tmp310

ST_25: tmp301 (4977)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4948  %tmp301 = add i32 %tmp302, %tmp307

ST_25: tmp316 (4978)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4949  %tmp316 = add i32 %tmp_15_12_1_2, %tmp_15_12_1_1_2

ST_25: tmp315 (4979)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4950  %tmp315 = add i32 %tmp_15_12_1_1_1, %tmp316

ST_25: tmp318 (4980)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4951  %tmp318 = add i32 %tmp_15_12_1_2_2, %tmp_15_12_1_2_1

ST_25: tmp319 (4981)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4952  %tmp319 = add i32 %tmp_15_12_2_0_1, %tmp_15_12_2

ST_25: tmp317 (4982)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4953  %tmp317 = add i32 %tmp318, %tmp319

ST_25: tmp314 (4983)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4954  %tmp314 = add i32 %tmp315, %tmp317

ST_25: tmp322 (4984)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4955  %tmp322 = add i32 %tmp_15_12_2_1_1, %tmp_15_12_2_1

ST_25: tmp321 (4985)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4956  %tmp321 = add i32 %tmp_15_12_2_0_2, %tmp322

ST_25: tmp324 (4986)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4957  %tmp324 = add i32 %tmp_15_12_2_2, %tmp_15_12_2_1_2

ST_25: tmp325 (4987)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4958  %tmp325 = add i32 %tmp_15_12_2_2_2, %tmp_15_12_2_2_1

ST_25: tmp323 (4988)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4959  %tmp323 = add i32 %tmp324, %tmp325

ST_25: tmp320 (4989)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4960  %tmp320 = add i32 %tmp321, %tmp323

ST_25: tmp313 (4990)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4961  %tmp313 = add i32 %tmp314, %tmp320

ST_25: result_3_12_2_2_2 (4991)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4962  %result_3_12_2_2_2 = add nsw i32 %tmp301, %tmp313

ST_25: B_0_load_9 (4993)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4964  %B_0_load_9 = load i32* %B_0_addr, align 4

ST_25: B_0_load_10 (4995)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4966  %B_0_load_10 = load i32* %B_0_addr_1, align 4

ST_25: A_0_load_45 (4997)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4968  %A_0_load_45 = load i32* %A_0_addr_45, align 4

ST_25: B_0_load_11 (4998)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4969  %B_0_load_11 = load i32* %B_0_addr_2, align 4

ST_25: B_0_load_12 (5000)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4971  %B_0_load_12 = load i32* %B_0_addr_3, align 4

ST_25: A_0_load_46 (5004)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4975  %A_0_load_46 = load i32* %A_0_addr_46, align 4

ST_25: tmp_15_13_0_2 (5007)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4978  %tmp_15_13_0_2 = mul nsw i32 %A_0_load_41, %B_0_load_6

ST_25: A_0_load_47 (5009)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4980  %A_0_load_47 = load i32* %A_0_addr_47, align 4

ST_25: tmp_15_13_1 (5011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4982  %tmp_15_13_1 = mul nsw i32 %A_1_load_39, %B_1_load

ST_25: tmp_15_13_1_0_1 (5012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4983  %tmp_15_13_1_0_1 = mul nsw i32 %A_1_load_42, %B_1_load_1

ST_25: A_1_load_45 (5013)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4984  %A_1_load_45 = load i32* %A_1_addr_45, align 4

ST_25: tmp_15_13_1_0_2 (5014)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4985  %tmp_15_13_1_0_2 = mul nsw i32 %A_1_load_45, %B_1_load_2

ST_25: tmp_15_13_1_1 (5015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4986  %tmp_15_13_1_1 = mul nsw i32 %A_1_load_40, %B_1_load_3

ST_25: A_1_load_46 (5017)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4988  %A_1_load_46 = load i32* %A_1_addr_46, align 4

ST_25: A_1_load_47 (5021)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4992  %A_1_load_47 = load i32* %A_1_addr_47, align 4

ST_25: A_2_load_45 (5025)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4996  %A_2_load_45 = load i32* %A_2_addr_45, align 4

ST_25: A_2_load_46 (5029)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5000  %A_2_load_46 = load i32* %A_2_addr_46, align 4

ST_25: A_2_load_47 (5033)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5004  %A_2_load_47 = load i32* %A_2_addr_47, align 4

ST_25: tmp336 (5042)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5013  %tmp336 = add i32 %tmp_15_13_1_0_1, %tmp_15_13_1

ST_25: tmp337 (5043)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5014  %tmp337 = add i32 %tmp_15_13_1_1, %tmp_15_13_1_0_2

ST_25: tmp335 (5044)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5015  %tmp335 = add i32 %tmp336, %tmp337


 <State 26>: 7.32ns
ST_26: tmp_30 (139)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:110  %tmp_30 = or i17 %tmp_14, 16

ST_26: tmp_32_cast (140)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:111  %tmp_32_cast = sext i17 %tmp_30 to i64

ST_26: A_0_addr_48 (141)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:112  %A_0_addr_48 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_32_cast

ST_26: A_1_addr_48 (779)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:750  %A_1_addr_48 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_32_cast

ST_26: A_2_addr_48 (1003)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:974  %A_2_addr_48 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_32_cast

ST_26: tmp_251 (1249)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1220  %tmp_251 = add i22 %tmp_239, 12

ST_26: tmp_253_cast (1250)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1221  %tmp_253_cast = sext i22 %tmp_251 to i64

ST_26: C_addr_12 (1251)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1222  %C_addr_12 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_253_cast

ST_26: tmp_480 (1941)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1912  %tmp_480 = or i17 %tmp_464, 16

ST_26: tmp_481_cast (1942)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1913  %tmp_481_cast = sext i17 %tmp_480 to i64

ST_26: A_0_addr_49 (1943)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1914  %A_0_addr_49 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_481_cast

ST_26: A_1_addr_49 (2581)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2552  %A_1_addr_49 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_481_cast

ST_26: A_2_addr_49 (2805)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2776  %A_2_addr_49 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_481_cast

ST_26: StgValue_1784 (4992)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4963  store i32 %result_3_12_2_2_2, i32* %C_addr_12, align 4

ST_26: B_0_load_11 (4998)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4969  %B_0_load_11 = load i32* %B_0_addr_2, align 4

ST_26: B_0_load_12 (5000)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4971  %B_0_load_12 = load i32* %B_0_addr_3, align 4

ST_26: B_0_load_13 (5002)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4973  %B_0_load_13 = load i32* %B_0_addr_4, align 4

ST_26: A_0_load_46 (5004)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4975  %A_0_load_46 = load i32* %A_0_addr_46, align 4

ST_26: B_0_load_14 (5005)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4976  %B_0_load_14 = load i32* %B_0_addr_5, align 4

ST_26: A_0_load_47 (5009)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4980  %A_0_load_47 = load i32* %A_0_addr_47, align 4

ST_26: tmp_15_13_1_1_1 (5016)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4987  %tmp_15_13_1_1_1 = mul nsw i32 %A_1_load_43, %B_1_load_4

ST_26: A_1_load_46 (5017)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4988  %A_1_load_46 = load i32* %A_1_addr_46, align 4

ST_26: tmp_15_13_1_1_2 (5018)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4989  %tmp_15_13_1_1_2 = mul nsw i32 %A_1_load_46, %B_1_load_5

ST_26: tmp_15_13_1_2 (5019)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4990  %tmp_15_13_1_2 = mul nsw i32 %A_1_load_41, %B_1_load_6

ST_26: tmp_15_13_1_2_1 (5020)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4991  %tmp_15_13_1_2_1 = mul nsw i32 %A_1_load_44, %B_1_load_7

ST_26: A_1_load_47 (5021)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4992  %A_1_load_47 = load i32* %A_1_addr_47, align 4

ST_26: tmp_15_13_1_2_2 (5022)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4993  %tmp_15_13_1_2_2 = mul nsw i32 %A_1_load_47, %B_1_load_8

ST_26: tmp_15_13_2 (5023)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4994  %tmp_15_13_2 = mul nsw i32 %A_2_load_39, %B_2_load

ST_26: tmp_15_13_2_0_1 (5024)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4995  %tmp_15_13_2_0_1 = mul nsw i32 %A_2_load_42, %B_2_load_1

ST_26: tmp_15_13_2_0_2 (5026)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4997  %tmp_15_13_2_0_2 = mul nsw i32 %A_2_load_45, %B_2_load_2

ST_26: tmp_15_13_2_1 (5027)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4998  %tmp_15_13_2_1 = mul nsw i32 %A_2_load_40, %B_2_load_3

ST_26: tmp_15_13_2_1_1 (5028)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4999  %tmp_15_13_2_1_1 = mul nsw i32 %A_2_load_43, %B_2_load_4

ST_26: A_2_load_46 (5029)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5000  %A_2_load_46 = load i32* %A_2_addr_46, align 4

ST_26: tmp_15_13_2_1_2 (5030)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5001  %tmp_15_13_2_1_2 = mul nsw i32 %A_2_load_46, %B_2_load_5

ST_26: tmp_15_13_2_2 (5031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5002  %tmp_15_13_2_2 = mul nsw i32 %A_2_load_41, %B_2_load_6

ST_26: tmp_15_13_2_2_1 (5032)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5003  %tmp_15_13_2_2_1 = mul nsw i32 %A_2_load_44, %B_2_load_7

ST_26: A_2_load_47 (5033)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5004  %A_2_load_47 = load i32* %A_2_addr_47, align 4

ST_26: tmp_15_13_2_2_2 (5034)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5005  %tmp_15_13_2_2_2 = mul nsw i32 %A_2_load_47, %B_2_load_8

ST_26: tmp341 (5047)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5018  %tmp341 = add i32 %tmp_15_13_1_2, %tmp_15_13_1_1_2

ST_26: tmp340 (5048)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5019  %tmp340 = add i32 %tmp_15_13_1_1_1, %tmp341

ST_26: tmp343 (5049)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5020  %tmp343 = add i32 %tmp_15_13_1_2_2, %tmp_15_13_1_2_1

ST_26: tmp344 (5050)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5021  %tmp344 = add i32 %tmp_15_13_2_0_1, %tmp_15_13_2

ST_26: tmp342 (5051)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5022  %tmp342 = add i32 %tmp343, %tmp344

ST_26: tmp339 (5052)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5023  %tmp339 = add i32 %tmp340, %tmp342

ST_26: tmp347 (5053)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5024  %tmp347 = add i32 %tmp_15_13_2_1_1, %tmp_15_13_2_1

ST_26: tmp346 (5054)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5025  %tmp346 = add i32 %tmp_15_13_2_0_2, %tmp347

ST_26: tmp349 (5055)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5026  %tmp349 = add i32 %tmp_15_13_2_2, %tmp_15_13_2_1_2

ST_26: tmp350 (5056)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5027  %tmp350 = add i32 %tmp_15_13_2_2_2, %tmp_15_13_2_2_1

ST_26: tmp348 (5057)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5028  %tmp348 = add i32 %tmp349, %tmp350

ST_26: tmp345 (5058)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5029  %tmp345 = add i32 %tmp346, %tmp348

ST_26: A_0_load_48 (5064)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5035  %A_0_load_48 = load i32* %A_0_addr_48, align 4

ST_26: A_0_load_49 (5068)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5039  %A_0_load_49 = load i32* %A_0_addr_49, align 4

ST_26: A_1_load_48 (5076)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5047  %A_1_load_48 = load i32* %A_1_addr_48, align 4

ST_26: A_1_load_49 (5080)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5051  %A_1_load_49 = load i32* %A_1_addr_49, align 4

ST_26: A_2_load_48 (5088)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5059  %A_2_load_48 = load i32* %A_2_addr_48, align 4

ST_26: A_2_load_49 (5092)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5063  %A_2_load_49 = load i32* %A_2_addr_49, align 4


 <State 27>: 8.21ns
ST_27: tmp_31 (142)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:113  %tmp_31 = or i17 %tmp_14, 17

ST_27: tmp_33_cast (143)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:114  %tmp_33_cast = sext i17 %tmp_31 to i64

ST_27: A_0_addr_51 (144)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:115  %A_0_addr_51 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_33_cast

ST_27: A_1_addr_51 (780)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:751  %A_1_addr_51 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_33_cast

ST_27: A_2_addr_51 (1004)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:975  %A_2_addr_51 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_33_cast

ST_27: tmp_706 (3075)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3046  %tmp_706 = or i17 %tmp_690, 16

ST_27: tmp_707_cast (3076)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3047  %tmp_707_cast = sext i17 %tmp_706 to i64

ST_27: A_0_addr_50 (3077)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3048  %A_0_addr_50 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_707_cast

ST_27: A_1_addr_50 (3715)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3686  %A_1_addr_50 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_707_cast

ST_27: A_2_addr_50 (3939)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3910  %A_2_addr_50 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_707_cast

ST_27: StgValue_1837 (4992)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:4963  store i32 %result_3_12_2_2_2, i32* %C_addr_12, align 4

ST_27: tmp_15_12 (4994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4965  %tmp_15_12 = mul nsw i32 %A_0_load_39, %B_0_load_9

ST_27: tmp_15_13_0_0_1 (4996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4967  %tmp_15_13_0_0_1 = mul nsw i32 %A_0_load_42, %B_0_load_10

ST_27: tmp_15_13_0_0_2 (4999)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4970  %tmp_15_13_0_0_2 = mul nsw i32 %A_0_load_45, %B_0_load_11

ST_27: tmp_15_13_0_1 (5001)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4972  %tmp_15_13_0_1 = mul nsw i32 %A_0_load_40, %B_0_load_12

ST_27: B_0_load_13 (5002)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4973  %B_0_load_13 = load i32* %B_0_addr_4, align 4

ST_27: tmp_15_13_0_1_1 (5003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4974  %tmp_15_13_0_1_1 = mul nsw i32 %A_0_load_43, %B_0_load_13

ST_27: B_0_load_14 (5005)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4976  %B_0_load_14 = load i32* %B_0_addr_5, align 4

ST_27: tmp_15_13_0_1_2 (5006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4977  %tmp_15_13_0_1_2 = mul nsw i32 %A_0_load_46, %B_0_load_14

ST_27: tmp_15_13_0_2_1 (5008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4979  %tmp_15_13_0_2_1 = mul nsw i32 %A_0_load_44, %B_0_load_7

ST_27: tmp_15_13_0_2_2 (5010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4981  %tmp_15_13_0_2_2 = mul nsw i32 %A_0_load_47, %B_0_load_8

ST_27: tmp329 (5035)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5006  %tmp329 = add i32 %tmp_15_13_0_0_2, %tmp_15_12

ST_27: tmp328 (5036)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5007  %tmp328 = add i32 %tmp_15_13_0_0_1, %tmp329

ST_27: tmp331 (5037)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5008  %tmp331 = add i32 %tmp_15_13_0_1_2, %tmp_15_13_0_1_1

ST_27: tmp330 (5038)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5009  %tmp330 = add i32 %tmp_15_13_0_1, %tmp331

ST_27: tmp327 (5039)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5010  %tmp327 = add i32 %tmp328, %tmp330

ST_27: tmp334 (5040)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5011  %tmp334 = add i32 %tmp_15_13_0_2_2, %tmp_15_13_0_2_1

ST_27: tmp333 (5041)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5012  %tmp333 = add i32 %tmp_15_13_0_2, %tmp334

ST_27: tmp332 (5045)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5016  %tmp332 = add i32 %tmp333, %tmp335

ST_27: tmp326 (5046)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5017  %tmp326 = add i32 %tmp327, %tmp332

ST_27: tmp338 (5059)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5030  %tmp338 = add i32 %tmp339, %tmp345

ST_27: result_3_13_2_2_2 (5060)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5031  %result_3_13_2_2_2 = add nsw i32 %tmp326, %tmp338

ST_27: tmp_15_13 (5062)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5033  %tmp_15_13 = mul nsw i32 %A_0_load_42, %B_0_load_9

ST_27: tmp_15_14_0_0_1 (5063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5034  %tmp_15_14_0_0_1 = mul nsw i32 %A_0_load_45, %B_0_load_10

ST_27: A_0_load_48 (5064)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5035  %A_0_load_48 = load i32* %A_0_addr_48, align 4

ST_27: tmp_15_14_0_0_2 (5065)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5036  %tmp_15_14_0_0_2 = mul nsw i32 %A_0_load_48, %B_0_load_11

ST_27: tmp_15_14_0_1 (5066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5037  %tmp_15_14_0_1 = mul nsw i32 %A_0_load_43, %B_0_load_12

ST_27: tmp_15_14_0_1_1 (5067)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5038  %tmp_15_14_0_1_1 = mul nsw i32 %A_0_load_46, %B_0_load_13

ST_27: A_0_load_49 (5068)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5039  %A_0_load_49 = load i32* %A_0_addr_49, align 4

ST_27: tmp_15_14_0_1_2 (5069)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5040  %tmp_15_14_0_1_2 = mul nsw i32 %A_0_load_49, %B_0_load_14

ST_27: A_0_load_50 (5072)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5043  %A_0_load_50 = load i32* %A_0_addr_50, align 4

ST_27: tmp_15_14_1 (5074)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5045  %tmp_15_14_1 = mul nsw i32 %A_1_load_42, %B_1_load

ST_27: tmp_15_14_1_0_1 (5075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5046  %tmp_15_14_1_0_1 = mul nsw i32 %A_1_load_45, %B_1_load_1

ST_27: A_1_load_48 (5076)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5047  %A_1_load_48 = load i32* %A_1_addr_48, align 4

ST_27: tmp_15_14_1_0_2 (5077)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5048  %tmp_15_14_1_0_2 = mul nsw i32 %A_1_load_48, %B_1_load_2

ST_27: tmp_15_14_1_1 (5078)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5049  %tmp_15_14_1_1 = mul nsw i32 %A_1_load_43, %B_1_load_3

ST_27: A_1_load_49 (5080)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5051  %A_1_load_49 = load i32* %A_1_addr_49, align 4

ST_27: A_1_load_50 (5084)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5055  %A_1_load_50 = load i32* %A_1_addr_50, align 4

ST_27: A_2_load_48 (5088)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5059  %A_2_load_48 = load i32* %A_2_addr_48, align 4

ST_27: A_2_load_49 (5092)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5063  %A_2_load_49 = load i32* %A_2_addr_49, align 4

ST_27: A_2_load_50 (5096)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5067  %A_2_load_50 = load i32* %A_2_addr_50, align 4

ST_27: tmp354 (5098)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5069  %tmp354 = add i32 %tmp_15_14_0_0_2, %tmp_15_13

ST_27: tmp353 (5099)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5070  %tmp353 = add i32 %tmp_15_14_0_0_1, %tmp354

ST_27: tmp356 (5100)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5071  %tmp356 = add i32 %tmp_15_14_0_1_2, %tmp_15_14_0_1_1

ST_27: tmp355 (5101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5072  %tmp355 = add i32 %tmp_15_14_0_1, %tmp356

ST_27: tmp352 (5102)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5073  %tmp352 = add i32 %tmp353, %tmp355

ST_27: tmp361 (5105)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5076  %tmp361 = add i32 %tmp_15_14_1_0_1, %tmp_15_14_1

ST_27: tmp362 (5106)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5077  %tmp362 = add i32 %tmp_15_14_1_1, %tmp_15_14_1_0_2

ST_27: tmp360 (5107)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5078  %tmp360 = add i32 %tmp361, %tmp362

ST_27: A_0_load_51 (5127)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5098  %A_0_load_51 = load i32* %A_0_addr_51, align 4

ST_27: A_1_load_51 (5139)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5110  %A_1_load_51 = load i32* %A_1_addr_51, align 4

ST_27: A_2_load_51 (5151)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5122  %A_2_load_51 = load i32* %A_2_addr_51, align 4


 <State 28>: 8.21ns
ST_28: tmp_252 (1252)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1223  %tmp_252 = add i22 %tmp_239, 13

ST_28: tmp_254_cast (1253)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1224  %tmp_254_cast = sext i22 %tmp_252 to i64

ST_28: C_addr_13 (1254)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1225  %C_addr_13 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_254_cast

ST_28: tmp_481 (1944)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1915  %tmp_481 = or i17 %tmp_464, 17

ST_28: tmp_482_cast (1945)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1916  %tmp_482_cast = sext i17 %tmp_481 to i64

ST_28: A_0_addr_52 (1946)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1917  %A_0_addr_52 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_482_cast

ST_28: A_1_addr_52 (2582)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2553  %A_1_addr_52 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_482_cast

ST_28: A_2_addr_52 (2806)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2777  %A_2_addr_52 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_482_cast

ST_28: tmp_707 (3078)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3049  %tmp_707 = or i17 %tmp_690, 17

ST_28: tmp_708_cast (3079)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3050  %tmp_708_cast = sext i17 %tmp_707 to i64

ST_28: A_0_addr_53 (3080)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3051  %A_0_addr_53 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_708_cast

ST_28: A_1_addr_53 (3716)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3687  %A_1_addr_53 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_708_cast

ST_28: A_2_addr_53 (3940)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3911  %A_2_addr_53 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_708_cast

ST_28: StgValue_1902 (5061)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5032  store i32 %result_3_13_2_2_2, i32* %C_addr_13, align 4

ST_28: tmp_15_14_0_2 (5070)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5041  %tmp_15_14_0_2 = mul nsw i32 %A_0_load_44, %B_0_load_6

ST_28: tmp_15_14_0_2_1 (5071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5042  %tmp_15_14_0_2_1 = mul nsw i32 %A_0_load_47, %B_0_load_7

ST_28: A_0_load_50 (5072)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5043  %A_0_load_50 = load i32* %A_0_addr_50, align 4

ST_28: tmp_15_14_0_2_2 (5073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5044  %tmp_15_14_0_2_2 = mul nsw i32 %A_0_load_50, %B_0_load_8

ST_28: tmp_15_14_1_1_1 (5079)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5050  %tmp_15_14_1_1_1 = mul nsw i32 %A_1_load_46, %B_1_load_4

ST_28: tmp_15_14_1_1_2 (5081)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5052  %tmp_15_14_1_1_2 = mul nsw i32 %A_1_load_49, %B_1_load_5

ST_28: tmp_15_14_1_2 (5082)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5053  %tmp_15_14_1_2 = mul nsw i32 %A_1_load_44, %B_1_load_6

ST_28: tmp_15_14_1_2_1 (5083)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5054  %tmp_15_14_1_2_1 = mul nsw i32 %A_1_load_47, %B_1_load_7

ST_28: A_1_load_50 (5084)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5055  %A_1_load_50 = load i32* %A_1_addr_50, align 4

ST_28: tmp_15_14_1_2_2 (5085)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5056  %tmp_15_14_1_2_2 = mul nsw i32 %A_1_load_50, %B_1_load_8

ST_28: tmp_15_14_2 (5086)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5057  %tmp_15_14_2 = mul nsw i32 %A_2_load_42, %B_2_load

ST_28: tmp_15_14_2_0_1 (5087)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5058  %tmp_15_14_2_0_1 = mul nsw i32 %A_2_load_45, %B_2_load_1

ST_28: tmp_15_14_2_0_2 (5089)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5060  %tmp_15_14_2_0_2 = mul nsw i32 %A_2_load_48, %B_2_load_2

ST_28: tmp_15_14_2_1 (5090)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5061  %tmp_15_14_2_1 = mul nsw i32 %A_2_load_43, %B_2_load_3

ST_28: tmp_15_14_2_1_1 (5091)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5062  %tmp_15_14_2_1_1 = mul nsw i32 %A_2_load_46, %B_2_load_4

ST_28: tmp_15_14_2_1_2 (5093)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5064  %tmp_15_14_2_1_2 = mul nsw i32 %A_2_load_49, %B_2_load_5

ST_28: tmp_15_14_2_2 (5094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5065  %tmp_15_14_2_2 = mul nsw i32 %A_2_load_44, %B_2_load_6

ST_28: tmp_15_14_2_2_1 (5095)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5066  %tmp_15_14_2_2_1 = mul nsw i32 %A_2_load_47, %B_2_load_7

ST_28: A_2_load_50 (5096)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5067  %A_2_load_50 = load i32* %A_2_addr_50, align 4

ST_28: tmp_15_14_2_2_2 (5097)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5068  %tmp_15_14_2_2_2 = mul nsw i32 %A_2_load_50, %B_2_load_8

ST_28: tmp359 (5103)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5074  %tmp359 = add i32 %tmp_15_14_0_2_2, %tmp_15_14_0_2_1

ST_28: tmp358 (5104)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5075  %tmp358 = add i32 %tmp_15_14_0_2, %tmp359

ST_28: tmp357 (5108)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5079  %tmp357 = add i32 %tmp358, %tmp360

ST_28: tmp351 (5109)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5080  %tmp351 = add i32 %tmp352, %tmp357

ST_28: tmp366 (5110)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5081  %tmp366 = add i32 %tmp_15_14_1_2, %tmp_15_14_1_1_2

ST_28: tmp365 (5111)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5082  %tmp365 = add i32 %tmp_15_14_1_1_1, %tmp366

ST_28: tmp368 (5112)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5083  %tmp368 = add i32 %tmp_15_14_1_2_2, %tmp_15_14_1_2_1

ST_28: tmp369 (5113)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5084  %tmp369 = add i32 %tmp_15_14_2_0_1, %tmp_15_14_2

ST_28: tmp367 (5114)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5085  %tmp367 = add i32 %tmp368, %tmp369

ST_28: tmp364 (5115)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5086  %tmp364 = add i32 %tmp365, %tmp367

ST_28: tmp372 (5116)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5087  %tmp372 = add i32 %tmp_15_14_2_1_1, %tmp_15_14_2_1

ST_28: tmp371 (5117)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5088  %tmp371 = add i32 %tmp_15_14_2_0_2, %tmp372

ST_28: tmp374 (5118)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5089  %tmp374 = add i32 %tmp_15_14_2_2, %tmp_15_14_2_1_2

ST_28: tmp375 (5119)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5090  %tmp375 = add i32 %tmp_15_14_2_2_2, %tmp_15_14_2_2_1

ST_28: tmp373 (5120)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5091  %tmp373 = add i32 %tmp374, %tmp375

ST_28: tmp370 (5121)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5092  %tmp370 = add i32 %tmp371, %tmp373

ST_28: tmp363 (5122)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5093  %tmp363 = add i32 %tmp364, %tmp370

ST_28: result_3_14_2_2_2 (5123)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5094  %result_3_14_2_2_2 = add nsw i32 %tmp351, %tmp363

ST_28: A_0_load_51 (5127)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5098  %A_0_load_51 = load i32* %A_0_addr_51, align 4

ST_28: A_0_load_52 (5131)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5102  %A_0_load_52 = load i32* %A_0_addr_52, align 4

ST_28: A_0_load_53 (5135)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5106  %A_0_load_53 = load i32* %A_0_addr_53, align 4

ST_28: tmp_15_15_1 (5137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5108  %tmp_15_15_1 = mul nsw i32 %A_1_load_45, %B_1_load

ST_28: tmp_15_15_1_0_1 (5138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5109  %tmp_15_15_1_0_1 = mul nsw i32 %A_1_load_48, %B_1_load_1

ST_28: A_1_load_51 (5139)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5110  %A_1_load_51 = load i32* %A_1_addr_51, align 4

ST_28: tmp_15_15_1_0_2 (5140)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5111  %tmp_15_15_1_0_2 = mul nsw i32 %A_1_load_51, %B_1_load_2

ST_28: tmp_15_15_1_1 (5141)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5112  %tmp_15_15_1_1 = mul nsw i32 %A_1_load_46, %B_1_load_3

ST_28: A_1_load_52 (5143)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5114  %A_1_load_52 = load i32* %A_1_addr_52, align 4

ST_28: A_1_load_53 (5147)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5118  %A_1_load_53 = load i32* %A_1_addr_53, align 4

ST_28: A_2_load_51 (5151)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5122  %A_2_load_51 = load i32* %A_2_addr_51, align 4

ST_28: A_2_load_52 (5155)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5126  %A_2_load_52 = load i32* %A_2_addr_52, align 4

ST_28: A_2_load_53 (5159)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5130  %A_2_load_53 = load i32* %A_2_addr_53, align 4

ST_28: tmp386 (5168)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5139  %tmp386 = add i32 %tmp_15_15_1_0_1, %tmp_15_15_1

ST_28: tmp387 (5169)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5140  %tmp387 = add i32 %tmp_15_15_1_1, %tmp_15_15_1_0_2

ST_28: tmp385 (5170)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5141  %tmp385 = add i32 %tmp386, %tmp387


 <State 29>: 8.21ns
ST_29: tmp_32 (145)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:116  %tmp_32 = or i17 %tmp_14, 18

ST_29: tmp_34_cast (146)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:117  %tmp_34_cast = sext i17 %tmp_32 to i64

ST_29: A_0_addr_54 (147)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:118  %A_0_addr_54 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_34_cast

ST_29: A_1_addr_54 (781)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:752  %A_1_addr_54 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_34_cast

ST_29: A_2_addr_54 (1005)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:976  %A_2_addr_54 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_34_cast

ST_29: tmp_253 (1255)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1226  %tmp_253 = add i22 %tmp_239, 14

ST_29: tmp_255_cast (1256)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1227  %tmp_255_cast = sext i22 %tmp_253 to i64

ST_29: C_addr_14 (1257)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1228  %C_addr_14 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_255_cast

ST_29: tmp_482 (1947)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1918  %tmp_482 = or i17 %tmp_464, 18

ST_29: tmp_483_cast (1948)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1919  %tmp_483_cast = sext i17 %tmp_482 to i64

ST_29: A_0_addr_55 (1949)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1920  %A_0_addr_55 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_483_cast

ST_29: A_1_addr_55 (2583)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2554  %A_1_addr_55 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_483_cast

ST_29: A_2_addr_55 (2807)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2778  %A_2_addr_55 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_483_cast

ST_29: StgValue_1970 (5061)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5032  store i32 %result_3_13_2_2_2, i32* %C_addr_13, align 4

ST_29: StgValue_1971 (5124)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5095  store i32 %result_3_14_2_2_2, i32* %C_addr_14, align 4

ST_29: tmp_15_14 (5125)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5096  %tmp_15_14 = mul nsw i32 %A_0_load_45, %B_0_load_9

ST_29: tmp_15_15_0_0_1 (5126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5097  %tmp_15_15_0_0_1 = mul nsw i32 %A_0_load_48, %B_0_load_10

ST_29: tmp_15_15_0_0_2 (5128)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5099  %tmp_15_15_0_0_2 = mul nsw i32 %A_0_load_51, %B_0_load_11

ST_29: tmp_15_15_0_1 (5129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5100  %tmp_15_15_0_1 = mul nsw i32 %A_0_load_46, %B_0_load_12

ST_29: tmp_15_15_0_1_1 (5130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5101  %tmp_15_15_0_1_1 = mul nsw i32 %A_0_load_49, %B_0_load_13

ST_29: A_0_load_52 (5131)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5102  %A_0_load_52 = load i32* %A_0_addr_52, align 4

ST_29: tmp_15_15_0_1_2 (5132)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5103  %tmp_15_15_0_1_2 = mul nsw i32 %A_0_load_52, %B_0_load_14

ST_29: tmp_15_15_0_2 (5133)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5104  %tmp_15_15_0_2 = mul nsw i32 %A_0_load_47, %B_0_load_6

ST_29: tmp_15_15_0_2_1 (5134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5105  %tmp_15_15_0_2_1 = mul nsw i32 %A_0_load_50, %B_0_load_7

ST_29: A_0_load_53 (5135)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5106  %A_0_load_53 = load i32* %A_0_addr_53, align 4

ST_29: tmp_15_15_0_2_2 (5136)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5107  %tmp_15_15_0_2_2 = mul nsw i32 %A_0_load_53, %B_0_load_8

ST_29: tmp_15_15_1_1_1 (5142)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5113  %tmp_15_15_1_1_1 = mul nsw i32 %A_1_load_49, %B_1_load_4

ST_29: A_1_load_52 (5143)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5114  %A_1_load_52 = load i32* %A_1_addr_52, align 4

ST_29: tmp_15_15_1_1_2 (5144)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5115  %tmp_15_15_1_1_2 = mul nsw i32 %A_1_load_52, %B_1_load_5

ST_29: tmp_15_15_1_2 (5145)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5116  %tmp_15_15_1_2 = mul nsw i32 %A_1_load_47, %B_1_load_6

ST_29: tmp_15_15_1_2_1 (5146)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5117  %tmp_15_15_1_2_1 = mul nsw i32 %A_1_load_50, %B_1_load_7

ST_29: A_1_load_53 (5147)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5118  %A_1_load_53 = load i32* %A_1_addr_53, align 4

ST_29: tmp_15_15_1_2_2 (5148)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5119  %tmp_15_15_1_2_2 = mul nsw i32 %A_1_load_53, %B_1_load_8

ST_29: tmp_15_15_2 (5149)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5120  %tmp_15_15_2 = mul nsw i32 %A_2_load_45, %B_2_load

ST_29: tmp_15_15_2_0_1 (5150)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5121  %tmp_15_15_2_0_1 = mul nsw i32 %A_2_load_48, %B_2_load_1

ST_29: tmp_15_15_2_0_2 (5152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5123  %tmp_15_15_2_0_2 = mul nsw i32 %A_2_load_51, %B_2_load_2

ST_29: tmp_15_15_2_1 (5153)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5124  %tmp_15_15_2_1 = mul nsw i32 %A_2_load_46, %B_2_load_3

ST_29: tmp_15_15_2_1_1 (5154)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5125  %tmp_15_15_2_1_1 = mul nsw i32 %A_2_load_49, %B_2_load_4

ST_29: A_2_load_52 (5155)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5126  %A_2_load_52 = load i32* %A_2_addr_52, align 4

ST_29: tmp_15_15_2_1_2 (5156)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5127  %tmp_15_15_2_1_2 = mul nsw i32 %A_2_load_52, %B_2_load_5

ST_29: tmp_15_15_2_2 (5157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5128  %tmp_15_15_2_2 = mul nsw i32 %A_2_load_47, %B_2_load_6

ST_29: tmp_15_15_2_2_1 (5158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5129  %tmp_15_15_2_2_1 = mul nsw i32 %A_2_load_50, %B_2_load_7

ST_29: A_2_load_53 (5159)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5130  %A_2_load_53 = load i32* %A_2_addr_53, align 4

ST_29: tmp_15_15_2_2_2 (5160)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5131  %tmp_15_15_2_2_2 = mul nsw i32 %A_2_load_53, %B_2_load_8

ST_29: tmp379 (5161)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5132  %tmp379 = add i32 %tmp_15_15_0_0_2, %tmp_15_14

ST_29: tmp378 (5162)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5133  %tmp378 = add i32 %tmp_15_15_0_0_1, %tmp379

ST_29: tmp381 (5163)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5134  %tmp381 = add i32 %tmp_15_15_0_1_2, %tmp_15_15_0_1_1

ST_29: tmp380 (5164)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5135  %tmp380 = add i32 %tmp_15_15_0_1, %tmp381

ST_29: tmp377 (5165)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5136  %tmp377 = add i32 %tmp378, %tmp380

ST_29: tmp384 (5166)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5137  %tmp384 = add i32 %tmp_15_15_0_2_2, %tmp_15_15_0_2_1

ST_29: tmp383 (5167)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5138  %tmp383 = add i32 %tmp_15_15_0_2, %tmp384

ST_29: tmp382 (5171)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5142  %tmp382 = add i32 %tmp383, %tmp385

ST_29: tmp376 (5172)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5143  %tmp376 = add i32 %tmp377, %tmp382

ST_29: tmp391 (5173)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5144  %tmp391 = add i32 %tmp_15_15_1_2, %tmp_15_15_1_1_2

ST_29: tmp390 (5174)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5145  %tmp390 = add i32 %tmp_15_15_1_1_1, %tmp391

ST_29: tmp393 (5175)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5146  %tmp393 = add i32 %tmp_15_15_1_2_2, %tmp_15_15_1_2_1

ST_29: tmp394 (5176)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5147  %tmp394 = add i32 %tmp_15_15_2_0_1, %tmp_15_15_2

ST_29: tmp392 (5177)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5148  %tmp392 = add i32 %tmp393, %tmp394

ST_29: tmp389 (5178)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5149  %tmp389 = add i32 %tmp390, %tmp392

ST_29: tmp397 (5179)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5150  %tmp397 = add i32 %tmp_15_15_2_1_1, %tmp_15_15_2_1

ST_29: tmp396 (5180)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5151  %tmp396 = add i32 %tmp_15_15_2_0_2, %tmp397

ST_29: tmp399 (5181)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5152  %tmp399 = add i32 %tmp_15_15_2_2, %tmp_15_15_2_1_2

ST_29: tmp400 (5182)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5153  %tmp400 = add i32 %tmp_15_15_2_2_2, %tmp_15_15_2_2_1

ST_29: tmp398 (5183)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5154  %tmp398 = add i32 %tmp399, %tmp400

ST_29: tmp395 (5184)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5155  %tmp395 = add i32 %tmp396, %tmp398

ST_29: tmp388 (5185)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5156  %tmp388 = add i32 %tmp389, %tmp395

ST_29: result_3_15_2_2_2 (5186)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5157  %result_3_15_2_2_2 = add nsw i32 %tmp376, %tmp388

ST_29: A_0_load_54 (5190)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5161  %A_0_load_54 = load i32* %A_0_addr_54, align 4

ST_29: A_0_load_55 (5194)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5165  %A_0_load_55 = load i32* %A_0_addr_55, align 4

ST_29: A_1_load_54 (5202)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5173  %A_1_load_54 = load i32* %A_1_addr_54, align 4

ST_29: A_1_load_55 (5206)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5177  %A_1_load_55 = load i32* %A_1_addr_55, align 4

ST_29: A_2_load_54 (5214)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5185  %A_2_load_54 = load i32* %A_2_addr_54, align 4

ST_29: A_2_load_55 (5218)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5189  %A_2_load_55 = load i32* %A_2_addr_55, align 4


 <State 30>: 7.32ns
ST_30: tmp_33 (148)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:119  %tmp_33 = or i17 %tmp_14, 19

ST_30: tmp_35_cast (149)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:120  %tmp_35_cast = sext i17 %tmp_33 to i64

ST_30: A_0_addr_57 (150)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:121  %A_0_addr_57 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_35_cast

ST_30: A_1_addr_57 (782)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:753  %A_1_addr_57 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_35_cast

ST_30: A_2_addr_57 (1006)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:977  %A_2_addr_57 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_35_cast

ST_30: tmp_254 (1258)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1229  %tmp_254 = add i22 %tmp_239, 15

ST_30: tmp_256_cast (1259)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1230  %tmp_256_cast = sext i22 %tmp_254 to i64

ST_30: C_addr_15 (1260)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1231  %C_addr_15 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_256_cast

ST_30: tmp_708 (3081)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3052  %tmp_708 = or i17 %tmp_690, 18

ST_30: tmp_709_cast (3082)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3053  %tmp_709_cast = sext i17 %tmp_708 to i64

ST_30: A_0_addr_56 (3083)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3054  %A_0_addr_56 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_709_cast

ST_30: A_1_addr_56 (3717)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3688  %A_1_addr_56 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_709_cast

ST_30: A_2_addr_56 (3941)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3912  %A_2_addr_56 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_709_cast

ST_30: StgValue_2043 (5124)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5095  store i32 %result_3_14_2_2_2, i32* %C_addr_14, align 4

ST_30: StgValue_2044 (5187)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5158  store i32 %result_3_15_2_2_2, i32* %C_addr_15, align 4

ST_30: tmp_15_15 (5188)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5159  %tmp_15_15 = mul nsw i32 %A_0_load_48, %B_0_load_9

ST_30: tmp_15_16_0_0_1 (5189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5160  %tmp_15_16_0_0_1 = mul nsw i32 %A_0_load_51, %B_0_load_10

ST_30: A_0_load_54 (5190)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5161  %A_0_load_54 = load i32* %A_0_addr_54, align 4

ST_30: tmp_15_16_0_0_2 (5191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5162  %tmp_15_16_0_0_2 = mul nsw i32 %A_0_load_54, %B_0_load_11

ST_30: tmp_15_16_0_1 (5192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5163  %tmp_15_16_0_1 = mul nsw i32 %A_0_load_49, %B_0_load_12

ST_30: tmp_15_16_0_1_1 (5193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5164  %tmp_15_16_0_1_1 = mul nsw i32 %A_0_load_52, %B_0_load_13

ST_30: A_0_load_55 (5194)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5165  %A_0_load_55 = load i32* %A_0_addr_55, align 4

ST_30: tmp_15_16_0_1_2 (5195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5166  %tmp_15_16_0_1_2 = mul nsw i32 %A_0_load_55, %B_0_load_14

ST_30: A_0_load_56 (5198)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5169  %A_0_load_56 = load i32* %A_0_addr_56, align 4

ST_30: tmp_15_16_1 (5200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5171  %tmp_15_16_1 = mul nsw i32 %A_1_load_48, %B_1_load

ST_30: tmp_15_16_1_0_1 (5201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5172  %tmp_15_16_1_0_1 = mul nsw i32 %A_1_load_51, %B_1_load_1

ST_30: A_1_load_54 (5202)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5173  %A_1_load_54 = load i32* %A_1_addr_54, align 4

ST_30: tmp_15_16_1_0_2 (5203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5174  %tmp_15_16_1_0_2 = mul nsw i32 %A_1_load_54, %B_1_load_2

ST_30: tmp_15_16_1_1 (5204)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5175  %tmp_15_16_1_1 = mul nsw i32 %A_1_load_49, %B_1_load_3

ST_30: A_1_load_55 (5206)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5177  %A_1_load_55 = load i32* %A_1_addr_55, align 4

ST_30: A_1_load_56 (5210)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5181  %A_1_load_56 = load i32* %A_1_addr_56, align 4

ST_30: A_2_load_54 (5214)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5185  %A_2_load_54 = load i32* %A_2_addr_54, align 4

ST_30: A_2_load_55 (5218)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5189  %A_2_load_55 = load i32* %A_2_addr_55, align 4

ST_30: A_2_load_56 (5222)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5193  %A_2_load_56 = load i32* %A_2_addr_56, align 4

ST_30: tmp404 (5224)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5195  %tmp404 = add i32 %tmp_15_16_0_0_2, %tmp_15_15

ST_30: tmp403 (5225)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5196  %tmp403 = add i32 %tmp_15_16_0_0_1, %tmp404

ST_30: tmp406 (5226)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5197  %tmp406 = add i32 %tmp_15_16_0_1_2, %tmp_15_16_0_1_1

ST_30: tmp405 (5227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5198  %tmp405 = add i32 %tmp_15_16_0_1, %tmp406

ST_30: tmp402 (5228)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5199  %tmp402 = add i32 %tmp403, %tmp405

ST_30: tmp411 (5231)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5202  %tmp411 = add i32 %tmp_15_16_1_0_1, %tmp_15_16_1

ST_30: tmp412 (5232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5203  %tmp412 = add i32 %tmp_15_16_1_1, %tmp_15_16_1_0_2

ST_30: tmp410 (5233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5204  %tmp410 = add i32 %tmp411, %tmp412

ST_30: A_0_load_57 (5253)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5224  %A_0_load_57 = load i32* %A_0_addr_57, align 4

ST_30: A_1_load_57 (5265)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5236  %A_1_load_57 = load i32* %A_1_addr_57, align 4

ST_30: A_2_load_57 (5277)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5248  %A_2_load_57 = load i32* %A_2_addr_57, align 4


 <State 31>: 8.21ns
ST_31: tmp_483 (1950)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1921  %tmp_483 = or i17 %tmp_464, 19

ST_31: tmp_484_cast (1951)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1922  %tmp_484_cast = sext i17 %tmp_483 to i64

ST_31: A_0_addr_58 (1952)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1923  %A_0_addr_58 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_484_cast

ST_31: A_1_addr_58 (2584)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2555  %A_1_addr_58 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_484_cast

ST_31: A_2_addr_58 (2808)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2779  %A_2_addr_58 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_484_cast

ST_31: tmp_709 (3084)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3055  %tmp_709 = or i17 %tmp_690, 19

ST_31: tmp_710_cast (3085)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3056  %tmp_710_cast = sext i17 %tmp_709 to i64

ST_31: A_0_addr_59 (3086)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3057  %A_0_addr_59 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_710_cast

ST_31: A_1_addr_59 (3718)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3689  %A_1_addr_59 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_710_cast

ST_31: A_2_addr_59 (3942)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3913  %A_2_addr_59 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_710_cast

ST_31: StgValue_2085 (5187)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5158  store i32 %result_3_15_2_2_2, i32* %C_addr_15, align 4

ST_31: tmp_15_16_0_2 (5196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5167  %tmp_15_16_0_2 = mul nsw i32 %A_0_load_50, %B_0_load_6

ST_31: tmp_15_16_0_2_1 (5197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5168  %tmp_15_16_0_2_1 = mul nsw i32 %A_0_load_53, %B_0_load_7

ST_31: A_0_load_56 (5198)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5169  %A_0_load_56 = load i32* %A_0_addr_56, align 4

ST_31: tmp_15_16_0_2_2 (5199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5170  %tmp_15_16_0_2_2 = mul nsw i32 %A_0_load_56, %B_0_load_8

ST_31: tmp_15_16_1_1_1 (5205)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5176  %tmp_15_16_1_1_1 = mul nsw i32 %A_1_load_52, %B_1_load_4

ST_31: tmp_15_16_1_1_2 (5207)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5178  %tmp_15_16_1_1_2 = mul nsw i32 %A_1_load_55, %B_1_load_5

ST_31: tmp_15_16_1_2 (5208)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5179  %tmp_15_16_1_2 = mul nsw i32 %A_1_load_50, %B_1_load_6

ST_31: tmp_15_16_1_2_1 (5209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5180  %tmp_15_16_1_2_1 = mul nsw i32 %A_1_load_53, %B_1_load_7

ST_31: A_1_load_56 (5210)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5181  %A_1_load_56 = load i32* %A_1_addr_56, align 4

ST_31: tmp_15_16_1_2_2 (5211)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5182  %tmp_15_16_1_2_2 = mul nsw i32 %A_1_load_56, %B_1_load_8

ST_31: tmp_15_16_2 (5212)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5183  %tmp_15_16_2 = mul nsw i32 %A_2_load_48, %B_2_load

ST_31: tmp_15_16_2_0_1 (5213)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5184  %tmp_15_16_2_0_1 = mul nsw i32 %A_2_load_51, %B_2_load_1

ST_31: tmp_15_16_2_0_2 (5215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5186  %tmp_15_16_2_0_2 = mul nsw i32 %A_2_load_54, %B_2_load_2

ST_31: tmp_15_16_2_1 (5216)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5187  %tmp_15_16_2_1 = mul nsw i32 %A_2_load_49, %B_2_load_3

ST_31: tmp_15_16_2_1_1 (5217)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5188  %tmp_15_16_2_1_1 = mul nsw i32 %A_2_load_52, %B_2_load_4

ST_31: tmp_15_16_2_1_2 (5219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5190  %tmp_15_16_2_1_2 = mul nsw i32 %A_2_load_55, %B_2_load_5

ST_31: tmp_15_16_2_2 (5220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5191  %tmp_15_16_2_2 = mul nsw i32 %A_2_load_50, %B_2_load_6

ST_31: tmp_15_16_2_2_1 (5221)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5192  %tmp_15_16_2_2_1 = mul nsw i32 %A_2_load_53, %B_2_load_7

ST_31: A_2_load_56 (5222)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5193  %A_2_load_56 = load i32* %A_2_addr_56, align 4

ST_31: tmp_15_16_2_2_2 (5223)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5194  %tmp_15_16_2_2_2 = mul nsw i32 %A_2_load_56, %B_2_load_8

ST_31: tmp409 (5229)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5200  %tmp409 = add i32 %tmp_15_16_0_2_2, %tmp_15_16_0_2_1

ST_31: tmp408 (5230)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5201  %tmp408 = add i32 %tmp_15_16_0_2, %tmp409

ST_31: tmp407 (5234)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5205  %tmp407 = add i32 %tmp408, %tmp410

ST_31: tmp401 (5235)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5206  %tmp401 = add i32 %tmp402, %tmp407

ST_31: tmp416 (5236)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5207  %tmp416 = add i32 %tmp_15_16_1_2, %tmp_15_16_1_1_2

ST_31: tmp415 (5237)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5208  %tmp415 = add i32 %tmp_15_16_1_1_1, %tmp416

ST_31: tmp418 (5238)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5209  %tmp418 = add i32 %tmp_15_16_1_2_2, %tmp_15_16_1_2_1

ST_31: tmp419 (5239)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5210  %tmp419 = add i32 %tmp_15_16_2_0_1, %tmp_15_16_2

ST_31: tmp417 (5240)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5211  %tmp417 = add i32 %tmp418, %tmp419

ST_31: tmp414 (5241)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5212  %tmp414 = add i32 %tmp415, %tmp417

ST_31: tmp422 (5242)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5213  %tmp422 = add i32 %tmp_15_16_2_1_1, %tmp_15_16_2_1

ST_31: tmp421 (5243)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5214  %tmp421 = add i32 %tmp_15_16_2_0_2, %tmp422

ST_31: tmp424 (5244)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5215  %tmp424 = add i32 %tmp_15_16_2_2, %tmp_15_16_2_1_2

ST_31: tmp425 (5245)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5216  %tmp425 = add i32 %tmp_15_16_2_2_2, %tmp_15_16_2_2_1

ST_31: tmp423 (5246)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5217  %tmp423 = add i32 %tmp424, %tmp425

ST_31: tmp420 (5247)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5218  %tmp420 = add i32 %tmp421, %tmp423

ST_31: tmp413 (5248)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5219  %tmp413 = add i32 %tmp414, %tmp420

ST_31: result_3_16_2_2_2 (5249)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5220  %result_3_16_2_2_2 = add nsw i32 %tmp401, %tmp413

ST_31: A_0_load_57 (5253)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5224  %A_0_load_57 = load i32* %A_0_addr_57, align 4

ST_31: A_0_load_58 (5257)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5228  %A_0_load_58 = load i32* %A_0_addr_58, align 4

ST_31: A_0_load_59 (5261)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5232  %A_0_load_59 = load i32* %A_0_addr_59, align 4

ST_31: tmp_15_17_1 (5263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5234  %tmp_15_17_1 = mul nsw i32 %A_1_load_51, %B_1_load

ST_31: tmp_15_17_1_0_1 (5264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5235  %tmp_15_17_1_0_1 = mul nsw i32 %A_1_load_54, %B_1_load_1

ST_31: A_1_load_57 (5265)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5236  %A_1_load_57 = load i32* %A_1_addr_57, align 4

ST_31: tmp_15_17_1_0_2 (5266)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5237  %tmp_15_17_1_0_2 = mul nsw i32 %A_1_load_57, %B_1_load_2

ST_31: tmp_15_17_1_1 (5267)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5238  %tmp_15_17_1_1 = mul nsw i32 %A_1_load_52, %B_1_load_3

ST_31: A_1_load_58 (5269)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5240  %A_1_load_58 = load i32* %A_1_addr_58, align 4

ST_31: A_1_load_59 (5273)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5244  %A_1_load_59 = load i32* %A_1_addr_59, align 4

ST_31: A_2_load_57 (5277)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5248  %A_2_load_57 = load i32* %A_2_addr_57, align 4

ST_31: tmp_15_17_2_0_2 (5278)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5249  %tmp_15_17_2_0_2 = mul nsw i32 %A_2_load_57, %B_2_load_2

ST_31: tmp_15_17_2_1 (5279)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5250  %tmp_15_17_2_1 = mul nsw i32 %A_2_load_52, %B_2_load_3

ST_31: tmp_15_17_2_1_1 (5280)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5251  %tmp_15_17_2_1_1 = mul nsw i32 %A_2_load_55, %B_2_load_4

ST_31: A_2_load_58 (5281)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5252  %A_2_load_58 = load i32* %A_2_addr_58, align 4

ST_31: A_2_load_59 (5285)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5256  %A_2_load_59 = load i32* %A_2_addr_59, align 4

ST_31: tmp436 (5294)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5265  %tmp436 = add i32 %tmp_15_17_1_0_1, %tmp_15_17_1

ST_31: tmp437 (5295)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5266  %tmp437 = add i32 %tmp_15_17_1_1, %tmp_15_17_1_0_2

ST_31: tmp435 (5296)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5267  %tmp435 = add i32 %tmp436, %tmp437

ST_31: tmp447 (5305)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5276  %tmp447 = add i32 %tmp_15_17_2_1_1, %tmp_15_17_2_1

ST_31: tmp446 (5306)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5277  %tmp446 = add i32 %tmp_15_17_2_0_2, %tmp447

ST_31: tmp_15_18_1 (5326)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5297  %tmp_15_18_1 = mul nsw i32 %A_1_load_54, %B_1_load

ST_31: tmp_15_18_1_0_1 (5327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5298  %tmp_15_18_1_0_1 = mul nsw i32 %A_1_load_57, %B_1_load_1

ST_31: tmp461 (5357)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5328  %tmp461 = add i32 %tmp_15_18_1_0_1, %tmp_15_18_1

ST_31: tmp_15_19_1 (5389)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5360  %tmp_15_19_1 = mul nsw i32 %A_1_load_57, %B_1_load


 <State 32>: 8.21ns
ST_32: tmp_34 (151)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:122  %tmp_34 = or i17 %tmp_14, 20

ST_32: tmp_36_cast (152)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:123  %tmp_36_cast = sext i17 %tmp_34 to i64

ST_32: A_0_addr_60 (153)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:124  %A_0_addr_60 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_36_cast

ST_32: A_1_addr_60 (783)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:754  %A_1_addr_60 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_36_cast

ST_32: A_2_addr_60 (1007)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:978  %A_2_addr_60 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_36_cast

ST_32: tmp_255 (1261)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1232  %tmp_255 = add i22 %tmp_239, 16

ST_32: tmp_257_cast (1262)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1233  %tmp_257_cast = sext i22 %tmp_255 to i64

ST_32: C_addr_16 (1263)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1234  %C_addr_16 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_257_cast

ST_32: tmp_484 (1953)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1924  %tmp_484 = or i17 %tmp_464, 20

ST_32: tmp_485_cast (1954)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1925  %tmp_485_cast = sext i17 %tmp_484 to i64

ST_32: A_0_addr_61 (1955)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1926  %A_0_addr_61 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_485_cast

ST_32: A_1_addr_61 (2585)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2556  %A_1_addr_61 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_485_cast

ST_32: A_2_addr_61 (2809)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2780  %A_2_addr_61 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_485_cast

ST_32: StgValue_2162 (5250)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5221  store i32 %result_3_16_2_2_2, i32* %C_addr_16, align 4

ST_32: tmp_15_16 (5251)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5222  %tmp_15_16 = mul nsw i32 %A_0_load_51, %B_0_load_9

ST_32: tmp_15_17_0_0_1 (5252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5223  %tmp_15_17_0_0_1 = mul nsw i32 %A_0_load_54, %B_0_load_10

ST_32: tmp_15_17_0_0_2 (5254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5225  %tmp_15_17_0_0_2 = mul nsw i32 %A_0_load_57, %B_0_load_11

ST_32: tmp_15_17_0_1 (5255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5226  %tmp_15_17_0_1 = mul nsw i32 %A_0_load_52, %B_0_load_12

ST_32: tmp_15_17_0_1_1 (5256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5227  %tmp_15_17_0_1_1 = mul nsw i32 %A_0_load_55, %B_0_load_13

ST_32: A_0_load_58 (5257)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5228  %A_0_load_58 = load i32* %A_0_addr_58, align 4

ST_32: tmp_15_17_0_1_2 (5258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5229  %tmp_15_17_0_1_2 = mul nsw i32 %A_0_load_58, %B_0_load_14

ST_32: tmp_15_17_0_2 (5259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5230  %tmp_15_17_0_2 = mul nsw i32 %A_0_load_53, %B_0_load_6

ST_32: tmp_15_17_0_2_1 (5260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5231  %tmp_15_17_0_2_1 = mul nsw i32 %A_0_load_56, %B_0_load_7

ST_32: A_0_load_59 (5261)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5232  %A_0_load_59 = load i32* %A_0_addr_59, align 4

ST_32: tmp_15_17_0_2_2 (5262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5233  %tmp_15_17_0_2_2 = mul nsw i32 %A_0_load_59, %B_0_load_8

ST_32: tmp_15_17_1_1_1 (5268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5239  %tmp_15_17_1_1_1 = mul nsw i32 %A_1_load_55, %B_1_load_4

ST_32: A_1_load_58 (5269)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5240  %A_1_load_58 = load i32* %A_1_addr_58, align 4

ST_32: tmp_15_17_1_1_2 (5270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5241  %tmp_15_17_1_1_2 = mul nsw i32 %A_1_load_58, %B_1_load_5

ST_32: tmp_15_17_1_2 (5271)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5242  %tmp_15_17_1_2 = mul nsw i32 %A_1_load_53, %B_1_load_6

ST_32: tmp_15_17_1_2_1 (5272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5243  %tmp_15_17_1_2_1 = mul nsw i32 %A_1_load_56, %B_1_load_7

ST_32: A_1_load_59 (5273)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5244  %A_1_load_59 = load i32* %A_1_addr_59, align 4

ST_32: tmp_15_17_1_2_2 (5274)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5245  %tmp_15_17_1_2_2 = mul nsw i32 %A_1_load_59, %B_1_load_8

ST_32: tmp_15_17_2 (5275)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5246  %tmp_15_17_2 = mul nsw i32 %A_2_load_51, %B_2_load

ST_32: tmp_15_17_2_0_1 (5276)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5247  %tmp_15_17_2_0_1 = mul nsw i32 %A_2_load_54, %B_2_load_1

ST_32: A_2_load_58 (5281)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5252  %A_2_load_58 = load i32* %A_2_addr_58, align 4

ST_32: tmp_15_17_2_1_2 (5282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5253  %tmp_15_17_2_1_2 = mul nsw i32 %A_2_load_58, %B_2_load_5

ST_32: tmp_15_17_2_2 (5283)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5254  %tmp_15_17_2_2 = mul nsw i32 %A_2_load_53, %B_2_load_6

ST_32: tmp_15_17_2_2_1 (5284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5255  %tmp_15_17_2_2_1 = mul nsw i32 %A_2_load_56, %B_2_load_7

ST_32: A_2_load_59 (5285)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5256  %A_2_load_59 = load i32* %A_2_addr_59, align 4

ST_32: tmp_15_17_2_2_2 (5286)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5257  %tmp_15_17_2_2_2 = mul nsw i32 %A_2_load_59, %B_2_load_8

ST_32: tmp429 (5287)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5258  %tmp429 = add i32 %tmp_15_17_0_0_2, %tmp_15_16

ST_32: tmp428 (5288)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5259  %tmp428 = add i32 %tmp_15_17_0_0_1, %tmp429

ST_32: tmp431 (5289)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5260  %tmp431 = add i32 %tmp_15_17_0_1_2, %tmp_15_17_0_1_1

ST_32: tmp430 (5290)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5261  %tmp430 = add i32 %tmp_15_17_0_1, %tmp431

ST_32: tmp427 (5291)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5262  %tmp427 = add i32 %tmp428, %tmp430

ST_32: tmp434 (5292)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5263  %tmp434 = add i32 %tmp_15_17_0_2_2, %tmp_15_17_0_2_1

ST_32: tmp433 (5293)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5264  %tmp433 = add i32 %tmp_15_17_0_2, %tmp434

ST_32: tmp432 (5297)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5268  %tmp432 = add i32 %tmp433, %tmp435

ST_32: tmp426 (5298)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5269  %tmp426 = add i32 %tmp427, %tmp432

ST_32: tmp441 (5299)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5270  %tmp441 = add i32 %tmp_15_17_1_2, %tmp_15_17_1_1_2

ST_32: tmp440 (5300)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5271  %tmp440 = add i32 %tmp_15_17_1_1_1, %tmp441

ST_32: tmp443 (5301)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5272  %tmp443 = add i32 %tmp_15_17_1_2_2, %tmp_15_17_1_2_1

ST_32: tmp444 (5302)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5273  %tmp444 = add i32 %tmp_15_17_2_0_1, %tmp_15_17_2

ST_32: tmp442 (5303)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5274  %tmp442 = add i32 %tmp443, %tmp444

ST_32: tmp439 (5304)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5275  %tmp439 = add i32 %tmp440, %tmp442

ST_32: tmp449 (5307)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5278  %tmp449 = add i32 %tmp_15_17_2_2, %tmp_15_17_2_1_2

ST_32: tmp450 (5308)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5279  %tmp450 = add i32 %tmp_15_17_2_2_2, %tmp_15_17_2_2_1

ST_32: tmp448 (5309)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5280  %tmp448 = add i32 %tmp449, %tmp450

ST_32: tmp445 (5310)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5281  %tmp445 = add i32 %tmp446, %tmp448

ST_32: tmp438 (5311)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5282  %tmp438 = add i32 %tmp439, %tmp445

ST_32: result_3_17_2_2_2 (5312)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5283  %result_3_17_2_2_2 = add nsw i32 %tmp426, %tmp438

ST_32: A_0_load_60 (5316)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5287  %A_0_load_60 = load i32* %A_0_addr_60, align 4

ST_32: A_0_load_61 (5320)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5291  %A_0_load_61 = load i32* %A_0_addr_61, align 4

ST_32: A_1_load_60 (5328)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5299  %A_1_load_60 = load i32* %A_1_addr_60, align 4

ST_32: A_1_load_61 (5332)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5303  %A_1_load_61 = load i32* %A_1_addr_61, align 4

ST_32: A_2_load_60 (5340)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5311  %A_2_load_60 = load i32* %A_2_addr_60, align 4

ST_32: A_2_load_61 (5344)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5315  %A_2_load_61 = load i32* %A_2_addr_61, align 4


 <State 33>: 7.32ns
ST_33: tmp_35 (154)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:125  %tmp_35 = or i17 %tmp_14, 21

ST_33: tmp_37_cast (155)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:126  %tmp_37_cast = sext i17 %tmp_35 to i64

ST_33: A_0_addr_63 (156)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:127  %A_0_addr_63 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_37_cast

ST_33: A_1_addr_63 (784)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:755  %A_1_addr_63 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_37_cast

ST_33: A_2_addr_63 (1008)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:979  %A_2_addr_63 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_37_cast

ST_33: tmp_256 (1264)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1235  %tmp_256 = add i22 %tmp_239, 17

ST_33: tmp_258_cast (1265)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1236  %tmp_258_cast = sext i22 %tmp_256 to i64

ST_33: C_addr_17 (1266)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1237  %C_addr_17 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_258_cast

ST_33: tmp_710 (3087)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3058  %tmp_710 = or i17 %tmp_690, 20

ST_33: tmp_711_cast (3088)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3059  %tmp_711_cast = sext i17 %tmp_710 to i64

ST_33: A_0_addr_62 (3089)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3060  %A_0_addr_62 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_711_cast

ST_33: A_1_addr_62 (3719)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3690  %A_1_addr_62 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_711_cast

ST_33: A_2_addr_62 (3943)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3914  %A_2_addr_62 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_711_cast

ST_33: StgValue_2229 (5250)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5221  store i32 %result_3_16_2_2_2, i32* %C_addr_16, align 4

ST_33: StgValue_2230 (5313)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5284  store i32 %result_3_17_2_2_2, i32* %C_addr_17, align 4

ST_33: tmp_15_17 (5314)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5285  %tmp_15_17 = mul nsw i32 %A_0_load_54, %B_0_load_9

ST_33: tmp_15_18_0_0_1 (5315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5286  %tmp_15_18_0_0_1 = mul nsw i32 %A_0_load_57, %B_0_load_10

ST_33: A_0_load_60 (5316)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5287  %A_0_load_60 = load i32* %A_0_addr_60, align 4

ST_33: tmp_15_18_0_0_2 (5317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5288  %tmp_15_18_0_0_2 = mul nsw i32 %A_0_load_60, %B_0_load_11

ST_33: tmp_15_18_0_1 (5318)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5289  %tmp_15_18_0_1 = mul nsw i32 %A_0_load_55, %B_0_load_12

ST_33: tmp_15_18_0_1_1 (5319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5290  %tmp_15_18_0_1_1 = mul nsw i32 %A_0_load_58, %B_0_load_13

ST_33: A_0_load_61 (5320)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5291  %A_0_load_61 = load i32* %A_0_addr_61, align 4

ST_33: tmp_15_18_0_1_2 (5321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5292  %tmp_15_18_0_1_2 = mul nsw i32 %A_0_load_61, %B_0_load_14

ST_33: A_0_load_62 (5324)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5295  %A_0_load_62 = load i32* %A_0_addr_62, align 4

ST_33: A_1_load_60 (5328)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5299  %A_1_load_60 = load i32* %A_1_addr_60, align 4

ST_33: tmp_15_18_1_0_2 (5329)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5300  %tmp_15_18_1_0_2 = mul nsw i32 %A_1_load_60, %B_1_load_2

ST_33: tmp_15_18_1_1 (5330)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5301  %tmp_15_18_1_1 = mul nsw i32 %A_1_load_55, %B_1_load_3

ST_33: A_1_load_61 (5332)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5303  %A_1_load_61 = load i32* %A_1_addr_61, align 4

ST_33: A_1_load_62 (5336)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5307  %A_1_load_62 = load i32* %A_1_addr_62, align 4

ST_33: A_2_load_60 (5340)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5311  %A_2_load_60 = load i32* %A_2_addr_60, align 4

ST_33: A_2_load_61 (5344)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5315  %A_2_load_61 = load i32* %A_2_addr_61, align 4

ST_33: A_2_load_62 (5348)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5319  %A_2_load_62 = load i32* %A_2_addr_62, align 4

ST_33: tmp454 (5350)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5321  %tmp454 = add i32 %tmp_15_18_0_0_2, %tmp_15_17

ST_33: tmp453 (5351)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5322  %tmp453 = add i32 %tmp_15_18_0_0_1, %tmp454

ST_33: tmp456 (5352)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5323  %tmp456 = add i32 %tmp_15_18_0_1_2, %tmp_15_18_0_1_1

ST_33: tmp455 (5353)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5324  %tmp455 = add i32 %tmp_15_18_0_1, %tmp456

ST_33: tmp452 (5354)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5325  %tmp452 = add i32 %tmp453, %tmp455

ST_33: tmp462 (5358)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5329  %tmp462 = add i32 %tmp_15_18_1_1, %tmp_15_18_1_0_2

ST_33: tmp460 (5359)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5330  %tmp460 = add i32 %tmp461, %tmp462

ST_33: A_0_load_63 (5379)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5350  %A_0_load_63 = load i32* %A_0_addr_63, align 4

ST_33: A_1_load_63 (5391)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5362  %A_1_load_63 = load i32* %A_1_addr_63, align 4

ST_33: A_2_load_63 (5403)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5374  %A_2_load_63 = load i32* %A_2_addr_63, align 4


 <State 34>: 8.21ns
ST_34: tmp_485 (1956)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1927  %tmp_485 = or i17 %tmp_464, 21

ST_34: tmp_486_cast (1957)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1928  %tmp_486_cast = sext i17 %tmp_485 to i64

ST_34: A_0_addr_64 (1958)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1929  %A_0_addr_64 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_486_cast

ST_34: A_1_addr_64 (2586)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2557  %A_1_addr_64 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_486_cast

ST_34: A_2_addr_64 (2810)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2781  %A_2_addr_64 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_486_cast

ST_34: tmp_711 (3090)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3061  %tmp_711 = or i17 %tmp_690, 21

ST_34: tmp_712_cast (3091)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3062  %tmp_712_cast = sext i17 %tmp_711 to i64

ST_34: A_0_addr_65 (3092)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3063  %A_0_addr_65 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_712_cast

ST_34: A_1_addr_65 (3720)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3691  %A_1_addr_65 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_712_cast

ST_34: A_2_addr_65 (3944)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3915  %A_2_addr_65 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_712_cast

ST_34: StgValue_2268 (5313)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5284  store i32 %result_3_17_2_2_2, i32* %C_addr_17, align 4

ST_34: tmp_15_18_0_2 (5322)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5293  %tmp_15_18_0_2 = mul nsw i32 %A_0_load_56, %B_0_load_6

ST_34: tmp_15_18_0_2_1 (5323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5294  %tmp_15_18_0_2_1 = mul nsw i32 %A_0_load_59, %B_0_load_7

ST_34: A_0_load_62 (5324)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5295  %A_0_load_62 = load i32* %A_0_addr_62, align 4

ST_34: tmp_15_18_0_2_2 (5325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5296  %tmp_15_18_0_2_2 = mul nsw i32 %A_0_load_62, %B_0_load_8

ST_34: tmp_15_18_1_1_1 (5331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5302  %tmp_15_18_1_1_1 = mul nsw i32 %A_1_load_58, %B_1_load_4

ST_34: tmp_15_18_1_1_2 (5333)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5304  %tmp_15_18_1_1_2 = mul nsw i32 %A_1_load_61, %B_1_load_5

ST_34: tmp_15_18_1_2 (5334)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5305  %tmp_15_18_1_2 = mul nsw i32 %A_1_load_56, %B_1_load_6

ST_34: tmp_15_18_1_2_1 (5335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5306  %tmp_15_18_1_2_1 = mul nsw i32 %A_1_load_59, %B_1_load_7

ST_34: A_1_load_62 (5336)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5307  %A_1_load_62 = load i32* %A_1_addr_62, align 4

ST_34: tmp_15_18_1_2_2 (5337)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5308  %tmp_15_18_1_2_2 = mul nsw i32 %A_1_load_62, %B_1_load_8

ST_34: tmp_15_18_2 (5338)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5309  %tmp_15_18_2 = mul nsw i32 %A_2_load_54, %B_2_load

ST_34: tmp_15_18_2_0_1 (5339)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5310  %tmp_15_18_2_0_1 = mul nsw i32 %A_2_load_57, %B_2_load_1

ST_34: tmp_15_18_2_0_2 (5341)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5312  %tmp_15_18_2_0_2 = mul nsw i32 %A_2_load_60, %B_2_load_2

ST_34: tmp_15_18_2_1 (5342)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5313  %tmp_15_18_2_1 = mul nsw i32 %A_2_load_55, %B_2_load_3

ST_34: tmp_15_18_2_1_1 (5343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5314  %tmp_15_18_2_1_1 = mul nsw i32 %A_2_load_58, %B_2_load_4

ST_34: tmp_15_18_2_1_2 (5345)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5316  %tmp_15_18_2_1_2 = mul nsw i32 %A_2_load_61, %B_2_load_5

ST_34: tmp_15_18_2_2 (5346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5317  %tmp_15_18_2_2 = mul nsw i32 %A_2_load_56, %B_2_load_6

ST_34: tmp_15_18_2_2_1 (5347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5318  %tmp_15_18_2_2_1 = mul nsw i32 %A_2_load_59, %B_2_load_7

ST_34: A_2_load_62 (5348)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5319  %A_2_load_62 = load i32* %A_2_addr_62, align 4

ST_34: tmp_15_18_2_2_2 (5349)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5320  %tmp_15_18_2_2_2 = mul nsw i32 %A_2_load_62, %B_2_load_8

ST_34: tmp459 (5355)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5326  %tmp459 = add i32 %tmp_15_18_0_2_2, %tmp_15_18_0_2_1

ST_34: tmp458 (5356)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5327  %tmp458 = add i32 %tmp_15_18_0_2, %tmp459

ST_34: tmp457 (5360)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5331  %tmp457 = add i32 %tmp458, %tmp460

ST_34: tmp451 (5361)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5332  %tmp451 = add i32 %tmp452, %tmp457

ST_34: tmp466 (5362)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5333  %tmp466 = add i32 %tmp_15_18_1_2, %tmp_15_18_1_1_2

ST_34: tmp465 (5363)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5334  %tmp465 = add i32 %tmp_15_18_1_1_1, %tmp466

ST_34: tmp468 (5364)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5335  %tmp468 = add i32 %tmp_15_18_1_2_2, %tmp_15_18_1_2_1

ST_34: tmp469 (5365)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5336  %tmp469 = add i32 %tmp_15_18_2_0_1, %tmp_15_18_2

ST_34: tmp467 (5366)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5337  %tmp467 = add i32 %tmp468, %tmp469

ST_34: tmp464 (5367)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5338  %tmp464 = add i32 %tmp465, %tmp467

ST_34: tmp472 (5368)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5339  %tmp472 = add i32 %tmp_15_18_2_1_1, %tmp_15_18_2_1

ST_34: tmp471 (5369)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5340  %tmp471 = add i32 %tmp_15_18_2_0_2, %tmp472

ST_34: tmp474 (5370)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5341  %tmp474 = add i32 %tmp_15_18_2_2, %tmp_15_18_2_1_2

ST_34: tmp475 (5371)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5342  %tmp475 = add i32 %tmp_15_18_2_2_2, %tmp_15_18_2_2_1

ST_34: tmp473 (5372)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5343  %tmp473 = add i32 %tmp474, %tmp475

ST_34: tmp470 (5373)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5344  %tmp470 = add i32 %tmp471, %tmp473

ST_34: tmp463 (5374)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5345  %tmp463 = add i32 %tmp464, %tmp470

ST_34: result_3_18_2_2_2 (5375)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5346  %result_3_18_2_2_2 = add nsw i32 %tmp451, %tmp463

ST_34: A_0_load_63 (5379)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5350  %A_0_load_63 = load i32* %A_0_addr_63, align 4

ST_34: A_0_load_64 (5383)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5354  %A_0_load_64 = load i32* %A_0_addr_64, align 4

ST_34: A_0_load_65 (5387)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5358  %A_0_load_65 = load i32* %A_0_addr_65, align 4

ST_34: tmp_15_19_1_0_1 (5390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5361  %tmp_15_19_1_0_1 = mul nsw i32 %A_1_load_60, %B_1_load_1

ST_34: A_1_load_63 (5391)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5362  %A_1_load_63 = load i32* %A_1_addr_63, align 4

ST_34: tmp_15_19_1_0_2 (5392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5363  %tmp_15_19_1_0_2 = mul nsw i32 %A_1_load_63, %B_1_load_2

ST_34: tmp_15_19_1_1 (5393)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5364  %tmp_15_19_1_1 = mul nsw i32 %A_1_load_58, %B_1_load_3

ST_34: A_1_load_64 (5395)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5366  %A_1_load_64 = load i32* %A_1_addr_64, align 4

ST_34: A_1_load_65 (5399)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5370  %A_1_load_65 = load i32* %A_1_addr_65, align 4

ST_34: A_2_load_63 (5403)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5374  %A_2_load_63 = load i32* %A_2_addr_63, align 4

ST_34: tmp_15_19_2_0_2 (5404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5375  %tmp_15_19_2_0_2 = mul nsw i32 %A_2_load_63, %B_2_load_2

ST_34: tmp_15_19_2_1 (5405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5376  %tmp_15_19_2_1 = mul nsw i32 %A_2_load_58, %B_2_load_3

ST_34: tmp_15_19_2_1_1 (5406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5377  %tmp_15_19_2_1_1 = mul nsw i32 %A_2_load_61, %B_2_load_4

ST_34: A_2_load_64 (5407)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5378  %A_2_load_64 = load i32* %A_2_addr_64, align 4

ST_34: A_2_load_65 (5411)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5382  %A_2_load_65 = load i32* %A_2_addr_65, align 4

ST_34: tmp486 (5420)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5391  %tmp486 = add i32 %tmp_15_19_1_0_1, %tmp_15_19_1

ST_34: tmp487 (5421)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5392  %tmp487 = add i32 %tmp_15_19_1_1, %tmp_15_19_1_0_2

ST_34: tmp485 (5422)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5393  %tmp485 = add i32 %tmp486, %tmp487

ST_34: tmp497 (5431)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5402  %tmp497 = add i32 %tmp_15_19_2_1_1, %tmp_15_19_2_1

ST_34: tmp496 (5432)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5403  %tmp496 = add i32 %tmp_15_19_2_0_2, %tmp497


 <State 35>: 8.21ns
ST_35: tmp_36 (157)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:128  %tmp_36 = or i17 %tmp_14, 22

ST_35: tmp_38_cast (158)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:129  %tmp_38_cast = sext i17 %tmp_36 to i64

ST_35: A_0_addr_66 (159)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:130  %A_0_addr_66 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_38_cast

ST_35: A_1_addr_66 (785)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:756  %A_1_addr_66 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_38_cast

ST_35: A_2_addr_66 (1009)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:980  %A_2_addr_66 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_38_cast

ST_35: tmp_257 (1267)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1238  %tmp_257 = add i22 %tmp_239, 18

ST_35: tmp_259_cast (1268)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1239  %tmp_259_cast = sext i22 %tmp_257 to i64

ST_35: C_addr_18 (1269)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1240  %C_addr_18 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_259_cast

ST_35: tmp_486 (1959)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1930  %tmp_486 = or i17 %tmp_464, 22

ST_35: tmp_487_cast (1960)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1931  %tmp_487_cast = sext i17 %tmp_486 to i64

ST_35: A_0_addr_67 (1961)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1932  %A_0_addr_67 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_487_cast

ST_35: A_1_addr_67 (2587)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2558  %A_1_addr_67 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_487_cast

ST_35: A_2_addr_67 (2811)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2782  %A_2_addr_67 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_487_cast

ST_35: StgValue_2340 (5376)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5347  store i32 %result_3_18_2_2_2, i32* %C_addr_18, align 4

ST_35: tmp_15_18 (5377)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5348  %tmp_15_18 = mul nsw i32 %A_0_load_57, %B_0_load_9

ST_35: tmp_15_19_0_0_1 (5378)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5349  %tmp_15_19_0_0_1 = mul nsw i32 %A_0_load_60, %B_0_load_10

ST_35: tmp_15_19_0_0_2 (5380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5351  %tmp_15_19_0_0_2 = mul nsw i32 %A_0_load_63, %B_0_load_11

ST_35: tmp_15_19_0_1 (5381)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5352  %tmp_15_19_0_1 = mul nsw i32 %A_0_load_58, %B_0_load_12

ST_35: tmp_15_19_0_1_1 (5382)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5353  %tmp_15_19_0_1_1 = mul nsw i32 %A_0_load_61, %B_0_load_13

ST_35: A_0_load_64 (5383)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5354  %A_0_load_64 = load i32* %A_0_addr_64, align 4

ST_35: tmp_15_19_0_1_2 (5384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5355  %tmp_15_19_0_1_2 = mul nsw i32 %A_0_load_64, %B_0_load_14

ST_35: tmp_15_19_0_2 (5385)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5356  %tmp_15_19_0_2 = mul nsw i32 %A_0_load_59, %B_0_load_6

ST_35: tmp_15_19_0_2_1 (5386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5357  %tmp_15_19_0_2_1 = mul nsw i32 %A_0_load_62, %B_0_load_7

ST_35: A_0_load_65 (5387)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5358  %A_0_load_65 = load i32* %A_0_addr_65, align 4

ST_35: tmp_15_19_0_2_2 (5388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5359  %tmp_15_19_0_2_2 = mul nsw i32 %A_0_load_65, %B_0_load_8

ST_35: tmp_15_19_1_1_1 (5394)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5365  %tmp_15_19_1_1_1 = mul nsw i32 %A_1_load_61, %B_1_load_4

ST_35: A_1_load_64 (5395)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5366  %A_1_load_64 = load i32* %A_1_addr_64, align 4

ST_35: tmp_15_19_1_1_2 (5396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5367  %tmp_15_19_1_1_2 = mul nsw i32 %A_1_load_64, %B_1_load_5

ST_35: tmp_15_19_1_2 (5397)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5368  %tmp_15_19_1_2 = mul nsw i32 %A_1_load_59, %B_1_load_6

ST_35: tmp_15_19_1_2_1 (5398)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5369  %tmp_15_19_1_2_1 = mul nsw i32 %A_1_load_62, %B_1_load_7

ST_35: A_1_load_65 (5399)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5370  %A_1_load_65 = load i32* %A_1_addr_65, align 4

ST_35: tmp_15_19_1_2_2 (5400)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5371  %tmp_15_19_1_2_2 = mul nsw i32 %A_1_load_65, %B_1_load_8

ST_35: tmp_15_19_2 (5401)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5372  %tmp_15_19_2 = mul nsw i32 %A_2_load_57, %B_2_load

ST_35: tmp_15_19_2_0_1 (5402)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5373  %tmp_15_19_2_0_1 = mul nsw i32 %A_2_load_60, %B_2_load_1

ST_35: A_2_load_64 (5407)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5378  %A_2_load_64 = load i32* %A_2_addr_64, align 4

ST_35: tmp_15_19_2_1_2 (5408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5379  %tmp_15_19_2_1_2 = mul nsw i32 %A_2_load_64, %B_2_load_5

ST_35: tmp_15_19_2_2 (5409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5380  %tmp_15_19_2_2 = mul nsw i32 %A_2_load_59, %B_2_load_6

ST_35: tmp_15_19_2_2_1 (5410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5381  %tmp_15_19_2_2_1 = mul nsw i32 %A_2_load_62, %B_2_load_7

ST_35: A_2_load_65 (5411)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5382  %A_2_load_65 = load i32* %A_2_addr_65, align 4

ST_35: tmp_15_19_2_2_2 (5412)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5383  %tmp_15_19_2_2_2 = mul nsw i32 %A_2_load_65, %B_2_load_8

ST_35: tmp479 (5413)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5384  %tmp479 = add i32 %tmp_15_19_0_0_2, %tmp_15_18

ST_35: tmp478 (5414)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5385  %tmp478 = add i32 %tmp_15_19_0_0_1, %tmp479

ST_35: tmp481 (5415)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5386  %tmp481 = add i32 %tmp_15_19_0_1_2, %tmp_15_19_0_1_1

ST_35: tmp480 (5416)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5387  %tmp480 = add i32 %tmp_15_19_0_1, %tmp481

ST_35: tmp477 (5417)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5388  %tmp477 = add i32 %tmp478, %tmp480

ST_35: tmp484 (5418)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5389  %tmp484 = add i32 %tmp_15_19_0_2_2, %tmp_15_19_0_2_1

ST_35: tmp483 (5419)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5390  %tmp483 = add i32 %tmp_15_19_0_2, %tmp484

ST_35: tmp482 (5423)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5394  %tmp482 = add i32 %tmp483, %tmp485

ST_35: tmp476 (5424)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5395  %tmp476 = add i32 %tmp477, %tmp482

ST_35: tmp491 (5425)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5396  %tmp491 = add i32 %tmp_15_19_1_2, %tmp_15_19_1_1_2

ST_35: tmp490 (5426)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5397  %tmp490 = add i32 %tmp_15_19_1_1_1, %tmp491

ST_35: tmp493 (5427)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5398  %tmp493 = add i32 %tmp_15_19_1_2_2, %tmp_15_19_1_2_1

ST_35: tmp494 (5428)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5399  %tmp494 = add i32 %tmp_15_19_2_0_1, %tmp_15_19_2

ST_35: tmp492 (5429)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5400  %tmp492 = add i32 %tmp493, %tmp494

ST_35: tmp489 (5430)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5401  %tmp489 = add i32 %tmp490, %tmp492

ST_35: tmp499 (5433)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5404  %tmp499 = add i32 %tmp_15_19_2_2, %tmp_15_19_2_1_2

ST_35: tmp500 (5434)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5405  %tmp500 = add i32 %tmp_15_19_2_2_2, %tmp_15_19_2_2_1

ST_35: tmp498 (5435)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5406  %tmp498 = add i32 %tmp499, %tmp500

ST_35: tmp495 (5436)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5407  %tmp495 = add i32 %tmp496, %tmp498

ST_35: tmp488 (5437)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5408  %tmp488 = add i32 %tmp489, %tmp495

ST_35: result_3_19_2_2_2 (5438)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5409  %result_3_19_2_2_2 = add nsw i32 %tmp476, %tmp488

ST_35: A_0_load_66 (5442)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5413  %A_0_load_66 = load i32* %A_0_addr_66, align 4

ST_35: A_0_load_67 (5446)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5417  %A_0_load_67 = load i32* %A_0_addr_67, align 4

ST_35: A_1_load_66 (5454)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5425  %A_1_load_66 = load i32* %A_1_addr_66, align 4

ST_35: A_1_load_67 (5458)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5429  %A_1_load_67 = load i32* %A_1_addr_67, align 4

ST_35: A_2_load_66 (5466)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5437  %A_2_load_66 = load i32* %A_2_addr_66, align 4

ST_35: A_2_load_67 (5470)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5441  %A_2_load_67 = load i32* %A_2_addr_67, align 4


 <State 36>: 7.32ns
ST_36: tmp_37 (160)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:131  %tmp_37 = or i17 %tmp_14, 23

ST_36: tmp_39_cast (161)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:132  %tmp_39_cast = sext i17 %tmp_37 to i64

ST_36: A_0_addr_69 (162)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:133  %A_0_addr_69 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_39_cast

ST_36: A_1_addr_69 (786)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:757  %A_1_addr_69 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_39_cast

ST_36: A_2_addr_69 (1010)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:981  %A_2_addr_69 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_39_cast

ST_36: tmp_258 (1270)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1241  %tmp_258 = add i22 %tmp_239, 19

ST_36: tmp_260_cast (1271)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1242  %tmp_260_cast = sext i22 %tmp_258 to i64

ST_36: C_addr_19 (1272)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1243  %C_addr_19 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_260_cast

ST_36: tmp_712 (3093)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3064  %tmp_712 = or i17 %tmp_690, 22

ST_36: tmp_713_cast (3094)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3065  %tmp_713_cast = sext i17 %tmp_712 to i64

ST_36: A_0_addr_68 (3095)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3066  %A_0_addr_68 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_713_cast

ST_36: A_1_addr_68 (3721)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3692  %A_1_addr_68 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_713_cast

ST_36: A_2_addr_68 (3945)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3916  %A_2_addr_68 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_713_cast

ST_36: StgValue_2407 (5376)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5347  store i32 %result_3_18_2_2_2, i32* %C_addr_18, align 4

ST_36: StgValue_2408 (5439)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5410  store i32 %result_3_19_2_2_2, i32* %C_addr_19, align 4

ST_36: tmp_15_19 (5440)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5411  %tmp_15_19 = mul nsw i32 %A_0_load_60, %B_0_load_9

ST_36: tmp_15_20_0_0_1 (5441)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5412  %tmp_15_20_0_0_1 = mul nsw i32 %A_0_load_63, %B_0_load_10

ST_36: A_0_load_66 (5442)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5413  %A_0_load_66 = load i32* %A_0_addr_66, align 4

ST_36: tmp_15_20_0_0_2 (5443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5414  %tmp_15_20_0_0_2 = mul nsw i32 %A_0_load_66, %B_0_load_11

ST_36: tmp_15_20_0_1 (5444)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5415  %tmp_15_20_0_1 = mul nsw i32 %A_0_load_61, %B_0_load_12

ST_36: tmp_15_20_0_1_1 (5445)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5416  %tmp_15_20_0_1_1 = mul nsw i32 %A_0_load_64, %B_0_load_13

ST_36: A_0_load_67 (5446)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5417  %A_0_load_67 = load i32* %A_0_addr_67, align 4

ST_36: tmp_15_20_0_1_2 (5447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5418  %tmp_15_20_0_1_2 = mul nsw i32 %A_0_load_67, %B_0_load_14

ST_36: A_0_load_68 (5450)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5421  %A_0_load_68 = load i32* %A_0_addr_68, align 4

ST_36: tmp_15_20_1 (5452)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5423  %tmp_15_20_1 = mul nsw i32 %A_1_load_60, %B_1_load

ST_36: tmp_15_20_1_0_1 (5453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5424  %tmp_15_20_1_0_1 = mul nsw i32 %A_1_load_63, %B_1_load_1

ST_36: A_1_load_66 (5454)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5425  %A_1_load_66 = load i32* %A_1_addr_66, align 4

ST_36: tmp_15_20_1_0_2 (5455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5426  %tmp_15_20_1_0_2 = mul nsw i32 %A_1_load_66, %B_1_load_2

ST_36: tmp_15_20_1_1 (5456)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5427  %tmp_15_20_1_1 = mul nsw i32 %A_1_load_61, %B_1_load_3

ST_36: A_1_load_67 (5458)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5429  %A_1_load_67 = load i32* %A_1_addr_67, align 4

ST_36: A_1_load_68 (5462)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5433  %A_1_load_68 = load i32* %A_1_addr_68, align 4

ST_36: A_2_load_66 (5466)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5437  %A_2_load_66 = load i32* %A_2_addr_66, align 4

ST_36: A_2_load_67 (5470)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5441  %A_2_load_67 = load i32* %A_2_addr_67, align 4

ST_36: A_2_load_68 (5474)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5445  %A_2_load_68 = load i32* %A_2_addr_68, align 4

ST_36: tmp504 (5476)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5447  %tmp504 = add i32 %tmp_15_20_0_0_2, %tmp_15_19

ST_36: tmp503 (5477)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5448  %tmp503 = add i32 %tmp_15_20_0_0_1, %tmp504

ST_36: tmp506 (5478)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5449  %tmp506 = add i32 %tmp_15_20_0_1_2, %tmp_15_20_0_1_1

ST_36: tmp505 (5479)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5450  %tmp505 = add i32 %tmp_15_20_0_1, %tmp506

ST_36: tmp502 (5480)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5451  %tmp502 = add i32 %tmp503, %tmp505

ST_36: tmp511 (5483)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5454  %tmp511 = add i32 %tmp_15_20_1_0_1, %tmp_15_20_1

ST_36: tmp512 (5484)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5455  %tmp512 = add i32 %tmp_15_20_1_1, %tmp_15_20_1_0_2

ST_36: tmp510 (5485)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5456  %tmp510 = add i32 %tmp511, %tmp512

ST_36: A_0_load_69 (5505)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5476  %A_0_load_69 = load i32* %A_0_addr_69, align 4

ST_36: A_1_load_69 (5517)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5488  %A_1_load_69 = load i32* %A_1_addr_69, align 4

ST_36: A_2_load_69 (5529)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5500  %A_2_load_69 = load i32* %A_2_addr_69, align 4


 <State 37>: 8.21ns
ST_37: tmp_487 (1962)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1933  %tmp_487 = or i17 %tmp_464, 23

ST_37: tmp_488_cast (1963)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1934  %tmp_488_cast = sext i17 %tmp_487 to i64

ST_37: A_0_addr_70 (1964)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1935  %A_0_addr_70 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_488_cast

ST_37: A_1_addr_70 (2588)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2559  %A_1_addr_70 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_488_cast

ST_37: A_2_addr_70 (2812)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2783  %A_2_addr_70 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_488_cast

ST_37: tmp_713 (3096)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3067  %tmp_713 = or i17 %tmp_690, 23

ST_37: tmp_714_cast (3097)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3068  %tmp_714_cast = sext i17 %tmp_713 to i64

ST_37: A_0_addr_71 (3098)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3069  %A_0_addr_71 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_714_cast

ST_37: A_1_addr_71 (3722)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3693  %A_1_addr_71 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_714_cast

ST_37: A_2_addr_71 (3946)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3917  %A_2_addr_71 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_714_cast

ST_37: StgValue_2449 (5439)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5410  store i32 %result_3_19_2_2_2, i32* %C_addr_19, align 4

ST_37: tmp_15_20_0_2 (5448)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5419  %tmp_15_20_0_2 = mul nsw i32 %A_0_load_62, %B_0_load_6

ST_37: tmp_15_20_0_2_1 (5449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5420  %tmp_15_20_0_2_1 = mul nsw i32 %A_0_load_65, %B_0_load_7

ST_37: A_0_load_68 (5450)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5421  %A_0_load_68 = load i32* %A_0_addr_68, align 4

ST_37: tmp_15_20_0_2_2 (5451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5422  %tmp_15_20_0_2_2 = mul nsw i32 %A_0_load_68, %B_0_load_8

ST_37: tmp_15_20_1_1_1 (5457)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5428  %tmp_15_20_1_1_1 = mul nsw i32 %A_1_load_64, %B_1_load_4

ST_37: tmp_15_20_1_1_2 (5459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5430  %tmp_15_20_1_1_2 = mul nsw i32 %A_1_load_67, %B_1_load_5

ST_37: tmp_15_20_1_2 (5460)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5431  %tmp_15_20_1_2 = mul nsw i32 %A_1_load_62, %B_1_load_6

ST_37: tmp_15_20_1_2_1 (5461)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5432  %tmp_15_20_1_2_1 = mul nsw i32 %A_1_load_65, %B_1_load_7

ST_37: A_1_load_68 (5462)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5433  %A_1_load_68 = load i32* %A_1_addr_68, align 4

ST_37: tmp_15_20_1_2_2 (5463)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5434  %tmp_15_20_1_2_2 = mul nsw i32 %A_1_load_68, %B_1_load_8

ST_37: tmp_15_20_2 (5464)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5435  %tmp_15_20_2 = mul nsw i32 %A_2_load_60, %B_2_load

ST_37: tmp_15_20_2_0_1 (5465)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5436  %tmp_15_20_2_0_1 = mul nsw i32 %A_2_load_63, %B_2_load_1

ST_37: tmp_15_20_2_0_2 (5467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5438  %tmp_15_20_2_0_2 = mul nsw i32 %A_2_load_66, %B_2_load_2

ST_37: tmp_15_20_2_1 (5468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5439  %tmp_15_20_2_1 = mul nsw i32 %A_2_load_61, %B_2_load_3

ST_37: tmp_15_20_2_1_1 (5469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5440  %tmp_15_20_2_1_1 = mul nsw i32 %A_2_load_64, %B_2_load_4

ST_37: tmp_15_20_2_1_2 (5471)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5442  %tmp_15_20_2_1_2 = mul nsw i32 %A_2_load_67, %B_2_load_5

ST_37: tmp_15_20_2_2 (5472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5443  %tmp_15_20_2_2 = mul nsw i32 %A_2_load_62, %B_2_load_6

ST_37: tmp_15_20_2_2_1 (5473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5444  %tmp_15_20_2_2_1 = mul nsw i32 %A_2_load_65, %B_2_load_7

ST_37: A_2_load_68 (5474)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5445  %A_2_load_68 = load i32* %A_2_addr_68, align 4

ST_37: tmp_15_20_2_2_2 (5475)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5446  %tmp_15_20_2_2_2 = mul nsw i32 %A_2_load_68, %B_2_load_8

ST_37: tmp509 (5481)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5452  %tmp509 = add i32 %tmp_15_20_0_2_2, %tmp_15_20_0_2_1

ST_37: tmp508 (5482)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5453  %tmp508 = add i32 %tmp_15_20_0_2, %tmp509

ST_37: tmp507 (5486)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5457  %tmp507 = add i32 %tmp508, %tmp510

ST_37: tmp501 (5487)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5458  %tmp501 = add i32 %tmp502, %tmp507

ST_37: tmp516 (5488)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5459  %tmp516 = add i32 %tmp_15_20_1_2, %tmp_15_20_1_1_2

ST_37: tmp515 (5489)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5460  %tmp515 = add i32 %tmp_15_20_1_1_1, %tmp516

ST_37: tmp518 (5490)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5461  %tmp518 = add i32 %tmp_15_20_1_2_2, %tmp_15_20_1_2_1

ST_37: tmp519 (5491)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5462  %tmp519 = add i32 %tmp_15_20_2_0_1, %tmp_15_20_2

ST_37: tmp517 (5492)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5463  %tmp517 = add i32 %tmp518, %tmp519

ST_37: tmp514 (5493)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5464  %tmp514 = add i32 %tmp515, %tmp517

ST_37: tmp522 (5494)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5465  %tmp522 = add i32 %tmp_15_20_2_1_1, %tmp_15_20_2_1

ST_37: tmp521 (5495)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5466  %tmp521 = add i32 %tmp_15_20_2_0_2, %tmp522

ST_37: tmp524 (5496)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5467  %tmp524 = add i32 %tmp_15_20_2_2, %tmp_15_20_2_1_2

ST_37: tmp525 (5497)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5468  %tmp525 = add i32 %tmp_15_20_2_2_2, %tmp_15_20_2_2_1

ST_37: tmp523 (5498)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5469  %tmp523 = add i32 %tmp524, %tmp525

ST_37: tmp520 (5499)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5470  %tmp520 = add i32 %tmp521, %tmp523

ST_37: tmp513 (5500)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5471  %tmp513 = add i32 %tmp514, %tmp520

ST_37: result_3_20_2_2_2 (5501)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5472  %result_3_20_2_2_2 = add nsw i32 %tmp501, %tmp513

ST_37: A_0_load_69 (5505)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5476  %A_0_load_69 = load i32* %A_0_addr_69, align 4

ST_37: A_0_load_70 (5509)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5480  %A_0_load_70 = load i32* %A_0_addr_70, align 4

ST_37: A_0_load_71 (5513)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5484  %A_0_load_71 = load i32* %A_0_addr_71, align 4

ST_37: tmp_15_21_1 (5515)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5486  %tmp_15_21_1 = mul nsw i32 %A_1_load_63, %B_1_load

ST_37: tmp_15_21_1_0_1 (5516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5487  %tmp_15_21_1_0_1 = mul nsw i32 %A_1_load_66, %B_1_load_1

ST_37: A_1_load_69 (5517)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5488  %A_1_load_69 = load i32* %A_1_addr_69, align 4

ST_37: tmp_15_21_1_0_2 (5518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5489  %tmp_15_21_1_0_2 = mul nsw i32 %A_1_load_69, %B_1_load_2

ST_37: tmp_15_21_1_1 (5519)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5490  %tmp_15_21_1_1 = mul nsw i32 %A_1_load_64, %B_1_load_3

ST_37: A_1_load_70 (5521)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5492  %A_1_load_70 = load i32* %A_1_addr_70, align 4

ST_37: A_1_load_71 (5525)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5496  %A_1_load_71 = load i32* %A_1_addr_71, align 4

ST_37: A_2_load_69 (5529)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5500  %A_2_load_69 = load i32* %A_2_addr_69, align 4

ST_37: tmp_15_21_2_0_2 (5530)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5501  %tmp_15_21_2_0_2 = mul nsw i32 %A_2_load_69, %B_2_load_2

ST_37: tmp_15_21_2_1 (5531)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5502  %tmp_15_21_2_1 = mul nsw i32 %A_2_load_64, %B_2_load_3

ST_37: tmp_15_21_2_1_1 (5532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5503  %tmp_15_21_2_1_1 = mul nsw i32 %A_2_load_67, %B_2_load_4

ST_37: A_2_load_70 (5533)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5504  %A_2_load_70 = load i32* %A_2_addr_70, align 4

ST_37: A_2_load_71 (5537)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5508  %A_2_load_71 = load i32* %A_2_addr_71, align 4

ST_37: tmp536 (5546)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5517  %tmp536 = add i32 %tmp_15_21_1_0_1, %tmp_15_21_1

ST_37: tmp537 (5547)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5518  %tmp537 = add i32 %tmp_15_21_1_1, %tmp_15_21_1_0_2

ST_37: tmp535 (5548)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5519  %tmp535 = add i32 %tmp536, %tmp537

ST_37: tmp547 (5557)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5528  %tmp547 = add i32 %tmp_15_21_2_1_1, %tmp_15_21_2_1

ST_37: tmp546 (5558)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5529  %tmp546 = add i32 %tmp_15_21_2_0_2, %tmp547


 <State 38>: 8.21ns
ST_38: tmp_38 (163)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:134  %tmp_38 = or i17 %tmp_14, 24

ST_38: tmp_40_cast (164)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:135  %tmp_40_cast = sext i17 %tmp_38 to i64

ST_38: A_0_addr_72 (165)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:136  %A_0_addr_72 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_40_cast

ST_38: A_1_addr_72 (787)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:758  %A_1_addr_72 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_40_cast

ST_38: A_2_addr_72 (1011)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:982  %A_2_addr_72 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_40_cast

ST_38: tmp_259 (1273)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1244  %tmp_259 = add i22 %tmp_239, 20

ST_38: tmp_261_cast (1274)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1245  %tmp_261_cast = sext i22 %tmp_259 to i64

ST_38: C_addr_20 (1275)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1246  %C_addr_20 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_261_cast

ST_38: tmp_488 (1965)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1936  %tmp_488 = or i17 %tmp_464, 24

ST_38: tmp_489_cast (1966)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1937  %tmp_489_cast = sext i17 %tmp_488 to i64

ST_38: A_0_addr_73 (1967)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1938  %A_0_addr_73 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_489_cast

ST_38: A_1_addr_73 (2589)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2560  %A_1_addr_73 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_489_cast

ST_38: A_2_addr_73 (2813)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2784  %A_2_addr_73 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_489_cast

ST_38: StgValue_2522 (5502)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5473  store i32 %result_3_20_2_2_2, i32* %C_addr_20, align 4

ST_38: tmp_15_20 (5503)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5474  %tmp_15_20 = mul nsw i32 %A_0_load_63, %B_0_load_9

ST_38: tmp_15_21_0_0_1 (5504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5475  %tmp_15_21_0_0_1 = mul nsw i32 %A_0_load_66, %B_0_load_10

ST_38: tmp_15_21_0_0_2 (5506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5477  %tmp_15_21_0_0_2 = mul nsw i32 %A_0_load_69, %B_0_load_11

ST_38: tmp_15_21_0_1 (5507)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5478  %tmp_15_21_0_1 = mul nsw i32 %A_0_load_64, %B_0_load_12

ST_38: tmp_15_21_0_1_1 (5508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5479  %tmp_15_21_0_1_1 = mul nsw i32 %A_0_load_67, %B_0_load_13

ST_38: A_0_load_70 (5509)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5480  %A_0_load_70 = load i32* %A_0_addr_70, align 4

ST_38: tmp_15_21_0_1_2 (5510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5481  %tmp_15_21_0_1_2 = mul nsw i32 %A_0_load_70, %B_0_load_14

ST_38: tmp_15_21_0_2 (5511)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5482  %tmp_15_21_0_2 = mul nsw i32 %A_0_load_65, %B_0_load_6

ST_38: tmp_15_21_0_2_1 (5512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5483  %tmp_15_21_0_2_1 = mul nsw i32 %A_0_load_68, %B_0_load_7

ST_38: A_0_load_71 (5513)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5484  %A_0_load_71 = load i32* %A_0_addr_71, align 4

ST_38: tmp_15_21_0_2_2 (5514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5485  %tmp_15_21_0_2_2 = mul nsw i32 %A_0_load_71, %B_0_load_8

ST_38: tmp_15_21_1_1_1 (5520)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5491  %tmp_15_21_1_1_1 = mul nsw i32 %A_1_load_67, %B_1_load_4

ST_38: A_1_load_70 (5521)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5492  %A_1_load_70 = load i32* %A_1_addr_70, align 4

ST_38: tmp_15_21_1_1_2 (5522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5493  %tmp_15_21_1_1_2 = mul nsw i32 %A_1_load_70, %B_1_load_5

ST_38: tmp_15_21_1_2 (5523)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5494  %tmp_15_21_1_2 = mul nsw i32 %A_1_load_65, %B_1_load_6

ST_38: tmp_15_21_1_2_1 (5524)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5495  %tmp_15_21_1_2_1 = mul nsw i32 %A_1_load_68, %B_1_load_7

ST_38: A_1_load_71 (5525)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5496  %A_1_load_71 = load i32* %A_1_addr_71, align 4

ST_38: tmp_15_21_1_2_2 (5526)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5497  %tmp_15_21_1_2_2 = mul nsw i32 %A_1_load_71, %B_1_load_8

ST_38: tmp_15_21_2 (5527)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5498  %tmp_15_21_2 = mul nsw i32 %A_2_load_63, %B_2_load

ST_38: tmp_15_21_2_0_1 (5528)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5499  %tmp_15_21_2_0_1 = mul nsw i32 %A_2_load_66, %B_2_load_1

ST_38: A_2_load_70 (5533)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5504  %A_2_load_70 = load i32* %A_2_addr_70, align 4

ST_38: tmp_15_21_2_1_2 (5534)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5505  %tmp_15_21_2_1_2 = mul nsw i32 %A_2_load_70, %B_2_load_5

ST_38: tmp_15_21_2_2 (5535)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5506  %tmp_15_21_2_2 = mul nsw i32 %A_2_load_65, %B_2_load_6

ST_38: tmp_15_21_2_2_1 (5536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5507  %tmp_15_21_2_2_1 = mul nsw i32 %A_2_load_68, %B_2_load_7

ST_38: A_2_load_71 (5537)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5508  %A_2_load_71 = load i32* %A_2_addr_71, align 4

ST_38: tmp_15_21_2_2_2 (5538)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5509  %tmp_15_21_2_2_2 = mul nsw i32 %A_2_load_71, %B_2_load_8

ST_38: tmp529 (5539)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5510  %tmp529 = add i32 %tmp_15_21_0_0_2, %tmp_15_20

ST_38: tmp528 (5540)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5511  %tmp528 = add i32 %tmp_15_21_0_0_1, %tmp529

ST_38: tmp531 (5541)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5512  %tmp531 = add i32 %tmp_15_21_0_1_2, %tmp_15_21_0_1_1

ST_38: tmp530 (5542)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5513  %tmp530 = add i32 %tmp_15_21_0_1, %tmp531

ST_38: tmp527 (5543)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5514  %tmp527 = add i32 %tmp528, %tmp530

ST_38: tmp534 (5544)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5515  %tmp534 = add i32 %tmp_15_21_0_2_2, %tmp_15_21_0_2_1

ST_38: tmp533 (5545)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5516  %tmp533 = add i32 %tmp_15_21_0_2, %tmp534

ST_38: tmp532 (5549)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5520  %tmp532 = add i32 %tmp533, %tmp535

ST_38: tmp526 (5550)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5521  %tmp526 = add i32 %tmp527, %tmp532

ST_38: tmp541 (5551)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5522  %tmp541 = add i32 %tmp_15_21_1_2, %tmp_15_21_1_1_2

ST_38: tmp540 (5552)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5523  %tmp540 = add i32 %tmp_15_21_1_1_1, %tmp541

ST_38: tmp543 (5553)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5524  %tmp543 = add i32 %tmp_15_21_1_2_2, %tmp_15_21_1_2_1

ST_38: tmp544 (5554)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5525  %tmp544 = add i32 %tmp_15_21_2_0_1, %tmp_15_21_2

ST_38: tmp542 (5555)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5526  %tmp542 = add i32 %tmp543, %tmp544

ST_38: tmp539 (5556)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5527  %tmp539 = add i32 %tmp540, %tmp542

ST_38: tmp549 (5559)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5530  %tmp549 = add i32 %tmp_15_21_2_2, %tmp_15_21_2_1_2

ST_38: tmp550 (5560)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5531  %tmp550 = add i32 %tmp_15_21_2_2_2, %tmp_15_21_2_2_1

ST_38: tmp548 (5561)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5532  %tmp548 = add i32 %tmp549, %tmp550

ST_38: tmp545 (5562)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5533  %tmp545 = add i32 %tmp546, %tmp548

ST_38: tmp538 (5563)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5534  %tmp538 = add i32 %tmp539, %tmp545

ST_38: result_3_21_2_2_2 (5564)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5535  %result_3_21_2_2_2 = add nsw i32 %tmp526, %tmp538

ST_38: A_0_load_72 (5568)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5539  %A_0_load_72 = load i32* %A_0_addr_72, align 4

ST_38: A_0_load_73 (5572)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5543  %A_0_load_73 = load i32* %A_0_addr_73, align 4

ST_38: A_1_load_72 (5580)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5551  %A_1_load_72 = load i32* %A_1_addr_72, align 4

ST_38: A_1_load_73 (5584)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5555  %A_1_load_73 = load i32* %A_1_addr_73, align 4

ST_38: A_2_load_72 (5592)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5563  %A_2_load_72 = load i32* %A_2_addr_72, align 4

ST_38: A_2_load_73 (5596)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5567  %A_2_load_73 = load i32* %A_2_addr_73, align 4


 <State 39>: 7.32ns
ST_39: tmp_39 (166)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:137  %tmp_39 = or i17 %tmp_14, 25

ST_39: tmp_41_cast (167)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:138  %tmp_41_cast = sext i17 %tmp_39 to i64

ST_39: A_0_addr_75 (168)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:139  %A_0_addr_75 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_41_cast

ST_39: A_1_addr_75 (788)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:759  %A_1_addr_75 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_41_cast

ST_39: A_2_addr_75 (1012)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:983  %A_2_addr_75 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_41_cast

ST_39: tmp_260 (1276)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1247  %tmp_260 = add i22 %tmp_239, 21

ST_39: tmp_262_cast (1277)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1248  %tmp_262_cast = sext i22 %tmp_260 to i64

ST_39: C_addr_21 (1278)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1249  %C_addr_21 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_262_cast

ST_39: tmp_714 (3099)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3070  %tmp_714 = or i17 %tmp_690, 24

ST_39: tmp_715_cast (3100)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3071  %tmp_715_cast = sext i17 %tmp_714 to i64

ST_39: A_0_addr_74 (3101)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3072  %A_0_addr_74 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_715_cast

ST_39: A_1_addr_74 (3723)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3694  %A_1_addr_74 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_715_cast

ST_39: A_2_addr_74 (3947)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3918  %A_2_addr_74 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_715_cast

ST_39: StgValue_2589 (5502)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5473  store i32 %result_3_20_2_2_2, i32* %C_addr_20, align 4

ST_39: StgValue_2590 (5565)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5536  store i32 %result_3_21_2_2_2, i32* %C_addr_21, align 4

ST_39: tmp_15_21 (5566)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5537  %tmp_15_21 = mul nsw i32 %A_0_load_66, %B_0_load_9

ST_39: tmp_15_22_0_0_1 (5567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5538  %tmp_15_22_0_0_1 = mul nsw i32 %A_0_load_69, %B_0_load_10

ST_39: A_0_load_72 (5568)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5539  %A_0_load_72 = load i32* %A_0_addr_72, align 4

ST_39: tmp_15_22_0_0_2 (5569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5540  %tmp_15_22_0_0_2 = mul nsw i32 %A_0_load_72, %B_0_load_11

ST_39: tmp_15_22_0_1 (5570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5541  %tmp_15_22_0_1 = mul nsw i32 %A_0_load_67, %B_0_load_12

ST_39: tmp_15_22_0_1_1 (5571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5542  %tmp_15_22_0_1_1 = mul nsw i32 %A_0_load_70, %B_0_load_13

ST_39: A_0_load_73 (5572)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5543  %A_0_load_73 = load i32* %A_0_addr_73, align 4

ST_39: tmp_15_22_0_1_2 (5573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5544  %tmp_15_22_0_1_2 = mul nsw i32 %A_0_load_73, %B_0_load_14

ST_39: A_0_load_74 (5576)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5547  %A_0_load_74 = load i32* %A_0_addr_74, align 4

ST_39: tmp_15_22_1 (5578)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5549  %tmp_15_22_1 = mul nsw i32 %A_1_load_66, %B_1_load

ST_39: tmp_15_22_1_0_1 (5579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5550  %tmp_15_22_1_0_1 = mul nsw i32 %A_1_load_69, %B_1_load_1

ST_39: A_1_load_72 (5580)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5551  %A_1_load_72 = load i32* %A_1_addr_72, align 4

ST_39: tmp_15_22_1_0_2 (5581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5552  %tmp_15_22_1_0_2 = mul nsw i32 %A_1_load_72, %B_1_load_2

ST_39: tmp_15_22_1_1 (5582)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5553  %tmp_15_22_1_1 = mul nsw i32 %A_1_load_67, %B_1_load_3

ST_39: A_1_load_73 (5584)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5555  %A_1_load_73 = load i32* %A_1_addr_73, align 4

ST_39: A_1_load_74 (5588)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5559  %A_1_load_74 = load i32* %A_1_addr_74, align 4

ST_39: A_2_load_72 (5592)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5563  %A_2_load_72 = load i32* %A_2_addr_72, align 4

ST_39: A_2_load_73 (5596)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5567  %A_2_load_73 = load i32* %A_2_addr_73, align 4

ST_39: A_2_load_74 (5600)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5571  %A_2_load_74 = load i32* %A_2_addr_74, align 4

ST_39: tmp554 (5602)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5573  %tmp554 = add i32 %tmp_15_22_0_0_2, %tmp_15_21

ST_39: tmp553 (5603)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5574  %tmp553 = add i32 %tmp_15_22_0_0_1, %tmp554

ST_39: tmp556 (5604)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5575  %tmp556 = add i32 %tmp_15_22_0_1_2, %tmp_15_22_0_1_1

ST_39: tmp555 (5605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5576  %tmp555 = add i32 %tmp_15_22_0_1, %tmp556

ST_39: tmp552 (5606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5577  %tmp552 = add i32 %tmp553, %tmp555

ST_39: tmp561 (5609)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5580  %tmp561 = add i32 %tmp_15_22_1_0_1, %tmp_15_22_1

ST_39: tmp562 (5610)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5581  %tmp562 = add i32 %tmp_15_22_1_1, %tmp_15_22_1_0_2

ST_39: tmp560 (5611)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5582  %tmp560 = add i32 %tmp561, %tmp562

ST_39: A_0_load_75 (5631)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5602  %A_0_load_75 = load i32* %A_0_addr_75, align 4

ST_39: A_1_load_75 (5643)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5614  %A_1_load_75 = load i32* %A_1_addr_75, align 4

ST_39: A_2_load_75 (5655)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5626  %A_2_load_75 = load i32* %A_2_addr_75, align 4


 <State 40>: 8.21ns
ST_40: tmp_489 (1968)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1939  %tmp_489 = or i17 %tmp_464, 25

ST_40: tmp_490_cast (1969)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1940  %tmp_490_cast = sext i17 %tmp_489 to i64

ST_40: A_0_addr_76 (1970)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1941  %A_0_addr_76 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_490_cast

ST_40: A_1_addr_76 (2590)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2561  %A_1_addr_76 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_490_cast

ST_40: A_2_addr_76 (2814)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2785  %A_2_addr_76 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_490_cast

ST_40: tmp_715 (3102)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3073  %tmp_715 = or i17 %tmp_690, 25

ST_40: tmp_716_cast (3103)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3074  %tmp_716_cast = sext i17 %tmp_715 to i64

ST_40: A_0_addr_77 (3104)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3075  %A_0_addr_77 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_716_cast

ST_40: A_1_addr_77 (3724)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3695  %A_1_addr_77 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_716_cast

ST_40: A_2_addr_77 (3948)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3919  %A_2_addr_77 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_716_cast

ST_40: StgValue_2631 (5565)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5536  store i32 %result_3_21_2_2_2, i32* %C_addr_21, align 4

ST_40: tmp_15_22_0_2 (5574)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5545  %tmp_15_22_0_2 = mul nsw i32 %A_0_load_68, %B_0_load_6

ST_40: tmp_15_22_0_2_1 (5575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5546  %tmp_15_22_0_2_1 = mul nsw i32 %A_0_load_71, %B_0_load_7

ST_40: A_0_load_74 (5576)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5547  %A_0_load_74 = load i32* %A_0_addr_74, align 4

ST_40: tmp_15_22_0_2_2 (5577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5548  %tmp_15_22_0_2_2 = mul nsw i32 %A_0_load_74, %B_0_load_8

ST_40: tmp_15_22_1_1_1 (5583)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5554  %tmp_15_22_1_1_1 = mul nsw i32 %A_1_load_70, %B_1_load_4

ST_40: tmp_15_22_1_1_2 (5585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5556  %tmp_15_22_1_1_2 = mul nsw i32 %A_1_load_73, %B_1_load_5

ST_40: tmp_15_22_1_2 (5586)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5557  %tmp_15_22_1_2 = mul nsw i32 %A_1_load_68, %B_1_load_6

ST_40: tmp_15_22_1_2_1 (5587)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5558  %tmp_15_22_1_2_1 = mul nsw i32 %A_1_load_71, %B_1_load_7

ST_40: A_1_load_74 (5588)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5559  %A_1_load_74 = load i32* %A_1_addr_74, align 4

ST_40: tmp_15_22_1_2_2 (5589)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5560  %tmp_15_22_1_2_2 = mul nsw i32 %A_1_load_74, %B_1_load_8

ST_40: tmp_15_22_2 (5590)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5561  %tmp_15_22_2 = mul nsw i32 %A_2_load_66, %B_2_load

ST_40: tmp_15_22_2_0_1 (5591)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5562  %tmp_15_22_2_0_1 = mul nsw i32 %A_2_load_69, %B_2_load_1

ST_40: tmp_15_22_2_0_2 (5593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5564  %tmp_15_22_2_0_2 = mul nsw i32 %A_2_load_72, %B_2_load_2

ST_40: tmp_15_22_2_1 (5594)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5565  %tmp_15_22_2_1 = mul nsw i32 %A_2_load_67, %B_2_load_3

ST_40: tmp_15_22_2_1_1 (5595)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5566  %tmp_15_22_2_1_1 = mul nsw i32 %A_2_load_70, %B_2_load_4

ST_40: tmp_15_22_2_1_2 (5597)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5568  %tmp_15_22_2_1_2 = mul nsw i32 %A_2_load_73, %B_2_load_5

ST_40: tmp_15_22_2_2 (5598)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5569  %tmp_15_22_2_2 = mul nsw i32 %A_2_load_68, %B_2_load_6

ST_40: tmp_15_22_2_2_1 (5599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5570  %tmp_15_22_2_2_1 = mul nsw i32 %A_2_load_71, %B_2_load_7

ST_40: A_2_load_74 (5600)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5571  %A_2_load_74 = load i32* %A_2_addr_74, align 4

ST_40: tmp_15_22_2_2_2 (5601)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5572  %tmp_15_22_2_2_2 = mul nsw i32 %A_2_load_74, %B_2_load_8

ST_40: tmp559 (5607)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5578  %tmp559 = add i32 %tmp_15_22_0_2_2, %tmp_15_22_0_2_1

ST_40: tmp558 (5608)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5579  %tmp558 = add i32 %tmp_15_22_0_2, %tmp559

ST_40: tmp557 (5612)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5583  %tmp557 = add i32 %tmp558, %tmp560

ST_40: tmp551 (5613)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5584  %tmp551 = add i32 %tmp552, %tmp557

ST_40: tmp566 (5614)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5585  %tmp566 = add i32 %tmp_15_22_1_2, %tmp_15_22_1_1_2

ST_40: tmp565 (5615)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5586  %tmp565 = add i32 %tmp_15_22_1_1_1, %tmp566

ST_40: tmp568 (5616)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5587  %tmp568 = add i32 %tmp_15_22_1_2_2, %tmp_15_22_1_2_1

ST_40: tmp569 (5617)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5588  %tmp569 = add i32 %tmp_15_22_2_0_1, %tmp_15_22_2

ST_40: tmp567 (5618)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5589  %tmp567 = add i32 %tmp568, %tmp569

ST_40: tmp564 (5619)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5590  %tmp564 = add i32 %tmp565, %tmp567

ST_40: tmp572 (5620)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5591  %tmp572 = add i32 %tmp_15_22_2_1_1, %tmp_15_22_2_1

ST_40: tmp571 (5621)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5592  %tmp571 = add i32 %tmp_15_22_2_0_2, %tmp572

ST_40: tmp574 (5622)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5593  %tmp574 = add i32 %tmp_15_22_2_2, %tmp_15_22_2_1_2

ST_40: tmp575 (5623)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5594  %tmp575 = add i32 %tmp_15_22_2_2_2, %tmp_15_22_2_2_1

ST_40: tmp573 (5624)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5595  %tmp573 = add i32 %tmp574, %tmp575

ST_40: tmp570 (5625)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5596  %tmp570 = add i32 %tmp571, %tmp573

ST_40: tmp563 (5626)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5597  %tmp563 = add i32 %tmp564, %tmp570

ST_40: result_3_22_2_2_2 (5627)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5598  %result_3_22_2_2_2 = add nsw i32 %tmp551, %tmp563

ST_40: A_0_load_75 (5631)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5602  %A_0_load_75 = load i32* %A_0_addr_75, align 4

ST_40: A_0_load_76 (5635)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5606  %A_0_load_76 = load i32* %A_0_addr_76, align 4

ST_40: A_0_load_77 (5639)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5610  %A_0_load_77 = load i32* %A_0_addr_77, align 4

ST_40: tmp_15_23_1 (5641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5612  %tmp_15_23_1 = mul nsw i32 %A_1_load_69, %B_1_load

ST_40: tmp_15_23_1_0_1 (5642)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5613  %tmp_15_23_1_0_1 = mul nsw i32 %A_1_load_72, %B_1_load_1

ST_40: A_1_load_75 (5643)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5614  %A_1_load_75 = load i32* %A_1_addr_75, align 4

ST_40: tmp_15_23_1_0_2 (5644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5615  %tmp_15_23_1_0_2 = mul nsw i32 %A_1_load_75, %B_1_load_2

ST_40: tmp_15_23_1_1 (5645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5616  %tmp_15_23_1_1 = mul nsw i32 %A_1_load_70, %B_1_load_3

ST_40: A_1_load_76 (5647)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5618  %A_1_load_76 = load i32* %A_1_addr_76, align 4

ST_40: A_1_load_77 (5651)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5622  %A_1_load_77 = load i32* %A_1_addr_77, align 4

ST_40: A_2_load_75 (5655)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5626  %A_2_load_75 = load i32* %A_2_addr_75, align 4

ST_40: tmp_15_23_2_0_2 (5656)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5627  %tmp_15_23_2_0_2 = mul nsw i32 %A_2_load_75, %B_2_load_2

ST_40: tmp_15_23_2_1 (5657)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5628  %tmp_15_23_2_1 = mul nsw i32 %A_2_load_70, %B_2_load_3

ST_40: tmp_15_23_2_1_1 (5658)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5629  %tmp_15_23_2_1_1 = mul nsw i32 %A_2_load_73, %B_2_load_4

ST_40: A_2_load_76 (5659)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5630  %A_2_load_76 = load i32* %A_2_addr_76, align 4

ST_40: A_2_load_77 (5663)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5634  %A_2_load_77 = load i32* %A_2_addr_77, align 4

ST_40: tmp586 (5672)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5643  %tmp586 = add i32 %tmp_15_23_1_0_1, %tmp_15_23_1

ST_40: tmp587 (5673)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5644  %tmp587 = add i32 %tmp_15_23_1_1, %tmp_15_23_1_0_2

ST_40: tmp585 (5674)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5645  %tmp585 = add i32 %tmp586, %tmp587

ST_40: tmp597 (5683)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5654  %tmp597 = add i32 %tmp_15_23_2_1_1, %tmp_15_23_2_1

ST_40: tmp596 (5684)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5655  %tmp596 = add i32 %tmp_15_23_2_0_2, %tmp597

ST_40: tmp_15_24_1 (5704)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5675  %tmp_15_24_1 = mul nsw i32 %A_1_load_72, %B_1_load

ST_40: tmp_15_24_1_0_1 (5705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5676  %tmp_15_24_1_0_1 = mul nsw i32 %A_1_load_75, %B_1_load_1

ST_40: tmp611 (5735)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5706  %tmp611 = add i32 %tmp_15_24_1_0_1, %tmp_15_24_1

ST_40: tmp_15_25_1 (5767)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5738  %tmp_15_25_1 = mul nsw i32 %A_1_load_75, %B_1_load


 <State 41>: 8.21ns
ST_41: tmp_40 (169)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:140  %tmp_40 = or i17 %tmp_14, 26

ST_41: tmp_42_cast (170)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:141  %tmp_42_cast = sext i17 %tmp_40 to i64

ST_41: A_0_addr_78 (171)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:142  %A_0_addr_78 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_42_cast

ST_41: A_1_addr_78 (789)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:760  %A_1_addr_78 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_42_cast

ST_41: A_2_addr_78 (1013)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:984  %A_2_addr_78 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_42_cast

ST_41: tmp_261 (1279)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1250  %tmp_261 = add i22 %tmp_239, 22

ST_41: tmp_263_cast (1280)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1251  %tmp_263_cast = sext i22 %tmp_261 to i64

ST_41: C_addr_22 (1281)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1252  %C_addr_22 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_263_cast

ST_41: tmp_490 (1971)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1942  %tmp_490 = or i17 %tmp_464, 26

ST_41: tmp_491_cast (1972)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1943  %tmp_491_cast = sext i17 %tmp_490 to i64

ST_41: A_0_addr_79 (1973)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1944  %A_0_addr_79 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_491_cast

ST_41: A_1_addr_79 (2591)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2562  %A_1_addr_79 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_491_cast

ST_41: A_2_addr_79 (2815)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2786  %A_2_addr_79 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_491_cast

ST_41: StgValue_2708 (5628)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5599  store i32 %result_3_22_2_2_2, i32* %C_addr_22, align 4

ST_41: tmp_15_22 (5629)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5600  %tmp_15_22 = mul nsw i32 %A_0_load_69, %B_0_load_9

ST_41: tmp_15_23_0_0_1 (5630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5601  %tmp_15_23_0_0_1 = mul nsw i32 %A_0_load_72, %B_0_load_10

ST_41: tmp_15_23_0_0_2 (5632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5603  %tmp_15_23_0_0_2 = mul nsw i32 %A_0_load_75, %B_0_load_11

ST_41: tmp_15_23_0_1 (5633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5604  %tmp_15_23_0_1 = mul nsw i32 %A_0_load_70, %B_0_load_12

ST_41: tmp_15_23_0_1_1 (5634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5605  %tmp_15_23_0_1_1 = mul nsw i32 %A_0_load_73, %B_0_load_13

ST_41: A_0_load_76 (5635)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5606  %A_0_load_76 = load i32* %A_0_addr_76, align 4

ST_41: tmp_15_23_0_1_2 (5636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5607  %tmp_15_23_0_1_2 = mul nsw i32 %A_0_load_76, %B_0_load_14

ST_41: tmp_15_23_0_2 (5637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5608  %tmp_15_23_0_2 = mul nsw i32 %A_0_load_71, %B_0_load_6

ST_41: tmp_15_23_0_2_1 (5638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5609  %tmp_15_23_0_2_1 = mul nsw i32 %A_0_load_74, %B_0_load_7

ST_41: A_0_load_77 (5639)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5610  %A_0_load_77 = load i32* %A_0_addr_77, align 4

ST_41: tmp_15_23_0_2_2 (5640)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5611  %tmp_15_23_0_2_2 = mul nsw i32 %A_0_load_77, %B_0_load_8

ST_41: tmp_15_23_1_1_1 (5646)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5617  %tmp_15_23_1_1_1 = mul nsw i32 %A_1_load_73, %B_1_load_4

ST_41: A_1_load_76 (5647)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5618  %A_1_load_76 = load i32* %A_1_addr_76, align 4

ST_41: tmp_15_23_1_1_2 (5648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5619  %tmp_15_23_1_1_2 = mul nsw i32 %A_1_load_76, %B_1_load_5

ST_41: tmp_15_23_1_2 (5649)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5620  %tmp_15_23_1_2 = mul nsw i32 %A_1_load_71, %B_1_load_6

ST_41: tmp_15_23_1_2_1 (5650)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5621  %tmp_15_23_1_2_1 = mul nsw i32 %A_1_load_74, %B_1_load_7

ST_41: A_1_load_77 (5651)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5622  %A_1_load_77 = load i32* %A_1_addr_77, align 4

ST_41: tmp_15_23_1_2_2 (5652)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5623  %tmp_15_23_1_2_2 = mul nsw i32 %A_1_load_77, %B_1_load_8

ST_41: tmp_15_23_2 (5653)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5624  %tmp_15_23_2 = mul nsw i32 %A_2_load_69, %B_2_load

ST_41: tmp_15_23_2_0_1 (5654)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5625  %tmp_15_23_2_0_1 = mul nsw i32 %A_2_load_72, %B_2_load_1

ST_41: A_2_load_76 (5659)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5630  %A_2_load_76 = load i32* %A_2_addr_76, align 4

ST_41: tmp_15_23_2_1_2 (5660)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5631  %tmp_15_23_2_1_2 = mul nsw i32 %A_2_load_76, %B_2_load_5

ST_41: tmp_15_23_2_2 (5661)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5632  %tmp_15_23_2_2 = mul nsw i32 %A_2_load_71, %B_2_load_6

ST_41: tmp_15_23_2_2_1 (5662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5633  %tmp_15_23_2_2_1 = mul nsw i32 %A_2_load_74, %B_2_load_7

ST_41: A_2_load_77 (5663)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5634  %A_2_load_77 = load i32* %A_2_addr_77, align 4

ST_41: tmp_15_23_2_2_2 (5664)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5635  %tmp_15_23_2_2_2 = mul nsw i32 %A_2_load_77, %B_2_load_8

ST_41: tmp579 (5665)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5636  %tmp579 = add i32 %tmp_15_23_0_0_2, %tmp_15_22

ST_41: tmp578 (5666)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5637  %tmp578 = add i32 %tmp_15_23_0_0_1, %tmp579

ST_41: tmp581 (5667)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5638  %tmp581 = add i32 %tmp_15_23_0_1_2, %tmp_15_23_0_1_1

ST_41: tmp580 (5668)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5639  %tmp580 = add i32 %tmp_15_23_0_1, %tmp581

ST_41: tmp577 (5669)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5640  %tmp577 = add i32 %tmp578, %tmp580

ST_41: tmp584 (5670)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5641  %tmp584 = add i32 %tmp_15_23_0_2_2, %tmp_15_23_0_2_1

ST_41: tmp583 (5671)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5642  %tmp583 = add i32 %tmp_15_23_0_2, %tmp584

ST_41: tmp582 (5675)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5646  %tmp582 = add i32 %tmp583, %tmp585

ST_41: tmp576 (5676)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5647  %tmp576 = add i32 %tmp577, %tmp582

ST_41: tmp591 (5677)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5648  %tmp591 = add i32 %tmp_15_23_1_2, %tmp_15_23_1_1_2

ST_41: tmp590 (5678)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5649  %tmp590 = add i32 %tmp_15_23_1_1_1, %tmp591

ST_41: tmp593 (5679)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5650  %tmp593 = add i32 %tmp_15_23_1_2_2, %tmp_15_23_1_2_1

ST_41: tmp594 (5680)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5651  %tmp594 = add i32 %tmp_15_23_2_0_1, %tmp_15_23_2

ST_41: tmp592 (5681)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5652  %tmp592 = add i32 %tmp593, %tmp594

ST_41: tmp589 (5682)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5653  %tmp589 = add i32 %tmp590, %tmp592

ST_41: tmp599 (5685)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5656  %tmp599 = add i32 %tmp_15_23_2_2, %tmp_15_23_2_1_2

ST_41: tmp600 (5686)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5657  %tmp600 = add i32 %tmp_15_23_2_2_2, %tmp_15_23_2_2_1

ST_41: tmp598 (5687)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5658  %tmp598 = add i32 %tmp599, %tmp600

ST_41: tmp595 (5688)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5659  %tmp595 = add i32 %tmp596, %tmp598

ST_41: tmp588 (5689)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5660  %tmp588 = add i32 %tmp589, %tmp595

ST_41: result_3_23_2_2_2 (5690)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5661  %result_3_23_2_2_2 = add nsw i32 %tmp576, %tmp588

ST_41: A_0_load_78 (5694)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5665  %A_0_load_78 = load i32* %A_0_addr_78, align 4

ST_41: A_0_load_79 (5698)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5669  %A_0_load_79 = load i32* %A_0_addr_79, align 4

ST_41: tmp_15_24_0_2 (5700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5671  %tmp_15_24_0_2 = mul nsw i32 %A_0_load_74, %B_0_load_6

ST_41: A_1_load_78 (5706)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5677  %A_1_load_78 = load i32* %A_1_addr_78, align 4

ST_41: A_1_load_79 (5710)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5681  %A_1_load_79 = load i32* %A_1_addr_79, align 4

ST_41: A_2_load_78 (5718)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5689  %A_2_load_78 = load i32* %A_2_addr_78, align 4

ST_41: A_2_load_79 (5722)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5693  %A_2_load_79 = load i32* %A_2_addr_79, align 4


 <State 42>: 7.32ns
ST_42: tmp_41 (172)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:143  %tmp_41 = or i17 %tmp_14, 27

ST_42: tmp_43_cast (173)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:144  %tmp_43_cast = sext i17 %tmp_41 to i64

ST_42: A_0_addr_81 (174)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:145  %A_0_addr_81 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_43_cast

ST_42: A_1_addr_81 (790)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:761  %A_1_addr_81 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_43_cast

ST_42: A_2_addr_81 (1014)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:985  %A_2_addr_81 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_43_cast

ST_42: tmp_262 (1282)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1253  %tmp_262 = add i22 %tmp_239, 23

ST_42: tmp_264_cast (1283)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1254  %tmp_264_cast = sext i22 %tmp_262 to i64

ST_42: C_addr_23 (1284)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1255  %C_addr_23 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_264_cast

ST_42: tmp_716 (3105)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3076  %tmp_716 = or i17 %tmp_690, 26

ST_42: tmp_717_cast (3106)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3077  %tmp_717_cast = sext i17 %tmp_716 to i64

ST_42: A_0_addr_80 (3107)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3078  %A_0_addr_80 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_717_cast

ST_42: A_1_addr_80 (3725)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3696  %A_1_addr_80 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_717_cast

ST_42: A_2_addr_80 (3949)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3920  %A_2_addr_80 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_717_cast

ST_42: StgValue_2776 (5628)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5599  store i32 %result_3_22_2_2_2, i32* %C_addr_22, align 4

ST_42: StgValue_2777 (5691)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5662  store i32 %result_3_23_2_2_2, i32* %C_addr_23, align 4

ST_42: tmp_15_23 (5692)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5663  %tmp_15_23 = mul nsw i32 %A_0_load_72, %B_0_load_9

ST_42: tmp_15_24_0_0_1 (5693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5664  %tmp_15_24_0_0_1 = mul nsw i32 %A_0_load_75, %B_0_load_10

ST_42: A_0_load_78 (5694)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5665  %A_0_load_78 = load i32* %A_0_addr_78, align 4

ST_42: tmp_15_24_0_0_2 (5695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5666  %tmp_15_24_0_0_2 = mul nsw i32 %A_0_load_78, %B_0_load_11

ST_42: tmp_15_24_0_1 (5696)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5667  %tmp_15_24_0_1 = mul nsw i32 %A_0_load_73, %B_0_load_12

ST_42: tmp_15_24_0_1_1 (5697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5668  %tmp_15_24_0_1_1 = mul nsw i32 %A_0_load_76, %B_0_load_13

ST_42: A_0_load_79 (5698)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5669  %A_0_load_79 = load i32* %A_0_addr_79, align 4

ST_42: tmp_15_24_0_1_2 (5699)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5670  %tmp_15_24_0_1_2 = mul nsw i32 %A_0_load_79, %B_0_load_14

ST_42: A_0_load_80 (5702)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5673  %A_0_load_80 = load i32* %A_0_addr_80, align 4

ST_42: A_1_load_78 (5706)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5677  %A_1_load_78 = load i32* %A_1_addr_78, align 4

ST_42: tmp_15_24_1_0_2 (5707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5678  %tmp_15_24_1_0_2 = mul nsw i32 %A_1_load_78, %B_1_load_2

ST_42: tmp_15_24_1_1 (5708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5679  %tmp_15_24_1_1 = mul nsw i32 %A_1_load_73, %B_1_load_3

ST_42: A_1_load_79 (5710)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5681  %A_1_load_79 = load i32* %A_1_addr_79, align 4

ST_42: A_1_load_80 (5714)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5685  %A_1_load_80 = load i32* %A_1_addr_80, align 4

ST_42: A_2_load_78 (5718)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5689  %A_2_load_78 = load i32* %A_2_addr_78, align 4

ST_42: A_2_load_79 (5722)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5693  %A_2_load_79 = load i32* %A_2_addr_79, align 4

ST_42: A_2_load_80 (5726)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5697  %A_2_load_80 = load i32* %A_2_addr_80, align 4

ST_42: tmp604 (5728)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5699  %tmp604 = add i32 %tmp_15_24_0_0_2, %tmp_15_23

ST_42: tmp603 (5729)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5700  %tmp603 = add i32 %tmp_15_24_0_0_1, %tmp604

ST_42: tmp606 (5730)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5701  %tmp606 = add i32 %tmp_15_24_0_1_2, %tmp_15_24_0_1_1

ST_42: tmp605 (5731)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5702  %tmp605 = add i32 %tmp_15_24_0_1, %tmp606

ST_42: tmp602 (5732)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5703  %tmp602 = add i32 %tmp603, %tmp605

ST_42: tmp612 (5736)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5707  %tmp612 = add i32 %tmp_15_24_1_1, %tmp_15_24_1_0_2

ST_42: tmp610 (5737)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5708  %tmp610 = add i32 %tmp611, %tmp612

ST_42: A_0_load_81 (5757)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5728  %A_0_load_81 = load i32* %A_0_addr_81, align 4

ST_42: tmp_15_25_1_0_1 (5768)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5739  %tmp_15_25_1_0_1 = mul nsw i32 %A_1_load_78, %B_1_load_1

ST_42: A_1_load_81 (5769)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5740  %A_1_load_81 = load i32* %A_1_addr_81, align 4

ST_42: A_2_load_81 (5781)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5752  %A_2_load_81 = load i32* %A_2_addr_81, align 4

ST_42: tmp636 (5798)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5769  %tmp636 = add i32 %tmp_15_25_1_0_1, %tmp_15_25_1

ST_42: tmp_15_26_1 (5830)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5801  %tmp_15_26_1 = mul nsw i32 %A_1_load_78, %B_1_load


 <State 43>: 8.21ns
ST_43: tmp_491 (1974)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1945  %tmp_491 = or i17 %tmp_464, 27

ST_43: tmp_492_cast (1975)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1946  %tmp_492_cast = sext i17 %tmp_491 to i64

ST_43: A_0_addr_82 (1976)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1947  %A_0_addr_82 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_492_cast

ST_43: A_1_addr_82 (2592)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2563  %A_1_addr_82 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_492_cast

ST_43: A_2_addr_82 (2816)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2787  %A_2_addr_82 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_492_cast

ST_43: tmp_717 (3108)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3079  %tmp_717 = or i17 %tmp_690, 27

ST_43: tmp_718_cast (3109)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3080  %tmp_718_cast = sext i17 %tmp_717 to i64

ST_43: A_0_addr_83 (3110)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3081  %A_0_addr_83 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_718_cast

ST_43: A_1_addr_83 (3726)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3697  %A_1_addr_83 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_718_cast

ST_43: A_2_addr_83 (3950)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3921  %A_2_addr_83 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_718_cast

ST_43: StgValue_2818 (5691)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5662  store i32 %result_3_23_2_2_2, i32* %C_addr_23, align 4

ST_43: tmp_15_24_0_2_1 (5701)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5672  %tmp_15_24_0_2_1 = mul nsw i32 %A_0_load_77, %B_0_load_7

ST_43: A_0_load_80 (5702)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5673  %A_0_load_80 = load i32* %A_0_addr_80, align 4

ST_43: tmp_15_24_0_2_2 (5703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5674  %tmp_15_24_0_2_2 = mul nsw i32 %A_0_load_80, %B_0_load_8

ST_43: tmp_15_24_1_1_1 (5709)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5680  %tmp_15_24_1_1_1 = mul nsw i32 %A_1_load_76, %B_1_load_4

ST_43: tmp_15_24_1_1_2 (5711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5682  %tmp_15_24_1_1_2 = mul nsw i32 %A_1_load_79, %B_1_load_5

ST_43: tmp_15_24_1_2 (5712)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5683  %tmp_15_24_1_2 = mul nsw i32 %A_1_load_74, %B_1_load_6

ST_43: tmp_15_24_1_2_1 (5713)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5684  %tmp_15_24_1_2_1 = mul nsw i32 %A_1_load_77, %B_1_load_7

ST_43: A_1_load_80 (5714)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5685  %A_1_load_80 = load i32* %A_1_addr_80, align 4

ST_43: tmp_15_24_1_2_2 (5715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5686  %tmp_15_24_1_2_2 = mul nsw i32 %A_1_load_80, %B_1_load_8

ST_43: tmp_15_24_2 (5716)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5687  %tmp_15_24_2 = mul nsw i32 %A_2_load_72, %B_2_load

ST_43: tmp_15_24_2_0_1 (5717)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5688  %tmp_15_24_2_0_1 = mul nsw i32 %A_2_load_75, %B_2_load_1

ST_43: tmp_15_24_2_0_2 (5719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5690  %tmp_15_24_2_0_2 = mul nsw i32 %A_2_load_78, %B_2_load_2

ST_43: tmp_15_24_2_1 (5720)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5691  %tmp_15_24_2_1 = mul nsw i32 %A_2_load_73, %B_2_load_3

ST_43: tmp_15_24_2_1_1 (5721)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5692  %tmp_15_24_2_1_1 = mul nsw i32 %A_2_load_76, %B_2_load_4

ST_43: tmp_15_24_2_1_2 (5723)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5694  %tmp_15_24_2_1_2 = mul nsw i32 %A_2_load_79, %B_2_load_5

ST_43: tmp_15_24_2_2 (5724)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5695  %tmp_15_24_2_2 = mul nsw i32 %A_2_load_74, %B_2_load_6

ST_43: tmp_15_24_2_2_1 (5725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5696  %tmp_15_24_2_2_1 = mul nsw i32 %A_2_load_77, %B_2_load_7

ST_43: A_2_load_80 (5726)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5697  %A_2_load_80 = load i32* %A_2_addr_80, align 4

ST_43: tmp_15_24_2_2_2 (5727)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5698  %tmp_15_24_2_2_2 = mul nsw i32 %A_2_load_80, %B_2_load_8

ST_43: tmp609 (5733)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5704  %tmp609 = add i32 %tmp_15_24_0_2_2, %tmp_15_24_0_2_1

ST_43: tmp608 (5734)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5705  %tmp608 = add i32 %tmp_15_24_0_2, %tmp609

ST_43: tmp607 (5738)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5709  %tmp607 = add i32 %tmp608, %tmp610

ST_43: tmp601 (5739)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5710  %tmp601 = add i32 %tmp602, %tmp607

ST_43: tmp616 (5740)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5711  %tmp616 = add i32 %tmp_15_24_1_2, %tmp_15_24_1_1_2

ST_43: tmp615 (5741)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5712  %tmp615 = add i32 %tmp_15_24_1_1_1, %tmp616

ST_43: tmp618 (5742)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5713  %tmp618 = add i32 %tmp_15_24_1_2_2, %tmp_15_24_1_2_1

ST_43: tmp619 (5743)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5714  %tmp619 = add i32 %tmp_15_24_2_0_1, %tmp_15_24_2

ST_43: tmp617 (5744)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5715  %tmp617 = add i32 %tmp618, %tmp619

ST_43: tmp614 (5745)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5716  %tmp614 = add i32 %tmp615, %tmp617

ST_43: tmp622 (5746)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5717  %tmp622 = add i32 %tmp_15_24_2_1_1, %tmp_15_24_2_1

ST_43: tmp621 (5747)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5718  %tmp621 = add i32 %tmp_15_24_2_0_2, %tmp622

ST_43: tmp624 (5748)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5719  %tmp624 = add i32 %tmp_15_24_2_2, %tmp_15_24_2_1_2

ST_43: tmp625 (5749)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5720  %tmp625 = add i32 %tmp_15_24_2_2_2, %tmp_15_24_2_2_1

ST_43: tmp623 (5750)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5721  %tmp623 = add i32 %tmp624, %tmp625

ST_43: tmp620 (5751)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5722  %tmp620 = add i32 %tmp621, %tmp623

ST_43: tmp613 (5752)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5723  %tmp613 = add i32 %tmp614, %tmp620

ST_43: result_3_24_2_2_2 (5753)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5724  %result_3_24_2_2_2 = add nsw i32 %tmp601, %tmp613

ST_43: A_0_load_81 (5757)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5728  %A_0_load_81 = load i32* %A_0_addr_81, align 4

ST_43: A_0_load_82 (5761)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5732  %A_0_load_82 = load i32* %A_0_addr_82, align 4

ST_43: A_0_load_83 (5765)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5736  %A_0_load_83 = load i32* %A_0_addr_83, align 4

ST_43: A_1_load_81 (5769)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5740  %A_1_load_81 = load i32* %A_1_addr_81, align 4

ST_43: tmp_15_25_1_0_2 (5770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5741  %tmp_15_25_1_0_2 = mul nsw i32 %A_1_load_81, %B_1_load_2

ST_43: tmp_15_25_1_1 (5771)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5742  %tmp_15_25_1_1 = mul nsw i32 %A_1_load_76, %B_1_load_3

ST_43: A_1_load_82 (5773)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5744  %A_1_load_82 = load i32* %A_1_addr_82, align 4

ST_43: A_1_load_83 (5777)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5748  %A_1_load_83 = load i32* %A_1_addr_83, align 4

ST_43: tmp_15_25_2 (5779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5750  %tmp_15_25_2 = mul nsw i32 %A_2_load_75, %B_2_load

ST_43: tmp_15_25_2_0_1 (5780)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5751  %tmp_15_25_2_0_1 = mul nsw i32 %A_2_load_78, %B_2_load_1

ST_43: A_2_load_81 (5781)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5752  %A_2_load_81 = load i32* %A_2_addr_81, align 4

ST_43: tmp_15_25_2_0_2 (5782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5753  %tmp_15_25_2_0_2 = mul nsw i32 %A_2_load_81, %B_2_load_2

ST_43: tmp_15_25_2_1 (5783)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5754  %tmp_15_25_2_1 = mul nsw i32 %A_2_load_76, %B_2_load_3

ST_43: tmp_15_25_2_1_1 (5784)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5755  %tmp_15_25_2_1_1 = mul nsw i32 %A_2_load_79, %B_2_load_4

ST_43: A_2_load_82 (5785)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5756  %A_2_load_82 = load i32* %A_2_addr_82, align 4

ST_43: A_2_load_83 (5789)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5760  %A_2_load_83 = load i32* %A_2_addr_83, align 4

ST_43: tmp637 (5799)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5770  %tmp637 = add i32 %tmp_15_25_1_1, %tmp_15_25_1_0_2

ST_43: tmp635 (5800)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5771  %tmp635 = add i32 %tmp636, %tmp637

ST_43: tmp644 (5806)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5777  %tmp644 = add i32 %tmp_15_25_2_0_1, %tmp_15_25_2

ST_43: tmp647 (5809)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5780  %tmp647 = add i32 %tmp_15_25_2_1_1, %tmp_15_25_2_1

ST_43: tmp646 (5810)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5781  %tmp646 = add i32 %tmp_15_25_2_0_2, %tmp647

ST_43: tmp_15_26_1_0_1 (5831)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5802  %tmp_15_26_1_0_1 = mul nsw i32 %A_1_load_81, %B_1_load_1

ST_43: tmp_15_26_2 (5842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5813  %tmp_15_26_2 = mul nsw i32 %A_2_load_78, %B_2_load

ST_43: tmp_15_26_2_0_1 (5843)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5814  %tmp_15_26_2_0_1 = mul nsw i32 %A_2_load_81, %B_2_load_1

ST_43: tmp661 (5861)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5832  %tmp661 = add i32 %tmp_15_26_1_0_1, %tmp_15_26_1

ST_43: tmp669 (5869)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5840  %tmp669 = add i32 %tmp_15_26_2_0_1, %tmp_15_26_2

ST_43: tmp_15_27_2 (5915)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5886  %tmp_15_27_2 = mul nsw i32 %A_2_load_81, %B_2_load


 <State 44>: 8.21ns
ST_44: tmp_42 (175)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:146  %tmp_42 = or i17 %tmp_14, 28

ST_44: tmp_44_cast (176)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:147  %tmp_44_cast = sext i17 %tmp_42 to i64

ST_44: A_0_addr_84 (177)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:148  %A_0_addr_84 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_44_cast

ST_44: A_1_addr_84 (791)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:762  %A_1_addr_84 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_44_cast

ST_44: A_2_addr_84 (1015)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:986  %A_2_addr_84 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_44_cast

ST_44: tmp_263 (1285)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1256  %tmp_263 = add i22 %tmp_239, 24

ST_44: tmp_265_cast (1286)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1257  %tmp_265_cast = sext i22 %tmp_263 to i64

ST_44: C_addr_24 (1287)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1258  %C_addr_24 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_265_cast

ST_44: tmp_492 (1977)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1948  %tmp_492 = or i17 %tmp_464, 28

ST_44: tmp_493_cast (1978)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1949  %tmp_493_cast = sext i17 %tmp_492 to i64

ST_44: A_0_addr_85 (1979)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1950  %A_0_addr_85 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_493_cast

ST_44: A_1_addr_85 (2593)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2564  %A_1_addr_85 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_493_cast

ST_44: A_2_addr_85 (2817)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2788  %A_2_addr_85 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_493_cast

ST_44: StgValue_2896 (5754)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5725  store i32 %result_3_24_2_2_2, i32* %C_addr_24, align 4

ST_44: tmp_15_24 (5755)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5726  %tmp_15_24 = mul nsw i32 %A_0_load_75, %B_0_load_9

ST_44: tmp_15_25_0_0_1 (5756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5727  %tmp_15_25_0_0_1 = mul nsw i32 %A_0_load_78, %B_0_load_10

ST_44: tmp_15_25_0_0_2 (5758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5729  %tmp_15_25_0_0_2 = mul nsw i32 %A_0_load_81, %B_0_load_11

ST_44: tmp_15_25_0_1 (5759)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5730  %tmp_15_25_0_1 = mul nsw i32 %A_0_load_76, %B_0_load_12

ST_44: tmp_15_25_0_1_1 (5760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5731  %tmp_15_25_0_1_1 = mul nsw i32 %A_0_load_79, %B_0_load_13

ST_44: A_0_load_82 (5761)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5732  %A_0_load_82 = load i32* %A_0_addr_82, align 4

ST_44: tmp_15_25_0_1_2 (5762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5733  %tmp_15_25_0_1_2 = mul nsw i32 %A_0_load_82, %B_0_load_14

ST_44: tmp_15_25_0_2 (5763)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5734  %tmp_15_25_0_2 = mul nsw i32 %A_0_load_77, %B_0_load_6

ST_44: tmp_15_25_0_2_1 (5764)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5735  %tmp_15_25_0_2_1 = mul nsw i32 %A_0_load_80, %B_0_load_7

ST_44: A_0_load_83 (5765)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5736  %A_0_load_83 = load i32* %A_0_addr_83, align 4

ST_44: tmp_15_25_0_2_2 (5766)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5737  %tmp_15_25_0_2_2 = mul nsw i32 %A_0_load_83, %B_0_load_8

ST_44: tmp_15_25_1_1_1 (5772)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5743  %tmp_15_25_1_1_1 = mul nsw i32 %A_1_load_79, %B_1_load_4

ST_44: A_1_load_82 (5773)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5744  %A_1_load_82 = load i32* %A_1_addr_82, align 4

ST_44: tmp_15_25_1_1_2 (5774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5745  %tmp_15_25_1_1_2 = mul nsw i32 %A_1_load_82, %B_1_load_5

ST_44: tmp_15_25_1_2 (5775)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5746  %tmp_15_25_1_2 = mul nsw i32 %A_1_load_77, %B_1_load_6

ST_44: tmp_15_25_1_2_1 (5776)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5747  %tmp_15_25_1_2_1 = mul nsw i32 %A_1_load_80, %B_1_load_7

ST_44: A_1_load_83 (5777)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5748  %A_1_load_83 = load i32* %A_1_addr_83, align 4

ST_44: tmp_15_25_1_2_2 (5778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5749  %tmp_15_25_1_2_2 = mul nsw i32 %A_1_load_83, %B_1_load_8

ST_44: A_2_load_82 (5785)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5756  %A_2_load_82 = load i32* %A_2_addr_82, align 4

ST_44: tmp_15_25_2_1_2 (5786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5757  %tmp_15_25_2_1_2 = mul nsw i32 %A_2_load_82, %B_2_load_5

ST_44: tmp_15_25_2_2 (5787)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5758  %tmp_15_25_2_2 = mul nsw i32 %A_2_load_77, %B_2_load_6

ST_44: tmp_15_25_2_2_1 (5788)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5759  %tmp_15_25_2_2_1 = mul nsw i32 %A_2_load_80, %B_2_load_7

ST_44: A_2_load_83 (5789)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5760  %A_2_load_83 = load i32* %A_2_addr_83, align 4

ST_44: tmp_15_25_2_2_2 (5790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5761  %tmp_15_25_2_2_2 = mul nsw i32 %A_2_load_83, %B_2_load_8

ST_44: tmp629 (5791)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5762  %tmp629 = add i32 %tmp_15_25_0_0_2, %tmp_15_24

ST_44: tmp628 (5792)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5763  %tmp628 = add i32 %tmp_15_25_0_0_1, %tmp629

ST_44: tmp631 (5793)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5764  %tmp631 = add i32 %tmp_15_25_0_1_2, %tmp_15_25_0_1_1

ST_44: tmp630 (5794)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5765  %tmp630 = add i32 %tmp_15_25_0_1, %tmp631

ST_44: tmp627 (5795)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5766  %tmp627 = add i32 %tmp628, %tmp630

ST_44: tmp634 (5796)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5767  %tmp634 = add i32 %tmp_15_25_0_2_2, %tmp_15_25_0_2_1

ST_44: tmp633 (5797)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5768  %tmp633 = add i32 %tmp_15_25_0_2, %tmp634

ST_44: tmp632 (5801)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5772  %tmp632 = add i32 %tmp633, %tmp635

ST_44: tmp626 (5802)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5773  %tmp626 = add i32 %tmp627, %tmp632

ST_44: tmp641 (5803)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5774  %tmp641 = add i32 %tmp_15_25_1_2, %tmp_15_25_1_1_2

ST_44: tmp640 (5804)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5775  %tmp640 = add i32 %tmp_15_25_1_1_1, %tmp641

ST_44: tmp643 (5805)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5776  %tmp643 = add i32 %tmp_15_25_1_2_2, %tmp_15_25_1_2_1

ST_44: tmp642 (5807)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5778  %tmp642 = add i32 %tmp643, %tmp644

ST_44: tmp639 (5808)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5779  %tmp639 = add i32 %tmp640, %tmp642

ST_44: tmp649 (5811)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5782  %tmp649 = add i32 %tmp_15_25_2_2, %tmp_15_25_2_1_2

ST_44: tmp650 (5812)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5783  %tmp650 = add i32 %tmp_15_25_2_2_2, %tmp_15_25_2_2_1

ST_44: tmp648 (5813)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5784  %tmp648 = add i32 %tmp649, %tmp650

ST_44: tmp645 (5814)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5785  %tmp645 = add i32 %tmp646, %tmp648

ST_44: tmp638 (5815)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5786  %tmp638 = add i32 %tmp639, %tmp645

ST_44: result_3_25_2_2_2 (5816)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5787  %result_3_25_2_2_2 = add nsw i32 %tmp626, %tmp638

ST_44: A_0_load_84 (5820)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5791  %A_0_load_84 = load i32* %A_0_addr_84, align 4

ST_44: A_0_load_85 (5824)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5795  %A_0_load_85 = load i32* %A_0_addr_85, align 4

ST_44: tmp_15_26_0_2 (5826)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5797  %tmp_15_26_0_2 = mul nsw i32 %A_0_load_80, %B_0_load_6

ST_44: A_1_load_84 (5832)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5803  %A_1_load_84 = load i32* %A_1_addr_84, align 4

ST_44: tmp_15_26_1_1 (5834)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5805  %tmp_15_26_1_1 = mul nsw i32 %A_1_load_79, %B_1_load_3

ST_44: A_1_load_85 (5836)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5807  %A_1_load_85 = load i32* %A_1_addr_85, align 4

ST_44: tmp_15_26_1_2 (5838)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5809  %tmp_15_26_1_2 = mul nsw i32 %A_1_load_80, %B_1_load_6

ST_44: A_2_load_84 (5844)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5815  %A_2_load_84 = load i32* %A_2_addr_84, align 4

ST_44: A_2_load_85 (5848)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5819  %A_2_load_85 = load i32* %A_2_addr_85, align 4


 <State 45>: 7.32ns
ST_45: tmp_43 (178)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:149  %tmp_43 = or i17 %tmp_14, 29

ST_45: tmp_45_cast (179)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:150  %tmp_45_cast = sext i17 %tmp_43 to i64

ST_45: A_0_addr_87 (180)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:151  %A_0_addr_87 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_45_cast

ST_45: A_1_addr_87 (792)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:763  %A_1_addr_87 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_45_cast

ST_45: A_2_addr_87 (1016)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:987  %A_2_addr_87 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_45_cast

ST_45: tmp_264 (1288)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1259  %tmp_264 = add i22 %tmp_239, 25

ST_45: tmp_266_cast (1289)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1260  %tmp_266_cast = sext i22 %tmp_264 to i64

ST_45: C_addr_25 (1290)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1261  %C_addr_25 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_266_cast

ST_45: tmp_718 (3111)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3082  %tmp_718 = or i17 %tmp_690, 28

ST_45: tmp_719_cast (3112)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3083  %tmp_719_cast = sext i17 %tmp_718 to i64

ST_45: A_0_addr_86 (3113)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3084  %A_0_addr_86 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_719_cast

ST_45: A_1_addr_86 (3727)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3698  %A_1_addr_86 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_719_cast

ST_45: A_2_addr_86 (3951)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3922  %A_2_addr_86 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_719_cast

ST_45: StgValue_2963 (5754)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5725  store i32 %result_3_24_2_2_2, i32* %C_addr_24, align 4

ST_45: StgValue_2964 (5817)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5788  store i32 %result_3_25_2_2_2, i32* %C_addr_25, align 4

ST_45: tmp_15_25 (5818)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5789  %tmp_15_25 = mul nsw i32 %A_0_load_78, %B_0_load_9

ST_45: tmp_15_26_0_0_1 (5819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5790  %tmp_15_26_0_0_1 = mul nsw i32 %A_0_load_81, %B_0_load_10

ST_45: A_0_load_84 (5820)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5791  %A_0_load_84 = load i32* %A_0_addr_84, align 4

ST_45: tmp_15_26_0_0_2 (5821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5792  %tmp_15_26_0_0_2 = mul nsw i32 %A_0_load_84, %B_0_load_11

ST_45: tmp_15_26_0_1 (5822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5793  %tmp_15_26_0_1 = mul nsw i32 %A_0_load_79, %B_0_load_12

ST_45: tmp_15_26_0_1_1 (5823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5794  %tmp_15_26_0_1_1 = mul nsw i32 %A_0_load_82, %B_0_load_13

ST_45: A_0_load_85 (5824)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5795  %A_0_load_85 = load i32* %A_0_addr_85, align 4

ST_45: tmp_15_26_0_1_2 (5825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5796  %tmp_15_26_0_1_2 = mul nsw i32 %A_0_load_85, %B_0_load_14

ST_45: A_0_load_86 (5828)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5799  %A_0_load_86 = load i32* %A_0_addr_86, align 4

ST_45: A_1_load_84 (5832)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5803  %A_1_load_84 = load i32* %A_1_addr_84, align 4

ST_45: tmp_15_26_1_0_2 (5833)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5804  %tmp_15_26_1_0_2 = mul nsw i32 %A_1_load_84, %B_1_load_2

ST_45: tmp_15_26_1_1_1 (5835)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5806  %tmp_15_26_1_1_1 = mul nsw i32 %A_1_load_82, %B_1_load_4

ST_45: A_1_load_85 (5836)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5807  %A_1_load_85 = load i32* %A_1_addr_85, align 4

ST_45: tmp_15_26_1_1_2 (5837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5808  %tmp_15_26_1_1_2 = mul nsw i32 %A_1_load_85, %B_1_load_5

ST_45: A_1_load_86 (5840)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5811  %A_1_load_86 = load i32* %A_1_addr_86, align 4

ST_45: A_2_load_84 (5844)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5815  %A_2_load_84 = load i32* %A_2_addr_84, align 4

ST_45: tmp_15_26_2_0_2 (5845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5816  %tmp_15_26_2_0_2 = mul nsw i32 %A_2_load_84, %B_2_load_2

ST_45: tmp_15_26_2_1 (5846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5817  %tmp_15_26_2_1 = mul nsw i32 %A_2_load_79, %B_2_load_3

ST_45: tmp_15_26_2_1_1 (5847)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5818  %tmp_15_26_2_1_1 = mul nsw i32 %A_2_load_82, %B_2_load_4

ST_45: A_2_load_85 (5848)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5819  %A_2_load_85 = load i32* %A_2_addr_85, align 4

ST_45: A_2_load_86 (5852)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5823  %A_2_load_86 = load i32* %A_2_addr_86, align 4

ST_45: tmp654 (5854)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5825  %tmp654 = add i32 %tmp_15_26_0_0_2, %tmp_15_25

ST_45: tmp653 (5855)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5826  %tmp653 = add i32 %tmp_15_26_0_0_1, %tmp654

ST_45: tmp656 (5856)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5827  %tmp656 = add i32 %tmp_15_26_0_1_2, %tmp_15_26_0_1_1

ST_45: tmp655 (5857)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5828  %tmp655 = add i32 %tmp_15_26_0_1, %tmp656

ST_45: tmp652 (5858)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5829  %tmp652 = add i32 %tmp653, %tmp655

ST_45: tmp662 (5862)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5833  %tmp662 = add i32 %tmp_15_26_1_1, %tmp_15_26_1_0_2

ST_45: tmp660 (5863)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5834  %tmp660 = add i32 %tmp661, %tmp662

ST_45: tmp666 (5866)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5837  %tmp666 = add i32 %tmp_15_26_1_2, %tmp_15_26_1_1_2

ST_45: tmp665 (5867)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5838  %tmp665 = add i32 %tmp_15_26_1_1_1, %tmp666

ST_45: tmp672 (5872)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5843  %tmp672 = add i32 %tmp_15_26_2_1_1, %tmp_15_26_2_1

ST_45: tmp671 (5873)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5844  %tmp671 = add i32 %tmp_15_26_2_0_2, %tmp672

ST_45: A_0_load_87 (5883)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5854  %A_0_load_87 = load i32* %A_0_addr_87, align 4

ST_45: B_1_load_9 (5896)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5867  %B_1_load_9 = load i32* %B_1_addr, align 4

ST_45: A_1_load_87 (5900)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5871  %A_1_load_87 = load i32* %A_1_addr_87, align 4

ST_45: tmp_15_27_2_0_1 (5916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5887  %tmp_15_27_2_0_1 = mul nsw i32 %A_2_load_84, %B_2_load_1

ST_45: A_2_load_87 (5917)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5888  %A_2_load_87 = load i32* %A_2_addr_87, align 4

ST_45: tmp_15_27_2_1 (5919)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5890  %tmp_15_27_2_1 = mul nsw i32 %A_2_load_82, %B_2_load_3

ST_45: tmp694 (5942)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5913  %tmp694 = add i32 %tmp_15_27_2_0_1, %tmp_15_27_2


 <State 46>: 8.21ns
ST_46: tmp_493 (1980)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1951  %tmp_493 = or i17 %tmp_464, 29

ST_46: tmp_494_cast (1981)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1952  %tmp_494_cast = sext i17 %tmp_493 to i64

ST_46: A_0_addr_88 (1982)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1953  %A_0_addr_88 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_494_cast

ST_46: A_1_addr_88 (2594)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2565  %A_1_addr_88 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_494_cast

ST_46: A_2_addr_88 (2818)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2789  %A_2_addr_88 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_494_cast

ST_46: tmp_719 (3114)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3085  %tmp_719 = or i17 %tmp_690, 29

ST_46: tmp_720_cast (3115)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3086  %tmp_720_cast = sext i17 %tmp_719 to i64

ST_46: A_0_addr_89 (3116)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3087  %A_0_addr_89 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_720_cast

ST_46: A_1_addr_89 (3728)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3699  %A_1_addr_89 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_720_cast

ST_46: A_2_addr_89 (3952)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3923  %A_2_addr_89 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_720_cast

ST_46: StgValue_3014 (5817)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5788  store i32 %result_3_25_2_2_2, i32* %C_addr_25, align 4

ST_46: tmp_15_26_0_2_1 (5827)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5798  %tmp_15_26_0_2_1 = mul nsw i32 %A_0_load_83, %B_0_load_7

ST_46: A_0_load_86 (5828)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5799  %A_0_load_86 = load i32* %A_0_addr_86, align 4

ST_46: tmp_15_26_0_2_2 (5829)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5800  %tmp_15_26_0_2_2 = mul nsw i32 %A_0_load_86, %B_0_load_8

ST_46: tmp_15_26_1_2_1 (5839)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5810  %tmp_15_26_1_2_1 = mul nsw i32 %A_1_load_83, %B_1_load_7

ST_46: A_1_load_86 (5840)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5811  %A_1_load_86 = load i32* %A_1_addr_86, align 4

ST_46: tmp_15_26_1_2_2 (5841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5812  %tmp_15_26_1_2_2 = mul nsw i32 %A_1_load_86, %B_1_load_8

ST_46: tmp_15_26_2_1_2 (5849)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5820  %tmp_15_26_2_1_2 = mul nsw i32 %A_2_load_85, %B_2_load_5

ST_46: tmp_15_26_2_2 (5850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5821  %tmp_15_26_2_2 = mul nsw i32 %A_2_load_80, %B_2_load_6

ST_46: tmp_15_26_2_2_1 (5851)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5822  %tmp_15_26_2_2_1 = mul nsw i32 %A_2_load_83, %B_2_load_7

ST_46: A_2_load_86 (5852)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5823  %A_2_load_86 = load i32* %A_2_addr_86, align 4

ST_46: tmp_15_26_2_2_2 (5853)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5824  %tmp_15_26_2_2_2 = mul nsw i32 %A_2_load_86, %B_2_load_8

ST_46: tmp659 (5859)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5830  %tmp659 = add i32 %tmp_15_26_0_2_2, %tmp_15_26_0_2_1

ST_46: tmp658 (5860)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5831  %tmp658 = add i32 %tmp_15_26_0_2, %tmp659

ST_46: tmp657 (5864)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5835  %tmp657 = add i32 %tmp658, %tmp660

ST_46: tmp651 (5865)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5836  %tmp651 = add i32 %tmp652, %tmp657

ST_46: tmp668 (5868)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5839  %tmp668 = add i32 %tmp_15_26_1_2_2, %tmp_15_26_1_2_1

ST_46: tmp667 (5870)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5841  %tmp667 = add i32 %tmp668, %tmp669

ST_46: tmp664 (5871)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5842  %tmp664 = add i32 %tmp665, %tmp667

ST_46: tmp674 (5874)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5845  %tmp674 = add i32 %tmp_15_26_2_2, %tmp_15_26_2_1_2

ST_46: tmp675 (5875)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5846  %tmp675 = add i32 %tmp_15_26_2_2_2, %tmp_15_26_2_2_1

ST_46: tmp673 (5876)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5847  %tmp673 = add i32 %tmp674, %tmp675

ST_46: tmp670 (5877)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5848  %tmp670 = add i32 %tmp671, %tmp673

ST_46: tmp663 (5878)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5849  %tmp663 = add i32 %tmp664, %tmp670

ST_46: result_3_26_2_2_2 (5879)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5850  %result_3_26_2_2_2 = add nsw i32 %tmp651, %tmp663

ST_46: A_0_load_87 (5883)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5854  %A_0_load_87 = load i32* %A_0_addr_87, align 4

ST_46: A_0_load_88 (5887)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5858  %A_0_load_88 = load i32* %A_0_addr_88, align 4

ST_46: A_0_load_89 (5893)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5864  %A_0_load_89 = load i32* %A_0_addr_89, align 4

ST_46: B_1_load_9 (5896)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5867  %B_1_load_9 = load i32* %B_1_addr, align 4

ST_46: B_1_load_10 (5898)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5869  %B_1_load_10 = load i32* %B_1_addr_1, align 4

ST_46: A_1_load_87 (5900)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5871  %A_1_load_87 = load i32* %A_1_addr_87, align 4

ST_46: B_1_load_11 (5901)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5872  %B_1_load_11 = load i32* %B_1_addr_2, align 4

ST_46: A_1_load_88 (5907)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5878  %A_1_load_88 = load i32* %A_1_addr_88, align 4

ST_46: A_1_load_89 (5913)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5884  %A_1_load_89 = load i32* %A_1_addr_89, align 4

ST_46: A_2_load_87 (5917)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5888  %A_2_load_87 = load i32* %A_2_addr_87, align 4

ST_46: tmp_15_27_2_0_2 (5918)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5889  %tmp_15_27_2_0_2 = mul nsw i32 %A_2_load_87, %B_2_load_2

ST_46: tmp_15_27_2_1_1 (5920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5891  %tmp_15_27_2_1_1 = mul nsw i32 %A_2_load_85, %B_2_load_4

ST_46: A_2_load_88 (5921)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5892  %A_2_load_88 = load i32* %A_2_addr_88, align 4

ST_46: tmp_15_27_2_2 (5923)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5894  %tmp_15_27_2_2 = mul nsw i32 %A_2_load_83, %B_2_load_6

ST_46: A_2_load_89 (5925)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5896  %A_2_load_89 = load i32* %A_2_addr_89, align 4

ST_46: tmp697 (5945)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5916  %tmp697 = add i32 %tmp_15_27_2_1_1, %tmp_15_27_2_1

ST_46: tmp696 (5946)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5917  %tmp696 = add i32 %tmp_15_27_2_0_2, %tmp697

ST_46: B_2_load_9 (5980)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5951  %B_2_load_9 = load i32* %B_2_addr, align 4


 <State 47>: 7.32ns
ST_47: tmp_44 (181)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:152  %tmp_44 = or i17 %tmp_14, 30

ST_47: tmp_46_cast (182)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:153  %tmp_46_cast = sext i17 %tmp_44 to i64

ST_47: A_0_addr_90 (183)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:154  %A_0_addr_90 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_46_cast

ST_47: A_1_addr_90 (793)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:764  %A_1_addr_90 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_46_cast

ST_47: A_2_addr_90 (1017)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:988  %A_2_addr_90 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_46_cast

ST_47: tmp_265 (1291)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1262  %tmp_265 = add i22 %tmp_239, 26

ST_47: tmp_267_cast (1292)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1263  %tmp_267_cast = sext i22 %tmp_265 to i64

ST_47: C_addr_26 (1293)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1264  %C_addr_26 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_267_cast

ST_47: tmp_494 (1983)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1954  %tmp_494 = or i17 %tmp_464, 30

ST_47: tmp_495_cast (1984)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1955  %tmp_495_cast = sext i17 %tmp_494 to i64

ST_47: A_0_addr_91 (1985)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1956  %A_0_addr_91 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_495_cast

ST_47: A_1_addr_91 (2595)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2566  %A_1_addr_91 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_495_cast

ST_47: A_2_addr_91 (2819)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2790  %A_2_addr_91 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_495_cast

ST_47: StgValue_3070 (5880)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5851  store i32 %result_3_26_2_2_2, i32* %C_addr_26, align 4

ST_47: tmp_15_26 (5881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5852  %tmp_15_26 = mul nsw i32 %A_0_load_81, %B_0_load_9

ST_47: tmp_15_27_0_0_1 (5882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5853  %tmp_15_27_0_0_1 = mul nsw i32 %A_0_load_84, %B_0_load_10

ST_47: tmp_15_27_0_0_2 (5884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5855  %tmp_15_27_0_0_2 = mul nsw i32 %A_0_load_87, %B_0_load_11

ST_47: tmp_15_27_0_1 (5885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5856  %tmp_15_27_0_1 = mul nsw i32 %A_0_load_82, %B_0_load_12

ST_47: tmp_15_27_0_1_1 (5886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5857  %tmp_15_27_0_1_1 = mul nsw i32 %A_0_load_85, %B_0_load_13

ST_47: A_0_load_88 (5887)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5858  %A_0_load_88 = load i32* %A_0_addr_88, align 4

ST_47: tmp_15_27_0_1_2 (5888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5859  %tmp_15_27_0_1_2 = mul nsw i32 %A_0_load_88, %B_0_load_14

ST_47: B_0_load_15 (5889)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5860  %B_0_load_15 = load i32* %B_0_addr_6, align 4

ST_47: A_0_load_89 (5893)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5864  %A_0_load_89 = load i32* %A_0_addr_89, align 4

ST_47: B_1_load_10 (5898)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5869  %B_1_load_10 = load i32* %B_1_addr_1, align 4

ST_47: B_1_load_11 (5901)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5872  %B_1_load_11 = load i32* %B_1_addr_2, align 4

ST_47: B_1_load_12 (5903)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5874  %B_1_load_12 = load i32* %B_1_addr_3, align 4

ST_47: B_1_load_13 (5905)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5876  %B_1_load_13 = load i32* %B_1_addr_4, align 4

ST_47: A_1_load_88 (5907)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5878  %A_1_load_88 = load i32* %A_1_addr_88, align 4

ST_47: tmp_15_27_1_2_1 (5912)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5883  %tmp_15_27_1_2_1 = mul nsw i32 %A_1_load_86, %B_1_load_7

ST_47: A_1_load_89 (5913)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5884  %A_1_load_89 = load i32* %A_1_addr_89, align 4

ST_47: tmp_15_27_1_2_2 (5914)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5885  %tmp_15_27_1_2_2 = mul nsw i32 %A_1_load_89, %B_1_load_8

ST_47: A_2_load_88 (5921)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5892  %A_2_load_88 = load i32* %A_2_addr_88, align 4

ST_47: tmp_15_27_2_1_2 (5922)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5893  %tmp_15_27_2_1_2 = mul nsw i32 %A_2_load_88, %B_2_load_5

ST_47: tmp_15_27_2_2_1 (5924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5895  %tmp_15_27_2_2_1 = mul nsw i32 %A_2_load_86, %B_2_load_7

ST_47: A_2_load_89 (5925)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5896  %A_2_load_89 = load i32* %A_2_addr_89, align 4

ST_47: tmp_15_27_2_2_2 (5926)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5897  %tmp_15_27_2_2_2 = mul nsw i32 %A_2_load_89, %B_2_load_8

ST_47: tmp679 (5927)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5898  %tmp679 = add i32 %tmp_15_27_0_0_2, %tmp_15_26

ST_47: tmp678 (5928)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5899  %tmp678 = add i32 %tmp_15_27_0_0_1, %tmp679

ST_47: tmp681 (5929)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5900  %tmp681 = add i32 %tmp_15_27_0_1_2, %tmp_15_27_0_1_1

ST_47: tmp680 (5930)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5901  %tmp680 = add i32 %tmp_15_27_0_1, %tmp681

ST_47: tmp677 (5931)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5902  %tmp677 = add i32 %tmp678, %tmp680

ST_47: tmp693 (5941)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5912  %tmp693 = add i32 %tmp_15_27_1_2_2, %tmp_15_27_1_2_1

ST_47: tmp699 (5947)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5918  %tmp699 = add i32 %tmp_15_27_2_2, %tmp_15_27_2_1_2

ST_47: tmp700 (5948)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5919  %tmp700 = add i32 %tmp_15_27_2_2_2, %tmp_15_27_2_2_1

ST_47: tmp698 (5949)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5920  %tmp698 = add i32 %tmp699, %tmp700

ST_47: tmp695 (5950)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5921  %tmp695 = add i32 %tmp696, %tmp698

ST_47: A_0_load_90 (5956)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5927  %A_0_load_90 = load i32* %A_0_addr_90, align 4

ST_47: A_0_load_91 (5960)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5931  %A_0_load_91 = load i32* %A_0_addr_91, align 4

ST_47: A_1_load_90 (5968)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5939  %A_1_load_90 = load i32* %A_1_addr_90, align 4

ST_47: A_1_load_91 (5972)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5943  %A_1_load_91 = load i32* %A_1_addr_91, align 4

ST_47: B_2_load_9 (5980)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5951  %B_2_load_9 = load i32* %B_2_addr, align 4

ST_47: B_2_load_10 (5982)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5953  %B_2_load_10 = load i32* %B_2_addr_1, align 4

ST_47: A_2_load_90 (5984)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5955  %A_2_load_90 = load i32* %A_2_addr_90, align 4

ST_47: B_2_load_11 (5985)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5956  %B_2_load_11 = load i32* %B_2_addr_2, align 4

ST_47: A_2_load_91 (5991)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5962  %A_2_load_91 = load i32* %A_2_addr_91, align 4


 <State 48>: 7.32ns
ST_48: tmp_45 (184)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:155  %tmp_45 = or i17 %tmp_14, 31

ST_48: tmp_47_cast (185)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:156  %tmp_47_cast = sext i17 %tmp_45 to i64

ST_48: A_0_addr_93 (186)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:157  %A_0_addr_93 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_47_cast

ST_48: A_1_addr_93 (794)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:765  %A_1_addr_93 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_47_cast

ST_48: A_2_addr_93 (1018)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:989  %A_2_addr_93 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_47_cast

ST_48: tmp_720 (3117)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3088  %tmp_720 = or i17 %tmp_690, 30

ST_48: tmp_721_cast (3118)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3089  %tmp_721_cast = sext i17 %tmp_720 to i64

ST_48: A_0_addr_92 (3119)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3090  %A_0_addr_92 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_721_cast

ST_48: A_1_addr_92 (3729)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3700  %A_1_addr_92 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_721_cast

ST_48: A_2_addr_92 (3953)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3924  %A_2_addr_92 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_721_cast

ST_48: StgValue_3122 (5880)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5851  store i32 %result_3_26_2_2_2, i32* %C_addr_26, align 4

ST_48: B_0_load_15 (5889)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5860  %B_0_load_15 = load i32* %B_0_addr_6, align 4

ST_48: B_0_load_16 (5891)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5862  %B_0_load_16 = load i32* %B_0_addr_7, align 4

ST_48: B_0_load_17 (5894)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5865  %B_0_load_17 = load i32* %B_0_addr_8, align 4

ST_48: tmp_15_27_1 (5897)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5868  %tmp_15_27_1 = mul nsw i32 %A_1_load_81, %B_1_load_9

ST_48: tmp_15_27_1_0_1 (5899)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5870  %tmp_15_27_1_0_1 = mul nsw i32 %A_1_load_84, %B_1_load_10

ST_48: tmp_15_27_1_0_2 (5902)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5873  %tmp_15_27_1_0_2 = mul nsw i32 %A_1_load_87, %B_1_load_11

ST_48: B_1_load_12 (5903)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5874  %B_1_load_12 = load i32* %B_1_addr_3, align 4

ST_48: tmp_15_27_1_1 (5904)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5875  %tmp_15_27_1_1 = mul nsw i32 %A_1_load_82, %B_1_load_12

ST_48: B_1_load_13 (5905)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5876  %B_1_load_13 = load i32* %B_1_addr_4, align 4

ST_48: B_1_load_14 (5908)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5879  %B_1_load_14 = load i32* %B_1_addr_5, align 4

ST_48: B_1_load_15 (5910)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5881  %B_1_load_15 = load i32* %B_1_addr_6, align 4

ST_48: tmp686 (5934)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5905  %tmp686 = add i32 %tmp_15_27_1_0_1, %tmp_15_27_1

ST_48: tmp687 (5935)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5906  %tmp687 = add i32 %tmp_15_27_1_1, %tmp_15_27_1_0_2

ST_48: tmp685 (5936)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5907  %tmp685 = add i32 %tmp686, %tmp687

ST_48: tmp_15_27 (5954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5925  %tmp_15_27 = mul nsw i32 %A_0_load_84, %B_0_load_9

ST_48: tmp_15_28_0_0_1 (5955)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5926  %tmp_15_28_0_0_1 = mul nsw i32 %A_0_load_87, %B_0_load_10

ST_48: A_0_load_90 (5956)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5927  %A_0_load_90 = load i32* %A_0_addr_90, align 4

ST_48: tmp_15_28_0_0_2 (5957)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5928  %tmp_15_28_0_0_2 = mul nsw i32 %A_0_load_90, %B_0_load_11

ST_48: tmp_15_28_0_1 (5958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5929  %tmp_15_28_0_1 = mul nsw i32 %A_0_load_85, %B_0_load_12

ST_48: tmp_15_28_0_1_1 (5959)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5930  %tmp_15_28_0_1_1 = mul nsw i32 %A_0_load_88, %B_0_load_13

ST_48: A_0_load_91 (5960)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5931  %A_0_load_91 = load i32* %A_0_addr_91, align 4

ST_48: tmp_15_28_0_1_2 (5961)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5932  %tmp_15_28_0_1_2 = mul nsw i32 %A_0_load_91, %B_0_load_14

ST_48: A_0_load_92 (5964)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5935  %A_0_load_92 = load i32* %A_0_addr_92, align 4

ST_48: A_1_load_90 (5968)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5939  %A_1_load_90 = load i32* %A_1_addr_90, align 4

ST_48: A_1_load_91 (5972)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5943  %A_1_load_91 = load i32* %A_1_addr_91, align 4

ST_48: A_1_load_92 (5977)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5948  %A_1_load_92 = load i32* %A_1_addr_92, align 4

ST_48: B_2_load_10 (5982)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5953  %B_2_load_10 = load i32* %B_2_addr_1, align 4

ST_48: A_2_load_90 (5984)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5955  %A_2_load_90 = load i32* %A_2_addr_90, align 4

ST_48: B_2_load_11 (5985)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5956  %B_2_load_11 = load i32* %B_2_addr_2, align 4

ST_48: B_2_load_12 (5987)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5958  %B_2_load_12 = load i32* %B_2_addr_3, align 4

ST_48: B_2_load_13 (5989)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5960  %B_2_load_13 = load i32* %B_2_addr_4, align 4

ST_48: A_2_load_91 (5991)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5962  %A_2_load_91 = load i32* %A_2_addr_91, align 4

ST_48: A_2_load_92 (5998)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5969  %A_2_load_92 = load i32* %A_2_addr_92, align 4

ST_48: tmp704 (6001)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5972  %tmp704 = add i32 %tmp_15_28_0_0_2, %tmp_15_27

ST_48: tmp703 (6002)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5973  %tmp703 = add i32 %tmp_15_28_0_0_1, %tmp704

ST_48: tmp706 (6003)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5974  %tmp706 = add i32 %tmp_15_28_0_1_2, %tmp_15_28_0_1_1

ST_48: tmp705 (6004)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5975  %tmp705 = add i32 %tmp_15_28_0_1, %tmp706

ST_48: tmp702 (6005)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5976  %tmp702 = add i32 %tmp703, %tmp705

ST_48: A_0_load_93 (6030)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6001  %A_0_load_93 = load i32* %A_0_addr_93, align 4

ST_48: A_1_load_93 (6042)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6013  %A_1_load_93 = load i32* %A_1_addr_93, align 4

ST_48: A_2_load_93 (6054)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6025  %A_2_load_93 = load i32* %A_2_addr_93, align 4


 <State 49>: 7.45ns
ST_49: tmp_495 (1986)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1957  %tmp_495 = or i17 %tmp_464, 31

ST_49: tmp_496_cast (1987)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1958  %tmp_496_cast = sext i17 %tmp_495 to i64

ST_49: A_0_addr_94 (1988)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1959  %A_0_addr_94 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_496_cast

ST_49: A_1_addr_94 (2596)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2567  %A_1_addr_94 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_496_cast

ST_49: A_2_addr_94 (2820)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2791  %A_2_addr_94 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_496_cast

ST_49: tmp_721 (3120)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3091  %tmp_721 = or i17 %tmp_690, 31

ST_49: tmp_722_cast (3121)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3092  %tmp_722_cast = sext i17 %tmp_721 to i64

ST_49: A_0_addr_95 (3122)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3093  %A_0_addr_95 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_722_cast

ST_49: A_1_addr_95 (3730)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3701  %A_1_addr_95 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_722_cast

ST_49: A_2_addr_95 (3954)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3925  %A_2_addr_95 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_722_cast

ST_49: tmp_15_27_0_2 (5890)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5861  %tmp_15_27_0_2 = mul nsw i32 %A_0_load_83, %B_0_load_15

ST_49: B_0_load_16 (5891)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5862  %B_0_load_16 = load i32* %B_0_addr_7, align 4

ST_49: tmp_15_27_0_2_1 (5892)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5863  %tmp_15_27_0_2_1 = mul nsw i32 %A_0_load_86, %B_0_load_16

ST_49: B_0_load_17 (5894)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5865  %B_0_load_17 = load i32* %B_0_addr_8, align 4

ST_49: tmp_15_27_0_2_2 (5895)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5866  %tmp_15_27_0_2_2 = mul nsw i32 %A_0_load_89, %B_0_load_17

ST_49: tmp_15_27_1_1_1 (5906)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5877  %tmp_15_27_1_1_1 = mul nsw i32 %A_1_load_85, %B_1_load_13

ST_49: B_1_load_14 (5908)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5879  %B_1_load_14 = load i32* %B_1_addr_5, align 4

ST_49: tmp_15_27_1_1_2 (5909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5880  %tmp_15_27_1_1_2 = mul nsw i32 %A_1_load_88, %B_1_load_14

ST_49: B_1_load_15 (5910)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5881  %B_1_load_15 = load i32* %B_1_addr_6, align 4

ST_49: tmp_15_27_1_2 (5911)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5882  %tmp_15_27_1_2 = mul nsw i32 %A_1_load_83, %B_1_load_15

ST_49: tmp684 (5932)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5903  %tmp684 = add i32 %tmp_15_27_0_2_2, %tmp_15_27_0_2_1

ST_49: tmp683 (5933)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5904  %tmp683 = add i32 %tmp_15_27_0_2, %tmp684

ST_49: tmp682 (5937)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5908  %tmp682 = add i32 %tmp683, %tmp685

ST_49: tmp676 (5938)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5909  %tmp676 = add i32 %tmp677, %tmp682

ST_49: tmp691 (5939)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5910  %tmp691 = add i32 %tmp_15_27_1_2, %tmp_15_27_1_1_2

ST_49: tmp690 (5940)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5911  %tmp690 = add i32 %tmp_15_27_1_1_1, %tmp691

ST_49: tmp692 (5943)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5914  %tmp692 = add i32 %tmp693, %tmp694

ST_49: tmp689 (5944)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5915  %tmp689 = add i32 %tmp690, %tmp692

ST_49: tmp688 (5951)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5922  %tmp688 = add i32 %tmp689, %tmp695

ST_49: result_3_27_2_2_2 (5952)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5923  %result_3_27_2_2_2 = add nsw i32 %tmp676, %tmp688

ST_49: tmp_15_28_0_2 (5962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5933  %tmp_15_28_0_2 = mul nsw i32 %A_0_load_86, %B_0_load_15

ST_49: tmp_15_28_0_2_1 (5963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5934  %tmp_15_28_0_2_1 = mul nsw i32 %A_0_load_89, %B_0_load_16

ST_49: A_0_load_92 (5964)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5935  %A_0_load_92 = load i32* %A_0_addr_92, align 4

ST_49: tmp_15_28_0_2_2 (5965)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5936  %tmp_15_28_0_2_2 = mul nsw i32 %A_0_load_92, %B_0_load_17

ST_49: tmp_15_28_1 (5966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5937  %tmp_15_28_1 = mul nsw i32 %A_1_load_84, %B_1_load_9

ST_49: tmp_15_28_1_0_1 (5967)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5938  %tmp_15_28_1_0_1 = mul nsw i32 %A_1_load_87, %B_1_load_10

ST_49: tmp_15_28_1_0_2 (5969)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5940  %tmp_15_28_1_0_2 = mul nsw i32 %A_1_load_90, %B_1_load_11

ST_49: tmp_15_28_1_1 (5970)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5941  %tmp_15_28_1_1 = mul nsw i32 %A_1_load_85, %B_1_load_12

ST_49: tmp_15_28_1_1_1 (5971)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5942  %tmp_15_28_1_1_1 = mul nsw i32 %A_1_load_88, %B_1_load_13

ST_49: tmp_15_28_1_1_2 (5973)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5944  %tmp_15_28_1_1_2 = mul nsw i32 %A_1_load_91, %B_1_load_14

ST_49: tmp_15_28_1_2 (5974)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5945  %tmp_15_28_1_2 = mul nsw i32 %A_1_load_86, %B_1_load_15

ST_49: A_1_load_92 (5977)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5948  %A_1_load_92 = load i32* %A_1_addr_92, align 4

ST_49: tmp_15_28_2_0_2 (5986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5957  %tmp_15_28_2_0_2 = mul nsw i32 %A_2_load_90, %B_2_load_11

ST_49: B_2_load_12 (5987)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5958  %B_2_load_12 = load i32* %B_2_addr_3, align 4

ST_49: tmp_15_28_2_1 (5988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5959  %tmp_15_28_2_1 = mul nsw i32 %A_2_load_85, %B_2_load_12

ST_49: B_2_load_13 (5989)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5960  %B_2_load_13 = load i32* %B_2_addr_4, align 4

ST_49: tmp_15_28_2_1_1 (5990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5961  %tmp_15_28_2_1_1 = mul nsw i32 %A_2_load_88, %B_2_load_13

ST_49: B_2_load_14 (5992)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5963  %B_2_load_14 = load i32* %B_2_addr_5, align 4

ST_49: B_2_load_15 (5994)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5965  %B_2_load_15 = load i32* %B_2_addr_6, align 4

ST_49: A_2_load_92 (5998)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5969  %A_2_load_92 = load i32* %A_2_addr_92, align 4

ST_49: tmp709 (6006)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5977  %tmp709 = add i32 %tmp_15_28_0_2_2, %tmp_15_28_0_2_1

ST_49: tmp708 (6007)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5978  %tmp708 = add i32 %tmp_15_28_0_2, %tmp709

ST_49: tmp711 (6008)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5979  %tmp711 = add i32 %tmp_15_28_1_0_1, %tmp_15_28_1

ST_49: tmp712 (6009)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5980  %tmp712 = add i32 %tmp_15_28_1_1, %tmp_15_28_1_0_2

ST_49: tmp710 (6010)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5981  %tmp710 = add i32 %tmp711, %tmp712

ST_49: tmp707 (6011)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5982  %tmp707 = add i32 %tmp708, %tmp710

ST_49: tmp701 (6012)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5983  %tmp701 = add i32 %tmp702, %tmp707

ST_49: tmp716 (6013)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5984  %tmp716 = add i32 %tmp_15_28_1_2, %tmp_15_28_1_1_2

ST_49: tmp715 (6014)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5985  %tmp715 = add i32 %tmp_15_28_1_1_1, %tmp716

ST_49: tmp722 (6019)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5990  %tmp722 = add i32 %tmp_15_28_2_1_1, %tmp_15_28_2_1

ST_49: tmp721 (6020)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5991  %tmp721 = add i32 %tmp_15_28_2_0_2, %tmp722

ST_49: A_0_load_93 (6030)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6001  %A_0_load_93 = load i32* %A_0_addr_93, align 4

ST_49: A_0_load_94 (6034)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6005  %A_0_load_94 = load i32* %A_0_addr_94, align 4

ST_49: A_0_load_95 (6038)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6009  %A_0_load_95 = load i32* %A_0_addr_95, align 4

ST_49: tmp_15_29_1 (6040)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6011  %tmp_15_29_1 = mul nsw i32 %A_1_load_87, %B_1_load_9

ST_49: tmp_15_29_1_0_1 (6041)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6012  %tmp_15_29_1_0_1 = mul nsw i32 %A_1_load_90, %B_1_load_10

ST_49: A_1_load_93 (6042)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6013  %A_1_load_93 = load i32* %A_1_addr_93, align 4

ST_49: tmp_15_29_1_0_2 (6043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6014  %tmp_15_29_1_0_2 = mul nsw i32 %A_1_load_93, %B_1_load_11

ST_49: tmp_15_29_1_1 (6044)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6015  %tmp_15_29_1_1 = mul nsw i32 %A_1_load_88, %B_1_load_12

ST_49: A_1_load_94 (6046)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6017  %A_1_load_94 = load i32* %A_1_addr_94, align 4

ST_49: A_1_load_95 (6050)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6021  %A_1_load_95 = load i32* %A_1_addr_95, align 4

ST_49: A_2_load_93 (6054)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6025  %A_2_load_93 = load i32* %A_2_addr_93, align 4

ST_49: tmp_15_29_2_0_2 (6055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6026  %tmp_15_29_2_0_2 = mul nsw i32 %A_2_load_93, %B_2_load_11

ST_49: tmp_15_29_2_1 (6056)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6027  %tmp_15_29_2_1 = mul nsw i32 %A_2_load_88, %B_2_load_12

ST_49: tmp_15_29_2_1_1 (6057)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6028  %tmp_15_29_2_1_1 = mul nsw i32 %A_2_load_91, %B_2_load_13

ST_49: A_2_load_94 (6058)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6029  %A_2_load_94 = load i32* %A_2_addr_94, align 4

ST_49: A_2_load_95 (6062)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6033  %A_2_load_95 = load i32* %A_2_addr_95, align 4

ST_49: tmp736 (6071)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6042  %tmp736 = add i32 %tmp_15_29_1_0_1, %tmp_15_29_1

ST_49: tmp737 (6072)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6043  %tmp737 = add i32 %tmp_15_29_1_1, %tmp_15_29_1_0_2

ST_49: tmp735 (6073)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6044  %tmp735 = add i32 %tmp736, %tmp737

ST_49: tmp747 (6082)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6053  %tmp747 = add i32 %tmp_15_29_2_1_1, %tmp_15_29_2_1

ST_49: tmp746 (6083)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6054  %tmp746 = add i32 %tmp_15_29_2_0_2, %tmp747


 <State 50>: 7.77ns
ST_50: tmp_46 (187)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:158  %tmp_46 = add i17 %tmp_14, 32

ST_50: tmp_48_cast (188)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:159  %tmp_48_cast = sext i17 %tmp_46 to i64

ST_50: A_0_addr_96 (189)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:160  %A_0_addr_96 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_48_cast

ST_50: A_1_addr_96 (795)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:766  %A_1_addr_96 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_48_cast

ST_50: A_2_addr_96 (1019)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:990  %A_2_addr_96 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_48_cast

ST_50: tmp_266 (1294)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1265  %tmp_266 = add i22 %tmp_239, 27

ST_50: tmp_268_cast (1295)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1266  %tmp_268_cast = sext i22 %tmp_266 to i64

ST_50: C_addr_27 (1296)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1267  %C_addr_27 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_268_cast

ST_50: tmp_496 (1989)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1960  %tmp_496 = add i17 %tmp_464, 32

ST_50: tmp_497_cast (1990)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1961  %tmp_497_cast = sext i17 %tmp_496 to i64

ST_50: A_0_addr_97 (1991)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1962  %A_0_addr_97 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_497_cast

ST_50: A_1_addr_97 (2597)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2568  %A_1_addr_97 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_497_cast

ST_50: A_2_addr_97 (2821)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2792  %A_2_addr_97 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_497_cast

ST_50: StgValue_3259 (5953)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5924  store i32 %result_3_27_2_2_2, i32* %C_addr_27, align 4

ST_50: B_1_load_16 (5975)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5946  %B_1_load_16 = load i32* %B_1_addr_7, align 4

ST_50: B_1_load_17 (5978)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5949  %B_1_load_17 = load i32* %B_1_addr_8, align 4

ST_50: B_2_load_14 (5992)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5963  %B_2_load_14 = load i32* %B_2_addr_5, align 4

ST_50: B_2_load_15 (5994)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5965  %B_2_load_15 = load i32* %B_2_addr_6, align 4

ST_50: B_2_load_16 (5996)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5967  %B_2_load_16 = load i32* %B_2_addr_7, align 4

ST_50: B_2_load_17 (5999)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5970  %B_2_load_17 = load i32* %B_2_addr_8, align 4

ST_50: tmp_15_28 (6028)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5999  %tmp_15_28 = mul nsw i32 %A_0_load_87, %B_0_load_9

ST_50: tmp_15_29_0_0_1 (6029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6000  %tmp_15_29_0_0_1 = mul nsw i32 %A_0_load_90, %B_0_load_10

ST_50: tmp_15_29_0_0_2 (6031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6002  %tmp_15_29_0_0_2 = mul nsw i32 %A_0_load_93, %B_0_load_11

ST_50: tmp_15_29_0_1 (6032)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6003  %tmp_15_29_0_1 = mul nsw i32 %A_0_load_88, %B_0_load_12

ST_50: tmp_15_29_0_1_1 (6033)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6004  %tmp_15_29_0_1_1 = mul nsw i32 %A_0_load_91, %B_0_load_13

ST_50: A_0_load_94 (6034)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6005  %A_0_load_94 = load i32* %A_0_addr_94, align 4

ST_50: tmp_15_29_0_1_2 (6035)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6006  %tmp_15_29_0_1_2 = mul nsw i32 %A_0_load_94, %B_0_load_14

ST_50: tmp_15_29_0_2 (6036)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6007  %tmp_15_29_0_2 = mul nsw i32 %A_0_load_89, %B_0_load_15

ST_50: tmp_15_29_0_2_1 (6037)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6008  %tmp_15_29_0_2_1 = mul nsw i32 %A_0_load_92, %B_0_load_16

ST_50: A_0_load_95 (6038)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6009  %A_0_load_95 = load i32* %A_0_addr_95, align 4

ST_50: tmp_15_29_0_2_2 (6039)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6010  %tmp_15_29_0_2_2 = mul nsw i32 %A_0_load_95, %B_0_load_17

ST_50: A_1_load_94 (6046)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6017  %A_1_load_94 = load i32* %A_1_addr_94, align 4

ST_50: A_1_load_95 (6050)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6021  %A_1_load_95 = load i32* %A_1_addr_95, align 4

ST_50: A_2_load_94 (6058)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6029  %A_2_load_94 = load i32* %A_2_addr_94, align 4

ST_50: A_2_load_95 (6062)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6033  %A_2_load_95 = load i32* %A_2_addr_95, align 4

ST_50: tmp729 (6064)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6035  %tmp729 = add i32 %tmp_15_29_0_0_2, %tmp_15_28

ST_50: tmp728 (6065)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6036  %tmp728 = add i32 %tmp_15_29_0_0_1, %tmp729

ST_50: tmp731 (6066)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6037  %tmp731 = add i32 %tmp_15_29_0_1_2, %tmp_15_29_0_1_1

ST_50: tmp730 (6067)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6038  %tmp730 = add i32 %tmp_15_29_0_1, %tmp731

ST_50: tmp727 (6068)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6039  %tmp727 = add i32 %tmp728, %tmp730

ST_50: tmp734 (6069)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6040  %tmp734 = add i32 %tmp_15_29_0_2_2, %tmp_15_29_0_2_1

ST_50: tmp733 (6070)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6041  %tmp733 = add i32 %tmp_15_29_0_2, %tmp734

ST_50: tmp732 (6074)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6045  %tmp732 = add i32 %tmp733, %tmp735

ST_50: tmp726 (6075)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6046  %tmp726 = add i32 %tmp727, %tmp732

ST_50: A_0_load_96 (6093)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6064  %A_0_load_96 = load i32* %A_0_addr_96, align 4

ST_50: A_0_load_97 (6097)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6068  %A_0_load_97 = load i32* %A_0_addr_97, align 4

ST_50: A_1_load_96 (6105)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6076  %A_1_load_96 = load i32* %A_1_addr_96, align 4

ST_50: A_1_load_97 (6109)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6080  %A_1_load_97 = load i32* %A_1_addr_97, align 4

ST_50: A_2_load_96 (6117)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6088  %A_2_load_96 = load i32* %A_2_addr_96, align 4

ST_50: A_2_load_97 (6121)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6092  %A_2_load_97 = load i32* %A_2_addr_97, align 4


 <State 51>: 8.21ns
ST_51: tmp_47 (190)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:161  %tmp_47 = add i17 %tmp_14, 33

ST_51: tmp_49_cast (191)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:162  %tmp_49_cast = sext i17 %tmp_47 to i64

ST_51: A_0_addr_99 (192)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:163  %A_0_addr_99 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_49_cast

ST_51: A_1_addr_99 (796)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:767  %A_1_addr_99 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_49_cast

ST_51: A_2_addr_99 (1020)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:991  %A_2_addr_99 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_49_cast

ST_51: tmp_722 (3123)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3094  %tmp_722 = add i17 %tmp_690, 32

ST_51: tmp_723_cast (3124)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3095  %tmp_723_cast = sext i17 %tmp_722 to i64

ST_51: A_0_addr_98 (3125)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3096  %A_0_addr_98 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_723_cast

ST_51: A_1_addr_98 (3731)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3702  %A_1_addr_98 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_723_cast

ST_51: A_2_addr_98 (3955)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3926  %A_2_addr_98 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_723_cast

ST_51: StgValue_3306 (5953)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5924  store i32 %result_3_27_2_2_2, i32* %C_addr_27, align 4

ST_51: B_1_load_16 (5975)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5946  %B_1_load_16 = load i32* %B_1_addr_7, align 4

ST_51: tmp_15_28_1_2_1 (5976)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5947  %tmp_15_28_1_2_1 = mul nsw i32 %A_1_load_89, %B_1_load_16

ST_51: B_1_load_17 (5978)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5949  %B_1_load_17 = load i32* %B_1_addr_8, align 4

ST_51: tmp_15_28_1_2_2 (5979)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5950  %tmp_15_28_1_2_2 = mul nsw i32 %A_1_load_92, %B_1_load_17

ST_51: tmp_15_28_2 (5981)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5952  %tmp_15_28_2 = mul nsw i32 %A_2_load_84, %B_2_load_9

ST_51: tmp_15_28_2_0_1 (5983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5954  %tmp_15_28_2_0_1 = mul nsw i32 %A_2_load_87, %B_2_load_10

ST_51: tmp_15_28_2_1_2 (5993)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5964  %tmp_15_28_2_1_2 = mul nsw i32 %A_2_load_91, %B_2_load_14

ST_51: tmp_15_28_2_2 (5995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5966  %tmp_15_28_2_2 = mul nsw i32 %A_2_load_86, %B_2_load_15

ST_51: B_2_load_16 (5996)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5967  %B_2_load_16 = load i32* %B_2_addr_7, align 4

ST_51: tmp_15_28_2_2_1 (5997)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5968  %tmp_15_28_2_2_1 = mul nsw i32 %A_2_load_89, %B_2_load_16

ST_51: B_2_load_17 (5999)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5970  %B_2_load_17 = load i32* %B_2_addr_8, align 4

ST_51: tmp_15_28_2_2_2 (6000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5971  %tmp_15_28_2_2_2 = mul nsw i32 %A_2_load_92, %B_2_load_17

ST_51: tmp718 (6015)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5986  %tmp718 = add i32 %tmp_15_28_1_2_2, %tmp_15_28_1_2_1

ST_51: tmp719 (6016)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5987  %tmp719 = add i32 %tmp_15_28_2_0_1, %tmp_15_28_2

ST_51: tmp717 (6017)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5988  %tmp717 = add i32 %tmp718, %tmp719

ST_51: tmp714 (6018)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5989  %tmp714 = add i32 %tmp715, %tmp717

ST_51: tmp724 (6021)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5992  %tmp724 = add i32 %tmp_15_28_2_2, %tmp_15_28_2_1_2

ST_51: tmp725 (6022)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5993  %tmp725 = add i32 %tmp_15_28_2_2_2, %tmp_15_28_2_2_1

ST_51: tmp723 (6023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5994  %tmp723 = add i32 %tmp724, %tmp725

ST_51: tmp720 (6024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5995  %tmp720 = add i32 %tmp721, %tmp723

ST_51: tmp713 (6025)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5996  %tmp713 = add i32 %tmp714, %tmp720

ST_51: result_3_28_2_2_2 (6026)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:5997  %result_3_28_2_2_2 = add nsw i32 %tmp701, %tmp713

ST_51: tmp_15_29_1_1_1 (6045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6016  %tmp_15_29_1_1_1 = mul nsw i32 %A_1_load_91, %B_1_load_13

ST_51: tmp_15_29_1_1_2 (6047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6018  %tmp_15_29_1_1_2 = mul nsw i32 %A_1_load_94, %B_1_load_14

ST_51: tmp_15_29_1_2 (6048)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6019  %tmp_15_29_1_2 = mul nsw i32 %A_1_load_89, %B_1_load_15

ST_51: tmp_15_29_1_2_1 (6049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6020  %tmp_15_29_1_2_1 = mul nsw i32 %A_1_load_92, %B_1_load_16

ST_51: tmp_15_29_1_2_2 (6051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6022  %tmp_15_29_1_2_2 = mul nsw i32 %A_1_load_95, %B_1_load_17

ST_51: tmp_15_29_2 (6052)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6023  %tmp_15_29_2 = mul nsw i32 %A_2_load_87, %B_2_load_9

ST_51: tmp_15_29_2_0_1 (6053)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6024  %tmp_15_29_2_0_1 = mul nsw i32 %A_2_load_90, %B_2_load_10

ST_51: tmp_15_29_2_1_2 (6059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6030  %tmp_15_29_2_1_2 = mul nsw i32 %A_2_load_94, %B_2_load_14

ST_51: tmp_15_29_2_2 (6060)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6031  %tmp_15_29_2_2 = mul nsw i32 %A_2_load_89, %B_2_load_15

ST_51: tmp_15_29_2_2_1 (6061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6032  %tmp_15_29_2_2_1 = mul nsw i32 %A_2_load_92, %B_2_load_16

ST_51: tmp_15_29_2_2_2 (6063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6034  %tmp_15_29_2_2_2 = mul nsw i32 %A_2_load_95, %B_2_load_17

ST_51: tmp741 (6076)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6047  %tmp741 = add i32 %tmp_15_29_1_2, %tmp_15_29_1_1_2

ST_51: tmp740 (6077)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6048  %tmp740 = add i32 %tmp_15_29_1_1_1, %tmp741

ST_51: tmp743 (6078)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6049  %tmp743 = add i32 %tmp_15_29_1_2_2, %tmp_15_29_1_2_1

ST_51: tmp744 (6079)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6050  %tmp744 = add i32 %tmp_15_29_2_0_1, %tmp_15_29_2

ST_51: tmp742 (6080)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6051  %tmp742 = add i32 %tmp743, %tmp744

ST_51: tmp739 (6081)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6052  %tmp739 = add i32 %tmp740, %tmp742

ST_51: tmp749 (6084)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6055  %tmp749 = add i32 %tmp_15_29_2_2, %tmp_15_29_2_1_2

ST_51: tmp750 (6085)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6056  %tmp750 = add i32 %tmp_15_29_2_2_2, %tmp_15_29_2_2_1

ST_51: tmp748 (6086)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6057  %tmp748 = add i32 %tmp749, %tmp750

ST_51: tmp745 (6087)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6058  %tmp745 = add i32 %tmp746, %tmp748

ST_51: tmp738 (6088)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6059  %tmp738 = add i32 %tmp739, %tmp745

ST_51: result_3_29_2_2_2 (6089)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6060  %result_3_29_2_2_2 = add nsw i32 %tmp726, %tmp738

ST_51: tmp_15_29 (6091)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6062  %tmp_15_29 = mul nsw i32 %A_0_load_90, %B_0_load_9

ST_51: tmp_15_30_0_0_1 (6092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6063  %tmp_15_30_0_0_1 = mul nsw i32 %A_0_load_93, %B_0_load_10

ST_51: A_0_load_96 (6093)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6064  %A_0_load_96 = load i32* %A_0_addr_96, align 4

ST_51: tmp_15_30_0_0_2 (6094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6065  %tmp_15_30_0_0_2 = mul nsw i32 %A_0_load_96, %B_0_load_11

ST_51: tmp_15_30_0_1 (6095)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6066  %tmp_15_30_0_1 = mul nsw i32 %A_0_load_91, %B_0_load_12

ST_51: tmp_15_30_0_1_1 (6096)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6067  %tmp_15_30_0_1_1 = mul nsw i32 %A_0_load_94, %B_0_load_13

ST_51: A_0_load_97 (6097)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6068  %A_0_load_97 = load i32* %A_0_addr_97, align 4

ST_51: tmp_15_30_0_1_2 (6098)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6069  %tmp_15_30_0_1_2 = mul nsw i32 %A_0_load_97, %B_0_load_14

ST_51: A_0_load_98 (6101)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6072  %A_0_load_98 = load i32* %A_0_addr_98, align 4

ST_51: tmp_15_30_1 (6103)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6074  %tmp_15_30_1 = mul nsw i32 %A_1_load_90, %B_1_load_9

ST_51: tmp_15_30_1_0_1 (6104)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6075  %tmp_15_30_1_0_1 = mul nsw i32 %A_1_load_93, %B_1_load_10

ST_51: A_1_load_96 (6105)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6076  %A_1_load_96 = load i32* %A_1_addr_96, align 4

ST_51: tmp_15_30_1_0_2 (6106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6077  %tmp_15_30_1_0_2 = mul nsw i32 %A_1_load_96, %B_1_load_11

ST_51: tmp_15_30_1_1 (6107)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6078  %tmp_15_30_1_1 = mul nsw i32 %A_1_load_91, %B_1_load_12

ST_51: A_1_load_97 (6109)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6080  %A_1_load_97 = load i32* %A_1_addr_97, align 4

ST_51: A_1_load_98 (6113)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6084  %A_1_load_98 = load i32* %A_1_addr_98, align 4

ST_51: A_2_load_96 (6117)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6088  %A_2_load_96 = load i32* %A_2_addr_96, align 4

ST_51: A_2_load_97 (6121)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6092  %A_2_load_97 = load i32* %A_2_addr_97, align 4

ST_51: A_2_load_98 (6125)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6096  %A_2_load_98 = load i32* %A_2_addr_98, align 4

ST_51: tmp754 (6127)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6098  %tmp754 = add i32 %tmp_15_30_0_0_2, %tmp_15_29

ST_51: tmp753 (6128)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6099  %tmp753 = add i32 %tmp_15_30_0_0_1, %tmp754

ST_51: tmp756 (6129)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6100  %tmp756 = add i32 %tmp_15_30_0_1_2, %tmp_15_30_0_1_1

ST_51: tmp755 (6130)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6101  %tmp755 = add i32 %tmp_15_30_0_1, %tmp756

ST_51: tmp752 (6131)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6102  %tmp752 = add i32 %tmp753, %tmp755

ST_51: tmp761 (6134)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6105  %tmp761 = add i32 %tmp_15_30_1_0_1, %tmp_15_30_1

ST_51: tmp762 (6135)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6106  %tmp762 = add i32 %tmp_15_30_1_1, %tmp_15_30_1_0_2

ST_51: tmp760 (6136)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6107  %tmp760 = add i32 %tmp761, %tmp762

ST_51: A_0_load_99 (6156)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6127  %A_0_load_99 = load i32* %A_0_addr_99, align 4

ST_51: A_1_load_99 (6168)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6139  %A_1_load_99 = load i32* %A_1_addr_99, align 4

ST_51: A_2_load_99 (6180)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6151  %A_2_load_99 = load i32* %A_2_addr_99, align 4


 <State 52>: 8.21ns
ST_52: tmp_267 (1297)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1268  %tmp_267 = add i22 %tmp_239, 28

ST_52: tmp_269_cast (1298)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1269  %tmp_269_cast = sext i22 %tmp_267 to i64

ST_52: C_addr_28 (1299)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1270  %C_addr_28 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_269_cast

ST_52: tmp_268 (1300)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1271  %tmp_268 = add i22 %tmp_239, 29

ST_52: tmp_270_cast (1301)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1272  %tmp_270_cast = sext i22 %tmp_268 to i64

ST_52: C_addr_29 (1302)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1273  %C_addr_29 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_270_cast

ST_52: tmp_497 (1992)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1963  %tmp_497 = add i17 %tmp_464, 33

ST_52: tmp_498_cast (1993)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1964  %tmp_498_cast = sext i17 %tmp_497 to i64

ST_52: A_0_addr_100 (1994)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1965  %A_0_addr_100 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_498_cast

ST_52: A_1_addr_100 (2598)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2569  %A_1_addr_100 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_498_cast

ST_52: A_2_addr_100 (2822)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2793  %A_2_addr_100 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_498_cast

ST_52: tmp_723 (3126)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3097  %tmp_723 = add i17 %tmp_690, 33

ST_52: tmp_724_cast (3127)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3098  %tmp_724_cast = sext i17 %tmp_723 to i64

ST_52: A_0_addr_101 (3128)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3099  %A_0_addr_101 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_724_cast

ST_52: A_1_addr_101 (3732)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3703  %A_1_addr_101 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_724_cast

ST_52: A_2_addr_101 (3956)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3927  %A_2_addr_101 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_724_cast

ST_52: StgValue_3398 (6027)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5998  store i32 %result_3_28_2_2_2, i32* %C_addr_28, align 4

ST_52: StgValue_3399 (6090)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6061  store i32 %result_3_29_2_2_2, i32* %C_addr_29, align 4

ST_52: tmp_15_30_0_2 (6099)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6070  %tmp_15_30_0_2 = mul nsw i32 %A_0_load_92, %B_0_load_15

ST_52: tmp_15_30_0_2_1 (6100)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6071  %tmp_15_30_0_2_1 = mul nsw i32 %A_0_load_95, %B_0_load_16

ST_52: A_0_load_98 (6101)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6072  %A_0_load_98 = load i32* %A_0_addr_98, align 4

ST_52: tmp_15_30_0_2_2 (6102)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6073  %tmp_15_30_0_2_2 = mul nsw i32 %A_0_load_98, %B_0_load_17

ST_52: tmp_15_30_1_1_1 (6108)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6079  %tmp_15_30_1_1_1 = mul nsw i32 %A_1_load_94, %B_1_load_13

ST_52: tmp_15_30_1_1_2 (6110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6081  %tmp_15_30_1_1_2 = mul nsw i32 %A_1_load_97, %B_1_load_14

ST_52: tmp_15_30_1_2 (6111)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6082  %tmp_15_30_1_2 = mul nsw i32 %A_1_load_92, %B_1_load_15

ST_52: tmp_15_30_1_2_1 (6112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6083  %tmp_15_30_1_2_1 = mul nsw i32 %A_1_load_95, %B_1_load_16

ST_52: A_1_load_98 (6113)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6084  %A_1_load_98 = load i32* %A_1_addr_98, align 4

ST_52: tmp_15_30_1_2_2 (6114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6085  %tmp_15_30_1_2_2 = mul nsw i32 %A_1_load_98, %B_1_load_17

ST_52: tmp_15_30_2 (6115)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6086  %tmp_15_30_2 = mul nsw i32 %A_2_load_90, %B_2_load_9

ST_52: tmp_15_30_2_0_1 (6116)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6087  %tmp_15_30_2_0_1 = mul nsw i32 %A_2_load_93, %B_2_load_10

ST_52: tmp_15_30_2_0_2 (6118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6089  %tmp_15_30_2_0_2 = mul nsw i32 %A_2_load_96, %B_2_load_11

ST_52: tmp_15_30_2_1 (6119)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6090  %tmp_15_30_2_1 = mul nsw i32 %A_2_load_91, %B_2_load_12

ST_52: tmp_15_30_2_1_1 (6120)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6091  %tmp_15_30_2_1_1 = mul nsw i32 %A_2_load_94, %B_2_load_13

ST_52: tmp_15_30_2_1_2 (6122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6093  %tmp_15_30_2_1_2 = mul nsw i32 %A_2_load_97, %B_2_load_14

ST_52: tmp_15_30_2_2 (6123)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6094  %tmp_15_30_2_2 = mul nsw i32 %A_2_load_92, %B_2_load_15

ST_52: tmp_15_30_2_2_1 (6124)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6095  %tmp_15_30_2_2_1 = mul nsw i32 %A_2_load_95, %B_2_load_16

ST_52: A_2_load_98 (6125)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6096  %A_2_load_98 = load i32* %A_2_addr_98, align 4

ST_52: tmp_15_30_2_2_2 (6126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6097  %tmp_15_30_2_2_2 = mul nsw i32 %A_2_load_98, %B_2_load_17

ST_52: tmp759 (6132)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6103  %tmp759 = add i32 %tmp_15_30_0_2_2, %tmp_15_30_0_2_1

ST_52: tmp758 (6133)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6104  %tmp758 = add i32 %tmp_15_30_0_2, %tmp759

ST_52: tmp757 (6137)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6108  %tmp757 = add i32 %tmp758, %tmp760

ST_52: tmp751 (6138)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6109  %tmp751 = add i32 %tmp752, %tmp757

ST_52: tmp766 (6139)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6110  %tmp766 = add i32 %tmp_15_30_1_2, %tmp_15_30_1_1_2

ST_52: tmp765 (6140)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6111  %tmp765 = add i32 %tmp_15_30_1_1_1, %tmp766

ST_52: tmp768 (6141)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6112  %tmp768 = add i32 %tmp_15_30_1_2_2, %tmp_15_30_1_2_1

ST_52: tmp769 (6142)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6113  %tmp769 = add i32 %tmp_15_30_2_0_1, %tmp_15_30_2

ST_52: tmp767 (6143)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6114  %tmp767 = add i32 %tmp768, %tmp769

ST_52: tmp764 (6144)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6115  %tmp764 = add i32 %tmp765, %tmp767

ST_52: tmp772 (6145)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6116  %tmp772 = add i32 %tmp_15_30_2_1_1, %tmp_15_30_2_1

ST_52: tmp771 (6146)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6117  %tmp771 = add i32 %tmp_15_30_2_0_2, %tmp772

ST_52: tmp774 (6147)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6118  %tmp774 = add i32 %tmp_15_30_2_2, %tmp_15_30_2_1_2

ST_52: tmp775 (6148)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6119  %tmp775 = add i32 %tmp_15_30_2_2_2, %tmp_15_30_2_2_1

ST_52: tmp773 (6149)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6120  %tmp773 = add i32 %tmp774, %tmp775

ST_52: tmp770 (6150)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6121  %tmp770 = add i32 %tmp771, %tmp773

ST_52: tmp763 (6151)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6122  %tmp763 = add i32 %tmp764, %tmp770

ST_52: result_3_30_2_2_2 (6152)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6123  %result_3_30_2_2_2 = add nsw i32 %tmp751, %tmp763

ST_52: A_0_load_99 (6156)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6127  %A_0_load_99 = load i32* %A_0_addr_99, align 4

ST_52: A_0_load_100 (6160)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6131  %A_0_load_100 = load i32* %A_0_addr_100, align 4

ST_52: A_0_load_101 (6164)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6135  %A_0_load_101 = load i32* %A_0_addr_101, align 4

ST_52: tmp_15_31_1 (6166)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6137  %tmp_15_31_1 = mul nsw i32 %A_1_load_93, %B_1_load_9

ST_52: tmp_15_31_1_0_1 (6167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6138  %tmp_15_31_1_0_1 = mul nsw i32 %A_1_load_96, %B_1_load_10

ST_52: A_1_load_99 (6168)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6139  %A_1_load_99 = load i32* %A_1_addr_99, align 4

ST_52: tmp_15_31_1_0_2 (6169)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6140  %tmp_15_31_1_0_2 = mul nsw i32 %A_1_load_99, %B_1_load_11

ST_52: tmp_15_31_1_1 (6170)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6141  %tmp_15_31_1_1 = mul nsw i32 %A_1_load_94, %B_1_load_12

ST_52: A_1_load_100 (6172)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6143  %A_1_load_100 = load i32* %A_1_addr_100, align 4

ST_52: A_1_load_101 (6176)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6147  %A_1_load_101 = load i32* %A_1_addr_101, align 4

ST_52: A_2_load_99 (6180)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6151  %A_2_load_99 = load i32* %A_2_addr_99, align 4

ST_52: A_2_load_100 (6184)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6155  %A_2_load_100 = load i32* %A_2_addr_100, align 4

ST_52: A_2_load_101 (6188)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6159  %A_2_load_101 = load i32* %A_2_addr_101, align 4

ST_52: tmp786 (6197)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6168  %tmp786 = add i32 %tmp_15_31_1_0_1, %tmp_15_31_1

ST_52: tmp787 (6198)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6169  %tmp787 = add i32 %tmp_15_31_1_1, %tmp_15_31_1_0_2

ST_52: tmp785 (6199)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6170  %tmp785 = add i32 %tmp786, %tmp787


 <State 53>: 8.21ns
ST_53: tmp_48 (193)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:164  %tmp_48 = add i17 %tmp_14, 34

ST_53: tmp_50_cast (194)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:165  %tmp_50_cast = sext i17 %tmp_48 to i64

ST_53: A_0_addr_102 (195)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:166  %A_0_addr_102 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_50_cast

ST_53: A_1_addr_102 (797)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:768  %A_1_addr_102 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_50_cast

ST_53: A_2_addr_102 (1021)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:992  %A_2_addr_102 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_50_cast

ST_53: tmp_269 (1303)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1274  %tmp_269 = add i22 %tmp_239, 30

ST_53: tmp_271_cast (1304)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1275  %tmp_271_cast = sext i22 %tmp_269 to i64

ST_53: C_addr_30 (1305)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1276  %C_addr_30 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_271_cast

ST_53: tmp_498 (1995)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1966  %tmp_498 = add i17 %tmp_464, 34

ST_53: tmp_499_cast (1996)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1967  %tmp_499_cast = sext i17 %tmp_498 to i64

ST_53: A_0_addr_103 (1997)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1968  %A_0_addr_103 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_499_cast

ST_53: A_1_addr_103 (2599)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2570  %A_1_addr_103 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_499_cast

ST_53: A_2_addr_103 (2823)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2794  %A_2_addr_103 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_499_cast

ST_53: StgValue_3467 (6027)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:5998  store i32 %result_3_28_2_2_2, i32* %C_addr_28, align 4

ST_53: StgValue_3468 (6090)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6061  store i32 %result_3_29_2_2_2, i32* %C_addr_29, align 4

ST_53: StgValue_3469 (6153)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6124  store i32 %result_3_30_2_2_2, i32* %C_addr_30, align 4

ST_53: tmp_15_30 (6154)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6125  %tmp_15_30 = mul nsw i32 %A_0_load_93, %B_0_load_9

ST_53: tmp_15_31_0_0_1 (6155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6126  %tmp_15_31_0_0_1 = mul nsw i32 %A_0_load_96, %B_0_load_10

ST_53: tmp_15_31_0_0_2 (6157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6128  %tmp_15_31_0_0_2 = mul nsw i32 %A_0_load_99, %B_0_load_11

ST_53: tmp_15_31_0_1 (6158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6129  %tmp_15_31_0_1 = mul nsw i32 %A_0_load_94, %B_0_load_12

ST_53: tmp_15_31_0_1_1 (6159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6130  %tmp_15_31_0_1_1 = mul nsw i32 %A_0_load_97, %B_0_load_13

ST_53: A_0_load_100 (6160)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6131  %A_0_load_100 = load i32* %A_0_addr_100, align 4

ST_53: tmp_15_31_0_1_2 (6161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6132  %tmp_15_31_0_1_2 = mul nsw i32 %A_0_load_100, %B_0_load_14

ST_53: tmp_15_31_0_2 (6162)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6133  %tmp_15_31_0_2 = mul nsw i32 %A_0_load_95, %B_0_load_15

ST_53: tmp_15_31_0_2_1 (6163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6134  %tmp_15_31_0_2_1 = mul nsw i32 %A_0_load_98, %B_0_load_16

ST_53: A_0_load_101 (6164)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6135  %A_0_load_101 = load i32* %A_0_addr_101, align 4

ST_53: tmp_15_31_0_2_2 (6165)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6136  %tmp_15_31_0_2_2 = mul nsw i32 %A_0_load_101, %B_0_load_17

ST_53: tmp_15_31_1_1_1 (6171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6142  %tmp_15_31_1_1_1 = mul nsw i32 %A_1_load_97, %B_1_load_13

ST_53: A_1_load_100 (6172)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6143  %A_1_load_100 = load i32* %A_1_addr_100, align 4

ST_53: tmp_15_31_1_1_2 (6173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6144  %tmp_15_31_1_1_2 = mul nsw i32 %A_1_load_100, %B_1_load_14

ST_53: tmp_15_31_1_2 (6174)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6145  %tmp_15_31_1_2 = mul nsw i32 %A_1_load_95, %B_1_load_15

ST_53: tmp_15_31_1_2_1 (6175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6146  %tmp_15_31_1_2_1 = mul nsw i32 %A_1_load_98, %B_1_load_16

ST_53: A_1_load_101 (6176)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6147  %A_1_load_101 = load i32* %A_1_addr_101, align 4

ST_53: tmp_15_31_1_2_2 (6177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6148  %tmp_15_31_1_2_2 = mul nsw i32 %A_1_load_101, %B_1_load_17

ST_53: tmp_15_31_2 (6178)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6149  %tmp_15_31_2 = mul nsw i32 %A_2_load_93, %B_2_load_9

ST_53: tmp_15_31_2_0_1 (6179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6150  %tmp_15_31_2_0_1 = mul nsw i32 %A_2_load_96, %B_2_load_10

ST_53: tmp_15_31_2_0_2 (6181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6152  %tmp_15_31_2_0_2 = mul nsw i32 %A_2_load_99, %B_2_load_11

ST_53: tmp_15_31_2_1 (6182)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6153  %tmp_15_31_2_1 = mul nsw i32 %A_2_load_94, %B_2_load_12

ST_53: tmp_15_31_2_1_1 (6183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6154  %tmp_15_31_2_1_1 = mul nsw i32 %A_2_load_97, %B_2_load_13

ST_53: A_2_load_100 (6184)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6155  %A_2_load_100 = load i32* %A_2_addr_100, align 4

ST_53: tmp_15_31_2_1_2 (6185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6156  %tmp_15_31_2_1_2 = mul nsw i32 %A_2_load_100, %B_2_load_14

ST_53: tmp_15_31_2_2 (6186)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6157  %tmp_15_31_2_2 = mul nsw i32 %A_2_load_95, %B_2_load_15

ST_53: tmp_15_31_2_2_1 (6187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6158  %tmp_15_31_2_2_1 = mul nsw i32 %A_2_load_98, %B_2_load_16

ST_53: A_2_load_101 (6188)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6159  %A_2_load_101 = load i32* %A_2_addr_101, align 4

ST_53: tmp_15_31_2_2_2 (6189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6160  %tmp_15_31_2_2_2 = mul nsw i32 %A_2_load_101, %B_2_load_17

ST_53: tmp779 (6190)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6161  %tmp779 = add i32 %tmp_15_31_0_0_2, %tmp_15_30

ST_53: tmp778 (6191)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6162  %tmp778 = add i32 %tmp_15_31_0_0_1, %tmp779

ST_53: tmp781 (6192)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6163  %tmp781 = add i32 %tmp_15_31_0_1_2, %tmp_15_31_0_1_1

ST_53: tmp780 (6193)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6164  %tmp780 = add i32 %tmp_15_31_0_1, %tmp781

ST_53: tmp777 (6194)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6165  %tmp777 = add i32 %tmp778, %tmp780

ST_53: tmp784 (6195)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6166  %tmp784 = add i32 %tmp_15_31_0_2_2, %tmp_15_31_0_2_1

ST_53: tmp783 (6196)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6167  %tmp783 = add i32 %tmp_15_31_0_2, %tmp784

ST_53: tmp782 (6200)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6171  %tmp782 = add i32 %tmp783, %tmp785

ST_53: tmp776 (6201)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6172  %tmp776 = add i32 %tmp777, %tmp782

ST_53: tmp791 (6202)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6173  %tmp791 = add i32 %tmp_15_31_1_2, %tmp_15_31_1_1_2

ST_53: tmp790 (6203)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6174  %tmp790 = add i32 %tmp_15_31_1_1_1, %tmp791

ST_53: tmp793 (6204)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6175  %tmp793 = add i32 %tmp_15_31_1_2_2, %tmp_15_31_1_2_1

ST_53: tmp794 (6205)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6176  %tmp794 = add i32 %tmp_15_31_2_0_1, %tmp_15_31_2

ST_53: tmp792 (6206)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6177  %tmp792 = add i32 %tmp793, %tmp794

ST_53: tmp789 (6207)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6178  %tmp789 = add i32 %tmp790, %tmp792

ST_53: tmp797 (6208)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6179  %tmp797 = add i32 %tmp_15_31_2_1_1, %tmp_15_31_2_1

ST_53: tmp796 (6209)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6180  %tmp796 = add i32 %tmp_15_31_2_0_2, %tmp797

ST_53: tmp799 (6210)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6181  %tmp799 = add i32 %tmp_15_31_2_2, %tmp_15_31_2_1_2

ST_53: tmp800 (6211)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6182  %tmp800 = add i32 %tmp_15_31_2_2_2, %tmp_15_31_2_2_1

ST_53: tmp798 (6212)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6183  %tmp798 = add i32 %tmp799, %tmp800

ST_53: tmp795 (6213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6184  %tmp795 = add i32 %tmp796, %tmp798

ST_53: tmp788 (6214)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6185  %tmp788 = add i32 %tmp789, %tmp795

ST_53: result_3_31_2_2_2 (6215)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6186  %result_3_31_2_2_2 = add nsw i32 %tmp776, %tmp788

ST_53: A_0_load_102 (6219)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6190  %A_0_load_102 = load i32* %A_0_addr_102, align 4

ST_53: A_0_load_103 (6223)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6194  %A_0_load_103 = load i32* %A_0_addr_103, align 4

ST_53: A_1_load_102 (6231)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6202  %A_1_load_102 = load i32* %A_1_addr_102, align 4

ST_53: A_1_load_103 (6235)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6206  %A_1_load_103 = load i32* %A_1_addr_103, align 4

ST_53: A_2_load_102 (6243)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6214  %A_2_load_102 = load i32* %A_2_addr_102, align 4

ST_53: A_2_load_103 (6247)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6218  %A_2_load_103 = load i32* %A_2_addr_103, align 4


 <State 54>: 7.32ns
ST_54: tmp_49 (196)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:167  %tmp_49 = add i17 %tmp_14, 35

ST_54: tmp_51_cast (197)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:168  %tmp_51_cast = sext i17 %tmp_49 to i64

ST_54: A_0_addr_105 (198)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:169  %A_0_addr_105 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_51_cast

ST_54: A_1_addr_105 (798)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:769  %A_1_addr_105 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_51_cast

ST_54: A_2_addr_105 (1022)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:993  %A_2_addr_105 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_51_cast

ST_54: tmp_270 (1306)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1277  %tmp_270 = add i22 %tmp_239, 31

ST_54: tmp_272_cast (1307)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1278  %tmp_272_cast = sext i22 %tmp_270 to i64

ST_54: C_addr_31 (1308)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1279  %C_addr_31 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_272_cast

ST_54: tmp_724 (3129)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3100  %tmp_724 = add i17 %tmp_690, 34

ST_54: tmp_725_cast (3130)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3101  %tmp_725_cast = sext i17 %tmp_724 to i64

ST_54: A_0_addr_104 (3131)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3102  %A_0_addr_104 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_725_cast

ST_54: A_1_addr_104 (3733)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3704  %A_1_addr_104 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_725_cast

ST_54: A_2_addr_104 (3957)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3928  %A_2_addr_104 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_725_cast

ST_54: StgValue_3541 (6153)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6124  store i32 %result_3_30_2_2_2, i32* %C_addr_30, align 4

ST_54: StgValue_3542 (6216)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6187  store i32 %result_3_31_2_2_2, i32* %C_addr_31, align 4

ST_54: tmp_15_31 (6217)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6188  %tmp_15_31 = mul nsw i32 %A_0_load_96, %B_0_load_9

ST_54: tmp_15_32_0_0_1 (6218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6189  %tmp_15_32_0_0_1 = mul nsw i32 %A_0_load_99, %B_0_load_10

ST_54: A_0_load_102 (6219)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6190  %A_0_load_102 = load i32* %A_0_addr_102, align 4

ST_54: tmp_15_32_0_0_2 (6220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6191  %tmp_15_32_0_0_2 = mul nsw i32 %A_0_load_102, %B_0_load_11

ST_54: tmp_15_32_0_1 (6221)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6192  %tmp_15_32_0_1 = mul nsw i32 %A_0_load_97, %B_0_load_12

ST_54: tmp_15_32_0_1_1 (6222)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6193  %tmp_15_32_0_1_1 = mul nsw i32 %A_0_load_100, %B_0_load_13

ST_54: A_0_load_103 (6223)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6194  %A_0_load_103 = load i32* %A_0_addr_103, align 4

ST_54: tmp_15_32_0_1_2 (6224)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6195  %tmp_15_32_0_1_2 = mul nsw i32 %A_0_load_103, %B_0_load_14

ST_54: A_0_load_104 (6227)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6198  %A_0_load_104 = load i32* %A_0_addr_104, align 4

ST_54: tmp_15_32_1 (6229)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6200  %tmp_15_32_1 = mul nsw i32 %A_1_load_96, %B_1_load_9

ST_54: tmp_15_32_1_0_1 (6230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6201  %tmp_15_32_1_0_1 = mul nsw i32 %A_1_load_99, %B_1_load_10

ST_54: A_1_load_102 (6231)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6202  %A_1_load_102 = load i32* %A_1_addr_102, align 4

ST_54: tmp_15_32_1_0_2 (6232)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6203  %tmp_15_32_1_0_2 = mul nsw i32 %A_1_load_102, %B_1_load_11

ST_54: tmp_15_32_1_1 (6233)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6204  %tmp_15_32_1_1 = mul nsw i32 %A_1_load_97, %B_1_load_12

ST_54: A_1_load_103 (6235)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6206  %A_1_load_103 = load i32* %A_1_addr_103, align 4

ST_54: A_1_load_104 (6239)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6210  %A_1_load_104 = load i32* %A_1_addr_104, align 4

ST_54: A_2_load_102 (6243)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6214  %A_2_load_102 = load i32* %A_2_addr_102, align 4

ST_54: tmp_15_32_2_0_2 (6244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6215  %tmp_15_32_2_0_2 = mul nsw i32 %A_2_load_102, %B_2_load_11

ST_54: tmp_15_32_2_1 (6245)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6216  %tmp_15_32_2_1 = mul nsw i32 %A_2_load_97, %B_2_load_12

ST_54: tmp_15_32_2_1_1 (6246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6217  %tmp_15_32_2_1_1 = mul nsw i32 %A_2_load_100, %B_2_load_13

ST_54: A_2_load_103 (6247)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6218  %A_2_load_103 = load i32* %A_2_addr_103, align 4

ST_54: A_2_load_104 (6251)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6222  %A_2_load_104 = load i32* %A_2_addr_104, align 4

ST_54: tmp804 (6253)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6224  %tmp804 = add i32 %tmp_15_32_0_0_2, %tmp_15_31

ST_54: tmp803 (6254)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6225  %tmp803 = add i32 %tmp_15_32_0_0_1, %tmp804

ST_54: tmp806 (6255)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6226  %tmp806 = add i32 %tmp_15_32_0_1_2, %tmp_15_32_0_1_1

ST_54: tmp805 (6256)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6227  %tmp805 = add i32 %tmp_15_32_0_1, %tmp806

ST_54: tmp802 (6257)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6228  %tmp802 = add i32 %tmp803, %tmp805

ST_54: tmp811 (6260)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6231  %tmp811 = add i32 %tmp_15_32_1_0_1, %tmp_15_32_1

ST_54: tmp812 (6261)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6232  %tmp812 = add i32 %tmp_15_32_1_1, %tmp_15_32_1_0_2

ST_54: tmp810 (6262)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6233  %tmp810 = add i32 %tmp811, %tmp812

ST_54: tmp822 (6271)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6242  %tmp822 = add i32 %tmp_15_32_2_1_1, %tmp_15_32_2_1

ST_54: tmp821 (6272)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6243  %tmp821 = add i32 %tmp_15_32_2_0_2, %tmp822

ST_54: A_0_load_105 (6282)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6253  %A_0_load_105 = load i32* %A_0_addr_105, align 4

ST_54: A_1_load_105 (6294)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6265  %A_1_load_105 = load i32* %A_1_addr_105, align 4

ST_54: A_2_load_105 (6306)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6277  %A_2_load_105 = load i32* %A_2_addr_105, align 4


 <State 55>: 8.21ns
ST_55: tmp_499 (1998)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1969  %tmp_499 = add i17 %tmp_464, 35

ST_55: tmp_500_cast (1999)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1970  %tmp_500_cast = sext i17 %tmp_499 to i64

ST_55: A_0_addr_106 (2000)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1971  %A_0_addr_106 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_500_cast

ST_55: A_1_addr_106 (2600)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2571  %A_1_addr_106 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_500_cast

ST_55: A_2_addr_106 (2824)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2795  %A_2_addr_106 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_500_cast

ST_55: tmp_725 (3132)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3103  %tmp_725 = add i17 %tmp_690, 35

ST_55: tmp_726_cast (3133)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3104  %tmp_726_cast = sext i17 %tmp_725 to i64

ST_55: A_0_addr_107 (3134)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3105  %A_0_addr_107 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_726_cast

ST_55: A_1_addr_107 (3734)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3705  %A_1_addr_107 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_726_cast

ST_55: A_2_addr_107 (3958)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3929  %A_2_addr_107 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_726_cast

ST_55: StgValue_3588 (6216)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6187  store i32 %result_3_31_2_2_2, i32* %C_addr_31, align 4

ST_55: tmp_15_32_0_2 (6225)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6196  %tmp_15_32_0_2 = mul nsw i32 %A_0_load_98, %B_0_load_15

ST_55: tmp_15_32_0_2_1 (6226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6197  %tmp_15_32_0_2_1 = mul nsw i32 %A_0_load_101, %B_0_load_16

ST_55: A_0_load_104 (6227)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6198  %A_0_load_104 = load i32* %A_0_addr_104, align 4

ST_55: tmp_15_32_0_2_2 (6228)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6199  %tmp_15_32_0_2_2 = mul nsw i32 %A_0_load_104, %B_0_load_17

ST_55: tmp_15_32_1_1_1 (6234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6205  %tmp_15_32_1_1_1 = mul nsw i32 %A_1_load_100, %B_1_load_13

ST_55: tmp_15_32_1_1_2 (6236)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6207  %tmp_15_32_1_1_2 = mul nsw i32 %A_1_load_103, %B_1_load_14

ST_55: tmp_15_32_1_2 (6237)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6208  %tmp_15_32_1_2 = mul nsw i32 %A_1_load_98, %B_1_load_15

ST_55: tmp_15_32_1_2_1 (6238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6209  %tmp_15_32_1_2_1 = mul nsw i32 %A_1_load_101, %B_1_load_16

ST_55: A_1_load_104 (6239)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6210  %A_1_load_104 = load i32* %A_1_addr_104, align 4

ST_55: tmp_15_32_1_2_2 (6240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6211  %tmp_15_32_1_2_2 = mul nsw i32 %A_1_load_104, %B_1_load_17

ST_55: tmp_15_32_2 (6241)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6212  %tmp_15_32_2 = mul nsw i32 %A_2_load_96, %B_2_load_9

ST_55: tmp_15_32_2_0_1 (6242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6213  %tmp_15_32_2_0_1 = mul nsw i32 %A_2_load_99, %B_2_load_10

ST_55: tmp_15_32_2_1_2 (6248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6219  %tmp_15_32_2_1_2 = mul nsw i32 %A_2_load_103, %B_2_load_14

ST_55: tmp_15_32_2_2 (6249)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6220  %tmp_15_32_2_2 = mul nsw i32 %A_2_load_98, %B_2_load_15

ST_55: tmp_15_32_2_2_1 (6250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6221  %tmp_15_32_2_2_1 = mul nsw i32 %A_2_load_101, %B_2_load_16

ST_55: A_2_load_104 (6251)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6222  %A_2_load_104 = load i32* %A_2_addr_104, align 4

ST_55: tmp_15_32_2_2_2 (6252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6223  %tmp_15_32_2_2_2 = mul nsw i32 %A_2_load_104, %B_2_load_17

ST_55: tmp809 (6258)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6229  %tmp809 = add i32 %tmp_15_32_0_2_2, %tmp_15_32_0_2_1

ST_55: tmp808 (6259)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6230  %tmp808 = add i32 %tmp_15_32_0_2, %tmp809

ST_55: tmp807 (6263)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6234  %tmp807 = add i32 %tmp808, %tmp810

ST_55: tmp801 (6264)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6235  %tmp801 = add i32 %tmp802, %tmp807

ST_55: tmp816 (6265)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6236  %tmp816 = add i32 %tmp_15_32_1_2, %tmp_15_32_1_1_2

ST_55: tmp815 (6266)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6237  %tmp815 = add i32 %tmp_15_32_1_1_1, %tmp816

ST_55: tmp818 (6267)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6238  %tmp818 = add i32 %tmp_15_32_1_2_2, %tmp_15_32_1_2_1

ST_55: tmp819 (6268)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6239  %tmp819 = add i32 %tmp_15_32_2_0_1, %tmp_15_32_2

ST_55: tmp817 (6269)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6240  %tmp817 = add i32 %tmp818, %tmp819

ST_55: tmp814 (6270)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6241  %tmp814 = add i32 %tmp815, %tmp817

ST_55: tmp824 (6273)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6244  %tmp824 = add i32 %tmp_15_32_2_2, %tmp_15_32_2_1_2

ST_55: tmp825 (6274)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6245  %tmp825 = add i32 %tmp_15_32_2_2_2, %tmp_15_32_2_2_1

ST_55: tmp823 (6275)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6246  %tmp823 = add i32 %tmp824, %tmp825

ST_55: tmp820 (6276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6247  %tmp820 = add i32 %tmp821, %tmp823

ST_55: tmp813 (6277)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6248  %tmp813 = add i32 %tmp814, %tmp820

ST_55: result_3_32_2_2_2 (6278)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6249  %result_3_32_2_2_2 = add nsw i32 %tmp801, %tmp813

ST_55: A_0_load_105 (6282)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6253  %A_0_load_105 = load i32* %A_0_addr_105, align 4

ST_55: A_0_load_106 (6286)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6257  %A_0_load_106 = load i32* %A_0_addr_106, align 4

ST_55: A_0_load_107 (6290)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6261  %A_0_load_107 = load i32* %A_0_addr_107, align 4

ST_55: tmp_15_33_1 (6292)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6263  %tmp_15_33_1 = mul nsw i32 %A_1_load_99, %B_1_load_9

ST_55: tmp_15_33_1_0_1 (6293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6264  %tmp_15_33_1_0_1 = mul nsw i32 %A_1_load_102, %B_1_load_10

ST_55: A_1_load_105 (6294)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6265  %A_1_load_105 = load i32* %A_1_addr_105, align 4

ST_55: tmp_15_33_1_0_2 (6295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6266  %tmp_15_33_1_0_2 = mul nsw i32 %A_1_load_105, %B_1_load_11

ST_55: tmp_15_33_1_1 (6296)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6267  %tmp_15_33_1_1 = mul nsw i32 %A_1_load_100, %B_1_load_12

ST_55: A_1_load_106 (6298)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6269  %A_1_load_106 = load i32* %A_1_addr_106, align 4

ST_55: A_1_load_107 (6302)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6273  %A_1_load_107 = load i32* %A_1_addr_107, align 4

ST_55: A_2_load_105 (6306)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6277  %A_2_load_105 = load i32* %A_2_addr_105, align 4

ST_55: A_2_load_106 (6310)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6281  %A_2_load_106 = load i32* %A_2_addr_106, align 4

ST_55: A_2_load_107 (6314)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6285  %A_2_load_107 = load i32* %A_2_addr_107, align 4

ST_55: tmp836 (6323)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6294  %tmp836 = add i32 %tmp_15_33_1_0_1, %tmp_15_33_1

ST_55: tmp837 (6324)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6295  %tmp837 = add i32 %tmp_15_33_1_1, %tmp_15_33_1_0_2

ST_55: tmp835 (6325)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6296  %tmp835 = add i32 %tmp836, %tmp837


 <State 56>: 8.21ns
ST_56: tmp_50 (199)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:170  %tmp_50 = add i17 %tmp_14, 36

ST_56: tmp_52_cast (200)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:171  %tmp_52_cast = sext i17 %tmp_50 to i64

ST_56: A_0_addr_108 (201)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:172  %A_0_addr_108 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_52_cast

ST_56: A_1_addr_108 (799)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:770  %A_1_addr_108 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_52_cast

ST_56: A_2_addr_108 (1023)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:994  %A_2_addr_108 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_52_cast

ST_56: tmp_271 (1309)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1280  %tmp_271 = add i22 %tmp_239, 32

ST_56: tmp_273_cast (1310)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1281  %tmp_273_cast = sext i22 %tmp_271 to i64

ST_56: C_addr_32 (1311)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1282  %C_addr_32 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_273_cast

ST_56: tmp_500 (2001)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1972  %tmp_500 = add i17 %tmp_464, 36

ST_56: tmp_501_cast (2002)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1973  %tmp_501_cast = sext i17 %tmp_500 to i64

ST_56: A_0_addr_109 (2003)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1974  %A_0_addr_109 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_501_cast

ST_56: A_1_addr_109 (2601)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2572  %A_1_addr_109 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_501_cast

ST_56: A_2_addr_109 (2825)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2796  %A_2_addr_109 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_501_cast

ST_56: StgValue_3651 (6279)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6250  store i32 %result_3_32_2_2_2, i32* %C_addr_32, align 4

ST_56: tmp_15_32 (6280)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6251  %tmp_15_32 = mul nsw i32 %A_0_load_99, %B_0_load_9

ST_56: tmp_15_33_0_0_1 (6281)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6252  %tmp_15_33_0_0_1 = mul nsw i32 %A_0_load_102, %B_0_load_10

ST_56: tmp_15_33_0_0_2 (6283)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6254  %tmp_15_33_0_0_2 = mul nsw i32 %A_0_load_105, %B_0_load_11

ST_56: tmp_15_33_0_1 (6284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6255  %tmp_15_33_0_1 = mul nsw i32 %A_0_load_100, %B_0_load_12

ST_56: tmp_15_33_0_1_1 (6285)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6256  %tmp_15_33_0_1_1 = mul nsw i32 %A_0_load_103, %B_0_load_13

ST_56: A_0_load_106 (6286)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6257  %A_0_load_106 = load i32* %A_0_addr_106, align 4

ST_56: tmp_15_33_0_1_2 (6287)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6258  %tmp_15_33_0_1_2 = mul nsw i32 %A_0_load_106, %B_0_load_14

ST_56: tmp_15_33_0_2 (6288)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6259  %tmp_15_33_0_2 = mul nsw i32 %A_0_load_101, %B_0_load_15

ST_56: tmp_15_33_0_2_1 (6289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6260  %tmp_15_33_0_2_1 = mul nsw i32 %A_0_load_104, %B_0_load_16

ST_56: A_0_load_107 (6290)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6261  %A_0_load_107 = load i32* %A_0_addr_107, align 4

ST_56: tmp_15_33_0_2_2 (6291)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6262  %tmp_15_33_0_2_2 = mul nsw i32 %A_0_load_107, %B_0_load_17

ST_56: tmp_15_33_1_1_1 (6297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6268  %tmp_15_33_1_1_1 = mul nsw i32 %A_1_load_103, %B_1_load_13

ST_56: A_1_load_106 (6298)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6269  %A_1_load_106 = load i32* %A_1_addr_106, align 4

ST_56: tmp_15_33_1_1_2 (6299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6270  %tmp_15_33_1_1_2 = mul nsw i32 %A_1_load_106, %B_1_load_14

ST_56: tmp_15_33_1_2 (6300)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6271  %tmp_15_33_1_2 = mul nsw i32 %A_1_load_101, %B_1_load_15

ST_56: tmp_15_33_1_2_1 (6301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6272  %tmp_15_33_1_2_1 = mul nsw i32 %A_1_load_104, %B_1_load_16

ST_56: A_1_load_107 (6302)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6273  %A_1_load_107 = load i32* %A_1_addr_107, align 4

ST_56: tmp_15_33_1_2_2 (6303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6274  %tmp_15_33_1_2_2 = mul nsw i32 %A_1_load_107, %B_1_load_17

ST_56: tmp_15_33_2 (6304)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6275  %tmp_15_33_2 = mul nsw i32 %A_2_load_99, %B_2_load_9

ST_56: tmp_15_33_2_0_1 (6305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6276  %tmp_15_33_2_0_1 = mul nsw i32 %A_2_load_102, %B_2_load_10

ST_56: tmp_15_33_2_0_2 (6307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6278  %tmp_15_33_2_0_2 = mul nsw i32 %A_2_load_105, %B_2_load_11

ST_56: tmp_15_33_2_1 (6308)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6279  %tmp_15_33_2_1 = mul nsw i32 %A_2_load_100, %B_2_load_12

ST_56: tmp_15_33_2_1_1 (6309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6280  %tmp_15_33_2_1_1 = mul nsw i32 %A_2_load_103, %B_2_load_13

ST_56: A_2_load_106 (6310)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6281  %A_2_load_106 = load i32* %A_2_addr_106, align 4

ST_56: tmp_15_33_2_1_2 (6311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6282  %tmp_15_33_2_1_2 = mul nsw i32 %A_2_load_106, %B_2_load_14

ST_56: tmp_15_33_2_2 (6312)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6283  %tmp_15_33_2_2 = mul nsw i32 %A_2_load_101, %B_2_load_15

ST_56: tmp_15_33_2_2_1 (6313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6284  %tmp_15_33_2_2_1 = mul nsw i32 %A_2_load_104, %B_2_load_16

ST_56: A_2_load_107 (6314)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6285  %A_2_load_107 = load i32* %A_2_addr_107, align 4

ST_56: tmp_15_33_2_2_2 (6315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6286  %tmp_15_33_2_2_2 = mul nsw i32 %A_2_load_107, %B_2_load_17

ST_56: tmp829 (6316)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6287  %tmp829 = add i32 %tmp_15_33_0_0_2, %tmp_15_32

ST_56: tmp828 (6317)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6288  %tmp828 = add i32 %tmp_15_33_0_0_1, %tmp829

ST_56: tmp831 (6318)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6289  %tmp831 = add i32 %tmp_15_33_0_1_2, %tmp_15_33_0_1_1

ST_56: tmp830 (6319)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6290  %tmp830 = add i32 %tmp_15_33_0_1, %tmp831

ST_56: tmp827 (6320)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6291  %tmp827 = add i32 %tmp828, %tmp830

ST_56: tmp834 (6321)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6292  %tmp834 = add i32 %tmp_15_33_0_2_2, %tmp_15_33_0_2_1

ST_56: tmp833 (6322)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6293  %tmp833 = add i32 %tmp_15_33_0_2, %tmp834

ST_56: tmp832 (6326)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6297  %tmp832 = add i32 %tmp833, %tmp835

ST_56: tmp826 (6327)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6298  %tmp826 = add i32 %tmp827, %tmp832

ST_56: tmp841 (6328)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6299  %tmp841 = add i32 %tmp_15_33_1_2, %tmp_15_33_1_1_2

ST_56: tmp840 (6329)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6300  %tmp840 = add i32 %tmp_15_33_1_1_1, %tmp841

ST_56: tmp843 (6330)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6301  %tmp843 = add i32 %tmp_15_33_1_2_2, %tmp_15_33_1_2_1

ST_56: tmp844 (6331)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6302  %tmp844 = add i32 %tmp_15_33_2_0_1, %tmp_15_33_2

ST_56: tmp842 (6332)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6303  %tmp842 = add i32 %tmp843, %tmp844

ST_56: tmp839 (6333)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6304  %tmp839 = add i32 %tmp840, %tmp842

ST_56: tmp847 (6334)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6305  %tmp847 = add i32 %tmp_15_33_2_1_1, %tmp_15_33_2_1

ST_56: tmp846 (6335)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6306  %tmp846 = add i32 %tmp_15_33_2_0_2, %tmp847

ST_56: tmp849 (6336)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6307  %tmp849 = add i32 %tmp_15_33_2_2, %tmp_15_33_2_1_2

ST_56: tmp850 (6337)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6308  %tmp850 = add i32 %tmp_15_33_2_2_2, %tmp_15_33_2_2_1

ST_56: tmp848 (6338)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6309  %tmp848 = add i32 %tmp849, %tmp850

ST_56: tmp845 (6339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6310  %tmp845 = add i32 %tmp846, %tmp848

ST_56: tmp838 (6340)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6311  %tmp838 = add i32 %tmp839, %tmp845

ST_56: result_3_33_2_2_2 (6341)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6312  %result_3_33_2_2_2 = add nsw i32 %tmp826, %tmp838

ST_56: A_0_load_108 (6345)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6316  %A_0_load_108 = load i32* %A_0_addr_108, align 4

ST_56: A_0_load_109 (6349)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6320  %A_0_load_109 = load i32* %A_0_addr_109, align 4

ST_56: A_1_load_108 (6357)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6328  %A_1_load_108 = load i32* %A_1_addr_108, align 4

ST_56: A_1_load_109 (6361)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6332  %A_1_load_109 = load i32* %A_1_addr_109, align 4

ST_56: A_2_load_108 (6369)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6340  %A_2_load_108 = load i32* %A_2_addr_108, align 4

ST_56: A_2_load_109 (6373)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6344  %A_2_load_109 = load i32* %A_2_addr_109, align 4


 <State 57>: 7.32ns
ST_57: tmp_51 (202)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:173  %tmp_51 = add i17 %tmp_14, 37

ST_57: tmp_53_cast (203)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:174  %tmp_53_cast = sext i17 %tmp_51 to i64

ST_57: A_0_addr_111 (204)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:175  %A_0_addr_111 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_53_cast

ST_57: A_1_addr_111 (800)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:771  %A_1_addr_111 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_53_cast

ST_57: A_2_addr_111 (1024)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:995  %A_2_addr_111 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_53_cast

ST_57: tmp_272 (1312)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1283  %tmp_272 = add i22 %tmp_239, 33

ST_57: tmp_274_cast (1313)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1284  %tmp_274_cast = sext i22 %tmp_272 to i64

ST_57: C_addr_33 (1314)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1285  %C_addr_33 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_274_cast

ST_57: tmp_726 (3135)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3106  %tmp_726 = add i17 %tmp_690, 36

ST_57: tmp_727_cast (3136)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3107  %tmp_727_cast = sext i17 %tmp_726 to i64

ST_57: A_0_addr_110 (3137)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3108  %A_0_addr_110 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_727_cast

ST_57: A_1_addr_110 (3735)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3706  %A_1_addr_110 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_727_cast

ST_57: A_2_addr_110 (3959)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3930  %A_2_addr_110 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_727_cast

ST_57: StgValue_3723 (6279)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6250  store i32 %result_3_32_2_2_2, i32* %C_addr_32, align 4

ST_57: StgValue_3724 (6342)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6313  store i32 %result_3_33_2_2_2, i32* %C_addr_33, align 4

ST_57: tmp_15_33 (6343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6314  %tmp_15_33 = mul nsw i32 %A_0_load_102, %B_0_load_9

ST_57: tmp_15_34_0_0_1 (6344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6315  %tmp_15_34_0_0_1 = mul nsw i32 %A_0_load_105, %B_0_load_10

ST_57: A_0_load_108 (6345)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6316  %A_0_load_108 = load i32* %A_0_addr_108, align 4

ST_57: tmp_15_34_0_0_2 (6346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6317  %tmp_15_34_0_0_2 = mul nsw i32 %A_0_load_108, %B_0_load_11

ST_57: tmp_15_34_0_1 (6347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6318  %tmp_15_34_0_1 = mul nsw i32 %A_0_load_103, %B_0_load_12

ST_57: tmp_15_34_0_1_1 (6348)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6319  %tmp_15_34_0_1_1 = mul nsw i32 %A_0_load_106, %B_0_load_13

ST_57: A_0_load_109 (6349)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6320  %A_0_load_109 = load i32* %A_0_addr_109, align 4

ST_57: tmp_15_34_0_1_2 (6350)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6321  %tmp_15_34_0_1_2 = mul nsw i32 %A_0_load_109, %B_0_load_14

ST_57: A_0_load_110 (6353)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6324  %A_0_load_110 = load i32* %A_0_addr_110, align 4

ST_57: tmp_15_34_1 (6355)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6326  %tmp_15_34_1 = mul nsw i32 %A_1_load_102, %B_1_load_9

ST_57: tmp_15_34_1_0_1 (6356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6327  %tmp_15_34_1_0_1 = mul nsw i32 %A_1_load_105, %B_1_load_10

ST_57: A_1_load_108 (6357)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6328  %A_1_load_108 = load i32* %A_1_addr_108, align 4

ST_57: tmp_15_34_1_0_2 (6358)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6329  %tmp_15_34_1_0_2 = mul nsw i32 %A_1_load_108, %B_1_load_11

ST_57: tmp_15_34_1_1 (6359)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6330  %tmp_15_34_1_1 = mul nsw i32 %A_1_load_103, %B_1_load_12

ST_57: A_1_load_109 (6361)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6332  %A_1_load_109 = load i32* %A_1_addr_109, align 4

ST_57: A_1_load_110 (6365)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6336  %A_1_load_110 = load i32* %A_1_addr_110, align 4

ST_57: A_2_load_108 (6369)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6340  %A_2_load_108 = load i32* %A_2_addr_108, align 4

ST_57: A_2_load_109 (6373)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6344  %A_2_load_109 = load i32* %A_2_addr_109, align 4

ST_57: A_2_load_110 (6377)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6348  %A_2_load_110 = load i32* %A_2_addr_110, align 4

ST_57: tmp854 (6379)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6350  %tmp854 = add i32 %tmp_15_34_0_0_2, %tmp_15_33

ST_57: tmp853 (6380)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6351  %tmp853 = add i32 %tmp_15_34_0_0_1, %tmp854

ST_57: tmp856 (6381)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6352  %tmp856 = add i32 %tmp_15_34_0_1_2, %tmp_15_34_0_1_1

ST_57: tmp855 (6382)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6353  %tmp855 = add i32 %tmp_15_34_0_1, %tmp856

ST_57: tmp852 (6383)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6354  %tmp852 = add i32 %tmp853, %tmp855

ST_57: tmp861 (6386)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6357  %tmp861 = add i32 %tmp_15_34_1_0_1, %tmp_15_34_1

ST_57: tmp862 (6387)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6358  %tmp862 = add i32 %tmp_15_34_1_1, %tmp_15_34_1_0_2

ST_57: tmp860 (6388)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6359  %tmp860 = add i32 %tmp861, %tmp862

ST_57: A_0_load_111 (6408)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6379  %A_0_load_111 = load i32* %A_0_addr_111, align 4

ST_57: A_1_load_111 (6420)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6391  %A_1_load_111 = load i32* %A_1_addr_111, align 4

ST_57: A_2_load_111 (6432)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6403  %A_2_load_111 = load i32* %A_2_addr_111, align 4


 <State 58>: 8.21ns
ST_58: tmp_501 (2004)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1975  %tmp_501 = add i17 %tmp_464, 37

ST_58: tmp_502_cast (2005)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1976  %tmp_502_cast = sext i17 %tmp_501 to i64

ST_58: A_0_addr_112 (2006)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1977  %A_0_addr_112 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_502_cast

ST_58: A_1_addr_112 (2602)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2573  %A_1_addr_112 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_502_cast

ST_58: A_2_addr_112 (2826)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2797  %A_2_addr_112 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_502_cast

ST_58: tmp_727 (3138)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3109  %tmp_727 = add i17 %tmp_690, 37

ST_58: tmp_728_cast (3139)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3110  %tmp_728_cast = sext i17 %tmp_727 to i64

ST_58: A_0_addr_113 (3140)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3111  %A_0_addr_113 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_728_cast

ST_58: A_1_addr_113 (3736)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3707  %A_1_addr_113 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_728_cast

ST_58: A_2_addr_113 (3960)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3931  %A_2_addr_113 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_728_cast

ST_58: StgValue_3765 (6342)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6313  store i32 %result_3_33_2_2_2, i32* %C_addr_33, align 4

ST_58: tmp_15_34_0_2 (6351)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6322  %tmp_15_34_0_2 = mul nsw i32 %A_0_load_104, %B_0_load_15

ST_58: tmp_15_34_0_2_1 (6352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6323  %tmp_15_34_0_2_1 = mul nsw i32 %A_0_load_107, %B_0_load_16

ST_58: A_0_load_110 (6353)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6324  %A_0_load_110 = load i32* %A_0_addr_110, align 4

ST_58: tmp_15_34_0_2_2 (6354)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6325  %tmp_15_34_0_2_2 = mul nsw i32 %A_0_load_110, %B_0_load_17

ST_58: tmp_15_34_1_1_1 (6360)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6331  %tmp_15_34_1_1_1 = mul nsw i32 %A_1_load_106, %B_1_load_13

ST_58: tmp_15_34_1_1_2 (6362)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6333  %tmp_15_34_1_1_2 = mul nsw i32 %A_1_load_109, %B_1_load_14

ST_58: tmp_15_34_1_2 (6363)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6334  %tmp_15_34_1_2 = mul nsw i32 %A_1_load_104, %B_1_load_15

ST_58: tmp_15_34_1_2_1 (6364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6335  %tmp_15_34_1_2_1 = mul nsw i32 %A_1_load_107, %B_1_load_16

ST_58: A_1_load_110 (6365)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6336  %A_1_load_110 = load i32* %A_1_addr_110, align 4

ST_58: tmp_15_34_1_2_2 (6366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6337  %tmp_15_34_1_2_2 = mul nsw i32 %A_1_load_110, %B_1_load_17

ST_58: tmp_15_34_2 (6367)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6338  %tmp_15_34_2 = mul nsw i32 %A_2_load_102, %B_2_load_9

ST_58: tmp_15_34_2_0_1 (6368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6339  %tmp_15_34_2_0_1 = mul nsw i32 %A_2_load_105, %B_2_load_10

ST_58: tmp_15_34_2_0_2 (6370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6341  %tmp_15_34_2_0_2 = mul nsw i32 %A_2_load_108, %B_2_load_11

ST_58: tmp_15_34_2_1 (6371)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6342  %tmp_15_34_2_1 = mul nsw i32 %A_2_load_103, %B_2_load_12

ST_58: tmp_15_34_2_1_1 (6372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6343  %tmp_15_34_2_1_1 = mul nsw i32 %A_2_load_106, %B_2_load_13

ST_58: tmp_15_34_2_1_2 (6374)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6345  %tmp_15_34_2_1_2 = mul nsw i32 %A_2_load_109, %B_2_load_14

ST_58: tmp_15_34_2_2 (6375)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6346  %tmp_15_34_2_2 = mul nsw i32 %A_2_load_104, %B_2_load_15

ST_58: tmp_15_34_2_2_1 (6376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6347  %tmp_15_34_2_2_1 = mul nsw i32 %A_2_load_107, %B_2_load_16

ST_58: A_2_load_110 (6377)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6348  %A_2_load_110 = load i32* %A_2_addr_110, align 4

ST_58: tmp_15_34_2_2_2 (6378)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6349  %tmp_15_34_2_2_2 = mul nsw i32 %A_2_load_110, %B_2_load_17

ST_58: tmp859 (6384)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6355  %tmp859 = add i32 %tmp_15_34_0_2_2, %tmp_15_34_0_2_1

ST_58: tmp858 (6385)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6356  %tmp858 = add i32 %tmp_15_34_0_2, %tmp859

ST_58: tmp857 (6389)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6360  %tmp857 = add i32 %tmp858, %tmp860

ST_58: tmp851 (6390)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6361  %tmp851 = add i32 %tmp852, %tmp857

ST_58: tmp866 (6391)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6362  %tmp866 = add i32 %tmp_15_34_1_2, %tmp_15_34_1_1_2

ST_58: tmp865 (6392)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6363  %tmp865 = add i32 %tmp_15_34_1_1_1, %tmp866

ST_58: tmp868 (6393)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6364  %tmp868 = add i32 %tmp_15_34_1_2_2, %tmp_15_34_1_2_1

ST_58: tmp869 (6394)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6365  %tmp869 = add i32 %tmp_15_34_2_0_1, %tmp_15_34_2

ST_58: tmp867 (6395)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6366  %tmp867 = add i32 %tmp868, %tmp869

ST_58: tmp864 (6396)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6367  %tmp864 = add i32 %tmp865, %tmp867

ST_58: tmp872 (6397)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6368  %tmp872 = add i32 %tmp_15_34_2_1_1, %tmp_15_34_2_1

ST_58: tmp871 (6398)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6369  %tmp871 = add i32 %tmp_15_34_2_0_2, %tmp872

ST_58: tmp874 (6399)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6370  %tmp874 = add i32 %tmp_15_34_2_2, %tmp_15_34_2_1_2

ST_58: tmp875 (6400)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6371  %tmp875 = add i32 %tmp_15_34_2_2_2, %tmp_15_34_2_2_1

ST_58: tmp873 (6401)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6372  %tmp873 = add i32 %tmp874, %tmp875

ST_58: tmp870 (6402)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6373  %tmp870 = add i32 %tmp871, %tmp873

ST_58: tmp863 (6403)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6374  %tmp863 = add i32 %tmp864, %tmp870

ST_58: result_3_34_2_2_2 (6404)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6375  %result_3_34_2_2_2 = add nsw i32 %tmp851, %tmp863

ST_58: A_0_load_111 (6408)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6379  %A_0_load_111 = load i32* %A_0_addr_111, align 4

ST_58: A_0_load_112 (6412)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6383  %A_0_load_112 = load i32* %A_0_addr_112, align 4

ST_58: A_0_load_113 (6416)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6387  %A_0_load_113 = load i32* %A_0_addr_113, align 4

ST_58: tmp_15_35_1 (6418)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6389  %tmp_15_35_1 = mul nsw i32 %A_1_load_105, %B_1_load_9

ST_58: tmp_15_35_1_0_1 (6419)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6390  %tmp_15_35_1_0_1 = mul nsw i32 %A_1_load_108, %B_1_load_10

ST_58: A_1_load_111 (6420)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6391  %A_1_load_111 = load i32* %A_1_addr_111, align 4

ST_58: tmp_15_35_1_0_2 (6421)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6392  %tmp_15_35_1_0_2 = mul nsw i32 %A_1_load_111, %B_1_load_11

ST_58: tmp_15_35_1_1 (6422)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6393  %tmp_15_35_1_1 = mul nsw i32 %A_1_load_106, %B_1_load_12

ST_58: A_1_load_112 (6424)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6395  %A_1_load_112 = load i32* %A_1_addr_112, align 4

ST_58: A_1_load_113 (6428)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6399  %A_1_load_113 = load i32* %A_1_addr_113, align 4

ST_58: A_2_load_111 (6432)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6403  %A_2_load_111 = load i32* %A_2_addr_111, align 4

ST_58: A_2_load_112 (6436)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6407  %A_2_load_112 = load i32* %A_2_addr_112, align 4

ST_58: A_2_load_113 (6440)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6411  %A_2_load_113 = load i32* %A_2_addr_113, align 4

ST_58: tmp886 (6449)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6420  %tmp886 = add i32 %tmp_15_35_1_0_1, %tmp_15_35_1

ST_58: tmp887 (6450)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6421  %tmp887 = add i32 %tmp_15_35_1_1, %tmp_15_35_1_0_2

ST_58: tmp885 (6451)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6422  %tmp885 = add i32 %tmp886, %tmp887


 <State 59>: 8.21ns
ST_59: tmp_52 (205)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:176  %tmp_52 = add i17 %tmp_14, 38

ST_59: tmp_54_cast (206)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:177  %tmp_54_cast = sext i17 %tmp_52 to i64

ST_59: A_0_addr_114 (207)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:178  %A_0_addr_114 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_54_cast

ST_59: A_1_addr_114 (801)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:772  %A_1_addr_114 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_54_cast

ST_59: A_2_addr_114 (1025)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:996  %A_2_addr_114 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_54_cast

ST_59: tmp_273 (1315)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1286  %tmp_273 = add i22 %tmp_239, 34

ST_59: tmp_275_cast (1316)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1287  %tmp_275_cast = sext i22 %tmp_273 to i64

ST_59: C_addr_34 (1317)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1288  %C_addr_34 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_275_cast

ST_59: tmp_502 (2007)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1978  %tmp_502 = add i17 %tmp_464, 38

ST_59: tmp_503_cast (2008)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1979  %tmp_503_cast = sext i17 %tmp_502 to i64

ST_59: A_0_addr_115 (2009)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1980  %A_0_addr_115 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_503_cast

ST_59: A_1_addr_115 (2603)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2574  %A_1_addr_115 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_503_cast

ST_59: A_2_addr_115 (2827)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2798  %A_2_addr_115 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_503_cast

ST_59: StgValue_3833 (6405)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6376  store i32 %result_3_34_2_2_2, i32* %C_addr_34, align 4

ST_59: tmp_15_34 (6406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6377  %tmp_15_34 = mul nsw i32 %A_0_load_105, %B_0_load_9

ST_59: tmp_15_35_0_0_1 (6407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6378  %tmp_15_35_0_0_1 = mul nsw i32 %A_0_load_108, %B_0_load_10

ST_59: tmp_15_35_0_0_2 (6409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6380  %tmp_15_35_0_0_2 = mul nsw i32 %A_0_load_111, %B_0_load_11

ST_59: tmp_15_35_0_1 (6410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6381  %tmp_15_35_0_1 = mul nsw i32 %A_0_load_106, %B_0_load_12

ST_59: tmp_15_35_0_1_1 (6411)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6382  %tmp_15_35_0_1_1 = mul nsw i32 %A_0_load_109, %B_0_load_13

ST_59: A_0_load_112 (6412)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6383  %A_0_load_112 = load i32* %A_0_addr_112, align 4

ST_59: tmp_15_35_0_1_2 (6413)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6384  %tmp_15_35_0_1_2 = mul nsw i32 %A_0_load_112, %B_0_load_14

ST_59: tmp_15_35_0_2 (6414)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6385  %tmp_15_35_0_2 = mul nsw i32 %A_0_load_107, %B_0_load_15

ST_59: tmp_15_35_0_2_1 (6415)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6386  %tmp_15_35_0_2_1 = mul nsw i32 %A_0_load_110, %B_0_load_16

ST_59: A_0_load_113 (6416)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6387  %A_0_load_113 = load i32* %A_0_addr_113, align 4

ST_59: tmp_15_35_0_2_2 (6417)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6388  %tmp_15_35_0_2_2 = mul nsw i32 %A_0_load_113, %B_0_load_17

ST_59: tmp_15_35_1_1_1 (6423)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6394  %tmp_15_35_1_1_1 = mul nsw i32 %A_1_load_109, %B_1_load_13

ST_59: A_1_load_112 (6424)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6395  %A_1_load_112 = load i32* %A_1_addr_112, align 4

ST_59: tmp_15_35_1_1_2 (6425)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6396  %tmp_15_35_1_1_2 = mul nsw i32 %A_1_load_112, %B_1_load_14

ST_59: tmp_15_35_1_2 (6426)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6397  %tmp_15_35_1_2 = mul nsw i32 %A_1_load_107, %B_1_load_15

ST_59: tmp_15_35_1_2_1 (6427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6398  %tmp_15_35_1_2_1 = mul nsw i32 %A_1_load_110, %B_1_load_16

ST_59: A_1_load_113 (6428)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6399  %A_1_load_113 = load i32* %A_1_addr_113, align 4

ST_59: tmp_15_35_1_2_2 (6429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6400  %tmp_15_35_1_2_2 = mul nsw i32 %A_1_load_113, %B_1_load_17

ST_59: tmp_15_35_2 (6430)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6401  %tmp_15_35_2 = mul nsw i32 %A_2_load_105, %B_2_load_9

ST_59: tmp_15_35_2_0_1 (6431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6402  %tmp_15_35_2_0_1 = mul nsw i32 %A_2_load_108, %B_2_load_10

ST_59: tmp_15_35_2_0_2 (6433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6404  %tmp_15_35_2_0_2 = mul nsw i32 %A_2_load_111, %B_2_load_11

ST_59: tmp_15_35_2_1 (6434)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6405  %tmp_15_35_2_1 = mul nsw i32 %A_2_load_106, %B_2_load_12

ST_59: tmp_15_35_2_1_1 (6435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6406  %tmp_15_35_2_1_1 = mul nsw i32 %A_2_load_109, %B_2_load_13

ST_59: A_2_load_112 (6436)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6407  %A_2_load_112 = load i32* %A_2_addr_112, align 4

ST_59: tmp_15_35_2_1_2 (6437)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6408  %tmp_15_35_2_1_2 = mul nsw i32 %A_2_load_112, %B_2_load_14

ST_59: tmp_15_35_2_2 (6438)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6409  %tmp_15_35_2_2 = mul nsw i32 %A_2_load_107, %B_2_load_15

ST_59: tmp_15_35_2_2_1 (6439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6410  %tmp_15_35_2_2_1 = mul nsw i32 %A_2_load_110, %B_2_load_16

ST_59: A_2_load_113 (6440)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6411  %A_2_load_113 = load i32* %A_2_addr_113, align 4

ST_59: tmp_15_35_2_2_2 (6441)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6412  %tmp_15_35_2_2_2 = mul nsw i32 %A_2_load_113, %B_2_load_17

ST_59: tmp879 (6442)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6413  %tmp879 = add i32 %tmp_15_35_0_0_2, %tmp_15_34

ST_59: tmp878 (6443)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6414  %tmp878 = add i32 %tmp_15_35_0_0_1, %tmp879

ST_59: tmp881 (6444)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6415  %tmp881 = add i32 %tmp_15_35_0_1_2, %tmp_15_35_0_1_1

ST_59: tmp880 (6445)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6416  %tmp880 = add i32 %tmp_15_35_0_1, %tmp881

ST_59: tmp877 (6446)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6417  %tmp877 = add i32 %tmp878, %tmp880

ST_59: tmp884 (6447)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6418  %tmp884 = add i32 %tmp_15_35_0_2_2, %tmp_15_35_0_2_1

ST_59: tmp883 (6448)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6419  %tmp883 = add i32 %tmp_15_35_0_2, %tmp884

ST_59: tmp882 (6452)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6423  %tmp882 = add i32 %tmp883, %tmp885

ST_59: tmp876 (6453)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6424  %tmp876 = add i32 %tmp877, %tmp882

ST_59: tmp891 (6454)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6425  %tmp891 = add i32 %tmp_15_35_1_2, %tmp_15_35_1_1_2

ST_59: tmp890 (6455)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6426  %tmp890 = add i32 %tmp_15_35_1_1_1, %tmp891

ST_59: tmp893 (6456)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6427  %tmp893 = add i32 %tmp_15_35_1_2_2, %tmp_15_35_1_2_1

ST_59: tmp894 (6457)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6428  %tmp894 = add i32 %tmp_15_35_2_0_1, %tmp_15_35_2

ST_59: tmp892 (6458)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6429  %tmp892 = add i32 %tmp893, %tmp894

ST_59: tmp889 (6459)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6430  %tmp889 = add i32 %tmp890, %tmp892

ST_59: tmp897 (6460)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6431  %tmp897 = add i32 %tmp_15_35_2_1_1, %tmp_15_35_2_1

ST_59: tmp896 (6461)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6432  %tmp896 = add i32 %tmp_15_35_2_0_2, %tmp897

ST_59: tmp899 (6462)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6433  %tmp899 = add i32 %tmp_15_35_2_2, %tmp_15_35_2_1_2

ST_59: tmp900 (6463)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6434  %tmp900 = add i32 %tmp_15_35_2_2_2, %tmp_15_35_2_2_1

ST_59: tmp898 (6464)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6435  %tmp898 = add i32 %tmp899, %tmp900

ST_59: tmp895 (6465)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6436  %tmp895 = add i32 %tmp896, %tmp898

ST_59: tmp888 (6466)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6437  %tmp888 = add i32 %tmp889, %tmp895

ST_59: result_3_35_2_2_2 (6467)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6438  %result_3_35_2_2_2 = add nsw i32 %tmp876, %tmp888

ST_59: A_0_load_114 (6471)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6442  %A_0_load_114 = load i32* %A_0_addr_114, align 4

ST_59: A_0_load_115 (6475)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6446  %A_0_load_115 = load i32* %A_0_addr_115, align 4

ST_59: A_1_load_114 (6483)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6454  %A_1_load_114 = load i32* %A_1_addr_114, align 4

ST_59: A_1_load_115 (6487)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6458  %A_1_load_115 = load i32* %A_1_addr_115, align 4

ST_59: A_2_load_114 (6495)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6466  %A_2_load_114 = load i32* %A_2_addr_114, align 4

ST_59: A_2_load_115 (6499)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6470  %A_2_load_115 = load i32* %A_2_addr_115, align 4


 <State 60>: 7.32ns
ST_60: tmp_53 (208)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:179  %tmp_53 = add i17 %tmp_14, 39

ST_60: tmp_55_cast (209)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:180  %tmp_55_cast = sext i17 %tmp_53 to i64

ST_60: A_0_addr_117 (210)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:181  %A_0_addr_117 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_55_cast

ST_60: A_1_addr_117 (802)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:773  %A_1_addr_117 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_55_cast

ST_60: A_2_addr_117 (1026)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:997  %A_2_addr_117 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_55_cast

ST_60: tmp_274 (1318)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1289  %tmp_274 = add i22 %tmp_239, 35

ST_60: tmp_276_cast (1319)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1290  %tmp_276_cast = sext i22 %tmp_274 to i64

ST_60: C_addr_35 (1320)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1291  %C_addr_35 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_276_cast

ST_60: tmp_728 (3141)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3112  %tmp_728 = add i17 %tmp_690, 38

ST_60: tmp_729_cast (3142)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3113  %tmp_729_cast = sext i17 %tmp_728 to i64

ST_60: A_0_addr_116 (3143)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3114  %A_0_addr_116 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_729_cast

ST_60: A_1_addr_116 (3737)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3708  %A_1_addr_116 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_729_cast

ST_60: A_2_addr_116 (3961)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3932  %A_2_addr_116 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_729_cast

ST_60: StgValue_3905 (6405)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6376  store i32 %result_3_34_2_2_2, i32* %C_addr_34, align 4

ST_60: StgValue_3906 (6468)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6439  store i32 %result_3_35_2_2_2, i32* %C_addr_35, align 4

ST_60: tmp_15_35 (6469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6440  %tmp_15_35 = mul nsw i32 %A_0_load_108, %B_0_load_9

ST_60: tmp_15_36_0_0_1 (6470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6441  %tmp_15_36_0_0_1 = mul nsw i32 %A_0_load_111, %B_0_load_10

ST_60: A_0_load_114 (6471)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6442  %A_0_load_114 = load i32* %A_0_addr_114, align 4

ST_60: tmp_15_36_0_0_2 (6472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6443  %tmp_15_36_0_0_2 = mul nsw i32 %A_0_load_114, %B_0_load_11

ST_60: tmp_15_36_0_1 (6473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6444  %tmp_15_36_0_1 = mul nsw i32 %A_0_load_109, %B_0_load_12

ST_60: tmp_15_36_0_1_1 (6474)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6445  %tmp_15_36_0_1_1 = mul nsw i32 %A_0_load_112, %B_0_load_13

ST_60: A_0_load_115 (6475)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6446  %A_0_load_115 = load i32* %A_0_addr_115, align 4

ST_60: tmp_15_36_0_1_2 (6476)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6447  %tmp_15_36_0_1_2 = mul nsw i32 %A_0_load_115, %B_0_load_14

ST_60: A_0_load_116 (6479)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6450  %A_0_load_116 = load i32* %A_0_addr_116, align 4

ST_60: tmp_15_36_1 (6481)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6452  %tmp_15_36_1 = mul nsw i32 %A_1_load_108, %B_1_load_9

ST_60: tmp_15_36_1_0_1 (6482)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6453  %tmp_15_36_1_0_1 = mul nsw i32 %A_1_load_111, %B_1_load_10

ST_60: A_1_load_114 (6483)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6454  %A_1_load_114 = load i32* %A_1_addr_114, align 4

ST_60: tmp_15_36_1_0_2 (6484)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6455  %tmp_15_36_1_0_2 = mul nsw i32 %A_1_load_114, %B_1_load_11

ST_60: tmp_15_36_1_1 (6485)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6456  %tmp_15_36_1_1 = mul nsw i32 %A_1_load_109, %B_1_load_12

ST_60: A_1_load_115 (6487)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6458  %A_1_load_115 = load i32* %A_1_addr_115, align 4

ST_60: A_1_load_116 (6491)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6462  %A_1_load_116 = load i32* %A_1_addr_116, align 4

ST_60: A_2_load_114 (6495)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6466  %A_2_load_114 = load i32* %A_2_addr_114, align 4

ST_60: A_2_load_115 (6499)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6470  %A_2_load_115 = load i32* %A_2_addr_115, align 4

ST_60: A_2_load_116 (6503)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6474  %A_2_load_116 = load i32* %A_2_addr_116, align 4

ST_60: tmp904 (6505)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6476  %tmp904 = add i32 %tmp_15_36_0_0_2, %tmp_15_35

ST_60: tmp903 (6506)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6477  %tmp903 = add i32 %tmp_15_36_0_0_1, %tmp904

ST_60: tmp906 (6507)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6478  %tmp906 = add i32 %tmp_15_36_0_1_2, %tmp_15_36_0_1_1

ST_60: tmp905 (6508)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6479  %tmp905 = add i32 %tmp_15_36_0_1, %tmp906

ST_60: tmp902 (6509)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6480  %tmp902 = add i32 %tmp903, %tmp905

ST_60: tmp911 (6512)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6483  %tmp911 = add i32 %tmp_15_36_1_0_1, %tmp_15_36_1

ST_60: tmp912 (6513)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6484  %tmp912 = add i32 %tmp_15_36_1_1, %tmp_15_36_1_0_2

ST_60: tmp910 (6514)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6485  %tmp910 = add i32 %tmp911, %tmp912

ST_60: A_0_load_117 (6534)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6505  %A_0_load_117 = load i32* %A_0_addr_117, align 4

ST_60: A_1_load_117 (6546)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6517  %A_1_load_117 = load i32* %A_1_addr_117, align 4

ST_60: A_2_load_117 (6558)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6529  %A_2_load_117 = load i32* %A_2_addr_117, align 4


 <State 61>: 8.21ns
ST_61: tmp_503 (2010)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1981  %tmp_503 = add i17 %tmp_464, 39

ST_61: tmp_504_cast (2011)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1982  %tmp_504_cast = sext i17 %tmp_503 to i64

ST_61: A_0_addr_118 (2012)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1983  %A_0_addr_118 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_504_cast

ST_61: A_1_addr_118 (2604)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2575  %A_1_addr_118 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_504_cast

ST_61: A_2_addr_118 (2828)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2799  %A_2_addr_118 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_504_cast

ST_61: tmp_729 (3144)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3115  %tmp_729 = add i17 %tmp_690, 39

ST_61: tmp_730_cast (3145)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3116  %tmp_730_cast = sext i17 %tmp_729 to i64

ST_61: A_0_addr_119 (3146)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3117  %A_0_addr_119 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_730_cast

ST_61: A_1_addr_119 (3738)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3709  %A_1_addr_119 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_730_cast

ST_61: A_2_addr_119 (3962)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3933  %A_2_addr_119 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_730_cast

ST_61: StgValue_3947 (6468)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6439  store i32 %result_3_35_2_2_2, i32* %C_addr_35, align 4

ST_61: tmp_15_36_0_2 (6477)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6448  %tmp_15_36_0_2 = mul nsw i32 %A_0_load_110, %B_0_load_15

ST_61: tmp_15_36_0_2_1 (6478)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6449  %tmp_15_36_0_2_1 = mul nsw i32 %A_0_load_113, %B_0_load_16

ST_61: A_0_load_116 (6479)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6450  %A_0_load_116 = load i32* %A_0_addr_116, align 4

ST_61: tmp_15_36_0_2_2 (6480)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6451  %tmp_15_36_0_2_2 = mul nsw i32 %A_0_load_116, %B_0_load_17

ST_61: tmp_15_36_1_1_1 (6486)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6457  %tmp_15_36_1_1_1 = mul nsw i32 %A_1_load_112, %B_1_load_13

ST_61: tmp_15_36_1_1_2 (6488)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6459  %tmp_15_36_1_1_2 = mul nsw i32 %A_1_load_115, %B_1_load_14

ST_61: tmp_15_36_1_2 (6489)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6460  %tmp_15_36_1_2 = mul nsw i32 %A_1_load_110, %B_1_load_15

ST_61: tmp_15_36_1_2_1 (6490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6461  %tmp_15_36_1_2_1 = mul nsw i32 %A_1_load_113, %B_1_load_16

ST_61: A_1_load_116 (6491)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6462  %A_1_load_116 = load i32* %A_1_addr_116, align 4

ST_61: tmp_15_36_1_2_2 (6492)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6463  %tmp_15_36_1_2_2 = mul nsw i32 %A_1_load_116, %B_1_load_17

ST_61: tmp_15_36_2 (6493)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6464  %tmp_15_36_2 = mul nsw i32 %A_2_load_108, %B_2_load_9

ST_61: tmp_15_36_2_0_1 (6494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6465  %tmp_15_36_2_0_1 = mul nsw i32 %A_2_load_111, %B_2_load_10

ST_61: tmp_15_36_2_0_2 (6496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6467  %tmp_15_36_2_0_2 = mul nsw i32 %A_2_load_114, %B_2_load_11

ST_61: tmp_15_36_2_1 (6497)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6468  %tmp_15_36_2_1 = mul nsw i32 %A_2_load_109, %B_2_load_12

ST_61: tmp_15_36_2_1_1 (6498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6469  %tmp_15_36_2_1_1 = mul nsw i32 %A_2_load_112, %B_2_load_13

ST_61: tmp_15_36_2_1_2 (6500)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6471  %tmp_15_36_2_1_2 = mul nsw i32 %A_2_load_115, %B_2_load_14

ST_61: tmp_15_36_2_2 (6501)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6472  %tmp_15_36_2_2 = mul nsw i32 %A_2_load_110, %B_2_load_15

ST_61: tmp_15_36_2_2_1 (6502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6473  %tmp_15_36_2_2_1 = mul nsw i32 %A_2_load_113, %B_2_load_16

ST_61: A_2_load_116 (6503)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6474  %A_2_load_116 = load i32* %A_2_addr_116, align 4

ST_61: tmp_15_36_2_2_2 (6504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6475  %tmp_15_36_2_2_2 = mul nsw i32 %A_2_load_116, %B_2_load_17

ST_61: tmp909 (6510)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6481  %tmp909 = add i32 %tmp_15_36_0_2_2, %tmp_15_36_0_2_1

ST_61: tmp908 (6511)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6482  %tmp908 = add i32 %tmp_15_36_0_2, %tmp909

ST_61: tmp907 (6515)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6486  %tmp907 = add i32 %tmp908, %tmp910

ST_61: tmp901 (6516)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6487  %tmp901 = add i32 %tmp902, %tmp907

ST_61: tmp916 (6517)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6488  %tmp916 = add i32 %tmp_15_36_1_2, %tmp_15_36_1_1_2

ST_61: tmp915 (6518)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6489  %tmp915 = add i32 %tmp_15_36_1_1_1, %tmp916

ST_61: tmp918 (6519)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6490  %tmp918 = add i32 %tmp_15_36_1_2_2, %tmp_15_36_1_2_1

ST_61: tmp919 (6520)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6491  %tmp919 = add i32 %tmp_15_36_2_0_1, %tmp_15_36_2

ST_61: tmp917 (6521)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6492  %tmp917 = add i32 %tmp918, %tmp919

ST_61: tmp914 (6522)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6493  %tmp914 = add i32 %tmp915, %tmp917

ST_61: tmp922 (6523)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6494  %tmp922 = add i32 %tmp_15_36_2_1_1, %tmp_15_36_2_1

ST_61: tmp921 (6524)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6495  %tmp921 = add i32 %tmp_15_36_2_0_2, %tmp922

ST_61: tmp924 (6525)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6496  %tmp924 = add i32 %tmp_15_36_2_2, %tmp_15_36_2_1_2

ST_61: tmp925 (6526)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6497  %tmp925 = add i32 %tmp_15_36_2_2_2, %tmp_15_36_2_2_1

ST_61: tmp923 (6527)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6498  %tmp923 = add i32 %tmp924, %tmp925

ST_61: tmp920 (6528)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6499  %tmp920 = add i32 %tmp921, %tmp923

ST_61: tmp913 (6529)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6500  %tmp913 = add i32 %tmp914, %tmp920

ST_61: result_3_36_2_2_2 (6530)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6501  %result_3_36_2_2_2 = add nsw i32 %tmp901, %tmp913

ST_61: A_0_load_117 (6534)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6505  %A_0_load_117 = load i32* %A_0_addr_117, align 4

ST_61: A_0_load_118 (6538)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6509  %A_0_load_118 = load i32* %A_0_addr_118, align 4

ST_61: A_0_load_119 (6542)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6513  %A_0_load_119 = load i32* %A_0_addr_119, align 4

ST_61: tmp_15_37_1 (6544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6515  %tmp_15_37_1 = mul nsw i32 %A_1_load_111, %B_1_load_9

ST_61: tmp_15_37_1_0_1 (6545)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6516  %tmp_15_37_1_0_1 = mul nsw i32 %A_1_load_114, %B_1_load_10

ST_61: A_1_load_117 (6546)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6517  %A_1_load_117 = load i32* %A_1_addr_117, align 4

ST_61: tmp_15_37_1_0_2 (6547)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6518  %tmp_15_37_1_0_2 = mul nsw i32 %A_1_load_117, %B_1_load_11

ST_61: tmp_15_37_1_1 (6548)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6519  %tmp_15_37_1_1 = mul nsw i32 %A_1_load_112, %B_1_load_12

ST_61: A_1_load_118 (6550)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6521  %A_1_load_118 = load i32* %A_1_addr_118, align 4

ST_61: A_1_load_119 (6554)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6525  %A_1_load_119 = load i32* %A_1_addr_119, align 4

ST_61: A_2_load_117 (6558)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6529  %A_2_load_117 = load i32* %A_2_addr_117, align 4

ST_61: A_2_load_118 (6562)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6533  %A_2_load_118 = load i32* %A_2_addr_118, align 4

ST_61: A_2_load_119 (6566)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6537  %A_2_load_119 = load i32* %A_2_addr_119, align 4

ST_61: tmp936 (6575)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6546  %tmp936 = add i32 %tmp_15_37_1_0_1, %tmp_15_37_1

ST_61: tmp937 (6576)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6547  %tmp937 = add i32 %tmp_15_37_1_1, %tmp_15_37_1_0_2

ST_61: tmp935 (6577)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6548  %tmp935 = add i32 %tmp936, %tmp937


 <State 62>: 8.21ns
ST_62: tmp_54 (211)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:182  %tmp_54 = add i17 %tmp_14, 40

ST_62: tmp_56_cast (212)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:183  %tmp_56_cast = sext i17 %tmp_54 to i64

ST_62: A_0_addr_120 (213)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:184  %A_0_addr_120 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_56_cast

ST_62: A_1_addr_120 (803)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:774  %A_1_addr_120 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_56_cast

ST_62: A_2_addr_120 (1027)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:998  %A_2_addr_120 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_56_cast

ST_62: tmp_275 (1321)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1292  %tmp_275 = add i22 %tmp_239, 36

ST_62: tmp_277_cast (1322)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1293  %tmp_277_cast = sext i22 %tmp_275 to i64

ST_62: C_addr_36 (1323)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1294  %C_addr_36 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_277_cast

ST_62: tmp_504 (2013)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1984  %tmp_504 = add i17 %tmp_464, 40

ST_62: tmp_505_cast (2014)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1985  %tmp_505_cast = sext i17 %tmp_504 to i64

ST_62: A_0_addr_121 (2015)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1986  %A_0_addr_121 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_505_cast

ST_62: A_1_addr_121 (2605)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2576  %A_1_addr_121 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_505_cast

ST_62: A_2_addr_121 (2829)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2800  %A_2_addr_121 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_505_cast

ST_62: StgValue_4015 (6531)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6502  store i32 %result_3_36_2_2_2, i32* %C_addr_36, align 4

ST_62: tmp_15_36 (6532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6503  %tmp_15_36 = mul nsw i32 %A_0_load_111, %B_0_load_9

ST_62: tmp_15_37_0_0_1 (6533)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6504  %tmp_15_37_0_0_1 = mul nsw i32 %A_0_load_114, %B_0_load_10

ST_62: tmp_15_37_0_0_2 (6535)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6506  %tmp_15_37_0_0_2 = mul nsw i32 %A_0_load_117, %B_0_load_11

ST_62: tmp_15_37_0_1 (6536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6507  %tmp_15_37_0_1 = mul nsw i32 %A_0_load_112, %B_0_load_12

ST_62: tmp_15_37_0_1_1 (6537)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6508  %tmp_15_37_0_1_1 = mul nsw i32 %A_0_load_115, %B_0_load_13

ST_62: A_0_load_118 (6538)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6509  %A_0_load_118 = load i32* %A_0_addr_118, align 4

ST_62: tmp_15_37_0_1_2 (6539)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6510  %tmp_15_37_0_1_2 = mul nsw i32 %A_0_load_118, %B_0_load_14

ST_62: tmp_15_37_0_2 (6540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6511  %tmp_15_37_0_2 = mul nsw i32 %A_0_load_113, %B_0_load_15

ST_62: tmp_15_37_0_2_1 (6541)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6512  %tmp_15_37_0_2_1 = mul nsw i32 %A_0_load_116, %B_0_load_16

ST_62: A_0_load_119 (6542)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6513  %A_0_load_119 = load i32* %A_0_addr_119, align 4

ST_62: tmp_15_37_0_2_2 (6543)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6514  %tmp_15_37_0_2_2 = mul nsw i32 %A_0_load_119, %B_0_load_17

ST_62: tmp_15_37_1_1_1 (6549)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6520  %tmp_15_37_1_1_1 = mul nsw i32 %A_1_load_115, %B_1_load_13

ST_62: A_1_load_118 (6550)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6521  %A_1_load_118 = load i32* %A_1_addr_118, align 4

ST_62: tmp_15_37_1_1_2 (6551)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6522  %tmp_15_37_1_1_2 = mul nsw i32 %A_1_load_118, %B_1_load_14

ST_62: tmp_15_37_1_2 (6552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6523  %tmp_15_37_1_2 = mul nsw i32 %A_1_load_113, %B_1_load_15

ST_62: tmp_15_37_1_2_1 (6553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6524  %tmp_15_37_1_2_1 = mul nsw i32 %A_1_load_116, %B_1_load_16

ST_62: A_1_load_119 (6554)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6525  %A_1_load_119 = load i32* %A_1_addr_119, align 4

ST_62: tmp_15_37_1_2_2 (6555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6526  %tmp_15_37_1_2_2 = mul nsw i32 %A_1_load_119, %B_1_load_17

ST_62: tmp_15_37_2 (6556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6527  %tmp_15_37_2 = mul nsw i32 %A_2_load_111, %B_2_load_9

ST_62: tmp_15_37_2_0_1 (6557)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6528  %tmp_15_37_2_0_1 = mul nsw i32 %A_2_load_114, %B_2_load_10

ST_62: tmp_15_37_2_0_2 (6559)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6530  %tmp_15_37_2_0_2 = mul nsw i32 %A_2_load_117, %B_2_load_11

ST_62: tmp_15_37_2_1 (6560)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6531  %tmp_15_37_2_1 = mul nsw i32 %A_2_load_112, %B_2_load_12

ST_62: tmp_15_37_2_1_1 (6561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6532  %tmp_15_37_2_1_1 = mul nsw i32 %A_2_load_115, %B_2_load_13

ST_62: A_2_load_118 (6562)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6533  %A_2_load_118 = load i32* %A_2_addr_118, align 4

ST_62: tmp_15_37_2_1_2 (6563)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6534  %tmp_15_37_2_1_2 = mul nsw i32 %A_2_load_118, %B_2_load_14

ST_62: tmp_15_37_2_2 (6564)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6535  %tmp_15_37_2_2 = mul nsw i32 %A_2_load_113, %B_2_load_15

ST_62: tmp_15_37_2_2_1 (6565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6536  %tmp_15_37_2_2_1 = mul nsw i32 %A_2_load_116, %B_2_load_16

ST_62: A_2_load_119 (6566)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6537  %A_2_load_119 = load i32* %A_2_addr_119, align 4

ST_62: tmp_15_37_2_2_2 (6567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6538  %tmp_15_37_2_2_2 = mul nsw i32 %A_2_load_119, %B_2_load_17

ST_62: tmp929 (6568)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6539  %tmp929 = add i32 %tmp_15_37_0_0_2, %tmp_15_36

ST_62: tmp928 (6569)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6540  %tmp928 = add i32 %tmp_15_37_0_0_1, %tmp929

ST_62: tmp931 (6570)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6541  %tmp931 = add i32 %tmp_15_37_0_1_2, %tmp_15_37_0_1_1

ST_62: tmp930 (6571)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6542  %tmp930 = add i32 %tmp_15_37_0_1, %tmp931

ST_62: tmp927 (6572)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6543  %tmp927 = add i32 %tmp928, %tmp930

ST_62: tmp934 (6573)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6544  %tmp934 = add i32 %tmp_15_37_0_2_2, %tmp_15_37_0_2_1

ST_62: tmp933 (6574)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6545  %tmp933 = add i32 %tmp_15_37_0_2, %tmp934

ST_62: tmp932 (6578)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6549  %tmp932 = add i32 %tmp933, %tmp935

ST_62: tmp926 (6579)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6550  %tmp926 = add i32 %tmp927, %tmp932

ST_62: tmp941 (6580)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6551  %tmp941 = add i32 %tmp_15_37_1_2, %tmp_15_37_1_1_2

ST_62: tmp940 (6581)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6552  %tmp940 = add i32 %tmp_15_37_1_1_1, %tmp941

ST_62: tmp943 (6582)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6553  %tmp943 = add i32 %tmp_15_37_1_2_2, %tmp_15_37_1_2_1

ST_62: tmp944 (6583)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6554  %tmp944 = add i32 %tmp_15_37_2_0_1, %tmp_15_37_2

ST_62: tmp942 (6584)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6555  %tmp942 = add i32 %tmp943, %tmp944

ST_62: tmp939 (6585)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6556  %tmp939 = add i32 %tmp940, %tmp942

ST_62: tmp947 (6586)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6557  %tmp947 = add i32 %tmp_15_37_2_1_1, %tmp_15_37_2_1

ST_62: tmp946 (6587)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6558  %tmp946 = add i32 %tmp_15_37_2_0_2, %tmp947

ST_62: tmp949 (6588)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6559  %tmp949 = add i32 %tmp_15_37_2_2, %tmp_15_37_2_1_2

ST_62: tmp950 (6589)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6560  %tmp950 = add i32 %tmp_15_37_2_2_2, %tmp_15_37_2_2_1

ST_62: tmp948 (6590)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6561  %tmp948 = add i32 %tmp949, %tmp950

ST_62: tmp945 (6591)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6562  %tmp945 = add i32 %tmp946, %tmp948

ST_62: tmp938 (6592)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6563  %tmp938 = add i32 %tmp939, %tmp945

ST_62: result_3_37_2_2_2 (6593)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6564  %result_3_37_2_2_2 = add nsw i32 %tmp926, %tmp938

ST_62: A_0_load_120 (6597)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6568  %A_0_load_120 = load i32* %A_0_addr_120, align 4

ST_62: A_0_load_121 (6601)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6572  %A_0_load_121 = load i32* %A_0_addr_121, align 4

ST_62: A_1_load_120 (6609)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6580  %A_1_load_120 = load i32* %A_1_addr_120, align 4

ST_62: A_1_load_121 (6613)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6584  %A_1_load_121 = load i32* %A_1_addr_121, align 4

ST_62: A_2_load_120 (6621)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6592  %A_2_load_120 = load i32* %A_2_addr_120, align 4

ST_62: A_2_load_121 (6625)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6596  %A_2_load_121 = load i32* %A_2_addr_121, align 4


 <State 63>: 7.32ns
ST_63: tmp_55 (214)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:185  %tmp_55 = add i17 %tmp_14, 41

ST_63: tmp_57_cast (215)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:186  %tmp_57_cast = sext i17 %tmp_55 to i64

ST_63: A_0_addr_123 (216)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:187  %A_0_addr_123 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_57_cast

ST_63: A_1_addr_123 (804)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:775  %A_1_addr_123 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_57_cast

ST_63: A_2_addr_123 (1028)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:999  %A_2_addr_123 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_57_cast

ST_63: tmp_276 (1324)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1295  %tmp_276 = add i22 %tmp_239, 37

ST_63: tmp_278_cast (1325)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1296  %tmp_278_cast = sext i22 %tmp_276 to i64

ST_63: C_addr_37 (1326)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1297  %C_addr_37 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_278_cast

ST_63: tmp_730 (3147)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3118  %tmp_730 = add i17 %tmp_690, 40

ST_63: tmp_731_cast (3148)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3119  %tmp_731_cast = sext i17 %tmp_730 to i64

ST_63: A_0_addr_122 (3149)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3120  %A_0_addr_122 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_731_cast

ST_63: A_1_addr_122 (3739)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3710  %A_1_addr_122 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_731_cast

ST_63: A_2_addr_122 (3963)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3934  %A_2_addr_122 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_731_cast

ST_63: StgValue_4087 (6531)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6502  store i32 %result_3_36_2_2_2, i32* %C_addr_36, align 4

ST_63: StgValue_4088 (6594)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6565  store i32 %result_3_37_2_2_2, i32* %C_addr_37, align 4

ST_63: tmp_15_37 (6595)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6566  %tmp_15_37 = mul nsw i32 %A_0_load_114, %B_0_load_9

ST_63: tmp_15_38_0_0_1 (6596)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6567  %tmp_15_38_0_0_1 = mul nsw i32 %A_0_load_117, %B_0_load_10

ST_63: A_0_load_120 (6597)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6568  %A_0_load_120 = load i32* %A_0_addr_120, align 4

ST_63: tmp_15_38_0_0_2 (6598)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6569  %tmp_15_38_0_0_2 = mul nsw i32 %A_0_load_120, %B_0_load_11

ST_63: tmp_15_38_0_1 (6599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6570  %tmp_15_38_0_1 = mul nsw i32 %A_0_load_115, %B_0_load_12

ST_63: tmp_15_38_0_1_1 (6600)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6571  %tmp_15_38_0_1_1 = mul nsw i32 %A_0_load_118, %B_0_load_13

ST_63: A_0_load_121 (6601)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6572  %A_0_load_121 = load i32* %A_0_addr_121, align 4

ST_63: tmp_15_38_0_1_2 (6602)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6573  %tmp_15_38_0_1_2 = mul nsw i32 %A_0_load_121, %B_0_load_14

ST_63: A_0_load_122 (6605)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6576  %A_0_load_122 = load i32* %A_0_addr_122, align 4

ST_63: tmp_15_38_1 (6607)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6578  %tmp_15_38_1 = mul nsw i32 %A_1_load_114, %B_1_load_9

ST_63: tmp_15_38_1_0_1 (6608)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6579  %tmp_15_38_1_0_1 = mul nsw i32 %A_1_load_117, %B_1_load_10

ST_63: A_1_load_120 (6609)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6580  %A_1_load_120 = load i32* %A_1_addr_120, align 4

ST_63: tmp_15_38_1_0_2 (6610)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6581  %tmp_15_38_1_0_2 = mul nsw i32 %A_1_load_120, %B_1_load_11

ST_63: tmp_15_38_1_1 (6611)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6582  %tmp_15_38_1_1 = mul nsw i32 %A_1_load_115, %B_1_load_12

ST_63: A_1_load_121 (6613)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6584  %A_1_load_121 = load i32* %A_1_addr_121, align 4

ST_63: A_1_load_122 (6617)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6588  %A_1_load_122 = load i32* %A_1_addr_122, align 4

ST_63: A_2_load_120 (6621)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6592  %A_2_load_120 = load i32* %A_2_addr_120, align 4

ST_63: A_2_load_121 (6625)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6596  %A_2_load_121 = load i32* %A_2_addr_121, align 4

ST_63: A_2_load_122 (6629)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6600  %A_2_load_122 = load i32* %A_2_addr_122, align 4

ST_63: tmp954 (6631)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6602  %tmp954 = add i32 %tmp_15_38_0_0_2, %tmp_15_37

ST_63: tmp953 (6632)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6603  %tmp953 = add i32 %tmp_15_38_0_0_1, %tmp954

ST_63: tmp956 (6633)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6604  %tmp956 = add i32 %tmp_15_38_0_1_2, %tmp_15_38_0_1_1

ST_63: tmp955 (6634)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6605  %tmp955 = add i32 %tmp_15_38_0_1, %tmp956

ST_63: tmp952 (6635)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6606  %tmp952 = add i32 %tmp953, %tmp955

ST_63: tmp961 (6638)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6609  %tmp961 = add i32 %tmp_15_38_1_0_1, %tmp_15_38_1

ST_63: tmp962 (6639)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6610  %tmp962 = add i32 %tmp_15_38_1_1, %tmp_15_38_1_0_2

ST_63: tmp960 (6640)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6611  %tmp960 = add i32 %tmp961, %tmp962

ST_63: A_0_load_123 (6660)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6631  %A_0_load_123 = load i32* %A_0_addr_123, align 4

ST_63: A_1_load_123 (6672)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6643  %A_1_load_123 = load i32* %A_1_addr_123, align 4

ST_63: A_2_load_123 (6684)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6655  %A_2_load_123 = load i32* %A_2_addr_123, align 4


 <State 64>: 8.21ns
ST_64: tmp_505 (2016)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1987  %tmp_505 = add i17 %tmp_464, 41

ST_64: tmp_506_cast (2017)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1988  %tmp_506_cast = sext i17 %tmp_505 to i64

ST_64: A_0_addr_124 (2018)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1989  %A_0_addr_124 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_506_cast

ST_64: A_1_addr_124 (2606)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2577  %A_1_addr_124 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_506_cast

ST_64: A_2_addr_124 (2830)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2801  %A_2_addr_124 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_506_cast

ST_64: tmp_731 (3150)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3121  %tmp_731 = add i17 %tmp_690, 41

ST_64: tmp_732_cast (3151)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3122  %tmp_732_cast = sext i17 %tmp_731 to i64

ST_64: A_0_addr_125 (3152)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3123  %A_0_addr_125 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_732_cast

ST_64: A_1_addr_125 (3740)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3711  %A_1_addr_125 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_732_cast

ST_64: A_2_addr_125 (3964)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3935  %A_2_addr_125 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_732_cast

ST_64: StgValue_4129 (6594)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6565  store i32 %result_3_37_2_2_2, i32* %C_addr_37, align 4

ST_64: tmp_15_38_0_2 (6603)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6574  %tmp_15_38_0_2 = mul nsw i32 %A_0_load_116, %B_0_load_15

ST_64: tmp_15_38_0_2_1 (6604)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6575  %tmp_15_38_0_2_1 = mul nsw i32 %A_0_load_119, %B_0_load_16

ST_64: A_0_load_122 (6605)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6576  %A_0_load_122 = load i32* %A_0_addr_122, align 4

ST_64: tmp_15_38_0_2_2 (6606)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6577  %tmp_15_38_0_2_2 = mul nsw i32 %A_0_load_122, %B_0_load_17

ST_64: tmp_15_38_1_1_1 (6612)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6583  %tmp_15_38_1_1_1 = mul nsw i32 %A_1_load_118, %B_1_load_13

ST_64: tmp_15_38_1_1_2 (6614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6585  %tmp_15_38_1_1_2 = mul nsw i32 %A_1_load_121, %B_1_load_14

ST_64: tmp_15_38_1_2 (6615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6586  %tmp_15_38_1_2 = mul nsw i32 %A_1_load_116, %B_1_load_15

ST_64: tmp_15_38_1_2_1 (6616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6587  %tmp_15_38_1_2_1 = mul nsw i32 %A_1_load_119, %B_1_load_16

ST_64: A_1_load_122 (6617)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6588  %A_1_load_122 = load i32* %A_1_addr_122, align 4

ST_64: tmp_15_38_1_2_2 (6618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6589  %tmp_15_38_1_2_2 = mul nsw i32 %A_1_load_122, %B_1_load_17

ST_64: tmp_15_38_2 (6619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6590  %tmp_15_38_2 = mul nsw i32 %A_2_load_114, %B_2_load_9

ST_64: tmp_15_38_2_0_1 (6620)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6591  %tmp_15_38_2_0_1 = mul nsw i32 %A_2_load_117, %B_2_load_10

ST_64: tmp_15_38_2_0_2 (6622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6593  %tmp_15_38_2_0_2 = mul nsw i32 %A_2_load_120, %B_2_load_11

ST_64: tmp_15_38_2_1 (6623)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6594  %tmp_15_38_2_1 = mul nsw i32 %A_2_load_115, %B_2_load_12

ST_64: tmp_15_38_2_1_1 (6624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6595  %tmp_15_38_2_1_1 = mul nsw i32 %A_2_load_118, %B_2_load_13

ST_64: tmp_15_38_2_1_2 (6626)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6597  %tmp_15_38_2_1_2 = mul nsw i32 %A_2_load_121, %B_2_load_14

ST_64: tmp_15_38_2_2 (6627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6598  %tmp_15_38_2_2 = mul nsw i32 %A_2_load_116, %B_2_load_15

ST_64: tmp_15_38_2_2_1 (6628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6599  %tmp_15_38_2_2_1 = mul nsw i32 %A_2_load_119, %B_2_load_16

ST_64: A_2_load_122 (6629)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6600  %A_2_load_122 = load i32* %A_2_addr_122, align 4

ST_64: tmp_15_38_2_2_2 (6630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6601  %tmp_15_38_2_2_2 = mul nsw i32 %A_2_load_122, %B_2_load_17

ST_64: tmp959 (6636)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6607  %tmp959 = add i32 %tmp_15_38_0_2_2, %tmp_15_38_0_2_1

ST_64: tmp958 (6637)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6608  %tmp958 = add i32 %tmp_15_38_0_2, %tmp959

ST_64: tmp957 (6641)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6612  %tmp957 = add i32 %tmp958, %tmp960

ST_64: tmp951 (6642)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6613  %tmp951 = add i32 %tmp952, %tmp957

ST_64: tmp966 (6643)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6614  %tmp966 = add i32 %tmp_15_38_1_2, %tmp_15_38_1_1_2

ST_64: tmp965 (6644)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6615  %tmp965 = add i32 %tmp_15_38_1_1_1, %tmp966

ST_64: tmp968 (6645)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6616  %tmp968 = add i32 %tmp_15_38_1_2_2, %tmp_15_38_1_2_1

ST_64: tmp969 (6646)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6617  %tmp969 = add i32 %tmp_15_38_2_0_1, %tmp_15_38_2

ST_64: tmp967 (6647)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6618  %tmp967 = add i32 %tmp968, %tmp969

ST_64: tmp964 (6648)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6619  %tmp964 = add i32 %tmp965, %tmp967

ST_64: tmp972 (6649)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6620  %tmp972 = add i32 %tmp_15_38_2_1_1, %tmp_15_38_2_1

ST_64: tmp971 (6650)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6621  %tmp971 = add i32 %tmp_15_38_2_0_2, %tmp972

ST_64: tmp974 (6651)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6622  %tmp974 = add i32 %tmp_15_38_2_2, %tmp_15_38_2_1_2

ST_64: tmp975 (6652)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6623  %tmp975 = add i32 %tmp_15_38_2_2_2, %tmp_15_38_2_2_1

ST_64: tmp973 (6653)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6624  %tmp973 = add i32 %tmp974, %tmp975

ST_64: tmp970 (6654)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6625  %tmp970 = add i32 %tmp971, %tmp973

ST_64: tmp963 (6655)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6626  %tmp963 = add i32 %tmp964, %tmp970

ST_64: result_3_38_2_2_2 (6656)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6627  %result_3_38_2_2_2 = add nsw i32 %tmp951, %tmp963

ST_64: tmp_15_38 (6658)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6629  %tmp_15_38 = mul nsw i32 %A_0_load_117, %B_0_load_9

ST_64: tmp_15_39_0_0_1 (6659)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6630  %tmp_15_39_0_0_1 = mul nsw i32 %A_0_load_120, %B_0_load_10

ST_64: A_0_load_123 (6660)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6631  %A_0_load_123 = load i32* %A_0_addr_123, align 4

ST_64: tmp_15_39_0_0_2 (6661)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6632  %tmp_15_39_0_0_2 = mul nsw i32 %A_0_load_123, %B_0_load_11

ST_64: A_0_load_124 (6664)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6635  %A_0_load_124 = load i32* %A_0_addr_124, align 4

ST_64: A_0_load_125 (6668)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6639  %A_0_load_125 = load i32* %A_0_addr_125, align 4

ST_64: tmp_15_39_1 (6670)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6641  %tmp_15_39_1 = mul nsw i32 %A_1_load_117, %B_1_load_9

ST_64: tmp_15_39_1_0_1 (6671)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6642  %tmp_15_39_1_0_1 = mul nsw i32 %A_1_load_120, %B_1_load_10

ST_64: A_1_load_123 (6672)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6643  %A_1_load_123 = load i32* %A_1_addr_123, align 4

ST_64: tmp_15_39_1_0_2 (6673)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6644  %tmp_15_39_1_0_2 = mul nsw i32 %A_1_load_123, %B_1_load_11

ST_64: tmp_15_39_1_1 (6674)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6645  %tmp_15_39_1_1 = mul nsw i32 %A_1_load_118, %B_1_load_12

ST_64: A_1_load_124 (6676)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6647  %A_1_load_124 = load i32* %A_1_addr_124, align 4

ST_64: A_1_load_125 (6680)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6651  %A_1_load_125 = load i32* %A_1_addr_125, align 4

ST_64: A_2_load_123 (6684)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6655  %A_2_load_123 = load i32* %A_2_addr_123, align 4

ST_64: A_2_load_124 (6688)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6659  %A_2_load_124 = load i32* %A_2_addr_124, align 4

ST_64: A_2_load_125 (6692)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6663  %A_2_load_125 = load i32* %A_2_addr_125, align 4

ST_64: tmp979 (6694)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6665  %tmp979 = add i32 %tmp_15_39_0_0_2, %tmp_15_38

ST_64: tmp978 (6695)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6666  %tmp978 = add i32 %tmp_15_39_0_0_1, %tmp979

ST_64: tmp986 (6701)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6672  %tmp986 = add i32 %tmp_15_39_1_0_1, %tmp_15_39_1

ST_64: tmp987 (6702)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6673  %tmp987 = add i32 %tmp_15_39_1_1, %tmp_15_39_1_0_2

ST_64: tmp985 (6703)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6674  %tmp985 = add i32 %tmp986, %tmp987

ST_64: tmp_15_39 (6721)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6692  %tmp_15_39 = mul nsw i32 %A_0_load_120, %B_0_load_9


 <State 65>: 8.21ns
ST_65: tmp_56 (217)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:188  %tmp_56 = add i17 %tmp_14, 42

ST_65: tmp_58_cast (218)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:189  %tmp_58_cast = sext i17 %tmp_56 to i64

ST_65: A_0_addr_126 (219)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:190  %A_0_addr_126 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_58_cast

ST_65: A_1_addr_126 (805)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:776  %A_1_addr_126 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_58_cast

ST_65: A_2_addr_126 (1029)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1000  %A_2_addr_126 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_58_cast

ST_65: tmp_277 (1327)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1298  %tmp_277 = add i22 %tmp_239, 38

ST_65: tmp_279_cast (1328)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1299  %tmp_279_cast = sext i22 %tmp_277 to i64

ST_65: C_addr_38 (1329)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1300  %C_addr_38 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_279_cast

ST_65: tmp_506 (2019)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1990  %tmp_506 = add i17 %tmp_464, 42

ST_65: tmp_507_cast (2020)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1991  %tmp_507_cast = sext i17 %tmp_506 to i64

ST_65: A_0_addr_127 (2021)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1992  %A_0_addr_127 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_507_cast

ST_65: A_1_addr_127 (2607)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2578  %A_1_addr_127 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_507_cast

ST_65: A_2_addr_127 (2831)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2802  %A_2_addr_127 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_507_cast

ST_65: StgValue_4203 (6657)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6628  store i32 %result_3_38_2_2_2, i32* %C_addr_38, align 4

ST_65: tmp_15_39_0_1 (6662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6633  %tmp_15_39_0_1 = mul nsw i32 %A_0_load_118, %B_0_load_12

ST_65: tmp_15_39_0_1_1 (6663)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6634  %tmp_15_39_0_1_1 = mul nsw i32 %A_0_load_121, %B_0_load_13

ST_65: A_0_load_124 (6664)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6635  %A_0_load_124 = load i32* %A_0_addr_124, align 4

ST_65: tmp_15_39_0_1_2 (6665)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6636  %tmp_15_39_0_1_2 = mul nsw i32 %A_0_load_124, %B_0_load_14

ST_65: tmp_15_39_0_2 (6666)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6637  %tmp_15_39_0_2 = mul nsw i32 %A_0_load_119, %B_0_load_15

ST_65: tmp_15_39_0_2_1 (6667)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6638  %tmp_15_39_0_2_1 = mul nsw i32 %A_0_load_122, %B_0_load_16

ST_65: A_0_load_125 (6668)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6639  %A_0_load_125 = load i32* %A_0_addr_125, align 4

ST_65: tmp_15_39_0_2_2 (6669)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6640  %tmp_15_39_0_2_2 = mul nsw i32 %A_0_load_125, %B_0_load_17

ST_65: tmp_15_39_1_1_1 (6675)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6646  %tmp_15_39_1_1_1 = mul nsw i32 %A_1_load_121, %B_1_load_13

ST_65: A_1_load_124 (6676)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6647  %A_1_load_124 = load i32* %A_1_addr_124, align 4

ST_65: tmp_15_39_1_1_2 (6677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6648  %tmp_15_39_1_1_2 = mul nsw i32 %A_1_load_124, %B_1_load_14

ST_65: tmp_15_39_1_2 (6678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6649  %tmp_15_39_1_2 = mul nsw i32 %A_1_load_119, %B_1_load_15

ST_65: tmp_15_39_1_2_1 (6679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6650  %tmp_15_39_1_2_1 = mul nsw i32 %A_1_load_122, %B_1_load_16

ST_65: A_1_load_125 (6680)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6651  %A_1_load_125 = load i32* %A_1_addr_125, align 4

ST_65: tmp_15_39_1_2_2 (6681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6652  %tmp_15_39_1_2_2 = mul nsw i32 %A_1_load_125, %B_1_load_17

ST_65: tmp_15_39_2 (6682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6653  %tmp_15_39_2 = mul nsw i32 %A_2_load_117, %B_2_load_9

ST_65: tmp_15_39_2_0_1 (6683)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6654  %tmp_15_39_2_0_1 = mul nsw i32 %A_2_load_120, %B_2_load_10

ST_65: tmp_15_39_2_0_2 (6685)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6656  %tmp_15_39_2_0_2 = mul nsw i32 %A_2_load_123, %B_2_load_11

ST_65: tmp_15_39_2_1 (6686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6657  %tmp_15_39_2_1 = mul nsw i32 %A_2_load_118, %B_2_load_12

ST_65: tmp_15_39_2_1_1 (6687)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6658  %tmp_15_39_2_1_1 = mul nsw i32 %A_2_load_121, %B_2_load_13

ST_65: A_2_load_124 (6688)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6659  %A_2_load_124 = load i32* %A_2_addr_124, align 4

ST_65: tmp_15_39_2_1_2 (6689)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6660  %tmp_15_39_2_1_2 = mul nsw i32 %A_2_load_124, %B_2_load_14

ST_65: tmp_15_39_2_2 (6690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6661  %tmp_15_39_2_2 = mul nsw i32 %A_2_load_119, %B_2_load_15

ST_65: tmp_15_39_2_2_1 (6691)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6662  %tmp_15_39_2_2_1 = mul nsw i32 %A_2_load_122, %B_2_load_16

ST_65: A_2_load_125 (6692)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6663  %A_2_load_125 = load i32* %A_2_addr_125, align 4

ST_65: tmp_15_39_2_2_2 (6693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6664  %tmp_15_39_2_2_2 = mul nsw i32 %A_2_load_125, %B_2_load_17

ST_65: tmp981 (6696)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6667  %tmp981 = add i32 %tmp_15_39_0_1_2, %tmp_15_39_0_1_1

ST_65: tmp980 (6697)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6668  %tmp980 = add i32 %tmp_15_39_0_1, %tmp981

ST_65: tmp977 (6698)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6669  %tmp977 = add i32 %tmp978, %tmp980

ST_65: tmp984 (6699)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6670  %tmp984 = add i32 %tmp_15_39_0_2_2, %tmp_15_39_0_2_1

ST_65: tmp983 (6700)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6671  %tmp983 = add i32 %tmp_15_39_0_2, %tmp984

ST_65: tmp982 (6704)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6675  %tmp982 = add i32 %tmp983, %tmp985

ST_65: tmp976 (6705)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6676  %tmp976 = add i32 %tmp977, %tmp982

ST_65: tmp991 (6706)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6677  %tmp991 = add i32 %tmp_15_39_1_2, %tmp_15_39_1_1_2

ST_65: tmp990 (6707)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6678  %tmp990 = add i32 %tmp_15_39_1_1_1, %tmp991

ST_65: tmp993 (6708)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6679  %tmp993 = add i32 %tmp_15_39_1_2_2, %tmp_15_39_1_2_1

ST_65: tmp994 (6709)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6680  %tmp994 = add i32 %tmp_15_39_2_0_1, %tmp_15_39_2

ST_65: tmp992 (6710)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6681  %tmp992 = add i32 %tmp993, %tmp994

ST_65: tmp989 (6711)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6682  %tmp989 = add i32 %tmp990, %tmp992

ST_65: tmp997 (6712)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6683  %tmp997 = add i32 %tmp_15_39_2_1_1, %tmp_15_39_2_1

ST_65: tmp996 (6713)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6684  %tmp996 = add i32 %tmp_15_39_2_0_2, %tmp997

ST_65: tmp999 (6714)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6685  %tmp999 = add i32 %tmp_15_39_2_2, %tmp_15_39_2_1_2

ST_65: tmp1000 (6715)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6686  %tmp1000 = add i32 %tmp_15_39_2_2_2, %tmp_15_39_2_2_1

ST_65: tmp998 (6716)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6687  %tmp998 = add i32 %tmp999, %tmp1000

ST_65: tmp995 (6717)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6688  %tmp995 = add i32 %tmp996, %tmp998

ST_65: tmp988 (6718)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6689  %tmp988 = add i32 %tmp989, %tmp995

ST_65: result_3_39_2_2_2 (6719)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6690  %result_3_39_2_2_2 = add nsw i32 %tmp976, %tmp988

ST_65: A_0_load_126 (6723)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6694  %A_0_load_126 = load i32* %A_0_addr_126, align 4

ST_65: tmp_15_40_0_1 (6725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6696  %tmp_15_40_0_1 = mul nsw i32 %A_0_load_121, %B_0_load_12

ST_65: A_0_load_127 (6727)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6698  %A_0_load_127 = load i32* %A_0_addr_127, align 4

ST_65: A_1_load_126 (6735)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6706  %A_1_load_126 = load i32* %A_1_addr_126, align 4

ST_65: A_1_load_127 (6739)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6710  %A_1_load_127 = load i32* %A_1_addr_127, align 4

ST_65: A_2_load_126 (6747)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6718  %A_2_load_126 = load i32* %A_2_addr_126, align 4

ST_65: A_2_load_127 (6751)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6722  %A_2_load_127 = load i32* %A_2_addr_127, align 4


 <State 66>: 7.32ns
ST_66: tmp_57 (220)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:191  %tmp_57 = add i17 %tmp_14, 43

ST_66: tmp_59_cast (221)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:192  %tmp_59_cast = sext i17 %tmp_57 to i64

ST_66: A_0_addr_129 (222)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:193  %A_0_addr_129 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_59_cast

ST_66: A_1_addr_129 (806)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:777  %A_1_addr_129 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_59_cast

ST_66: A_2_addr_129 (1030)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1001  %A_2_addr_129 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_59_cast

ST_66: tmp_278 (1330)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1301  %tmp_278 = add i22 %tmp_239, 39

ST_66: tmp_280_cast (1331)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1302  %tmp_280_cast = sext i22 %tmp_278 to i64

ST_66: C_addr_39 (1332)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1303  %C_addr_39 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_280_cast

ST_66: tmp_732 (3153)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3124  %tmp_732 = add i17 %tmp_690, 42

ST_66: tmp_733_cast (3154)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3125  %tmp_733_cast = sext i17 %tmp_732 to i64

ST_66: A_0_addr_128 (3155)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3126  %A_0_addr_128 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_733_cast

ST_66: A_1_addr_128 (3741)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3712  %A_1_addr_128 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_733_cast

ST_66: A_2_addr_128 (3965)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3936  %A_2_addr_128 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_733_cast

ST_66: StgValue_4271 (6657)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6628  store i32 %result_3_38_2_2_2, i32* %C_addr_38, align 4

ST_66: StgValue_4272 (6720)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6691  store i32 %result_3_39_2_2_2, i32* %C_addr_39, align 4

ST_66: tmp_15_40_0_0_1 (6722)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6693  %tmp_15_40_0_0_1 = mul nsw i32 %A_0_load_123, %B_0_load_10

ST_66: A_0_load_126 (6723)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6694  %A_0_load_126 = load i32* %A_0_addr_126, align 4

ST_66: tmp_15_40_0_0_2 (6724)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6695  %tmp_15_40_0_0_2 = mul nsw i32 %A_0_load_126, %B_0_load_11

ST_66: tmp_15_40_0_1_1 (6726)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6697  %tmp_15_40_0_1_1 = mul nsw i32 %A_0_load_124, %B_0_load_13

ST_66: A_0_load_127 (6727)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6698  %A_0_load_127 = load i32* %A_0_addr_127, align 4

ST_66: tmp_15_40_0_1_2 (6728)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6699  %tmp_15_40_0_1_2 = mul nsw i32 %A_0_load_127, %B_0_load_14

ST_66: A_0_load_128 (6731)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6702  %A_0_load_128 = load i32* %A_0_addr_128, align 4

ST_66: tmp_15_40_1 (6733)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6704  %tmp_15_40_1 = mul nsw i32 %A_1_load_120, %B_1_load_9

ST_66: tmp_15_40_1_0_1 (6734)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6705  %tmp_15_40_1_0_1 = mul nsw i32 %A_1_load_123, %B_1_load_10

ST_66: A_1_load_126 (6735)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6706  %A_1_load_126 = load i32* %A_1_addr_126, align 4

ST_66: tmp_15_40_1_0_2 (6736)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6707  %tmp_15_40_1_0_2 = mul nsw i32 %A_1_load_126, %B_1_load_11

ST_66: tmp_15_40_1_1 (6737)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6708  %tmp_15_40_1_1 = mul nsw i32 %A_1_load_121, %B_1_load_12

ST_66: A_1_load_127 (6739)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6710  %A_1_load_127 = load i32* %A_1_addr_127, align 4

ST_66: A_1_load_128 (6743)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6714  %A_1_load_128 = load i32* %A_1_addr_128, align 4

ST_66: A_2_load_126 (6747)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6718  %A_2_load_126 = load i32* %A_2_addr_126, align 4

ST_66: A_2_load_127 (6751)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6722  %A_2_load_127 = load i32* %A_2_addr_127, align 4

ST_66: A_2_load_128 (6755)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6726  %A_2_load_128 = load i32* %A_2_addr_128, align 4

ST_66: tmp1004 (6757)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6728  %tmp1004 = add i32 %tmp_15_40_0_0_2, %tmp_15_39

ST_66: tmp1003 (6758)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6729  %tmp1003 = add i32 %tmp_15_40_0_0_1, %tmp1004

ST_66: tmp1006 (6759)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6730  %tmp1006 = add i32 %tmp_15_40_0_1_2, %tmp_15_40_0_1_1

ST_66: tmp1005 (6760)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6731  %tmp1005 = add i32 %tmp_15_40_0_1, %tmp1006

ST_66: tmp1002 (6761)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6732  %tmp1002 = add i32 %tmp1003, %tmp1005

ST_66: tmp1011 (6764)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6735  %tmp1011 = add i32 %tmp_15_40_1_0_1, %tmp_15_40_1

ST_66: tmp1012 (6765)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6736  %tmp1012 = add i32 %tmp_15_40_1_1, %tmp_15_40_1_0_2

ST_66: tmp1010 (6766)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6737  %tmp1010 = add i32 %tmp1011, %tmp1012

ST_66: B_0_load_18 (6784)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6755  %B_0_load_18 = load i32* %B_0_addr, align 4

ST_66: B_0_load_19 (6786)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6757  %B_0_load_19 = load i32* %B_0_addr_1, align 4

ST_66: A_0_load_129 (6788)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6759  %A_0_load_129 = load i32* %A_0_addr_129, align 4

ST_66: A_1_load_129 (6804)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6775  %A_1_load_129 = load i32* %A_1_addr_129, align 4

ST_66: A_2_load_129 (6816)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6787  %A_2_load_129 = load i32* %A_2_addr_129, align 4


 <State 67>: 8.21ns
ST_67: tmp_507 (2022)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1993  %tmp_507 = add i17 %tmp_464, 43

ST_67: tmp_508_cast (2023)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1994  %tmp_508_cast = sext i17 %tmp_507 to i64

ST_67: A_0_addr_130 (2024)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1995  %A_0_addr_130 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_508_cast

ST_67: A_1_addr_130 (2608)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2579  %A_1_addr_130 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_508_cast

ST_67: A_2_addr_130 (2832)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2803  %A_2_addr_130 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_508_cast

ST_67: tmp_733 (3156)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3127  %tmp_733 = add i17 %tmp_690, 43

ST_67: tmp_734_cast (3157)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3128  %tmp_734_cast = sext i17 %tmp_733 to i64

ST_67: A_0_addr_131 (3158)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3129  %A_0_addr_131 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_734_cast

ST_67: A_1_addr_131 (3742)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3713  %A_1_addr_131 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_734_cast

ST_67: A_2_addr_131 (3966)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3937  %A_2_addr_131 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_734_cast

ST_67: StgValue_4313 (6720)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6691  store i32 %result_3_39_2_2_2, i32* %C_addr_39, align 4

ST_67: tmp_15_40_0_2 (6729)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6700  %tmp_15_40_0_2 = mul nsw i32 %A_0_load_122, %B_0_load_15

ST_67: tmp_15_40_0_2_1 (6730)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6701  %tmp_15_40_0_2_1 = mul nsw i32 %A_0_load_125, %B_0_load_16

ST_67: A_0_load_128 (6731)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6702  %A_0_load_128 = load i32* %A_0_addr_128, align 4

ST_67: tmp_15_40_0_2_2 (6732)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6703  %tmp_15_40_0_2_2 = mul nsw i32 %A_0_load_128, %B_0_load_17

ST_67: tmp_15_40_1_1_1 (6738)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6709  %tmp_15_40_1_1_1 = mul nsw i32 %A_1_load_124, %B_1_load_13

ST_67: tmp_15_40_1_1_2 (6740)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6711  %tmp_15_40_1_1_2 = mul nsw i32 %A_1_load_127, %B_1_load_14

ST_67: tmp_15_40_1_2 (6741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6712  %tmp_15_40_1_2 = mul nsw i32 %A_1_load_122, %B_1_load_15

ST_67: tmp_15_40_1_2_1 (6742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6713  %tmp_15_40_1_2_1 = mul nsw i32 %A_1_load_125, %B_1_load_16

ST_67: A_1_load_128 (6743)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6714  %A_1_load_128 = load i32* %A_1_addr_128, align 4

ST_67: tmp_15_40_1_2_2 (6744)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6715  %tmp_15_40_1_2_2 = mul nsw i32 %A_1_load_128, %B_1_load_17

ST_67: tmp_15_40_2 (6745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6716  %tmp_15_40_2 = mul nsw i32 %A_2_load_120, %B_2_load_9

ST_67: tmp_15_40_2_0_1 (6746)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6717  %tmp_15_40_2_0_1 = mul nsw i32 %A_2_load_123, %B_2_load_10

ST_67: tmp_15_40_2_0_2 (6748)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6719  %tmp_15_40_2_0_2 = mul nsw i32 %A_2_load_126, %B_2_load_11

ST_67: tmp_15_40_2_1 (6749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6720  %tmp_15_40_2_1 = mul nsw i32 %A_2_load_121, %B_2_load_12

ST_67: tmp_15_40_2_1_1 (6750)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6721  %tmp_15_40_2_1_1 = mul nsw i32 %A_2_load_124, %B_2_load_13

ST_67: tmp_15_40_2_1_2 (6752)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6723  %tmp_15_40_2_1_2 = mul nsw i32 %A_2_load_127, %B_2_load_14

ST_67: tmp_15_40_2_2 (6753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6724  %tmp_15_40_2_2 = mul nsw i32 %A_2_load_122, %B_2_load_15

ST_67: tmp_15_40_2_2_1 (6754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6725  %tmp_15_40_2_2_1 = mul nsw i32 %A_2_load_125, %B_2_load_16

ST_67: A_2_load_128 (6755)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6726  %A_2_load_128 = load i32* %A_2_addr_128, align 4

ST_67: tmp_15_40_2_2_2 (6756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6727  %tmp_15_40_2_2_2 = mul nsw i32 %A_2_load_128, %B_2_load_17

ST_67: tmp1009 (6762)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6733  %tmp1009 = add i32 %tmp_15_40_0_2_2, %tmp_15_40_0_2_1

ST_67: tmp1008 (6763)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6734  %tmp1008 = add i32 %tmp_15_40_0_2, %tmp1009

ST_67: tmp1007 (6767)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6738  %tmp1007 = add i32 %tmp1008, %tmp1010

ST_67: tmp1001 (6768)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6739  %tmp1001 = add i32 %tmp1002, %tmp1007

ST_67: tmp1016 (6769)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6740  %tmp1016 = add i32 %tmp_15_40_1_2, %tmp_15_40_1_1_2

ST_67: tmp1015 (6770)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6741  %tmp1015 = add i32 %tmp_15_40_1_1_1, %tmp1016

ST_67: tmp1018 (6771)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6742  %tmp1018 = add i32 %tmp_15_40_1_2_2, %tmp_15_40_1_2_1

ST_67: tmp1019 (6772)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6743  %tmp1019 = add i32 %tmp_15_40_2_0_1, %tmp_15_40_2

ST_67: tmp1017 (6773)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6744  %tmp1017 = add i32 %tmp1018, %tmp1019

ST_67: tmp1014 (6774)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6745  %tmp1014 = add i32 %tmp1015, %tmp1017

ST_67: tmp1022 (6775)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6746  %tmp1022 = add i32 %tmp_15_40_2_1_1, %tmp_15_40_2_1

ST_67: tmp1021 (6776)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6747  %tmp1021 = add i32 %tmp_15_40_2_0_2, %tmp1022

ST_67: tmp1024 (6777)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6748  %tmp1024 = add i32 %tmp_15_40_2_2, %tmp_15_40_2_1_2

ST_67: tmp1025 (6778)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6749  %tmp1025 = add i32 %tmp_15_40_2_2_2, %tmp_15_40_2_2_1

ST_67: tmp1023 (6779)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6750  %tmp1023 = add i32 %tmp1024, %tmp1025

ST_67: tmp1020 (6780)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6751  %tmp1020 = add i32 %tmp1021, %tmp1023

ST_67: tmp1013 (6781)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6752  %tmp1013 = add i32 %tmp1014, %tmp1020

ST_67: result_3_40_2_2_2 (6782)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6753  %result_3_40_2_2_2 = add nsw i32 %tmp1001, %tmp1013

ST_67: B_0_load_18 (6784)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6755  %B_0_load_18 = load i32* %B_0_addr, align 4

ST_67: B_0_load_19 (6786)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6757  %B_0_load_19 = load i32* %B_0_addr_1, align 4

ST_67: A_0_load_129 (6788)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6759  %A_0_load_129 = load i32* %A_0_addr_129, align 4

ST_67: B_0_load_20 (6789)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6760  %B_0_load_20 = load i32* %B_0_addr_2, align 4

ST_67: B_0_load_21 (6791)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6762  %B_0_load_21 = load i32* %B_0_addr_3, align 4

ST_67: A_0_load_130 (6795)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6766  %A_0_load_130 = load i32* %A_0_addr_130, align 4

ST_67: A_0_load_131 (6800)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6771  %A_0_load_131 = load i32* %A_0_addr_131, align 4

ST_67: tmp_15_41_1 (6802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6773  %tmp_15_41_1 = mul nsw i32 %A_1_load_123, %B_1_load_9

ST_67: tmp_15_41_1_0_1 (6803)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6774  %tmp_15_41_1_0_1 = mul nsw i32 %A_1_load_126, %B_1_load_10

ST_67: A_1_load_129 (6804)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6775  %A_1_load_129 = load i32* %A_1_addr_129, align 4

ST_67: tmp_15_41_1_0_2 (6805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6776  %tmp_15_41_1_0_2 = mul nsw i32 %A_1_load_129, %B_1_load_11

ST_67: tmp_15_41_1_1 (6806)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6777  %tmp_15_41_1_1 = mul nsw i32 %A_1_load_124, %B_1_load_12

ST_67: A_1_load_130 (6808)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6779  %A_1_load_130 = load i32* %A_1_addr_130, align 4

ST_67: A_1_load_131 (6812)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6783  %A_1_load_131 = load i32* %A_1_addr_131, align 4

ST_67: A_2_load_129 (6816)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6787  %A_2_load_129 = load i32* %A_2_addr_129, align 4

ST_67: A_2_load_130 (6820)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6791  %A_2_load_130 = load i32* %A_2_addr_130, align 4

ST_67: A_2_load_131 (6824)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6795  %A_2_load_131 = load i32* %A_2_addr_131, align 4

ST_67: tmp1036 (6833)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6804  %tmp1036 = add i32 %tmp_15_41_1_0_1, %tmp_15_41_1

ST_67: tmp1037 (6834)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6805  %tmp1037 = add i32 %tmp_15_41_1_1, %tmp_15_41_1_0_2

ST_67: tmp1035 (6835)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6806  %tmp1035 = add i32 %tmp1036, %tmp1037


 <State 68>: 7.32ns
ST_68: tmp_58 (223)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:194  %tmp_58 = add i17 %tmp_14, 44

ST_68: tmp_60_cast (224)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:195  %tmp_60_cast = sext i17 %tmp_58 to i64

ST_68: A_0_addr_132 (225)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:196  %A_0_addr_132 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_60_cast

ST_68: A_1_addr_132 (807)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:778  %A_1_addr_132 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_60_cast

ST_68: A_2_addr_132 (1031)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1002  %A_2_addr_132 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_60_cast

ST_68: tmp_279 (1333)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1304  %tmp_279 = add i22 %tmp_239, 40

ST_68: tmp_281_cast (1334)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1305  %tmp_281_cast = sext i22 %tmp_279 to i64

ST_68: C_addr_40 (1335)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1306  %C_addr_40 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_281_cast

ST_68: tmp_508 (2025)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1996  %tmp_508 = add i17 %tmp_464, 44

ST_68: tmp_509_cast (2026)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1997  %tmp_509_cast = sext i17 %tmp_508 to i64

ST_68: A_0_addr_133 (2027)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1998  %A_0_addr_133 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_509_cast

ST_68: A_1_addr_133 (2609)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2580  %A_1_addr_133 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_509_cast

ST_68: A_2_addr_133 (2833)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2804  %A_2_addr_133 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_509_cast

ST_68: StgValue_4385 (6783)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6754  store i32 %result_3_40_2_2_2, i32* %C_addr_40, align 4

ST_68: B_0_load_20 (6789)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6760  %B_0_load_20 = load i32* %B_0_addr_2, align 4

ST_68: B_0_load_21 (6791)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6762  %B_0_load_21 = load i32* %B_0_addr_3, align 4

ST_68: B_0_load_22 (6793)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6764  %B_0_load_22 = load i32* %B_0_addr_4, align 4

ST_68: A_0_load_130 (6795)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6766  %A_0_load_130 = load i32* %A_0_addr_130, align 4

ST_68: B_0_load_23 (6796)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6767  %B_0_load_23 = load i32* %B_0_addr_5, align 4

ST_68: tmp_15_41_0_2 (6798)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6769  %tmp_15_41_0_2 = mul nsw i32 %A_0_load_125, %B_0_load_15

ST_68: tmp_15_41_0_2_1 (6799)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6770  %tmp_15_41_0_2_1 = mul nsw i32 %A_0_load_128, %B_0_load_16

ST_68: A_0_load_131 (6800)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6771  %A_0_load_131 = load i32* %A_0_addr_131, align 4

ST_68: tmp_15_41_0_2_2 (6801)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6772  %tmp_15_41_0_2_2 = mul nsw i32 %A_0_load_131, %B_0_load_17

ST_68: tmp_15_41_1_1_1 (6807)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6778  %tmp_15_41_1_1_1 = mul nsw i32 %A_1_load_127, %B_1_load_13

ST_68: A_1_load_130 (6808)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6779  %A_1_load_130 = load i32* %A_1_addr_130, align 4

ST_68: tmp_15_41_1_1_2 (6809)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6780  %tmp_15_41_1_1_2 = mul nsw i32 %A_1_load_130, %B_1_load_14

ST_68: tmp_15_41_1_2 (6810)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6781  %tmp_15_41_1_2 = mul nsw i32 %A_1_load_125, %B_1_load_15

ST_68: tmp_15_41_1_2_1 (6811)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6782  %tmp_15_41_1_2_1 = mul nsw i32 %A_1_load_128, %B_1_load_16

ST_68: A_1_load_131 (6812)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6783  %A_1_load_131 = load i32* %A_1_addr_131, align 4

ST_68: tmp_15_41_1_2_2 (6813)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6784  %tmp_15_41_1_2_2 = mul nsw i32 %A_1_load_131, %B_1_load_17

ST_68: tmp_15_41_2 (6814)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6785  %tmp_15_41_2 = mul nsw i32 %A_2_load_123, %B_2_load_9

ST_68: tmp_15_41_2_0_1 (6815)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6786  %tmp_15_41_2_0_1 = mul nsw i32 %A_2_load_126, %B_2_load_10

ST_68: tmp_15_41_2_0_2 (6817)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6788  %tmp_15_41_2_0_2 = mul nsw i32 %A_2_load_129, %B_2_load_11

ST_68: tmp_15_41_2_1 (6818)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6789  %tmp_15_41_2_1 = mul nsw i32 %A_2_load_124, %B_2_load_12

ST_68: tmp_15_41_2_1_1 (6819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6790  %tmp_15_41_2_1_1 = mul nsw i32 %A_2_load_127, %B_2_load_13

ST_68: A_2_load_130 (6820)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6791  %A_2_load_130 = load i32* %A_2_addr_130, align 4

ST_68: tmp_15_41_2_1_2 (6821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6792  %tmp_15_41_2_1_2 = mul nsw i32 %A_2_load_130, %B_2_load_14

ST_68: tmp_15_41_2_2 (6822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6793  %tmp_15_41_2_2 = mul nsw i32 %A_2_load_125, %B_2_load_15

ST_68: tmp_15_41_2_2_1 (6823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6794  %tmp_15_41_2_2_1 = mul nsw i32 %A_2_load_128, %B_2_load_16

ST_68: A_2_load_131 (6824)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6795  %A_2_load_131 = load i32* %A_2_addr_131, align 4

ST_68: tmp_15_41_2_2_2 (6825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6796  %tmp_15_41_2_2_2 = mul nsw i32 %A_2_load_131, %B_2_load_17

ST_68: tmp1034 (6831)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6802  %tmp1034 = add i32 %tmp_15_41_0_2_2, %tmp_15_41_0_2_1

ST_68: tmp1033 (6832)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6803  %tmp1033 = add i32 %tmp_15_41_0_2, %tmp1034

ST_68: tmp1041 (6838)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6809  %tmp1041 = add i32 %tmp_15_41_1_2, %tmp_15_41_1_1_2

ST_68: tmp1040 (6839)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6810  %tmp1040 = add i32 %tmp_15_41_1_1_1, %tmp1041

ST_68: tmp1043 (6840)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6811  %tmp1043 = add i32 %tmp_15_41_1_2_2, %tmp_15_41_1_2_1

ST_68: tmp1044 (6841)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6812  %tmp1044 = add i32 %tmp_15_41_2_0_1, %tmp_15_41_2

ST_68: tmp1042 (6842)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6813  %tmp1042 = add i32 %tmp1043, %tmp1044

ST_68: tmp1039 (6843)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6814  %tmp1039 = add i32 %tmp1040, %tmp1042

ST_68: tmp1047 (6844)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6815  %tmp1047 = add i32 %tmp_15_41_2_1_1, %tmp_15_41_2_1

ST_68: tmp1046 (6845)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6816  %tmp1046 = add i32 %tmp_15_41_2_0_2, %tmp1047

ST_68: tmp1049 (6846)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6817  %tmp1049 = add i32 %tmp_15_41_2_2, %tmp_15_41_2_1_2

ST_68: tmp1050 (6847)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6818  %tmp1050 = add i32 %tmp_15_41_2_2_2, %tmp_15_41_2_2_1

ST_68: tmp1048 (6848)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6819  %tmp1048 = add i32 %tmp1049, %tmp1050

ST_68: tmp1045 (6849)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6820  %tmp1045 = add i32 %tmp1046, %tmp1048

ST_68: A_0_load_132 (6855)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6826  %A_0_load_132 = load i32* %A_0_addr_132, align 4

ST_68: A_0_load_133 (6859)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6830  %A_0_load_133 = load i32* %A_0_addr_133, align 4

ST_68: A_1_load_132 (6867)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6838  %A_1_load_132 = load i32* %A_1_addr_132, align 4

ST_68: A_1_load_133 (6871)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6842  %A_1_load_133 = load i32* %A_1_addr_133, align 4

ST_68: A_2_load_132 (6879)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6850  %A_2_load_132 = load i32* %A_2_addr_132, align 4

ST_68: A_2_load_133 (6883)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6854  %A_2_load_133 = load i32* %A_2_addr_133, align 4


 <State 69>: 8.21ns
ST_69: tmp_59 (226)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:197  %tmp_59 = add i17 %tmp_14, 45

ST_69: tmp_61_cast (227)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:198  %tmp_61_cast = sext i17 %tmp_59 to i64

ST_69: A_0_addr_135 (228)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:199  %A_0_addr_135 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_61_cast

ST_69: A_1_addr_135 (808)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:779  %A_1_addr_135 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_61_cast

ST_69: A_2_addr_135 (1032)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1003  %A_2_addr_135 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_61_cast

ST_69: tmp_734 (3159)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3130  %tmp_734 = add i17 %tmp_690, 44

ST_69: tmp_735_cast (3160)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3131  %tmp_735_cast = sext i17 %tmp_734 to i64

ST_69: A_0_addr_134 (3161)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3132  %A_0_addr_134 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_735_cast

ST_69: A_1_addr_134 (3743)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3714  %A_1_addr_134 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_735_cast

ST_69: A_2_addr_134 (3967)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3938  %A_2_addr_134 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_735_cast

ST_69: StgValue_4443 (6783)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6754  store i32 %result_3_40_2_2_2, i32* %C_addr_40, align 4

ST_69: tmp_15_40 (6785)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6756  %tmp_15_40 = mul nsw i32 %A_0_load_123, %B_0_load_18

ST_69: tmp_15_41_0_0_1 (6787)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6758  %tmp_15_41_0_0_1 = mul nsw i32 %A_0_load_126, %B_0_load_19

ST_69: tmp_15_41_0_0_2 (6790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6761  %tmp_15_41_0_0_2 = mul nsw i32 %A_0_load_129, %B_0_load_20

ST_69: tmp_15_41_0_1 (6792)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6763  %tmp_15_41_0_1 = mul nsw i32 %A_0_load_124, %B_0_load_21

ST_69: B_0_load_22 (6793)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6764  %B_0_load_22 = load i32* %B_0_addr_4, align 4

ST_69: tmp_15_41_0_1_1 (6794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6765  %tmp_15_41_0_1_1 = mul nsw i32 %A_0_load_127, %B_0_load_22

ST_69: B_0_load_23 (6796)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6767  %B_0_load_23 = load i32* %B_0_addr_5, align 4

ST_69: tmp_15_41_0_1_2 (6797)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6768  %tmp_15_41_0_1_2 = mul nsw i32 %A_0_load_130, %B_0_load_23

ST_69: tmp1029 (6826)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6797  %tmp1029 = add i32 %tmp_15_41_0_0_2, %tmp_15_40

ST_69: tmp1028 (6827)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6798  %tmp1028 = add i32 %tmp_15_41_0_0_1, %tmp1029

ST_69: tmp1031 (6828)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6799  %tmp1031 = add i32 %tmp_15_41_0_1_2, %tmp_15_41_0_1_1

ST_69: tmp1030 (6829)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6800  %tmp1030 = add i32 %tmp_15_41_0_1, %tmp1031

ST_69: tmp1027 (6830)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6801  %tmp1027 = add i32 %tmp1028, %tmp1030

ST_69: tmp1032 (6836)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6807  %tmp1032 = add i32 %tmp1033, %tmp1035

ST_69: tmp1026 (6837)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6808  %tmp1026 = add i32 %tmp1027, %tmp1032

ST_69: tmp1038 (6850)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6821  %tmp1038 = add i32 %tmp1039, %tmp1045

ST_69: result_3_41_2_2_2 (6851)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6822  %result_3_41_2_2_2 = add nsw i32 %tmp1026, %tmp1038

ST_69: tmp_15_41 (6853)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6824  %tmp_15_41 = mul nsw i32 %A_0_load_126, %B_0_load_18

ST_69: tmp_15_42_0_0_1 (6854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6825  %tmp_15_42_0_0_1 = mul nsw i32 %A_0_load_129, %B_0_load_19

ST_69: A_0_load_132 (6855)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6826  %A_0_load_132 = load i32* %A_0_addr_132, align 4

ST_69: tmp_15_42_0_0_2 (6856)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6827  %tmp_15_42_0_0_2 = mul nsw i32 %A_0_load_132, %B_0_load_20

ST_69: tmp_15_42_0_1 (6857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6828  %tmp_15_42_0_1 = mul nsw i32 %A_0_load_127, %B_0_load_21

ST_69: tmp_15_42_0_1_1 (6858)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6829  %tmp_15_42_0_1_1 = mul nsw i32 %A_0_load_130, %B_0_load_22

ST_69: A_0_load_133 (6859)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6830  %A_0_load_133 = load i32* %A_0_addr_133, align 4

ST_69: tmp_15_42_0_1_2 (6860)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6831  %tmp_15_42_0_1_2 = mul nsw i32 %A_0_load_133, %B_0_load_23

ST_69: A_0_load_134 (6863)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6834  %A_0_load_134 = load i32* %A_0_addr_134, align 4

ST_69: tmp_15_42_1 (6865)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6836  %tmp_15_42_1 = mul nsw i32 %A_1_load_126, %B_1_load_9

ST_69: tmp_15_42_1_0_1 (6866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6837  %tmp_15_42_1_0_1 = mul nsw i32 %A_1_load_129, %B_1_load_10

ST_69: A_1_load_132 (6867)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6838  %A_1_load_132 = load i32* %A_1_addr_132, align 4

ST_69: tmp_15_42_1_0_2 (6868)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6839  %tmp_15_42_1_0_2 = mul nsw i32 %A_1_load_132, %B_1_load_11

ST_69: tmp_15_42_1_1 (6869)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6840  %tmp_15_42_1_1 = mul nsw i32 %A_1_load_127, %B_1_load_12

ST_69: A_1_load_133 (6871)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6842  %A_1_load_133 = load i32* %A_1_addr_133, align 4

ST_69: A_1_load_134 (6875)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6846  %A_1_load_134 = load i32* %A_1_addr_134, align 4

ST_69: A_2_load_132 (6879)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6850  %A_2_load_132 = load i32* %A_2_addr_132, align 4

ST_69: A_2_load_133 (6883)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6854  %A_2_load_133 = load i32* %A_2_addr_133, align 4

ST_69: A_2_load_134 (6887)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6858  %A_2_load_134 = load i32* %A_2_addr_134, align 4

ST_69: tmp1054 (6889)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6860  %tmp1054 = add i32 %tmp_15_42_0_0_2, %tmp_15_41

ST_69: tmp1053 (6890)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6861  %tmp1053 = add i32 %tmp_15_42_0_0_1, %tmp1054

ST_69: tmp1056 (6891)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6862  %tmp1056 = add i32 %tmp_15_42_0_1_2, %tmp_15_42_0_1_1

ST_69: tmp1055 (6892)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6863  %tmp1055 = add i32 %tmp_15_42_0_1, %tmp1056

ST_69: tmp1052 (6893)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6864  %tmp1052 = add i32 %tmp1053, %tmp1055

ST_69: tmp1061 (6896)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6867  %tmp1061 = add i32 %tmp_15_42_1_0_1, %tmp_15_42_1

ST_69: tmp1062 (6897)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6868  %tmp1062 = add i32 %tmp_15_42_1_1, %tmp_15_42_1_0_2

ST_69: tmp1060 (6898)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6869  %tmp1060 = add i32 %tmp1061, %tmp1062

ST_69: A_0_load_135 (6918)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6889  %A_0_load_135 = load i32* %A_0_addr_135, align 4

ST_69: A_1_load_135 (6930)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6901  %A_1_load_135 = load i32* %A_1_addr_135, align 4

ST_69: A_2_load_135 (6942)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6913  %A_2_load_135 = load i32* %A_2_addr_135, align 4


 <State 70>: 8.21ns
ST_70: tmp_280 (1336)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1307  %tmp_280 = add i22 %tmp_239, 41

ST_70: tmp_282_cast (1337)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1308  %tmp_282_cast = sext i22 %tmp_280 to i64

ST_70: C_addr_41 (1338)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1309  %C_addr_41 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_282_cast

ST_70: tmp_509 (2028)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:1999  %tmp_509 = add i17 %tmp_464, 45

ST_70: tmp_510_cast (2029)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2000  %tmp_510_cast = sext i17 %tmp_509 to i64

ST_70: A_0_addr_136 (2030)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2001  %A_0_addr_136 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_510_cast

ST_70: A_1_addr_136 (2610)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2581  %A_1_addr_136 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_510_cast

ST_70: A_2_addr_136 (2834)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2805  %A_2_addr_136 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_510_cast

ST_70: tmp_735 (3162)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3133  %tmp_735 = add i17 %tmp_690, 45

ST_70: tmp_736_cast (3163)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3134  %tmp_736_cast = sext i17 %tmp_735 to i64

ST_70: A_0_addr_137 (3164)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3135  %A_0_addr_137 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_736_cast

ST_70: A_1_addr_137 (3744)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3715  %A_1_addr_137 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_736_cast

ST_70: A_2_addr_137 (3968)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3939  %A_2_addr_137 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_736_cast

ST_70: StgValue_4504 (6852)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6823  store i32 %result_3_41_2_2_2, i32* %C_addr_41, align 4

ST_70: tmp_15_42_0_2 (6861)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6832  %tmp_15_42_0_2 = mul nsw i32 %A_0_load_128, %B_0_load_15

ST_70: tmp_15_42_0_2_1 (6862)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6833  %tmp_15_42_0_2_1 = mul nsw i32 %A_0_load_131, %B_0_load_16

ST_70: A_0_load_134 (6863)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6834  %A_0_load_134 = load i32* %A_0_addr_134, align 4

ST_70: tmp_15_42_0_2_2 (6864)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6835  %tmp_15_42_0_2_2 = mul nsw i32 %A_0_load_134, %B_0_load_17

ST_70: tmp_15_42_1_1_1 (6870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6841  %tmp_15_42_1_1_1 = mul nsw i32 %A_1_load_130, %B_1_load_13

ST_70: tmp_15_42_1_1_2 (6872)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6843  %tmp_15_42_1_1_2 = mul nsw i32 %A_1_load_133, %B_1_load_14

ST_70: tmp_15_42_1_2 (6873)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6844  %tmp_15_42_1_2 = mul nsw i32 %A_1_load_128, %B_1_load_15

ST_70: tmp_15_42_1_2_1 (6874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6845  %tmp_15_42_1_2_1 = mul nsw i32 %A_1_load_131, %B_1_load_16

ST_70: A_1_load_134 (6875)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6846  %A_1_load_134 = load i32* %A_1_addr_134, align 4

ST_70: tmp_15_42_1_2_2 (6876)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6847  %tmp_15_42_1_2_2 = mul nsw i32 %A_1_load_134, %B_1_load_17

ST_70: tmp_15_42_2 (6877)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6848  %tmp_15_42_2 = mul nsw i32 %A_2_load_126, %B_2_load_9

ST_70: tmp_15_42_2_0_1 (6878)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6849  %tmp_15_42_2_0_1 = mul nsw i32 %A_2_load_129, %B_2_load_10

ST_70: tmp_15_42_2_0_2 (6880)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6851  %tmp_15_42_2_0_2 = mul nsw i32 %A_2_load_132, %B_2_load_11

ST_70: tmp_15_42_2_1 (6881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6852  %tmp_15_42_2_1 = mul nsw i32 %A_2_load_127, %B_2_load_12

ST_70: tmp_15_42_2_1_1 (6882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6853  %tmp_15_42_2_1_1 = mul nsw i32 %A_2_load_130, %B_2_load_13

ST_70: tmp_15_42_2_1_2 (6884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6855  %tmp_15_42_2_1_2 = mul nsw i32 %A_2_load_133, %B_2_load_14

ST_70: tmp_15_42_2_2 (6885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6856  %tmp_15_42_2_2 = mul nsw i32 %A_2_load_128, %B_2_load_15

ST_70: tmp_15_42_2_2_1 (6886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6857  %tmp_15_42_2_2_1 = mul nsw i32 %A_2_load_131, %B_2_load_16

ST_70: A_2_load_134 (6887)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6858  %A_2_load_134 = load i32* %A_2_addr_134, align 4

ST_70: tmp_15_42_2_2_2 (6888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6859  %tmp_15_42_2_2_2 = mul nsw i32 %A_2_load_134, %B_2_load_17

ST_70: tmp1059 (6894)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6865  %tmp1059 = add i32 %tmp_15_42_0_2_2, %tmp_15_42_0_2_1

ST_70: tmp1058 (6895)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6866  %tmp1058 = add i32 %tmp_15_42_0_2, %tmp1059

ST_70: tmp1057 (6899)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6870  %tmp1057 = add i32 %tmp1058, %tmp1060

ST_70: tmp1051 (6900)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6871  %tmp1051 = add i32 %tmp1052, %tmp1057

ST_70: tmp1066 (6901)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6872  %tmp1066 = add i32 %tmp_15_42_1_2, %tmp_15_42_1_1_2

ST_70: tmp1065 (6902)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6873  %tmp1065 = add i32 %tmp_15_42_1_1_1, %tmp1066

ST_70: tmp1068 (6903)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6874  %tmp1068 = add i32 %tmp_15_42_1_2_2, %tmp_15_42_1_2_1

ST_70: tmp1069 (6904)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6875  %tmp1069 = add i32 %tmp_15_42_2_0_1, %tmp_15_42_2

ST_70: tmp1067 (6905)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6876  %tmp1067 = add i32 %tmp1068, %tmp1069

ST_70: tmp1064 (6906)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6877  %tmp1064 = add i32 %tmp1065, %tmp1067

ST_70: tmp1072 (6907)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6878  %tmp1072 = add i32 %tmp_15_42_2_1_1, %tmp_15_42_2_1

ST_70: tmp1071 (6908)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6879  %tmp1071 = add i32 %tmp_15_42_2_0_2, %tmp1072

ST_70: tmp1074 (6909)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6880  %tmp1074 = add i32 %tmp_15_42_2_2, %tmp_15_42_2_1_2

ST_70: tmp1075 (6910)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6881  %tmp1075 = add i32 %tmp_15_42_2_2_2, %tmp_15_42_2_2_1

ST_70: tmp1073 (6911)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6882  %tmp1073 = add i32 %tmp1074, %tmp1075

ST_70: tmp1070 (6912)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6883  %tmp1070 = add i32 %tmp1071, %tmp1073

ST_70: tmp1063 (6913)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6884  %tmp1063 = add i32 %tmp1064, %tmp1070

ST_70: result_3_42_2_2_2 (6914)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6885  %result_3_42_2_2_2 = add nsw i32 %tmp1051, %tmp1063

ST_70: A_0_load_135 (6918)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6889  %A_0_load_135 = load i32* %A_0_addr_135, align 4

ST_70: A_0_load_136 (6922)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6893  %A_0_load_136 = load i32* %A_0_addr_136, align 4

ST_70: A_0_load_137 (6926)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6897  %A_0_load_137 = load i32* %A_0_addr_137, align 4

ST_70: tmp_15_43_1 (6928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6899  %tmp_15_43_1 = mul nsw i32 %A_1_load_129, %B_1_load_9

ST_70: tmp_15_43_1_0_1 (6929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6900  %tmp_15_43_1_0_1 = mul nsw i32 %A_1_load_132, %B_1_load_10

ST_70: A_1_load_135 (6930)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6901  %A_1_load_135 = load i32* %A_1_addr_135, align 4

ST_70: tmp_15_43_1_0_2 (6931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6902  %tmp_15_43_1_0_2 = mul nsw i32 %A_1_load_135, %B_1_load_11

ST_70: tmp_15_43_1_1 (6932)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6903  %tmp_15_43_1_1 = mul nsw i32 %A_1_load_130, %B_1_load_12

ST_70: A_1_load_136 (6934)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6905  %A_1_load_136 = load i32* %A_1_addr_136, align 4

ST_70: A_1_load_137 (6938)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6909  %A_1_load_137 = load i32* %A_1_addr_137, align 4

ST_70: A_2_load_135 (6942)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6913  %A_2_load_135 = load i32* %A_2_addr_135, align 4

ST_70: A_2_load_136 (6946)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6917  %A_2_load_136 = load i32* %A_2_addr_136, align 4

ST_70: A_2_load_137 (6950)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6921  %A_2_load_137 = load i32* %A_2_addr_137, align 4

ST_70: tmp1086 (6959)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6930  %tmp1086 = add i32 %tmp_15_43_1_0_1, %tmp_15_43_1

ST_70: tmp1087 (6960)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6931  %tmp1087 = add i32 %tmp_15_43_1_1, %tmp_15_43_1_0_2

ST_70: tmp1085 (6961)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6932  %tmp1085 = add i32 %tmp1086, %tmp1087


 <State 71>: 8.21ns
ST_71: tmp_60 (229)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:200  %tmp_60 = add i17 %tmp_14, 46

ST_71: tmp_62_cast (230)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:201  %tmp_62_cast = sext i17 %tmp_60 to i64

ST_71: A_0_addr_138 (231)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:202  %A_0_addr_138 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_62_cast

ST_71: A_1_addr_138 (809)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:780  %A_1_addr_138 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_62_cast

ST_71: A_2_addr_138 (1033)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1004  %A_2_addr_138 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_62_cast

ST_71: tmp_281 (1339)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1310  %tmp_281 = add i22 %tmp_239, 42

ST_71: tmp_283_cast (1340)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1311  %tmp_283_cast = sext i22 %tmp_281 to i64

ST_71: C_addr_42 (1341)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1312  %C_addr_42 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_283_cast

ST_71: tmp_510 (2031)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2002  %tmp_510 = add i17 %tmp_464, 46

ST_71: tmp_511_cast (2032)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2003  %tmp_511_cast = sext i17 %tmp_510 to i64

ST_71: A_0_addr_139 (2033)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2004  %A_0_addr_139 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_511_cast

ST_71: A_1_addr_139 (2611)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2582  %A_1_addr_139 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_511_cast

ST_71: A_2_addr_139 (2835)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2806  %A_2_addr_139 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_511_cast

ST_71: StgValue_4572 (6852)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6823  store i32 %result_3_41_2_2_2, i32* %C_addr_41, align 4

ST_71: StgValue_4573 (6915)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6886  store i32 %result_3_42_2_2_2, i32* %C_addr_42, align 4

ST_71: tmp_15_42 (6916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6887  %tmp_15_42 = mul nsw i32 %A_0_load_129, %B_0_load_18

ST_71: tmp_15_43_0_0_1 (6917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6888  %tmp_15_43_0_0_1 = mul nsw i32 %A_0_load_132, %B_0_load_19

ST_71: tmp_15_43_0_0_2 (6919)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6890  %tmp_15_43_0_0_2 = mul nsw i32 %A_0_load_135, %B_0_load_20

ST_71: tmp_15_43_0_1 (6920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6891  %tmp_15_43_0_1 = mul nsw i32 %A_0_load_130, %B_0_load_21

ST_71: tmp_15_43_0_1_1 (6921)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6892  %tmp_15_43_0_1_1 = mul nsw i32 %A_0_load_133, %B_0_load_22

ST_71: A_0_load_136 (6922)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6893  %A_0_load_136 = load i32* %A_0_addr_136, align 4

ST_71: tmp_15_43_0_1_2 (6923)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6894  %tmp_15_43_0_1_2 = mul nsw i32 %A_0_load_136, %B_0_load_23

ST_71: tmp_15_43_0_2 (6924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6895  %tmp_15_43_0_2 = mul nsw i32 %A_0_load_131, %B_0_load_15

ST_71: tmp_15_43_0_2_1 (6925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6896  %tmp_15_43_0_2_1 = mul nsw i32 %A_0_load_134, %B_0_load_16

ST_71: A_0_load_137 (6926)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6897  %A_0_load_137 = load i32* %A_0_addr_137, align 4

ST_71: tmp_15_43_0_2_2 (6927)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6898  %tmp_15_43_0_2_2 = mul nsw i32 %A_0_load_137, %B_0_load_17

ST_71: tmp_15_43_1_1_1 (6933)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6904  %tmp_15_43_1_1_1 = mul nsw i32 %A_1_load_133, %B_1_load_13

ST_71: A_1_load_136 (6934)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6905  %A_1_load_136 = load i32* %A_1_addr_136, align 4

ST_71: tmp_15_43_1_1_2 (6935)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6906  %tmp_15_43_1_1_2 = mul nsw i32 %A_1_load_136, %B_1_load_14

ST_71: tmp_15_43_1_2 (6936)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6907  %tmp_15_43_1_2 = mul nsw i32 %A_1_load_131, %B_1_load_15

ST_71: tmp_15_43_1_2_1 (6937)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6908  %tmp_15_43_1_2_1 = mul nsw i32 %A_1_load_134, %B_1_load_16

ST_71: A_1_load_137 (6938)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6909  %A_1_load_137 = load i32* %A_1_addr_137, align 4

ST_71: tmp_15_43_1_2_2 (6939)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6910  %tmp_15_43_1_2_2 = mul nsw i32 %A_1_load_137, %B_1_load_17

ST_71: tmp_15_43_2 (6940)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6911  %tmp_15_43_2 = mul nsw i32 %A_2_load_129, %B_2_load_9

ST_71: tmp_15_43_2_0_1 (6941)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6912  %tmp_15_43_2_0_1 = mul nsw i32 %A_2_load_132, %B_2_load_10

ST_71: tmp_15_43_2_0_2 (6943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6914  %tmp_15_43_2_0_2 = mul nsw i32 %A_2_load_135, %B_2_load_11

ST_71: tmp_15_43_2_1 (6944)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6915  %tmp_15_43_2_1 = mul nsw i32 %A_2_load_130, %B_2_load_12

ST_71: tmp_15_43_2_1_1 (6945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6916  %tmp_15_43_2_1_1 = mul nsw i32 %A_2_load_133, %B_2_load_13

ST_71: A_2_load_136 (6946)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6917  %A_2_load_136 = load i32* %A_2_addr_136, align 4

ST_71: tmp_15_43_2_1_2 (6947)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6918  %tmp_15_43_2_1_2 = mul nsw i32 %A_2_load_136, %B_2_load_14

ST_71: tmp_15_43_2_2 (6948)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6919  %tmp_15_43_2_2 = mul nsw i32 %A_2_load_131, %B_2_load_15

ST_71: tmp_15_43_2_2_1 (6949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6920  %tmp_15_43_2_2_1 = mul nsw i32 %A_2_load_134, %B_2_load_16

ST_71: A_2_load_137 (6950)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6921  %A_2_load_137 = load i32* %A_2_addr_137, align 4

ST_71: tmp_15_43_2_2_2 (6951)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6922  %tmp_15_43_2_2_2 = mul nsw i32 %A_2_load_137, %B_2_load_17

ST_71: tmp1079 (6952)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6923  %tmp1079 = add i32 %tmp_15_43_0_0_2, %tmp_15_42

ST_71: tmp1078 (6953)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6924  %tmp1078 = add i32 %tmp_15_43_0_0_1, %tmp1079

ST_71: tmp1081 (6954)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6925  %tmp1081 = add i32 %tmp_15_43_0_1_2, %tmp_15_43_0_1_1

ST_71: tmp1080 (6955)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6926  %tmp1080 = add i32 %tmp_15_43_0_1, %tmp1081

ST_71: tmp1077 (6956)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6927  %tmp1077 = add i32 %tmp1078, %tmp1080

ST_71: tmp1084 (6957)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6928  %tmp1084 = add i32 %tmp_15_43_0_2_2, %tmp_15_43_0_2_1

ST_71: tmp1083 (6958)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6929  %tmp1083 = add i32 %tmp_15_43_0_2, %tmp1084

ST_71: tmp1082 (6962)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6933  %tmp1082 = add i32 %tmp1083, %tmp1085

ST_71: tmp1076 (6963)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6934  %tmp1076 = add i32 %tmp1077, %tmp1082

ST_71: tmp1091 (6964)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6935  %tmp1091 = add i32 %tmp_15_43_1_2, %tmp_15_43_1_1_2

ST_71: tmp1090 (6965)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6936  %tmp1090 = add i32 %tmp_15_43_1_1_1, %tmp1091

ST_71: tmp1093 (6966)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6937  %tmp1093 = add i32 %tmp_15_43_1_2_2, %tmp_15_43_1_2_1

ST_71: tmp1094 (6967)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6938  %tmp1094 = add i32 %tmp_15_43_2_0_1, %tmp_15_43_2

ST_71: tmp1092 (6968)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6939  %tmp1092 = add i32 %tmp1093, %tmp1094

ST_71: tmp1089 (6969)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6940  %tmp1089 = add i32 %tmp1090, %tmp1092

ST_71: tmp1097 (6970)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6941  %tmp1097 = add i32 %tmp_15_43_2_1_1, %tmp_15_43_2_1

ST_71: tmp1096 (6971)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6942  %tmp1096 = add i32 %tmp_15_43_2_0_2, %tmp1097

ST_71: tmp1099 (6972)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6943  %tmp1099 = add i32 %tmp_15_43_2_2, %tmp_15_43_2_1_2

ST_71: tmp1100 (6973)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6944  %tmp1100 = add i32 %tmp_15_43_2_2_2, %tmp_15_43_2_2_1

ST_71: tmp1098 (6974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6945  %tmp1098 = add i32 %tmp1099, %tmp1100

ST_71: tmp1095 (6975)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6946  %tmp1095 = add i32 %tmp1096, %tmp1098

ST_71: tmp1088 (6976)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6947  %tmp1088 = add i32 %tmp1089, %tmp1095

ST_71: result_3_43_2_2_2 (6977)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6948  %result_3_43_2_2_2 = add nsw i32 %tmp1076, %tmp1088

ST_71: A_0_load_138 (6981)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6952  %A_0_load_138 = load i32* %A_0_addr_138, align 4

ST_71: A_0_load_139 (6985)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6956  %A_0_load_139 = load i32* %A_0_addr_139, align 4

ST_71: A_1_load_138 (6993)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6964  %A_1_load_138 = load i32* %A_1_addr_138, align 4

ST_71: A_1_load_139 (6997)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6968  %A_1_load_139 = load i32* %A_1_addr_139, align 4

ST_71: A_2_load_138 (7005)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6976  %A_2_load_138 = load i32* %A_2_addr_138, align 4

ST_71: A_2_load_139 (7009)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6980  %A_2_load_139 = load i32* %A_2_addr_139, align 4


 <State 72>: 7.32ns
ST_72: tmp_61 (232)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:203  %tmp_61 = add i17 %tmp_14, 47

ST_72: tmp_63_cast (233)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:204  %tmp_63_cast = sext i17 %tmp_61 to i64

ST_72: A_0_addr_141 (234)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:205  %A_0_addr_141 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_63_cast

ST_72: A_1_addr_141 (810)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:781  %A_1_addr_141 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_63_cast

ST_72: A_2_addr_141 (1034)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1005  %A_2_addr_141 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_63_cast

ST_72: tmp_282 (1342)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1313  %tmp_282 = add i22 %tmp_239, 43

ST_72: tmp_284_cast (1343)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1314  %tmp_284_cast = sext i22 %tmp_282 to i64

ST_72: C_addr_43 (1344)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1315  %C_addr_43 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_284_cast

ST_72: tmp_736 (3165)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3136  %tmp_736 = add i17 %tmp_690, 46

ST_72: tmp_737_cast (3166)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3137  %tmp_737_cast = sext i17 %tmp_736 to i64

ST_72: A_0_addr_140 (3167)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3138  %A_0_addr_140 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_737_cast

ST_72: A_1_addr_140 (3745)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3716  %A_1_addr_140 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_737_cast

ST_72: A_2_addr_140 (3969)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3940  %A_2_addr_140 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_737_cast

ST_72: StgValue_4645 (6915)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6886  store i32 %result_3_42_2_2_2, i32* %C_addr_42, align 4

ST_72: StgValue_4646 (6978)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6949  store i32 %result_3_43_2_2_2, i32* %C_addr_43, align 4

ST_72: tmp_15_43 (6979)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6950  %tmp_15_43 = mul nsw i32 %A_0_load_132, %B_0_load_18

ST_72: tmp_15_44_0_0_1 (6980)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6951  %tmp_15_44_0_0_1 = mul nsw i32 %A_0_load_135, %B_0_load_19

ST_72: A_0_load_138 (6981)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6952  %A_0_load_138 = load i32* %A_0_addr_138, align 4

ST_72: tmp_15_44_0_0_2 (6982)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6953  %tmp_15_44_0_0_2 = mul nsw i32 %A_0_load_138, %B_0_load_20

ST_72: tmp_15_44_0_1 (6983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6954  %tmp_15_44_0_1 = mul nsw i32 %A_0_load_133, %B_0_load_21

ST_72: tmp_15_44_0_1_1 (6984)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6955  %tmp_15_44_0_1_1 = mul nsw i32 %A_0_load_136, %B_0_load_22

ST_72: A_0_load_139 (6985)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6956  %A_0_load_139 = load i32* %A_0_addr_139, align 4

ST_72: tmp_15_44_0_1_2 (6986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6957  %tmp_15_44_0_1_2 = mul nsw i32 %A_0_load_139, %B_0_load_23

ST_72: A_0_load_140 (6989)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6960  %A_0_load_140 = load i32* %A_0_addr_140, align 4

ST_72: tmp_15_44_1 (6991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6962  %tmp_15_44_1 = mul nsw i32 %A_1_load_132, %B_1_load_9

ST_72: tmp_15_44_1_0_1 (6992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6963  %tmp_15_44_1_0_1 = mul nsw i32 %A_1_load_135, %B_1_load_10

ST_72: A_1_load_138 (6993)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6964  %A_1_load_138 = load i32* %A_1_addr_138, align 4

ST_72: tmp_15_44_1_0_2 (6994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6965  %tmp_15_44_1_0_2 = mul nsw i32 %A_1_load_138, %B_1_load_11

ST_72: tmp_15_44_1_1 (6995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6966  %tmp_15_44_1_1 = mul nsw i32 %A_1_load_133, %B_1_load_12

ST_72: A_1_load_139 (6997)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6968  %A_1_load_139 = load i32* %A_1_addr_139, align 4

ST_72: A_1_load_140 (7001)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6972  %A_1_load_140 = load i32* %A_1_addr_140, align 4

ST_72: A_2_load_138 (7005)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6976  %A_2_load_138 = load i32* %A_2_addr_138, align 4

ST_72: A_2_load_139 (7009)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6980  %A_2_load_139 = load i32* %A_2_addr_139, align 4

ST_72: A_2_load_140 (7013)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6984  %A_2_load_140 = load i32* %A_2_addr_140, align 4

ST_72: tmp1104 (7015)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6986  %tmp1104 = add i32 %tmp_15_44_0_0_2, %tmp_15_43

ST_72: tmp1103 (7016)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6987  %tmp1103 = add i32 %tmp_15_44_0_0_1, %tmp1104

ST_72: tmp1106 (7017)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6988  %tmp1106 = add i32 %tmp_15_44_0_1_2, %tmp_15_44_0_1_1

ST_72: tmp1105 (7018)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6989  %tmp1105 = add i32 %tmp_15_44_0_1, %tmp1106

ST_72: tmp1102 (7019)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6990  %tmp1102 = add i32 %tmp1103, %tmp1105

ST_72: tmp1111 (7022)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6993  %tmp1111 = add i32 %tmp_15_44_1_0_1, %tmp_15_44_1

ST_72: tmp1112 (7023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6994  %tmp1112 = add i32 %tmp_15_44_1_1, %tmp_15_44_1_0_2

ST_72: tmp1110 (7024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6995  %tmp1110 = add i32 %tmp1111, %tmp1112

ST_72: A_0_load_141 (7044)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7015  %A_0_load_141 = load i32* %A_0_addr_141, align 4

ST_72: A_1_load_141 (7056)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7027  %A_1_load_141 = load i32* %A_1_addr_141, align 4

ST_72: A_2_load_141 (7068)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7039  %A_2_load_141 = load i32* %A_2_addr_141, align 4


 <State 73>: 8.21ns
ST_73: tmp_511 (2034)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2005  %tmp_511 = add i17 %tmp_464, 47

ST_73: tmp_512_cast (2035)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2006  %tmp_512_cast = sext i17 %tmp_511 to i64

ST_73: A_0_addr_142 (2036)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2007  %A_0_addr_142 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_512_cast

ST_73: A_1_addr_142 (2612)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2583  %A_1_addr_142 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_512_cast

ST_73: A_2_addr_142 (2836)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2807  %A_2_addr_142 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_512_cast

ST_73: tmp_737 (3168)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3139  %tmp_737 = add i17 %tmp_690, 47

ST_73: tmp_738_cast (3169)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3140  %tmp_738_cast = sext i17 %tmp_737 to i64

ST_73: A_0_addr_143 (3170)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3141  %A_0_addr_143 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_738_cast

ST_73: A_1_addr_143 (3746)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3717  %A_1_addr_143 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_738_cast

ST_73: A_2_addr_143 (3970)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3941  %A_2_addr_143 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_738_cast

ST_73: StgValue_4687 (6978)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:6949  store i32 %result_3_43_2_2_2, i32* %C_addr_43, align 4

ST_73: tmp_15_44_0_2 (6987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6958  %tmp_15_44_0_2 = mul nsw i32 %A_0_load_134, %B_0_load_15

ST_73: tmp_15_44_0_2_1 (6988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6959  %tmp_15_44_0_2_1 = mul nsw i32 %A_0_load_137, %B_0_load_16

ST_73: A_0_load_140 (6989)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6960  %A_0_load_140 = load i32* %A_0_addr_140, align 4

ST_73: tmp_15_44_0_2_2 (6990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6961  %tmp_15_44_0_2_2 = mul nsw i32 %A_0_load_140, %B_0_load_17

ST_73: tmp_15_44_1_1_1 (6996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6967  %tmp_15_44_1_1_1 = mul nsw i32 %A_1_load_136, %B_1_load_13

ST_73: tmp_15_44_1_1_2 (6998)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6969  %tmp_15_44_1_1_2 = mul nsw i32 %A_1_load_139, %B_1_load_14

ST_73: tmp_15_44_1_2 (6999)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6970  %tmp_15_44_1_2 = mul nsw i32 %A_1_load_134, %B_1_load_15

ST_73: tmp_15_44_1_2_1 (7000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6971  %tmp_15_44_1_2_1 = mul nsw i32 %A_1_load_137, %B_1_load_16

ST_73: A_1_load_140 (7001)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6972  %A_1_load_140 = load i32* %A_1_addr_140, align 4

ST_73: tmp_15_44_1_2_2 (7002)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6973  %tmp_15_44_1_2_2 = mul nsw i32 %A_1_load_140, %B_1_load_17

ST_73: tmp_15_44_2 (7003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6974  %tmp_15_44_2 = mul nsw i32 %A_2_load_132, %B_2_load_9

ST_73: tmp_15_44_2_0_1 (7004)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6975  %tmp_15_44_2_0_1 = mul nsw i32 %A_2_load_135, %B_2_load_10

ST_73: tmp_15_44_2_0_2 (7006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6977  %tmp_15_44_2_0_2 = mul nsw i32 %A_2_load_138, %B_2_load_11

ST_73: tmp_15_44_2_1 (7007)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6978  %tmp_15_44_2_1 = mul nsw i32 %A_2_load_133, %B_2_load_12

ST_73: tmp_15_44_2_1_1 (7008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6979  %tmp_15_44_2_1_1 = mul nsw i32 %A_2_load_136, %B_2_load_13

ST_73: tmp_15_44_2_1_2 (7010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6981  %tmp_15_44_2_1_2 = mul nsw i32 %A_2_load_139, %B_2_load_14

ST_73: tmp_15_44_2_2 (7011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6982  %tmp_15_44_2_2 = mul nsw i32 %A_2_load_134, %B_2_load_15

ST_73: tmp_15_44_2_2_1 (7012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6983  %tmp_15_44_2_2_1 = mul nsw i32 %A_2_load_137, %B_2_load_16

ST_73: A_2_load_140 (7013)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6984  %A_2_load_140 = load i32* %A_2_addr_140, align 4

ST_73: tmp_15_44_2_2_2 (7014)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6985  %tmp_15_44_2_2_2 = mul nsw i32 %A_2_load_140, %B_2_load_17

ST_73: tmp1109 (7020)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6991  %tmp1109 = add i32 %tmp_15_44_0_2_2, %tmp_15_44_0_2_1

ST_73: tmp1108 (7021)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6992  %tmp1108 = add i32 %tmp_15_44_0_2, %tmp1109

ST_73: tmp1107 (7025)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6996  %tmp1107 = add i32 %tmp1108, %tmp1110

ST_73: tmp1101 (7026)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6997  %tmp1101 = add i32 %tmp1102, %tmp1107

ST_73: tmp1116 (7027)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6998  %tmp1116 = add i32 %tmp_15_44_1_2, %tmp_15_44_1_1_2

ST_73: tmp1115 (7028)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:6999  %tmp1115 = add i32 %tmp_15_44_1_1_1, %tmp1116

ST_73: tmp1118 (7029)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7000  %tmp1118 = add i32 %tmp_15_44_1_2_2, %tmp_15_44_1_2_1

ST_73: tmp1119 (7030)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7001  %tmp1119 = add i32 %tmp_15_44_2_0_1, %tmp_15_44_2

ST_73: tmp1117 (7031)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7002  %tmp1117 = add i32 %tmp1118, %tmp1119

ST_73: tmp1114 (7032)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7003  %tmp1114 = add i32 %tmp1115, %tmp1117

ST_73: tmp1122 (7033)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7004  %tmp1122 = add i32 %tmp_15_44_2_1_1, %tmp_15_44_2_1

ST_73: tmp1121 (7034)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7005  %tmp1121 = add i32 %tmp_15_44_2_0_2, %tmp1122

ST_73: tmp1124 (7035)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7006  %tmp1124 = add i32 %tmp_15_44_2_2, %tmp_15_44_2_1_2

ST_73: tmp1125 (7036)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7007  %tmp1125 = add i32 %tmp_15_44_2_2_2, %tmp_15_44_2_2_1

ST_73: tmp1123 (7037)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7008  %tmp1123 = add i32 %tmp1124, %tmp1125

ST_73: tmp1120 (7038)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7009  %tmp1120 = add i32 %tmp1121, %tmp1123

ST_73: tmp1113 (7039)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7010  %tmp1113 = add i32 %tmp1114, %tmp1120

ST_73: result_3_44_2_2_2 (7040)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7011  %result_3_44_2_2_2 = add nsw i32 %tmp1101, %tmp1113

ST_73: A_0_load_141 (7044)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7015  %A_0_load_141 = load i32* %A_0_addr_141, align 4

ST_73: A_0_load_142 (7048)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7019  %A_0_load_142 = load i32* %A_0_addr_142, align 4

ST_73: A_0_load_143 (7052)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7023  %A_0_load_143 = load i32* %A_0_addr_143, align 4

ST_73: tmp_15_45_1 (7054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7025  %tmp_15_45_1 = mul nsw i32 %A_1_load_135, %B_1_load_9

ST_73: tmp_15_45_1_0_1 (7055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7026  %tmp_15_45_1_0_1 = mul nsw i32 %A_1_load_138, %B_1_load_10

ST_73: A_1_load_141 (7056)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7027  %A_1_load_141 = load i32* %A_1_addr_141, align 4

ST_73: tmp_15_45_1_0_2 (7057)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7028  %tmp_15_45_1_0_2 = mul nsw i32 %A_1_load_141, %B_1_load_11

ST_73: tmp_15_45_1_1 (7058)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7029  %tmp_15_45_1_1 = mul nsw i32 %A_1_load_136, %B_1_load_12

ST_73: A_1_load_142 (7060)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7031  %A_1_load_142 = load i32* %A_1_addr_142, align 4

ST_73: A_1_load_143 (7064)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7035  %A_1_load_143 = load i32* %A_1_addr_143, align 4

ST_73: A_2_load_141 (7068)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7039  %A_2_load_141 = load i32* %A_2_addr_141, align 4

ST_73: A_2_load_142 (7072)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7043  %A_2_load_142 = load i32* %A_2_addr_142, align 4

ST_73: A_2_load_143 (7076)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7047  %A_2_load_143 = load i32* %A_2_addr_143, align 4

ST_73: tmp1136 (7085)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7056  %tmp1136 = add i32 %tmp_15_45_1_0_1, %tmp_15_45_1

ST_73: tmp1137 (7086)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7057  %tmp1137 = add i32 %tmp_15_45_1_1, %tmp_15_45_1_0_2

ST_73: tmp1135 (7087)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7058  %tmp1135 = add i32 %tmp1136, %tmp1137


 <State 74>: 8.21ns
ST_74: tmp_62 (235)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:206  %tmp_62 = add i17 %tmp_14, 48

ST_74: tmp_64_cast (236)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:207  %tmp_64_cast = sext i17 %tmp_62 to i64

ST_74: A_0_addr_144 (237)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:208  %A_0_addr_144 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_64_cast

ST_74: A_1_addr_144 (811)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:782  %A_1_addr_144 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_64_cast

ST_74: A_2_addr_144 (1035)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1006  %A_2_addr_144 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_64_cast

ST_74: tmp_283 (1345)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1316  %tmp_283 = add i22 %tmp_239, 44

ST_74: tmp_285_cast (1346)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1317  %tmp_285_cast = sext i22 %tmp_283 to i64

ST_74: C_addr_44 (1347)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1318  %C_addr_44 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_285_cast

ST_74: tmp_512 (2037)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2008  %tmp_512 = add i17 %tmp_464, 48

ST_74: tmp_513_cast (2038)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2009  %tmp_513_cast = sext i17 %tmp_512 to i64

ST_74: A_0_addr_145 (2039)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2010  %A_0_addr_145 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_513_cast

ST_74: A_1_addr_145 (2613)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2584  %A_1_addr_145 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_513_cast

ST_74: A_2_addr_145 (2837)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2808  %A_2_addr_145 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_513_cast

ST_74: StgValue_4755 (7041)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7012  store i32 %result_3_44_2_2_2, i32* %C_addr_44, align 4

ST_74: tmp_15_44 (7042)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7013  %tmp_15_44 = mul nsw i32 %A_0_load_135, %B_0_load_18

ST_74: tmp_15_45_0_0_1 (7043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7014  %tmp_15_45_0_0_1 = mul nsw i32 %A_0_load_138, %B_0_load_19

ST_74: tmp_15_45_0_0_2 (7045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7016  %tmp_15_45_0_0_2 = mul nsw i32 %A_0_load_141, %B_0_load_20

ST_74: tmp_15_45_0_1 (7046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7017  %tmp_15_45_0_1 = mul nsw i32 %A_0_load_136, %B_0_load_21

ST_74: tmp_15_45_0_1_1 (7047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7018  %tmp_15_45_0_1_1 = mul nsw i32 %A_0_load_139, %B_0_load_22

ST_74: A_0_load_142 (7048)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7019  %A_0_load_142 = load i32* %A_0_addr_142, align 4

ST_74: tmp_15_45_0_1_2 (7049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7020  %tmp_15_45_0_1_2 = mul nsw i32 %A_0_load_142, %B_0_load_23

ST_74: tmp_15_45_0_2 (7050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7021  %tmp_15_45_0_2 = mul nsw i32 %A_0_load_137, %B_0_load_15

ST_74: tmp_15_45_0_2_1 (7051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7022  %tmp_15_45_0_2_1 = mul nsw i32 %A_0_load_140, %B_0_load_16

ST_74: A_0_load_143 (7052)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7023  %A_0_load_143 = load i32* %A_0_addr_143, align 4

ST_74: tmp_15_45_0_2_2 (7053)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7024  %tmp_15_45_0_2_2 = mul nsw i32 %A_0_load_143, %B_0_load_17

ST_74: tmp_15_45_1_1_1 (7059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7030  %tmp_15_45_1_1_1 = mul nsw i32 %A_1_load_139, %B_1_load_13

ST_74: A_1_load_142 (7060)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7031  %A_1_load_142 = load i32* %A_1_addr_142, align 4

ST_74: tmp_15_45_1_1_2 (7061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7032  %tmp_15_45_1_1_2 = mul nsw i32 %A_1_load_142, %B_1_load_14

ST_74: tmp_15_45_1_2 (7062)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7033  %tmp_15_45_1_2 = mul nsw i32 %A_1_load_137, %B_1_load_15

ST_74: tmp_15_45_1_2_1 (7063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7034  %tmp_15_45_1_2_1 = mul nsw i32 %A_1_load_140, %B_1_load_16

ST_74: A_1_load_143 (7064)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7035  %A_1_load_143 = load i32* %A_1_addr_143, align 4

ST_74: tmp_15_45_1_2_2 (7065)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7036  %tmp_15_45_1_2_2 = mul nsw i32 %A_1_load_143, %B_1_load_17

ST_74: tmp_15_45_2 (7066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7037  %tmp_15_45_2 = mul nsw i32 %A_2_load_135, %B_2_load_9

ST_74: tmp_15_45_2_0_1 (7067)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7038  %tmp_15_45_2_0_1 = mul nsw i32 %A_2_load_138, %B_2_load_10

ST_74: tmp_15_45_2_0_2 (7069)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7040  %tmp_15_45_2_0_2 = mul nsw i32 %A_2_load_141, %B_2_load_11

ST_74: tmp_15_45_2_1 (7070)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7041  %tmp_15_45_2_1 = mul nsw i32 %A_2_load_136, %B_2_load_12

ST_74: tmp_15_45_2_1_1 (7071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7042  %tmp_15_45_2_1_1 = mul nsw i32 %A_2_load_139, %B_2_load_13

ST_74: A_2_load_142 (7072)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7043  %A_2_load_142 = load i32* %A_2_addr_142, align 4

ST_74: tmp_15_45_2_1_2 (7073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7044  %tmp_15_45_2_1_2 = mul nsw i32 %A_2_load_142, %B_2_load_14

ST_74: tmp_15_45_2_2 (7074)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7045  %tmp_15_45_2_2 = mul nsw i32 %A_2_load_137, %B_2_load_15

ST_74: tmp_15_45_2_2_1 (7075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7046  %tmp_15_45_2_2_1 = mul nsw i32 %A_2_load_140, %B_2_load_16

ST_74: A_2_load_143 (7076)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7047  %A_2_load_143 = load i32* %A_2_addr_143, align 4

ST_74: tmp_15_45_2_2_2 (7077)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7048  %tmp_15_45_2_2_2 = mul nsw i32 %A_2_load_143, %B_2_load_17

ST_74: tmp1129 (7078)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7049  %tmp1129 = add i32 %tmp_15_45_0_0_2, %tmp_15_44

ST_74: tmp1128 (7079)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7050  %tmp1128 = add i32 %tmp_15_45_0_0_1, %tmp1129

ST_74: tmp1131 (7080)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7051  %tmp1131 = add i32 %tmp_15_45_0_1_2, %tmp_15_45_0_1_1

ST_74: tmp1130 (7081)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7052  %tmp1130 = add i32 %tmp_15_45_0_1, %tmp1131

ST_74: tmp1127 (7082)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7053  %tmp1127 = add i32 %tmp1128, %tmp1130

ST_74: tmp1134 (7083)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7054  %tmp1134 = add i32 %tmp_15_45_0_2_2, %tmp_15_45_0_2_1

ST_74: tmp1133 (7084)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7055  %tmp1133 = add i32 %tmp_15_45_0_2, %tmp1134

ST_74: tmp1132 (7088)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7059  %tmp1132 = add i32 %tmp1133, %tmp1135

ST_74: tmp1126 (7089)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7060  %tmp1126 = add i32 %tmp1127, %tmp1132

ST_74: tmp1141 (7090)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7061  %tmp1141 = add i32 %tmp_15_45_1_2, %tmp_15_45_1_1_2

ST_74: tmp1140 (7091)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7062  %tmp1140 = add i32 %tmp_15_45_1_1_1, %tmp1141

ST_74: tmp1143 (7092)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7063  %tmp1143 = add i32 %tmp_15_45_1_2_2, %tmp_15_45_1_2_1

ST_74: tmp1144 (7093)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7064  %tmp1144 = add i32 %tmp_15_45_2_0_1, %tmp_15_45_2

ST_74: tmp1142 (7094)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7065  %tmp1142 = add i32 %tmp1143, %tmp1144

ST_74: tmp1139 (7095)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7066  %tmp1139 = add i32 %tmp1140, %tmp1142

ST_74: tmp1147 (7096)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7067  %tmp1147 = add i32 %tmp_15_45_2_1_1, %tmp_15_45_2_1

ST_74: tmp1146 (7097)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7068  %tmp1146 = add i32 %tmp_15_45_2_0_2, %tmp1147

ST_74: tmp1149 (7098)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7069  %tmp1149 = add i32 %tmp_15_45_2_2, %tmp_15_45_2_1_2

ST_74: tmp1150 (7099)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7070  %tmp1150 = add i32 %tmp_15_45_2_2_2, %tmp_15_45_2_2_1

ST_74: tmp1148 (7100)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7071  %tmp1148 = add i32 %tmp1149, %tmp1150

ST_74: tmp1145 (7101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7072  %tmp1145 = add i32 %tmp1146, %tmp1148

ST_74: tmp1138 (7102)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7073  %tmp1138 = add i32 %tmp1139, %tmp1145

ST_74: result_3_45_2_2_2 (7103)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7074  %result_3_45_2_2_2 = add nsw i32 %tmp1126, %tmp1138

ST_74: A_0_load_144 (7107)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7078  %A_0_load_144 = load i32* %A_0_addr_144, align 4

ST_74: A_0_load_145 (7111)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7082  %A_0_load_145 = load i32* %A_0_addr_145, align 4

ST_74: A_1_load_144 (7119)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7090  %A_1_load_144 = load i32* %A_1_addr_144, align 4

ST_74: A_1_load_145 (7123)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7094  %A_1_load_145 = load i32* %A_1_addr_145, align 4

ST_74: A_2_load_144 (7131)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7102  %A_2_load_144 = load i32* %A_2_addr_144, align 4

ST_74: A_2_load_145 (7135)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7106  %A_2_load_145 = load i32* %A_2_addr_145, align 4


 <State 75>: 7.32ns
ST_75: tmp_63 (238)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:209  %tmp_63 = add i17 %tmp_14, 49

ST_75: tmp_65_cast (239)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:210  %tmp_65_cast = sext i17 %tmp_63 to i64

ST_75: A_0_addr_147 (240)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:211  %A_0_addr_147 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_65_cast

ST_75: A_1_addr_147 (812)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:783  %A_1_addr_147 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_65_cast

ST_75: A_2_addr_147 (1036)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1007  %A_2_addr_147 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_65_cast

ST_75: tmp_284 (1348)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1319  %tmp_284 = add i22 %tmp_239, 45

ST_75: tmp_286_cast (1349)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1320  %tmp_286_cast = sext i22 %tmp_284 to i64

ST_75: C_addr_45 (1350)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1321  %C_addr_45 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_286_cast

ST_75: tmp_738 (3171)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3142  %tmp_738 = add i17 %tmp_690, 48

ST_75: tmp_739_cast (3172)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3143  %tmp_739_cast = sext i17 %tmp_738 to i64

ST_75: A_0_addr_146 (3173)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3144  %A_0_addr_146 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_739_cast

ST_75: A_1_addr_146 (3747)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3718  %A_1_addr_146 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_739_cast

ST_75: A_2_addr_146 (3971)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3942  %A_2_addr_146 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_739_cast

ST_75: StgValue_4827 (7041)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7012  store i32 %result_3_44_2_2_2, i32* %C_addr_44, align 4

ST_75: StgValue_4828 (7104)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7075  store i32 %result_3_45_2_2_2, i32* %C_addr_45, align 4

ST_75: tmp_15_45 (7105)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7076  %tmp_15_45 = mul nsw i32 %A_0_load_138, %B_0_load_18

ST_75: tmp_15_46_0_0_1 (7106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7077  %tmp_15_46_0_0_1 = mul nsw i32 %A_0_load_141, %B_0_load_19

ST_75: A_0_load_144 (7107)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7078  %A_0_load_144 = load i32* %A_0_addr_144, align 4

ST_75: tmp_15_46_0_0_2 (7108)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7079  %tmp_15_46_0_0_2 = mul nsw i32 %A_0_load_144, %B_0_load_20

ST_75: tmp_15_46_0_1 (7109)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7080  %tmp_15_46_0_1 = mul nsw i32 %A_0_load_139, %B_0_load_21

ST_75: tmp_15_46_0_1_1 (7110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7081  %tmp_15_46_0_1_1 = mul nsw i32 %A_0_load_142, %B_0_load_22

ST_75: A_0_load_145 (7111)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7082  %A_0_load_145 = load i32* %A_0_addr_145, align 4

ST_75: tmp_15_46_0_1_2 (7112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7083  %tmp_15_46_0_1_2 = mul nsw i32 %A_0_load_145, %B_0_load_23

ST_75: A_0_load_146 (7115)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7086  %A_0_load_146 = load i32* %A_0_addr_146, align 4

ST_75: tmp_15_46_1 (7117)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7088  %tmp_15_46_1 = mul nsw i32 %A_1_load_138, %B_1_load_9

ST_75: tmp_15_46_1_0_1 (7118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7089  %tmp_15_46_1_0_1 = mul nsw i32 %A_1_load_141, %B_1_load_10

ST_75: A_1_load_144 (7119)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7090  %A_1_load_144 = load i32* %A_1_addr_144, align 4

ST_75: tmp_15_46_1_0_2 (7120)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7091  %tmp_15_46_1_0_2 = mul nsw i32 %A_1_load_144, %B_1_load_11

ST_75: tmp_15_46_1_1 (7121)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7092  %tmp_15_46_1_1 = mul nsw i32 %A_1_load_139, %B_1_load_12

ST_75: A_1_load_145 (7123)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7094  %A_1_load_145 = load i32* %A_1_addr_145, align 4

ST_75: A_1_load_146 (7127)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7098  %A_1_load_146 = load i32* %A_1_addr_146, align 4

ST_75: A_2_load_144 (7131)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7102  %A_2_load_144 = load i32* %A_2_addr_144, align 4

ST_75: A_2_load_145 (7135)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7106  %A_2_load_145 = load i32* %A_2_addr_145, align 4

ST_75: A_2_load_146 (7139)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7110  %A_2_load_146 = load i32* %A_2_addr_146, align 4

ST_75: tmp1154 (7141)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7112  %tmp1154 = add i32 %tmp_15_46_0_0_2, %tmp_15_45

ST_75: tmp1153 (7142)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7113  %tmp1153 = add i32 %tmp_15_46_0_0_1, %tmp1154

ST_75: tmp1156 (7143)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7114  %tmp1156 = add i32 %tmp_15_46_0_1_2, %tmp_15_46_0_1_1

ST_75: tmp1155 (7144)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7115  %tmp1155 = add i32 %tmp_15_46_0_1, %tmp1156

ST_75: tmp1152 (7145)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7116  %tmp1152 = add i32 %tmp1153, %tmp1155

ST_75: tmp1161 (7148)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7119  %tmp1161 = add i32 %tmp_15_46_1_0_1, %tmp_15_46_1

ST_75: tmp1162 (7149)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7120  %tmp1162 = add i32 %tmp_15_46_1_1, %tmp_15_46_1_0_2

ST_75: tmp1160 (7150)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7121  %tmp1160 = add i32 %tmp1161, %tmp1162

ST_75: A_0_load_147 (7170)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7141  %A_0_load_147 = load i32* %A_0_addr_147, align 4

ST_75: A_1_load_147 (7182)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7153  %A_1_load_147 = load i32* %A_1_addr_147, align 4

ST_75: A_2_load_147 (7194)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7165  %A_2_load_147 = load i32* %A_2_addr_147, align 4


 <State 76>: 8.21ns
ST_76: tmp_513 (2040)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2011  %tmp_513 = add i17 %tmp_464, 49

ST_76: tmp_514_cast (2041)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2012  %tmp_514_cast = sext i17 %tmp_513 to i64

ST_76: A_0_addr_148 (2042)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2013  %A_0_addr_148 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_514_cast

ST_76: A_1_addr_148 (2614)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2585  %A_1_addr_148 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_514_cast

ST_76: A_2_addr_148 (2838)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2809  %A_2_addr_148 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_514_cast

ST_76: tmp_739 (3174)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3145  %tmp_739 = add i17 %tmp_690, 49

ST_76: tmp_740_cast (3175)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3146  %tmp_740_cast = sext i17 %tmp_739 to i64

ST_76: A_0_addr_149 (3176)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3147  %A_0_addr_149 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_740_cast

ST_76: A_1_addr_149 (3748)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3719  %A_1_addr_149 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_740_cast

ST_76: A_2_addr_149 (3972)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3943  %A_2_addr_149 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_740_cast

ST_76: StgValue_4869 (7104)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7075  store i32 %result_3_45_2_2_2, i32* %C_addr_45, align 4

ST_76: tmp_15_46_0_2 (7113)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7084  %tmp_15_46_0_2 = mul nsw i32 %A_0_load_140, %B_0_load_15

ST_76: tmp_15_46_0_2_1 (7114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7085  %tmp_15_46_0_2_1 = mul nsw i32 %A_0_load_143, %B_0_load_16

ST_76: A_0_load_146 (7115)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7086  %A_0_load_146 = load i32* %A_0_addr_146, align 4

ST_76: tmp_15_46_0_2_2 (7116)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7087  %tmp_15_46_0_2_2 = mul nsw i32 %A_0_load_146, %B_0_load_17

ST_76: tmp_15_46_1_1_1 (7122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7093  %tmp_15_46_1_1_1 = mul nsw i32 %A_1_load_142, %B_1_load_13

ST_76: tmp_15_46_1_1_2 (7124)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7095  %tmp_15_46_1_1_2 = mul nsw i32 %A_1_load_145, %B_1_load_14

ST_76: tmp_15_46_1_2 (7125)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7096  %tmp_15_46_1_2 = mul nsw i32 %A_1_load_140, %B_1_load_15

ST_76: tmp_15_46_1_2_1 (7126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7097  %tmp_15_46_1_2_1 = mul nsw i32 %A_1_load_143, %B_1_load_16

ST_76: A_1_load_146 (7127)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7098  %A_1_load_146 = load i32* %A_1_addr_146, align 4

ST_76: tmp_15_46_1_2_2 (7128)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7099  %tmp_15_46_1_2_2 = mul nsw i32 %A_1_load_146, %B_1_load_17

ST_76: tmp_15_46_2 (7129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7100  %tmp_15_46_2 = mul nsw i32 %A_2_load_138, %B_2_load_9

ST_76: tmp_15_46_2_0_1 (7130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7101  %tmp_15_46_2_0_1 = mul nsw i32 %A_2_load_141, %B_2_load_10

ST_76: tmp_15_46_2_0_2 (7132)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7103  %tmp_15_46_2_0_2 = mul nsw i32 %A_2_load_144, %B_2_load_11

ST_76: tmp_15_46_2_1 (7133)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7104  %tmp_15_46_2_1 = mul nsw i32 %A_2_load_139, %B_2_load_12

ST_76: tmp_15_46_2_1_1 (7134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7105  %tmp_15_46_2_1_1 = mul nsw i32 %A_2_load_142, %B_2_load_13

ST_76: tmp_15_46_2_1_2 (7136)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7107  %tmp_15_46_2_1_2 = mul nsw i32 %A_2_load_145, %B_2_load_14

ST_76: tmp_15_46_2_2 (7137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7108  %tmp_15_46_2_2 = mul nsw i32 %A_2_load_140, %B_2_load_15

ST_76: tmp_15_46_2_2_1 (7138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7109  %tmp_15_46_2_2_1 = mul nsw i32 %A_2_load_143, %B_2_load_16

ST_76: A_2_load_146 (7139)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7110  %A_2_load_146 = load i32* %A_2_addr_146, align 4

ST_76: tmp_15_46_2_2_2 (7140)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7111  %tmp_15_46_2_2_2 = mul nsw i32 %A_2_load_146, %B_2_load_17

ST_76: tmp1159 (7146)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7117  %tmp1159 = add i32 %tmp_15_46_0_2_2, %tmp_15_46_0_2_1

ST_76: tmp1158 (7147)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7118  %tmp1158 = add i32 %tmp_15_46_0_2, %tmp1159

ST_76: tmp1157 (7151)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7122  %tmp1157 = add i32 %tmp1158, %tmp1160

ST_76: tmp1151 (7152)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7123  %tmp1151 = add i32 %tmp1152, %tmp1157

ST_76: tmp1166 (7153)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7124  %tmp1166 = add i32 %tmp_15_46_1_2, %tmp_15_46_1_1_2

ST_76: tmp1165 (7154)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7125  %tmp1165 = add i32 %tmp_15_46_1_1_1, %tmp1166

ST_76: tmp1168 (7155)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7126  %tmp1168 = add i32 %tmp_15_46_1_2_2, %tmp_15_46_1_2_1

ST_76: tmp1169 (7156)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7127  %tmp1169 = add i32 %tmp_15_46_2_0_1, %tmp_15_46_2

ST_76: tmp1167 (7157)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7128  %tmp1167 = add i32 %tmp1168, %tmp1169

ST_76: tmp1164 (7158)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7129  %tmp1164 = add i32 %tmp1165, %tmp1167

ST_76: tmp1172 (7159)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7130  %tmp1172 = add i32 %tmp_15_46_2_1_1, %tmp_15_46_2_1

ST_76: tmp1171 (7160)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7131  %tmp1171 = add i32 %tmp_15_46_2_0_2, %tmp1172

ST_76: tmp1174 (7161)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7132  %tmp1174 = add i32 %tmp_15_46_2_2, %tmp_15_46_2_1_2

ST_76: tmp1175 (7162)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7133  %tmp1175 = add i32 %tmp_15_46_2_2_2, %tmp_15_46_2_2_1

ST_76: tmp1173 (7163)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7134  %tmp1173 = add i32 %tmp1174, %tmp1175

ST_76: tmp1170 (7164)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7135  %tmp1170 = add i32 %tmp1171, %tmp1173

ST_76: tmp1163 (7165)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7136  %tmp1163 = add i32 %tmp1164, %tmp1170

ST_76: result_3_46_2_2_2 (7166)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7137  %result_3_46_2_2_2 = add nsw i32 %tmp1151, %tmp1163

ST_76: A_0_load_147 (7170)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7141  %A_0_load_147 = load i32* %A_0_addr_147, align 4

ST_76: A_0_load_148 (7174)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7145  %A_0_load_148 = load i32* %A_0_addr_148, align 4

ST_76: A_0_load_149 (7178)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7149  %A_0_load_149 = load i32* %A_0_addr_149, align 4

ST_76: tmp_15_47_1 (7180)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7151  %tmp_15_47_1 = mul nsw i32 %A_1_load_141, %B_1_load_9

ST_76: tmp_15_47_1_0_1 (7181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7152  %tmp_15_47_1_0_1 = mul nsw i32 %A_1_load_144, %B_1_load_10

ST_76: A_1_load_147 (7182)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7153  %A_1_load_147 = load i32* %A_1_addr_147, align 4

ST_76: tmp_15_47_1_0_2 (7183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7154  %tmp_15_47_1_0_2 = mul nsw i32 %A_1_load_147, %B_1_load_11

ST_76: tmp_15_47_1_1 (7184)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7155  %tmp_15_47_1_1 = mul nsw i32 %A_1_load_142, %B_1_load_12

ST_76: A_1_load_148 (7186)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7157  %A_1_load_148 = load i32* %A_1_addr_148, align 4

ST_76: A_1_load_149 (7190)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7161  %A_1_load_149 = load i32* %A_1_addr_149, align 4

ST_76: A_2_load_147 (7194)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7165  %A_2_load_147 = load i32* %A_2_addr_147, align 4

ST_76: A_2_load_148 (7198)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7169  %A_2_load_148 = load i32* %A_2_addr_148, align 4

ST_76: A_2_load_149 (7202)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7173  %A_2_load_149 = load i32* %A_2_addr_149, align 4

ST_76: tmp1186 (7211)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7182  %tmp1186 = add i32 %tmp_15_47_1_0_1, %tmp_15_47_1

ST_76: tmp1187 (7212)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7183  %tmp1187 = add i32 %tmp_15_47_1_1, %tmp_15_47_1_0_2

ST_76: tmp1185 (7213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7184  %tmp1185 = add i32 %tmp1186, %tmp1187


 <State 77>: 8.21ns
ST_77: tmp_64 (241)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:212  %tmp_64 = add i17 %tmp_14, 50

ST_77: tmp_66_cast (242)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:213  %tmp_66_cast = sext i17 %tmp_64 to i64

ST_77: A_0_addr_150 (243)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:214  %A_0_addr_150 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_66_cast

ST_77: A_1_addr_150 (813)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:784  %A_1_addr_150 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_66_cast

ST_77: A_2_addr_150 (1037)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1008  %A_2_addr_150 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_66_cast

ST_77: tmp_285 (1351)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1322  %tmp_285 = add i22 %tmp_239, 46

ST_77: tmp_287_cast (1352)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1323  %tmp_287_cast = sext i22 %tmp_285 to i64

ST_77: C_addr_46 (1353)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1324  %C_addr_46 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_287_cast

ST_77: tmp_514 (2043)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2014  %tmp_514 = add i17 %tmp_464, 50

ST_77: tmp_515_cast (2044)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2015  %tmp_515_cast = sext i17 %tmp_514 to i64

ST_77: A_0_addr_151 (2045)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2016  %A_0_addr_151 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_515_cast

ST_77: A_1_addr_151 (2615)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2586  %A_1_addr_151 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_515_cast

ST_77: A_2_addr_151 (2839)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2810  %A_2_addr_151 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_515_cast

ST_77: StgValue_4937 (7167)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7138  store i32 %result_3_46_2_2_2, i32* %C_addr_46, align 4

ST_77: tmp_15_46 (7168)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7139  %tmp_15_46 = mul nsw i32 %A_0_load_141, %B_0_load_18

ST_77: tmp_15_47_0_0_1 (7169)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7140  %tmp_15_47_0_0_1 = mul nsw i32 %A_0_load_144, %B_0_load_19

ST_77: tmp_15_47_0_0_2 (7171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7142  %tmp_15_47_0_0_2 = mul nsw i32 %A_0_load_147, %B_0_load_20

ST_77: tmp_15_47_0_1 (7172)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7143  %tmp_15_47_0_1 = mul nsw i32 %A_0_load_142, %B_0_load_21

ST_77: tmp_15_47_0_1_1 (7173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7144  %tmp_15_47_0_1_1 = mul nsw i32 %A_0_load_145, %B_0_load_22

ST_77: A_0_load_148 (7174)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7145  %A_0_load_148 = load i32* %A_0_addr_148, align 4

ST_77: tmp_15_47_0_1_2 (7175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7146  %tmp_15_47_0_1_2 = mul nsw i32 %A_0_load_148, %B_0_load_23

ST_77: tmp_15_47_0_2 (7176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7147  %tmp_15_47_0_2 = mul nsw i32 %A_0_load_143, %B_0_load_15

ST_77: tmp_15_47_0_2_1 (7177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7148  %tmp_15_47_0_2_1 = mul nsw i32 %A_0_load_146, %B_0_load_16

ST_77: A_0_load_149 (7178)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7149  %A_0_load_149 = load i32* %A_0_addr_149, align 4

ST_77: tmp_15_47_0_2_2 (7179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7150  %tmp_15_47_0_2_2 = mul nsw i32 %A_0_load_149, %B_0_load_17

ST_77: tmp_15_47_1_1_1 (7185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7156  %tmp_15_47_1_1_1 = mul nsw i32 %A_1_load_145, %B_1_load_13

ST_77: A_1_load_148 (7186)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7157  %A_1_load_148 = load i32* %A_1_addr_148, align 4

ST_77: tmp_15_47_1_1_2 (7187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7158  %tmp_15_47_1_1_2 = mul nsw i32 %A_1_load_148, %B_1_load_14

ST_77: tmp_15_47_1_2 (7188)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7159  %tmp_15_47_1_2 = mul nsw i32 %A_1_load_143, %B_1_load_15

ST_77: tmp_15_47_1_2_1 (7189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7160  %tmp_15_47_1_2_1 = mul nsw i32 %A_1_load_146, %B_1_load_16

ST_77: A_1_load_149 (7190)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7161  %A_1_load_149 = load i32* %A_1_addr_149, align 4

ST_77: tmp_15_47_1_2_2 (7191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7162  %tmp_15_47_1_2_2 = mul nsw i32 %A_1_load_149, %B_1_load_17

ST_77: tmp_15_47_2 (7192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7163  %tmp_15_47_2 = mul nsw i32 %A_2_load_141, %B_2_load_9

ST_77: tmp_15_47_2_0_1 (7193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7164  %tmp_15_47_2_0_1 = mul nsw i32 %A_2_load_144, %B_2_load_10

ST_77: tmp_15_47_2_0_2 (7195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7166  %tmp_15_47_2_0_2 = mul nsw i32 %A_2_load_147, %B_2_load_11

ST_77: tmp_15_47_2_1 (7196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7167  %tmp_15_47_2_1 = mul nsw i32 %A_2_load_142, %B_2_load_12

ST_77: tmp_15_47_2_1_1 (7197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7168  %tmp_15_47_2_1_1 = mul nsw i32 %A_2_load_145, %B_2_load_13

ST_77: A_2_load_148 (7198)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7169  %A_2_load_148 = load i32* %A_2_addr_148, align 4

ST_77: tmp_15_47_2_1_2 (7199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7170  %tmp_15_47_2_1_2 = mul nsw i32 %A_2_load_148, %B_2_load_14

ST_77: tmp_15_47_2_2 (7200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7171  %tmp_15_47_2_2 = mul nsw i32 %A_2_load_143, %B_2_load_15

ST_77: tmp_15_47_2_2_1 (7201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7172  %tmp_15_47_2_2_1 = mul nsw i32 %A_2_load_146, %B_2_load_16

ST_77: A_2_load_149 (7202)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7173  %A_2_load_149 = load i32* %A_2_addr_149, align 4

ST_77: tmp_15_47_2_2_2 (7203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7174  %tmp_15_47_2_2_2 = mul nsw i32 %A_2_load_149, %B_2_load_17

ST_77: tmp1179 (7204)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7175  %tmp1179 = add i32 %tmp_15_47_0_0_2, %tmp_15_46

ST_77: tmp1178 (7205)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7176  %tmp1178 = add i32 %tmp_15_47_0_0_1, %tmp1179

ST_77: tmp1181 (7206)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7177  %tmp1181 = add i32 %tmp_15_47_0_1_2, %tmp_15_47_0_1_1

ST_77: tmp1180 (7207)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7178  %tmp1180 = add i32 %tmp_15_47_0_1, %tmp1181

ST_77: tmp1177 (7208)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7179  %tmp1177 = add i32 %tmp1178, %tmp1180

ST_77: tmp1184 (7209)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7180  %tmp1184 = add i32 %tmp_15_47_0_2_2, %tmp_15_47_0_2_1

ST_77: tmp1183 (7210)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7181  %tmp1183 = add i32 %tmp_15_47_0_2, %tmp1184

ST_77: tmp1182 (7214)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7185  %tmp1182 = add i32 %tmp1183, %tmp1185

ST_77: tmp1176 (7215)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7186  %tmp1176 = add i32 %tmp1177, %tmp1182

ST_77: tmp1191 (7216)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7187  %tmp1191 = add i32 %tmp_15_47_1_2, %tmp_15_47_1_1_2

ST_77: tmp1190 (7217)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7188  %tmp1190 = add i32 %tmp_15_47_1_1_1, %tmp1191

ST_77: tmp1193 (7218)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7189  %tmp1193 = add i32 %tmp_15_47_1_2_2, %tmp_15_47_1_2_1

ST_77: tmp1194 (7219)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7190  %tmp1194 = add i32 %tmp_15_47_2_0_1, %tmp_15_47_2

ST_77: tmp1192 (7220)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7191  %tmp1192 = add i32 %tmp1193, %tmp1194

ST_77: tmp1189 (7221)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7192  %tmp1189 = add i32 %tmp1190, %tmp1192

ST_77: tmp1197 (7222)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7193  %tmp1197 = add i32 %tmp_15_47_2_1_1, %tmp_15_47_2_1

ST_77: tmp1196 (7223)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7194  %tmp1196 = add i32 %tmp_15_47_2_0_2, %tmp1197

ST_77: tmp1199 (7224)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7195  %tmp1199 = add i32 %tmp_15_47_2_2, %tmp_15_47_2_1_2

ST_77: tmp1200 (7225)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7196  %tmp1200 = add i32 %tmp_15_47_2_2_2, %tmp_15_47_2_2_1

ST_77: tmp1198 (7226)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7197  %tmp1198 = add i32 %tmp1199, %tmp1200

ST_77: tmp1195 (7227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7198  %tmp1195 = add i32 %tmp1196, %tmp1198

ST_77: tmp1188 (7228)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7199  %tmp1188 = add i32 %tmp1189, %tmp1195

ST_77: result_3_47_2_2_2 (7229)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7200  %result_3_47_2_2_2 = add nsw i32 %tmp1176, %tmp1188

ST_77: A_0_load_150 (7233)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7204  %A_0_load_150 = load i32* %A_0_addr_150, align 4

ST_77: A_0_load_151 (7237)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7208  %A_0_load_151 = load i32* %A_0_addr_151, align 4

ST_77: A_1_load_150 (7245)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7216  %A_1_load_150 = load i32* %A_1_addr_150, align 4

ST_77: A_1_load_151 (7249)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7220  %A_1_load_151 = load i32* %A_1_addr_151, align 4

ST_77: A_2_load_150 (7257)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7228  %A_2_load_150 = load i32* %A_2_addr_150, align 4

ST_77: A_2_load_151 (7261)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7232  %A_2_load_151 = load i32* %A_2_addr_151, align 4


 <State 78>: 7.32ns
ST_78: tmp_65 (244)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:215  %tmp_65 = add i17 %tmp_14, 51

ST_78: tmp_67_cast (245)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:216  %tmp_67_cast = sext i17 %tmp_65 to i64

ST_78: A_0_addr_153 (246)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:217  %A_0_addr_153 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_67_cast

ST_78: A_1_addr_153 (814)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:785  %A_1_addr_153 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_67_cast

ST_78: A_2_addr_153 (1038)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1009  %A_2_addr_153 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_67_cast

ST_78: tmp_286 (1354)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1325  %tmp_286 = add i22 %tmp_239, 47

ST_78: tmp_288_cast (1355)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1326  %tmp_288_cast = sext i22 %tmp_286 to i64

ST_78: C_addr_47 (1356)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1327  %C_addr_47 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_288_cast

ST_78: tmp_740 (3177)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3148  %tmp_740 = add i17 %tmp_690, 50

ST_78: tmp_741_cast (3178)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3149  %tmp_741_cast = sext i17 %tmp_740 to i64

ST_78: A_0_addr_152 (3179)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3150  %A_0_addr_152 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_741_cast

ST_78: A_1_addr_152 (3749)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3720  %A_1_addr_152 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_741_cast

ST_78: A_2_addr_152 (3973)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3944  %A_2_addr_152 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_741_cast

ST_78: StgValue_5009 (7167)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7138  store i32 %result_3_46_2_2_2, i32* %C_addr_46, align 4

ST_78: StgValue_5010 (7230)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7201  store i32 %result_3_47_2_2_2, i32* %C_addr_47, align 4

ST_78: tmp_15_47 (7231)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7202  %tmp_15_47 = mul nsw i32 %A_0_load_144, %B_0_load_18

ST_78: tmp_15_48_0_0_1 (7232)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7203  %tmp_15_48_0_0_1 = mul nsw i32 %A_0_load_147, %B_0_load_19

ST_78: A_0_load_150 (7233)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7204  %A_0_load_150 = load i32* %A_0_addr_150, align 4

ST_78: tmp_15_48_0_0_2 (7234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7205  %tmp_15_48_0_0_2 = mul nsw i32 %A_0_load_150, %B_0_load_20

ST_78: tmp_15_48_0_1 (7235)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7206  %tmp_15_48_0_1 = mul nsw i32 %A_0_load_145, %B_0_load_21

ST_78: tmp_15_48_0_1_1 (7236)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7207  %tmp_15_48_0_1_1 = mul nsw i32 %A_0_load_148, %B_0_load_22

ST_78: A_0_load_151 (7237)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7208  %A_0_load_151 = load i32* %A_0_addr_151, align 4

ST_78: tmp_15_48_0_1_2 (7238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7209  %tmp_15_48_0_1_2 = mul nsw i32 %A_0_load_151, %B_0_load_23

ST_78: A_0_load_152 (7241)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7212  %A_0_load_152 = load i32* %A_0_addr_152, align 4

ST_78: tmp_15_48_1 (7243)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7214  %tmp_15_48_1 = mul nsw i32 %A_1_load_144, %B_1_load_9

ST_78: tmp_15_48_1_0_1 (7244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7215  %tmp_15_48_1_0_1 = mul nsw i32 %A_1_load_147, %B_1_load_10

ST_78: A_1_load_150 (7245)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7216  %A_1_load_150 = load i32* %A_1_addr_150, align 4

ST_78: tmp_15_48_1_0_2 (7246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7217  %tmp_15_48_1_0_2 = mul nsw i32 %A_1_load_150, %B_1_load_11

ST_78: tmp_15_48_1_1 (7247)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7218  %tmp_15_48_1_1 = mul nsw i32 %A_1_load_145, %B_1_load_12

ST_78: A_1_load_151 (7249)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7220  %A_1_load_151 = load i32* %A_1_addr_151, align 4

ST_78: A_1_load_152 (7253)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7224  %A_1_load_152 = load i32* %A_1_addr_152, align 4

ST_78: A_2_load_150 (7257)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7228  %A_2_load_150 = load i32* %A_2_addr_150, align 4

ST_78: A_2_load_151 (7261)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7232  %A_2_load_151 = load i32* %A_2_addr_151, align 4

ST_78: A_2_load_152 (7265)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7236  %A_2_load_152 = load i32* %A_2_addr_152, align 4

ST_78: tmp1204 (7267)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7238  %tmp1204 = add i32 %tmp_15_48_0_0_2, %tmp_15_47

ST_78: tmp1203 (7268)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7239  %tmp1203 = add i32 %tmp_15_48_0_0_1, %tmp1204

ST_78: tmp1206 (7269)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7240  %tmp1206 = add i32 %tmp_15_48_0_1_2, %tmp_15_48_0_1_1

ST_78: tmp1205 (7270)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7241  %tmp1205 = add i32 %tmp_15_48_0_1, %tmp1206

ST_78: tmp1202 (7271)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7242  %tmp1202 = add i32 %tmp1203, %tmp1205

ST_78: tmp1211 (7274)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7245  %tmp1211 = add i32 %tmp_15_48_1_0_1, %tmp_15_48_1

ST_78: tmp1212 (7275)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7246  %tmp1212 = add i32 %tmp_15_48_1_1, %tmp_15_48_1_0_2

ST_78: tmp1210 (7276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7247  %tmp1210 = add i32 %tmp1211, %tmp1212

ST_78: A_0_load_153 (7296)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7267  %A_0_load_153 = load i32* %A_0_addr_153, align 4

ST_78: A_1_load_153 (7308)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7279  %A_1_load_153 = load i32* %A_1_addr_153, align 4

ST_78: A_2_load_153 (7320)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7291  %A_2_load_153 = load i32* %A_2_addr_153, align 4


 <State 79>: 8.21ns
ST_79: tmp_515 (2046)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2017  %tmp_515 = add i17 %tmp_464, 51

ST_79: tmp_516_cast (2047)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2018  %tmp_516_cast = sext i17 %tmp_515 to i64

ST_79: A_0_addr_154 (2048)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2019  %A_0_addr_154 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_516_cast

ST_79: A_1_addr_154 (2616)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2587  %A_1_addr_154 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_516_cast

ST_79: A_2_addr_154 (2840)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2811  %A_2_addr_154 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_516_cast

ST_79: tmp_741 (3180)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3151  %tmp_741 = add i17 %tmp_690, 51

ST_79: tmp_742_cast (3181)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3152  %tmp_742_cast = sext i17 %tmp_741 to i64

ST_79: A_0_addr_155 (3182)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3153  %A_0_addr_155 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_742_cast

ST_79: A_1_addr_155 (3750)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3721  %A_1_addr_155 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_742_cast

ST_79: A_2_addr_155 (3974)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3945  %A_2_addr_155 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_742_cast

ST_79: StgValue_5051 (7230)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7201  store i32 %result_3_47_2_2_2, i32* %C_addr_47, align 4

ST_79: tmp_15_48_0_2 (7239)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7210  %tmp_15_48_0_2 = mul nsw i32 %A_0_load_146, %B_0_load_15

ST_79: tmp_15_48_0_2_1 (7240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7211  %tmp_15_48_0_2_1 = mul nsw i32 %A_0_load_149, %B_0_load_16

ST_79: A_0_load_152 (7241)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7212  %A_0_load_152 = load i32* %A_0_addr_152, align 4

ST_79: tmp_15_48_0_2_2 (7242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7213  %tmp_15_48_0_2_2 = mul nsw i32 %A_0_load_152, %B_0_load_17

ST_79: tmp_15_48_1_1_1 (7248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7219  %tmp_15_48_1_1_1 = mul nsw i32 %A_1_load_148, %B_1_load_13

ST_79: tmp_15_48_1_1_2 (7250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7221  %tmp_15_48_1_1_2 = mul nsw i32 %A_1_load_151, %B_1_load_14

ST_79: tmp_15_48_1_2 (7251)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7222  %tmp_15_48_1_2 = mul nsw i32 %A_1_load_146, %B_1_load_15

ST_79: tmp_15_48_1_2_1 (7252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7223  %tmp_15_48_1_2_1 = mul nsw i32 %A_1_load_149, %B_1_load_16

ST_79: A_1_load_152 (7253)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7224  %A_1_load_152 = load i32* %A_1_addr_152, align 4

ST_79: tmp_15_48_1_2_2 (7254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7225  %tmp_15_48_1_2_2 = mul nsw i32 %A_1_load_152, %B_1_load_17

ST_79: tmp_15_48_2 (7255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7226  %tmp_15_48_2 = mul nsw i32 %A_2_load_144, %B_2_load_9

ST_79: tmp_15_48_2_0_1 (7256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7227  %tmp_15_48_2_0_1 = mul nsw i32 %A_2_load_147, %B_2_load_10

ST_79: tmp_15_48_2_0_2 (7258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7229  %tmp_15_48_2_0_2 = mul nsw i32 %A_2_load_150, %B_2_load_11

ST_79: tmp_15_48_2_1 (7259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7230  %tmp_15_48_2_1 = mul nsw i32 %A_2_load_145, %B_2_load_12

ST_79: tmp_15_48_2_1_1 (7260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7231  %tmp_15_48_2_1_1 = mul nsw i32 %A_2_load_148, %B_2_load_13

ST_79: tmp_15_48_2_1_2 (7262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7233  %tmp_15_48_2_1_2 = mul nsw i32 %A_2_load_151, %B_2_load_14

ST_79: tmp_15_48_2_2 (7263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7234  %tmp_15_48_2_2 = mul nsw i32 %A_2_load_146, %B_2_load_15

ST_79: tmp_15_48_2_2_1 (7264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7235  %tmp_15_48_2_2_1 = mul nsw i32 %A_2_load_149, %B_2_load_16

ST_79: A_2_load_152 (7265)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7236  %A_2_load_152 = load i32* %A_2_addr_152, align 4

ST_79: tmp_15_48_2_2_2 (7266)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7237  %tmp_15_48_2_2_2 = mul nsw i32 %A_2_load_152, %B_2_load_17

ST_79: tmp1209 (7272)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7243  %tmp1209 = add i32 %tmp_15_48_0_2_2, %tmp_15_48_0_2_1

ST_79: tmp1208 (7273)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7244  %tmp1208 = add i32 %tmp_15_48_0_2, %tmp1209

ST_79: tmp1207 (7277)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7248  %tmp1207 = add i32 %tmp1208, %tmp1210

ST_79: tmp1201 (7278)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7249  %tmp1201 = add i32 %tmp1202, %tmp1207

ST_79: tmp1216 (7279)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7250  %tmp1216 = add i32 %tmp_15_48_1_2, %tmp_15_48_1_1_2

ST_79: tmp1215 (7280)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7251  %tmp1215 = add i32 %tmp_15_48_1_1_1, %tmp1216

ST_79: tmp1218 (7281)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7252  %tmp1218 = add i32 %tmp_15_48_1_2_2, %tmp_15_48_1_2_1

ST_79: tmp1219 (7282)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7253  %tmp1219 = add i32 %tmp_15_48_2_0_1, %tmp_15_48_2

ST_79: tmp1217 (7283)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7254  %tmp1217 = add i32 %tmp1218, %tmp1219

ST_79: tmp1214 (7284)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7255  %tmp1214 = add i32 %tmp1215, %tmp1217

ST_79: tmp1222 (7285)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7256  %tmp1222 = add i32 %tmp_15_48_2_1_1, %tmp_15_48_2_1

ST_79: tmp1221 (7286)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7257  %tmp1221 = add i32 %tmp_15_48_2_0_2, %tmp1222

ST_79: tmp1224 (7287)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7258  %tmp1224 = add i32 %tmp_15_48_2_2, %tmp_15_48_2_1_2

ST_79: tmp1225 (7288)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7259  %tmp1225 = add i32 %tmp_15_48_2_2_2, %tmp_15_48_2_2_1

ST_79: tmp1223 (7289)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7260  %tmp1223 = add i32 %tmp1224, %tmp1225

ST_79: tmp1220 (7290)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7261  %tmp1220 = add i32 %tmp1221, %tmp1223

ST_79: tmp1213 (7291)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7262  %tmp1213 = add i32 %tmp1214, %tmp1220

ST_79: result_3_48_2_2_2 (7292)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7263  %result_3_48_2_2_2 = add nsw i32 %tmp1201, %tmp1213

ST_79: A_0_load_153 (7296)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7267  %A_0_load_153 = load i32* %A_0_addr_153, align 4

ST_79: A_0_load_154 (7300)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7271  %A_0_load_154 = load i32* %A_0_addr_154, align 4

ST_79: A_0_load_155 (7304)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7275  %A_0_load_155 = load i32* %A_0_addr_155, align 4

ST_79: tmp_15_49_1 (7306)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7277  %tmp_15_49_1 = mul nsw i32 %A_1_load_147, %B_1_load_9

ST_79: tmp_15_49_1_0_1 (7307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7278  %tmp_15_49_1_0_1 = mul nsw i32 %A_1_load_150, %B_1_load_10

ST_79: A_1_load_153 (7308)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7279  %A_1_load_153 = load i32* %A_1_addr_153, align 4

ST_79: tmp_15_49_1_0_2 (7309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7280  %tmp_15_49_1_0_2 = mul nsw i32 %A_1_load_153, %B_1_load_11

ST_79: tmp_15_49_1_1 (7310)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7281  %tmp_15_49_1_1 = mul nsw i32 %A_1_load_148, %B_1_load_12

ST_79: A_1_load_154 (7312)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7283  %A_1_load_154 = load i32* %A_1_addr_154, align 4

ST_79: A_1_load_155 (7316)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7287  %A_1_load_155 = load i32* %A_1_addr_155, align 4

ST_79: A_2_load_153 (7320)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7291  %A_2_load_153 = load i32* %A_2_addr_153, align 4

ST_79: tmp_15_49_2_0_2 (7321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7292  %tmp_15_49_2_0_2 = mul nsw i32 %A_2_load_153, %B_2_load_11

ST_79: tmp_15_49_2_1 (7322)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7293  %tmp_15_49_2_1 = mul nsw i32 %A_2_load_148, %B_2_load_12

ST_79: tmp_15_49_2_1_1 (7323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7294  %tmp_15_49_2_1_1 = mul nsw i32 %A_2_load_151, %B_2_load_13

ST_79: A_2_load_154 (7324)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7295  %A_2_load_154 = load i32* %A_2_addr_154, align 4

ST_79: A_2_load_155 (7328)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7299  %A_2_load_155 = load i32* %A_2_addr_155, align 4

ST_79: tmp1236 (7337)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7308  %tmp1236 = add i32 %tmp_15_49_1_0_1, %tmp_15_49_1

ST_79: tmp1237 (7338)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7309  %tmp1237 = add i32 %tmp_15_49_1_1, %tmp_15_49_1_0_2

ST_79: tmp1235 (7339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7310  %tmp1235 = add i32 %tmp1236, %tmp1237

ST_79: tmp1247 (7348)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7319  %tmp1247 = add i32 %tmp_15_49_2_1_1, %tmp_15_49_2_1

ST_79: tmp1246 (7349)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7320  %tmp1246 = add i32 %tmp_15_49_2_0_2, %tmp1247


 <State 80>: 8.21ns
ST_80: tmp_66 (247)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:218  %tmp_66 = add i17 %tmp_14, 52

ST_80: tmp_68_cast (248)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:219  %tmp_68_cast = sext i17 %tmp_66 to i64

ST_80: A_0_addr_156 (249)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:220  %A_0_addr_156 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_68_cast

ST_80: A_1_addr_156 (815)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:786  %A_1_addr_156 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_68_cast

ST_80: A_2_addr_156 (1039)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1010  %A_2_addr_156 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_68_cast

ST_80: tmp_287 (1357)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1328  %tmp_287 = add i22 %tmp_239, 48

ST_80: tmp_289_cast (1358)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1329  %tmp_289_cast = sext i22 %tmp_287 to i64

ST_80: C_addr_48 (1359)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1330  %C_addr_48 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_289_cast

ST_80: tmp_516 (2049)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2020  %tmp_516 = add i17 %tmp_464, 52

ST_80: tmp_517_cast (2050)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2021  %tmp_517_cast = sext i17 %tmp_516 to i64

ST_80: A_0_addr_157 (2051)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2022  %A_0_addr_157 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_517_cast

ST_80: A_1_addr_157 (2617)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2588  %A_1_addr_157 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_517_cast

ST_80: A_2_addr_157 (2841)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2812  %A_2_addr_157 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_517_cast

ST_80: StgValue_5124 (7293)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7264  store i32 %result_3_48_2_2_2, i32* %C_addr_48, align 4

ST_80: tmp_15_48 (7294)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7265  %tmp_15_48 = mul nsw i32 %A_0_load_147, %B_0_load_18

ST_80: tmp_15_49_0_0_1 (7295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7266  %tmp_15_49_0_0_1 = mul nsw i32 %A_0_load_150, %B_0_load_19

ST_80: tmp_15_49_0_0_2 (7297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7268  %tmp_15_49_0_0_2 = mul nsw i32 %A_0_load_153, %B_0_load_20

ST_80: tmp_15_49_0_1 (7298)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7269  %tmp_15_49_0_1 = mul nsw i32 %A_0_load_148, %B_0_load_21

ST_80: tmp_15_49_0_1_1 (7299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7270  %tmp_15_49_0_1_1 = mul nsw i32 %A_0_load_151, %B_0_load_22

ST_80: A_0_load_154 (7300)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7271  %A_0_load_154 = load i32* %A_0_addr_154, align 4

ST_80: tmp_15_49_0_1_2 (7301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7272  %tmp_15_49_0_1_2 = mul nsw i32 %A_0_load_154, %B_0_load_23

ST_80: tmp_15_49_0_2 (7302)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7273  %tmp_15_49_0_2 = mul nsw i32 %A_0_load_149, %B_0_load_15

ST_80: tmp_15_49_0_2_1 (7303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7274  %tmp_15_49_0_2_1 = mul nsw i32 %A_0_load_152, %B_0_load_16

ST_80: A_0_load_155 (7304)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7275  %A_0_load_155 = load i32* %A_0_addr_155, align 4

ST_80: tmp_15_49_0_2_2 (7305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7276  %tmp_15_49_0_2_2 = mul nsw i32 %A_0_load_155, %B_0_load_17

ST_80: tmp_15_49_1_1_1 (7311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7282  %tmp_15_49_1_1_1 = mul nsw i32 %A_1_load_151, %B_1_load_13

ST_80: A_1_load_154 (7312)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7283  %A_1_load_154 = load i32* %A_1_addr_154, align 4

ST_80: tmp_15_49_1_1_2 (7313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7284  %tmp_15_49_1_1_2 = mul nsw i32 %A_1_load_154, %B_1_load_14

ST_80: tmp_15_49_1_2 (7314)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7285  %tmp_15_49_1_2 = mul nsw i32 %A_1_load_149, %B_1_load_15

ST_80: tmp_15_49_1_2_1 (7315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7286  %tmp_15_49_1_2_1 = mul nsw i32 %A_1_load_152, %B_1_load_16

ST_80: A_1_load_155 (7316)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7287  %A_1_load_155 = load i32* %A_1_addr_155, align 4

ST_80: tmp_15_49_1_2_2 (7317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7288  %tmp_15_49_1_2_2 = mul nsw i32 %A_1_load_155, %B_1_load_17

ST_80: tmp_15_49_2 (7318)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7289  %tmp_15_49_2 = mul nsw i32 %A_2_load_147, %B_2_load_9

ST_80: tmp_15_49_2_0_1 (7319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7290  %tmp_15_49_2_0_1 = mul nsw i32 %A_2_load_150, %B_2_load_10

ST_80: A_2_load_154 (7324)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7295  %A_2_load_154 = load i32* %A_2_addr_154, align 4

ST_80: tmp_15_49_2_1_2 (7325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7296  %tmp_15_49_2_1_2 = mul nsw i32 %A_2_load_154, %B_2_load_14

ST_80: tmp_15_49_2_2 (7326)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7297  %tmp_15_49_2_2 = mul nsw i32 %A_2_load_149, %B_2_load_15

ST_80: tmp_15_49_2_2_1 (7327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7298  %tmp_15_49_2_2_1 = mul nsw i32 %A_2_load_152, %B_2_load_16

ST_80: A_2_load_155 (7328)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7299  %A_2_load_155 = load i32* %A_2_addr_155, align 4

ST_80: tmp_15_49_2_2_2 (7329)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7300  %tmp_15_49_2_2_2 = mul nsw i32 %A_2_load_155, %B_2_load_17

ST_80: tmp1229 (7330)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7301  %tmp1229 = add i32 %tmp_15_49_0_0_2, %tmp_15_48

ST_80: tmp1228 (7331)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7302  %tmp1228 = add i32 %tmp_15_49_0_0_1, %tmp1229

ST_80: tmp1231 (7332)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7303  %tmp1231 = add i32 %tmp_15_49_0_1_2, %tmp_15_49_0_1_1

ST_80: tmp1230 (7333)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7304  %tmp1230 = add i32 %tmp_15_49_0_1, %tmp1231

ST_80: tmp1227 (7334)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7305  %tmp1227 = add i32 %tmp1228, %tmp1230

ST_80: tmp1234 (7335)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7306  %tmp1234 = add i32 %tmp_15_49_0_2_2, %tmp_15_49_0_2_1

ST_80: tmp1233 (7336)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7307  %tmp1233 = add i32 %tmp_15_49_0_2, %tmp1234

ST_80: tmp1232 (7340)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7311  %tmp1232 = add i32 %tmp1233, %tmp1235

ST_80: tmp1226 (7341)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7312  %tmp1226 = add i32 %tmp1227, %tmp1232

ST_80: tmp1241 (7342)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7313  %tmp1241 = add i32 %tmp_15_49_1_2, %tmp_15_49_1_1_2

ST_80: tmp1240 (7343)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7314  %tmp1240 = add i32 %tmp_15_49_1_1_1, %tmp1241

ST_80: tmp1243 (7344)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7315  %tmp1243 = add i32 %tmp_15_49_1_2_2, %tmp_15_49_1_2_1

ST_80: tmp1244 (7345)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7316  %tmp1244 = add i32 %tmp_15_49_2_0_1, %tmp_15_49_2

ST_80: tmp1242 (7346)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7317  %tmp1242 = add i32 %tmp1243, %tmp1244

ST_80: tmp1239 (7347)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7318  %tmp1239 = add i32 %tmp1240, %tmp1242

ST_80: tmp1249 (7350)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7321  %tmp1249 = add i32 %tmp_15_49_2_2, %tmp_15_49_2_1_2

ST_80: tmp1250 (7351)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7322  %tmp1250 = add i32 %tmp_15_49_2_2_2, %tmp_15_49_2_2_1

ST_80: tmp1248 (7352)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7323  %tmp1248 = add i32 %tmp1249, %tmp1250

ST_80: tmp1245 (7353)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7324  %tmp1245 = add i32 %tmp1246, %tmp1248

ST_80: tmp1238 (7354)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7325  %tmp1238 = add i32 %tmp1239, %tmp1245

ST_80: result_3_49_2_2_2 (7355)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7326  %result_3_49_2_2_2 = add nsw i32 %tmp1226, %tmp1238

ST_80: A_0_load_156 (7359)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7330  %A_0_load_156 = load i32* %A_0_addr_156, align 4

ST_80: A_0_load_157 (7363)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7334  %A_0_load_157 = load i32* %A_0_addr_157, align 4

ST_80: A_1_load_156 (7371)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7342  %A_1_load_156 = load i32* %A_1_addr_156, align 4

ST_80: A_1_load_157 (7375)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7346  %A_1_load_157 = load i32* %A_1_addr_157, align 4

ST_80: A_2_load_156 (7383)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7354  %A_2_load_156 = load i32* %A_2_addr_156, align 4

ST_80: A_2_load_157 (7387)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7358  %A_2_load_157 = load i32* %A_2_addr_157, align 4


 <State 81>: 7.32ns
ST_81: tmp_67 (250)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:221  %tmp_67 = add i17 %tmp_14, 53

ST_81: tmp_69_cast (251)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:222  %tmp_69_cast = sext i17 %tmp_67 to i64

ST_81: A_0_addr_159 (252)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:223  %A_0_addr_159 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_69_cast

ST_81: A_1_addr_159 (816)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:787  %A_1_addr_159 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_69_cast

ST_81: A_2_addr_159 (1040)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1011  %A_2_addr_159 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_69_cast

ST_81: tmp_288 (1360)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1331  %tmp_288 = add i22 %tmp_239, 49

ST_81: tmp_290_cast (1361)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1332  %tmp_290_cast = sext i22 %tmp_288 to i64

ST_81: C_addr_49 (1362)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1333  %C_addr_49 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_290_cast

ST_81: tmp_742 (3183)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3154  %tmp_742 = add i17 %tmp_690, 52

ST_81: tmp_743_cast (3184)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3155  %tmp_743_cast = sext i17 %tmp_742 to i64

ST_81: A_0_addr_158 (3185)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3156  %A_0_addr_158 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_743_cast

ST_81: A_1_addr_158 (3751)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3722  %A_1_addr_158 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_743_cast

ST_81: A_2_addr_158 (3975)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3946  %A_2_addr_158 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_743_cast

ST_81: StgValue_5191 (7293)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7264  store i32 %result_3_48_2_2_2, i32* %C_addr_48, align 4

ST_81: StgValue_5192 (7356)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7327  store i32 %result_3_49_2_2_2, i32* %C_addr_49, align 4

ST_81: tmp_15_49 (7357)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7328  %tmp_15_49 = mul nsw i32 %A_0_load_150, %B_0_load_18

ST_81: tmp_15_50_0_0_1 (7358)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7329  %tmp_15_50_0_0_1 = mul nsw i32 %A_0_load_153, %B_0_load_19

ST_81: A_0_load_156 (7359)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7330  %A_0_load_156 = load i32* %A_0_addr_156, align 4

ST_81: tmp_15_50_0_0_2 (7360)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7331  %tmp_15_50_0_0_2 = mul nsw i32 %A_0_load_156, %B_0_load_20

ST_81: tmp_15_50_0_1 (7361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7332  %tmp_15_50_0_1 = mul nsw i32 %A_0_load_151, %B_0_load_21

ST_81: tmp_15_50_0_1_1 (7362)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7333  %tmp_15_50_0_1_1 = mul nsw i32 %A_0_load_154, %B_0_load_22

ST_81: A_0_load_157 (7363)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7334  %A_0_load_157 = load i32* %A_0_addr_157, align 4

ST_81: tmp_15_50_0_1_2 (7364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7335  %tmp_15_50_0_1_2 = mul nsw i32 %A_0_load_157, %B_0_load_23

ST_81: A_0_load_158 (7367)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7338  %A_0_load_158 = load i32* %A_0_addr_158, align 4

ST_81: tmp_15_50_1 (7369)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7340  %tmp_15_50_1 = mul nsw i32 %A_1_load_150, %B_1_load_9

ST_81: tmp_15_50_1_0_1 (7370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7341  %tmp_15_50_1_0_1 = mul nsw i32 %A_1_load_153, %B_1_load_10

ST_81: A_1_load_156 (7371)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7342  %A_1_load_156 = load i32* %A_1_addr_156, align 4

ST_81: tmp_15_50_1_0_2 (7372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7343  %tmp_15_50_1_0_2 = mul nsw i32 %A_1_load_156, %B_1_load_11

ST_81: tmp_15_50_1_1 (7373)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7344  %tmp_15_50_1_1 = mul nsw i32 %A_1_load_151, %B_1_load_12

ST_81: tmp_15_50_1_1_1 (7374)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7345  %tmp_15_50_1_1_1 = mul nsw i32 %A_1_load_154, %B_1_load_13

ST_81: A_1_load_157 (7375)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7346  %A_1_load_157 = load i32* %A_1_addr_157, align 4

ST_81: tmp_15_50_1_1_2 (7376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7347  %tmp_15_50_1_1_2 = mul nsw i32 %A_1_load_157, %B_1_load_14

ST_81: tmp_15_50_1_2 (7377)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7348  %tmp_15_50_1_2 = mul nsw i32 %A_1_load_152, %B_1_load_15

ST_81: A_1_load_158 (7379)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7350  %A_1_load_158 = load i32* %A_1_addr_158, align 4

ST_81: A_2_load_156 (7383)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7354  %A_2_load_156 = load i32* %A_2_addr_156, align 4

ST_81: A_2_load_157 (7387)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7358  %A_2_load_157 = load i32* %A_2_addr_157, align 4

ST_81: A_2_load_158 (7391)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7362  %A_2_load_158 = load i32* %A_2_addr_158, align 4

ST_81: tmp1254 (7393)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7364  %tmp1254 = add i32 %tmp_15_50_0_0_2, %tmp_15_49

ST_81: tmp1253 (7394)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7365  %tmp1253 = add i32 %tmp_15_50_0_0_1, %tmp1254

ST_81: tmp1256 (7395)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7366  %tmp1256 = add i32 %tmp_15_50_0_1_2, %tmp_15_50_0_1_1

ST_81: tmp1255 (7396)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7367  %tmp1255 = add i32 %tmp_15_50_0_1, %tmp1256

ST_81: tmp1252 (7397)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7368  %tmp1252 = add i32 %tmp1253, %tmp1255

ST_81: tmp1261 (7400)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7371  %tmp1261 = add i32 %tmp_15_50_1_0_1, %tmp_15_50_1

ST_81: tmp1262 (7401)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7372  %tmp1262 = add i32 %tmp_15_50_1_1, %tmp_15_50_1_0_2

ST_81: tmp1260 (7402)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7373  %tmp1260 = add i32 %tmp1261, %tmp1262

ST_81: tmp1266 (7405)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7376  %tmp1266 = add i32 %tmp_15_50_1_2, %tmp_15_50_1_1_2

ST_81: tmp1265 (7406)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7377  %tmp1265 = add i32 %tmp_15_50_1_1_1, %tmp1266

ST_81: A_0_load_159 (7422)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7393  %A_0_load_159 = load i32* %A_0_addr_159, align 4

ST_81: A_1_load_159 (7434)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7405  %A_1_load_159 = load i32* %A_1_addr_159, align 4

ST_81: tmp_15_51_1_1 (7436)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7407  %tmp_15_51_1_1 = mul nsw i32 %A_1_load_154, %B_1_load_12

ST_81: A_2_load_159 (7446)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7417  %A_2_load_159 = load i32* %A_2_addr_159, align 4


 <State 82>: 8.21ns
ST_82: tmp_517 (2052)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2023  %tmp_517 = add i17 %tmp_464, 53

ST_82: tmp_518_cast (2053)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2024  %tmp_518_cast = sext i17 %tmp_517 to i64

ST_82: A_0_addr_160 (2054)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2025  %A_0_addr_160 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_518_cast

ST_82: A_1_addr_160 (2618)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2589  %A_1_addr_160 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_518_cast

ST_82: A_2_addr_160 (2842)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2813  %A_2_addr_160 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_518_cast

ST_82: tmp_743 (3186)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3157  %tmp_743 = add i17 %tmp_690, 53

ST_82: tmp_744_cast (3187)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3158  %tmp_744_cast = sext i17 %tmp_743 to i64

ST_82: A_0_addr_161 (3188)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3159  %A_0_addr_161 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_744_cast

ST_82: A_1_addr_161 (3752)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3723  %A_1_addr_161 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_744_cast

ST_82: A_2_addr_161 (3976)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3947  %A_2_addr_161 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_744_cast

ST_82: StgValue_5239 (7356)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7327  store i32 %result_3_49_2_2_2, i32* %C_addr_49, align 4

ST_82: tmp_15_50_0_2 (7365)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7336  %tmp_15_50_0_2 = mul nsw i32 %A_0_load_152, %B_0_load_15

ST_82: tmp_15_50_0_2_1 (7366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7337  %tmp_15_50_0_2_1 = mul nsw i32 %A_0_load_155, %B_0_load_16

ST_82: A_0_load_158 (7367)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7338  %A_0_load_158 = load i32* %A_0_addr_158, align 4

ST_82: tmp_15_50_0_2_2 (7368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7339  %tmp_15_50_0_2_2 = mul nsw i32 %A_0_load_158, %B_0_load_17

ST_82: tmp_15_50_1_2_1 (7378)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7349  %tmp_15_50_1_2_1 = mul nsw i32 %A_1_load_155, %B_1_load_16

ST_82: A_1_load_158 (7379)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7350  %A_1_load_158 = load i32* %A_1_addr_158, align 4

ST_82: tmp_15_50_1_2_2 (7380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7351  %tmp_15_50_1_2_2 = mul nsw i32 %A_1_load_158, %B_1_load_17

ST_82: tmp_15_50_2 (7381)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7352  %tmp_15_50_2 = mul nsw i32 %A_2_load_150, %B_2_load_9

ST_82: tmp_15_50_2_0_1 (7382)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7353  %tmp_15_50_2_0_1 = mul nsw i32 %A_2_load_153, %B_2_load_10

ST_82: tmp_15_50_2_0_2 (7384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7355  %tmp_15_50_2_0_2 = mul nsw i32 %A_2_load_156, %B_2_load_11

ST_82: tmp_15_50_2_1 (7385)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7356  %tmp_15_50_2_1 = mul nsw i32 %A_2_load_151, %B_2_load_12

ST_82: tmp_15_50_2_1_1 (7386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7357  %tmp_15_50_2_1_1 = mul nsw i32 %A_2_load_154, %B_2_load_13

ST_82: tmp_15_50_2_1_2 (7388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7359  %tmp_15_50_2_1_2 = mul nsw i32 %A_2_load_157, %B_2_load_14

ST_82: tmp_15_50_2_2 (7389)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7360  %tmp_15_50_2_2 = mul nsw i32 %A_2_load_152, %B_2_load_15

ST_82: tmp_15_50_2_2_1 (7390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7361  %tmp_15_50_2_2_1 = mul nsw i32 %A_2_load_155, %B_2_load_16

ST_82: A_2_load_158 (7391)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7362  %A_2_load_158 = load i32* %A_2_addr_158, align 4

ST_82: tmp_15_50_2_2_2 (7392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7363  %tmp_15_50_2_2_2 = mul nsw i32 %A_2_load_158, %B_2_load_17

ST_82: tmp1259 (7398)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7369  %tmp1259 = add i32 %tmp_15_50_0_2_2, %tmp_15_50_0_2_1

ST_82: tmp1258 (7399)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7370  %tmp1258 = add i32 %tmp_15_50_0_2, %tmp1259

ST_82: tmp1257 (7403)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7374  %tmp1257 = add i32 %tmp1258, %tmp1260

ST_82: tmp1251 (7404)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7375  %tmp1251 = add i32 %tmp1252, %tmp1257

ST_82: tmp1268 (7407)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7378  %tmp1268 = add i32 %tmp_15_50_1_2_2, %tmp_15_50_1_2_1

ST_82: tmp1269 (7408)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7379  %tmp1269 = add i32 %tmp_15_50_2_0_1, %tmp_15_50_2

ST_82: tmp1267 (7409)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7380  %tmp1267 = add i32 %tmp1268, %tmp1269

ST_82: tmp1264 (7410)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7381  %tmp1264 = add i32 %tmp1265, %tmp1267

ST_82: tmp1272 (7411)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7382  %tmp1272 = add i32 %tmp_15_50_2_1_1, %tmp_15_50_2_1

ST_82: tmp1271 (7412)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7383  %tmp1271 = add i32 %tmp_15_50_2_0_2, %tmp1272

ST_82: tmp1274 (7413)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7384  %tmp1274 = add i32 %tmp_15_50_2_2, %tmp_15_50_2_1_2

ST_82: tmp1275 (7414)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7385  %tmp1275 = add i32 %tmp_15_50_2_2_2, %tmp_15_50_2_2_1

ST_82: tmp1273 (7415)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7386  %tmp1273 = add i32 %tmp1274, %tmp1275

ST_82: tmp1270 (7416)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7387  %tmp1270 = add i32 %tmp1271, %tmp1273

ST_82: tmp1263 (7417)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7388  %tmp1263 = add i32 %tmp1264, %tmp1270

ST_82: result_3_50_2_2_2 (7418)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7389  %result_3_50_2_2_2 = add nsw i32 %tmp1251, %tmp1263

ST_82: A_0_load_159 (7422)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7393  %A_0_load_159 = load i32* %A_0_addr_159, align 4

ST_82: A_0_load_160 (7426)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7397  %A_0_load_160 = load i32* %A_0_addr_160, align 4

ST_82: A_0_load_161 (7430)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7401  %A_0_load_161 = load i32* %A_0_addr_161, align 4

ST_82: tmp_15_51_1 (7432)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7403  %tmp_15_51_1 = mul nsw i32 %A_1_load_153, %B_1_load_9

ST_82: tmp_15_51_1_0_1 (7433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7404  %tmp_15_51_1_0_1 = mul nsw i32 %A_1_load_156, %B_1_load_10

ST_82: A_1_load_159 (7434)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7405  %A_1_load_159 = load i32* %A_1_addr_159, align 4

ST_82: tmp_15_51_1_0_2 (7435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7406  %tmp_15_51_1_0_2 = mul nsw i32 %A_1_load_159, %B_1_load_11

ST_82: A_1_load_160 (7438)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7409  %A_1_load_160 = load i32* %A_1_addr_160, align 4

ST_82: A_1_load_161 (7442)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7413  %A_1_load_161 = load i32* %A_1_addr_161, align 4

ST_82: A_2_load_159 (7446)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7417  %A_2_load_159 = load i32* %A_2_addr_159, align 4

ST_82: A_2_load_160 (7450)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7421  %A_2_load_160 = load i32* %A_2_addr_160, align 4

ST_82: A_2_load_161 (7454)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7425  %A_2_load_161 = load i32* %A_2_addr_161, align 4

ST_82: tmp1286 (7463)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7434  %tmp1286 = add i32 %tmp_15_51_1_0_1, %tmp_15_51_1

ST_82: tmp1287 (7464)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7435  %tmp1287 = add i32 %tmp_15_51_1_1, %tmp_15_51_1_0_2

ST_82: tmp1285 (7465)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7436  %tmp1285 = add i32 %tmp1286, %tmp1287


 <State 83>: 8.21ns
ST_83: tmp_68 (253)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:224  %tmp_68 = add i17 %tmp_14, 54

ST_83: tmp_70_cast (254)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:225  %tmp_70_cast = sext i17 %tmp_68 to i64

ST_83: A_0_addr_162 (255)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:226  %A_0_addr_162 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_70_cast

ST_83: A_1_addr_162 (817)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:788  %A_1_addr_162 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_70_cast

ST_83: A_2_addr_162 (1041)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1012  %A_2_addr_162 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_70_cast

ST_83: tmp_289 (1363)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1334  %tmp_289 = add i22 %tmp_239, 50

ST_83: tmp_291_cast (1364)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1335  %tmp_291_cast = sext i22 %tmp_289 to i64

ST_83: C_addr_50 (1365)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1336  %C_addr_50 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_291_cast

ST_83: tmp_518 (2055)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2026  %tmp_518 = add i17 %tmp_464, 54

ST_83: tmp_519_cast (2056)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2027  %tmp_519_cast = sext i17 %tmp_518 to i64

ST_83: A_0_addr_163 (2057)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2028  %A_0_addr_163 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_519_cast

ST_83: A_1_addr_163 (2619)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2590  %A_1_addr_163 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_519_cast

ST_83: A_2_addr_163 (2843)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2814  %A_2_addr_163 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_519_cast

ST_83: StgValue_5301 (7419)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7390  store i32 %result_3_50_2_2_2, i32* %C_addr_50, align 4

ST_83: tmp_15_50 (7420)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7391  %tmp_15_50 = mul nsw i32 %A_0_load_153, %B_0_load_18

ST_83: tmp_15_51_0_0_1 (7421)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7392  %tmp_15_51_0_0_1 = mul nsw i32 %A_0_load_156, %B_0_load_19

ST_83: tmp_15_51_0_0_2 (7423)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7394  %tmp_15_51_0_0_2 = mul nsw i32 %A_0_load_159, %B_0_load_20

ST_83: tmp_15_51_0_1 (7424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7395  %tmp_15_51_0_1 = mul nsw i32 %A_0_load_154, %B_0_load_21

ST_83: tmp_15_51_0_1_1 (7425)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7396  %tmp_15_51_0_1_1 = mul nsw i32 %A_0_load_157, %B_0_load_22

ST_83: A_0_load_160 (7426)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7397  %A_0_load_160 = load i32* %A_0_addr_160, align 4

ST_83: tmp_15_51_0_1_2 (7427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7398  %tmp_15_51_0_1_2 = mul nsw i32 %A_0_load_160, %B_0_load_23

ST_83: tmp_15_51_0_2 (7428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7399  %tmp_15_51_0_2 = mul nsw i32 %A_0_load_155, %B_0_load_15

ST_83: tmp_15_51_0_2_1 (7429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7400  %tmp_15_51_0_2_1 = mul nsw i32 %A_0_load_158, %B_0_load_16

ST_83: A_0_load_161 (7430)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7401  %A_0_load_161 = load i32* %A_0_addr_161, align 4

ST_83: tmp_15_51_0_2_2 (7431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7402  %tmp_15_51_0_2_2 = mul nsw i32 %A_0_load_161, %B_0_load_17

ST_83: tmp_15_51_1_1_1 (7437)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7408  %tmp_15_51_1_1_1 = mul nsw i32 %A_1_load_157, %B_1_load_13

ST_83: A_1_load_160 (7438)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7409  %A_1_load_160 = load i32* %A_1_addr_160, align 4

ST_83: tmp_15_51_1_1_2 (7439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7410  %tmp_15_51_1_1_2 = mul nsw i32 %A_1_load_160, %B_1_load_14

ST_83: tmp_15_51_1_2 (7440)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7411  %tmp_15_51_1_2 = mul nsw i32 %A_1_load_155, %B_1_load_15

ST_83: tmp_15_51_1_2_1 (7441)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7412  %tmp_15_51_1_2_1 = mul nsw i32 %A_1_load_158, %B_1_load_16

ST_83: A_1_load_161 (7442)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7413  %A_1_load_161 = load i32* %A_1_addr_161, align 4

ST_83: tmp_15_51_1_2_2 (7443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7414  %tmp_15_51_1_2_2 = mul nsw i32 %A_1_load_161, %B_1_load_17

ST_83: tmp_15_51_2 (7444)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7415  %tmp_15_51_2 = mul nsw i32 %A_2_load_153, %B_2_load_9

ST_83: tmp_15_51_2_0_1 (7445)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7416  %tmp_15_51_2_0_1 = mul nsw i32 %A_2_load_156, %B_2_load_10

ST_83: tmp_15_51_2_0_2 (7447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7418  %tmp_15_51_2_0_2 = mul nsw i32 %A_2_load_159, %B_2_load_11

ST_83: tmp_15_51_2_1 (7448)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7419  %tmp_15_51_2_1 = mul nsw i32 %A_2_load_154, %B_2_load_12

ST_83: tmp_15_51_2_1_1 (7449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7420  %tmp_15_51_2_1_1 = mul nsw i32 %A_2_load_157, %B_2_load_13

ST_83: A_2_load_160 (7450)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7421  %A_2_load_160 = load i32* %A_2_addr_160, align 4

ST_83: tmp_15_51_2_1_2 (7451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7422  %tmp_15_51_2_1_2 = mul nsw i32 %A_2_load_160, %B_2_load_14

ST_83: tmp_15_51_2_2 (7452)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7423  %tmp_15_51_2_2 = mul nsw i32 %A_2_load_155, %B_2_load_15

ST_83: tmp_15_51_2_2_1 (7453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7424  %tmp_15_51_2_2_1 = mul nsw i32 %A_2_load_158, %B_2_load_16

ST_83: A_2_load_161 (7454)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7425  %A_2_load_161 = load i32* %A_2_addr_161, align 4

ST_83: tmp_15_51_2_2_2 (7455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7426  %tmp_15_51_2_2_2 = mul nsw i32 %A_2_load_161, %B_2_load_17

ST_83: tmp1279 (7456)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7427  %tmp1279 = add i32 %tmp_15_51_0_0_2, %tmp_15_50

ST_83: tmp1278 (7457)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7428  %tmp1278 = add i32 %tmp_15_51_0_0_1, %tmp1279

ST_83: tmp1281 (7458)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7429  %tmp1281 = add i32 %tmp_15_51_0_1_2, %tmp_15_51_0_1_1

ST_83: tmp1280 (7459)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7430  %tmp1280 = add i32 %tmp_15_51_0_1, %tmp1281

ST_83: tmp1277 (7460)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7431  %tmp1277 = add i32 %tmp1278, %tmp1280

ST_83: tmp1284 (7461)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7432  %tmp1284 = add i32 %tmp_15_51_0_2_2, %tmp_15_51_0_2_1

ST_83: tmp1283 (7462)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7433  %tmp1283 = add i32 %tmp_15_51_0_2, %tmp1284

ST_83: tmp1282 (7466)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7437  %tmp1282 = add i32 %tmp1283, %tmp1285

ST_83: tmp1276 (7467)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7438  %tmp1276 = add i32 %tmp1277, %tmp1282

ST_83: tmp1291 (7468)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7439  %tmp1291 = add i32 %tmp_15_51_1_2, %tmp_15_51_1_1_2

ST_83: tmp1290 (7469)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7440  %tmp1290 = add i32 %tmp_15_51_1_1_1, %tmp1291

ST_83: tmp1293 (7470)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7441  %tmp1293 = add i32 %tmp_15_51_1_2_2, %tmp_15_51_1_2_1

ST_83: tmp1294 (7471)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7442  %tmp1294 = add i32 %tmp_15_51_2_0_1, %tmp_15_51_2

ST_83: tmp1292 (7472)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7443  %tmp1292 = add i32 %tmp1293, %tmp1294

ST_83: tmp1289 (7473)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7444  %tmp1289 = add i32 %tmp1290, %tmp1292

ST_83: tmp1297 (7474)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7445  %tmp1297 = add i32 %tmp_15_51_2_1_1, %tmp_15_51_2_1

ST_83: tmp1296 (7475)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7446  %tmp1296 = add i32 %tmp_15_51_2_0_2, %tmp1297

ST_83: tmp1299 (7476)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7447  %tmp1299 = add i32 %tmp_15_51_2_2, %tmp_15_51_2_1_2

ST_83: tmp1300 (7477)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7448  %tmp1300 = add i32 %tmp_15_51_2_2_2, %tmp_15_51_2_2_1

ST_83: tmp1298 (7478)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7449  %tmp1298 = add i32 %tmp1299, %tmp1300

ST_83: tmp1295 (7479)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7450  %tmp1295 = add i32 %tmp1296, %tmp1298

ST_83: tmp1288 (7480)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7451  %tmp1288 = add i32 %tmp1289, %tmp1295

ST_83: result_3_51_2_2_2 (7481)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7452  %result_3_51_2_2_2 = add nsw i32 %tmp1276, %tmp1288

ST_83: A_0_load_162 (7485)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7456  %A_0_load_162 = load i32* %A_0_addr_162, align 4

ST_83: A_0_load_163 (7489)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7460  %A_0_load_163 = load i32* %A_0_addr_163, align 4

ST_83: A_1_load_162 (7497)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7468  %A_1_load_162 = load i32* %A_1_addr_162, align 4

ST_83: tmp_15_52_1_1 (7499)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7470  %tmp_15_52_1_1 = mul nsw i32 %A_1_load_157, %B_1_load_12

ST_83: A_1_load_163 (7501)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7472  %A_1_load_163 = load i32* %A_1_addr_163, align 4

ST_83: A_2_load_162 (7509)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7480  %A_2_load_162 = load i32* %A_2_addr_162, align 4

ST_83: A_2_load_163 (7513)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7484  %A_2_load_163 = load i32* %A_2_addr_163, align 4


 <State 84>: 7.32ns
ST_84: tmp_69 (256)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:227  %tmp_69 = add i17 %tmp_14, 55

ST_84: tmp_71_cast (257)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:228  %tmp_71_cast = sext i17 %tmp_69 to i64

ST_84: A_0_addr_165 (258)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:229  %A_0_addr_165 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_71_cast

ST_84: A_1_addr_165 (818)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:789  %A_1_addr_165 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_71_cast

ST_84: A_2_addr_165 (1042)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1013  %A_2_addr_165 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_71_cast

ST_84: tmp_290 (1366)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1337  %tmp_290 = add i22 %tmp_239, 51

ST_84: tmp_292_cast (1367)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1338  %tmp_292_cast = sext i22 %tmp_290 to i64

ST_84: C_addr_51 (1368)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1339  %C_addr_51 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_292_cast

ST_84: tmp_744 (3189)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3160  %tmp_744 = add i17 %tmp_690, 54

ST_84: tmp_745_cast (3190)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3161  %tmp_745_cast = sext i17 %tmp_744 to i64

ST_84: A_0_addr_164 (3191)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3162  %A_0_addr_164 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_745_cast

ST_84: A_1_addr_164 (3753)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3724  %A_1_addr_164 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_745_cast

ST_84: A_2_addr_164 (3977)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3948  %A_2_addr_164 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_745_cast

ST_84: StgValue_5374 (7419)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7390  store i32 %result_3_50_2_2_2, i32* %C_addr_50, align 4

ST_84: StgValue_5375 (7482)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7453  store i32 %result_3_51_2_2_2, i32* %C_addr_51, align 4

ST_84: tmp_15_51 (7483)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7454  %tmp_15_51 = mul nsw i32 %A_0_load_156, %B_0_load_18

ST_84: tmp_15_52_0_0_1 (7484)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7455  %tmp_15_52_0_0_1 = mul nsw i32 %A_0_load_159, %B_0_load_19

ST_84: A_0_load_162 (7485)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7456  %A_0_load_162 = load i32* %A_0_addr_162, align 4

ST_84: tmp_15_52_0_0_2 (7486)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7457  %tmp_15_52_0_0_2 = mul nsw i32 %A_0_load_162, %B_0_load_20

ST_84: tmp_15_52_0_1 (7487)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7458  %tmp_15_52_0_1 = mul nsw i32 %A_0_load_157, %B_0_load_21

ST_84: tmp_15_52_0_1_1 (7488)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7459  %tmp_15_52_0_1_1 = mul nsw i32 %A_0_load_160, %B_0_load_22

ST_84: A_0_load_163 (7489)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7460  %A_0_load_163 = load i32* %A_0_addr_163, align 4

ST_84: tmp_15_52_0_1_2 (7490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7461  %tmp_15_52_0_1_2 = mul nsw i32 %A_0_load_163, %B_0_load_23

ST_84: A_0_load_164 (7493)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7464  %A_0_load_164 = load i32* %A_0_addr_164, align 4

ST_84: tmp_15_52_1 (7495)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7466  %tmp_15_52_1 = mul nsw i32 %A_1_load_156, %B_1_load_9

ST_84: tmp_15_52_1_0_1 (7496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7467  %tmp_15_52_1_0_1 = mul nsw i32 %A_1_load_159, %B_1_load_10

ST_84: A_1_load_162 (7497)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7468  %A_1_load_162 = load i32* %A_1_addr_162, align 4

ST_84: tmp_15_52_1_0_2 (7498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7469  %tmp_15_52_1_0_2 = mul nsw i32 %A_1_load_162, %B_1_load_11

ST_84: A_1_load_163 (7501)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7472  %A_1_load_163 = load i32* %A_1_addr_163, align 4

ST_84: A_1_load_164 (7505)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7476  %A_1_load_164 = load i32* %A_1_addr_164, align 4

ST_84: A_2_load_162 (7509)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7480  %A_2_load_162 = load i32* %A_2_addr_162, align 4

ST_84: A_2_load_163 (7513)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7484  %A_2_load_163 = load i32* %A_2_addr_163, align 4

ST_84: A_2_load_164 (7517)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7488  %A_2_load_164 = load i32* %A_2_addr_164, align 4

ST_84: tmp1304 (7519)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7490  %tmp1304 = add i32 %tmp_15_52_0_0_2, %tmp_15_51

ST_84: tmp1303 (7520)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7491  %tmp1303 = add i32 %tmp_15_52_0_0_1, %tmp1304

ST_84: tmp1306 (7521)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7492  %tmp1306 = add i32 %tmp_15_52_0_1_2, %tmp_15_52_0_1_1

ST_84: tmp1305 (7522)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7493  %tmp1305 = add i32 %tmp_15_52_0_1, %tmp1306

ST_84: tmp1302 (7523)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7494  %tmp1302 = add i32 %tmp1303, %tmp1305

ST_84: tmp1311 (7526)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7497  %tmp1311 = add i32 %tmp_15_52_1_0_1, %tmp_15_52_1

ST_84: tmp1312 (7527)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7498  %tmp1312 = add i32 %tmp_15_52_1_1, %tmp_15_52_1_0_2

ST_84: tmp1310 (7528)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7499  %tmp1310 = add i32 %tmp1311, %tmp1312

ST_84: A_0_load_165 (7548)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7519  %A_0_load_165 = load i32* %A_0_addr_165, align 4

ST_84: tmp_15_53_1 (7558)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7529  %tmp_15_53_1 = mul nsw i32 %A_1_load_159, %B_1_load_9

ST_84: tmp_15_53_1_0_1 (7559)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7530  %tmp_15_53_1_0_1 = mul nsw i32 %A_1_load_162, %B_1_load_10

ST_84: A_1_load_165 (7560)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7531  %A_1_load_165 = load i32* %A_1_addr_165, align 4

ST_84: A_2_load_165 (7572)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7543  %A_2_load_165 = load i32* %A_2_addr_165, align 4

ST_84: tmp1336 (7589)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7560  %tmp1336 = add i32 %tmp_15_53_1_0_1, %tmp_15_53_1

ST_84: tmp_15_54_1 (7621)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7592  %tmp_15_54_1 = mul nsw i32 %A_1_load_162, %B_1_load_9


 <State 85>: 8.21ns
ST_85: tmp_519 (2058)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2029  %tmp_519 = add i17 %tmp_464, 55

ST_85: tmp_520_cast (2059)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2030  %tmp_520_cast = sext i17 %tmp_519 to i64

ST_85: A_0_addr_166 (2060)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2031  %A_0_addr_166 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_520_cast

ST_85: A_1_addr_166 (2620)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2591  %A_1_addr_166 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_520_cast

ST_85: A_2_addr_166 (2844)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2815  %A_2_addr_166 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_520_cast

ST_85: tmp_745 (3192)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3163  %tmp_745 = add i17 %tmp_690, 55

ST_85: tmp_746_cast (3193)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3164  %tmp_746_cast = sext i17 %tmp_745 to i64

ST_85: A_0_addr_167 (3194)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3165  %A_0_addr_167 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_746_cast

ST_85: A_1_addr_167 (3754)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3725  %A_1_addr_167 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_746_cast

ST_85: A_2_addr_167 (3978)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3949  %A_2_addr_167 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_746_cast

ST_85: StgValue_5419 (7482)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7453  store i32 %result_3_51_2_2_2, i32* %C_addr_51, align 4

ST_85: tmp_15_52_0_2 (7491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7462  %tmp_15_52_0_2 = mul nsw i32 %A_0_load_158, %B_0_load_15

ST_85: tmp_15_52_0_2_1 (7492)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7463  %tmp_15_52_0_2_1 = mul nsw i32 %A_0_load_161, %B_0_load_16

ST_85: A_0_load_164 (7493)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7464  %A_0_load_164 = load i32* %A_0_addr_164, align 4

ST_85: tmp_15_52_0_2_2 (7494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7465  %tmp_15_52_0_2_2 = mul nsw i32 %A_0_load_164, %B_0_load_17

ST_85: tmp_15_52_1_1_1 (7500)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7471  %tmp_15_52_1_1_1 = mul nsw i32 %A_1_load_160, %B_1_load_13

ST_85: tmp_15_52_1_1_2 (7502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7473  %tmp_15_52_1_1_2 = mul nsw i32 %A_1_load_163, %B_1_load_14

ST_85: tmp_15_52_1_2 (7503)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7474  %tmp_15_52_1_2 = mul nsw i32 %A_1_load_158, %B_1_load_15

ST_85: tmp_15_52_1_2_1 (7504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7475  %tmp_15_52_1_2_1 = mul nsw i32 %A_1_load_161, %B_1_load_16

ST_85: A_1_load_164 (7505)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7476  %A_1_load_164 = load i32* %A_1_addr_164, align 4

ST_85: tmp_15_52_1_2_2 (7506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7477  %tmp_15_52_1_2_2 = mul nsw i32 %A_1_load_164, %B_1_load_17

ST_85: tmp_15_52_2 (7507)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7478  %tmp_15_52_2 = mul nsw i32 %A_2_load_156, %B_2_load_9

ST_85: tmp_15_52_2_0_1 (7508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7479  %tmp_15_52_2_0_1 = mul nsw i32 %A_2_load_159, %B_2_load_10

ST_85: tmp_15_52_2_0_2 (7510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7481  %tmp_15_52_2_0_2 = mul nsw i32 %A_2_load_162, %B_2_load_11

ST_85: tmp_15_52_2_1 (7511)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7482  %tmp_15_52_2_1 = mul nsw i32 %A_2_load_157, %B_2_load_12

ST_85: tmp_15_52_2_1_1 (7512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7483  %tmp_15_52_2_1_1 = mul nsw i32 %A_2_load_160, %B_2_load_13

ST_85: tmp_15_52_2_1_2 (7514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7485  %tmp_15_52_2_1_2 = mul nsw i32 %A_2_load_163, %B_2_load_14

ST_85: tmp_15_52_2_2 (7515)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7486  %tmp_15_52_2_2 = mul nsw i32 %A_2_load_158, %B_2_load_15

ST_85: tmp_15_52_2_2_1 (7516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7487  %tmp_15_52_2_2_1 = mul nsw i32 %A_2_load_161, %B_2_load_16

ST_85: A_2_load_164 (7517)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7488  %A_2_load_164 = load i32* %A_2_addr_164, align 4

ST_85: tmp_15_52_2_2_2 (7518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7489  %tmp_15_52_2_2_2 = mul nsw i32 %A_2_load_164, %B_2_load_17

ST_85: tmp1309 (7524)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7495  %tmp1309 = add i32 %tmp_15_52_0_2_2, %tmp_15_52_0_2_1

ST_85: tmp1308 (7525)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7496  %tmp1308 = add i32 %tmp_15_52_0_2, %tmp1309

ST_85: tmp1307 (7529)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7500  %tmp1307 = add i32 %tmp1308, %tmp1310

ST_85: tmp1301 (7530)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7501  %tmp1301 = add i32 %tmp1302, %tmp1307

ST_85: tmp1316 (7531)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7502  %tmp1316 = add i32 %tmp_15_52_1_2, %tmp_15_52_1_1_2

ST_85: tmp1315 (7532)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7503  %tmp1315 = add i32 %tmp_15_52_1_1_1, %tmp1316

ST_85: tmp1318 (7533)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7504  %tmp1318 = add i32 %tmp_15_52_1_2_2, %tmp_15_52_1_2_1

ST_85: tmp1319 (7534)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7505  %tmp1319 = add i32 %tmp_15_52_2_0_1, %tmp_15_52_2

ST_85: tmp1317 (7535)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7506  %tmp1317 = add i32 %tmp1318, %tmp1319

ST_85: tmp1314 (7536)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7507  %tmp1314 = add i32 %tmp1315, %tmp1317

ST_85: tmp1322 (7537)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7508  %tmp1322 = add i32 %tmp_15_52_2_1_1, %tmp_15_52_2_1

ST_85: tmp1321 (7538)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7509  %tmp1321 = add i32 %tmp_15_52_2_0_2, %tmp1322

ST_85: tmp1324 (7539)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7510  %tmp1324 = add i32 %tmp_15_52_2_2, %tmp_15_52_2_1_2

ST_85: tmp1325 (7540)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7511  %tmp1325 = add i32 %tmp_15_52_2_2_2, %tmp_15_52_2_2_1

ST_85: tmp1323 (7541)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7512  %tmp1323 = add i32 %tmp1324, %tmp1325

ST_85: tmp1320 (7542)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7513  %tmp1320 = add i32 %tmp1321, %tmp1323

ST_85: tmp1313 (7543)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7514  %tmp1313 = add i32 %tmp1314, %tmp1320

ST_85: result_3_52_2_2_2 (7544)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7515  %result_3_52_2_2_2 = add nsw i32 %tmp1301, %tmp1313

ST_85: A_0_load_165 (7548)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7519  %A_0_load_165 = load i32* %A_0_addr_165, align 4

ST_85: A_0_load_166 (7552)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7523  %A_0_load_166 = load i32* %A_0_addr_166, align 4

ST_85: A_0_load_167 (7556)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7527  %A_0_load_167 = load i32* %A_0_addr_167, align 4

ST_85: A_1_load_165 (7560)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7531  %A_1_load_165 = load i32* %A_1_addr_165, align 4

ST_85: tmp_15_53_1_0_2 (7561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7532  %tmp_15_53_1_0_2 = mul nsw i32 %A_1_load_165, %B_1_load_11

ST_85: tmp_15_53_1_1 (7562)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7533  %tmp_15_53_1_1 = mul nsw i32 %A_1_load_160, %B_1_load_12

ST_85: A_1_load_166 (7564)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7535  %A_1_load_166 = load i32* %A_1_addr_166, align 4

ST_85: tmp_15_53_1_2 (7566)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7537  %tmp_15_53_1_2 = mul nsw i32 %A_1_load_161, %B_1_load_15

ST_85: A_1_load_167 (7568)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7539  %A_1_load_167 = load i32* %A_1_addr_167, align 4

ST_85: tmp_15_53_2 (7570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7541  %tmp_15_53_2 = mul nsw i32 %A_2_load_159, %B_2_load_9

ST_85: tmp_15_53_2_0_1 (7571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7542  %tmp_15_53_2_0_1 = mul nsw i32 %A_2_load_162, %B_2_load_10

ST_85: A_2_load_165 (7572)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7543  %A_2_load_165 = load i32* %A_2_addr_165, align 4

ST_85: tmp_15_53_2_0_2 (7573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7544  %tmp_15_53_2_0_2 = mul nsw i32 %A_2_load_165, %B_2_load_11

ST_85: tmp_15_53_2_1 (7574)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7545  %tmp_15_53_2_1 = mul nsw i32 %A_2_load_160, %B_2_load_12

ST_85: tmp_15_53_2_1_1 (7575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7546  %tmp_15_53_2_1_1 = mul nsw i32 %A_2_load_163, %B_2_load_13

ST_85: A_2_load_166 (7576)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7547  %A_2_load_166 = load i32* %A_2_addr_166, align 4

ST_85: A_2_load_167 (7580)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7551  %A_2_load_167 = load i32* %A_2_addr_167, align 4

ST_85: tmp1337 (7590)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7561  %tmp1337 = add i32 %tmp_15_53_1_1, %tmp_15_53_1_0_2

ST_85: tmp1335 (7591)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7562  %tmp1335 = add i32 %tmp1336, %tmp1337

ST_85: tmp1344 (7597)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7568  %tmp1344 = add i32 %tmp_15_53_2_0_1, %tmp_15_53_2

ST_85: tmp1347 (7600)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7571  %tmp1347 = add i32 %tmp_15_53_2_1_1, %tmp_15_53_2_1

ST_85: tmp1346 (7601)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7572  %tmp1346 = add i32 %tmp_15_53_2_0_2, %tmp1347

ST_85: tmp_15_54_1_0_1 (7622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7593  %tmp_15_54_1_0_1 = mul nsw i32 %A_1_load_165, %B_1_load_10

ST_85: tmp_15_54_1_2 (7629)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7600  %tmp_15_54_1_2 = mul nsw i32 %A_1_load_164, %B_1_load_15

ST_85: tmp_15_54_2 (7633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7604  %tmp_15_54_2 = mul nsw i32 %A_2_load_162, %B_2_load_9

ST_85: tmp_15_54_2_0_1 (7634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7605  %tmp_15_54_2_0_1 = mul nsw i32 %A_2_load_165, %B_2_load_10

ST_85: tmp1361 (7652)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7623  %tmp1361 = add i32 %tmp_15_54_1_0_1, %tmp_15_54_1

ST_85: tmp1369 (7660)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7631  %tmp1369 = add i32 %tmp_15_54_2_0_1, %tmp_15_54_2

ST_85: tmp_15_55_2 (7706)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7677  %tmp_15_55_2 = mul nsw i32 %A_2_load_165, %B_2_load_9


 <State 86>: 8.21ns
ST_86: tmp_70 (259)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:230  %tmp_70 = add i17 %tmp_14, 56

ST_86: tmp_72_cast (260)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:231  %tmp_72_cast = sext i17 %tmp_70 to i64

ST_86: A_0_addr_168 (261)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:232  %A_0_addr_168 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_72_cast

ST_86: A_1_addr_168 (819)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:790  %A_1_addr_168 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_72_cast

ST_86: A_2_addr_168 (1043)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1014  %A_2_addr_168 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_72_cast

ST_86: tmp_291 (1369)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1340  %tmp_291 = add i22 %tmp_239, 52

ST_86: tmp_293_cast (1370)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1341  %tmp_293_cast = sext i22 %tmp_291 to i64

ST_86: C_addr_52 (1371)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1342  %C_addr_52 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_293_cast

ST_86: tmp_520 (2061)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2032  %tmp_520 = add i17 %tmp_464, 56

ST_86: tmp_521_cast (2062)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2033  %tmp_521_cast = sext i17 %tmp_520 to i64

ST_86: A_0_addr_169 (2063)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2034  %A_0_addr_169 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_521_cast

ST_86: A_1_addr_169 (2621)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2592  %A_1_addr_169 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_521_cast

ST_86: A_2_addr_169 (2845)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2816  %A_2_addr_169 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_521_cast

ST_86: StgValue_5500 (7545)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7516  store i32 %result_3_52_2_2_2, i32* %C_addr_52, align 4

ST_86: tmp_15_52 (7546)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7517  %tmp_15_52 = mul nsw i32 %A_0_load_159, %B_0_load_18

ST_86: tmp_15_53_0_0_1 (7547)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7518  %tmp_15_53_0_0_1 = mul nsw i32 %A_0_load_162, %B_0_load_19

ST_86: tmp_15_53_0_0_2 (7549)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7520  %tmp_15_53_0_0_2 = mul nsw i32 %A_0_load_165, %B_0_load_20

ST_86: tmp_15_53_0_1 (7550)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7521  %tmp_15_53_0_1 = mul nsw i32 %A_0_load_160, %B_0_load_21

ST_86: tmp_15_53_0_1_1 (7551)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7522  %tmp_15_53_0_1_1 = mul nsw i32 %A_0_load_163, %B_0_load_22

ST_86: A_0_load_166 (7552)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7523  %A_0_load_166 = load i32* %A_0_addr_166, align 4

ST_86: tmp_15_53_0_1_2 (7553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7524  %tmp_15_53_0_1_2 = mul nsw i32 %A_0_load_166, %B_0_load_23

ST_86: tmp_15_53_0_2 (7554)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7525  %tmp_15_53_0_2 = mul nsw i32 %A_0_load_161, %B_0_load_15

ST_86: tmp_15_53_0_2_1 (7555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7526  %tmp_15_53_0_2_1 = mul nsw i32 %A_0_load_164, %B_0_load_16

ST_86: A_0_load_167 (7556)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7527  %A_0_load_167 = load i32* %A_0_addr_167, align 4

ST_86: tmp_15_53_0_2_2 (7557)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7528  %tmp_15_53_0_2_2 = mul nsw i32 %A_0_load_167, %B_0_load_17

ST_86: tmp_15_53_1_1_1 (7563)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7534  %tmp_15_53_1_1_1 = mul nsw i32 %A_1_load_163, %B_1_load_13

ST_86: A_1_load_166 (7564)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7535  %A_1_load_166 = load i32* %A_1_addr_166, align 4

ST_86: tmp_15_53_1_1_2 (7565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7536  %tmp_15_53_1_1_2 = mul nsw i32 %A_1_load_166, %B_1_load_14

ST_86: tmp_15_53_1_2_1 (7567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7538  %tmp_15_53_1_2_1 = mul nsw i32 %A_1_load_164, %B_1_load_16

ST_86: A_1_load_167 (7568)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7539  %A_1_load_167 = load i32* %A_1_addr_167, align 4

ST_86: tmp_15_53_1_2_2 (7569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7540  %tmp_15_53_1_2_2 = mul nsw i32 %A_1_load_167, %B_1_load_17

ST_86: A_2_load_166 (7576)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7547  %A_2_load_166 = load i32* %A_2_addr_166, align 4

ST_86: tmp_15_53_2_1_2 (7577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7548  %tmp_15_53_2_1_2 = mul nsw i32 %A_2_load_166, %B_2_load_14

ST_86: tmp_15_53_2_2 (7578)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7549  %tmp_15_53_2_2 = mul nsw i32 %A_2_load_161, %B_2_load_15

ST_86: tmp_15_53_2_2_1 (7579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7550  %tmp_15_53_2_2_1 = mul nsw i32 %A_2_load_164, %B_2_load_16

ST_86: A_2_load_167 (7580)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7551  %A_2_load_167 = load i32* %A_2_addr_167, align 4

ST_86: tmp_15_53_2_2_2 (7581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7552  %tmp_15_53_2_2_2 = mul nsw i32 %A_2_load_167, %B_2_load_17

ST_86: tmp1329 (7582)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7553  %tmp1329 = add i32 %tmp_15_53_0_0_2, %tmp_15_52

ST_86: tmp1328 (7583)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7554  %tmp1328 = add i32 %tmp_15_53_0_0_1, %tmp1329

ST_86: tmp1331 (7584)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7555  %tmp1331 = add i32 %tmp_15_53_0_1_2, %tmp_15_53_0_1_1

ST_86: tmp1330 (7585)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7556  %tmp1330 = add i32 %tmp_15_53_0_1, %tmp1331

ST_86: tmp1327 (7586)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7557  %tmp1327 = add i32 %tmp1328, %tmp1330

ST_86: tmp1334 (7587)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7558  %tmp1334 = add i32 %tmp_15_53_0_2_2, %tmp_15_53_0_2_1

ST_86: tmp1333 (7588)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7559  %tmp1333 = add i32 %tmp_15_53_0_2, %tmp1334

ST_86: tmp1332 (7592)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7563  %tmp1332 = add i32 %tmp1333, %tmp1335

ST_86: tmp1326 (7593)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7564  %tmp1326 = add i32 %tmp1327, %tmp1332

ST_86: tmp1341 (7594)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7565  %tmp1341 = add i32 %tmp_15_53_1_2, %tmp_15_53_1_1_2

ST_86: tmp1340 (7595)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7566  %tmp1340 = add i32 %tmp_15_53_1_1_1, %tmp1341

ST_86: tmp1343 (7596)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7567  %tmp1343 = add i32 %tmp_15_53_1_2_2, %tmp_15_53_1_2_1

ST_86: tmp1342 (7598)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7569  %tmp1342 = add i32 %tmp1343, %tmp1344

ST_86: tmp1339 (7599)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7570  %tmp1339 = add i32 %tmp1340, %tmp1342

ST_86: tmp1349 (7602)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7573  %tmp1349 = add i32 %tmp_15_53_2_2, %tmp_15_53_2_1_2

ST_86: tmp1350 (7603)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7574  %tmp1350 = add i32 %tmp_15_53_2_2_2, %tmp_15_53_2_2_1

ST_86: tmp1348 (7604)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7575  %tmp1348 = add i32 %tmp1349, %tmp1350

ST_86: tmp1345 (7605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7576  %tmp1345 = add i32 %tmp1346, %tmp1348

ST_86: tmp1338 (7606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7577  %tmp1338 = add i32 %tmp1339, %tmp1345

ST_86: result_3_53_2_2_2 (7607)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7578  %result_3_53_2_2_2 = add nsw i32 %tmp1326, %tmp1338

ST_86: A_0_load_168 (7611)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7582  %A_0_load_168 = load i32* %A_0_addr_168, align 4

ST_86: A_0_load_169 (7615)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7586  %A_0_load_169 = load i32* %A_0_addr_169, align 4

ST_86: tmp_15_54_0_2 (7617)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7588  %tmp_15_54_0_2 = mul nsw i32 %A_0_load_164, %B_0_load_15

ST_86: A_1_load_168 (7623)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7594  %A_1_load_168 = load i32* %A_1_addr_168, align 4

ST_86: tmp_15_54_1_1 (7625)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7596  %tmp_15_54_1_1 = mul nsw i32 %A_1_load_163, %B_1_load_12

ST_86: A_1_load_169 (7627)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7598  %A_1_load_169 = load i32* %A_1_addr_169, align 4

ST_86: A_2_load_168 (7635)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7606  %A_2_load_168 = load i32* %A_2_addr_168, align 4

ST_86: A_2_load_169 (7639)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7610  %A_2_load_169 = load i32* %A_2_addr_169, align 4


 <State 87>: 7.32ns
ST_87: tmp_71 (262)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:233  %tmp_71 = add i17 %tmp_14, 57

ST_87: tmp_73_cast (263)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:234  %tmp_73_cast = sext i17 %tmp_71 to i64

ST_87: A_0_addr_171 (264)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:235  %A_0_addr_171 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_73_cast

ST_87: A_1_addr_171 (820)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:791  %A_1_addr_171 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_73_cast

ST_87: A_2_addr_171 (1044)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1015  %A_2_addr_171 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_73_cast

ST_87: tmp_292 (1372)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1343  %tmp_292 = add i22 %tmp_239, 53

ST_87: tmp_294_cast (1373)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1344  %tmp_294_cast = sext i22 %tmp_292 to i64

ST_87: C_addr_53 (1374)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1345  %C_addr_53 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_294_cast

ST_87: tmp_746 (3195)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3166  %tmp_746 = add i17 %tmp_690, 56

ST_87: tmp_747_cast (3196)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3167  %tmp_747_cast = sext i17 %tmp_746 to i64

ST_87: A_0_addr_170 (3197)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3168  %A_0_addr_170 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_747_cast

ST_87: A_1_addr_170 (3755)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3726  %A_1_addr_170 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_747_cast

ST_87: A_2_addr_170 (3979)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3950  %A_2_addr_170 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_747_cast

ST_87: StgValue_5565 (7545)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7516  store i32 %result_3_52_2_2_2, i32* %C_addr_52, align 4

ST_87: StgValue_5566 (7608)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7579  store i32 %result_3_53_2_2_2, i32* %C_addr_53, align 4

ST_87: tmp_15_53 (7609)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7580  %tmp_15_53 = mul nsw i32 %A_0_load_162, %B_0_load_18

ST_87: tmp_15_54_0_0_1 (7610)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7581  %tmp_15_54_0_0_1 = mul nsw i32 %A_0_load_165, %B_0_load_19

ST_87: A_0_load_168 (7611)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7582  %A_0_load_168 = load i32* %A_0_addr_168, align 4

ST_87: tmp_15_54_0_0_2 (7612)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7583  %tmp_15_54_0_0_2 = mul nsw i32 %A_0_load_168, %B_0_load_20

ST_87: tmp_15_54_0_1 (7613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7584  %tmp_15_54_0_1 = mul nsw i32 %A_0_load_163, %B_0_load_21

ST_87: tmp_15_54_0_1_1 (7614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7585  %tmp_15_54_0_1_1 = mul nsw i32 %A_0_load_166, %B_0_load_22

ST_87: A_0_load_169 (7615)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7586  %A_0_load_169 = load i32* %A_0_addr_169, align 4

ST_87: tmp_15_54_0_1_2 (7616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7587  %tmp_15_54_0_1_2 = mul nsw i32 %A_0_load_169, %B_0_load_23

ST_87: A_0_load_170 (7619)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7590  %A_0_load_170 = load i32* %A_0_addr_170, align 4

ST_87: A_1_load_168 (7623)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7594  %A_1_load_168 = load i32* %A_1_addr_168, align 4

ST_87: tmp_15_54_1_0_2 (7624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7595  %tmp_15_54_1_0_2 = mul nsw i32 %A_1_load_168, %B_1_load_11

ST_87: tmp_15_54_1_1_1 (7626)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7597  %tmp_15_54_1_1_1 = mul nsw i32 %A_1_load_166, %B_1_load_13

ST_87: A_1_load_169 (7627)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7598  %A_1_load_169 = load i32* %A_1_addr_169, align 4

ST_87: tmp_15_54_1_1_2 (7628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7599  %tmp_15_54_1_1_2 = mul nsw i32 %A_1_load_169, %B_1_load_14

ST_87: A_1_load_170 (7631)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7602  %A_1_load_170 = load i32* %A_1_addr_170, align 4

ST_87: A_2_load_168 (7635)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7606  %A_2_load_168 = load i32* %A_2_addr_168, align 4

ST_87: tmp_15_54_2_0_2 (7636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7607  %tmp_15_54_2_0_2 = mul nsw i32 %A_2_load_168, %B_2_load_11

ST_87: tmp_15_54_2_1 (7637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7608  %tmp_15_54_2_1 = mul nsw i32 %A_2_load_163, %B_2_load_12

ST_87: tmp_15_54_2_1_1 (7638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7609  %tmp_15_54_2_1_1 = mul nsw i32 %A_2_load_166, %B_2_load_13

ST_87: A_2_load_169 (7639)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7610  %A_2_load_169 = load i32* %A_2_addr_169, align 4

ST_87: A_2_load_170 (7643)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7614  %A_2_load_170 = load i32* %A_2_addr_170, align 4

ST_87: tmp1354 (7645)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7616  %tmp1354 = add i32 %tmp_15_54_0_0_2, %tmp_15_53

ST_87: tmp1353 (7646)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7617  %tmp1353 = add i32 %tmp_15_54_0_0_1, %tmp1354

ST_87: tmp1356 (7647)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7618  %tmp1356 = add i32 %tmp_15_54_0_1_2, %tmp_15_54_0_1_1

ST_87: tmp1355 (7648)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7619  %tmp1355 = add i32 %tmp_15_54_0_1, %tmp1356

ST_87: tmp1352 (7649)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7620  %tmp1352 = add i32 %tmp1353, %tmp1355

ST_87: tmp1362 (7653)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7624  %tmp1362 = add i32 %tmp_15_54_1_1, %tmp_15_54_1_0_2

ST_87: tmp1360 (7654)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7625  %tmp1360 = add i32 %tmp1361, %tmp1362

ST_87: tmp1366 (7657)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7628  %tmp1366 = add i32 %tmp_15_54_1_2, %tmp_15_54_1_1_2

ST_87: tmp1365 (7658)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7629  %tmp1365 = add i32 %tmp_15_54_1_1_1, %tmp1366

ST_87: tmp1372 (7663)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7634  %tmp1372 = add i32 %tmp_15_54_2_1_1, %tmp_15_54_2_1

ST_87: tmp1371 (7664)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7635  %tmp1371 = add i32 %tmp_15_54_2_0_2, %tmp1372

ST_87: A_0_load_171 (7674)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7645  %A_0_load_171 = load i32* %A_0_addr_171, align 4

ST_87: B_1_load_18 (7687)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7658  %B_1_load_18 = load i32* %B_1_addr, align 4

ST_87: A_1_load_171 (7691)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7662  %A_1_load_171 = load i32* %A_1_addr_171, align 4

ST_87: tmp_15_55_2_0_1 (7707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7678  %tmp_15_55_2_0_1 = mul nsw i32 %A_2_load_168, %B_2_load_10

ST_87: A_2_load_171 (7708)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7679  %A_2_load_171 = load i32* %A_2_addr_171, align 4

ST_87: tmp_15_55_2_1 (7710)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7681  %tmp_15_55_2_1 = mul nsw i32 %A_2_load_166, %B_2_load_12

ST_87: tmp1394 (7733)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7704  %tmp1394 = add i32 %tmp_15_55_2_0_1, %tmp_15_55_2


 <State 88>: 8.21ns
ST_88: tmp_521 (2064)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2035  %tmp_521 = add i17 %tmp_464, 57

ST_88: tmp_522_cast (2065)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2036  %tmp_522_cast = sext i17 %tmp_521 to i64

ST_88: A_0_addr_172 (2066)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2037  %A_0_addr_172 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_522_cast

ST_88: A_1_addr_172 (2622)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2593  %A_1_addr_172 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_522_cast

ST_88: A_2_addr_172 (2846)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2817  %A_2_addr_172 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_522_cast

ST_88: tmp_747 (3198)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3169  %tmp_747 = add i17 %tmp_690, 57

ST_88: tmp_748_cast (3199)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3170  %tmp_748_cast = sext i17 %tmp_747 to i64

ST_88: A_0_addr_173 (3200)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3171  %A_0_addr_173 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_748_cast

ST_88: A_1_addr_173 (3756)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3727  %A_1_addr_173 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_748_cast

ST_88: A_2_addr_173 (3980)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3951  %A_2_addr_173 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_748_cast

ST_88: StgValue_5616 (7608)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7579  store i32 %result_3_53_2_2_2, i32* %C_addr_53, align 4

ST_88: tmp_15_54_0_2_1 (7618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7589  %tmp_15_54_0_2_1 = mul nsw i32 %A_0_load_167, %B_0_load_16

ST_88: A_0_load_170 (7619)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7590  %A_0_load_170 = load i32* %A_0_addr_170, align 4

ST_88: tmp_15_54_0_2_2 (7620)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7591  %tmp_15_54_0_2_2 = mul nsw i32 %A_0_load_170, %B_0_load_17

ST_88: tmp_15_54_1_2_1 (7630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7601  %tmp_15_54_1_2_1 = mul nsw i32 %A_1_load_167, %B_1_load_16

ST_88: A_1_load_170 (7631)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7602  %A_1_load_170 = load i32* %A_1_addr_170, align 4

ST_88: tmp_15_54_1_2_2 (7632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7603  %tmp_15_54_1_2_2 = mul nsw i32 %A_1_load_170, %B_1_load_17

ST_88: tmp_15_54_2_1_2 (7640)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7611  %tmp_15_54_2_1_2 = mul nsw i32 %A_2_load_169, %B_2_load_14

ST_88: tmp_15_54_2_2 (7641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7612  %tmp_15_54_2_2 = mul nsw i32 %A_2_load_164, %B_2_load_15

ST_88: tmp_15_54_2_2_1 (7642)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7613  %tmp_15_54_2_2_1 = mul nsw i32 %A_2_load_167, %B_2_load_16

ST_88: A_2_load_170 (7643)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7614  %A_2_load_170 = load i32* %A_2_addr_170, align 4

ST_88: tmp_15_54_2_2_2 (7644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7615  %tmp_15_54_2_2_2 = mul nsw i32 %A_2_load_170, %B_2_load_17

ST_88: tmp1359 (7650)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7621  %tmp1359 = add i32 %tmp_15_54_0_2_2, %tmp_15_54_0_2_1

ST_88: tmp1358 (7651)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7622  %tmp1358 = add i32 %tmp_15_54_0_2, %tmp1359

ST_88: tmp1357 (7655)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7626  %tmp1357 = add i32 %tmp1358, %tmp1360

ST_88: tmp1351 (7656)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7627  %tmp1351 = add i32 %tmp1352, %tmp1357

ST_88: tmp1368 (7659)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7630  %tmp1368 = add i32 %tmp_15_54_1_2_2, %tmp_15_54_1_2_1

ST_88: tmp1367 (7661)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7632  %tmp1367 = add i32 %tmp1368, %tmp1369

ST_88: tmp1364 (7662)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7633  %tmp1364 = add i32 %tmp1365, %tmp1367

ST_88: tmp1374 (7665)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7636  %tmp1374 = add i32 %tmp_15_54_2_2, %tmp_15_54_2_1_2

ST_88: tmp1375 (7666)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7637  %tmp1375 = add i32 %tmp_15_54_2_2_2, %tmp_15_54_2_2_1

ST_88: tmp1373 (7667)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7638  %tmp1373 = add i32 %tmp1374, %tmp1375

ST_88: tmp1370 (7668)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7639  %tmp1370 = add i32 %tmp1371, %tmp1373

ST_88: tmp1363 (7669)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7640  %tmp1363 = add i32 %tmp1364, %tmp1370

ST_88: result_3_54_2_2_2 (7670)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7641  %result_3_54_2_2_2 = add nsw i32 %tmp1351, %tmp1363

ST_88: A_0_load_171 (7674)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7645  %A_0_load_171 = load i32* %A_0_addr_171, align 4

ST_88: A_0_load_172 (7678)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7649  %A_0_load_172 = load i32* %A_0_addr_172, align 4

ST_88: A_0_load_173 (7684)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7655  %A_0_load_173 = load i32* %A_0_addr_173, align 4

ST_88: B_1_load_18 (7687)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7658  %B_1_load_18 = load i32* %B_1_addr, align 4

ST_88: B_1_load_19 (7689)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7660  %B_1_load_19 = load i32* %B_1_addr_1, align 4

ST_88: A_1_load_171 (7691)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7662  %A_1_load_171 = load i32* %A_1_addr_171, align 4

ST_88: B_1_load_20 (7692)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7663  %B_1_load_20 = load i32* %B_1_addr_2, align 4

ST_88: A_1_load_172 (7698)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7669  %A_1_load_172 = load i32* %A_1_addr_172, align 4

ST_88: A_1_load_173 (7704)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7675  %A_1_load_173 = load i32* %A_1_addr_173, align 4

ST_88: A_2_load_171 (7708)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7679  %A_2_load_171 = load i32* %A_2_addr_171, align 4

ST_88: tmp_15_55_2_0_2 (7709)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7680  %tmp_15_55_2_0_2 = mul nsw i32 %A_2_load_171, %B_2_load_11

ST_88: tmp_15_55_2_1_1 (7711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7682  %tmp_15_55_2_1_1 = mul nsw i32 %A_2_load_169, %B_2_load_13

ST_88: A_2_load_172 (7712)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7683  %A_2_load_172 = load i32* %A_2_addr_172, align 4

ST_88: tmp_15_55_2_2 (7714)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7685  %tmp_15_55_2_2 = mul nsw i32 %A_2_load_167, %B_2_load_15

ST_88: A_2_load_173 (7716)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7687  %A_2_load_173 = load i32* %A_2_addr_173, align 4

ST_88: tmp1397 (7736)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7707  %tmp1397 = add i32 %tmp_15_55_2_1_1, %tmp_15_55_2_1

ST_88: tmp1396 (7737)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7708  %tmp1396 = add i32 %tmp_15_55_2_0_2, %tmp1397

ST_88: B_2_load_18 (7771)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7742  %B_2_load_18 = load i32* %B_2_addr, align 4


 <State 89>: 7.32ns
ST_89: tmp_72 (265)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:236  %tmp_72 = add i17 %tmp_14, 58

ST_89: tmp_74_cast (266)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:237  %tmp_74_cast = sext i17 %tmp_72 to i64

ST_89: A_0_addr_174 (267)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:238  %A_0_addr_174 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_74_cast

ST_89: A_1_addr_174 (821)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:792  %A_1_addr_174 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_74_cast

ST_89: A_2_addr_174 (1045)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1016  %A_2_addr_174 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_74_cast

ST_89: tmp_293 (1375)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1346  %tmp_293 = add i22 %tmp_239, 54

ST_89: tmp_295_cast (1376)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1347  %tmp_295_cast = sext i22 %tmp_293 to i64

ST_89: C_addr_54 (1377)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1348  %C_addr_54 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_295_cast

ST_89: tmp_522 (2067)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2038  %tmp_522 = add i17 %tmp_464, 58

ST_89: tmp_523_cast (2068)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2039  %tmp_523_cast = sext i17 %tmp_522 to i64

ST_89: A_0_addr_175 (2069)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2040  %A_0_addr_175 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_523_cast

ST_89: A_1_addr_175 (2623)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2594  %A_1_addr_175 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_523_cast

ST_89: A_2_addr_175 (2847)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2818  %A_2_addr_175 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_523_cast

ST_89: StgValue_5672 (7671)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7642  store i32 %result_3_54_2_2_2, i32* %C_addr_54, align 4

ST_89: tmp_15_54 (7672)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7643  %tmp_15_54 = mul nsw i32 %A_0_load_165, %B_0_load_18

ST_89: tmp_15_55_0_0_1 (7673)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7644  %tmp_15_55_0_0_1 = mul nsw i32 %A_0_load_168, %B_0_load_19

ST_89: tmp_15_55_0_0_2 (7675)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7646  %tmp_15_55_0_0_2 = mul nsw i32 %A_0_load_171, %B_0_load_20

ST_89: tmp_15_55_0_1 (7676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7647  %tmp_15_55_0_1 = mul nsw i32 %A_0_load_166, %B_0_load_21

ST_89: tmp_15_55_0_1_1 (7677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7648  %tmp_15_55_0_1_1 = mul nsw i32 %A_0_load_169, %B_0_load_22

ST_89: A_0_load_172 (7678)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7649  %A_0_load_172 = load i32* %A_0_addr_172, align 4

ST_89: tmp_15_55_0_1_2 (7679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7650  %tmp_15_55_0_1_2 = mul nsw i32 %A_0_load_172, %B_0_load_23

ST_89: B_0_load_24 (7680)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7651  %B_0_load_24 = load i32* %B_0_addr_6, align 4

ST_89: A_0_load_173 (7684)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7655  %A_0_load_173 = load i32* %A_0_addr_173, align 4

ST_89: B_1_load_19 (7689)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7660  %B_1_load_19 = load i32* %B_1_addr_1, align 4

ST_89: B_1_load_20 (7692)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7663  %B_1_load_20 = load i32* %B_1_addr_2, align 4

ST_89: B_1_load_21 (7694)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7665  %B_1_load_21 = load i32* %B_1_addr_3, align 4

ST_89: B_1_load_22 (7696)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7667  %B_1_load_22 = load i32* %B_1_addr_4, align 4

ST_89: A_1_load_172 (7698)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7669  %A_1_load_172 = load i32* %A_1_addr_172, align 4

ST_89: tmp_15_55_1_2_1 (7703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7674  %tmp_15_55_1_2_1 = mul nsw i32 %A_1_load_170, %B_1_load_16

ST_89: A_1_load_173 (7704)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7675  %A_1_load_173 = load i32* %A_1_addr_173, align 4

ST_89: tmp_15_55_1_2_2 (7705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7676  %tmp_15_55_1_2_2 = mul nsw i32 %A_1_load_173, %B_1_load_17

ST_89: A_2_load_172 (7712)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7683  %A_2_load_172 = load i32* %A_2_addr_172, align 4

ST_89: tmp_15_55_2_1_2 (7713)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7684  %tmp_15_55_2_1_2 = mul nsw i32 %A_2_load_172, %B_2_load_14

ST_89: tmp_15_55_2_2_1 (7715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7686  %tmp_15_55_2_2_1 = mul nsw i32 %A_2_load_170, %B_2_load_16

ST_89: A_2_load_173 (7716)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7687  %A_2_load_173 = load i32* %A_2_addr_173, align 4

ST_89: tmp_15_55_2_2_2 (7717)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7688  %tmp_15_55_2_2_2 = mul nsw i32 %A_2_load_173, %B_2_load_17

ST_89: tmp1379 (7718)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7689  %tmp1379 = add i32 %tmp_15_55_0_0_2, %tmp_15_54

ST_89: tmp1378 (7719)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7690  %tmp1378 = add i32 %tmp_15_55_0_0_1, %tmp1379

ST_89: tmp1381 (7720)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7691  %tmp1381 = add i32 %tmp_15_55_0_1_2, %tmp_15_55_0_1_1

ST_89: tmp1380 (7721)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7692  %tmp1380 = add i32 %tmp_15_55_0_1, %tmp1381

ST_89: tmp1377 (7722)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7693  %tmp1377 = add i32 %tmp1378, %tmp1380

ST_89: tmp1393 (7732)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7703  %tmp1393 = add i32 %tmp_15_55_1_2_2, %tmp_15_55_1_2_1

ST_89: tmp1399 (7738)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7709  %tmp1399 = add i32 %tmp_15_55_2_2, %tmp_15_55_2_1_2

ST_89: tmp1400 (7739)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7710  %tmp1400 = add i32 %tmp_15_55_2_2_2, %tmp_15_55_2_2_1

ST_89: tmp1398 (7740)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7711  %tmp1398 = add i32 %tmp1399, %tmp1400

ST_89: tmp1395 (7741)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7712  %tmp1395 = add i32 %tmp1396, %tmp1398

ST_89: A_0_load_174 (7747)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7718  %A_0_load_174 = load i32* %A_0_addr_174, align 4

ST_89: A_0_load_175 (7751)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7722  %A_0_load_175 = load i32* %A_0_addr_175, align 4

ST_89: A_1_load_174 (7759)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7730  %A_1_load_174 = load i32* %A_1_addr_174, align 4

ST_89: A_1_load_175 (7763)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7734  %A_1_load_175 = load i32* %A_1_addr_175, align 4

ST_89: B_2_load_18 (7771)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7742  %B_2_load_18 = load i32* %B_2_addr, align 4

ST_89: B_2_load_19 (7773)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7744  %B_2_load_19 = load i32* %B_2_addr_1, align 4

ST_89: A_2_load_174 (7775)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7746  %A_2_load_174 = load i32* %A_2_addr_174, align 4

ST_89: B_2_load_20 (7776)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7747  %B_2_load_20 = load i32* %B_2_addr_2, align 4

ST_89: A_2_load_175 (7782)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7753  %A_2_load_175 = load i32* %A_2_addr_175, align 4


 <State 90>: 7.32ns
ST_90: tmp_73 (268)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:239  %tmp_73 = add i17 %tmp_14, 59

ST_90: tmp_75_cast (269)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:240  %tmp_75_cast = sext i17 %tmp_73 to i64

ST_90: A_0_addr_177 (270)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:241  %A_0_addr_177 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_75_cast

ST_90: A_1_addr_177 (822)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:793  %A_1_addr_177 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_75_cast

ST_90: A_2_addr_177 (1046)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1017  %A_2_addr_177 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_75_cast

ST_90: tmp_748 (3201)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3172  %tmp_748 = add i17 %tmp_690, 58

ST_90: tmp_749_cast (3202)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3173  %tmp_749_cast = sext i17 %tmp_748 to i64

ST_90: A_0_addr_176 (3203)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3174  %A_0_addr_176 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_749_cast

ST_90: A_1_addr_176 (3757)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3728  %A_1_addr_176 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_749_cast

ST_90: A_2_addr_176 (3981)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3952  %A_2_addr_176 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_749_cast

ST_90: StgValue_5724 (7671)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7642  store i32 %result_3_54_2_2_2, i32* %C_addr_54, align 4

ST_90: B_0_load_24 (7680)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7651  %B_0_load_24 = load i32* %B_0_addr_6, align 4

ST_90: B_0_load_25 (7682)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7653  %B_0_load_25 = load i32* %B_0_addr_7, align 4

ST_90: B_0_load_26 (7685)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7656  %B_0_load_26 = load i32* %B_0_addr_8, align 4

ST_90: tmp_15_55_1 (7688)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7659  %tmp_15_55_1 = mul nsw i32 %A_1_load_165, %B_1_load_18

ST_90: tmp_15_55_1_0_1 (7690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7661  %tmp_15_55_1_0_1 = mul nsw i32 %A_1_load_168, %B_1_load_19

ST_90: tmp_15_55_1_0_2 (7693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7664  %tmp_15_55_1_0_2 = mul nsw i32 %A_1_load_171, %B_1_load_20

ST_90: B_1_load_21 (7694)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7665  %B_1_load_21 = load i32* %B_1_addr_3, align 4

ST_90: tmp_15_55_1_1 (7695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7666  %tmp_15_55_1_1 = mul nsw i32 %A_1_load_166, %B_1_load_21

ST_90: B_1_load_22 (7696)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7667  %B_1_load_22 = load i32* %B_1_addr_4, align 4

ST_90: B_1_load_23 (7699)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7670  %B_1_load_23 = load i32* %B_1_addr_5, align 4

ST_90: B_1_load_24 (7701)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7672  %B_1_load_24 = load i32* %B_1_addr_6, align 4

ST_90: tmp1386 (7725)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7696  %tmp1386 = add i32 %tmp_15_55_1_0_1, %tmp_15_55_1

ST_90: tmp1387 (7726)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7697  %tmp1387 = add i32 %tmp_15_55_1_1, %tmp_15_55_1_0_2

ST_90: tmp1385 (7727)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7698  %tmp1385 = add i32 %tmp1386, %tmp1387

ST_90: tmp_15_55 (7745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7716  %tmp_15_55 = mul nsw i32 %A_0_load_168, %B_0_load_18

ST_90: tmp_15_56_0_0_1 (7746)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7717  %tmp_15_56_0_0_1 = mul nsw i32 %A_0_load_171, %B_0_load_19

ST_90: A_0_load_174 (7747)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7718  %A_0_load_174 = load i32* %A_0_addr_174, align 4

ST_90: tmp_15_56_0_0_2 (7748)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7719  %tmp_15_56_0_0_2 = mul nsw i32 %A_0_load_174, %B_0_load_20

ST_90: tmp_15_56_0_1 (7749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7720  %tmp_15_56_0_1 = mul nsw i32 %A_0_load_169, %B_0_load_21

ST_90: tmp_15_56_0_1_1 (7750)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7721  %tmp_15_56_0_1_1 = mul nsw i32 %A_0_load_172, %B_0_load_22

ST_90: A_0_load_175 (7751)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7722  %A_0_load_175 = load i32* %A_0_addr_175, align 4

ST_90: tmp_15_56_0_1_2 (7752)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7723  %tmp_15_56_0_1_2 = mul nsw i32 %A_0_load_175, %B_0_load_23

ST_90: A_0_load_176 (7755)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7726  %A_0_load_176 = load i32* %A_0_addr_176, align 4

ST_90: A_1_load_174 (7759)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7730  %A_1_load_174 = load i32* %A_1_addr_174, align 4

ST_90: A_1_load_175 (7763)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7734  %A_1_load_175 = load i32* %A_1_addr_175, align 4

ST_90: A_1_load_176 (7768)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7739  %A_1_load_176 = load i32* %A_1_addr_176, align 4

ST_90: B_2_load_19 (7773)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7744  %B_2_load_19 = load i32* %B_2_addr_1, align 4

ST_90: A_2_load_174 (7775)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7746  %A_2_load_174 = load i32* %A_2_addr_174, align 4

ST_90: B_2_load_20 (7776)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7747  %B_2_load_20 = load i32* %B_2_addr_2, align 4

ST_90: B_2_load_21 (7778)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7749  %B_2_load_21 = load i32* %B_2_addr_3, align 4

ST_90: B_2_load_22 (7780)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7751  %B_2_load_22 = load i32* %B_2_addr_4, align 4

ST_90: A_2_load_175 (7782)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7753  %A_2_load_175 = load i32* %A_2_addr_175, align 4

ST_90: A_2_load_176 (7789)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7760  %A_2_load_176 = load i32* %A_2_addr_176, align 4

ST_90: tmp1404 (7792)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7763  %tmp1404 = add i32 %tmp_15_56_0_0_2, %tmp_15_55

ST_90: tmp1403 (7793)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7764  %tmp1403 = add i32 %tmp_15_56_0_0_1, %tmp1404

ST_90: tmp1406 (7794)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7765  %tmp1406 = add i32 %tmp_15_56_0_1_2, %tmp_15_56_0_1_1

ST_90: tmp1405 (7795)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7766  %tmp1405 = add i32 %tmp_15_56_0_1, %tmp1406

ST_90: tmp1402 (7796)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7767  %tmp1402 = add i32 %tmp1403, %tmp1405

ST_90: A_0_load_177 (7821)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7792  %A_0_load_177 = load i32* %A_0_addr_177, align 4

ST_90: A_1_load_177 (7833)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7804  %A_1_load_177 = load i32* %A_1_addr_177, align 4

ST_90: A_2_load_177 (7845)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7816  %A_2_load_177 = load i32* %A_2_addr_177, align 4


 <State 91>: 7.45ns
ST_91: tmp_523 (2070)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2041  %tmp_523 = add i17 %tmp_464, 59

ST_91: tmp_524_cast (2071)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2042  %tmp_524_cast = sext i17 %tmp_523 to i64

ST_91: A_0_addr_178 (2072)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2043  %A_0_addr_178 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_524_cast

ST_91: A_1_addr_178 (2624)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2595  %A_1_addr_178 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_524_cast

ST_91: A_2_addr_178 (2848)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2819  %A_2_addr_178 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_524_cast

ST_91: tmp_749 (3204)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3175  %tmp_749 = add i17 %tmp_690, 59

ST_91: tmp_750_cast (3205)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3176  %tmp_750_cast = sext i17 %tmp_749 to i64

ST_91: A_0_addr_179 (3206)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3177  %A_0_addr_179 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_750_cast

ST_91: A_1_addr_179 (3758)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3729  %A_1_addr_179 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_750_cast

ST_91: A_2_addr_179 (3982)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3953  %A_2_addr_179 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_750_cast

ST_91: tmp_15_55_0_2 (7681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7652  %tmp_15_55_0_2 = mul nsw i32 %A_0_load_167, %B_0_load_24

ST_91: B_0_load_25 (7682)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7653  %B_0_load_25 = load i32* %B_0_addr_7, align 4

ST_91: tmp_15_55_0_2_1 (7683)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7654  %tmp_15_55_0_2_1 = mul nsw i32 %A_0_load_170, %B_0_load_25

ST_91: B_0_load_26 (7685)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7656  %B_0_load_26 = load i32* %B_0_addr_8, align 4

ST_91: tmp_15_55_0_2_2 (7686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7657  %tmp_15_55_0_2_2 = mul nsw i32 %A_0_load_173, %B_0_load_26

ST_91: tmp_15_55_1_1_1 (7697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7668  %tmp_15_55_1_1_1 = mul nsw i32 %A_1_load_169, %B_1_load_22

ST_91: B_1_load_23 (7699)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7670  %B_1_load_23 = load i32* %B_1_addr_5, align 4

ST_91: tmp_15_55_1_1_2 (7700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7671  %tmp_15_55_1_1_2 = mul nsw i32 %A_1_load_172, %B_1_load_23

ST_91: B_1_load_24 (7701)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7672  %B_1_load_24 = load i32* %B_1_addr_6, align 4

ST_91: tmp_15_55_1_2 (7702)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7673  %tmp_15_55_1_2 = mul nsw i32 %A_1_load_167, %B_1_load_24

ST_91: tmp1384 (7723)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7694  %tmp1384 = add i32 %tmp_15_55_0_2_2, %tmp_15_55_0_2_1

ST_91: tmp1383 (7724)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7695  %tmp1383 = add i32 %tmp_15_55_0_2, %tmp1384

ST_91: tmp1382 (7728)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7699  %tmp1382 = add i32 %tmp1383, %tmp1385

ST_91: tmp1376 (7729)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7700  %tmp1376 = add i32 %tmp1377, %tmp1382

ST_91: tmp1391 (7730)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7701  %tmp1391 = add i32 %tmp_15_55_1_2, %tmp_15_55_1_1_2

ST_91: tmp1390 (7731)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7702  %tmp1390 = add i32 %tmp_15_55_1_1_1, %tmp1391

ST_91: tmp1392 (7734)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7705  %tmp1392 = add i32 %tmp1393, %tmp1394

ST_91: tmp1389 (7735)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7706  %tmp1389 = add i32 %tmp1390, %tmp1392

ST_91: tmp1388 (7742)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7713  %tmp1388 = add i32 %tmp1389, %tmp1395

ST_91: result_3_55_2_2_2 (7743)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7714  %result_3_55_2_2_2 = add nsw i32 %tmp1376, %tmp1388

ST_91: tmp_15_56_0_2 (7753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7724  %tmp_15_56_0_2 = mul nsw i32 %A_0_load_170, %B_0_load_24

ST_91: tmp_15_56_0_2_1 (7754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7725  %tmp_15_56_0_2_1 = mul nsw i32 %A_0_load_173, %B_0_load_25

ST_91: A_0_load_176 (7755)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7726  %A_0_load_176 = load i32* %A_0_addr_176, align 4

ST_91: tmp_15_56_0_2_2 (7756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7727  %tmp_15_56_0_2_2 = mul nsw i32 %A_0_load_176, %B_0_load_26

ST_91: tmp_15_56_1 (7757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7728  %tmp_15_56_1 = mul nsw i32 %A_1_load_168, %B_1_load_18

ST_91: tmp_15_56_1_0_1 (7758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7729  %tmp_15_56_1_0_1 = mul nsw i32 %A_1_load_171, %B_1_load_19

ST_91: tmp_15_56_1_0_2 (7760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7731  %tmp_15_56_1_0_2 = mul nsw i32 %A_1_load_174, %B_1_load_20

ST_91: tmp_15_56_1_1 (7761)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7732  %tmp_15_56_1_1 = mul nsw i32 %A_1_load_169, %B_1_load_21

ST_91: tmp_15_56_1_1_1 (7762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7733  %tmp_15_56_1_1_1 = mul nsw i32 %A_1_load_172, %B_1_load_22

ST_91: tmp_15_56_1_1_2 (7764)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7735  %tmp_15_56_1_1_2 = mul nsw i32 %A_1_load_175, %B_1_load_23

ST_91: tmp_15_56_1_2 (7765)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7736  %tmp_15_56_1_2 = mul nsw i32 %A_1_load_170, %B_1_load_24

ST_91: A_1_load_176 (7768)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7739  %A_1_load_176 = load i32* %A_1_addr_176, align 4

ST_91: B_2_load_21 (7778)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7749  %B_2_load_21 = load i32* %B_2_addr_3, align 4

ST_91: B_2_load_22 (7780)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7751  %B_2_load_22 = load i32* %B_2_addr_4, align 4

ST_91: B_2_load_23 (7783)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7754  %B_2_load_23 = load i32* %B_2_addr_5, align 4

ST_91: B_2_load_24 (7785)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7756  %B_2_load_24 = load i32* %B_2_addr_6, align 4

ST_91: A_2_load_176 (7789)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7760  %A_2_load_176 = load i32* %A_2_addr_176, align 4

ST_91: tmp1409 (7797)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7768  %tmp1409 = add i32 %tmp_15_56_0_2_2, %tmp_15_56_0_2_1

ST_91: tmp1408 (7798)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7769  %tmp1408 = add i32 %tmp_15_56_0_2, %tmp1409

ST_91: tmp1411 (7799)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7770  %tmp1411 = add i32 %tmp_15_56_1_0_1, %tmp_15_56_1

ST_91: tmp1412 (7800)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7771  %tmp1412 = add i32 %tmp_15_56_1_1, %tmp_15_56_1_0_2

ST_91: tmp1410 (7801)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7772  %tmp1410 = add i32 %tmp1411, %tmp1412

ST_91: tmp1407 (7802)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7773  %tmp1407 = add i32 %tmp1408, %tmp1410

ST_91: tmp1401 (7803)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7774  %tmp1401 = add i32 %tmp1402, %tmp1407

ST_91: tmp1416 (7804)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7775  %tmp1416 = add i32 %tmp_15_56_1_2, %tmp_15_56_1_1_2

ST_91: tmp1415 (7805)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7776  %tmp1415 = add i32 %tmp_15_56_1_1_1, %tmp1416

ST_91: tmp_15_56 (7819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7790  %tmp_15_56 = mul nsw i32 %A_0_load_171, %B_0_load_18

ST_91: tmp_15_57_0_0_1 (7820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7791  %tmp_15_57_0_0_1 = mul nsw i32 %A_0_load_174, %B_0_load_19

ST_91: A_0_load_177 (7821)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7792  %A_0_load_177 = load i32* %A_0_addr_177, align 4

ST_91: tmp_15_57_0_0_2 (7822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7793  %tmp_15_57_0_0_2 = mul nsw i32 %A_0_load_177, %B_0_load_20

ST_91: A_0_load_178 (7825)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7796  %A_0_load_178 = load i32* %A_0_addr_178, align 4

ST_91: A_0_load_179 (7829)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7800  %A_0_load_179 = load i32* %A_0_addr_179, align 4

ST_91: tmp_15_57_1 (7831)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7802  %tmp_15_57_1 = mul nsw i32 %A_1_load_171, %B_1_load_18

ST_91: tmp_15_57_1_0_1 (7832)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7803  %tmp_15_57_1_0_1 = mul nsw i32 %A_1_load_174, %B_1_load_19

ST_91: A_1_load_177 (7833)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7804  %A_1_load_177 = load i32* %A_1_addr_177, align 4

ST_91: tmp_15_57_1_0_2 (7834)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7805  %tmp_15_57_1_0_2 = mul nsw i32 %A_1_load_177, %B_1_load_20

ST_91: tmp_15_57_1_1 (7835)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7806  %tmp_15_57_1_1 = mul nsw i32 %A_1_load_172, %B_1_load_21

ST_91: A_1_load_178 (7837)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7808  %A_1_load_178 = load i32* %A_1_addr_178, align 4

ST_91: A_1_load_179 (7841)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7812  %A_1_load_179 = load i32* %A_1_addr_179, align 4

ST_91: A_2_load_177 (7845)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7816  %A_2_load_177 = load i32* %A_2_addr_177, align 4

ST_91: A_2_load_178 (7849)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7820  %A_2_load_178 = load i32* %A_2_addr_178, align 4

ST_91: A_2_load_179 (7853)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7824  %A_2_load_179 = load i32* %A_2_addr_179, align 4

ST_91: tmp1429 (7855)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7826  %tmp1429 = add i32 %tmp_15_57_0_0_2, %tmp_15_56

ST_91: tmp1428 (7856)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7827  %tmp1428 = add i32 %tmp_15_57_0_0_1, %tmp1429

ST_91: tmp1436 (7862)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7833  %tmp1436 = add i32 %tmp_15_57_1_0_1, %tmp_15_57_1

ST_91: tmp1437 (7863)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7834  %tmp1437 = add i32 %tmp_15_57_1_1, %tmp_15_57_1_0_2

ST_91: tmp1435 (7864)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7835  %tmp1435 = add i32 %tmp1436, %tmp1437


 <State 92>: 7.77ns
ST_92: tmp_74 (271)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:242  %tmp_74 = add i17 %tmp_14, 60

ST_92: tmp_76_cast (272)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:243  %tmp_76_cast = sext i17 %tmp_74 to i64

ST_92: A_0_addr_180 (273)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:244  %A_0_addr_180 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_76_cast

ST_92: A_1_addr_180 (823)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:794  %A_1_addr_180 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_76_cast

ST_92: A_2_addr_180 (1047)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1018  %A_2_addr_180 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_76_cast

ST_92: tmp_294 (1378)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1349  %tmp_294 = add i22 %tmp_239, 55

ST_92: tmp_296_cast (1379)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1350  %tmp_296_cast = sext i22 %tmp_294 to i64

ST_92: C_addr_55 (1380)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1351  %C_addr_55 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_296_cast

ST_92: tmp_524 (2073)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2044  %tmp_524 = add i17 %tmp_464, 60

ST_92: tmp_525_cast (2074)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2045  %tmp_525_cast = sext i17 %tmp_524 to i64

ST_92: A_0_addr_181 (2075)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2046  %A_0_addr_181 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_525_cast

ST_92: A_1_addr_181 (2625)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2596  %A_1_addr_181 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_525_cast

ST_92: A_2_addr_181 (2849)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2820  %A_2_addr_181 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_525_cast

ST_92: StgValue_5856 (7744)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7715  store i32 %result_3_55_2_2_2, i32* %C_addr_55, align 4

ST_92: B_1_load_25 (7766)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7737  %B_1_load_25 = load i32* %B_1_addr_7, align 4

ST_92: B_1_load_26 (7769)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7740  %B_1_load_26 = load i32* %B_1_addr_8, align 4

ST_92: B_2_load_23 (7783)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7754  %B_2_load_23 = load i32* %B_2_addr_5, align 4

ST_92: B_2_load_24 (7785)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7756  %B_2_load_24 = load i32* %B_2_addr_6, align 4

ST_92: B_2_load_25 (7787)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7758  %B_2_load_25 = load i32* %B_2_addr_7, align 4

ST_92: B_2_load_26 (7790)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7761  %B_2_load_26 = load i32* %B_2_addr_8, align 4

ST_92: tmp_15_57_0_1 (7823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7794  %tmp_15_57_0_1 = mul nsw i32 %A_0_load_172, %B_0_load_21

ST_92: tmp_15_57_0_1_1 (7824)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7795  %tmp_15_57_0_1_1 = mul nsw i32 %A_0_load_175, %B_0_load_22

ST_92: A_0_load_178 (7825)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7796  %A_0_load_178 = load i32* %A_0_addr_178, align 4

ST_92: tmp_15_57_0_1_2 (7826)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7797  %tmp_15_57_0_1_2 = mul nsw i32 %A_0_load_178, %B_0_load_23

ST_92: tmp_15_57_0_2 (7827)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7798  %tmp_15_57_0_2 = mul nsw i32 %A_0_load_173, %B_0_load_24

ST_92: tmp_15_57_0_2_1 (7828)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7799  %tmp_15_57_0_2_1 = mul nsw i32 %A_0_load_176, %B_0_load_25

ST_92: A_0_load_179 (7829)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7800  %A_0_load_179 = load i32* %A_0_addr_179, align 4

ST_92: tmp_15_57_0_2_2 (7830)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7801  %tmp_15_57_0_2_2 = mul nsw i32 %A_0_load_179, %B_0_load_26

ST_92: A_1_load_178 (7837)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7808  %A_1_load_178 = load i32* %A_1_addr_178, align 4

ST_92: A_1_load_179 (7841)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7812  %A_1_load_179 = load i32* %A_1_addr_179, align 4

ST_92: A_2_load_178 (7849)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7820  %A_2_load_178 = load i32* %A_2_addr_178, align 4

ST_92: A_2_load_179 (7853)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7824  %A_2_load_179 = load i32* %A_2_addr_179, align 4

ST_92: tmp1431 (7857)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7828  %tmp1431 = add i32 %tmp_15_57_0_1_2, %tmp_15_57_0_1_1

ST_92: tmp1430 (7858)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7829  %tmp1430 = add i32 %tmp_15_57_0_1, %tmp1431

ST_92: tmp1427 (7859)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7830  %tmp1427 = add i32 %tmp1428, %tmp1430

ST_92: tmp1434 (7860)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7831  %tmp1434 = add i32 %tmp_15_57_0_2_2, %tmp_15_57_0_2_1

ST_92: tmp1433 (7861)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7832  %tmp1433 = add i32 %tmp_15_57_0_2, %tmp1434

ST_92: tmp1432 (7865)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7836  %tmp1432 = add i32 %tmp1433, %tmp1435

ST_92: tmp1426 (7866)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7837  %tmp1426 = add i32 %tmp1427, %tmp1432

ST_92: A_0_load_180 (7884)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7855  %A_0_load_180 = load i32* %A_0_addr_180, align 4

ST_92: A_0_load_181 (7888)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7859  %A_0_load_181 = load i32* %A_0_addr_181, align 4

ST_92: A_1_load_180 (7896)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7867  %A_1_load_180 = load i32* %A_1_addr_180, align 4

ST_92: A_1_load_181 (7900)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7871  %A_1_load_181 = load i32* %A_1_addr_181, align 4

ST_92: A_2_load_180 (7908)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7879  %A_2_load_180 = load i32* %A_2_addr_180, align 4

ST_92: A_2_load_181 (7912)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7883  %A_2_load_181 = load i32* %A_2_addr_181, align 4


 <State 93>: 8.21ns
ST_93: tmp_75 (274)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:245  %tmp_75 = add i17 %tmp_14, 61

ST_93: tmp_77_cast (275)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:246  %tmp_77_cast = sext i17 %tmp_75 to i64

ST_93: A_0_addr_183 (276)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:247  %A_0_addr_183 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_77_cast

ST_93: A_1_addr_183 (824)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:795  %A_1_addr_183 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_77_cast

ST_93: A_2_addr_183 (1048)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1019  %A_2_addr_183 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_77_cast

ST_93: tmp_750 (3207)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3178  %tmp_750 = add i17 %tmp_690, 60

ST_93: tmp_751_cast (3208)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3179  %tmp_751_cast = sext i17 %tmp_750 to i64

ST_93: A_0_addr_182 (3209)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3180  %A_0_addr_182 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_751_cast

ST_93: A_1_addr_182 (3759)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3730  %A_1_addr_182 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_751_cast

ST_93: A_2_addr_182 (3983)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3954  %A_2_addr_182 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_751_cast

ST_93: StgValue_5898 (7744)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7715  store i32 %result_3_55_2_2_2, i32* %C_addr_55, align 4

ST_93: B_1_load_25 (7766)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7737  %B_1_load_25 = load i32* %B_1_addr_7, align 4

ST_93: tmp_15_56_1_2_1 (7767)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7738  %tmp_15_56_1_2_1 = mul nsw i32 %A_1_load_173, %B_1_load_25

ST_93: B_1_load_26 (7769)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7740  %B_1_load_26 = load i32* %B_1_addr_8, align 4

ST_93: tmp_15_56_1_2_2 (7770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7741  %tmp_15_56_1_2_2 = mul nsw i32 %A_1_load_176, %B_1_load_26

ST_93: tmp_15_56_2 (7772)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7743  %tmp_15_56_2 = mul nsw i32 %A_2_load_168, %B_2_load_18

ST_93: tmp_15_56_2_0_1 (7774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7745  %tmp_15_56_2_0_1 = mul nsw i32 %A_2_load_171, %B_2_load_19

ST_93: tmp_15_56_2_0_2 (7777)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7748  %tmp_15_56_2_0_2 = mul nsw i32 %A_2_load_174, %B_2_load_20

ST_93: tmp_15_56_2_1 (7779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7750  %tmp_15_56_2_1 = mul nsw i32 %A_2_load_169, %B_2_load_21

ST_93: tmp_15_56_2_1_1 (7781)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7752  %tmp_15_56_2_1_1 = mul nsw i32 %A_2_load_172, %B_2_load_22

ST_93: tmp_15_56_2_1_2 (7784)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7755  %tmp_15_56_2_1_2 = mul nsw i32 %A_2_load_175, %B_2_load_23

ST_93: tmp_15_56_2_2 (7786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7757  %tmp_15_56_2_2 = mul nsw i32 %A_2_load_170, %B_2_load_24

ST_93: B_2_load_25 (7787)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7758  %B_2_load_25 = load i32* %B_2_addr_7, align 4

ST_93: tmp_15_56_2_2_1 (7788)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7759  %tmp_15_56_2_2_1 = mul nsw i32 %A_2_load_173, %B_2_load_25

ST_93: B_2_load_26 (7790)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7761  %B_2_load_26 = load i32* %B_2_addr_8, align 4

ST_93: tmp_15_56_2_2_2 (7791)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7762  %tmp_15_56_2_2_2 = mul nsw i32 %A_2_load_176, %B_2_load_26

ST_93: tmp1418 (7806)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7777  %tmp1418 = add i32 %tmp_15_56_1_2_2, %tmp_15_56_1_2_1

ST_93: tmp1419 (7807)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7778  %tmp1419 = add i32 %tmp_15_56_2_0_1, %tmp_15_56_2

ST_93: tmp1417 (7808)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7779  %tmp1417 = add i32 %tmp1418, %tmp1419

ST_93: tmp1414 (7809)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7780  %tmp1414 = add i32 %tmp1415, %tmp1417

ST_93: tmp1422 (7810)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7781  %tmp1422 = add i32 %tmp_15_56_2_1_1, %tmp_15_56_2_1

ST_93: tmp1421 (7811)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7782  %tmp1421 = add i32 %tmp_15_56_2_0_2, %tmp1422

ST_93: tmp1424 (7812)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7783  %tmp1424 = add i32 %tmp_15_56_2_2, %tmp_15_56_2_1_2

ST_93: tmp1425 (7813)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7784  %tmp1425 = add i32 %tmp_15_56_2_2_2, %tmp_15_56_2_2_1

ST_93: tmp1423 (7814)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7785  %tmp1423 = add i32 %tmp1424, %tmp1425

ST_93: tmp1420 (7815)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7786  %tmp1420 = add i32 %tmp1421, %tmp1423

ST_93: tmp1413 (7816)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7787  %tmp1413 = add i32 %tmp1414, %tmp1420

ST_93: result_3_56_2_2_2 (7817)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7788  %result_3_56_2_2_2 = add nsw i32 %tmp1401, %tmp1413

ST_93: tmp_15_57_1_1_1 (7836)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7807  %tmp_15_57_1_1_1 = mul nsw i32 %A_1_load_175, %B_1_load_22

ST_93: tmp_15_57_1_1_2 (7838)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7809  %tmp_15_57_1_1_2 = mul nsw i32 %A_1_load_178, %B_1_load_23

ST_93: tmp_15_57_1_2 (7839)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7810  %tmp_15_57_1_2 = mul nsw i32 %A_1_load_173, %B_1_load_24

ST_93: tmp_15_57_1_2_1 (7840)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7811  %tmp_15_57_1_2_1 = mul nsw i32 %A_1_load_176, %B_1_load_25

ST_93: tmp_15_57_1_2_2 (7842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7813  %tmp_15_57_1_2_2 = mul nsw i32 %A_1_load_179, %B_1_load_26

ST_93: tmp_15_57_2 (7843)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7814  %tmp_15_57_2 = mul nsw i32 %A_2_load_171, %B_2_load_18

ST_93: tmp_15_57_2_0_1 (7844)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7815  %tmp_15_57_2_0_1 = mul nsw i32 %A_2_load_174, %B_2_load_19

ST_93: tmp_15_57_2_0_2 (7846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7817  %tmp_15_57_2_0_2 = mul nsw i32 %A_2_load_177, %B_2_load_20

ST_93: tmp_15_57_2_1 (7847)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7818  %tmp_15_57_2_1 = mul nsw i32 %A_2_load_172, %B_2_load_21

ST_93: tmp_15_57_2_1_1 (7848)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7819  %tmp_15_57_2_1_1 = mul nsw i32 %A_2_load_175, %B_2_load_22

ST_93: tmp_15_57_2_1_2 (7850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7821  %tmp_15_57_2_1_2 = mul nsw i32 %A_2_load_178, %B_2_load_23

ST_93: tmp_15_57_2_2 (7851)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7822  %tmp_15_57_2_2 = mul nsw i32 %A_2_load_173, %B_2_load_24

ST_93: tmp_15_57_2_2_1 (7852)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7823  %tmp_15_57_2_2_1 = mul nsw i32 %A_2_load_176, %B_2_load_25

ST_93: tmp_15_57_2_2_2 (7854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7825  %tmp_15_57_2_2_2 = mul nsw i32 %A_2_load_179, %B_2_load_26

ST_93: tmp1441 (7867)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7838  %tmp1441 = add i32 %tmp_15_57_1_2, %tmp_15_57_1_1_2

ST_93: tmp1440 (7868)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7839  %tmp1440 = add i32 %tmp_15_57_1_1_1, %tmp1441

ST_93: tmp1443 (7869)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7840  %tmp1443 = add i32 %tmp_15_57_1_2_2, %tmp_15_57_1_2_1

ST_93: tmp1444 (7870)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7841  %tmp1444 = add i32 %tmp_15_57_2_0_1, %tmp_15_57_2

ST_93: tmp1442 (7871)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7842  %tmp1442 = add i32 %tmp1443, %tmp1444

ST_93: tmp1439 (7872)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7843  %tmp1439 = add i32 %tmp1440, %tmp1442

ST_93: tmp1447 (7873)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7844  %tmp1447 = add i32 %tmp_15_57_2_1_1, %tmp_15_57_2_1

ST_93: tmp1446 (7874)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7845  %tmp1446 = add i32 %tmp_15_57_2_0_2, %tmp1447

ST_93: tmp1449 (7875)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7846  %tmp1449 = add i32 %tmp_15_57_2_2, %tmp_15_57_2_1_2

ST_93: tmp1450 (7876)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7847  %tmp1450 = add i32 %tmp_15_57_2_2_2, %tmp_15_57_2_2_1

ST_93: tmp1448 (7877)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7848  %tmp1448 = add i32 %tmp1449, %tmp1450

ST_93: tmp1445 (7878)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7849  %tmp1445 = add i32 %tmp1446, %tmp1448

ST_93: tmp1438 (7879)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7850  %tmp1438 = add i32 %tmp1439, %tmp1445

ST_93: result_3_57_2_2_2 (7880)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7851  %result_3_57_2_2_2 = add nsw i32 %tmp1426, %tmp1438

ST_93: tmp_15_57 (7882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7853  %tmp_15_57 = mul nsw i32 %A_0_load_174, %B_0_load_18

ST_93: tmp_15_58_0_0_1 (7883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7854  %tmp_15_58_0_0_1 = mul nsw i32 %A_0_load_177, %B_0_load_19

ST_93: A_0_load_180 (7884)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7855  %A_0_load_180 = load i32* %A_0_addr_180, align 4

ST_93: tmp_15_58_0_0_2 (7885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7856  %tmp_15_58_0_0_2 = mul nsw i32 %A_0_load_180, %B_0_load_20

ST_93: tmp_15_58_0_1 (7886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7857  %tmp_15_58_0_1 = mul nsw i32 %A_0_load_175, %B_0_load_21

ST_93: tmp_15_58_0_1_1 (7887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7858  %tmp_15_58_0_1_1 = mul nsw i32 %A_0_load_178, %B_0_load_22

ST_93: A_0_load_181 (7888)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7859  %A_0_load_181 = load i32* %A_0_addr_181, align 4

ST_93: tmp_15_58_0_1_2 (7889)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7860  %tmp_15_58_0_1_2 = mul nsw i32 %A_0_load_181, %B_0_load_23

ST_93: A_0_load_182 (7892)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7863  %A_0_load_182 = load i32* %A_0_addr_182, align 4

ST_93: tmp_15_58_1 (7894)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7865  %tmp_15_58_1 = mul nsw i32 %A_1_load_174, %B_1_load_18

ST_93: tmp_15_58_1_0_1 (7895)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7866  %tmp_15_58_1_0_1 = mul nsw i32 %A_1_load_177, %B_1_load_19

ST_93: A_1_load_180 (7896)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7867  %A_1_load_180 = load i32* %A_1_addr_180, align 4

ST_93: tmp_15_58_1_0_2 (7897)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7868  %tmp_15_58_1_0_2 = mul nsw i32 %A_1_load_180, %B_1_load_20

ST_93: tmp_15_58_1_1 (7898)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7869  %tmp_15_58_1_1 = mul nsw i32 %A_1_load_175, %B_1_load_21

ST_93: A_1_load_181 (7900)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7871  %A_1_load_181 = load i32* %A_1_addr_181, align 4

ST_93: A_1_load_182 (7904)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7875  %A_1_load_182 = load i32* %A_1_addr_182, align 4

ST_93: A_2_load_180 (7908)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7879  %A_2_load_180 = load i32* %A_2_addr_180, align 4

ST_93: A_2_load_181 (7912)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7883  %A_2_load_181 = load i32* %A_2_addr_181, align 4

ST_93: A_2_load_182 (7916)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7887  %A_2_load_182 = load i32* %A_2_addr_182, align 4

ST_93: tmp1454 (7918)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7889  %tmp1454 = add i32 %tmp_15_58_0_0_2, %tmp_15_57

ST_93: tmp1453 (7919)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7890  %tmp1453 = add i32 %tmp_15_58_0_0_1, %tmp1454

ST_93: tmp1456 (7920)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7891  %tmp1456 = add i32 %tmp_15_58_0_1_2, %tmp_15_58_0_1_1

ST_93: tmp1455 (7921)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7892  %tmp1455 = add i32 %tmp_15_58_0_1, %tmp1456

ST_93: tmp1452 (7922)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7893  %tmp1452 = add i32 %tmp1453, %tmp1455

ST_93: tmp1461 (7925)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7896  %tmp1461 = add i32 %tmp_15_58_1_0_1, %tmp_15_58_1

ST_93: tmp1462 (7926)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7897  %tmp1462 = add i32 %tmp_15_58_1_1, %tmp_15_58_1_0_2

ST_93: tmp1460 (7927)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7898  %tmp1460 = add i32 %tmp1461, %tmp1462

ST_93: A_0_load_183 (7947)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7918  %A_0_load_183 = load i32* %A_0_addr_183, align 4

ST_93: tmp_15_59_1 (7957)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7928  %tmp_15_59_1 = mul nsw i32 %A_1_load_177, %B_1_load_18

ST_93: tmp_15_59_1_0_1 (7958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7929  %tmp_15_59_1_0_1 = mul nsw i32 %A_1_load_180, %B_1_load_19

ST_93: A_1_load_183 (7959)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7930  %A_1_load_183 = load i32* %A_1_addr_183, align 4

ST_93: A_2_load_183 (7971)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7942  %A_2_load_183 = load i32* %A_2_addr_183, align 4

ST_93: tmp1486 (7988)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7959  %tmp1486 = add i32 %tmp_15_59_1_0_1, %tmp_15_59_1

ST_93: tmp_15_60_1 (8020)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7991  %tmp_15_60_1 = mul nsw i32 %A_1_load_180, %B_1_load_18


 <State 94>: 8.21ns
ST_94: tmp_295 (1381)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1352  %tmp_295 = add i22 %tmp_239, 56

ST_94: tmp_297_cast (1382)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1353  %tmp_297_cast = sext i22 %tmp_295 to i64

ST_94: C_addr_56 (1383)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1354  %C_addr_56 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_297_cast

ST_94: tmp_296 (1384)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1355  %tmp_296 = add i22 %tmp_239, 57

ST_94: tmp_298_cast (1385)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1356  %tmp_298_cast = sext i22 %tmp_296 to i64

ST_94: C_addr_57 (1386)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1357  %C_addr_57 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_298_cast

ST_94: tmp_525 (2076)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2047  %tmp_525 = add i17 %tmp_464, 61

ST_94: tmp_526_cast (2077)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2048  %tmp_526_cast = sext i17 %tmp_525 to i64

ST_94: A_0_addr_184 (2078)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2049  %A_0_addr_184 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_526_cast

ST_94: A_1_addr_184 (2626)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2597  %A_1_addr_184 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_526_cast

ST_94: A_2_addr_184 (2850)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2821  %A_2_addr_184 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_526_cast

ST_94: tmp_751 (3210)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3181  %tmp_751 = add i17 %tmp_690, 61

ST_94: tmp_752_cast (3211)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3182  %tmp_752_cast = sext i17 %tmp_751 to i64

ST_94: A_0_addr_185 (3212)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3183  %A_0_addr_185 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_752_cast

ST_94: A_1_addr_185 (3760)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3731  %A_1_addr_185 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_752_cast

ST_94: A_2_addr_185 (3984)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3955  %A_2_addr_185 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_752_cast

ST_94: StgValue_6004 (7818)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7789  store i32 %result_3_56_2_2_2, i32* %C_addr_56, align 4

ST_94: StgValue_6005 (7881)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7852  store i32 %result_3_57_2_2_2, i32* %C_addr_57, align 4

ST_94: tmp_15_58_0_2 (7890)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7861  %tmp_15_58_0_2 = mul nsw i32 %A_0_load_176, %B_0_load_24

ST_94: tmp_15_58_0_2_1 (7891)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7862  %tmp_15_58_0_2_1 = mul nsw i32 %A_0_load_179, %B_0_load_25

ST_94: A_0_load_182 (7892)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7863  %A_0_load_182 = load i32* %A_0_addr_182, align 4

ST_94: tmp_15_58_0_2_2 (7893)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7864  %tmp_15_58_0_2_2 = mul nsw i32 %A_0_load_182, %B_0_load_26

ST_94: tmp_15_58_1_1_1 (7899)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7870  %tmp_15_58_1_1_1 = mul nsw i32 %A_1_load_178, %B_1_load_22

ST_94: tmp_15_58_1_1_2 (7901)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7872  %tmp_15_58_1_1_2 = mul nsw i32 %A_1_load_181, %B_1_load_23

ST_94: tmp_15_58_1_2 (7902)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7873  %tmp_15_58_1_2 = mul nsw i32 %A_1_load_176, %B_1_load_24

ST_94: tmp_15_58_1_2_1 (7903)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7874  %tmp_15_58_1_2_1 = mul nsw i32 %A_1_load_179, %B_1_load_25

ST_94: A_1_load_182 (7904)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7875  %A_1_load_182 = load i32* %A_1_addr_182, align 4

ST_94: tmp_15_58_1_2_2 (7905)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7876  %tmp_15_58_1_2_2 = mul nsw i32 %A_1_load_182, %B_1_load_26

ST_94: tmp_15_58_2 (7906)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7877  %tmp_15_58_2 = mul nsw i32 %A_2_load_174, %B_2_load_18

ST_94: tmp_15_58_2_0_1 (7907)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7878  %tmp_15_58_2_0_1 = mul nsw i32 %A_2_load_177, %B_2_load_19

ST_94: tmp_15_58_2_0_2 (7909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7880  %tmp_15_58_2_0_2 = mul nsw i32 %A_2_load_180, %B_2_load_20

ST_94: tmp_15_58_2_1 (7910)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7881  %tmp_15_58_2_1 = mul nsw i32 %A_2_load_175, %B_2_load_21

ST_94: tmp_15_58_2_1_1 (7911)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7882  %tmp_15_58_2_1_1 = mul nsw i32 %A_2_load_178, %B_2_load_22

ST_94: tmp_15_58_2_1_2 (7913)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7884  %tmp_15_58_2_1_2 = mul nsw i32 %A_2_load_181, %B_2_load_23

ST_94: tmp_15_58_2_2 (7914)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7885  %tmp_15_58_2_2 = mul nsw i32 %A_2_load_176, %B_2_load_24

ST_94: tmp_15_58_2_2_1 (7915)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7886  %tmp_15_58_2_2_1 = mul nsw i32 %A_2_load_179, %B_2_load_25

ST_94: A_2_load_182 (7916)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7887  %A_2_load_182 = load i32* %A_2_addr_182, align 4

ST_94: tmp_15_58_2_2_2 (7917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7888  %tmp_15_58_2_2_2 = mul nsw i32 %A_2_load_182, %B_2_load_26

ST_94: tmp1459 (7923)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7894  %tmp1459 = add i32 %tmp_15_58_0_2_2, %tmp_15_58_0_2_1

ST_94: tmp1458 (7924)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7895  %tmp1458 = add i32 %tmp_15_58_0_2, %tmp1459

ST_94: tmp1457 (7928)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7899  %tmp1457 = add i32 %tmp1458, %tmp1460

ST_94: tmp1451 (7929)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7900  %tmp1451 = add i32 %tmp1452, %tmp1457

ST_94: tmp1466 (7930)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7901  %tmp1466 = add i32 %tmp_15_58_1_2, %tmp_15_58_1_1_2

ST_94: tmp1465 (7931)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7902  %tmp1465 = add i32 %tmp_15_58_1_1_1, %tmp1466

ST_94: tmp1468 (7932)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7903  %tmp1468 = add i32 %tmp_15_58_1_2_2, %tmp_15_58_1_2_1

ST_94: tmp1469 (7933)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7904  %tmp1469 = add i32 %tmp_15_58_2_0_1, %tmp_15_58_2

ST_94: tmp1467 (7934)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7905  %tmp1467 = add i32 %tmp1468, %tmp1469

ST_94: tmp1464 (7935)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7906  %tmp1464 = add i32 %tmp1465, %tmp1467

ST_94: tmp1472 (7936)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7907  %tmp1472 = add i32 %tmp_15_58_2_1_1, %tmp_15_58_2_1

ST_94: tmp1471 (7937)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7908  %tmp1471 = add i32 %tmp_15_58_2_0_2, %tmp1472

ST_94: tmp1474 (7938)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7909  %tmp1474 = add i32 %tmp_15_58_2_2, %tmp_15_58_2_1_2

ST_94: tmp1475 (7939)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7910  %tmp1475 = add i32 %tmp_15_58_2_2_2, %tmp_15_58_2_2_1

ST_94: tmp1473 (7940)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7911  %tmp1473 = add i32 %tmp1474, %tmp1475

ST_94: tmp1470 (7941)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7912  %tmp1470 = add i32 %tmp1471, %tmp1473

ST_94: tmp1463 (7942)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7913  %tmp1463 = add i32 %tmp1464, %tmp1470

ST_94: result_3_58_2_2_2 (7943)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7914  %result_3_58_2_2_2 = add nsw i32 %tmp1451, %tmp1463

ST_94: A_0_load_183 (7947)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7918  %A_0_load_183 = load i32* %A_0_addr_183, align 4

ST_94: A_0_load_184 (7951)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7922  %A_0_load_184 = load i32* %A_0_addr_184, align 4

ST_94: A_0_load_185 (7955)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7926  %A_0_load_185 = load i32* %A_0_addr_185, align 4

ST_94: A_1_load_183 (7959)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7930  %A_1_load_183 = load i32* %A_1_addr_183, align 4

ST_94: tmp_15_59_1_0_2 (7960)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7931  %tmp_15_59_1_0_2 = mul nsw i32 %A_1_load_183, %B_1_load_20

ST_94: tmp_15_59_1_1 (7961)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7932  %tmp_15_59_1_1 = mul nsw i32 %A_1_load_178, %B_1_load_21

ST_94: A_1_load_184 (7963)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7934  %A_1_load_184 = load i32* %A_1_addr_184, align 4

ST_94: A_1_load_185 (7967)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7938  %A_1_load_185 = load i32* %A_1_addr_185, align 4

ST_94: A_2_load_183 (7971)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7942  %A_2_load_183 = load i32* %A_2_addr_183, align 4

ST_94: A_2_load_184 (7975)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7946  %A_2_load_184 = load i32* %A_2_addr_184, align 4

ST_94: A_2_load_185 (7979)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7950  %A_2_load_185 = load i32* %A_2_addr_185, align 4

ST_94: tmp1487 (7989)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7960  %tmp1487 = add i32 %tmp_15_59_1_1, %tmp_15_59_1_0_2

ST_94: tmp1485 (7990)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7961  %tmp1485 = add i32 %tmp1486, %tmp1487


 <State 95>: 8.21ns
ST_95: tmp_76 (277)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:248  %tmp_76 = add i17 %tmp_14, 62

ST_95: tmp_78_cast (278)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:249  %tmp_78_cast = sext i17 %tmp_76 to i64

ST_95: A_0_addr_186 (279)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:250  %A_0_addr_186 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_78_cast

ST_95: A_1_addr_186 (825)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:796  %A_1_addr_186 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_78_cast

ST_95: A_2_addr_186 (1049)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1020  %A_2_addr_186 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_78_cast

ST_95: tmp_297 (1387)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1358  %tmp_297 = add i22 %tmp_239, 58

ST_95: tmp_299_cast (1388)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1359  %tmp_299_cast = sext i22 %tmp_297 to i64

ST_95: C_addr_58 (1389)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1360  %C_addr_58 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_299_cast

ST_95: tmp_526 (2079)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2050  %tmp_526 = add i17 %tmp_464, 62

ST_95: tmp_527_cast (2080)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2051  %tmp_527_cast = sext i17 %tmp_526 to i64

ST_95: A_0_addr_187 (2081)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2052  %A_0_addr_187 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_527_cast

ST_95: A_1_addr_187 (2627)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2598  %A_1_addr_187 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_527_cast

ST_95: A_2_addr_187 (2851)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2822  %A_2_addr_187 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_527_cast

ST_95: StgValue_6070 (7818)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7789  store i32 %result_3_56_2_2_2, i32* %C_addr_56, align 4

ST_95: StgValue_6071 (7881)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7852  store i32 %result_3_57_2_2_2, i32* %C_addr_57, align 4

ST_95: StgValue_6072 (7944)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7915  store i32 %result_3_58_2_2_2, i32* %C_addr_58, align 4

ST_95: tmp_15_58 (7945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7916  %tmp_15_58 = mul nsw i32 %A_0_load_177, %B_0_load_18

ST_95: tmp_15_59_0_0_1 (7946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7917  %tmp_15_59_0_0_1 = mul nsw i32 %A_0_load_180, %B_0_load_19

ST_95: tmp_15_59_0_0_2 (7948)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7919  %tmp_15_59_0_0_2 = mul nsw i32 %A_0_load_183, %B_0_load_20

ST_95: tmp_15_59_0_1 (7949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7920  %tmp_15_59_0_1 = mul nsw i32 %A_0_load_178, %B_0_load_21

ST_95: tmp_15_59_0_1_1 (7950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7921  %tmp_15_59_0_1_1 = mul nsw i32 %A_0_load_181, %B_0_load_22

ST_95: A_0_load_184 (7951)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7922  %A_0_load_184 = load i32* %A_0_addr_184, align 4

ST_95: tmp_15_59_0_1_2 (7952)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7923  %tmp_15_59_0_1_2 = mul nsw i32 %A_0_load_184, %B_0_load_23

ST_95: tmp_15_59_0_2 (7953)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7924  %tmp_15_59_0_2 = mul nsw i32 %A_0_load_179, %B_0_load_24

ST_95: tmp_15_59_0_2_1 (7954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7925  %tmp_15_59_0_2_1 = mul nsw i32 %A_0_load_182, %B_0_load_25

ST_95: A_0_load_185 (7955)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7926  %A_0_load_185 = load i32* %A_0_addr_185, align 4

ST_95: tmp_15_59_0_2_2 (7956)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7927  %tmp_15_59_0_2_2 = mul nsw i32 %A_0_load_185, %B_0_load_26

ST_95: tmp_15_59_1_1_1 (7962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7933  %tmp_15_59_1_1_1 = mul nsw i32 %A_1_load_181, %B_1_load_22

ST_95: A_1_load_184 (7963)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7934  %A_1_load_184 = load i32* %A_1_addr_184, align 4

ST_95: tmp_15_59_1_1_2 (7964)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7935  %tmp_15_59_1_1_2 = mul nsw i32 %A_1_load_184, %B_1_load_23

ST_95: tmp_15_59_1_2 (7965)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7936  %tmp_15_59_1_2 = mul nsw i32 %A_1_load_179, %B_1_load_24

ST_95: tmp_15_59_1_2_1 (7966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7937  %tmp_15_59_1_2_1 = mul nsw i32 %A_1_load_182, %B_1_load_25

ST_95: A_1_load_185 (7967)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7938  %A_1_load_185 = load i32* %A_1_addr_185, align 4

ST_95: tmp_15_59_1_2_2 (7968)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7939  %tmp_15_59_1_2_2 = mul nsw i32 %A_1_load_185, %B_1_load_26

ST_95: tmp_15_59_2 (7969)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7940  %tmp_15_59_2 = mul nsw i32 %A_2_load_177, %B_2_load_18

ST_95: tmp_15_59_2_0_1 (7970)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7941  %tmp_15_59_2_0_1 = mul nsw i32 %A_2_load_180, %B_2_load_19

ST_95: tmp_15_59_2_0_2 (7972)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7943  %tmp_15_59_2_0_2 = mul nsw i32 %A_2_load_183, %B_2_load_20

ST_95: tmp_15_59_2_1 (7973)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7944  %tmp_15_59_2_1 = mul nsw i32 %A_2_load_178, %B_2_load_21

ST_95: tmp_15_59_2_1_1 (7974)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7945  %tmp_15_59_2_1_1 = mul nsw i32 %A_2_load_181, %B_2_load_22

ST_95: A_2_load_184 (7975)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7946  %A_2_load_184 = load i32* %A_2_addr_184, align 4

ST_95: tmp_15_59_2_1_2 (7976)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7947  %tmp_15_59_2_1_2 = mul nsw i32 %A_2_load_184, %B_2_load_23

ST_95: tmp_15_59_2_2 (7977)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7948  %tmp_15_59_2_2 = mul nsw i32 %A_2_load_179, %B_2_load_24

ST_95: tmp_15_59_2_2_1 (7978)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7949  %tmp_15_59_2_2_1 = mul nsw i32 %A_2_load_182, %B_2_load_25

ST_95: A_2_load_185 (7979)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7950  %A_2_load_185 = load i32* %A_2_addr_185, align 4

ST_95: tmp_15_59_2_2_2 (7980)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7951  %tmp_15_59_2_2_2 = mul nsw i32 %A_2_load_185, %B_2_load_26

ST_95: tmp1479 (7981)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7952  %tmp1479 = add i32 %tmp_15_59_0_0_2, %tmp_15_58

ST_95: tmp1478 (7982)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7953  %tmp1478 = add i32 %tmp_15_59_0_0_1, %tmp1479

ST_95: tmp1481 (7983)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7954  %tmp1481 = add i32 %tmp_15_59_0_1_2, %tmp_15_59_0_1_1

ST_95: tmp1480 (7984)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7955  %tmp1480 = add i32 %tmp_15_59_0_1, %tmp1481

ST_95: tmp1477 (7985)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7956  %tmp1477 = add i32 %tmp1478, %tmp1480

ST_95: tmp1484 (7986)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7957  %tmp1484 = add i32 %tmp_15_59_0_2_2, %tmp_15_59_0_2_1

ST_95: tmp1483 (7987)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7958  %tmp1483 = add i32 %tmp_15_59_0_2, %tmp1484

ST_95: tmp1482 (7991)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7962  %tmp1482 = add i32 %tmp1483, %tmp1485

ST_95: tmp1476 (7992)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7963  %tmp1476 = add i32 %tmp1477, %tmp1482

ST_95: tmp1491 (7993)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7964  %tmp1491 = add i32 %tmp_15_59_1_2, %tmp_15_59_1_1_2

ST_95: tmp1490 (7994)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7965  %tmp1490 = add i32 %tmp_15_59_1_1_1, %tmp1491

ST_95: tmp1493 (7995)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7966  %tmp1493 = add i32 %tmp_15_59_1_2_2, %tmp_15_59_1_2_1

ST_95: tmp1494 (7996)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7967  %tmp1494 = add i32 %tmp_15_59_2_0_1, %tmp_15_59_2

ST_95: tmp1492 (7997)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7968  %tmp1492 = add i32 %tmp1493, %tmp1494

ST_95: tmp1489 (7998)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7969  %tmp1489 = add i32 %tmp1490, %tmp1492

ST_95: tmp1497 (7999)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7970  %tmp1497 = add i32 %tmp_15_59_2_1_1, %tmp_15_59_2_1

ST_95: tmp1496 (8000)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7971  %tmp1496 = add i32 %tmp_15_59_2_0_2, %tmp1497

ST_95: tmp1499 (8001)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7972  %tmp1499 = add i32 %tmp_15_59_2_2, %tmp_15_59_2_1_2

ST_95: tmp1500 (8002)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7973  %tmp1500 = add i32 %tmp_15_59_2_2_2, %tmp_15_59_2_2_1

ST_95: tmp1498 (8003)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7974  %tmp1498 = add i32 %tmp1499, %tmp1500

ST_95: tmp1495 (8004)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7975  %tmp1495 = add i32 %tmp1496, %tmp1498

ST_95: tmp1488 (8005)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7976  %tmp1488 = add i32 %tmp1489, %tmp1495

ST_95: result_3_59_2_2_2 (8006)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7977  %result_3_59_2_2_2 = add nsw i32 %tmp1476, %tmp1488

ST_95: A_0_load_186 (8010)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7981  %A_0_load_186 = load i32* %A_0_addr_186, align 4

ST_95: tmp_15_60_0_1 (8012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7983  %tmp_15_60_0_1 = mul nsw i32 %A_0_load_181, %B_0_load_21

ST_95: A_0_load_187 (8014)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7985  %A_0_load_187 = load i32* %A_0_addr_187, align 4

ST_95: A_1_load_186 (8022)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7993  %A_1_load_186 = load i32* %A_1_addr_186, align 4

ST_95: A_1_load_187 (8026)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7997  %A_1_load_187 = load i32* %A_1_addr_187, align 4

ST_95: A_2_load_186 (8034)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8005  %A_2_load_186 = load i32* %A_2_addr_186, align 4

ST_95: A_2_load_187 (8038)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8009  %A_2_load_187 = load i32* %A_2_addr_187, align 4


 <State 96>: 7.32ns
ST_96: tmp_77 (280)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:251  %tmp_77 = add i17 %tmp_14, 63

ST_96: tmp_79_cast (281)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:252  %tmp_79_cast = sext i17 %tmp_77 to i64

ST_96: A_0_addr_189 (282)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:253  %A_0_addr_189 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_79_cast

ST_96: A_1_addr_189 (826)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:797  %A_1_addr_189 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_79_cast

ST_96: A_2_addr_189 (1050)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1021  %A_2_addr_189 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_79_cast

ST_96: tmp_298 (1390)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1361  %tmp_298 = add i22 %tmp_239, 59

ST_96: tmp_300_cast (1391)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1362  %tmp_300_cast = sext i22 %tmp_298 to i64

ST_96: C_addr_59 (1392)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1363  %C_addr_59 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_300_cast

ST_96: tmp_752 (3213)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3184  %tmp_752 = add i17 %tmp_690, 62

ST_96: tmp_753_cast (3214)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3185  %tmp_753_cast = sext i17 %tmp_752 to i64

ST_96: A_0_addr_188 (3215)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3186  %A_0_addr_188 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_753_cast

ST_96: A_1_addr_188 (3761)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3732  %A_1_addr_188 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_753_cast

ST_96: A_2_addr_188 (3985)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3956  %A_2_addr_188 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_753_cast

ST_96: StgValue_6145 (7944)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7915  store i32 %result_3_58_2_2_2, i32* %C_addr_58, align 4

ST_96: StgValue_6146 (8007)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7978  store i32 %result_3_59_2_2_2, i32* %C_addr_59, align 4

ST_96: tmp_15_59 (8008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7979  %tmp_15_59 = mul nsw i32 %A_0_load_180, %B_0_load_18

ST_96: tmp_15_60_0_0_1 (8009)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7980  %tmp_15_60_0_0_1 = mul nsw i32 %A_0_load_183, %B_0_load_19

ST_96: A_0_load_186 (8010)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7981  %A_0_load_186 = load i32* %A_0_addr_186, align 4

ST_96: tmp_15_60_0_0_2 (8011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7982  %tmp_15_60_0_0_2 = mul nsw i32 %A_0_load_186, %B_0_load_20

ST_96: tmp_15_60_0_1_1 (8013)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7984  %tmp_15_60_0_1_1 = mul nsw i32 %A_0_load_184, %B_0_load_22

ST_96: A_0_load_187 (8014)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7985  %A_0_load_187 = load i32* %A_0_addr_187, align 4

ST_96: tmp_15_60_0_1_2 (8015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7986  %tmp_15_60_0_1_2 = mul nsw i32 %A_0_load_187, %B_0_load_23

ST_96: A_0_load_188 (8018)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7989  %A_0_load_188 = load i32* %A_0_addr_188, align 4

ST_96: tmp_15_60_1_0_1 (8021)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7992  %tmp_15_60_1_0_1 = mul nsw i32 %A_1_load_183, %B_1_load_19

ST_96: A_1_load_186 (8022)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7993  %A_1_load_186 = load i32* %A_1_addr_186, align 4

ST_96: tmp_15_60_1_0_2 (8023)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7994  %tmp_15_60_1_0_2 = mul nsw i32 %A_1_load_186, %B_1_load_20

ST_96: tmp_15_60_1_1 (8024)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7995  %tmp_15_60_1_1 = mul nsw i32 %A_1_load_181, %B_1_load_21

ST_96: A_1_load_187 (8026)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7997  %A_1_load_187 = load i32* %A_1_addr_187, align 4

ST_96: A_1_load_188 (8030)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8001  %A_1_load_188 = load i32* %A_1_addr_188, align 4

ST_96: A_2_load_186 (8034)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8005  %A_2_load_186 = load i32* %A_2_addr_186, align 4

ST_96: A_2_load_187 (8038)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8009  %A_2_load_187 = load i32* %A_2_addr_187, align 4

ST_96: A_2_load_188 (8042)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8013  %A_2_load_188 = load i32* %A_2_addr_188, align 4

ST_96: tmp1504 (8044)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8015  %tmp1504 = add i32 %tmp_15_60_0_0_2, %tmp_15_59

ST_96: tmp1503 (8045)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8016  %tmp1503 = add i32 %tmp_15_60_0_0_1, %tmp1504

ST_96: tmp1506 (8046)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8017  %tmp1506 = add i32 %tmp_15_60_0_1_2, %tmp_15_60_0_1_1

ST_96: tmp1505 (8047)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8018  %tmp1505 = add i32 %tmp_15_60_0_1, %tmp1506

ST_96: tmp1502 (8048)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8019  %tmp1502 = add i32 %tmp1503, %tmp1505

ST_96: tmp1511 (8051)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8022  %tmp1511 = add i32 %tmp_15_60_1_0_1, %tmp_15_60_1

ST_96: tmp1512 (8052)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8023  %tmp1512 = add i32 %tmp_15_60_1_1, %tmp_15_60_1_0_2

ST_96: tmp1510 (8053)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8024  %tmp1510 = add i32 %tmp1511, %tmp1512

ST_96: A_0_load_189 (8073)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8044  %A_0_load_189 = load i32* %A_0_addr_189, align 4

ST_96: tmp_15_61_1 (8083)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8054  %tmp_15_61_1 = mul nsw i32 %A_1_load_183, %B_1_load_18

ST_96: tmp_15_61_1_0_1 (8084)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8055  %tmp_15_61_1_0_1 = mul nsw i32 %A_1_load_186, %B_1_load_19

ST_96: A_1_load_189 (8085)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8056  %A_1_load_189 = load i32* %A_1_addr_189, align 4

ST_96: A_2_load_189 (8097)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8068  %A_2_load_189 = load i32* %A_2_addr_189, align 4

ST_96: tmp1536 (8114)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8085  %tmp1536 = add i32 %tmp_15_61_1_0_1, %tmp_15_61_1


 <State 97>: 8.21ns
ST_97: tmp_527 (2082)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2053  %tmp_527 = add i17 %tmp_464, 63

ST_97: tmp_528_cast (2083)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2054  %tmp_528_cast = sext i17 %tmp_527 to i64

ST_97: A_0_addr_190 (2084)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2055  %A_0_addr_190 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_528_cast

ST_97: A_1_addr_190 (2628)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2599  %A_1_addr_190 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_528_cast

ST_97: A_2_addr_190 (2852)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2823  %A_2_addr_190 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_528_cast

ST_97: tmp_753 (3216)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3187  %tmp_753 = add i17 %tmp_690, 63

ST_97: tmp_754_cast (3217)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3188  %tmp_754_cast = sext i17 %tmp_753 to i64

ST_97: A_0_addr_191 (3218)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3189  %A_0_addr_191 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_754_cast

ST_97: A_1_addr_191 (3762)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3733  %A_1_addr_191 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_754_cast

ST_97: A_2_addr_191 (3986)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3957  %A_2_addr_191 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_754_cast

ST_97: StgValue_6188 (8007)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:7978  store i32 %result_3_59_2_2_2, i32* %C_addr_59, align 4

ST_97: tmp_15_60_0_2 (8016)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7987  %tmp_15_60_0_2 = mul nsw i32 %A_0_load_182, %B_0_load_24

ST_97: tmp_15_60_0_2_1 (8017)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7988  %tmp_15_60_0_2_1 = mul nsw i32 %A_0_load_185, %B_0_load_25

ST_97: A_0_load_188 (8018)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7989  %A_0_load_188 = load i32* %A_0_addr_188, align 4

ST_97: tmp_15_60_0_2_2 (8019)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7990  %tmp_15_60_0_2_2 = mul nsw i32 %A_0_load_188, %B_0_load_26

ST_97: tmp_15_60_1_1_1 (8025)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7996  %tmp_15_60_1_1_1 = mul nsw i32 %A_1_load_184, %B_1_load_22

ST_97: tmp_15_60_1_1_2 (8027)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7998  %tmp_15_60_1_1_2 = mul nsw i32 %A_1_load_187, %B_1_load_23

ST_97: tmp_15_60_1_2 (8028)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:7999  %tmp_15_60_1_2 = mul nsw i32 %A_1_load_182, %B_1_load_24

ST_97: tmp_15_60_1_2_1 (8029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8000  %tmp_15_60_1_2_1 = mul nsw i32 %A_1_load_185, %B_1_load_25

ST_97: A_1_load_188 (8030)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8001  %A_1_load_188 = load i32* %A_1_addr_188, align 4

ST_97: tmp_15_60_1_2_2 (8031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8002  %tmp_15_60_1_2_2 = mul nsw i32 %A_1_load_188, %B_1_load_26

ST_97: tmp_15_60_2 (8032)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8003  %tmp_15_60_2 = mul nsw i32 %A_2_load_180, %B_2_load_18

ST_97: tmp_15_60_2_0_1 (8033)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8004  %tmp_15_60_2_0_1 = mul nsw i32 %A_2_load_183, %B_2_load_19

ST_97: tmp_15_60_2_0_2 (8035)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8006  %tmp_15_60_2_0_2 = mul nsw i32 %A_2_load_186, %B_2_load_20

ST_97: tmp_15_60_2_1 (8036)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8007  %tmp_15_60_2_1 = mul nsw i32 %A_2_load_181, %B_2_load_21

ST_97: tmp_15_60_2_1_1 (8037)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8008  %tmp_15_60_2_1_1 = mul nsw i32 %A_2_load_184, %B_2_load_22

ST_97: tmp_15_60_2_1_2 (8039)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8010  %tmp_15_60_2_1_2 = mul nsw i32 %A_2_load_187, %B_2_load_23

ST_97: tmp_15_60_2_2 (8040)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8011  %tmp_15_60_2_2 = mul nsw i32 %A_2_load_182, %B_2_load_24

ST_97: tmp_15_60_2_2_1 (8041)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8012  %tmp_15_60_2_2_1 = mul nsw i32 %A_2_load_185, %B_2_load_25

ST_97: A_2_load_188 (8042)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8013  %A_2_load_188 = load i32* %A_2_addr_188, align 4

ST_97: tmp_15_60_2_2_2 (8043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8014  %tmp_15_60_2_2_2 = mul nsw i32 %A_2_load_188, %B_2_load_26

ST_97: tmp1509 (8049)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8020  %tmp1509 = add i32 %tmp_15_60_0_2_2, %tmp_15_60_0_2_1

ST_97: tmp1508 (8050)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8021  %tmp1508 = add i32 %tmp_15_60_0_2, %tmp1509

ST_97: tmp1507 (8054)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8025  %tmp1507 = add i32 %tmp1508, %tmp1510

ST_97: tmp1501 (8055)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8026  %tmp1501 = add i32 %tmp1502, %tmp1507

ST_97: tmp1516 (8056)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8027  %tmp1516 = add i32 %tmp_15_60_1_2, %tmp_15_60_1_1_2

ST_97: tmp1515 (8057)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8028  %tmp1515 = add i32 %tmp_15_60_1_1_1, %tmp1516

ST_97: tmp1518 (8058)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8029  %tmp1518 = add i32 %tmp_15_60_1_2_2, %tmp_15_60_1_2_1

ST_97: tmp1519 (8059)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8030  %tmp1519 = add i32 %tmp_15_60_2_0_1, %tmp_15_60_2

ST_97: tmp1517 (8060)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8031  %tmp1517 = add i32 %tmp1518, %tmp1519

ST_97: tmp1514 (8061)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8032  %tmp1514 = add i32 %tmp1515, %tmp1517

ST_97: tmp1522 (8062)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8033  %tmp1522 = add i32 %tmp_15_60_2_1_1, %tmp_15_60_2_1

ST_97: tmp1521 (8063)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8034  %tmp1521 = add i32 %tmp_15_60_2_0_2, %tmp1522

ST_97: tmp1524 (8064)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8035  %tmp1524 = add i32 %tmp_15_60_2_2, %tmp_15_60_2_1_2

ST_97: tmp1525 (8065)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8036  %tmp1525 = add i32 %tmp_15_60_2_2_2, %tmp_15_60_2_2_1

ST_97: tmp1523 (8066)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8037  %tmp1523 = add i32 %tmp1524, %tmp1525

ST_97: tmp1520 (8067)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8038  %tmp1520 = add i32 %tmp1521, %tmp1523

ST_97: tmp1513 (8068)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8039  %tmp1513 = add i32 %tmp1514, %tmp1520

ST_97: result_3_60_2_2_2 (8069)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8040  %result_3_60_2_2_2 = add nsw i32 %tmp1501, %tmp1513

ST_97: A_0_load_189 (8073)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8044  %A_0_load_189 = load i32* %A_0_addr_189, align 4

ST_97: A_0_load_190 (8077)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8048  %A_0_load_190 = load i32* %A_0_addr_190, align 4

ST_97: A_0_load_191 (8081)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8052  %A_0_load_191 = load i32* %A_0_addr_191, align 4

ST_97: A_1_load_189 (8085)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8056  %A_1_load_189 = load i32* %A_1_addr_189, align 4

ST_97: tmp_15_61_1_0_2 (8086)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8057  %tmp_15_61_1_0_2 = mul nsw i32 %A_1_load_189, %B_1_load_20

ST_97: tmp_15_61_1_1 (8087)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8058  %tmp_15_61_1_1 = mul nsw i32 %A_1_load_184, %B_1_load_21

ST_97: A_1_load_190 (8089)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8060  %A_1_load_190 = load i32* %A_1_addr_190, align 4

ST_97: A_1_load_191 (8093)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8064  %A_1_load_191 = load i32* %A_1_addr_191, align 4

ST_97: tmp_15_61_2 (8095)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8066  %tmp_15_61_2 = mul nsw i32 %A_2_load_183, %B_2_load_18

ST_97: tmp_15_61_2_0_1 (8096)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8067  %tmp_15_61_2_0_1 = mul nsw i32 %A_2_load_186, %B_2_load_19

ST_97: A_2_load_189 (8097)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8068  %A_2_load_189 = load i32* %A_2_addr_189, align 4

ST_97: A_2_load_190 (8101)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8072  %A_2_load_190 = load i32* %A_2_addr_190, align 4

ST_97: A_2_load_191 (8105)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8076  %A_2_load_191 = load i32* %A_2_addr_191, align 4

ST_97: tmp1537 (8115)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8086  %tmp1537 = add i32 %tmp_15_61_1_1, %tmp_15_61_1_0_2

ST_97: tmp1535 (8116)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8087  %tmp1535 = add i32 %tmp1536, %tmp1537

ST_97: tmp1544 (8122)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8093  %tmp1544 = add i32 %tmp_15_61_2_0_1, %tmp_15_61_2


 <State 98>: 8.21ns
ST_98: tmp_78 (283)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:254  %tmp_78 = add i17 %tmp_14, 64

ST_98: tmp_80_cast (284)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:255  %tmp_80_cast = sext i17 %tmp_78 to i64

ST_98: A_0_addr_192 (285)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:256  %A_0_addr_192 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_80_cast

ST_98: A_1_addr_192 (827)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:798  %A_1_addr_192 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_80_cast

ST_98: A_2_addr_192 (1051)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1022  %A_2_addr_192 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_80_cast

ST_98: tmp_299 (1393)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1364  %tmp_299 = add i22 %tmp_239, 60

ST_98: tmp_301_cast (1394)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1365  %tmp_301_cast = sext i22 %tmp_299 to i64

ST_98: C_addr_60 (1395)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1366  %C_addr_60 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_301_cast

ST_98: tmp_528 (2085)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2056  %tmp_528 = add i17 %tmp_464, 64

ST_98: tmp_529_cast (2086)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2057  %tmp_529_cast = sext i17 %tmp_528 to i64

ST_98: A_0_addr_193 (2087)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2058  %A_0_addr_193 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_529_cast

ST_98: A_1_addr_193 (2629)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2600  %A_1_addr_193 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_529_cast

ST_98: A_2_addr_193 (2853)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2824  %A_2_addr_193 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_529_cast

ST_98: StgValue_6256 (8070)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8041  store i32 %result_3_60_2_2_2, i32* %C_addr_60, align 4

ST_98: tmp_15_60 (8071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8042  %tmp_15_60 = mul nsw i32 %A_0_load_183, %B_0_load_18

ST_98: tmp_15_61_0_0_1 (8072)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8043  %tmp_15_61_0_0_1 = mul nsw i32 %A_0_load_186, %B_0_load_19

ST_98: tmp_15_61_0_0_2 (8074)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8045  %tmp_15_61_0_0_2 = mul nsw i32 %A_0_load_189, %B_0_load_20

ST_98: tmp_15_61_0_1 (8075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8046  %tmp_15_61_0_1 = mul nsw i32 %A_0_load_184, %B_0_load_21

ST_98: tmp_15_61_0_1_1 (8076)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8047  %tmp_15_61_0_1_1 = mul nsw i32 %A_0_load_187, %B_0_load_22

ST_98: A_0_load_190 (8077)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8048  %A_0_load_190 = load i32* %A_0_addr_190, align 4

ST_98: tmp_15_61_0_1_2 (8078)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8049  %tmp_15_61_0_1_2 = mul nsw i32 %A_0_load_190, %B_0_load_23

ST_98: tmp_15_61_0_2 (8079)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8050  %tmp_15_61_0_2 = mul nsw i32 %A_0_load_185, %B_0_load_24

ST_98: tmp_15_61_0_2_1 (8080)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8051  %tmp_15_61_0_2_1 = mul nsw i32 %A_0_load_188, %B_0_load_25

ST_98: A_0_load_191 (8081)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8052  %A_0_load_191 = load i32* %A_0_addr_191, align 4

ST_98: tmp_15_61_0_2_2 (8082)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8053  %tmp_15_61_0_2_2 = mul nsw i32 %A_0_load_191, %B_0_load_26

ST_98: tmp_15_61_1_1_1 (8088)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8059  %tmp_15_61_1_1_1 = mul nsw i32 %A_1_load_187, %B_1_load_22

ST_98: A_1_load_190 (8089)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8060  %A_1_load_190 = load i32* %A_1_addr_190, align 4

ST_98: tmp_15_61_1_1_2 (8090)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8061  %tmp_15_61_1_1_2 = mul nsw i32 %A_1_load_190, %B_1_load_23

ST_98: tmp_15_61_1_2 (8091)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8062  %tmp_15_61_1_2 = mul nsw i32 %A_1_load_185, %B_1_load_24

ST_98: tmp_15_61_1_2_1 (8092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8063  %tmp_15_61_1_2_1 = mul nsw i32 %A_1_load_188, %B_1_load_25

ST_98: A_1_load_191 (8093)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8064  %A_1_load_191 = load i32* %A_1_addr_191, align 4

ST_98: tmp_15_61_1_2_2 (8094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8065  %tmp_15_61_1_2_2 = mul nsw i32 %A_1_load_191, %B_1_load_26

ST_98: tmp_15_61_2_0_2 (8098)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8069  %tmp_15_61_2_0_2 = mul nsw i32 %A_2_load_189, %B_2_load_20

ST_98: tmp_15_61_2_1 (8099)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8070  %tmp_15_61_2_1 = mul nsw i32 %A_2_load_184, %B_2_load_21

ST_98: tmp_15_61_2_1_1 (8100)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8071  %tmp_15_61_2_1_1 = mul nsw i32 %A_2_load_187, %B_2_load_22

ST_98: A_2_load_190 (8101)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8072  %A_2_load_190 = load i32* %A_2_addr_190, align 4

ST_98: tmp_15_61_2_1_2 (8102)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8073  %tmp_15_61_2_1_2 = mul nsw i32 %A_2_load_190, %B_2_load_23

ST_98: tmp_15_61_2_2 (8103)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8074  %tmp_15_61_2_2 = mul nsw i32 %A_2_load_185, %B_2_load_24

ST_98: tmp_15_61_2_2_1 (8104)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8075  %tmp_15_61_2_2_1 = mul nsw i32 %A_2_load_188, %B_2_load_25

ST_98: A_2_load_191 (8105)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8076  %A_2_load_191 = load i32* %A_2_addr_191, align 4

ST_98: tmp_15_61_2_2_2 (8106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8077  %tmp_15_61_2_2_2 = mul nsw i32 %A_2_load_191, %B_2_load_26

ST_98: tmp1529 (8107)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8078  %tmp1529 = add i32 %tmp_15_61_0_0_2, %tmp_15_60

ST_98: tmp1528 (8108)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8079  %tmp1528 = add i32 %tmp_15_61_0_0_1, %tmp1529

ST_98: tmp1531 (8109)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8080  %tmp1531 = add i32 %tmp_15_61_0_1_2, %tmp_15_61_0_1_1

ST_98: tmp1530 (8110)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8081  %tmp1530 = add i32 %tmp_15_61_0_1, %tmp1531

ST_98: tmp1527 (8111)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8082  %tmp1527 = add i32 %tmp1528, %tmp1530

ST_98: tmp1534 (8112)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8083  %tmp1534 = add i32 %tmp_15_61_0_2_2, %tmp_15_61_0_2_1

ST_98: tmp1533 (8113)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8084  %tmp1533 = add i32 %tmp_15_61_0_2, %tmp1534

ST_98: tmp1532 (8117)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8088  %tmp1532 = add i32 %tmp1533, %tmp1535

ST_98: tmp1526 (8118)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8089  %tmp1526 = add i32 %tmp1527, %tmp1532

ST_98: tmp1541 (8119)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8090  %tmp1541 = add i32 %tmp_15_61_1_2, %tmp_15_61_1_1_2

ST_98: tmp1540 (8120)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8091  %tmp1540 = add i32 %tmp_15_61_1_1_1, %tmp1541

ST_98: tmp1543 (8121)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8092  %tmp1543 = add i32 %tmp_15_61_1_2_2, %tmp_15_61_1_2_1

ST_98: tmp1542 (8123)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8094  %tmp1542 = add i32 %tmp1543, %tmp1544

ST_98: tmp1539 (8124)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8095  %tmp1539 = add i32 %tmp1540, %tmp1542

ST_98: tmp1547 (8125)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8096  %tmp1547 = add i32 %tmp_15_61_2_1_1, %tmp_15_61_2_1

ST_98: tmp1546 (8126)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8097  %tmp1546 = add i32 %tmp_15_61_2_0_2, %tmp1547

ST_98: tmp1549 (8127)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8098  %tmp1549 = add i32 %tmp_15_61_2_2, %tmp_15_61_2_1_2

ST_98: tmp1550 (8128)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8099  %tmp1550 = add i32 %tmp_15_61_2_2_2, %tmp_15_61_2_2_1

ST_98: tmp1548 (8129)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8100  %tmp1548 = add i32 %tmp1549, %tmp1550

ST_98: tmp1545 (8130)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8101  %tmp1545 = add i32 %tmp1546, %tmp1548

ST_98: tmp1538 (8131)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8102  %tmp1538 = add i32 %tmp1539, %tmp1545

ST_98: result_3_61_2_2_2 (8132)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8103  %result_3_61_2_2_2 = add nsw i32 %tmp1526, %tmp1538

ST_98: A_0_load_192 (8136)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8107  %A_0_load_192 = load i32* %A_0_addr_192, align 4

ST_98: tmp_15_62_0_1 (8138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8109  %tmp_15_62_0_1 = mul nsw i32 %A_0_load_187, %B_0_load_21

ST_98: A_0_load_193 (8140)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8111  %A_0_load_193 = load i32* %A_0_addr_193, align 4

ST_98: A_1_load_192 (8148)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8119  %A_1_load_192 = load i32* %A_1_addr_192, align 4

ST_98: A_1_load_193 (8152)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8123  %A_1_load_193 = load i32* %A_1_addr_193, align 4

ST_98: A_2_load_192 (8160)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8131  %A_2_load_192 = load i32* %A_2_addr_192, align 4

ST_98: A_2_load_193 (8164)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8135  %A_2_load_193 = load i32* %A_2_addr_193, align 4


 <State 99>: 7.32ns
ST_99: tmp_79 (286)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:257  %tmp_79 = add i17 %tmp_14, 65

ST_99: tmp_81_cast (287)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:258  %tmp_81_cast = sext i17 %tmp_79 to i64

ST_99: A_0_addr_195 (288)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:259  %A_0_addr_195 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_81_cast

ST_99: A_1_addr_195 (828)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:799  %A_1_addr_195 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_81_cast

ST_99: A_2_addr_195 (1052)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1023  %A_2_addr_195 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_81_cast

ST_99: tmp_300 (1396)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1367  %tmp_300 = add i22 %tmp_239, 61

ST_99: tmp_302_cast (1397)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1368  %tmp_302_cast = sext i22 %tmp_300 to i64

ST_99: C_addr_61 (1398)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1369  %C_addr_61 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_302_cast

ST_99: tmp_754 (3219)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3190  %tmp_754 = add i17 %tmp_690, 64

ST_99: tmp_755_cast (3220)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3191  %tmp_755_cast = sext i17 %tmp_754 to i64

ST_99: A_0_addr_194 (3221)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3192  %A_0_addr_194 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_755_cast

ST_99: A_1_addr_194 (3763)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3734  %A_1_addr_194 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_755_cast

ST_99: A_2_addr_194 (3987)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3958  %A_2_addr_194 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_755_cast

ST_99: StgValue_6326 (8070)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8041  store i32 %result_3_60_2_2_2, i32* %C_addr_60, align 4

ST_99: StgValue_6327 (8133)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8104  store i32 %result_3_61_2_2_2, i32* %C_addr_61, align 4

ST_99: tmp_15_61 (8134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8105  %tmp_15_61 = mul nsw i32 %A_0_load_186, %B_0_load_18

ST_99: tmp_15_62_0_0_1 (8135)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8106  %tmp_15_62_0_0_1 = mul nsw i32 %A_0_load_189, %B_0_load_19

ST_99: A_0_load_192 (8136)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8107  %A_0_load_192 = load i32* %A_0_addr_192, align 4

ST_99: tmp_15_62_0_0_2 (8137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8108  %tmp_15_62_0_0_2 = mul nsw i32 %A_0_load_192, %B_0_load_20

ST_99: tmp_15_62_0_1_1 (8139)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8110  %tmp_15_62_0_1_1 = mul nsw i32 %A_0_load_190, %B_0_load_22

ST_99: A_0_load_193 (8140)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8111  %A_0_load_193 = load i32* %A_0_addr_193, align 4

ST_99: tmp_15_62_0_1_2 (8141)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8112  %tmp_15_62_0_1_2 = mul nsw i32 %A_0_load_193, %B_0_load_23

ST_99: A_0_load_194 (8144)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8115  %A_0_load_194 = load i32* %A_0_addr_194, align 4

ST_99: tmp_15_62_1 (8146)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8117  %tmp_15_62_1 = mul nsw i32 %A_1_load_186, %B_1_load_18

ST_99: tmp_15_62_1_0_1 (8147)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8118  %tmp_15_62_1_0_1 = mul nsw i32 %A_1_load_189, %B_1_load_19

ST_99: A_1_load_192 (8148)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8119  %A_1_load_192 = load i32* %A_1_addr_192, align 4

ST_99: tmp_15_62_1_0_2 (8149)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8120  %tmp_15_62_1_0_2 = mul nsw i32 %A_1_load_192, %B_1_load_20

ST_99: tmp_15_62_1_1 (8150)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8121  %tmp_15_62_1_1 = mul nsw i32 %A_1_load_187, %B_1_load_21

ST_99: A_1_load_193 (8152)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8123  %A_1_load_193 = load i32* %A_1_addr_193, align 4

ST_99: A_1_load_194 (8156)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8127  %A_1_load_194 = load i32* %A_1_addr_194, align 4

ST_99: A_2_load_192 (8160)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8131  %A_2_load_192 = load i32* %A_2_addr_192, align 4

ST_99: A_2_load_193 (8164)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8135  %A_2_load_193 = load i32* %A_2_addr_193, align 4

ST_99: A_2_load_194 (8168)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8139  %A_2_load_194 = load i32* %A_2_addr_194, align 4

ST_99: tmp1554 (8170)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8141  %tmp1554 = add i32 %tmp_15_62_0_0_2, %tmp_15_61

ST_99: tmp1553 (8171)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8142  %tmp1553 = add i32 %tmp_15_62_0_0_1, %tmp1554

ST_99: tmp1556 (8172)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8143  %tmp1556 = add i32 %tmp_15_62_0_1_2, %tmp_15_62_0_1_1

ST_99: tmp1555 (8173)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8144  %tmp1555 = add i32 %tmp_15_62_0_1, %tmp1556

ST_99: tmp1552 (8174)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8145  %tmp1552 = add i32 %tmp1553, %tmp1555

ST_99: tmp1561 (8177)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8148  %tmp1561 = add i32 %tmp_15_62_1_0_1, %tmp_15_62_1

ST_99: tmp1562 (8178)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8149  %tmp1562 = add i32 %tmp_15_62_1_1, %tmp_15_62_1_0_2

ST_99: tmp1560 (8179)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8150  %tmp1560 = add i32 %tmp1561, %tmp1562

ST_99: A_0_load_195 (8199)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8170  %A_0_load_195 = load i32* %A_0_addr_195, align 4

ST_99: A_1_load_195 (8211)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8182  %A_1_load_195 = load i32* %A_1_addr_195, align 4

ST_99: A_2_load_195 (8223)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8194  %A_2_load_195 = load i32* %A_2_addr_195, align 4


 <State 100>: 8.21ns
ST_100: tmp_529 (2088)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2059  %tmp_529 = add i17 %tmp_464, 65

ST_100: tmp_530_cast (2089)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2060  %tmp_530_cast = sext i17 %tmp_529 to i64

ST_100: A_0_addr_196 (2090)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2061  %A_0_addr_196 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_530_cast

ST_100: A_1_addr_196 (2630)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2601  %A_1_addr_196 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_530_cast

ST_100: A_2_addr_196 (2854)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2825  %A_2_addr_196 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_530_cast

ST_100: tmp_755 (3222)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3193  %tmp_755 = add i17 %tmp_690, 65

ST_100: tmp_756_cast (3223)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3194  %tmp_756_cast = sext i17 %tmp_755 to i64

ST_100: A_0_addr_197 (3224)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3195  %A_0_addr_197 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_756_cast

ST_100: A_1_addr_197 (3764)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3735  %A_1_addr_197 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_756_cast

ST_100: A_2_addr_197 (3988)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3959  %A_2_addr_197 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_756_cast

ST_100: StgValue_6367 (8133)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8104  store i32 %result_3_61_2_2_2, i32* %C_addr_61, align 4

ST_100: tmp_15_62_0_2 (8142)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8113  %tmp_15_62_0_2 = mul nsw i32 %A_0_load_188, %B_0_load_24

ST_100: tmp_15_62_0_2_1 (8143)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8114  %tmp_15_62_0_2_1 = mul nsw i32 %A_0_load_191, %B_0_load_25

ST_100: A_0_load_194 (8144)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8115  %A_0_load_194 = load i32* %A_0_addr_194, align 4

ST_100: tmp_15_62_0_2_2 (8145)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8116  %tmp_15_62_0_2_2 = mul nsw i32 %A_0_load_194, %B_0_load_26

ST_100: tmp_15_62_1_1_1 (8151)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8122  %tmp_15_62_1_1_1 = mul nsw i32 %A_1_load_190, %B_1_load_22

ST_100: tmp_15_62_1_1_2 (8153)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8124  %tmp_15_62_1_1_2 = mul nsw i32 %A_1_load_193, %B_1_load_23

ST_100: tmp_15_62_1_2 (8154)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8125  %tmp_15_62_1_2 = mul nsw i32 %A_1_load_188, %B_1_load_24

ST_100: tmp_15_62_1_2_1 (8155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8126  %tmp_15_62_1_2_1 = mul nsw i32 %A_1_load_191, %B_1_load_25

ST_100: A_1_load_194 (8156)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8127  %A_1_load_194 = load i32* %A_1_addr_194, align 4

ST_100: tmp_15_62_1_2_2 (8157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8128  %tmp_15_62_1_2_2 = mul nsw i32 %A_1_load_194, %B_1_load_26

ST_100: tmp_15_62_2 (8158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8129  %tmp_15_62_2 = mul nsw i32 %A_2_load_186, %B_2_load_18

ST_100: tmp_15_62_2_0_1 (8159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8130  %tmp_15_62_2_0_1 = mul nsw i32 %A_2_load_189, %B_2_load_19

ST_100: tmp_15_62_2_0_2 (8161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8132  %tmp_15_62_2_0_2 = mul nsw i32 %A_2_load_192, %B_2_load_20

ST_100: tmp_15_62_2_1 (8162)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8133  %tmp_15_62_2_1 = mul nsw i32 %A_2_load_187, %B_2_load_21

ST_100: tmp_15_62_2_1_1 (8163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8134  %tmp_15_62_2_1_1 = mul nsw i32 %A_2_load_190, %B_2_load_22

ST_100: tmp_15_62_2_1_2 (8165)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8136  %tmp_15_62_2_1_2 = mul nsw i32 %A_2_load_193, %B_2_load_23

ST_100: tmp_15_62_2_2 (8166)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8137  %tmp_15_62_2_2 = mul nsw i32 %A_2_load_188, %B_2_load_24

ST_100: tmp_15_62_2_2_1 (8167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8138  %tmp_15_62_2_2_1 = mul nsw i32 %A_2_load_191, %B_2_load_25

ST_100: A_2_load_194 (8168)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8139  %A_2_load_194 = load i32* %A_2_addr_194, align 4

ST_100: tmp_15_62_2_2_2 (8169)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8140  %tmp_15_62_2_2_2 = mul nsw i32 %A_2_load_194, %B_2_load_26

ST_100: tmp1559 (8175)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8146  %tmp1559 = add i32 %tmp_15_62_0_2_2, %tmp_15_62_0_2_1

ST_100: tmp1558 (8176)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8147  %tmp1558 = add i32 %tmp_15_62_0_2, %tmp1559

ST_100: tmp1557 (8180)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8151  %tmp1557 = add i32 %tmp1558, %tmp1560

ST_100: tmp1551 (8181)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8152  %tmp1551 = add i32 %tmp1552, %tmp1557

ST_100: tmp1566 (8182)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8153  %tmp1566 = add i32 %tmp_15_62_1_2, %tmp_15_62_1_1_2

ST_100: tmp1565 (8183)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8154  %tmp1565 = add i32 %tmp_15_62_1_1_1, %tmp1566

ST_100: tmp1568 (8184)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8155  %tmp1568 = add i32 %tmp_15_62_1_2_2, %tmp_15_62_1_2_1

ST_100: tmp1569 (8185)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8156  %tmp1569 = add i32 %tmp_15_62_2_0_1, %tmp_15_62_2

ST_100: tmp1567 (8186)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8157  %tmp1567 = add i32 %tmp1568, %tmp1569

ST_100: tmp1564 (8187)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8158  %tmp1564 = add i32 %tmp1565, %tmp1567

ST_100: tmp1572 (8188)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8159  %tmp1572 = add i32 %tmp_15_62_2_1_1, %tmp_15_62_2_1

ST_100: tmp1571 (8189)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8160  %tmp1571 = add i32 %tmp_15_62_2_0_2, %tmp1572

ST_100: tmp1574 (8190)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8161  %tmp1574 = add i32 %tmp_15_62_2_2, %tmp_15_62_2_1_2

ST_100: tmp1575 (8191)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8162  %tmp1575 = add i32 %tmp_15_62_2_2_2, %tmp_15_62_2_2_1

ST_100: tmp1573 (8192)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8163  %tmp1573 = add i32 %tmp1574, %tmp1575

ST_100: tmp1570 (8193)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8164  %tmp1570 = add i32 %tmp1571, %tmp1573

ST_100: tmp1563 (8194)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8165  %tmp1563 = add i32 %tmp1564, %tmp1570

ST_100: result_3_62_2_2_2 (8195)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8166  %result_3_62_2_2_2 = add nsw i32 %tmp1551, %tmp1563

ST_100: A_0_load_195 (8199)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8170  %A_0_load_195 = load i32* %A_0_addr_195, align 4

ST_100: A_0_load_196 (8203)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8174  %A_0_load_196 = load i32* %A_0_addr_196, align 4

ST_100: A_0_load_197 (8207)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8178  %A_0_load_197 = load i32* %A_0_addr_197, align 4

ST_100: tmp_15_63_1 (8209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8180  %tmp_15_63_1 = mul nsw i32 %A_1_load_189, %B_1_load_18

ST_100: tmp_15_63_1_0_1 (8210)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8181  %tmp_15_63_1_0_1 = mul nsw i32 %A_1_load_192, %B_1_load_19

ST_100: A_1_load_195 (8211)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8182  %A_1_load_195 = load i32* %A_1_addr_195, align 4

ST_100: tmp_15_63_1_0_2 (8212)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8183  %tmp_15_63_1_0_2 = mul nsw i32 %A_1_load_195, %B_1_load_20

ST_100: tmp_15_63_1_1 (8213)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8184  %tmp_15_63_1_1 = mul nsw i32 %A_1_load_190, %B_1_load_21

ST_100: A_1_load_196 (8215)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8186  %A_1_load_196 = load i32* %A_1_addr_196, align 4

ST_100: A_1_load_197 (8219)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8190  %A_1_load_197 = load i32* %A_1_addr_197, align 4

ST_100: A_2_load_195 (8223)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8194  %A_2_load_195 = load i32* %A_2_addr_195, align 4

ST_100: A_2_load_196 (8227)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8198  %A_2_load_196 = load i32* %A_2_addr_196, align 4

ST_100: A_2_load_197 (8231)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8202  %A_2_load_197 = load i32* %A_2_addr_197, align 4

ST_100: tmp1586 (8240)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8211  %tmp1586 = add i32 %tmp_15_63_1_0_1, %tmp_15_63_1

ST_100: tmp1587 (8241)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8212  %tmp1587 = add i32 %tmp_15_63_1_1, %tmp_15_63_1_0_2

ST_100: tmp1585 (8242)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8213  %tmp1585 = add i32 %tmp1586, %tmp1587

ST_100: tmp_15_64_1 (8272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8243  %tmp_15_64_1 = mul nsw i32 %A_1_load_192, %B_1_load_18

ST_100: tmp_15_64_1_0_1 (8273)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8244  %tmp_15_64_1_0_1 = mul nsw i32 %A_1_load_195, %B_1_load_19

ST_100: tmp1611 (8303)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8274  %tmp1611 = add i32 %tmp_15_64_1_0_1, %tmp_15_64_1


 <State 101>: 8.21ns
ST_101: tmp_80 (289)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:260  %tmp_80 = add i17 %tmp_14, 66

ST_101: tmp_82_cast (290)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:261  %tmp_82_cast = sext i17 %tmp_80 to i64

ST_101: A_0_addr_198 (291)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:262  %A_0_addr_198 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_82_cast

ST_101: A_1_addr_198 (829)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:800  %A_1_addr_198 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_82_cast

ST_101: A_2_addr_198 (1053)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1024  %A_2_addr_198 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_82_cast

ST_101: tmp_301 (1399)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1370  %tmp_301 = add i22 %tmp_239, 62

ST_101: tmp_303_cast (1400)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1371  %tmp_303_cast = sext i22 %tmp_301 to i64

ST_101: C_addr_62 (1401)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1372  %C_addr_62 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_303_cast

ST_101: tmp_530 (2091)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2062  %tmp_530 = add i17 %tmp_464, 66

ST_101: tmp_531_cast (2092)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2063  %tmp_531_cast = sext i17 %tmp_530 to i64

ST_101: A_0_addr_199 (2093)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2064  %A_0_addr_199 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_531_cast

ST_101: A_1_addr_199 (2631)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2602  %A_1_addr_199 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_531_cast

ST_101: A_2_addr_199 (2855)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2826  %A_2_addr_199 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_531_cast

ST_101: StgValue_6438 (8196)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8167  store i32 %result_3_62_2_2_2, i32* %C_addr_62, align 4

ST_101: tmp_15_62 (8197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8168  %tmp_15_62 = mul nsw i32 %A_0_load_189, %B_0_load_18

ST_101: tmp_15_63_0_0_1 (8198)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8169  %tmp_15_63_0_0_1 = mul nsw i32 %A_0_load_192, %B_0_load_19

ST_101: tmp_15_63_0_0_2 (8200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8171  %tmp_15_63_0_0_2 = mul nsw i32 %A_0_load_195, %B_0_load_20

ST_101: tmp_15_63_0_1 (8201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8172  %tmp_15_63_0_1 = mul nsw i32 %A_0_load_190, %B_0_load_21

ST_101: tmp_15_63_0_1_1 (8202)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8173  %tmp_15_63_0_1_1 = mul nsw i32 %A_0_load_193, %B_0_load_22

ST_101: A_0_load_196 (8203)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8174  %A_0_load_196 = load i32* %A_0_addr_196, align 4

ST_101: tmp_15_63_0_1_2 (8204)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8175  %tmp_15_63_0_1_2 = mul nsw i32 %A_0_load_196, %B_0_load_23

ST_101: tmp_15_63_0_2 (8205)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8176  %tmp_15_63_0_2 = mul nsw i32 %A_0_load_191, %B_0_load_24

ST_101: tmp_15_63_0_2_1 (8206)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8177  %tmp_15_63_0_2_1 = mul nsw i32 %A_0_load_194, %B_0_load_25

ST_101: A_0_load_197 (8207)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8178  %A_0_load_197 = load i32* %A_0_addr_197, align 4

ST_101: tmp_15_63_0_2_2 (8208)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8179  %tmp_15_63_0_2_2 = mul nsw i32 %A_0_load_197, %B_0_load_26

ST_101: tmp_15_63_1_1_1 (8214)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8185  %tmp_15_63_1_1_1 = mul nsw i32 %A_1_load_193, %B_1_load_22

ST_101: A_1_load_196 (8215)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8186  %A_1_load_196 = load i32* %A_1_addr_196, align 4

ST_101: tmp_15_63_1_1_2 (8216)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8187  %tmp_15_63_1_1_2 = mul nsw i32 %A_1_load_196, %B_1_load_23

ST_101: tmp_15_63_1_2 (8217)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8188  %tmp_15_63_1_2 = mul nsw i32 %A_1_load_191, %B_1_load_24

ST_101: tmp_15_63_1_2_1 (8218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8189  %tmp_15_63_1_2_1 = mul nsw i32 %A_1_load_194, %B_1_load_25

ST_101: A_1_load_197 (8219)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8190  %A_1_load_197 = load i32* %A_1_addr_197, align 4

ST_101: tmp_15_63_1_2_2 (8220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8191  %tmp_15_63_1_2_2 = mul nsw i32 %A_1_load_197, %B_1_load_26

ST_101: tmp_15_63_2 (8221)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8192  %tmp_15_63_2 = mul nsw i32 %A_2_load_189, %B_2_load_18

ST_101: tmp_15_63_2_0_1 (8222)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8193  %tmp_15_63_2_0_1 = mul nsw i32 %A_2_load_192, %B_2_load_19

ST_101: tmp_15_63_2_0_2 (8224)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8195  %tmp_15_63_2_0_2 = mul nsw i32 %A_2_load_195, %B_2_load_20

ST_101: tmp_15_63_2_1 (8225)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8196  %tmp_15_63_2_1 = mul nsw i32 %A_2_load_190, %B_2_load_21

ST_101: tmp_15_63_2_1_1 (8226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8197  %tmp_15_63_2_1_1 = mul nsw i32 %A_2_load_193, %B_2_load_22

ST_101: A_2_load_196 (8227)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8198  %A_2_load_196 = load i32* %A_2_addr_196, align 4

ST_101: tmp_15_63_2_1_2 (8228)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8199  %tmp_15_63_2_1_2 = mul nsw i32 %A_2_load_196, %B_2_load_23

ST_101: tmp_15_63_2_2 (8229)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8200  %tmp_15_63_2_2 = mul nsw i32 %A_2_load_191, %B_2_load_24

ST_101: tmp_15_63_2_2_1 (8230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8201  %tmp_15_63_2_2_1 = mul nsw i32 %A_2_load_194, %B_2_load_25

ST_101: A_2_load_197 (8231)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8202  %A_2_load_197 = load i32* %A_2_addr_197, align 4

ST_101: tmp_15_63_2_2_2 (8232)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8203  %tmp_15_63_2_2_2 = mul nsw i32 %A_2_load_197, %B_2_load_26

ST_101: tmp1579 (8233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8204  %tmp1579 = add i32 %tmp_15_63_0_0_2, %tmp_15_62

ST_101: tmp1578 (8234)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8205  %tmp1578 = add i32 %tmp_15_63_0_0_1, %tmp1579

ST_101: tmp1581 (8235)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8206  %tmp1581 = add i32 %tmp_15_63_0_1_2, %tmp_15_63_0_1_1

ST_101: tmp1580 (8236)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8207  %tmp1580 = add i32 %tmp_15_63_0_1, %tmp1581

ST_101: tmp1577 (8237)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8208  %tmp1577 = add i32 %tmp1578, %tmp1580

ST_101: tmp1584 (8238)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8209  %tmp1584 = add i32 %tmp_15_63_0_2_2, %tmp_15_63_0_2_1

ST_101: tmp1583 (8239)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8210  %tmp1583 = add i32 %tmp_15_63_0_2, %tmp1584

ST_101: tmp1582 (8243)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8214  %tmp1582 = add i32 %tmp1583, %tmp1585

ST_101: tmp1576 (8244)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8215  %tmp1576 = add i32 %tmp1577, %tmp1582

ST_101: tmp1591 (8245)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8216  %tmp1591 = add i32 %tmp_15_63_1_2, %tmp_15_63_1_1_2

ST_101: tmp1590 (8246)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8217  %tmp1590 = add i32 %tmp_15_63_1_1_1, %tmp1591

ST_101: tmp1593 (8247)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8218  %tmp1593 = add i32 %tmp_15_63_1_2_2, %tmp_15_63_1_2_1

ST_101: tmp1594 (8248)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8219  %tmp1594 = add i32 %tmp_15_63_2_0_1, %tmp_15_63_2

ST_101: tmp1592 (8249)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8220  %tmp1592 = add i32 %tmp1593, %tmp1594

ST_101: tmp1589 (8250)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8221  %tmp1589 = add i32 %tmp1590, %tmp1592

ST_101: tmp1597 (8251)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8222  %tmp1597 = add i32 %tmp_15_63_2_1_1, %tmp_15_63_2_1

ST_101: tmp1596 (8252)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8223  %tmp1596 = add i32 %tmp_15_63_2_0_2, %tmp1597

ST_101: tmp1599 (8253)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8224  %tmp1599 = add i32 %tmp_15_63_2_2, %tmp_15_63_2_1_2

ST_101: tmp1600 (8254)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8225  %tmp1600 = add i32 %tmp_15_63_2_2_2, %tmp_15_63_2_2_1

ST_101: tmp1598 (8255)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8226  %tmp1598 = add i32 %tmp1599, %tmp1600

ST_101: tmp1595 (8256)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8227  %tmp1595 = add i32 %tmp1596, %tmp1598

ST_101: tmp1588 (8257)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8228  %tmp1588 = add i32 %tmp1589, %tmp1595

ST_101: result_3_63_2_2_2 (8258)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8229  %result_3_63_2_2_2 = add nsw i32 %tmp1576, %tmp1588

ST_101: A_0_load_198 (8262)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8233  %A_0_load_198 = load i32* %A_0_addr_198, align 4

ST_101: A_0_load_199 (8266)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8237  %A_0_load_199 = load i32* %A_0_addr_199, align 4

ST_101: A_1_load_198 (8274)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8245  %A_1_load_198 = load i32* %A_1_addr_198, align 4

ST_101: A_1_load_199 (8278)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8249  %A_1_load_199 = load i32* %A_1_addr_199, align 4

ST_101: A_2_load_198 (8286)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8257  %A_2_load_198 = load i32* %A_2_addr_198, align 4

ST_101: A_2_load_199 (8290)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8261  %A_2_load_199 = load i32* %A_2_addr_199, align 4


 <State 102>: 7.32ns
ST_102: tmp_81 (292)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:263  %tmp_81 = add i17 %tmp_14, 67

ST_102: tmp_83_cast (293)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:264  %tmp_83_cast = sext i17 %tmp_81 to i64

ST_102: A_0_addr_201 (294)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:265  %A_0_addr_201 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_83_cast

ST_102: A_1_addr_201 (830)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:801  %A_1_addr_201 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_83_cast

ST_102: A_2_addr_201 (1054)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1025  %A_2_addr_201 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_83_cast

ST_102: tmp_302 (1402)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1373  %tmp_302 = add i22 %tmp_239, 63

ST_102: tmp_304_cast (1403)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1374  %tmp_304_cast = sext i22 %tmp_302 to i64

ST_102: C_addr_63 (1404)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1375  %C_addr_63 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_304_cast

ST_102: tmp_756 (3225)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3196  %tmp_756 = add i17 %tmp_690, 66

ST_102: tmp_757_cast (3226)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3197  %tmp_757_cast = sext i17 %tmp_756 to i64

ST_102: A_0_addr_200 (3227)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3198  %A_0_addr_200 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_757_cast

ST_102: A_1_addr_200 (3765)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3736  %A_1_addr_200 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_757_cast

ST_102: A_2_addr_200 (3989)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3960  %A_2_addr_200 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_757_cast

ST_102: StgValue_6510 (8196)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8167  store i32 %result_3_62_2_2_2, i32* %C_addr_62, align 4

ST_102: StgValue_6511 (8259)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8230  store i32 %result_3_63_2_2_2, i32* %C_addr_63, align 4

ST_102: tmp_15_63 (8260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8231  %tmp_15_63 = mul nsw i32 %A_0_load_192, %B_0_load_18

ST_102: tmp_15_64_0_0_1 (8261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8232  %tmp_15_64_0_0_1 = mul nsw i32 %A_0_load_195, %B_0_load_19

ST_102: A_0_load_198 (8262)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8233  %A_0_load_198 = load i32* %A_0_addr_198, align 4

ST_102: tmp_15_64_0_0_2 (8263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8234  %tmp_15_64_0_0_2 = mul nsw i32 %A_0_load_198, %B_0_load_20

ST_102: tmp_15_64_0_1 (8264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8235  %tmp_15_64_0_1 = mul nsw i32 %A_0_load_193, %B_0_load_21

ST_102: tmp_15_64_0_1_1 (8265)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8236  %tmp_15_64_0_1_1 = mul nsw i32 %A_0_load_196, %B_0_load_22

ST_102: A_0_load_199 (8266)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8237  %A_0_load_199 = load i32* %A_0_addr_199, align 4

ST_102: tmp_15_64_0_1_2 (8267)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8238  %tmp_15_64_0_1_2 = mul nsw i32 %A_0_load_199, %B_0_load_23

ST_102: A_0_load_200 (8270)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8241  %A_0_load_200 = load i32* %A_0_addr_200, align 4

ST_102: A_1_load_198 (8274)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8245  %A_1_load_198 = load i32* %A_1_addr_198, align 4

ST_102: tmp_15_64_1_0_2 (8275)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8246  %tmp_15_64_1_0_2 = mul nsw i32 %A_1_load_198, %B_1_load_20

ST_102: tmp_15_64_1_1 (8276)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8247  %tmp_15_64_1_1 = mul nsw i32 %A_1_load_193, %B_1_load_21

ST_102: A_1_load_199 (8278)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8249  %A_1_load_199 = load i32* %A_1_addr_199, align 4

ST_102: A_1_load_200 (8282)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8253  %A_1_load_200 = load i32* %A_1_addr_200, align 4

ST_102: A_2_load_198 (8286)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8257  %A_2_load_198 = load i32* %A_2_addr_198, align 4

ST_102: A_2_load_199 (8290)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8261  %A_2_load_199 = load i32* %A_2_addr_199, align 4

ST_102: A_2_load_200 (8294)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8265  %A_2_load_200 = load i32* %A_2_addr_200, align 4

ST_102: tmp1604 (8296)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8267  %tmp1604 = add i32 %tmp_15_64_0_0_2, %tmp_15_63

ST_102: tmp1603 (8297)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8268  %tmp1603 = add i32 %tmp_15_64_0_0_1, %tmp1604

ST_102: tmp1606 (8298)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8269  %tmp1606 = add i32 %tmp_15_64_0_1_2, %tmp_15_64_0_1_1

ST_102: tmp1605 (8299)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8270  %tmp1605 = add i32 %tmp_15_64_0_1, %tmp1606

ST_102: tmp1602 (8300)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8271  %tmp1602 = add i32 %tmp1603, %tmp1605

ST_102: tmp1612 (8304)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8275  %tmp1612 = add i32 %tmp_15_64_1_1, %tmp_15_64_1_0_2

ST_102: tmp1610 (8305)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8276  %tmp1610 = add i32 %tmp1611, %tmp1612

ST_102: A_0_load_201 (8325)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8296  %A_0_load_201 = load i32* %A_0_addr_201, align 4

ST_102: A_1_load_201 (8337)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8308  %A_1_load_201 = load i32* %A_1_addr_201, align 4

ST_102: A_2_load_201 (8349)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8320  %A_2_load_201 = load i32* %A_2_addr_201, align 4


 <State 103>: 8.21ns
ST_103: tmp_531 (2094)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2065  %tmp_531 = add i17 %tmp_464, 67

ST_103: tmp_532_cast (2095)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2066  %tmp_532_cast = sext i17 %tmp_531 to i64

ST_103: A_0_addr_202 (2096)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2067  %A_0_addr_202 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_532_cast

ST_103: A_1_addr_202 (2632)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2603  %A_1_addr_202 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_532_cast

ST_103: A_2_addr_202 (2856)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2827  %A_2_addr_202 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_532_cast

ST_103: tmp_757 (3228)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3199  %tmp_757 = add i17 %tmp_690, 67

ST_103: tmp_758_cast (3229)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3200  %tmp_758_cast = sext i17 %tmp_757 to i64

ST_103: A_0_addr_203 (3230)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3201  %A_0_addr_203 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_758_cast

ST_103: A_1_addr_203 (3766)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3737  %A_1_addr_203 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_758_cast

ST_103: A_2_addr_203 (3990)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3961  %A_2_addr_203 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_758_cast

ST_103: StgValue_6549 (8259)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8230  store i32 %result_3_63_2_2_2, i32* %C_addr_63, align 4

ST_103: tmp_15_64_0_2 (8268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8239  %tmp_15_64_0_2 = mul nsw i32 %A_0_load_194, %B_0_load_24

ST_103: tmp_15_64_0_2_1 (8269)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8240  %tmp_15_64_0_2_1 = mul nsw i32 %A_0_load_197, %B_0_load_25

ST_103: A_0_load_200 (8270)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8241  %A_0_load_200 = load i32* %A_0_addr_200, align 4

ST_103: tmp_15_64_0_2_2 (8271)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8242  %tmp_15_64_0_2_2 = mul nsw i32 %A_0_load_200, %B_0_load_26

ST_103: tmp_15_64_1_1_1 (8277)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8248  %tmp_15_64_1_1_1 = mul nsw i32 %A_1_load_196, %B_1_load_22

ST_103: tmp_15_64_1_1_2 (8279)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8250  %tmp_15_64_1_1_2 = mul nsw i32 %A_1_load_199, %B_1_load_23

ST_103: tmp_15_64_1_2 (8280)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8251  %tmp_15_64_1_2 = mul nsw i32 %A_1_load_194, %B_1_load_24

ST_103: tmp_15_64_1_2_1 (8281)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8252  %tmp_15_64_1_2_1 = mul nsw i32 %A_1_load_197, %B_1_load_25

ST_103: A_1_load_200 (8282)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8253  %A_1_load_200 = load i32* %A_1_addr_200, align 4

ST_103: tmp_15_64_1_2_2 (8283)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8254  %tmp_15_64_1_2_2 = mul nsw i32 %A_1_load_200, %B_1_load_26

ST_103: tmp_15_64_2 (8284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8255  %tmp_15_64_2 = mul nsw i32 %A_2_load_192, %B_2_load_18

ST_103: tmp_15_64_2_0_1 (8285)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8256  %tmp_15_64_2_0_1 = mul nsw i32 %A_2_load_195, %B_2_load_19

ST_103: tmp_15_64_2_0_2 (8287)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8258  %tmp_15_64_2_0_2 = mul nsw i32 %A_2_load_198, %B_2_load_20

ST_103: tmp_15_64_2_1 (8288)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8259  %tmp_15_64_2_1 = mul nsw i32 %A_2_load_193, %B_2_load_21

ST_103: tmp_15_64_2_1_1 (8289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8260  %tmp_15_64_2_1_1 = mul nsw i32 %A_2_load_196, %B_2_load_22

ST_103: tmp_15_64_2_1_2 (8291)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8262  %tmp_15_64_2_1_2 = mul nsw i32 %A_2_load_199, %B_2_load_23

ST_103: tmp_15_64_2_2 (8292)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8263  %tmp_15_64_2_2 = mul nsw i32 %A_2_load_194, %B_2_load_24

ST_103: tmp_15_64_2_2_1 (8293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8264  %tmp_15_64_2_2_1 = mul nsw i32 %A_2_load_197, %B_2_load_25

ST_103: A_2_load_200 (8294)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8265  %A_2_load_200 = load i32* %A_2_addr_200, align 4

ST_103: tmp_15_64_2_2_2 (8295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8266  %tmp_15_64_2_2_2 = mul nsw i32 %A_2_load_200, %B_2_load_26

ST_103: tmp1609 (8301)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8272  %tmp1609 = add i32 %tmp_15_64_0_2_2, %tmp_15_64_0_2_1

ST_103: tmp1608 (8302)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8273  %tmp1608 = add i32 %tmp_15_64_0_2, %tmp1609

ST_103: tmp1607 (8306)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8277  %tmp1607 = add i32 %tmp1608, %tmp1610

ST_103: tmp1601 (8307)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8278  %tmp1601 = add i32 %tmp1602, %tmp1607

ST_103: tmp1616 (8308)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8279  %tmp1616 = add i32 %tmp_15_64_1_2, %tmp_15_64_1_1_2

ST_103: tmp1615 (8309)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8280  %tmp1615 = add i32 %tmp_15_64_1_1_1, %tmp1616

ST_103: tmp1618 (8310)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8281  %tmp1618 = add i32 %tmp_15_64_1_2_2, %tmp_15_64_1_2_1

ST_103: tmp1619 (8311)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8282  %tmp1619 = add i32 %tmp_15_64_2_0_1, %tmp_15_64_2

ST_103: tmp1617 (8312)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8283  %tmp1617 = add i32 %tmp1618, %tmp1619

ST_103: tmp1614 (8313)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8284  %tmp1614 = add i32 %tmp1615, %tmp1617

ST_103: tmp1622 (8314)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8285  %tmp1622 = add i32 %tmp_15_64_2_1_1, %tmp_15_64_2_1

ST_103: tmp1621 (8315)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8286  %tmp1621 = add i32 %tmp_15_64_2_0_2, %tmp1622

ST_103: tmp1624 (8316)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8287  %tmp1624 = add i32 %tmp_15_64_2_2, %tmp_15_64_2_1_2

ST_103: tmp1625 (8317)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8288  %tmp1625 = add i32 %tmp_15_64_2_2_2, %tmp_15_64_2_2_1

ST_103: tmp1623 (8318)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8289  %tmp1623 = add i32 %tmp1624, %tmp1625

ST_103: tmp1620 (8319)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8290  %tmp1620 = add i32 %tmp1621, %tmp1623

ST_103: tmp1613 (8320)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8291  %tmp1613 = add i32 %tmp1614, %tmp1620

ST_103: result_3_64_2_2_2 (8321)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8292  %result_3_64_2_2_2 = add nsw i32 %tmp1601, %tmp1613

ST_103: A_0_load_201 (8325)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8296  %A_0_load_201 = load i32* %A_0_addr_201, align 4

ST_103: A_0_load_202 (8329)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8300  %A_0_load_202 = load i32* %A_0_addr_202, align 4

ST_103: A_0_load_203 (8333)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8304  %A_0_load_203 = load i32* %A_0_addr_203, align 4

ST_103: tmp_15_65_1 (8335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8306  %tmp_15_65_1 = mul nsw i32 %A_1_load_195, %B_1_load_18

ST_103: tmp_15_65_1_0_1 (8336)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8307  %tmp_15_65_1_0_1 = mul nsw i32 %A_1_load_198, %B_1_load_19

ST_103: A_1_load_201 (8337)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8308  %A_1_load_201 = load i32* %A_1_addr_201, align 4

ST_103: tmp_15_65_1_0_2 (8338)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8309  %tmp_15_65_1_0_2 = mul nsw i32 %A_1_load_201, %B_1_load_20

ST_103: tmp_15_65_1_1 (8339)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8310  %tmp_15_65_1_1 = mul nsw i32 %A_1_load_196, %B_1_load_21

ST_103: A_1_load_202 (8341)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8312  %A_1_load_202 = load i32* %A_1_addr_202, align 4

ST_103: A_1_load_203 (8345)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8316  %A_1_load_203 = load i32* %A_1_addr_203, align 4

ST_103: tmp_15_65_2 (8347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8318  %tmp_15_65_2 = mul nsw i32 %A_2_load_195, %B_2_load_18

ST_103: tmp_15_65_2_0_1 (8348)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8319  %tmp_15_65_2_0_1 = mul nsw i32 %A_2_load_198, %B_2_load_19

ST_103: A_2_load_201 (8349)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8320  %A_2_load_201 = load i32* %A_2_addr_201, align 4

ST_103: tmp_15_65_2_0_2 (8350)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8321  %tmp_15_65_2_0_2 = mul nsw i32 %A_2_load_201, %B_2_load_20

ST_103: tmp_15_65_2_1 (8351)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8322  %tmp_15_65_2_1 = mul nsw i32 %A_2_load_196, %B_2_load_21

ST_103: tmp_15_65_2_1_1 (8352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8323  %tmp_15_65_2_1_1 = mul nsw i32 %A_2_load_199, %B_2_load_22

ST_103: A_2_load_202 (8353)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8324  %A_2_load_202 = load i32* %A_2_addr_202, align 4

ST_103: A_2_load_203 (8357)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8328  %A_2_load_203 = load i32* %A_2_addr_203, align 4

ST_103: tmp1636 (8366)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8337  %tmp1636 = add i32 %tmp_15_65_1_0_1, %tmp_15_65_1

ST_103: tmp1637 (8367)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8338  %tmp1637 = add i32 %tmp_15_65_1_1, %tmp_15_65_1_0_2

ST_103: tmp1635 (8368)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8339  %tmp1635 = add i32 %tmp1636, %tmp1637

ST_103: tmp1644 (8374)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8345  %tmp1644 = add i32 %tmp_15_65_2_0_1, %tmp_15_65_2

ST_103: tmp1647 (8377)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8348  %tmp1647 = add i32 %tmp_15_65_2_1_1, %tmp_15_65_2_1

ST_103: tmp1646 (8378)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8349  %tmp1646 = add i32 %tmp_15_65_2_0_2, %tmp1647


 <State 104>: 8.21ns
ST_104: tmp_82 (295)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:266  %tmp_82 = add i17 %tmp_14, 68

ST_104: tmp_84_cast (296)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:267  %tmp_84_cast = sext i17 %tmp_82 to i64

ST_104: A_0_addr_204 (297)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:268  %A_0_addr_204 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_84_cast

ST_104: A_1_addr_204 (831)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:802  %A_1_addr_204 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_84_cast

ST_104: A_2_addr_204 (1055)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1026  %A_2_addr_204 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_84_cast

ST_104: tmp_303 (1405)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1376  %tmp_303 = add i22 %tmp_239, 64

ST_104: tmp_305_cast (1406)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1377  %tmp_305_cast = sext i22 %tmp_303 to i64

ST_104: C_addr_64 (1407)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1378  %C_addr_64 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_305_cast

ST_104: tmp_532 (2097)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2068  %tmp_532 = add i17 %tmp_464, 68

ST_104: tmp_533_cast (2098)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2069  %tmp_533_cast = sext i17 %tmp_532 to i64

ST_104: A_0_addr_205 (2099)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2070  %A_0_addr_205 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_533_cast

ST_104: A_1_addr_205 (2633)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2604  %A_1_addr_205 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_533_cast

ST_104: A_2_addr_205 (2857)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2828  %A_2_addr_205 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_533_cast

ST_104: StgValue_6625 (8322)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8293  store i32 %result_3_64_2_2_2, i32* %C_addr_64, align 4

ST_104: tmp_15_64 (8323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8294  %tmp_15_64 = mul nsw i32 %A_0_load_195, %B_0_load_18

ST_104: tmp_15_65_0_0_1 (8324)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8295  %tmp_15_65_0_0_1 = mul nsw i32 %A_0_load_198, %B_0_load_19

ST_104: tmp_15_65_0_0_2 (8326)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8297  %tmp_15_65_0_0_2 = mul nsw i32 %A_0_load_201, %B_0_load_20

ST_104: tmp_15_65_0_1 (8327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8298  %tmp_15_65_0_1 = mul nsw i32 %A_0_load_196, %B_0_load_21

ST_104: tmp_15_65_0_1_1 (8328)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8299  %tmp_15_65_0_1_1 = mul nsw i32 %A_0_load_199, %B_0_load_22

ST_104: A_0_load_202 (8329)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8300  %A_0_load_202 = load i32* %A_0_addr_202, align 4

ST_104: tmp_15_65_0_1_2 (8330)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8301  %tmp_15_65_0_1_2 = mul nsw i32 %A_0_load_202, %B_0_load_23

ST_104: tmp_15_65_0_2 (8331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8302  %tmp_15_65_0_2 = mul nsw i32 %A_0_load_197, %B_0_load_24

ST_104: tmp_15_65_0_2_1 (8332)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8303  %tmp_15_65_0_2_1 = mul nsw i32 %A_0_load_200, %B_0_load_25

ST_104: A_0_load_203 (8333)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8304  %A_0_load_203 = load i32* %A_0_addr_203, align 4

ST_104: tmp_15_65_0_2_2 (8334)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8305  %tmp_15_65_0_2_2 = mul nsw i32 %A_0_load_203, %B_0_load_26

ST_104: tmp_15_65_1_1_1 (8340)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8311  %tmp_15_65_1_1_1 = mul nsw i32 %A_1_load_199, %B_1_load_22

ST_104: A_1_load_202 (8341)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8312  %A_1_load_202 = load i32* %A_1_addr_202, align 4

ST_104: tmp_15_65_1_1_2 (8342)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8313  %tmp_15_65_1_1_2 = mul nsw i32 %A_1_load_202, %B_1_load_23

ST_104: tmp_15_65_1_2 (8343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8314  %tmp_15_65_1_2 = mul nsw i32 %A_1_load_197, %B_1_load_24

ST_104: tmp_15_65_1_2_1 (8344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8315  %tmp_15_65_1_2_1 = mul nsw i32 %A_1_load_200, %B_1_load_25

ST_104: A_1_load_203 (8345)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8316  %A_1_load_203 = load i32* %A_1_addr_203, align 4

ST_104: tmp_15_65_1_2_2 (8346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8317  %tmp_15_65_1_2_2 = mul nsw i32 %A_1_load_203, %B_1_load_26

ST_104: A_2_load_202 (8353)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8324  %A_2_load_202 = load i32* %A_2_addr_202, align 4

ST_104: tmp_15_65_2_1_2 (8354)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8325  %tmp_15_65_2_1_2 = mul nsw i32 %A_2_load_202, %B_2_load_23

ST_104: tmp_15_65_2_2 (8355)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8326  %tmp_15_65_2_2 = mul nsw i32 %A_2_load_197, %B_2_load_24

ST_104: tmp_15_65_2_2_1 (8356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8327  %tmp_15_65_2_2_1 = mul nsw i32 %A_2_load_200, %B_2_load_25

ST_104: A_2_load_203 (8357)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8328  %A_2_load_203 = load i32* %A_2_addr_203, align 4

ST_104: tmp_15_65_2_2_2 (8358)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8329  %tmp_15_65_2_2_2 = mul nsw i32 %A_2_load_203, %B_2_load_26

ST_104: tmp1629 (8359)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8330  %tmp1629 = add i32 %tmp_15_65_0_0_2, %tmp_15_64

ST_104: tmp1628 (8360)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8331  %tmp1628 = add i32 %tmp_15_65_0_0_1, %tmp1629

ST_104: tmp1631 (8361)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8332  %tmp1631 = add i32 %tmp_15_65_0_1_2, %tmp_15_65_0_1_1

ST_104: tmp1630 (8362)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8333  %tmp1630 = add i32 %tmp_15_65_0_1, %tmp1631

ST_104: tmp1627 (8363)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8334  %tmp1627 = add i32 %tmp1628, %tmp1630

ST_104: tmp1634 (8364)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8335  %tmp1634 = add i32 %tmp_15_65_0_2_2, %tmp_15_65_0_2_1

ST_104: tmp1633 (8365)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8336  %tmp1633 = add i32 %tmp_15_65_0_2, %tmp1634

ST_104: tmp1632 (8369)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8340  %tmp1632 = add i32 %tmp1633, %tmp1635

ST_104: tmp1626 (8370)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8341  %tmp1626 = add i32 %tmp1627, %tmp1632

ST_104: tmp1641 (8371)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8342  %tmp1641 = add i32 %tmp_15_65_1_2, %tmp_15_65_1_1_2

ST_104: tmp1640 (8372)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8343  %tmp1640 = add i32 %tmp_15_65_1_1_1, %tmp1641

ST_104: tmp1643 (8373)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8344  %tmp1643 = add i32 %tmp_15_65_1_2_2, %tmp_15_65_1_2_1

ST_104: tmp1642 (8375)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8346  %tmp1642 = add i32 %tmp1643, %tmp1644

ST_104: tmp1639 (8376)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8347  %tmp1639 = add i32 %tmp1640, %tmp1642

ST_104: tmp1649 (8379)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8350  %tmp1649 = add i32 %tmp_15_65_2_2, %tmp_15_65_2_1_2

ST_104: tmp1650 (8380)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8351  %tmp1650 = add i32 %tmp_15_65_2_2_2, %tmp_15_65_2_2_1

ST_104: tmp1648 (8381)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8352  %tmp1648 = add i32 %tmp1649, %tmp1650

ST_104: tmp1645 (8382)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8353  %tmp1645 = add i32 %tmp1646, %tmp1648

ST_104: tmp1638 (8383)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8354  %tmp1638 = add i32 %tmp1639, %tmp1645

ST_104: result_3_65_2_2_2 (8384)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8355  %result_3_65_2_2_2 = add nsw i32 %tmp1626, %tmp1638

ST_104: A_0_load_204 (8388)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8359  %A_0_load_204 = load i32* %A_0_addr_204, align 4

ST_104: A_0_load_205 (8392)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8363  %A_0_load_205 = load i32* %A_0_addr_205, align 4

ST_104: A_1_load_204 (8400)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8371  %A_1_load_204 = load i32* %A_1_addr_204, align 4

ST_104: A_1_load_205 (8404)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8375  %A_1_load_205 = load i32* %A_1_addr_205, align 4

ST_104: A_2_load_204 (8412)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8383  %A_2_load_204 = load i32* %A_2_addr_204, align 4

ST_104: A_2_load_205 (8416)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8387  %A_2_load_205 = load i32* %A_2_addr_205, align 4


 <State 105>: 7.32ns
ST_105: tmp_83 (298)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:269  %tmp_83 = add i17 %tmp_14, 69

ST_105: tmp_85_cast (299)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:270  %tmp_85_cast = sext i17 %tmp_83 to i64

ST_105: A_0_addr_207 (300)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:271  %A_0_addr_207 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_85_cast

ST_105: A_1_addr_207 (832)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:803  %A_1_addr_207 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_85_cast

ST_105: A_2_addr_207 (1056)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1027  %A_2_addr_207 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_85_cast

ST_105: tmp_304 (1408)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1379  %tmp_304 = add i22 %tmp_239, 65

ST_105: tmp_306_cast (1409)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1380  %tmp_306_cast = sext i22 %tmp_304 to i64

ST_105: C_addr_65 (1410)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1381  %C_addr_65 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_306_cast

ST_105: tmp_758 (3231)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3202  %tmp_758 = add i17 %tmp_690, 68

ST_105: tmp_759_cast (3232)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3203  %tmp_759_cast = sext i17 %tmp_758 to i64

ST_105: A_0_addr_206 (3233)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3204  %A_0_addr_206 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_759_cast

ST_105: A_1_addr_206 (3767)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3738  %A_1_addr_206 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_759_cast

ST_105: A_2_addr_206 (3991)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3962  %A_2_addr_206 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_759_cast

ST_105: StgValue_6689 (8322)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8293  store i32 %result_3_64_2_2_2, i32* %C_addr_64, align 4

ST_105: StgValue_6690 (8385)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8356  store i32 %result_3_65_2_2_2, i32* %C_addr_65, align 4

ST_105: tmp_15_65 (8386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8357  %tmp_15_65 = mul nsw i32 %A_0_load_198, %B_0_load_18

ST_105: tmp_15_66_0_0_1 (8387)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8358  %tmp_15_66_0_0_1 = mul nsw i32 %A_0_load_201, %B_0_load_19

ST_105: A_0_load_204 (8388)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8359  %A_0_load_204 = load i32* %A_0_addr_204, align 4

ST_105: tmp_15_66_0_0_2 (8389)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8360  %tmp_15_66_0_0_2 = mul nsw i32 %A_0_load_204, %B_0_load_20

ST_105: tmp_15_66_0_1 (8390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8361  %tmp_15_66_0_1 = mul nsw i32 %A_0_load_199, %B_0_load_21

ST_105: tmp_15_66_0_1_1 (8391)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8362  %tmp_15_66_0_1_1 = mul nsw i32 %A_0_load_202, %B_0_load_22

ST_105: A_0_load_205 (8392)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8363  %A_0_load_205 = load i32* %A_0_addr_205, align 4

ST_105: tmp_15_66_0_1_2 (8393)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8364  %tmp_15_66_0_1_2 = mul nsw i32 %A_0_load_205, %B_0_load_23

ST_105: A_0_load_206 (8396)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8367  %A_0_load_206 = load i32* %A_0_addr_206, align 4

ST_105: tmp_15_66_1 (8398)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8369  %tmp_15_66_1 = mul nsw i32 %A_1_load_198, %B_1_load_18

ST_105: tmp_15_66_1_0_1 (8399)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8370  %tmp_15_66_1_0_1 = mul nsw i32 %A_1_load_201, %B_1_load_19

ST_105: A_1_load_204 (8400)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8371  %A_1_load_204 = load i32* %A_1_addr_204, align 4

ST_105: tmp_15_66_1_0_2 (8401)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8372  %tmp_15_66_1_0_2 = mul nsw i32 %A_1_load_204, %B_1_load_20

ST_105: tmp_15_66_1_1 (8402)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8373  %tmp_15_66_1_1 = mul nsw i32 %A_1_load_199, %B_1_load_21

ST_105: A_1_load_205 (8404)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8375  %A_1_load_205 = load i32* %A_1_addr_205, align 4

ST_105: A_1_load_206 (8408)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8379  %A_1_load_206 = load i32* %A_1_addr_206, align 4

ST_105: A_2_load_204 (8412)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8383  %A_2_load_204 = load i32* %A_2_addr_204, align 4

ST_105: A_2_load_205 (8416)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8387  %A_2_load_205 = load i32* %A_2_addr_205, align 4

ST_105: A_2_load_206 (8420)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8391  %A_2_load_206 = load i32* %A_2_addr_206, align 4

ST_105: tmp1654 (8422)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8393  %tmp1654 = add i32 %tmp_15_66_0_0_2, %tmp_15_65

ST_105: tmp1653 (8423)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8394  %tmp1653 = add i32 %tmp_15_66_0_0_1, %tmp1654

ST_105: tmp1656 (8424)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8395  %tmp1656 = add i32 %tmp_15_66_0_1_2, %tmp_15_66_0_1_1

ST_105: tmp1655 (8425)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8396  %tmp1655 = add i32 %tmp_15_66_0_1, %tmp1656

ST_105: tmp1652 (8426)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8397  %tmp1652 = add i32 %tmp1653, %tmp1655

ST_105: tmp1661 (8429)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8400  %tmp1661 = add i32 %tmp_15_66_1_0_1, %tmp_15_66_1

ST_105: tmp1662 (8430)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8401  %tmp1662 = add i32 %tmp_15_66_1_1, %tmp_15_66_1_0_2

ST_105: tmp1660 (8431)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8402  %tmp1660 = add i32 %tmp1661, %tmp1662

ST_105: tmp_15_66 (8449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8420  %tmp_15_66 = mul nsw i32 %A_0_load_201, %B_0_load_18

ST_105: A_0_load_207 (8451)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8422  %A_0_load_207 = load i32* %A_0_addr_207, align 4

ST_105: tmp_15_67_1 (8461)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8432  %tmp_15_67_1 = mul nsw i32 %A_1_load_201, %B_1_load_18

ST_105: tmp_15_67_1_0_1 (8462)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8433  %tmp_15_67_1_0_1 = mul nsw i32 %A_1_load_204, %B_1_load_19

ST_105: A_1_load_207 (8463)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8434  %A_1_load_207 = load i32* %A_1_addr_207, align 4

ST_105: A_2_load_207 (8475)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8446  %A_2_load_207 = load i32* %A_2_addr_207, align 4

ST_105: tmp1686 (8492)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8463  %tmp1686 = add i32 %tmp_15_67_1_0_1, %tmp_15_67_1

ST_105: tmp_15_68_1 (8524)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8495  %tmp_15_68_1 = mul nsw i32 %A_1_load_204, %B_1_load_18


 <State 106>: 8.21ns
ST_106: tmp_533 (2100)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2071  %tmp_533 = add i17 %tmp_464, 69

ST_106: tmp_534_cast (2101)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2072  %tmp_534_cast = sext i17 %tmp_533 to i64

ST_106: A_0_addr_208 (2102)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2073  %A_0_addr_208 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_534_cast

ST_106: A_1_addr_208 (2634)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2605  %A_1_addr_208 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_534_cast

ST_106: A_2_addr_208 (2858)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2829  %A_2_addr_208 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_534_cast

ST_106: tmp_759 (3234)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3205  %tmp_759 = add i17 %tmp_690, 69

ST_106: tmp_760_cast (3235)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3206  %tmp_760_cast = sext i17 %tmp_759 to i64

ST_106: A_0_addr_209 (3236)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3207  %A_0_addr_209 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_760_cast

ST_106: A_1_addr_209 (3768)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3739  %A_1_addr_209 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_760_cast

ST_106: A_2_addr_209 (3992)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3963  %A_2_addr_209 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_760_cast

ST_106: StgValue_6736 (8385)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8356  store i32 %result_3_65_2_2_2, i32* %C_addr_65, align 4

ST_106: tmp_15_66_0_2 (8394)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8365  %tmp_15_66_0_2 = mul nsw i32 %A_0_load_200, %B_0_load_24

ST_106: tmp_15_66_0_2_1 (8395)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8366  %tmp_15_66_0_2_1 = mul nsw i32 %A_0_load_203, %B_0_load_25

ST_106: A_0_load_206 (8396)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8367  %A_0_load_206 = load i32* %A_0_addr_206, align 4

ST_106: tmp_15_66_0_2_2 (8397)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8368  %tmp_15_66_0_2_2 = mul nsw i32 %A_0_load_206, %B_0_load_26

ST_106: tmp_15_66_1_1_1 (8403)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8374  %tmp_15_66_1_1_1 = mul nsw i32 %A_1_load_202, %B_1_load_22

ST_106: tmp_15_66_1_1_2 (8405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8376  %tmp_15_66_1_1_2 = mul nsw i32 %A_1_load_205, %B_1_load_23

ST_106: tmp_15_66_1_2 (8406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8377  %tmp_15_66_1_2 = mul nsw i32 %A_1_load_200, %B_1_load_24

ST_106: tmp_15_66_1_2_1 (8407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8378  %tmp_15_66_1_2_1 = mul nsw i32 %A_1_load_203, %B_1_load_25

ST_106: A_1_load_206 (8408)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8379  %A_1_load_206 = load i32* %A_1_addr_206, align 4

ST_106: tmp_15_66_1_2_2 (8409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8380  %tmp_15_66_1_2_2 = mul nsw i32 %A_1_load_206, %B_1_load_26

ST_106: tmp_15_66_2 (8410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8381  %tmp_15_66_2 = mul nsw i32 %A_2_load_198, %B_2_load_18

ST_106: tmp_15_66_2_0_1 (8411)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8382  %tmp_15_66_2_0_1 = mul nsw i32 %A_2_load_201, %B_2_load_19

ST_106: tmp_15_66_2_0_2 (8413)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8384  %tmp_15_66_2_0_2 = mul nsw i32 %A_2_load_204, %B_2_load_20

ST_106: tmp_15_66_2_1 (8414)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8385  %tmp_15_66_2_1 = mul nsw i32 %A_2_load_199, %B_2_load_21

ST_106: tmp_15_66_2_1_1 (8415)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8386  %tmp_15_66_2_1_1 = mul nsw i32 %A_2_load_202, %B_2_load_22

ST_106: tmp_15_66_2_1_2 (8417)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8388  %tmp_15_66_2_1_2 = mul nsw i32 %A_2_load_205, %B_2_load_23

ST_106: tmp_15_66_2_2 (8418)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8389  %tmp_15_66_2_2 = mul nsw i32 %A_2_load_200, %B_2_load_24

ST_106: tmp_15_66_2_2_1 (8419)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8390  %tmp_15_66_2_2_1 = mul nsw i32 %A_2_load_203, %B_2_load_25

ST_106: A_2_load_206 (8420)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8391  %A_2_load_206 = load i32* %A_2_addr_206, align 4

ST_106: tmp_15_66_2_2_2 (8421)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8392  %tmp_15_66_2_2_2 = mul nsw i32 %A_2_load_206, %B_2_load_26

ST_106: tmp1659 (8427)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8398  %tmp1659 = add i32 %tmp_15_66_0_2_2, %tmp_15_66_0_2_1

ST_106: tmp1658 (8428)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8399  %tmp1658 = add i32 %tmp_15_66_0_2, %tmp1659

ST_106: tmp1657 (8432)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8403  %tmp1657 = add i32 %tmp1658, %tmp1660

ST_106: tmp1651 (8433)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8404  %tmp1651 = add i32 %tmp1652, %tmp1657

ST_106: tmp1666 (8434)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8405  %tmp1666 = add i32 %tmp_15_66_1_2, %tmp_15_66_1_1_2

ST_106: tmp1665 (8435)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8406  %tmp1665 = add i32 %tmp_15_66_1_1_1, %tmp1666

ST_106: tmp1668 (8436)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8407  %tmp1668 = add i32 %tmp_15_66_1_2_2, %tmp_15_66_1_2_1

ST_106: tmp1669 (8437)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8408  %tmp1669 = add i32 %tmp_15_66_2_0_1, %tmp_15_66_2

ST_106: tmp1667 (8438)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8409  %tmp1667 = add i32 %tmp1668, %tmp1669

ST_106: tmp1664 (8439)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8410  %tmp1664 = add i32 %tmp1665, %tmp1667

ST_106: tmp1672 (8440)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8411  %tmp1672 = add i32 %tmp_15_66_2_1_1, %tmp_15_66_2_1

ST_106: tmp1671 (8441)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8412  %tmp1671 = add i32 %tmp_15_66_2_0_2, %tmp1672

ST_106: tmp1674 (8442)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8413  %tmp1674 = add i32 %tmp_15_66_2_2, %tmp_15_66_2_1_2

ST_106: tmp1675 (8443)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8414  %tmp1675 = add i32 %tmp_15_66_2_2_2, %tmp_15_66_2_2_1

ST_106: tmp1673 (8444)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8415  %tmp1673 = add i32 %tmp1674, %tmp1675

ST_106: tmp1670 (8445)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8416  %tmp1670 = add i32 %tmp1671, %tmp1673

ST_106: tmp1663 (8446)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8417  %tmp1663 = add i32 %tmp1664, %tmp1670

ST_106: result_3_66_2_2_2 (8447)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8418  %result_3_66_2_2_2 = add nsw i32 %tmp1651, %tmp1663

ST_106: tmp_15_67_0_0_1 (8450)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8421  %tmp_15_67_0_0_1 = mul nsw i32 %A_0_load_204, %B_0_load_19

ST_106: A_0_load_207 (8451)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8422  %A_0_load_207 = load i32* %A_0_addr_207, align 4

ST_106: tmp_15_67_0_0_2 (8452)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8423  %tmp_15_67_0_0_2 = mul nsw i32 %A_0_load_207, %B_0_load_20

ST_106: A_0_load_208 (8455)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8426  %A_0_load_208 = load i32* %A_0_addr_208, align 4

ST_106: A_0_load_209 (8459)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8430  %A_0_load_209 = load i32* %A_0_addr_209, align 4

ST_106: A_1_load_207 (8463)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8434  %A_1_load_207 = load i32* %A_1_addr_207, align 4

ST_106: tmp_15_67_1_0_2 (8464)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8435  %tmp_15_67_1_0_2 = mul nsw i32 %A_1_load_207, %B_1_load_20

ST_106: tmp_15_67_1_1 (8465)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8436  %tmp_15_67_1_1 = mul nsw i32 %A_1_load_202, %B_1_load_21

ST_106: A_1_load_208 (8467)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8438  %A_1_load_208 = load i32* %A_1_addr_208, align 4

ST_106: A_1_load_209 (8471)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8442  %A_1_load_209 = load i32* %A_1_addr_209, align 4

ST_106: A_2_load_207 (8475)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8446  %A_2_load_207 = load i32* %A_2_addr_207, align 4

ST_106: A_2_load_208 (8479)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8450  %A_2_load_208 = load i32* %A_2_addr_208, align 4

ST_106: A_2_load_209 (8483)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8454  %A_2_load_209 = load i32* %A_2_addr_209, align 4

ST_106: tmp1679 (8485)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8456  %tmp1679 = add i32 %tmp_15_67_0_0_2, %tmp_15_66

ST_106: tmp1678 (8486)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8457  %tmp1678 = add i32 %tmp_15_67_0_0_1, %tmp1679

ST_106: tmp1687 (8493)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8464  %tmp1687 = add i32 %tmp_15_67_1_1, %tmp_15_67_1_0_2

ST_106: tmp1685 (8494)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8465  %tmp1685 = add i32 %tmp1686, %tmp1687

ST_106: tmp_15_67 (8512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8483  %tmp_15_67 = mul nsw i32 %A_0_load_204, %B_0_load_18


 <State 107>: 8.21ns
ST_107: tmp_84 (301)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:272  %tmp_84 = add i17 %tmp_14, 70

ST_107: tmp_86_cast (302)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:273  %tmp_86_cast = sext i17 %tmp_84 to i64

ST_107: A_0_addr_210 (303)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:274  %A_0_addr_210 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_86_cast

ST_107: A_1_addr_210 (833)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:804  %A_1_addr_210 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_86_cast

ST_107: A_2_addr_210 (1057)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1028  %A_2_addr_210 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_86_cast

ST_107: tmp_305 (1411)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1382  %tmp_305 = add i22 %tmp_239, 66

ST_107: tmp_307_cast (1412)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1383  %tmp_307_cast = sext i22 %tmp_305 to i64

ST_107: C_addr_66 (1413)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1384  %C_addr_66 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_307_cast

ST_107: tmp_534 (2103)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2074  %tmp_534 = add i17 %tmp_464, 70

ST_107: tmp_535_cast (2104)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2075  %tmp_535_cast = sext i17 %tmp_534 to i64

ST_107: A_0_addr_211 (2105)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2076  %A_0_addr_211 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_535_cast

ST_107: A_1_addr_211 (2635)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2606  %A_1_addr_211 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_535_cast

ST_107: A_2_addr_211 (2859)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2830  %A_2_addr_211 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_535_cast

ST_107: StgValue_6806 (8448)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8419  store i32 %result_3_66_2_2_2, i32* %C_addr_66, align 4

ST_107: tmp_15_67_0_1 (8453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8424  %tmp_15_67_0_1 = mul nsw i32 %A_0_load_202, %B_0_load_21

ST_107: tmp_15_67_0_1_1 (8454)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8425  %tmp_15_67_0_1_1 = mul nsw i32 %A_0_load_205, %B_0_load_22

ST_107: A_0_load_208 (8455)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8426  %A_0_load_208 = load i32* %A_0_addr_208, align 4

ST_107: tmp_15_67_0_1_2 (8456)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8427  %tmp_15_67_0_1_2 = mul nsw i32 %A_0_load_208, %B_0_load_23

ST_107: tmp_15_67_0_2 (8457)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8428  %tmp_15_67_0_2 = mul nsw i32 %A_0_load_203, %B_0_load_24

ST_107: tmp_15_67_0_2_1 (8458)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8429  %tmp_15_67_0_2_1 = mul nsw i32 %A_0_load_206, %B_0_load_25

ST_107: A_0_load_209 (8459)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8430  %A_0_load_209 = load i32* %A_0_addr_209, align 4

ST_107: tmp_15_67_0_2_2 (8460)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8431  %tmp_15_67_0_2_2 = mul nsw i32 %A_0_load_209, %B_0_load_26

ST_107: tmp_15_67_1_1_1 (8466)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8437  %tmp_15_67_1_1_1 = mul nsw i32 %A_1_load_205, %B_1_load_22

ST_107: A_1_load_208 (8467)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8438  %A_1_load_208 = load i32* %A_1_addr_208, align 4

ST_107: tmp_15_67_1_1_2 (8468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8439  %tmp_15_67_1_1_2 = mul nsw i32 %A_1_load_208, %B_1_load_23

ST_107: tmp_15_67_1_2 (8469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8440  %tmp_15_67_1_2 = mul nsw i32 %A_1_load_203, %B_1_load_24

ST_107: tmp_15_67_1_2_1 (8470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8441  %tmp_15_67_1_2_1 = mul nsw i32 %A_1_load_206, %B_1_load_25

ST_107: A_1_load_209 (8471)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8442  %A_1_load_209 = load i32* %A_1_addr_209, align 4

ST_107: tmp_15_67_1_2_2 (8472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8443  %tmp_15_67_1_2_2 = mul nsw i32 %A_1_load_209, %B_1_load_26

ST_107: tmp_15_67_2 (8473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8444  %tmp_15_67_2 = mul nsw i32 %A_2_load_201, %B_2_load_18

ST_107: tmp_15_67_2_0_1 (8474)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8445  %tmp_15_67_2_0_1 = mul nsw i32 %A_2_load_204, %B_2_load_19

ST_107: tmp_15_67_2_0_2 (8476)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8447  %tmp_15_67_2_0_2 = mul nsw i32 %A_2_load_207, %B_2_load_20

ST_107: tmp_15_67_2_1 (8477)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8448  %tmp_15_67_2_1 = mul nsw i32 %A_2_load_202, %B_2_load_21

ST_107: tmp_15_67_2_1_1 (8478)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8449  %tmp_15_67_2_1_1 = mul nsw i32 %A_2_load_205, %B_2_load_22

ST_107: A_2_load_208 (8479)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8450  %A_2_load_208 = load i32* %A_2_addr_208, align 4

ST_107: tmp_15_67_2_1_2 (8480)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8451  %tmp_15_67_2_1_2 = mul nsw i32 %A_2_load_208, %B_2_load_23

ST_107: tmp_15_67_2_2 (8481)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8452  %tmp_15_67_2_2 = mul nsw i32 %A_2_load_203, %B_2_load_24

ST_107: tmp_15_67_2_2_1 (8482)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8453  %tmp_15_67_2_2_1 = mul nsw i32 %A_2_load_206, %B_2_load_25

ST_107: A_2_load_209 (8483)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8454  %A_2_load_209 = load i32* %A_2_addr_209, align 4

ST_107: tmp_15_67_2_2_2 (8484)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8455  %tmp_15_67_2_2_2 = mul nsw i32 %A_2_load_209, %B_2_load_26

ST_107: tmp1681 (8487)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8458  %tmp1681 = add i32 %tmp_15_67_0_1_2, %tmp_15_67_0_1_1

ST_107: tmp1680 (8488)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8459  %tmp1680 = add i32 %tmp_15_67_0_1, %tmp1681

ST_107: tmp1677 (8489)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8460  %tmp1677 = add i32 %tmp1678, %tmp1680

ST_107: tmp1684 (8490)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8461  %tmp1684 = add i32 %tmp_15_67_0_2_2, %tmp_15_67_0_2_1

ST_107: tmp1683 (8491)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8462  %tmp1683 = add i32 %tmp_15_67_0_2, %tmp1684

ST_107: tmp1682 (8495)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8466  %tmp1682 = add i32 %tmp1683, %tmp1685

ST_107: tmp1676 (8496)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8467  %tmp1676 = add i32 %tmp1677, %tmp1682

ST_107: tmp1691 (8497)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8468  %tmp1691 = add i32 %tmp_15_67_1_2, %tmp_15_67_1_1_2

ST_107: tmp1690 (8498)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8469  %tmp1690 = add i32 %tmp_15_67_1_1_1, %tmp1691

ST_107: tmp1693 (8499)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8470  %tmp1693 = add i32 %tmp_15_67_1_2_2, %tmp_15_67_1_2_1

ST_107: tmp1694 (8500)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8471  %tmp1694 = add i32 %tmp_15_67_2_0_1, %tmp_15_67_2

ST_107: tmp1692 (8501)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8472  %tmp1692 = add i32 %tmp1693, %tmp1694

ST_107: tmp1689 (8502)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8473  %tmp1689 = add i32 %tmp1690, %tmp1692

ST_107: tmp1697 (8503)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8474  %tmp1697 = add i32 %tmp_15_67_2_1_1, %tmp_15_67_2_1

ST_107: tmp1696 (8504)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8475  %tmp1696 = add i32 %tmp_15_67_2_0_2, %tmp1697

ST_107: tmp1699 (8505)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8476  %tmp1699 = add i32 %tmp_15_67_2_2, %tmp_15_67_2_1_2

ST_107: tmp1700 (8506)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8477  %tmp1700 = add i32 %tmp_15_67_2_2_2, %tmp_15_67_2_2_1

ST_107: tmp1698 (8507)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8478  %tmp1698 = add i32 %tmp1699, %tmp1700

ST_107: tmp1695 (8508)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8479  %tmp1695 = add i32 %tmp1696, %tmp1698

ST_107: tmp1688 (8509)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8480  %tmp1688 = add i32 %tmp1689, %tmp1695

ST_107: result_3_67_2_2_2 (8510)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8481  %result_3_67_2_2_2 = add nsw i32 %tmp1676, %tmp1688

ST_107: A_0_load_210 (8514)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8485  %A_0_load_210 = load i32* %A_0_addr_210, align 4

ST_107: tmp_15_68_0_1 (8516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8487  %tmp_15_68_0_1 = mul nsw i32 %A_0_load_205, %B_0_load_21

ST_107: A_0_load_211 (8518)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8489  %A_0_load_211 = load i32* %A_0_addr_211, align 4

ST_107: A_1_load_210 (8526)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8497  %A_1_load_210 = load i32* %A_1_addr_210, align 4

ST_107: A_1_load_211 (8530)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8501  %A_1_load_211 = load i32* %A_1_addr_211, align 4

ST_107: A_2_load_210 (8538)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8509  %A_2_load_210 = load i32* %A_2_addr_210, align 4

ST_107: A_2_load_211 (8542)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8513  %A_2_load_211 = load i32* %A_2_addr_211, align 4


 <State 108>: 7.32ns
ST_108: tmp_85 (304)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:275  %tmp_85 = add i17 %tmp_14, 71

ST_108: tmp_87_cast (305)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:276  %tmp_87_cast = sext i17 %tmp_85 to i64

ST_108: A_0_addr_213 (306)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:277  %A_0_addr_213 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_87_cast

ST_108: A_1_addr_213 (834)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:805  %A_1_addr_213 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_87_cast

ST_108: A_2_addr_213 (1058)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1029  %A_2_addr_213 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_87_cast

ST_108: tmp_306 (1414)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1385  %tmp_306 = add i22 %tmp_239, 67

ST_108: tmp_308_cast (1415)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1386  %tmp_308_cast = sext i22 %tmp_306 to i64

ST_108: C_addr_67 (1416)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1387  %C_addr_67 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_308_cast

ST_108: tmp_760 (3237)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3208  %tmp_760 = add i17 %tmp_690, 70

ST_108: tmp_761_cast (3238)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3209  %tmp_761_cast = sext i17 %tmp_760 to i64

ST_108: A_0_addr_212 (3239)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3210  %A_0_addr_212 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_761_cast

ST_108: A_1_addr_212 (3769)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3740  %A_1_addr_212 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_761_cast

ST_108: A_2_addr_212 (3993)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3964  %A_2_addr_212 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_761_cast

ST_108: StgValue_6874 (8448)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8419  store i32 %result_3_66_2_2_2, i32* %C_addr_66, align 4

ST_108: StgValue_6875 (8511)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8482  store i32 %result_3_67_2_2_2, i32* %C_addr_67, align 4

ST_108: tmp_15_68_0_0_1 (8513)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8484  %tmp_15_68_0_0_1 = mul nsw i32 %A_0_load_207, %B_0_load_19

ST_108: A_0_load_210 (8514)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8485  %A_0_load_210 = load i32* %A_0_addr_210, align 4

ST_108: tmp_15_68_0_0_2 (8515)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8486  %tmp_15_68_0_0_2 = mul nsw i32 %A_0_load_210, %B_0_load_20

ST_108: tmp_15_68_0_1_1 (8517)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8488  %tmp_15_68_0_1_1 = mul nsw i32 %A_0_load_208, %B_0_load_22

ST_108: A_0_load_211 (8518)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8489  %A_0_load_211 = load i32* %A_0_addr_211, align 4

ST_108: tmp_15_68_0_1_2 (8519)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8490  %tmp_15_68_0_1_2 = mul nsw i32 %A_0_load_211, %B_0_load_23

ST_108: A_0_load_212 (8522)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8493  %A_0_load_212 = load i32* %A_0_addr_212, align 4

ST_108: tmp_15_68_1_0_1 (8525)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8496  %tmp_15_68_1_0_1 = mul nsw i32 %A_1_load_207, %B_1_load_19

ST_108: A_1_load_210 (8526)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8497  %A_1_load_210 = load i32* %A_1_addr_210, align 4

ST_108: tmp_15_68_1_0_2 (8527)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8498  %tmp_15_68_1_0_2 = mul nsw i32 %A_1_load_210, %B_1_load_20

ST_108: tmp_15_68_1_1 (8528)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8499  %tmp_15_68_1_1 = mul nsw i32 %A_1_load_205, %B_1_load_21

ST_108: tmp_15_68_1_1_1 (8529)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8500  %tmp_15_68_1_1_1 = mul nsw i32 %A_1_load_208, %B_1_load_22

ST_108: A_1_load_211 (8530)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8501  %A_1_load_211 = load i32* %A_1_addr_211, align 4

ST_108: tmp_15_68_1_1_2 (8531)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8502  %tmp_15_68_1_1_2 = mul nsw i32 %A_1_load_211, %B_1_load_23

ST_108: tmp_15_68_1_2 (8532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8503  %tmp_15_68_1_2 = mul nsw i32 %A_1_load_206, %B_1_load_24

ST_108: A_1_load_212 (8534)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8505  %A_1_load_212 = load i32* %A_1_addr_212, align 4

ST_108: A_2_load_210 (8538)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8509  %A_2_load_210 = load i32* %A_2_addr_210, align 4

ST_108: A_2_load_211 (8542)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8513  %A_2_load_211 = load i32* %A_2_addr_211, align 4

ST_108: tmp_15_68_2_1_2 (8543)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8514  %tmp_15_68_2_1_2 = mul nsw i32 %A_2_load_211, %B_2_load_23

ST_108: tmp_15_68_2_2 (8544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8515  %tmp_15_68_2_2 = mul nsw i32 %A_2_load_206, %B_2_load_24

ST_108: A_2_load_212 (8546)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8517  %A_2_load_212 = load i32* %A_2_addr_212, align 4

ST_108: tmp1704 (8548)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8519  %tmp1704 = add i32 %tmp_15_68_0_0_2, %tmp_15_67

ST_108: tmp1703 (8549)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8520  %tmp1703 = add i32 %tmp_15_68_0_0_1, %tmp1704

ST_108: tmp1706 (8550)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8521  %tmp1706 = add i32 %tmp_15_68_0_1_2, %tmp_15_68_0_1_1

ST_108: tmp1705 (8551)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8522  %tmp1705 = add i32 %tmp_15_68_0_1, %tmp1706

ST_108: tmp1702 (8552)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8523  %tmp1702 = add i32 %tmp1703, %tmp1705

ST_108: tmp1711 (8555)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8526  %tmp1711 = add i32 %tmp_15_68_1_0_1, %tmp_15_68_1

ST_108: tmp1712 (8556)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8527  %tmp1712 = add i32 %tmp_15_68_1_1, %tmp_15_68_1_0_2

ST_108: tmp1710 (8557)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8528  %tmp1710 = add i32 %tmp1711, %tmp1712

ST_108: tmp1716 (8560)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8531  %tmp1716 = add i32 %tmp_15_68_1_2, %tmp_15_68_1_1_2

ST_108: tmp1715 (8561)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8532  %tmp1715 = add i32 %tmp_15_68_1_1_1, %tmp1716

ST_108: tmp1724 (8568)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8539  %tmp1724 = add i32 %tmp_15_68_2_2, %tmp_15_68_2_1_2

ST_108: B_0_load_27 (8575)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8546  %B_0_load_27 = load i32* %B_0_addr, align 4

ST_108: B_0_load_28 (8577)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8548  %B_0_load_28 = load i32* %B_0_addr_1, align 4

ST_108: A_0_load_213 (8579)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8550  %A_0_load_213 = load i32* %A_0_addr_213, align 4

ST_108: A_1_load_213 (8595)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8566  %A_1_load_213 = load i32* %A_1_addr_213, align 4

ST_108: A_2_load_213 (8607)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8578  %A_2_load_213 = load i32* %A_2_addr_213, align 4


 <State 109>: 8.21ns
ST_109: tmp_535 (2106)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2077  %tmp_535 = add i17 %tmp_464, 71

ST_109: tmp_536_cast (2107)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2078  %tmp_536_cast = sext i17 %tmp_535 to i64

ST_109: A_0_addr_214 (2108)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2079  %A_0_addr_214 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_536_cast

ST_109: A_1_addr_214 (2636)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2607  %A_1_addr_214 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_536_cast

ST_109: A_2_addr_214 (2860)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2831  %A_2_addr_214 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_536_cast

ST_109: tmp_761 (3240)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3211  %tmp_761 = add i17 %tmp_690, 71

ST_109: tmp_762_cast (3241)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3212  %tmp_762_cast = sext i17 %tmp_761 to i64

ST_109: A_0_addr_215 (3242)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3213  %A_0_addr_215 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_762_cast

ST_109: A_1_addr_215 (3770)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3741  %A_1_addr_215 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_762_cast

ST_109: A_2_addr_215 (3994)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3965  %A_2_addr_215 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_762_cast

ST_109: StgValue_6923 (8511)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8482  store i32 %result_3_67_2_2_2, i32* %C_addr_67, align 4

ST_109: tmp_15_68_0_2 (8520)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8491  %tmp_15_68_0_2 = mul nsw i32 %A_0_load_206, %B_0_load_24

ST_109: tmp_15_68_0_2_1 (8521)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8492  %tmp_15_68_0_2_1 = mul nsw i32 %A_0_load_209, %B_0_load_25

ST_109: A_0_load_212 (8522)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8493  %A_0_load_212 = load i32* %A_0_addr_212, align 4

ST_109: tmp_15_68_0_2_2 (8523)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8494  %tmp_15_68_0_2_2 = mul nsw i32 %A_0_load_212, %B_0_load_26

ST_109: tmp_15_68_1_2_1 (8533)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8504  %tmp_15_68_1_2_1 = mul nsw i32 %A_1_load_209, %B_1_load_25

ST_109: A_1_load_212 (8534)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8505  %A_1_load_212 = load i32* %A_1_addr_212, align 4

ST_109: tmp_15_68_1_2_2 (8535)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8506  %tmp_15_68_1_2_2 = mul nsw i32 %A_1_load_212, %B_1_load_26

ST_109: tmp_15_68_2 (8536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8507  %tmp_15_68_2 = mul nsw i32 %A_2_load_204, %B_2_load_18

ST_109: tmp_15_68_2_0_1 (8537)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8508  %tmp_15_68_2_0_1 = mul nsw i32 %A_2_load_207, %B_2_load_19

ST_109: tmp_15_68_2_0_2 (8539)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8510  %tmp_15_68_2_0_2 = mul nsw i32 %A_2_load_210, %B_2_load_20

ST_109: tmp_15_68_2_1 (8540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8511  %tmp_15_68_2_1 = mul nsw i32 %A_2_load_205, %B_2_load_21

ST_109: tmp_15_68_2_1_1 (8541)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8512  %tmp_15_68_2_1_1 = mul nsw i32 %A_2_load_208, %B_2_load_22

ST_109: tmp_15_68_2_2_1 (8545)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8516  %tmp_15_68_2_2_1 = mul nsw i32 %A_2_load_209, %B_2_load_25

ST_109: A_2_load_212 (8546)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8517  %A_2_load_212 = load i32* %A_2_addr_212, align 4

ST_109: tmp_15_68_2_2_2 (8547)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8518  %tmp_15_68_2_2_2 = mul nsw i32 %A_2_load_212, %B_2_load_26

ST_109: tmp1709 (8553)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8524  %tmp1709 = add i32 %tmp_15_68_0_2_2, %tmp_15_68_0_2_1

ST_109: tmp1708 (8554)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8525  %tmp1708 = add i32 %tmp_15_68_0_2, %tmp1709

ST_109: tmp1707 (8558)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8529  %tmp1707 = add i32 %tmp1708, %tmp1710

ST_109: tmp1701 (8559)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8530  %tmp1701 = add i32 %tmp1702, %tmp1707

ST_109: tmp1718 (8562)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8533  %tmp1718 = add i32 %tmp_15_68_1_2_2, %tmp_15_68_1_2_1

ST_109: tmp1719 (8563)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8534  %tmp1719 = add i32 %tmp_15_68_2_0_1, %tmp_15_68_2

ST_109: tmp1717 (8564)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8535  %tmp1717 = add i32 %tmp1718, %tmp1719

ST_109: tmp1714 (8565)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8536  %tmp1714 = add i32 %tmp1715, %tmp1717

ST_109: tmp1722 (8566)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8537  %tmp1722 = add i32 %tmp_15_68_2_1_1, %tmp_15_68_2_1

ST_109: tmp1721 (8567)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8538  %tmp1721 = add i32 %tmp_15_68_2_0_2, %tmp1722

ST_109: tmp1725 (8569)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8540  %tmp1725 = add i32 %tmp_15_68_2_2_2, %tmp_15_68_2_2_1

ST_109: tmp1723 (8570)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8541  %tmp1723 = add i32 %tmp1724, %tmp1725

ST_109: tmp1720 (8571)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8542  %tmp1720 = add i32 %tmp1721, %tmp1723

ST_109: tmp1713 (8572)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8543  %tmp1713 = add i32 %tmp1714, %tmp1720

ST_109: result_3_68_2_2_2 (8573)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8544  %result_3_68_2_2_2 = add nsw i32 %tmp1701, %tmp1713

ST_109: B_0_load_27 (8575)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8546  %B_0_load_27 = load i32* %B_0_addr, align 4

ST_109: B_0_load_28 (8577)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8548  %B_0_load_28 = load i32* %B_0_addr_1, align 4

ST_109: A_0_load_213 (8579)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8550  %A_0_load_213 = load i32* %A_0_addr_213, align 4

ST_109: B_0_load_29 (8580)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8551  %B_0_load_29 = load i32* %B_0_addr_2, align 4

ST_109: B_0_load_30 (8582)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8553  %B_0_load_30 = load i32* %B_0_addr_3, align 4

ST_109: A_0_load_214 (8586)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8557  %A_0_load_214 = load i32* %A_0_addr_214, align 4

ST_109: A_0_load_215 (8591)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8562  %A_0_load_215 = load i32* %A_0_addr_215, align 4

ST_109: tmp_15_69_1 (8593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8564  %tmp_15_69_1 = mul nsw i32 %A_1_load_207, %B_1_load_18

ST_109: tmp_15_69_1_0_1 (8594)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8565  %tmp_15_69_1_0_1 = mul nsw i32 %A_1_load_210, %B_1_load_19

ST_109: A_1_load_213 (8595)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8566  %A_1_load_213 = load i32* %A_1_addr_213, align 4

ST_109: tmp_15_69_1_0_2 (8596)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8567  %tmp_15_69_1_0_2 = mul nsw i32 %A_1_load_213, %B_1_load_20

ST_109: tmp_15_69_1_1 (8597)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8568  %tmp_15_69_1_1 = mul nsw i32 %A_1_load_208, %B_1_load_21

ST_109: A_1_load_214 (8599)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8570  %A_1_load_214 = load i32* %A_1_addr_214, align 4

ST_109: A_1_load_215 (8603)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8574  %A_1_load_215 = load i32* %A_1_addr_215, align 4

ST_109: A_2_load_213 (8607)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8578  %A_2_load_213 = load i32* %A_2_addr_213, align 4

ST_109: tmp_15_69_2_0_2 (8608)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8579  %tmp_15_69_2_0_2 = mul nsw i32 %A_2_load_213, %B_2_load_20

ST_109: tmp_15_69_2_1 (8609)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8580  %tmp_15_69_2_1 = mul nsw i32 %A_2_load_208, %B_2_load_21

ST_109: tmp_15_69_2_1_1 (8610)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8581  %tmp_15_69_2_1_1 = mul nsw i32 %A_2_load_211, %B_2_load_22

ST_109: A_2_load_214 (8611)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8582  %A_2_load_214 = load i32* %A_2_addr_214, align 4

ST_109: A_2_load_215 (8615)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8586  %A_2_load_215 = load i32* %A_2_addr_215, align 4

ST_109: tmp1736 (8624)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8595  %tmp1736 = add i32 %tmp_15_69_1_0_1, %tmp_15_69_1

ST_109: tmp1737 (8625)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8596  %tmp1737 = add i32 %tmp_15_69_1_1, %tmp_15_69_1_0_2

ST_109: tmp1735 (8626)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8597  %tmp1735 = add i32 %tmp1736, %tmp1737

ST_109: tmp1747 (8635)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8606  %tmp1747 = add i32 %tmp_15_69_2_1_1, %tmp_15_69_2_1

ST_109: tmp1746 (8636)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8607  %tmp1746 = add i32 %tmp_15_69_2_0_2, %tmp1747


 <State 110>: 7.32ns
ST_110: tmp_86 (307)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:278  %tmp_86 = add i17 %tmp_14, 72

ST_110: tmp_88_cast (308)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:279  %tmp_88_cast = sext i17 %tmp_86 to i64

ST_110: A_0_addr_216 (309)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:280  %A_0_addr_216 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_88_cast

ST_110: A_1_addr_216 (835)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:806  %A_1_addr_216 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_88_cast

ST_110: A_2_addr_216 (1059)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1030  %A_2_addr_216 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_88_cast

ST_110: tmp_307 (1417)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1388  %tmp_307 = add i22 %tmp_239, 68

ST_110: tmp_309_cast (1418)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1389  %tmp_309_cast = sext i22 %tmp_307 to i64

ST_110: C_addr_68 (1419)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1390  %C_addr_68 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_309_cast

ST_110: tmp_536 (2109)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2080  %tmp_536 = add i17 %tmp_464, 72

ST_110: tmp_537_cast (2110)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2081  %tmp_537_cast = sext i17 %tmp_536 to i64

ST_110: A_0_addr_217 (2111)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2082  %A_0_addr_217 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_537_cast

ST_110: A_1_addr_217 (2637)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2608  %A_1_addr_217 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_537_cast

ST_110: A_2_addr_217 (2861)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2832  %A_2_addr_217 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_537_cast

ST_110: StgValue_6992 (8574)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8545  store i32 %result_3_68_2_2_2, i32* %C_addr_68, align 4

ST_110: B_0_load_29 (8580)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8551  %B_0_load_29 = load i32* %B_0_addr_2, align 4

ST_110: B_0_load_30 (8582)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8553  %B_0_load_30 = load i32* %B_0_addr_3, align 4

ST_110: B_0_load_31 (8584)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8555  %B_0_load_31 = load i32* %B_0_addr_4, align 4

ST_110: A_0_load_214 (8586)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8557  %A_0_load_214 = load i32* %A_0_addr_214, align 4

ST_110: B_0_load_32 (8587)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8558  %B_0_load_32 = load i32* %B_0_addr_5, align 4

ST_110: A_0_load_215 (8591)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8562  %A_0_load_215 = load i32* %A_0_addr_215, align 4

ST_110: tmp_15_69_1_1_1 (8598)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8569  %tmp_15_69_1_1_1 = mul nsw i32 %A_1_load_211, %B_1_load_22

ST_110: A_1_load_214 (8599)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8570  %A_1_load_214 = load i32* %A_1_addr_214, align 4

ST_110: tmp_15_69_1_1_2 (8600)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8571  %tmp_15_69_1_1_2 = mul nsw i32 %A_1_load_214, %B_1_load_23

ST_110: tmp_15_69_1_2 (8601)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8572  %tmp_15_69_1_2 = mul nsw i32 %A_1_load_209, %B_1_load_24

ST_110: tmp_15_69_1_2_1 (8602)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8573  %tmp_15_69_1_2_1 = mul nsw i32 %A_1_load_212, %B_1_load_25

ST_110: A_1_load_215 (8603)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8574  %A_1_load_215 = load i32* %A_1_addr_215, align 4

ST_110: tmp_15_69_1_2_2 (8604)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8575  %tmp_15_69_1_2_2 = mul nsw i32 %A_1_load_215, %B_1_load_26

ST_110: tmp_15_69_2 (8605)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8576  %tmp_15_69_2 = mul nsw i32 %A_2_load_207, %B_2_load_18

ST_110: tmp_15_69_2_0_1 (8606)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8577  %tmp_15_69_2_0_1 = mul nsw i32 %A_2_load_210, %B_2_load_19

ST_110: A_2_load_214 (8611)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8582  %A_2_load_214 = load i32* %A_2_addr_214, align 4

ST_110: tmp_15_69_2_1_2 (8612)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8583  %tmp_15_69_2_1_2 = mul nsw i32 %A_2_load_214, %B_2_load_23

ST_110: tmp_15_69_2_2 (8613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8584  %tmp_15_69_2_2 = mul nsw i32 %A_2_load_209, %B_2_load_24

ST_110: tmp_15_69_2_2_1 (8614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8585  %tmp_15_69_2_2_1 = mul nsw i32 %A_2_load_212, %B_2_load_25

ST_110: A_2_load_215 (8615)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8586  %A_2_load_215 = load i32* %A_2_addr_215, align 4

ST_110: tmp_15_69_2_2_2 (8616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8587  %tmp_15_69_2_2_2 = mul nsw i32 %A_2_load_215, %B_2_load_26

ST_110: tmp1741 (8629)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8600  %tmp1741 = add i32 %tmp_15_69_1_2, %tmp_15_69_1_1_2

ST_110: tmp1740 (8630)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8601  %tmp1740 = add i32 %tmp_15_69_1_1_1, %tmp1741

ST_110: tmp1743 (8631)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8602  %tmp1743 = add i32 %tmp_15_69_1_2_2, %tmp_15_69_1_2_1

ST_110: tmp1744 (8632)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8603  %tmp1744 = add i32 %tmp_15_69_2_0_1, %tmp_15_69_2

ST_110: tmp1742 (8633)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8604  %tmp1742 = add i32 %tmp1743, %tmp1744

ST_110: tmp1739 (8634)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8605  %tmp1739 = add i32 %tmp1740, %tmp1742

ST_110: tmp1749 (8637)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8608  %tmp1749 = add i32 %tmp_15_69_2_2, %tmp_15_69_2_1_2

ST_110: tmp1750 (8638)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8609  %tmp1750 = add i32 %tmp_15_69_2_2_2, %tmp_15_69_2_2_1

ST_110: tmp1748 (8639)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8610  %tmp1748 = add i32 %tmp1749, %tmp1750

ST_110: tmp1745 (8640)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8611  %tmp1745 = add i32 %tmp1746, %tmp1748

ST_110: A_0_load_216 (8646)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8617  %A_0_load_216 = load i32* %A_0_addr_216, align 4

ST_110: A_0_load_217 (8650)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8621  %A_0_load_217 = load i32* %A_0_addr_217, align 4

ST_110: A_1_load_216 (8658)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8629  %A_1_load_216 = load i32* %A_1_addr_216, align 4

ST_110: A_1_load_217 (8662)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8633  %A_1_load_217 = load i32* %A_1_addr_217, align 4

ST_110: A_2_load_216 (8670)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8641  %A_2_load_216 = load i32* %A_2_addr_216, align 4

ST_110: A_2_load_217 (8674)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8645  %A_2_load_217 = load i32* %A_2_addr_217, align 4


 <State 111>: 8.21ns
ST_111: tmp_87 (310)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:281  %tmp_87 = add i17 %tmp_14, 73

ST_111: tmp_89_cast (311)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:282  %tmp_89_cast = sext i17 %tmp_87 to i64

ST_111: A_0_addr_219 (312)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:283  %A_0_addr_219 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_89_cast

ST_111: A_1_addr_219 (836)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:807  %A_1_addr_219 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_89_cast

ST_111: A_2_addr_219 (1060)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1031  %A_2_addr_219 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_89_cast

ST_111: tmp_762 (3243)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3214  %tmp_762 = add i17 %tmp_690, 72

ST_111: tmp_763_cast (3244)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3215  %tmp_763_cast = sext i17 %tmp_762 to i64

ST_111: A_0_addr_218 (3245)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3216  %A_0_addr_218 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_763_cast

ST_111: A_1_addr_218 (3771)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3742  %A_1_addr_218 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_763_cast

ST_111: A_2_addr_218 (3995)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3966  %A_2_addr_218 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_763_cast

ST_111: StgValue_7040 (8574)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8545  store i32 %result_3_68_2_2_2, i32* %C_addr_68, align 4

ST_111: tmp_15_68 (8576)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8547  %tmp_15_68 = mul nsw i32 %A_0_load_207, %B_0_load_27

ST_111: tmp_15_69_0_0_1 (8578)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8549  %tmp_15_69_0_0_1 = mul nsw i32 %A_0_load_210, %B_0_load_28

ST_111: tmp_15_69_0_0_2 (8581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8552  %tmp_15_69_0_0_2 = mul nsw i32 %A_0_load_213, %B_0_load_29

ST_111: tmp_15_69_0_1 (8583)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8554  %tmp_15_69_0_1 = mul nsw i32 %A_0_load_208, %B_0_load_30

ST_111: B_0_load_31 (8584)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8555  %B_0_load_31 = load i32* %B_0_addr_4, align 4

ST_111: tmp_15_69_0_1_1 (8585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8556  %tmp_15_69_0_1_1 = mul nsw i32 %A_0_load_211, %B_0_load_31

ST_111: B_0_load_32 (8587)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8558  %B_0_load_32 = load i32* %B_0_addr_5, align 4

ST_111: tmp_15_69_0_1_2 (8588)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8559  %tmp_15_69_0_1_2 = mul nsw i32 %A_0_load_214, %B_0_load_32

ST_111: tmp_15_69_0_2 (8589)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8560  %tmp_15_69_0_2 = mul nsw i32 %A_0_load_209, %B_0_load_24

ST_111: tmp_15_69_0_2_1 (8590)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8561  %tmp_15_69_0_2_1 = mul nsw i32 %A_0_load_212, %B_0_load_25

ST_111: tmp_15_69_0_2_2 (8592)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8563  %tmp_15_69_0_2_2 = mul nsw i32 %A_0_load_215, %B_0_load_26

ST_111: tmp1729 (8617)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8588  %tmp1729 = add i32 %tmp_15_69_0_0_2, %tmp_15_68

ST_111: tmp1728 (8618)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8589  %tmp1728 = add i32 %tmp_15_69_0_0_1, %tmp1729

ST_111: tmp1731 (8619)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8590  %tmp1731 = add i32 %tmp_15_69_0_1_2, %tmp_15_69_0_1_1

ST_111: tmp1730 (8620)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8591  %tmp1730 = add i32 %tmp_15_69_0_1, %tmp1731

ST_111: tmp1727 (8621)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8592  %tmp1727 = add i32 %tmp1728, %tmp1730

ST_111: tmp1734 (8622)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8593  %tmp1734 = add i32 %tmp_15_69_0_2_2, %tmp_15_69_0_2_1

ST_111: tmp1733 (8623)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8594  %tmp1733 = add i32 %tmp_15_69_0_2, %tmp1734

ST_111: tmp1732 (8627)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8598  %tmp1732 = add i32 %tmp1733, %tmp1735

ST_111: tmp1726 (8628)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8599  %tmp1726 = add i32 %tmp1727, %tmp1732

ST_111: tmp1738 (8641)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8612  %tmp1738 = add i32 %tmp1739, %tmp1745

ST_111: result_3_69_2_2_2 (8642)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8613  %result_3_69_2_2_2 = add nsw i32 %tmp1726, %tmp1738

ST_111: tmp_15_69 (8644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8615  %tmp_15_69 = mul nsw i32 %A_0_load_210, %B_0_load_27

ST_111: tmp_15_70_0_0_1 (8645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8616  %tmp_15_70_0_0_1 = mul nsw i32 %A_0_load_213, %B_0_load_28

ST_111: A_0_load_216 (8646)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8617  %A_0_load_216 = load i32* %A_0_addr_216, align 4

ST_111: tmp_15_70_0_0_2 (8647)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8618  %tmp_15_70_0_0_2 = mul nsw i32 %A_0_load_216, %B_0_load_29

ST_111: tmp_15_70_0_1 (8648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8619  %tmp_15_70_0_1 = mul nsw i32 %A_0_load_211, %B_0_load_30

ST_111: tmp_15_70_0_1_1 (8649)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8620  %tmp_15_70_0_1_1 = mul nsw i32 %A_0_load_214, %B_0_load_31

ST_111: A_0_load_217 (8650)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8621  %A_0_load_217 = load i32* %A_0_addr_217, align 4

ST_111: tmp_15_70_0_1_2 (8651)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8622  %tmp_15_70_0_1_2 = mul nsw i32 %A_0_load_217, %B_0_load_32

ST_111: A_0_load_218 (8654)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8625  %A_0_load_218 = load i32* %A_0_addr_218, align 4

ST_111: tmp_15_70_1 (8656)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8627  %tmp_15_70_1 = mul nsw i32 %A_1_load_210, %B_1_load_18

ST_111: tmp_15_70_1_0_1 (8657)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8628  %tmp_15_70_1_0_1 = mul nsw i32 %A_1_load_213, %B_1_load_19

ST_111: A_1_load_216 (8658)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8629  %A_1_load_216 = load i32* %A_1_addr_216, align 4

ST_111: tmp_15_70_1_0_2 (8659)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8630  %tmp_15_70_1_0_2 = mul nsw i32 %A_1_load_216, %B_1_load_20

ST_111: tmp_15_70_1_1 (8660)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8631  %tmp_15_70_1_1 = mul nsw i32 %A_1_load_211, %B_1_load_21

ST_111: A_1_load_217 (8662)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8633  %A_1_load_217 = load i32* %A_1_addr_217, align 4

ST_111: A_1_load_218 (8666)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8637  %A_1_load_218 = load i32* %A_1_addr_218, align 4

ST_111: A_2_load_216 (8670)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8641  %A_2_load_216 = load i32* %A_2_addr_216, align 4

ST_111: A_2_load_217 (8674)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8645  %A_2_load_217 = load i32* %A_2_addr_217, align 4

ST_111: A_2_load_218 (8678)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8649  %A_2_load_218 = load i32* %A_2_addr_218, align 4

ST_111: tmp1754 (8680)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8651  %tmp1754 = add i32 %tmp_15_70_0_0_2, %tmp_15_69

ST_111: tmp1753 (8681)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8652  %tmp1753 = add i32 %tmp_15_70_0_0_1, %tmp1754

ST_111: tmp1756 (8682)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8653  %tmp1756 = add i32 %tmp_15_70_0_1_2, %tmp_15_70_0_1_1

ST_111: tmp1755 (8683)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8654  %tmp1755 = add i32 %tmp_15_70_0_1, %tmp1756

ST_111: tmp1752 (8684)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8655  %tmp1752 = add i32 %tmp1753, %tmp1755

ST_111: tmp1761 (8687)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8658  %tmp1761 = add i32 %tmp_15_70_1_0_1, %tmp_15_70_1

ST_111: tmp1762 (8688)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8659  %tmp1762 = add i32 %tmp_15_70_1_1, %tmp_15_70_1_0_2

ST_111: tmp1760 (8689)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8660  %tmp1760 = add i32 %tmp1761, %tmp1762

ST_111: A_0_load_219 (8709)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8680  %A_0_load_219 = load i32* %A_0_addr_219, align 4

ST_111: A_1_load_219 (8721)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8692  %A_1_load_219 = load i32* %A_1_addr_219, align 4

ST_111: A_2_load_219 (8733)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8704  %A_2_load_219 = load i32* %A_2_addr_219, align 4


 <State 112>: 8.21ns
ST_112: tmp_308 (1420)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1391  %tmp_308 = add i22 %tmp_239, 69

ST_112: tmp_310_cast (1421)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1392  %tmp_310_cast = sext i22 %tmp_308 to i64

ST_112: C_addr_69 (1422)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1393  %C_addr_69 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_310_cast

ST_112: tmp_537 (2112)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2083  %tmp_537 = add i17 %tmp_464, 73

ST_112: tmp_538_cast (2113)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2084  %tmp_538_cast = sext i17 %tmp_537 to i64

ST_112: A_0_addr_220 (2114)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2085  %A_0_addr_220 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_538_cast

ST_112: A_1_addr_220 (2638)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2609  %A_1_addr_220 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_538_cast

ST_112: A_2_addr_220 (2862)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2833  %A_2_addr_220 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_538_cast

ST_112: tmp_763 (3246)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3217  %tmp_763 = add i17 %tmp_690, 73

ST_112: tmp_764_cast (3247)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3218  %tmp_764_cast = sext i17 %tmp_763 to i64

ST_112: A_0_addr_221 (3248)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3219  %A_0_addr_221 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_764_cast

ST_112: A_1_addr_221 (3772)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3743  %A_1_addr_221 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_764_cast

ST_112: A_2_addr_221 (3996)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3967  %A_2_addr_221 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_764_cast

ST_112: StgValue_7106 (8643)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8614  store i32 %result_3_69_2_2_2, i32* %C_addr_69, align 4

ST_112: tmp_15_70_0_2 (8652)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8623  %tmp_15_70_0_2 = mul nsw i32 %A_0_load_212, %B_0_load_24

ST_112: tmp_15_70_0_2_1 (8653)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8624  %tmp_15_70_0_2_1 = mul nsw i32 %A_0_load_215, %B_0_load_25

ST_112: A_0_load_218 (8654)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8625  %A_0_load_218 = load i32* %A_0_addr_218, align 4

ST_112: tmp_15_70_0_2_2 (8655)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8626  %tmp_15_70_0_2_2 = mul nsw i32 %A_0_load_218, %B_0_load_26

ST_112: tmp_15_70_1_1_1 (8661)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8632  %tmp_15_70_1_1_1 = mul nsw i32 %A_1_load_214, %B_1_load_22

ST_112: tmp_15_70_1_1_2 (8663)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8634  %tmp_15_70_1_1_2 = mul nsw i32 %A_1_load_217, %B_1_load_23

ST_112: tmp_15_70_1_2 (8664)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8635  %tmp_15_70_1_2 = mul nsw i32 %A_1_load_212, %B_1_load_24

ST_112: tmp_15_70_1_2_1 (8665)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8636  %tmp_15_70_1_2_1 = mul nsw i32 %A_1_load_215, %B_1_load_25

ST_112: A_1_load_218 (8666)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8637  %A_1_load_218 = load i32* %A_1_addr_218, align 4

ST_112: tmp_15_70_1_2_2 (8667)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8638  %tmp_15_70_1_2_2 = mul nsw i32 %A_1_load_218, %B_1_load_26

ST_112: tmp_15_70_2 (8668)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8639  %tmp_15_70_2 = mul nsw i32 %A_2_load_210, %B_2_load_18

ST_112: tmp_15_70_2_0_1 (8669)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8640  %tmp_15_70_2_0_1 = mul nsw i32 %A_2_load_213, %B_2_load_19

ST_112: tmp_15_70_2_0_2 (8671)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8642  %tmp_15_70_2_0_2 = mul nsw i32 %A_2_load_216, %B_2_load_20

ST_112: tmp_15_70_2_1 (8672)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8643  %tmp_15_70_2_1 = mul nsw i32 %A_2_load_211, %B_2_load_21

ST_112: tmp_15_70_2_1_1 (8673)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8644  %tmp_15_70_2_1_1 = mul nsw i32 %A_2_load_214, %B_2_load_22

ST_112: tmp_15_70_2_1_2 (8675)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8646  %tmp_15_70_2_1_2 = mul nsw i32 %A_2_load_217, %B_2_load_23

ST_112: tmp_15_70_2_2 (8676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8647  %tmp_15_70_2_2 = mul nsw i32 %A_2_load_212, %B_2_load_24

ST_112: tmp_15_70_2_2_1 (8677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8648  %tmp_15_70_2_2_1 = mul nsw i32 %A_2_load_215, %B_2_load_25

ST_112: A_2_load_218 (8678)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8649  %A_2_load_218 = load i32* %A_2_addr_218, align 4

ST_112: tmp_15_70_2_2_2 (8679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8650  %tmp_15_70_2_2_2 = mul nsw i32 %A_2_load_218, %B_2_load_26

ST_112: tmp1759 (8685)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8656  %tmp1759 = add i32 %tmp_15_70_0_2_2, %tmp_15_70_0_2_1

ST_112: tmp1758 (8686)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8657  %tmp1758 = add i32 %tmp_15_70_0_2, %tmp1759

ST_112: tmp1757 (8690)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8661  %tmp1757 = add i32 %tmp1758, %tmp1760

ST_112: tmp1751 (8691)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8662  %tmp1751 = add i32 %tmp1752, %tmp1757

ST_112: tmp1766 (8692)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8663  %tmp1766 = add i32 %tmp_15_70_1_2, %tmp_15_70_1_1_2

ST_112: tmp1765 (8693)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8664  %tmp1765 = add i32 %tmp_15_70_1_1_1, %tmp1766

ST_112: tmp1768 (8694)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8665  %tmp1768 = add i32 %tmp_15_70_1_2_2, %tmp_15_70_1_2_1

ST_112: tmp1769 (8695)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8666  %tmp1769 = add i32 %tmp_15_70_2_0_1, %tmp_15_70_2

ST_112: tmp1767 (8696)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8667  %tmp1767 = add i32 %tmp1768, %tmp1769

ST_112: tmp1764 (8697)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8668  %tmp1764 = add i32 %tmp1765, %tmp1767

ST_112: tmp1772 (8698)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8669  %tmp1772 = add i32 %tmp_15_70_2_1_1, %tmp_15_70_2_1

ST_112: tmp1771 (8699)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8670  %tmp1771 = add i32 %tmp_15_70_2_0_2, %tmp1772

ST_112: tmp1774 (8700)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8671  %tmp1774 = add i32 %tmp_15_70_2_2, %tmp_15_70_2_1_2

ST_112: tmp1775 (8701)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8672  %tmp1775 = add i32 %tmp_15_70_2_2_2, %tmp_15_70_2_2_1

ST_112: tmp1773 (8702)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8673  %tmp1773 = add i32 %tmp1774, %tmp1775

ST_112: tmp1770 (8703)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8674  %tmp1770 = add i32 %tmp1771, %tmp1773

ST_112: tmp1763 (8704)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8675  %tmp1763 = add i32 %tmp1764, %tmp1770

ST_112: result_3_70_2_2_2 (8705)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8676  %result_3_70_2_2_2 = add nsw i32 %tmp1751, %tmp1763

ST_112: A_0_load_219 (8709)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8680  %A_0_load_219 = load i32* %A_0_addr_219, align 4

ST_112: A_0_load_220 (8713)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8684  %A_0_load_220 = load i32* %A_0_addr_220, align 4

ST_112: A_0_load_221 (8717)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8688  %A_0_load_221 = load i32* %A_0_addr_221, align 4

ST_112: tmp_15_71_1 (8719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8690  %tmp_15_71_1 = mul nsw i32 %A_1_load_213, %B_1_load_18

ST_112: tmp_15_71_1_0_1 (8720)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8691  %tmp_15_71_1_0_1 = mul nsw i32 %A_1_load_216, %B_1_load_19

ST_112: A_1_load_219 (8721)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8692  %A_1_load_219 = load i32* %A_1_addr_219, align 4

ST_112: tmp_15_71_1_0_2 (8722)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8693  %tmp_15_71_1_0_2 = mul nsw i32 %A_1_load_219, %B_1_load_20

ST_112: tmp_15_71_1_1 (8723)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8694  %tmp_15_71_1_1 = mul nsw i32 %A_1_load_214, %B_1_load_21

ST_112: A_1_load_220 (8725)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8696  %A_1_load_220 = load i32* %A_1_addr_220, align 4

ST_112: A_1_load_221 (8729)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8700  %A_1_load_221 = load i32* %A_1_addr_221, align 4

ST_112: A_2_load_219 (8733)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8704  %A_2_load_219 = load i32* %A_2_addr_219, align 4

ST_112: A_2_load_220 (8737)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8708  %A_2_load_220 = load i32* %A_2_addr_220, align 4

ST_112: A_2_load_221 (8741)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8712  %A_2_load_221 = load i32* %A_2_addr_221, align 4

ST_112: tmp1786 (8750)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8721  %tmp1786 = add i32 %tmp_15_71_1_0_1, %tmp_15_71_1

ST_112: tmp1787 (8751)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8722  %tmp1787 = add i32 %tmp_15_71_1_1, %tmp_15_71_1_0_2

ST_112: tmp1785 (8752)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8723  %tmp1785 = add i32 %tmp1786, %tmp1787


 <State 113>: 8.21ns
ST_113: tmp_88 (313)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:284  %tmp_88 = add i17 %tmp_14, 74

ST_113: tmp_90_cast (314)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:285  %tmp_90_cast = sext i17 %tmp_88 to i64

ST_113: A_0_addr_222 (315)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:286  %A_0_addr_222 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_90_cast

ST_113: A_1_addr_222 (837)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:808  %A_1_addr_222 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_90_cast

ST_113: A_2_addr_222 (1061)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1032  %A_2_addr_222 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_90_cast

ST_113: tmp_309 (1423)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1394  %tmp_309 = add i22 %tmp_239, 70

ST_113: tmp_311_cast (1424)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1395  %tmp_311_cast = sext i22 %tmp_309 to i64

ST_113: C_addr_70 (1425)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1396  %C_addr_70 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_311_cast

ST_113: tmp_538 (2115)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2086  %tmp_538 = add i17 %tmp_464, 74

ST_113: tmp_539_cast (2116)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2087  %tmp_539_cast = sext i17 %tmp_538 to i64

ST_113: A_0_addr_223 (2117)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2088  %A_0_addr_223 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_539_cast

ST_113: A_1_addr_223 (2639)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2610  %A_1_addr_223 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_539_cast

ST_113: A_2_addr_223 (2863)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2834  %A_2_addr_223 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_539_cast

ST_113: StgValue_7174 (8643)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8614  store i32 %result_3_69_2_2_2, i32* %C_addr_69, align 4

ST_113: StgValue_7175 (8706)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8677  store i32 %result_3_70_2_2_2, i32* %C_addr_70, align 4

ST_113: tmp_15_70 (8707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8678  %tmp_15_70 = mul nsw i32 %A_0_load_213, %B_0_load_27

ST_113: tmp_15_71_0_0_1 (8708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8679  %tmp_15_71_0_0_1 = mul nsw i32 %A_0_load_216, %B_0_load_28

ST_113: tmp_15_71_0_0_2 (8710)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8681  %tmp_15_71_0_0_2 = mul nsw i32 %A_0_load_219, %B_0_load_29

ST_113: tmp_15_71_0_1 (8711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8682  %tmp_15_71_0_1 = mul nsw i32 %A_0_load_214, %B_0_load_30

ST_113: tmp_15_71_0_1_1 (8712)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8683  %tmp_15_71_0_1_1 = mul nsw i32 %A_0_load_217, %B_0_load_31

ST_113: A_0_load_220 (8713)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8684  %A_0_load_220 = load i32* %A_0_addr_220, align 4

ST_113: tmp_15_71_0_1_2 (8714)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8685  %tmp_15_71_0_1_2 = mul nsw i32 %A_0_load_220, %B_0_load_32

ST_113: tmp_15_71_0_2 (8715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8686  %tmp_15_71_0_2 = mul nsw i32 %A_0_load_215, %B_0_load_24

ST_113: tmp_15_71_0_2_1 (8716)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8687  %tmp_15_71_0_2_1 = mul nsw i32 %A_0_load_218, %B_0_load_25

ST_113: A_0_load_221 (8717)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8688  %A_0_load_221 = load i32* %A_0_addr_221, align 4

ST_113: tmp_15_71_0_2_2 (8718)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8689  %tmp_15_71_0_2_2 = mul nsw i32 %A_0_load_221, %B_0_load_26

ST_113: tmp_15_71_1_1_1 (8724)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8695  %tmp_15_71_1_1_1 = mul nsw i32 %A_1_load_217, %B_1_load_22

ST_113: A_1_load_220 (8725)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8696  %A_1_load_220 = load i32* %A_1_addr_220, align 4

ST_113: tmp_15_71_1_1_2 (8726)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8697  %tmp_15_71_1_1_2 = mul nsw i32 %A_1_load_220, %B_1_load_23

ST_113: tmp_15_71_1_2 (8727)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8698  %tmp_15_71_1_2 = mul nsw i32 %A_1_load_215, %B_1_load_24

ST_113: tmp_15_71_1_2_1 (8728)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8699  %tmp_15_71_1_2_1 = mul nsw i32 %A_1_load_218, %B_1_load_25

ST_113: A_1_load_221 (8729)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8700  %A_1_load_221 = load i32* %A_1_addr_221, align 4

ST_113: tmp_15_71_1_2_2 (8730)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8701  %tmp_15_71_1_2_2 = mul nsw i32 %A_1_load_221, %B_1_load_26

ST_113: tmp_15_71_2 (8731)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8702  %tmp_15_71_2 = mul nsw i32 %A_2_load_213, %B_2_load_18

ST_113: tmp_15_71_2_0_1 (8732)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8703  %tmp_15_71_2_0_1 = mul nsw i32 %A_2_load_216, %B_2_load_19

ST_113: tmp_15_71_2_0_2 (8734)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8705  %tmp_15_71_2_0_2 = mul nsw i32 %A_2_load_219, %B_2_load_20

ST_113: tmp_15_71_2_1 (8735)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8706  %tmp_15_71_2_1 = mul nsw i32 %A_2_load_214, %B_2_load_21

ST_113: tmp_15_71_2_1_1 (8736)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8707  %tmp_15_71_2_1_1 = mul nsw i32 %A_2_load_217, %B_2_load_22

ST_113: A_2_load_220 (8737)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8708  %A_2_load_220 = load i32* %A_2_addr_220, align 4

ST_113: tmp_15_71_2_1_2 (8738)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8709  %tmp_15_71_2_1_2 = mul nsw i32 %A_2_load_220, %B_2_load_23

ST_113: tmp_15_71_2_2 (8739)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8710  %tmp_15_71_2_2 = mul nsw i32 %A_2_load_215, %B_2_load_24

ST_113: tmp_15_71_2_2_1 (8740)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8711  %tmp_15_71_2_2_1 = mul nsw i32 %A_2_load_218, %B_2_load_25

ST_113: A_2_load_221 (8741)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8712  %A_2_load_221 = load i32* %A_2_addr_221, align 4

ST_113: tmp_15_71_2_2_2 (8742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8713  %tmp_15_71_2_2_2 = mul nsw i32 %A_2_load_221, %B_2_load_26

ST_113: tmp1779 (8743)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8714  %tmp1779 = add i32 %tmp_15_71_0_0_2, %tmp_15_70

ST_113: tmp1778 (8744)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8715  %tmp1778 = add i32 %tmp_15_71_0_0_1, %tmp1779

ST_113: tmp1781 (8745)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8716  %tmp1781 = add i32 %tmp_15_71_0_1_2, %tmp_15_71_0_1_1

ST_113: tmp1780 (8746)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8717  %tmp1780 = add i32 %tmp_15_71_0_1, %tmp1781

ST_113: tmp1777 (8747)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8718  %tmp1777 = add i32 %tmp1778, %tmp1780

ST_113: tmp1784 (8748)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8719  %tmp1784 = add i32 %tmp_15_71_0_2_2, %tmp_15_71_0_2_1

ST_113: tmp1783 (8749)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8720  %tmp1783 = add i32 %tmp_15_71_0_2, %tmp1784

ST_113: tmp1782 (8753)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8724  %tmp1782 = add i32 %tmp1783, %tmp1785

ST_113: tmp1776 (8754)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8725  %tmp1776 = add i32 %tmp1777, %tmp1782

ST_113: tmp1791 (8755)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8726  %tmp1791 = add i32 %tmp_15_71_1_2, %tmp_15_71_1_1_2

ST_113: tmp1790 (8756)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8727  %tmp1790 = add i32 %tmp_15_71_1_1_1, %tmp1791

ST_113: tmp1793 (8757)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8728  %tmp1793 = add i32 %tmp_15_71_1_2_2, %tmp_15_71_1_2_1

ST_113: tmp1794 (8758)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8729  %tmp1794 = add i32 %tmp_15_71_2_0_1, %tmp_15_71_2

ST_113: tmp1792 (8759)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8730  %tmp1792 = add i32 %tmp1793, %tmp1794

ST_113: tmp1789 (8760)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8731  %tmp1789 = add i32 %tmp1790, %tmp1792

ST_113: tmp1797 (8761)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8732  %tmp1797 = add i32 %tmp_15_71_2_1_1, %tmp_15_71_2_1

ST_113: tmp1796 (8762)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8733  %tmp1796 = add i32 %tmp_15_71_2_0_2, %tmp1797

ST_113: tmp1799 (8763)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8734  %tmp1799 = add i32 %tmp_15_71_2_2, %tmp_15_71_2_1_2

ST_113: tmp1800 (8764)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8735  %tmp1800 = add i32 %tmp_15_71_2_2_2, %tmp_15_71_2_2_1

ST_113: tmp1798 (8765)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8736  %tmp1798 = add i32 %tmp1799, %tmp1800

ST_113: tmp1795 (8766)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8737  %tmp1795 = add i32 %tmp1796, %tmp1798

ST_113: tmp1788 (8767)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8738  %tmp1788 = add i32 %tmp1789, %tmp1795

ST_113: result_3_71_2_2_2 (8768)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8739  %result_3_71_2_2_2 = add nsw i32 %tmp1776, %tmp1788

ST_113: A_0_load_222 (8772)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8743  %A_0_load_222 = load i32* %A_0_addr_222, align 4

ST_113: A_0_load_223 (8776)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8747  %A_0_load_223 = load i32* %A_0_addr_223, align 4

ST_113: A_1_load_222 (8784)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8755  %A_1_load_222 = load i32* %A_1_addr_222, align 4

ST_113: A_1_load_223 (8788)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8759  %A_1_load_223 = load i32* %A_1_addr_223, align 4

ST_113: A_2_load_222 (8796)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8767  %A_2_load_222 = load i32* %A_2_addr_222, align 4

ST_113: A_2_load_223 (8800)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8771  %A_2_load_223 = load i32* %A_2_addr_223, align 4


 <State 114>: 7.32ns
ST_114: tmp_89 (316)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:287  %tmp_89 = add i17 %tmp_14, 75

ST_114: tmp_91_cast (317)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:288  %tmp_91_cast = sext i17 %tmp_89 to i64

ST_114: A_0_addr_225 (318)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:289  %A_0_addr_225 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_91_cast

ST_114: A_1_addr_225 (838)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:809  %A_1_addr_225 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_91_cast

ST_114: A_2_addr_225 (1062)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1033  %A_2_addr_225 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_91_cast

ST_114: tmp_310 (1426)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1397  %tmp_310 = add i22 %tmp_239, 71

ST_114: tmp_312_cast (1427)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1398  %tmp_312_cast = sext i22 %tmp_310 to i64

ST_114: C_addr_71 (1428)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1399  %C_addr_71 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_312_cast

ST_114: tmp_764 (3249)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3220  %tmp_764 = add i17 %tmp_690, 74

ST_114: tmp_765_cast (3250)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3221  %tmp_765_cast = sext i17 %tmp_764 to i64

ST_114: A_0_addr_224 (3251)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3222  %A_0_addr_224 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_765_cast

ST_114: A_1_addr_224 (3773)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3744  %A_1_addr_224 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_765_cast

ST_114: A_2_addr_224 (3997)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3968  %A_2_addr_224 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_765_cast

ST_114: StgValue_7247 (8706)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8677  store i32 %result_3_70_2_2_2, i32* %C_addr_70, align 4

ST_114: StgValue_7248 (8769)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8740  store i32 %result_3_71_2_2_2, i32* %C_addr_71, align 4

ST_114: tmp_15_71 (8770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8741  %tmp_15_71 = mul nsw i32 %A_0_load_216, %B_0_load_27

ST_114: tmp_15_72_0_0_1 (8771)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8742  %tmp_15_72_0_0_1 = mul nsw i32 %A_0_load_219, %B_0_load_28

ST_114: A_0_load_222 (8772)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8743  %A_0_load_222 = load i32* %A_0_addr_222, align 4

ST_114: tmp_15_72_0_0_2 (8773)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8744  %tmp_15_72_0_0_2 = mul nsw i32 %A_0_load_222, %B_0_load_29

ST_114: tmp_15_72_0_1 (8774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8745  %tmp_15_72_0_1 = mul nsw i32 %A_0_load_217, %B_0_load_30

ST_114: tmp_15_72_0_1_1 (8775)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8746  %tmp_15_72_0_1_1 = mul nsw i32 %A_0_load_220, %B_0_load_31

ST_114: A_0_load_223 (8776)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8747  %A_0_load_223 = load i32* %A_0_addr_223, align 4

ST_114: tmp_15_72_0_1_2 (8777)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8748  %tmp_15_72_0_1_2 = mul nsw i32 %A_0_load_223, %B_0_load_32

ST_114: A_0_load_224 (8780)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8751  %A_0_load_224 = load i32* %A_0_addr_224, align 4

ST_114: tmp_15_72_1 (8782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8753  %tmp_15_72_1 = mul nsw i32 %A_1_load_216, %B_1_load_18

ST_114: tmp_15_72_1_0_1 (8783)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8754  %tmp_15_72_1_0_1 = mul nsw i32 %A_1_load_219, %B_1_load_19

ST_114: A_1_load_222 (8784)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8755  %A_1_load_222 = load i32* %A_1_addr_222, align 4

ST_114: tmp_15_72_1_0_2 (8785)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8756  %tmp_15_72_1_0_2 = mul nsw i32 %A_1_load_222, %B_1_load_20

ST_114: tmp_15_72_1_1 (8786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8757  %tmp_15_72_1_1 = mul nsw i32 %A_1_load_217, %B_1_load_21

ST_114: A_1_load_223 (8788)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8759  %A_1_load_223 = load i32* %A_1_addr_223, align 4

ST_114: A_1_load_224 (8792)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8763  %A_1_load_224 = load i32* %A_1_addr_224, align 4

ST_114: A_2_load_222 (8796)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8767  %A_2_load_222 = load i32* %A_2_addr_222, align 4

ST_114: A_2_load_223 (8800)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8771  %A_2_load_223 = load i32* %A_2_addr_223, align 4

ST_114: A_2_load_224 (8804)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8775  %A_2_load_224 = load i32* %A_2_addr_224, align 4

ST_114: tmp1804 (8806)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8777  %tmp1804 = add i32 %tmp_15_72_0_0_2, %tmp_15_71

ST_114: tmp1803 (8807)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8778  %tmp1803 = add i32 %tmp_15_72_0_0_1, %tmp1804

ST_114: tmp1806 (8808)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8779  %tmp1806 = add i32 %tmp_15_72_0_1_2, %tmp_15_72_0_1_1

ST_114: tmp1805 (8809)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8780  %tmp1805 = add i32 %tmp_15_72_0_1, %tmp1806

ST_114: tmp1802 (8810)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8781  %tmp1802 = add i32 %tmp1803, %tmp1805

ST_114: tmp1811 (8813)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8784  %tmp1811 = add i32 %tmp_15_72_1_0_1, %tmp_15_72_1

ST_114: tmp1812 (8814)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8785  %tmp1812 = add i32 %tmp_15_72_1_1, %tmp_15_72_1_0_2

ST_114: tmp1810 (8815)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8786  %tmp1810 = add i32 %tmp1811, %tmp1812

ST_114: A_0_load_225 (8835)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8806  %A_0_load_225 = load i32* %A_0_addr_225, align 4

ST_114: A_1_load_225 (8847)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8818  %A_1_load_225 = load i32* %A_1_addr_225, align 4

ST_114: A_2_load_225 (8859)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8830  %A_2_load_225 = load i32* %A_2_addr_225, align 4


 <State 115>: 8.21ns
ST_115: tmp_539 (2118)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2089  %tmp_539 = add i17 %tmp_464, 75

ST_115: tmp_540_cast (2119)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2090  %tmp_540_cast = sext i17 %tmp_539 to i64

ST_115: A_0_addr_226 (2120)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2091  %A_0_addr_226 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_540_cast

ST_115: A_1_addr_226 (2640)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2611  %A_1_addr_226 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_540_cast

ST_115: A_2_addr_226 (2864)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2835  %A_2_addr_226 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_540_cast

ST_115: tmp_765 (3252)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3223  %tmp_765 = add i17 %tmp_690, 75

ST_115: tmp_766_cast (3253)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3224  %tmp_766_cast = sext i17 %tmp_765 to i64

ST_115: A_0_addr_227 (3254)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3225  %A_0_addr_227 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_766_cast

ST_115: A_1_addr_227 (3774)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3745  %A_1_addr_227 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_766_cast

ST_115: A_2_addr_227 (3998)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3969  %A_2_addr_227 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_766_cast

ST_115: StgValue_7289 (8769)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8740  store i32 %result_3_71_2_2_2, i32* %C_addr_71, align 4

ST_115: tmp_15_72_0_2 (8778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8749  %tmp_15_72_0_2 = mul nsw i32 %A_0_load_218, %B_0_load_24

ST_115: tmp_15_72_0_2_1 (8779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8750  %tmp_15_72_0_2_1 = mul nsw i32 %A_0_load_221, %B_0_load_25

ST_115: A_0_load_224 (8780)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8751  %A_0_load_224 = load i32* %A_0_addr_224, align 4

ST_115: tmp_15_72_0_2_2 (8781)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8752  %tmp_15_72_0_2_2 = mul nsw i32 %A_0_load_224, %B_0_load_26

ST_115: tmp_15_72_1_1_1 (8787)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8758  %tmp_15_72_1_1_1 = mul nsw i32 %A_1_load_220, %B_1_load_22

ST_115: tmp_15_72_1_1_2 (8789)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8760  %tmp_15_72_1_1_2 = mul nsw i32 %A_1_load_223, %B_1_load_23

ST_115: tmp_15_72_1_2 (8790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8761  %tmp_15_72_1_2 = mul nsw i32 %A_1_load_218, %B_1_load_24

ST_115: tmp_15_72_1_2_1 (8791)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8762  %tmp_15_72_1_2_1 = mul nsw i32 %A_1_load_221, %B_1_load_25

ST_115: A_1_load_224 (8792)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8763  %A_1_load_224 = load i32* %A_1_addr_224, align 4

ST_115: tmp_15_72_1_2_2 (8793)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8764  %tmp_15_72_1_2_2 = mul nsw i32 %A_1_load_224, %B_1_load_26

ST_115: tmp_15_72_2 (8794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8765  %tmp_15_72_2 = mul nsw i32 %A_2_load_216, %B_2_load_18

ST_115: tmp_15_72_2_0_1 (8795)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8766  %tmp_15_72_2_0_1 = mul nsw i32 %A_2_load_219, %B_2_load_19

ST_115: tmp_15_72_2_0_2 (8797)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8768  %tmp_15_72_2_0_2 = mul nsw i32 %A_2_load_222, %B_2_load_20

ST_115: tmp_15_72_2_1 (8798)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8769  %tmp_15_72_2_1 = mul nsw i32 %A_2_load_217, %B_2_load_21

ST_115: tmp_15_72_2_1_1 (8799)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8770  %tmp_15_72_2_1_1 = mul nsw i32 %A_2_load_220, %B_2_load_22

ST_115: tmp_15_72_2_1_2 (8801)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8772  %tmp_15_72_2_1_2 = mul nsw i32 %A_2_load_223, %B_2_load_23

ST_115: tmp_15_72_2_2 (8802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8773  %tmp_15_72_2_2 = mul nsw i32 %A_2_load_218, %B_2_load_24

ST_115: tmp_15_72_2_2_1 (8803)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8774  %tmp_15_72_2_2_1 = mul nsw i32 %A_2_load_221, %B_2_load_25

ST_115: A_2_load_224 (8804)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8775  %A_2_load_224 = load i32* %A_2_addr_224, align 4

ST_115: tmp_15_72_2_2_2 (8805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8776  %tmp_15_72_2_2_2 = mul nsw i32 %A_2_load_224, %B_2_load_26

ST_115: tmp1809 (8811)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8782  %tmp1809 = add i32 %tmp_15_72_0_2_2, %tmp_15_72_0_2_1

ST_115: tmp1808 (8812)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8783  %tmp1808 = add i32 %tmp_15_72_0_2, %tmp1809

ST_115: tmp1807 (8816)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8787  %tmp1807 = add i32 %tmp1808, %tmp1810

ST_115: tmp1801 (8817)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8788  %tmp1801 = add i32 %tmp1802, %tmp1807

ST_115: tmp1816 (8818)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8789  %tmp1816 = add i32 %tmp_15_72_1_2, %tmp_15_72_1_1_2

ST_115: tmp1815 (8819)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8790  %tmp1815 = add i32 %tmp_15_72_1_1_1, %tmp1816

ST_115: tmp1818 (8820)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8791  %tmp1818 = add i32 %tmp_15_72_1_2_2, %tmp_15_72_1_2_1

ST_115: tmp1819 (8821)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8792  %tmp1819 = add i32 %tmp_15_72_2_0_1, %tmp_15_72_2

ST_115: tmp1817 (8822)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8793  %tmp1817 = add i32 %tmp1818, %tmp1819

ST_115: tmp1814 (8823)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8794  %tmp1814 = add i32 %tmp1815, %tmp1817

ST_115: tmp1822 (8824)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8795  %tmp1822 = add i32 %tmp_15_72_2_1_1, %tmp_15_72_2_1

ST_115: tmp1821 (8825)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8796  %tmp1821 = add i32 %tmp_15_72_2_0_2, %tmp1822

ST_115: tmp1824 (8826)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8797  %tmp1824 = add i32 %tmp_15_72_2_2, %tmp_15_72_2_1_2

ST_115: tmp1825 (8827)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8798  %tmp1825 = add i32 %tmp_15_72_2_2_2, %tmp_15_72_2_2_1

ST_115: tmp1823 (8828)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8799  %tmp1823 = add i32 %tmp1824, %tmp1825

ST_115: tmp1820 (8829)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8800  %tmp1820 = add i32 %tmp1821, %tmp1823

ST_115: tmp1813 (8830)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8801  %tmp1813 = add i32 %tmp1814, %tmp1820

ST_115: result_3_72_2_2_2 (8831)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8802  %result_3_72_2_2_2 = add nsw i32 %tmp1801, %tmp1813

ST_115: A_0_load_225 (8835)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8806  %A_0_load_225 = load i32* %A_0_addr_225, align 4

ST_115: A_0_load_226 (8839)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8810  %A_0_load_226 = load i32* %A_0_addr_226, align 4

ST_115: A_0_load_227 (8843)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8814  %A_0_load_227 = load i32* %A_0_addr_227, align 4

ST_115: tmp_15_73_1 (8845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8816  %tmp_15_73_1 = mul nsw i32 %A_1_load_219, %B_1_load_18

ST_115: tmp_15_73_1_0_1 (8846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8817  %tmp_15_73_1_0_1 = mul nsw i32 %A_1_load_222, %B_1_load_19

ST_115: A_1_load_225 (8847)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8818  %A_1_load_225 = load i32* %A_1_addr_225, align 4

ST_115: tmp_15_73_1_0_2 (8848)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8819  %tmp_15_73_1_0_2 = mul nsw i32 %A_1_load_225, %B_1_load_20

ST_115: tmp_15_73_1_1 (8849)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8820  %tmp_15_73_1_1 = mul nsw i32 %A_1_load_220, %B_1_load_21

ST_115: A_1_load_226 (8851)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8822  %A_1_load_226 = load i32* %A_1_addr_226, align 4

ST_115: A_1_load_227 (8855)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8826  %A_1_load_227 = load i32* %A_1_addr_227, align 4

ST_115: A_2_load_225 (8859)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8830  %A_2_load_225 = load i32* %A_2_addr_225, align 4

ST_115: tmp_15_73_2_0_2 (8860)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8831  %tmp_15_73_2_0_2 = mul nsw i32 %A_2_load_225, %B_2_load_20

ST_115: tmp_15_73_2_1 (8861)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8832  %tmp_15_73_2_1 = mul nsw i32 %A_2_load_220, %B_2_load_21

ST_115: tmp_15_73_2_1_1 (8862)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8833  %tmp_15_73_2_1_1 = mul nsw i32 %A_2_load_223, %B_2_load_22

ST_115: A_2_load_226 (8863)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8834  %A_2_load_226 = load i32* %A_2_addr_226, align 4

ST_115: A_2_load_227 (8867)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8838  %A_2_load_227 = load i32* %A_2_addr_227, align 4

ST_115: tmp1836 (8876)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8847  %tmp1836 = add i32 %tmp_15_73_1_0_1, %tmp_15_73_1

ST_115: tmp1837 (8877)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8848  %tmp1837 = add i32 %tmp_15_73_1_1, %tmp_15_73_1_0_2

ST_115: tmp1835 (8878)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8849  %tmp1835 = add i32 %tmp1836, %tmp1837

ST_115: tmp1847 (8887)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8858  %tmp1847 = add i32 %tmp_15_73_2_1_1, %tmp_15_73_2_1

ST_115: tmp1846 (8888)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8859  %tmp1846 = add i32 %tmp_15_73_2_0_2, %tmp1847


 <State 116>: 8.21ns
ST_116: tmp_90 (319)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:290  %tmp_90 = add i17 %tmp_14, 76

ST_116: tmp_92_cast (320)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:291  %tmp_92_cast = sext i17 %tmp_90 to i64

ST_116: A_0_addr_228 (321)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:292  %A_0_addr_228 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_92_cast

ST_116: A_1_addr_228 (839)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:810  %A_1_addr_228 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_92_cast

ST_116: A_2_addr_228 (1063)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1034  %A_2_addr_228 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_92_cast

ST_116: tmp_311 (1429)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1400  %tmp_311 = add i22 %tmp_239, 72

ST_116: tmp_313_cast (1430)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1401  %tmp_313_cast = sext i22 %tmp_311 to i64

ST_116: C_addr_72 (1431)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1402  %C_addr_72 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_313_cast

ST_116: tmp_540 (2121)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2092  %tmp_540 = add i17 %tmp_464, 76

ST_116: tmp_541_cast (2122)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2093  %tmp_541_cast = sext i17 %tmp_540 to i64

ST_116: A_0_addr_229 (2123)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2094  %A_0_addr_229 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_541_cast

ST_116: A_1_addr_229 (2641)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2612  %A_1_addr_229 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_541_cast

ST_116: A_2_addr_229 (2865)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2836  %A_2_addr_229 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_541_cast

ST_116: StgValue_7362 (8832)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8803  store i32 %result_3_72_2_2_2, i32* %C_addr_72, align 4

ST_116: tmp_15_72 (8833)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8804  %tmp_15_72 = mul nsw i32 %A_0_load_219, %B_0_load_27

ST_116: tmp_15_73_0_0_1 (8834)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8805  %tmp_15_73_0_0_1 = mul nsw i32 %A_0_load_222, %B_0_load_28

ST_116: tmp_15_73_0_0_2 (8836)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8807  %tmp_15_73_0_0_2 = mul nsw i32 %A_0_load_225, %B_0_load_29

ST_116: tmp_15_73_0_1 (8837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8808  %tmp_15_73_0_1 = mul nsw i32 %A_0_load_220, %B_0_load_30

ST_116: tmp_15_73_0_1_1 (8838)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8809  %tmp_15_73_0_1_1 = mul nsw i32 %A_0_load_223, %B_0_load_31

ST_116: A_0_load_226 (8839)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8810  %A_0_load_226 = load i32* %A_0_addr_226, align 4

ST_116: tmp_15_73_0_1_2 (8840)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8811  %tmp_15_73_0_1_2 = mul nsw i32 %A_0_load_226, %B_0_load_32

ST_116: tmp_15_73_0_2 (8841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8812  %tmp_15_73_0_2 = mul nsw i32 %A_0_load_221, %B_0_load_24

ST_116: tmp_15_73_0_2_1 (8842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8813  %tmp_15_73_0_2_1 = mul nsw i32 %A_0_load_224, %B_0_load_25

ST_116: A_0_load_227 (8843)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8814  %A_0_load_227 = load i32* %A_0_addr_227, align 4

ST_116: tmp_15_73_0_2_2 (8844)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8815  %tmp_15_73_0_2_2 = mul nsw i32 %A_0_load_227, %B_0_load_26

ST_116: tmp_15_73_1_1_1 (8850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8821  %tmp_15_73_1_1_1 = mul nsw i32 %A_1_load_223, %B_1_load_22

ST_116: A_1_load_226 (8851)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8822  %A_1_load_226 = load i32* %A_1_addr_226, align 4

ST_116: tmp_15_73_1_1_2 (8852)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8823  %tmp_15_73_1_1_2 = mul nsw i32 %A_1_load_226, %B_1_load_23

ST_116: tmp_15_73_1_2 (8853)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8824  %tmp_15_73_1_2 = mul nsw i32 %A_1_load_221, %B_1_load_24

ST_116: tmp_15_73_1_2_1 (8854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8825  %tmp_15_73_1_2_1 = mul nsw i32 %A_1_load_224, %B_1_load_25

ST_116: A_1_load_227 (8855)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8826  %A_1_load_227 = load i32* %A_1_addr_227, align 4

ST_116: tmp_15_73_1_2_2 (8856)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8827  %tmp_15_73_1_2_2 = mul nsw i32 %A_1_load_227, %B_1_load_26

ST_116: tmp_15_73_2 (8857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8828  %tmp_15_73_2 = mul nsw i32 %A_2_load_219, %B_2_load_18

ST_116: tmp_15_73_2_0_1 (8858)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8829  %tmp_15_73_2_0_1 = mul nsw i32 %A_2_load_222, %B_2_load_19

ST_116: A_2_load_226 (8863)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8834  %A_2_load_226 = load i32* %A_2_addr_226, align 4

ST_116: tmp_15_73_2_1_2 (8864)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8835  %tmp_15_73_2_1_2 = mul nsw i32 %A_2_load_226, %B_2_load_23

ST_116: tmp_15_73_2_2 (8865)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8836  %tmp_15_73_2_2 = mul nsw i32 %A_2_load_221, %B_2_load_24

ST_116: tmp_15_73_2_2_1 (8866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8837  %tmp_15_73_2_2_1 = mul nsw i32 %A_2_load_224, %B_2_load_25

ST_116: A_2_load_227 (8867)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8838  %A_2_load_227 = load i32* %A_2_addr_227, align 4

ST_116: tmp_15_73_2_2_2 (8868)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8839  %tmp_15_73_2_2_2 = mul nsw i32 %A_2_load_227, %B_2_load_26

ST_116: tmp1829 (8869)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8840  %tmp1829 = add i32 %tmp_15_73_0_0_2, %tmp_15_72

ST_116: tmp1828 (8870)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8841  %tmp1828 = add i32 %tmp_15_73_0_0_1, %tmp1829

ST_116: tmp1831 (8871)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8842  %tmp1831 = add i32 %tmp_15_73_0_1_2, %tmp_15_73_0_1_1

ST_116: tmp1830 (8872)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8843  %tmp1830 = add i32 %tmp_15_73_0_1, %tmp1831

ST_116: tmp1827 (8873)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8844  %tmp1827 = add i32 %tmp1828, %tmp1830

ST_116: tmp1834 (8874)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8845  %tmp1834 = add i32 %tmp_15_73_0_2_2, %tmp_15_73_0_2_1

ST_116: tmp1833 (8875)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8846  %tmp1833 = add i32 %tmp_15_73_0_2, %tmp1834

ST_116: tmp1832 (8879)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8850  %tmp1832 = add i32 %tmp1833, %tmp1835

ST_116: tmp1826 (8880)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8851  %tmp1826 = add i32 %tmp1827, %tmp1832

ST_116: tmp1841 (8881)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8852  %tmp1841 = add i32 %tmp_15_73_1_2, %tmp_15_73_1_1_2

ST_116: tmp1840 (8882)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8853  %tmp1840 = add i32 %tmp_15_73_1_1_1, %tmp1841

ST_116: tmp1843 (8883)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8854  %tmp1843 = add i32 %tmp_15_73_1_2_2, %tmp_15_73_1_2_1

ST_116: tmp1844 (8884)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8855  %tmp1844 = add i32 %tmp_15_73_2_0_1, %tmp_15_73_2

ST_116: tmp1842 (8885)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8856  %tmp1842 = add i32 %tmp1843, %tmp1844

ST_116: tmp1839 (8886)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8857  %tmp1839 = add i32 %tmp1840, %tmp1842

ST_116: tmp1849 (8889)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8860  %tmp1849 = add i32 %tmp_15_73_2_2, %tmp_15_73_2_1_2

ST_116: tmp1850 (8890)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8861  %tmp1850 = add i32 %tmp_15_73_2_2_2, %tmp_15_73_2_2_1

ST_116: tmp1848 (8891)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8862  %tmp1848 = add i32 %tmp1849, %tmp1850

ST_116: tmp1845 (8892)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8863  %tmp1845 = add i32 %tmp1846, %tmp1848

ST_116: tmp1838 (8893)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8864  %tmp1838 = add i32 %tmp1839, %tmp1845

ST_116: result_3_73_2_2_2 (8894)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8865  %result_3_73_2_2_2 = add nsw i32 %tmp1826, %tmp1838

ST_116: A_0_load_228 (8898)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8869  %A_0_load_228 = load i32* %A_0_addr_228, align 4

ST_116: A_0_load_229 (8902)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8873  %A_0_load_229 = load i32* %A_0_addr_229, align 4

ST_116: A_1_load_228 (8910)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8881  %A_1_load_228 = load i32* %A_1_addr_228, align 4

ST_116: A_1_load_229 (8914)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8885  %A_1_load_229 = load i32* %A_1_addr_229, align 4

ST_116: tmp_15_74_2 (8920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8891  %tmp_15_74_2 = mul nsw i32 %A_2_load_222, %B_2_load_18

ST_116: tmp_15_74_2_0_1 (8921)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8892  %tmp_15_74_2_0_1 = mul nsw i32 %A_2_load_225, %B_2_load_19

ST_116: A_2_load_228 (8922)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8893  %A_2_load_228 = load i32* %A_2_addr_228, align 4

ST_116: A_2_load_229 (8926)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8897  %A_2_load_229 = load i32* %A_2_addr_229, align 4

ST_116: tmp1869 (8947)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8918  %tmp1869 = add i32 %tmp_15_74_2_0_1, %tmp_15_74_2


 <State 117>: 7.32ns
ST_117: tmp_91 (322)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:293  %tmp_91 = add i17 %tmp_14, 77

ST_117: tmp_93_cast (323)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:294  %tmp_93_cast = sext i17 %tmp_91 to i64

ST_117: A_0_addr_231 (324)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:295  %A_0_addr_231 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_93_cast

ST_117: A_1_addr_231 (840)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:811  %A_1_addr_231 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_93_cast

ST_117: A_2_addr_231 (1064)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1035  %A_2_addr_231 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_93_cast

ST_117: tmp_312 (1432)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1403  %tmp_312 = add i22 %tmp_239, 73

ST_117: tmp_314_cast (1433)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1404  %tmp_314_cast = sext i22 %tmp_312 to i64

ST_117: C_addr_73 (1434)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1405  %C_addr_73 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_314_cast

ST_117: tmp_766 (3255)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3226  %tmp_766 = add i17 %tmp_690, 76

ST_117: tmp_767_cast (3256)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3227  %tmp_767_cast = sext i17 %tmp_766 to i64

ST_117: A_0_addr_230 (3257)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3228  %A_0_addr_230 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_767_cast

ST_117: A_1_addr_230 (3775)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3746  %A_1_addr_230 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_767_cast

ST_117: A_2_addr_230 (3999)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3970  %A_2_addr_230 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_767_cast

ST_117: StgValue_7432 (8832)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8803  store i32 %result_3_72_2_2_2, i32* %C_addr_72, align 4

ST_117: StgValue_7433 (8895)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8866  store i32 %result_3_73_2_2_2, i32* %C_addr_73, align 4

ST_117: tmp_15_73 (8896)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8867  %tmp_15_73 = mul nsw i32 %A_0_load_222, %B_0_load_27

ST_117: tmp_15_74_0_0_1 (8897)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8868  %tmp_15_74_0_0_1 = mul nsw i32 %A_0_load_225, %B_0_load_28

ST_117: A_0_load_228 (8898)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8869  %A_0_load_228 = load i32* %A_0_addr_228, align 4

ST_117: tmp_15_74_0_0_2 (8899)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8870  %tmp_15_74_0_0_2 = mul nsw i32 %A_0_load_228, %B_0_load_29

ST_117: tmp_15_74_0_1 (8900)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8871  %tmp_15_74_0_1 = mul nsw i32 %A_0_load_223, %B_0_load_30

ST_117: tmp_15_74_0_1_1 (8901)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8872  %tmp_15_74_0_1_1 = mul nsw i32 %A_0_load_226, %B_0_load_31

ST_117: A_0_load_229 (8902)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8873  %A_0_load_229 = load i32* %A_0_addr_229, align 4

ST_117: tmp_15_74_0_1_2 (8903)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8874  %tmp_15_74_0_1_2 = mul nsw i32 %A_0_load_229, %B_0_load_32

ST_117: A_0_load_230 (8906)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8877  %A_0_load_230 = load i32* %A_0_addr_230, align 4

ST_117: tmp_15_74_1 (8908)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8879  %tmp_15_74_1 = mul nsw i32 %A_1_load_222, %B_1_load_18

ST_117: tmp_15_74_1_0_1 (8909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8880  %tmp_15_74_1_0_1 = mul nsw i32 %A_1_load_225, %B_1_load_19

ST_117: A_1_load_228 (8910)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8881  %A_1_load_228 = load i32* %A_1_addr_228, align 4

ST_117: tmp_15_74_1_0_2 (8911)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8882  %tmp_15_74_1_0_2 = mul nsw i32 %A_1_load_228, %B_1_load_20

ST_117: tmp_15_74_1_1 (8912)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8883  %tmp_15_74_1_1 = mul nsw i32 %A_1_load_223, %B_1_load_21

ST_117: A_1_load_229 (8914)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8885  %A_1_load_229 = load i32* %A_1_addr_229, align 4

ST_117: A_1_load_230 (8918)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8889  %A_1_load_230 = load i32* %A_1_addr_230, align 4

ST_117: A_2_load_228 (8922)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8893  %A_2_load_228 = load i32* %A_2_addr_228, align 4

ST_117: A_2_load_229 (8926)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8897  %A_2_load_229 = load i32* %A_2_addr_229, align 4

ST_117: A_2_load_230 (8930)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8901  %A_2_load_230 = load i32* %A_2_addr_230, align 4

ST_117: tmp1854 (8932)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8903  %tmp1854 = add i32 %tmp_15_74_0_0_2, %tmp_15_73

ST_117: tmp1853 (8933)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8904  %tmp1853 = add i32 %tmp_15_74_0_0_1, %tmp1854

ST_117: tmp1856 (8934)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8905  %tmp1856 = add i32 %tmp_15_74_0_1_2, %tmp_15_74_0_1_1

ST_117: tmp1855 (8935)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8906  %tmp1855 = add i32 %tmp_15_74_0_1, %tmp1856

ST_117: tmp1852 (8936)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8907  %tmp1852 = add i32 %tmp1853, %tmp1855

ST_117: tmp1861 (8939)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8910  %tmp1861 = add i32 %tmp_15_74_1_0_1, %tmp_15_74_1

ST_117: tmp1862 (8940)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8911  %tmp1862 = add i32 %tmp_15_74_1_1, %tmp_15_74_1_0_2

ST_117: tmp1860 (8941)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8912  %tmp1860 = add i32 %tmp1861, %tmp1862

ST_117: A_0_load_231 (8961)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8932  %A_0_load_231 = load i32* %A_0_addr_231, align 4

ST_117: A_1_load_231 (8973)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8944  %A_1_load_231 = load i32* %A_1_addr_231, align 4

ST_117: A_2_load_231 (8985)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8956  %A_2_load_231 = load i32* %A_2_addr_231, align 4


 <State 118>: 8.21ns
ST_118: tmp_541 (2124)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2095  %tmp_541 = add i17 %tmp_464, 77

ST_118: tmp_542_cast (2125)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2096  %tmp_542_cast = sext i17 %tmp_541 to i64

ST_118: A_0_addr_232 (2126)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2097  %A_0_addr_232 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_542_cast

ST_118: A_1_addr_232 (2642)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2613  %A_1_addr_232 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_542_cast

ST_118: A_2_addr_232 (2866)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2837  %A_2_addr_232 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_542_cast

ST_118: tmp_767 (3258)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3229  %tmp_767 = add i17 %tmp_690, 77

ST_118: tmp_768_cast (3259)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3230  %tmp_768_cast = sext i17 %tmp_767 to i64

ST_118: A_0_addr_233 (3260)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3231  %A_0_addr_233 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_768_cast

ST_118: A_1_addr_233 (3776)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3747  %A_1_addr_233 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_768_cast

ST_118: A_2_addr_233 (4000)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3971  %A_2_addr_233 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_768_cast

ST_118: StgValue_7474 (8895)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8866  store i32 %result_3_73_2_2_2, i32* %C_addr_73, align 4

ST_118: tmp_15_74_0_2 (8904)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8875  %tmp_15_74_0_2 = mul nsw i32 %A_0_load_224, %B_0_load_24

ST_118: tmp_15_74_0_2_1 (8905)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8876  %tmp_15_74_0_2_1 = mul nsw i32 %A_0_load_227, %B_0_load_25

ST_118: A_0_load_230 (8906)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8877  %A_0_load_230 = load i32* %A_0_addr_230, align 4

ST_118: tmp_15_74_0_2_2 (8907)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8878  %tmp_15_74_0_2_2 = mul nsw i32 %A_0_load_230, %B_0_load_26

ST_118: tmp_15_74_1_1_1 (8913)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8884  %tmp_15_74_1_1_1 = mul nsw i32 %A_1_load_226, %B_1_load_22

ST_118: tmp_15_74_1_1_2 (8915)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8886  %tmp_15_74_1_1_2 = mul nsw i32 %A_1_load_229, %B_1_load_23

ST_118: tmp_15_74_1_2 (8916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8887  %tmp_15_74_1_2 = mul nsw i32 %A_1_load_224, %B_1_load_24

ST_118: tmp_15_74_1_2_1 (8917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8888  %tmp_15_74_1_2_1 = mul nsw i32 %A_1_load_227, %B_1_load_25

ST_118: A_1_load_230 (8918)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8889  %A_1_load_230 = load i32* %A_1_addr_230, align 4

ST_118: tmp_15_74_1_2_2 (8919)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8890  %tmp_15_74_1_2_2 = mul nsw i32 %A_1_load_230, %B_1_load_26

ST_118: tmp_15_74_2_0_2 (8923)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8894  %tmp_15_74_2_0_2 = mul nsw i32 %A_2_load_228, %B_2_load_20

ST_118: tmp_15_74_2_1 (8924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8895  %tmp_15_74_2_1 = mul nsw i32 %A_2_load_223, %B_2_load_21

ST_118: tmp_15_74_2_1_1 (8925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8896  %tmp_15_74_2_1_1 = mul nsw i32 %A_2_load_226, %B_2_load_22

ST_118: tmp_15_74_2_1_2 (8927)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8898  %tmp_15_74_2_1_2 = mul nsw i32 %A_2_load_229, %B_2_load_23

ST_118: tmp_15_74_2_2 (8928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8899  %tmp_15_74_2_2 = mul nsw i32 %A_2_load_224, %B_2_load_24

ST_118: tmp_15_74_2_2_1 (8929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8900  %tmp_15_74_2_2_1 = mul nsw i32 %A_2_load_227, %B_2_load_25

ST_118: A_2_load_230 (8930)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8901  %A_2_load_230 = load i32* %A_2_addr_230, align 4

ST_118: tmp_15_74_2_2_2 (8931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8902  %tmp_15_74_2_2_2 = mul nsw i32 %A_2_load_230, %B_2_load_26

ST_118: tmp1859 (8937)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8908  %tmp1859 = add i32 %tmp_15_74_0_2_2, %tmp_15_74_0_2_1

ST_118: tmp1858 (8938)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8909  %tmp1858 = add i32 %tmp_15_74_0_2, %tmp1859

ST_118: tmp1857 (8942)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8913  %tmp1857 = add i32 %tmp1858, %tmp1860

ST_118: tmp1851 (8943)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8914  %tmp1851 = add i32 %tmp1852, %tmp1857

ST_118: tmp1866 (8944)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8915  %tmp1866 = add i32 %tmp_15_74_1_2, %tmp_15_74_1_1_2

ST_118: tmp1865 (8945)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8916  %tmp1865 = add i32 %tmp_15_74_1_1_1, %tmp1866

ST_118: tmp1868 (8946)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8917  %tmp1868 = add i32 %tmp_15_74_1_2_2, %tmp_15_74_1_2_1

ST_118: tmp1867 (8948)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8919  %tmp1867 = add i32 %tmp1868, %tmp1869

ST_118: tmp1864 (8949)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8920  %tmp1864 = add i32 %tmp1865, %tmp1867

ST_118: tmp1872 (8950)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8921  %tmp1872 = add i32 %tmp_15_74_2_1_1, %tmp_15_74_2_1

ST_118: tmp1871 (8951)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8922  %tmp1871 = add i32 %tmp_15_74_2_0_2, %tmp1872

ST_118: tmp1874 (8952)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8923  %tmp1874 = add i32 %tmp_15_74_2_2, %tmp_15_74_2_1_2

ST_118: tmp1875 (8953)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8924  %tmp1875 = add i32 %tmp_15_74_2_2_2, %tmp_15_74_2_2_1

ST_118: tmp1873 (8954)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8925  %tmp1873 = add i32 %tmp1874, %tmp1875

ST_118: tmp1870 (8955)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8926  %tmp1870 = add i32 %tmp1871, %tmp1873

ST_118: tmp1863 (8956)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8927  %tmp1863 = add i32 %tmp1864, %tmp1870

ST_118: result_3_74_2_2_2 (8957)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8928  %result_3_74_2_2_2 = add nsw i32 %tmp1851, %tmp1863

ST_118: A_0_load_231 (8961)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8932  %A_0_load_231 = load i32* %A_0_addr_231, align 4

ST_118: A_0_load_232 (8965)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8936  %A_0_load_232 = load i32* %A_0_addr_232, align 4

ST_118: A_0_load_233 (8969)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8940  %A_0_load_233 = load i32* %A_0_addr_233, align 4

ST_118: tmp_15_75_1 (8971)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8942  %tmp_15_75_1 = mul nsw i32 %A_1_load_225, %B_1_load_18

ST_118: tmp_15_75_1_0_1 (8972)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8943  %tmp_15_75_1_0_1 = mul nsw i32 %A_1_load_228, %B_1_load_19

ST_118: A_1_load_231 (8973)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8944  %A_1_load_231 = load i32* %A_1_addr_231, align 4

ST_118: tmp_15_75_1_0_2 (8974)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8945  %tmp_15_75_1_0_2 = mul nsw i32 %A_1_load_231, %B_1_load_20

ST_118: tmp_15_75_1_1 (8975)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8946  %tmp_15_75_1_1 = mul nsw i32 %A_1_load_226, %B_1_load_21

ST_118: A_1_load_232 (8977)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8948  %A_1_load_232 = load i32* %A_1_addr_232, align 4

ST_118: A_1_load_233 (8981)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8952  %A_1_load_233 = load i32* %A_1_addr_233, align 4

ST_118: A_2_load_231 (8985)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8956  %A_2_load_231 = load i32* %A_2_addr_231, align 4

ST_118: A_2_load_232 (8989)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8960  %A_2_load_232 = load i32* %A_2_addr_232, align 4

ST_118: A_2_load_233 (8993)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8964  %A_2_load_233 = load i32* %A_2_addr_233, align 4

ST_118: tmp1886 (9002)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8973  %tmp1886 = add i32 %tmp_15_75_1_0_1, %tmp_15_75_1

ST_118: tmp1887 (9003)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8974  %tmp1887 = add i32 %tmp_15_75_1_1, %tmp_15_75_1_0_2

ST_118: tmp1885 (9004)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8975  %tmp1885 = add i32 %tmp1886, %tmp1887


 <State 119>: 8.21ns
ST_119: tmp_92 (325)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:296  %tmp_92 = add i17 %tmp_14, 78

ST_119: tmp_94_cast (326)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:297  %tmp_94_cast = sext i17 %tmp_92 to i64

ST_119: A_0_addr_234 (327)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:298  %A_0_addr_234 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_94_cast

ST_119: A_1_addr_234 (841)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:812  %A_1_addr_234 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_94_cast

ST_119: A_2_addr_234 (1065)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1036  %A_2_addr_234 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_94_cast

ST_119: tmp_313 (1435)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1406  %tmp_313 = add i22 %tmp_239, 74

ST_119: tmp_315_cast (1436)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1407  %tmp_315_cast = sext i22 %tmp_313 to i64

ST_119: C_addr_74 (1437)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1408  %C_addr_74 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_315_cast

ST_119: tmp_542 (2127)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2098  %tmp_542 = add i17 %tmp_464, 78

ST_119: tmp_543_cast (2128)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2099  %tmp_543_cast = sext i17 %tmp_542 to i64

ST_119: A_0_addr_235 (2129)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2100  %A_0_addr_235 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_543_cast

ST_119: A_1_addr_235 (2643)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2614  %A_1_addr_235 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_543_cast

ST_119: A_2_addr_235 (2867)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2838  %A_2_addr_235 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_543_cast

ST_119: StgValue_7539 (8958)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8929  store i32 %result_3_74_2_2_2, i32* %C_addr_74, align 4

ST_119: tmp_15_74 (8959)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8930  %tmp_15_74 = mul nsw i32 %A_0_load_225, %B_0_load_27

ST_119: tmp_15_75_0_0_1 (8960)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8931  %tmp_15_75_0_0_1 = mul nsw i32 %A_0_load_228, %B_0_load_28

ST_119: tmp_15_75_0_0_2 (8962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8933  %tmp_15_75_0_0_2 = mul nsw i32 %A_0_load_231, %B_0_load_29

ST_119: tmp_15_75_0_1 (8963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8934  %tmp_15_75_0_1 = mul nsw i32 %A_0_load_226, %B_0_load_30

ST_119: tmp_15_75_0_1_1 (8964)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8935  %tmp_15_75_0_1_1 = mul nsw i32 %A_0_load_229, %B_0_load_31

ST_119: A_0_load_232 (8965)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8936  %A_0_load_232 = load i32* %A_0_addr_232, align 4

ST_119: tmp_15_75_0_1_2 (8966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8937  %tmp_15_75_0_1_2 = mul nsw i32 %A_0_load_232, %B_0_load_32

ST_119: tmp_15_75_0_2 (8967)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8938  %tmp_15_75_0_2 = mul nsw i32 %A_0_load_227, %B_0_load_24

ST_119: tmp_15_75_0_2_1 (8968)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8939  %tmp_15_75_0_2_1 = mul nsw i32 %A_0_load_230, %B_0_load_25

ST_119: A_0_load_233 (8969)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8940  %A_0_load_233 = load i32* %A_0_addr_233, align 4

ST_119: tmp_15_75_0_2_2 (8970)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8941  %tmp_15_75_0_2_2 = mul nsw i32 %A_0_load_233, %B_0_load_26

ST_119: tmp_15_75_1_1_1 (8976)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8947  %tmp_15_75_1_1_1 = mul nsw i32 %A_1_load_229, %B_1_load_22

ST_119: A_1_load_232 (8977)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8948  %A_1_load_232 = load i32* %A_1_addr_232, align 4

ST_119: tmp_15_75_1_1_2 (8978)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8949  %tmp_15_75_1_1_2 = mul nsw i32 %A_1_load_232, %B_1_load_23

ST_119: tmp_15_75_1_2 (8979)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8950  %tmp_15_75_1_2 = mul nsw i32 %A_1_load_227, %B_1_load_24

ST_119: tmp_15_75_1_2_1 (8980)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8951  %tmp_15_75_1_2_1 = mul nsw i32 %A_1_load_230, %B_1_load_25

ST_119: A_1_load_233 (8981)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8952  %A_1_load_233 = load i32* %A_1_addr_233, align 4

ST_119: tmp_15_75_1_2_2 (8982)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8953  %tmp_15_75_1_2_2 = mul nsw i32 %A_1_load_233, %B_1_load_26

ST_119: tmp_15_75_2 (8983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8954  %tmp_15_75_2 = mul nsw i32 %A_2_load_225, %B_2_load_18

ST_119: tmp_15_75_2_0_1 (8984)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8955  %tmp_15_75_2_0_1 = mul nsw i32 %A_2_load_228, %B_2_load_19

ST_119: tmp_15_75_2_0_2 (8986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8957  %tmp_15_75_2_0_2 = mul nsw i32 %A_2_load_231, %B_2_load_20

ST_119: tmp_15_75_2_1 (8987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8958  %tmp_15_75_2_1 = mul nsw i32 %A_2_load_226, %B_2_load_21

ST_119: tmp_15_75_2_1_1 (8988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8959  %tmp_15_75_2_1_1 = mul nsw i32 %A_2_load_229, %B_2_load_22

ST_119: A_2_load_232 (8989)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8960  %A_2_load_232 = load i32* %A_2_addr_232, align 4

ST_119: tmp_15_75_2_1_2 (8990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8961  %tmp_15_75_2_1_2 = mul nsw i32 %A_2_load_232, %B_2_load_23

ST_119: tmp_15_75_2_2 (8991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8962  %tmp_15_75_2_2 = mul nsw i32 %A_2_load_227, %B_2_load_24

ST_119: tmp_15_75_2_2_1 (8992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8963  %tmp_15_75_2_2_1 = mul nsw i32 %A_2_load_230, %B_2_load_25

ST_119: A_2_load_233 (8993)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8964  %A_2_load_233 = load i32* %A_2_addr_233, align 4

ST_119: tmp_15_75_2_2_2 (8994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8965  %tmp_15_75_2_2_2 = mul nsw i32 %A_2_load_233, %B_2_load_26

ST_119: tmp1879 (8995)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8966  %tmp1879 = add i32 %tmp_15_75_0_0_2, %tmp_15_74

ST_119: tmp1878 (8996)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8967  %tmp1878 = add i32 %tmp_15_75_0_0_1, %tmp1879

ST_119: tmp1881 (8997)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8968  %tmp1881 = add i32 %tmp_15_75_0_1_2, %tmp_15_75_0_1_1

ST_119: tmp1880 (8998)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8969  %tmp1880 = add i32 %tmp_15_75_0_1, %tmp1881

ST_119: tmp1877 (8999)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8970  %tmp1877 = add i32 %tmp1878, %tmp1880

ST_119: tmp1884 (9000)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8971  %tmp1884 = add i32 %tmp_15_75_0_2_2, %tmp_15_75_0_2_1

ST_119: tmp1883 (9001)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8972  %tmp1883 = add i32 %tmp_15_75_0_2, %tmp1884

ST_119: tmp1882 (9005)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8976  %tmp1882 = add i32 %tmp1883, %tmp1885

ST_119: tmp1876 (9006)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8977  %tmp1876 = add i32 %tmp1877, %tmp1882

ST_119: tmp1891 (9007)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8978  %tmp1891 = add i32 %tmp_15_75_1_2, %tmp_15_75_1_1_2

ST_119: tmp1890 (9008)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8979  %tmp1890 = add i32 %tmp_15_75_1_1_1, %tmp1891

ST_119: tmp1893 (9009)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8980  %tmp1893 = add i32 %tmp_15_75_1_2_2, %tmp_15_75_1_2_1

ST_119: tmp1894 (9010)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8981  %tmp1894 = add i32 %tmp_15_75_2_0_1, %tmp_15_75_2

ST_119: tmp1892 (9011)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8982  %tmp1892 = add i32 %tmp1893, %tmp1894

ST_119: tmp1889 (9012)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8983  %tmp1889 = add i32 %tmp1890, %tmp1892

ST_119: tmp1897 (9013)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8984  %tmp1897 = add i32 %tmp_15_75_2_1_1, %tmp_15_75_2_1

ST_119: tmp1896 (9014)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8985  %tmp1896 = add i32 %tmp_15_75_2_0_2, %tmp1897

ST_119: tmp1899 (9015)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8986  %tmp1899 = add i32 %tmp_15_75_2_2, %tmp_15_75_2_1_2

ST_119: tmp1900 (9016)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8987  %tmp1900 = add i32 %tmp_15_75_2_2_2, %tmp_15_75_2_2_1

ST_119: tmp1898 (9017)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8988  %tmp1898 = add i32 %tmp1899, %tmp1900

ST_119: tmp1895 (9018)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8989  %tmp1895 = add i32 %tmp1896, %tmp1898

ST_119: tmp1888 (9019)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8990  %tmp1888 = add i32 %tmp1889, %tmp1895

ST_119: result_3_75_2_2_2 (9020)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8991  %result_3_75_2_2_2 = add nsw i32 %tmp1876, %tmp1888

ST_119: A_0_load_234 (9024)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8995  %A_0_load_234 = load i32* %A_0_addr_234, align 4

ST_119: A_0_load_235 (9028)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8999  %A_0_load_235 = load i32* %A_0_addr_235, align 4

ST_119: A_1_load_234 (9036)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9007  %A_1_load_234 = load i32* %A_1_addr_234, align 4

ST_119: A_1_load_235 (9040)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9011  %A_1_load_235 = load i32* %A_1_addr_235, align 4

ST_119: A_2_load_234 (9048)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9019  %A_2_load_234 = load i32* %A_2_addr_234, align 4

ST_119: A_2_load_235 (9052)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9023  %A_2_load_235 = load i32* %A_2_addr_235, align 4


 <State 120>: 7.32ns
ST_120: tmp_93 (328)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:299  %tmp_93 = add i17 %tmp_14, 79

ST_120: tmp_95_cast (329)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:300  %tmp_95_cast = sext i17 %tmp_93 to i64

ST_120: A_0_addr_237 (330)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:301  %A_0_addr_237 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_95_cast

ST_120: A_1_addr_237 (842)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:813  %A_1_addr_237 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_95_cast

ST_120: A_2_addr_237 (1066)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1037  %A_2_addr_237 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_95_cast

ST_120: tmp_314 (1438)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1409  %tmp_314 = add i22 %tmp_239, 75

ST_120: tmp_316_cast (1439)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1410  %tmp_316_cast = sext i22 %tmp_314 to i64

ST_120: C_addr_75 (1440)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1411  %C_addr_75 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_316_cast

ST_120: tmp_768 (3261)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3232  %tmp_768 = add i17 %tmp_690, 78

ST_120: tmp_769_cast (3262)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3233  %tmp_769_cast = sext i17 %tmp_768 to i64

ST_120: A_0_addr_236 (3263)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3234  %A_0_addr_236 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_769_cast

ST_120: A_1_addr_236 (3777)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3748  %A_1_addr_236 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_769_cast

ST_120: A_2_addr_236 (4001)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3972  %A_2_addr_236 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_769_cast

ST_120: StgValue_7611 (8958)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8929  store i32 %result_3_74_2_2_2, i32* %C_addr_74, align 4

ST_120: StgValue_7612 (9021)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8992  store i32 %result_3_75_2_2_2, i32* %C_addr_75, align 4

ST_120: tmp_15_75 (9022)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8993  %tmp_15_75 = mul nsw i32 %A_0_load_228, %B_0_load_27

ST_120: tmp_15_76_0_0_1 (9023)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8994  %tmp_15_76_0_0_1 = mul nsw i32 %A_0_load_231, %B_0_load_28

ST_120: A_0_load_234 (9024)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8995  %A_0_load_234 = load i32* %A_0_addr_234, align 4

ST_120: tmp_15_76_0_0_2 (9025)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8996  %tmp_15_76_0_0_2 = mul nsw i32 %A_0_load_234, %B_0_load_29

ST_120: tmp_15_76_0_1 (9026)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8997  %tmp_15_76_0_1 = mul nsw i32 %A_0_load_229, %B_0_load_30

ST_120: tmp_15_76_0_1_1 (9027)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8998  %tmp_15_76_0_1_1 = mul nsw i32 %A_0_load_232, %B_0_load_31

ST_120: A_0_load_235 (9028)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:8999  %A_0_load_235 = load i32* %A_0_addr_235, align 4

ST_120: tmp_15_76_0_1_2 (9029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9000  %tmp_15_76_0_1_2 = mul nsw i32 %A_0_load_235, %B_0_load_32

ST_120: A_0_load_236 (9032)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9003  %A_0_load_236 = load i32* %A_0_addr_236, align 4

ST_120: tmp_15_76_1 (9034)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9005  %tmp_15_76_1 = mul nsw i32 %A_1_load_228, %B_1_load_18

ST_120: tmp_15_76_1_0_1 (9035)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9006  %tmp_15_76_1_0_1 = mul nsw i32 %A_1_load_231, %B_1_load_19

ST_120: A_1_load_234 (9036)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9007  %A_1_load_234 = load i32* %A_1_addr_234, align 4

ST_120: tmp_15_76_1_0_2 (9037)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9008  %tmp_15_76_1_0_2 = mul nsw i32 %A_1_load_234, %B_1_load_20

ST_120: tmp_15_76_1_1 (9038)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9009  %tmp_15_76_1_1 = mul nsw i32 %A_1_load_229, %B_1_load_21

ST_120: A_1_load_235 (9040)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9011  %A_1_load_235 = load i32* %A_1_addr_235, align 4

ST_120: A_1_load_236 (9044)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9015  %A_1_load_236 = load i32* %A_1_addr_236, align 4

ST_120: A_2_load_234 (9048)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9019  %A_2_load_234 = load i32* %A_2_addr_234, align 4

ST_120: A_2_load_235 (9052)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9023  %A_2_load_235 = load i32* %A_2_addr_235, align 4

ST_120: A_2_load_236 (9056)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9027  %A_2_load_236 = load i32* %A_2_addr_236, align 4

ST_120: tmp1904 (9058)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9029  %tmp1904 = add i32 %tmp_15_76_0_0_2, %tmp_15_75

ST_120: tmp1903 (9059)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9030  %tmp1903 = add i32 %tmp_15_76_0_0_1, %tmp1904

ST_120: tmp1906 (9060)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9031  %tmp1906 = add i32 %tmp_15_76_0_1_2, %tmp_15_76_0_1_1

ST_120: tmp1905 (9061)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9032  %tmp1905 = add i32 %tmp_15_76_0_1, %tmp1906

ST_120: tmp1902 (9062)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9033  %tmp1902 = add i32 %tmp1903, %tmp1905

ST_120: tmp1911 (9065)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9036  %tmp1911 = add i32 %tmp_15_76_1_0_1, %tmp_15_76_1

ST_120: tmp1912 (9066)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9037  %tmp1912 = add i32 %tmp_15_76_1_1, %tmp_15_76_1_0_2

ST_120: tmp1910 (9067)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9038  %tmp1910 = add i32 %tmp1911, %tmp1912

ST_120: A_0_load_237 (9087)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9058  %A_0_load_237 = load i32* %A_0_addr_237, align 4

ST_120: A_1_load_237 (9099)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9070  %A_1_load_237 = load i32* %A_1_addr_237, align 4

ST_120: A_2_load_237 (9111)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9082  %A_2_load_237 = load i32* %A_2_addr_237, align 4


 <State 121>: 8.21ns
ST_121: tmp_543 (2130)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2101  %tmp_543 = add i17 %tmp_464, 79

ST_121: tmp_544_cast (2131)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2102  %tmp_544_cast = sext i17 %tmp_543 to i64

ST_121: A_0_addr_238 (2132)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2103  %A_0_addr_238 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_544_cast

ST_121: A_1_addr_238 (2644)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2615  %A_1_addr_238 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_544_cast

ST_121: A_2_addr_238 (2868)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2839  %A_2_addr_238 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_544_cast

ST_121: tmp_769 (3264)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3235  %tmp_769 = add i17 %tmp_690, 79

ST_121: tmp_770_cast (3265)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3236  %tmp_770_cast = sext i17 %tmp_769 to i64

ST_121: A_0_addr_239 (3266)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3237  %A_0_addr_239 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_770_cast

ST_121: A_1_addr_239 (3778)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3749  %A_1_addr_239 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_770_cast

ST_121: A_2_addr_239 (4002)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3973  %A_2_addr_239 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_770_cast

ST_121: StgValue_7653 (9021)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:8992  store i32 %result_3_75_2_2_2, i32* %C_addr_75, align 4

ST_121: tmp_15_76_0_2 (9030)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9001  %tmp_15_76_0_2 = mul nsw i32 %A_0_load_230, %B_0_load_24

ST_121: tmp_15_76_0_2_1 (9031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9002  %tmp_15_76_0_2_1 = mul nsw i32 %A_0_load_233, %B_0_load_25

ST_121: A_0_load_236 (9032)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9003  %A_0_load_236 = load i32* %A_0_addr_236, align 4

ST_121: tmp_15_76_0_2_2 (9033)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9004  %tmp_15_76_0_2_2 = mul nsw i32 %A_0_load_236, %B_0_load_26

ST_121: tmp_15_76_1_1_1 (9039)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9010  %tmp_15_76_1_1_1 = mul nsw i32 %A_1_load_232, %B_1_load_22

ST_121: tmp_15_76_1_1_2 (9041)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9012  %tmp_15_76_1_1_2 = mul nsw i32 %A_1_load_235, %B_1_load_23

ST_121: tmp_15_76_1_2 (9042)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9013  %tmp_15_76_1_2 = mul nsw i32 %A_1_load_230, %B_1_load_24

ST_121: tmp_15_76_1_2_1 (9043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9014  %tmp_15_76_1_2_1 = mul nsw i32 %A_1_load_233, %B_1_load_25

ST_121: A_1_load_236 (9044)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9015  %A_1_load_236 = load i32* %A_1_addr_236, align 4

ST_121: tmp_15_76_1_2_2 (9045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9016  %tmp_15_76_1_2_2 = mul nsw i32 %A_1_load_236, %B_1_load_26

ST_121: tmp_15_76_2 (9046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9017  %tmp_15_76_2 = mul nsw i32 %A_2_load_228, %B_2_load_18

ST_121: tmp_15_76_2_0_1 (9047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9018  %tmp_15_76_2_0_1 = mul nsw i32 %A_2_load_231, %B_2_load_19

ST_121: tmp_15_76_2_0_2 (9049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9020  %tmp_15_76_2_0_2 = mul nsw i32 %A_2_load_234, %B_2_load_20

ST_121: tmp_15_76_2_1 (9050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9021  %tmp_15_76_2_1 = mul nsw i32 %A_2_load_229, %B_2_load_21

ST_121: tmp_15_76_2_1_1 (9051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9022  %tmp_15_76_2_1_1 = mul nsw i32 %A_2_load_232, %B_2_load_22

ST_121: tmp_15_76_2_1_2 (9053)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9024  %tmp_15_76_2_1_2 = mul nsw i32 %A_2_load_235, %B_2_load_23

ST_121: tmp_15_76_2_2 (9054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9025  %tmp_15_76_2_2 = mul nsw i32 %A_2_load_230, %B_2_load_24

ST_121: tmp_15_76_2_2_1 (9055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9026  %tmp_15_76_2_2_1 = mul nsw i32 %A_2_load_233, %B_2_load_25

ST_121: A_2_load_236 (9056)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9027  %A_2_load_236 = load i32* %A_2_addr_236, align 4

ST_121: tmp_15_76_2_2_2 (9057)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9028  %tmp_15_76_2_2_2 = mul nsw i32 %A_2_load_236, %B_2_load_26

ST_121: tmp1909 (9063)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9034  %tmp1909 = add i32 %tmp_15_76_0_2_2, %tmp_15_76_0_2_1

ST_121: tmp1908 (9064)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9035  %tmp1908 = add i32 %tmp_15_76_0_2, %tmp1909

ST_121: tmp1907 (9068)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9039  %tmp1907 = add i32 %tmp1908, %tmp1910

ST_121: tmp1901 (9069)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9040  %tmp1901 = add i32 %tmp1902, %tmp1907

ST_121: tmp1916 (9070)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9041  %tmp1916 = add i32 %tmp_15_76_1_2, %tmp_15_76_1_1_2

ST_121: tmp1915 (9071)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9042  %tmp1915 = add i32 %tmp_15_76_1_1_1, %tmp1916

ST_121: tmp1918 (9072)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9043  %tmp1918 = add i32 %tmp_15_76_1_2_2, %tmp_15_76_1_2_1

ST_121: tmp1919 (9073)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9044  %tmp1919 = add i32 %tmp_15_76_2_0_1, %tmp_15_76_2

ST_121: tmp1917 (9074)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9045  %tmp1917 = add i32 %tmp1918, %tmp1919

ST_121: tmp1914 (9075)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9046  %tmp1914 = add i32 %tmp1915, %tmp1917

ST_121: tmp1922 (9076)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9047  %tmp1922 = add i32 %tmp_15_76_2_1_1, %tmp_15_76_2_1

ST_121: tmp1921 (9077)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9048  %tmp1921 = add i32 %tmp_15_76_2_0_2, %tmp1922

ST_121: tmp1924 (9078)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9049  %tmp1924 = add i32 %tmp_15_76_2_2, %tmp_15_76_2_1_2

ST_121: tmp1925 (9079)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9050  %tmp1925 = add i32 %tmp_15_76_2_2_2, %tmp_15_76_2_2_1

ST_121: tmp1923 (9080)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9051  %tmp1923 = add i32 %tmp1924, %tmp1925

ST_121: tmp1920 (9081)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9052  %tmp1920 = add i32 %tmp1921, %tmp1923

ST_121: tmp1913 (9082)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9053  %tmp1913 = add i32 %tmp1914, %tmp1920

ST_121: result_3_76_2_2_2 (9083)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9054  %result_3_76_2_2_2 = add nsw i32 %tmp1901, %tmp1913

ST_121: A_0_load_237 (9087)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9058  %A_0_load_237 = load i32* %A_0_addr_237, align 4

ST_121: A_0_load_238 (9091)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9062  %A_0_load_238 = load i32* %A_0_addr_238, align 4

ST_121: A_0_load_239 (9095)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9066  %A_0_load_239 = load i32* %A_0_addr_239, align 4

ST_121: tmp_15_77_1 (9097)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9068  %tmp_15_77_1 = mul nsw i32 %A_1_load_231, %B_1_load_18

ST_121: tmp_15_77_1_0_1 (9098)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9069  %tmp_15_77_1_0_1 = mul nsw i32 %A_1_load_234, %B_1_load_19

ST_121: A_1_load_237 (9099)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9070  %A_1_load_237 = load i32* %A_1_addr_237, align 4

ST_121: tmp_15_77_1_0_2 (9100)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9071  %tmp_15_77_1_0_2 = mul nsw i32 %A_1_load_237, %B_1_load_20

ST_121: tmp_15_77_1_1 (9101)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9072  %tmp_15_77_1_1 = mul nsw i32 %A_1_load_232, %B_1_load_21

ST_121: A_1_load_238 (9103)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9074  %A_1_load_238 = load i32* %A_1_addr_238, align 4

ST_121: A_1_load_239 (9107)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9078  %A_1_load_239 = load i32* %A_1_addr_239, align 4

ST_121: A_2_load_237 (9111)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9082  %A_2_load_237 = load i32* %A_2_addr_237, align 4

ST_121: A_2_load_238 (9115)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9086  %A_2_load_238 = load i32* %A_2_addr_238, align 4

ST_121: A_2_load_239 (9119)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9090  %A_2_load_239 = load i32* %A_2_addr_239, align 4

ST_121: tmp1936 (9128)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9099  %tmp1936 = add i32 %tmp_15_77_1_0_1, %tmp_15_77_1

ST_121: tmp1937 (9129)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9100  %tmp1937 = add i32 %tmp_15_77_1_1, %tmp_15_77_1_0_2

ST_121: tmp1935 (9130)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9101  %tmp1935 = add i32 %tmp1936, %tmp1937


 <State 122>: 8.21ns
ST_122: tmp_94 (331)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:302  %tmp_94 = add i17 %tmp_14, 80

ST_122: tmp_96_cast (332)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:303  %tmp_96_cast = sext i17 %tmp_94 to i64

ST_122: A_0_addr_240 (333)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:304  %A_0_addr_240 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_96_cast

ST_122: A_1_addr_240 (843)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:814  %A_1_addr_240 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_96_cast

ST_122: A_2_addr_240 (1067)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1038  %A_2_addr_240 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_96_cast

ST_122: tmp_315 (1441)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1412  %tmp_315 = add i22 %tmp_239, 76

ST_122: tmp_317_cast (1442)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1413  %tmp_317_cast = sext i22 %tmp_315 to i64

ST_122: C_addr_76 (1443)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1414  %C_addr_76 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_317_cast

ST_122: tmp_544 (2133)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2104  %tmp_544 = add i17 %tmp_464, 80

ST_122: tmp_545_cast (2134)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2105  %tmp_545_cast = sext i17 %tmp_544 to i64

ST_122: A_0_addr_241 (2135)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2106  %A_0_addr_241 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_545_cast

ST_122: A_1_addr_241 (2645)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2616  %A_1_addr_241 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_545_cast

ST_122: A_2_addr_241 (2869)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2840  %A_2_addr_241 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_545_cast

ST_122: StgValue_7721 (9084)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9055  store i32 %result_3_76_2_2_2, i32* %C_addr_76, align 4

ST_122: tmp_15_76 (9085)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9056  %tmp_15_76 = mul nsw i32 %A_0_load_231, %B_0_load_27

ST_122: tmp_15_77_0_0_1 (9086)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9057  %tmp_15_77_0_0_1 = mul nsw i32 %A_0_load_234, %B_0_load_28

ST_122: tmp_15_77_0_0_2 (9088)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9059  %tmp_15_77_0_0_2 = mul nsw i32 %A_0_load_237, %B_0_load_29

ST_122: tmp_15_77_0_1 (9089)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9060  %tmp_15_77_0_1 = mul nsw i32 %A_0_load_232, %B_0_load_30

ST_122: tmp_15_77_0_1_1 (9090)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9061  %tmp_15_77_0_1_1 = mul nsw i32 %A_0_load_235, %B_0_load_31

ST_122: A_0_load_238 (9091)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9062  %A_0_load_238 = load i32* %A_0_addr_238, align 4

ST_122: tmp_15_77_0_1_2 (9092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9063  %tmp_15_77_0_1_2 = mul nsw i32 %A_0_load_238, %B_0_load_32

ST_122: tmp_15_77_0_2 (9093)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9064  %tmp_15_77_0_2 = mul nsw i32 %A_0_load_233, %B_0_load_24

ST_122: tmp_15_77_0_2_1 (9094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9065  %tmp_15_77_0_2_1 = mul nsw i32 %A_0_load_236, %B_0_load_25

ST_122: A_0_load_239 (9095)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9066  %A_0_load_239 = load i32* %A_0_addr_239, align 4

ST_122: tmp_15_77_0_2_2 (9096)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9067  %tmp_15_77_0_2_2 = mul nsw i32 %A_0_load_239, %B_0_load_26

ST_122: tmp_15_77_1_1_1 (9102)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9073  %tmp_15_77_1_1_1 = mul nsw i32 %A_1_load_235, %B_1_load_22

ST_122: A_1_load_238 (9103)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9074  %A_1_load_238 = load i32* %A_1_addr_238, align 4

ST_122: tmp_15_77_1_1_2 (9104)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9075  %tmp_15_77_1_1_2 = mul nsw i32 %A_1_load_238, %B_1_load_23

ST_122: tmp_15_77_1_2 (9105)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9076  %tmp_15_77_1_2 = mul nsw i32 %A_1_load_233, %B_1_load_24

ST_122: tmp_15_77_1_2_1 (9106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9077  %tmp_15_77_1_2_1 = mul nsw i32 %A_1_load_236, %B_1_load_25

ST_122: A_1_load_239 (9107)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9078  %A_1_load_239 = load i32* %A_1_addr_239, align 4

ST_122: tmp_15_77_1_2_2 (9108)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9079  %tmp_15_77_1_2_2 = mul nsw i32 %A_1_load_239, %B_1_load_26

ST_122: tmp_15_77_2 (9109)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9080  %tmp_15_77_2 = mul nsw i32 %A_2_load_231, %B_2_load_18

ST_122: tmp_15_77_2_0_1 (9110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9081  %tmp_15_77_2_0_1 = mul nsw i32 %A_2_load_234, %B_2_load_19

ST_122: tmp_15_77_2_0_2 (9112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9083  %tmp_15_77_2_0_2 = mul nsw i32 %A_2_load_237, %B_2_load_20

ST_122: tmp_15_77_2_1 (9113)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9084  %tmp_15_77_2_1 = mul nsw i32 %A_2_load_232, %B_2_load_21

ST_122: tmp_15_77_2_1_1 (9114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9085  %tmp_15_77_2_1_1 = mul nsw i32 %A_2_load_235, %B_2_load_22

ST_122: A_2_load_238 (9115)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9086  %A_2_load_238 = load i32* %A_2_addr_238, align 4

ST_122: tmp_15_77_2_1_2 (9116)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9087  %tmp_15_77_2_1_2 = mul nsw i32 %A_2_load_238, %B_2_load_23

ST_122: tmp_15_77_2_2 (9117)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9088  %tmp_15_77_2_2 = mul nsw i32 %A_2_load_233, %B_2_load_24

ST_122: tmp_15_77_2_2_1 (9118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9089  %tmp_15_77_2_2_1 = mul nsw i32 %A_2_load_236, %B_2_load_25

ST_122: A_2_load_239 (9119)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9090  %A_2_load_239 = load i32* %A_2_addr_239, align 4

ST_122: tmp_15_77_2_2_2 (9120)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9091  %tmp_15_77_2_2_2 = mul nsw i32 %A_2_load_239, %B_2_load_26

ST_122: tmp1929 (9121)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9092  %tmp1929 = add i32 %tmp_15_77_0_0_2, %tmp_15_76

ST_122: tmp1928 (9122)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9093  %tmp1928 = add i32 %tmp_15_77_0_0_1, %tmp1929

ST_122: tmp1931 (9123)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9094  %tmp1931 = add i32 %tmp_15_77_0_1_2, %tmp_15_77_0_1_1

ST_122: tmp1930 (9124)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9095  %tmp1930 = add i32 %tmp_15_77_0_1, %tmp1931

ST_122: tmp1927 (9125)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9096  %tmp1927 = add i32 %tmp1928, %tmp1930

ST_122: tmp1934 (9126)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9097  %tmp1934 = add i32 %tmp_15_77_0_2_2, %tmp_15_77_0_2_1

ST_122: tmp1933 (9127)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9098  %tmp1933 = add i32 %tmp_15_77_0_2, %tmp1934

ST_122: tmp1932 (9131)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9102  %tmp1932 = add i32 %tmp1933, %tmp1935

ST_122: tmp1926 (9132)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9103  %tmp1926 = add i32 %tmp1927, %tmp1932

ST_122: tmp1941 (9133)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9104  %tmp1941 = add i32 %tmp_15_77_1_2, %tmp_15_77_1_1_2

ST_122: tmp1940 (9134)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9105  %tmp1940 = add i32 %tmp_15_77_1_1_1, %tmp1941

ST_122: tmp1943 (9135)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9106  %tmp1943 = add i32 %tmp_15_77_1_2_2, %tmp_15_77_1_2_1

ST_122: tmp1944 (9136)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9107  %tmp1944 = add i32 %tmp_15_77_2_0_1, %tmp_15_77_2

ST_122: tmp1942 (9137)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9108  %tmp1942 = add i32 %tmp1943, %tmp1944

ST_122: tmp1939 (9138)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9109  %tmp1939 = add i32 %tmp1940, %tmp1942

ST_122: tmp1947 (9139)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9110  %tmp1947 = add i32 %tmp_15_77_2_1_1, %tmp_15_77_2_1

ST_122: tmp1946 (9140)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9111  %tmp1946 = add i32 %tmp_15_77_2_0_2, %tmp1947

ST_122: tmp1949 (9141)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9112  %tmp1949 = add i32 %tmp_15_77_2_2, %tmp_15_77_2_1_2

ST_122: tmp1950 (9142)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9113  %tmp1950 = add i32 %tmp_15_77_2_2_2, %tmp_15_77_2_2_1

ST_122: tmp1948 (9143)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9114  %tmp1948 = add i32 %tmp1949, %tmp1950

ST_122: tmp1945 (9144)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9115  %tmp1945 = add i32 %tmp1946, %tmp1948

ST_122: tmp1938 (9145)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9116  %tmp1938 = add i32 %tmp1939, %tmp1945

ST_122: result_3_77_2_2_2 (9146)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9117  %result_3_77_2_2_2 = add nsw i32 %tmp1926, %tmp1938

ST_122: A_0_load_240 (9150)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9121  %A_0_load_240 = load i32* %A_0_addr_240, align 4

ST_122: A_0_load_241 (9154)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9125  %A_0_load_241 = load i32* %A_0_addr_241, align 4

ST_122: A_1_load_240 (9162)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9133  %A_1_load_240 = load i32* %A_1_addr_240, align 4

ST_122: A_1_load_241 (9166)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9137  %A_1_load_241 = load i32* %A_1_addr_241, align 4

ST_122: A_2_load_240 (9174)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9145  %A_2_load_240 = load i32* %A_2_addr_240, align 4

ST_122: A_2_load_241 (9178)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9149  %A_2_load_241 = load i32* %A_2_addr_241, align 4


 <State 123>: 7.32ns
ST_123: tmp_95 (334)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:305  %tmp_95 = add i17 %tmp_14, 81

ST_123: tmp_97_cast (335)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:306  %tmp_97_cast = sext i17 %tmp_95 to i64

ST_123: A_0_addr_243 (336)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:307  %A_0_addr_243 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_97_cast

ST_123: A_1_addr_243 (844)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:815  %A_1_addr_243 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_97_cast

ST_123: A_2_addr_243 (1068)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1039  %A_2_addr_243 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_97_cast

ST_123: tmp_316 (1444)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1415  %tmp_316 = add i22 %tmp_239, 77

ST_123: tmp_318_cast (1445)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1416  %tmp_318_cast = sext i22 %tmp_316 to i64

ST_123: C_addr_77 (1446)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1417  %C_addr_77 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_318_cast

ST_123: tmp_770 (3267)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3238  %tmp_770 = add i17 %tmp_690, 80

ST_123: tmp_771_cast (3268)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3239  %tmp_771_cast = sext i17 %tmp_770 to i64

ST_123: A_0_addr_242 (3269)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3240  %A_0_addr_242 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_771_cast

ST_123: A_1_addr_242 (3779)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3750  %A_1_addr_242 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_771_cast

ST_123: A_2_addr_242 (4003)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3974  %A_2_addr_242 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_771_cast

ST_123: StgValue_7793 (9084)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9055  store i32 %result_3_76_2_2_2, i32* %C_addr_76, align 4

ST_123: StgValue_7794 (9147)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9118  store i32 %result_3_77_2_2_2, i32* %C_addr_77, align 4

ST_123: tmp_15_77 (9148)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9119  %tmp_15_77 = mul nsw i32 %A_0_load_234, %B_0_load_27

ST_123: tmp_15_78_0_0_1 (9149)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9120  %tmp_15_78_0_0_1 = mul nsw i32 %A_0_load_237, %B_0_load_28

ST_123: A_0_load_240 (9150)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9121  %A_0_load_240 = load i32* %A_0_addr_240, align 4

ST_123: tmp_15_78_0_0_2 (9151)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9122  %tmp_15_78_0_0_2 = mul nsw i32 %A_0_load_240, %B_0_load_29

ST_123: tmp_15_78_0_1 (9152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9123  %tmp_15_78_0_1 = mul nsw i32 %A_0_load_235, %B_0_load_30

ST_123: tmp_15_78_0_1_1 (9153)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9124  %tmp_15_78_0_1_1 = mul nsw i32 %A_0_load_238, %B_0_load_31

ST_123: A_0_load_241 (9154)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9125  %A_0_load_241 = load i32* %A_0_addr_241, align 4

ST_123: tmp_15_78_0_1_2 (9155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9126  %tmp_15_78_0_1_2 = mul nsw i32 %A_0_load_241, %B_0_load_32

ST_123: A_0_load_242 (9158)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9129  %A_0_load_242 = load i32* %A_0_addr_242, align 4

ST_123: tmp_15_78_1 (9160)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9131  %tmp_15_78_1 = mul nsw i32 %A_1_load_234, %B_1_load_18

ST_123: tmp_15_78_1_0_1 (9161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9132  %tmp_15_78_1_0_1 = mul nsw i32 %A_1_load_237, %B_1_load_19

ST_123: A_1_load_240 (9162)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9133  %A_1_load_240 = load i32* %A_1_addr_240, align 4

ST_123: tmp_15_78_1_0_2 (9163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9134  %tmp_15_78_1_0_2 = mul nsw i32 %A_1_load_240, %B_1_load_20

ST_123: tmp_15_78_1_1 (9164)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9135  %tmp_15_78_1_1 = mul nsw i32 %A_1_load_235, %B_1_load_21

ST_123: A_1_load_241 (9166)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9137  %A_1_load_241 = load i32* %A_1_addr_241, align 4

ST_123: A_1_load_242 (9170)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9141  %A_1_load_242 = load i32* %A_1_addr_242, align 4

ST_123: A_2_load_240 (9174)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9145  %A_2_load_240 = load i32* %A_2_addr_240, align 4

ST_123: A_2_load_241 (9178)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9149  %A_2_load_241 = load i32* %A_2_addr_241, align 4

ST_123: A_2_load_242 (9182)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9153  %A_2_load_242 = load i32* %A_2_addr_242, align 4

ST_123: tmp1954 (9184)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9155  %tmp1954 = add i32 %tmp_15_78_0_0_2, %tmp_15_77

ST_123: tmp1953 (9185)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9156  %tmp1953 = add i32 %tmp_15_78_0_0_1, %tmp1954

ST_123: tmp1956 (9186)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9157  %tmp1956 = add i32 %tmp_15_78_0_1_2, %tmp_15_78_0_1_1

ST_123: tmp1955 (9187)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9158  %tmp1955 = add i32 %tmp_15_78_0_1, %tmp1956

ST_123: tmp1952 (9188)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9159  %tmp1952 = add i32 %tmp1953, %tmp1955

ST_123: tmp1961 (9191)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9162  %tmp1961 = add i32 %tmp_15_78_1_0_1, %tmp_15_78_1

ST_123: tmp1962 (9192)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9163  %tmp1962 = add i32 %tmp_15_78_1_1, %tmp_15_78_1_0_2

ST_123: tmp1960 (9193)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9164  %tmp1960 = add i32 %tmp1961, %tmp1962

ST_123: A_0_load_243 (9213)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9184  %A_0_load_243 = load i32* %A_0_addr_243, align 4

ST_123: A_1_load_243 (9225)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9196  %A_1_load_243 = load i32* %A_1_addr_243, align 4

ST_123: A_2_load_243 (9237)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9208  %A_2_load_243 = load i32* %A_2_addr_243, align 4


 <State 124>: 8.21ns
ST_124: tmp_545 (2136)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2107  %tmp_545 = add i17 %tmp_464, 81

ST_124: tmp_546_cast (2137)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2108  %tmp_546_cast = sext i17 %tmp_545 to i64

ST_124: A_0_addr_244 (2138)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2109  %A_0_addr_244 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_546_cast

ST_124: A_1_addr_244 (2646)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2617  %A_1_addr_244 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_546_cast

ST_124: A_2_addr_244 (2870)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2841  %A_2_addr_244 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_546_cast

ST_124: tmp_771 (3270)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3241  %tmp_771 = add i17 %tmp_690, 81

ST_124: tmp_772_cast (3271)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3242  %tmp_772_cast = sext i17 %tmp_771 to i64

ST_124: A_0_addr_245 (3272)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3243  %A_0_addr_245 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_772_cast

ST_124: A_1_addr_245 (3780)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3751  %A_1_addr_245 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_772_cast

ST_124: A_2_addr_245 (4004)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3975  %A_2_addr_245 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_772_cast

ST_124: StgValue_7835 (9147)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9118  store i32 %result_3_77_2_2_2, i32* %C_addr_77, align 4

ST_124: tmp_15_78_0_2 (9156)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9127  %tmp_15_78_0_2 = mul nsw i32 %A_0_load_236, %B_0_load_24

ST_124: tmp_15_78_0_2_1 (9157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9128  %tmp_15_78_0_2_1 = mul nsw i32 %A_0_load_239, %B_0_load_25

ST_124: A_0_load_242 (9158)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9129  %A_0_load_242 = load i32* %A_0_addr_242, align 4

ST_124: tmp_15_78_0_2_2 (9159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9130  %tmp_15_78_0_2_2 = mul nsw i32 %A_0_load_242, %B_0_load_26

ST_124: tmp_15_78_1_1_1 (9165)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9136  %tmp_15_78_1_1_1 = mul nsw i32 %A_1_load_238, %B_1_load_22

ST_124: tmp_15_78_1_1_2 (9167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9138  %tmp_15_78_1_1_2 = mul nsw i32 %A_1_load_241, %B_1_load_23

ST_124: tmp_15_78_1_2 (9168)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9139  %tmp_15_78_1_2 = mul nsw i32 %A_1_load_236, %B_1_load_24

ST_124: tmp_15_78_1_2_1 (9169)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9140  %tmp_15_78_1_2_1 = mul nsw i32 %A_1_load_239, %B_1_load_25

ST_124: A_1_load_242 (9170)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9141  %A_1_load_242 = load i32* %A_1_addr_242, align 4

ST_124: tmp_15_78_1_2_2 (9171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9142  %tmp_15_78_1_2_2 = mul nsw i32 %A_1_load_242, %B_1_load_26

ST_124: tmp_15_78_2 (9172)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9143  %tmp_15_78_2 = mul nsw i32 %A_2_load_234, %B_2_load_18

ST_124: tmp_15_78_2_0_1 (9173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9144  %tmp_15_78_2_0_1 = mul nsw i32 %A_2_load_237, %B_2_load_19

ST_124: tmp_15_78_2_0_2 (9175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9146  %tmp_15_78_2_0_2 = mul nsw i32 %A_2_load_240, %B_2_load_20

ST_124: tmp_15_78_2_1 (9176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9147  %tmp_15_78_2_1 = mul nsw i32 %A_2_load_235, %B_2_load_21

ST_124: tmp_15_78_2_1_1 (9177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9148  %tmp_15_78_2_1_1 = mul nsw i32 %A_2_load_238, %B_2_load_22

ST_124: tmp_15_78_2_1_2 (9179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9150  %tmp_15_78_2_1_2 = mul nsw i32 %A_2_load_241, %B_2_load_23

ST_124: tmp_15_78_2_2 (9180)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9151  %tmp_15_78_2_2 = mul nsw i32 %A_2_load_236, %B_2_load_24

ST_124: tmp_15_78_2_2_1 (9181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9152  %tmp_15_78_2_2_1 = mul nsw i32 %A_2_load_239, %B_2_load_25

ST_124: A_2_load_242 (9182)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9153  %A_2_load_242 = load i32* %A_2_addr_242, align 4

ST_124: tmp_15_78_2_2_2 (9183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9154  %tmp_15_78_2_2_2 = mul nsw i32 %A_2_load_242, %B_2_load_26

ST_124: tmp1959 (9189)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9160  %tmp1959 = add i32 %tmp_15_78_0_2_2, %tmp_15_78_0_2_1

ST_124: tmp1958 (9190)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9161  %tmp1958 = add i32 %tmp_15_78_0_2, %tmp1959

ST_124: tmp1957 (9194)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9165  %tmp1957 = add i32 %tmp1958, %tmp1960

ST_124: tmp1951 (9195)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9166  %tmp1951 = add i32 %tmp1952, %tmp1957

ST_124: tmp1966 (9196)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9167  %tmp1966 = add i32 %tmp_15_78_1_2, %tmp_15_78_1_1_2

ST_124: tmp1965 (9197)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9168  %tmp1965 = add i32 %tmp_15_78_1_1_1, %tmp1966

ST_124: tmp1968 (9198)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9169  %tmp1968 = add i32 %tmp_15_78_1_2_2, %tmp_15_78_1_2_1

ST_124: tmp1969 (9199)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9170  %tmp1969 = add i32 %tmp_15_78_2_0_1, %tmp_15_78_2

ST_124: tmp1967 (9200)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9171  %tmp1967 = add i32 %tmp1968, %tmp1969

ST_124: tmp1964 (9201)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9172  %tmp1964 = add i32 %tmp1965, %tmp1967

ST_124: tmp1972 (9202)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9173  %tmp1972 = add i32 %tmp_15_78_2_1_1, %tmp_15_78_2_1

ST_124: tmp1971 (9203)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9174  %tmp1971 = add i32 %tmp_15_78_2_0_2, %tmp1972

ST_124: tmp1974 (9204)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9175  %tmp1974 = add i32 %tmp_15_78_2_2, %tmp_15_78_2_1_2

ST_124: tmp1975 (9205)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9176  %tmp1975 = add i32 %tmp_15_78_2_2_2, %tmp_15_78_2_2_1

ST_124: tmp1973 (9206)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9177  %tmp1973 = add i32 %tmp1974, %tmp1975

ST_124: tmp1970 (9207)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9178  %tmp1970 = add i32 %tmp1971, %tmp1973

ST_124: tmp1963 (9208)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9179  %tmp1963 = add i32 %tmp1964, %tmp1970

ST_124: result_3_78_2_2_2 (9209)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9180  %result_3_78_2_2_2 = add nsw i32 %tmp1951, %tmp1963

ST_124: A_0_load_243 (9213)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9184  %A_0_load_243 = load i32* %A_0_addr_243, align 4

ST_124: A_0_load_244 (9217)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9188  %A_0_load_244 = load i32* %A_0_addr_244, align 4

ST_124: A_0_load_245 (9221)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9192  %A_0_load_245 = load i32* %A_0_addr_245, align 4

ST_124: tmp_15_79_1 (9223)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9194  %tmp_15_79_1 = mul nsw i32 %A_1_load_237, %B_1_load_18

ST_124: tmp_15_79_1_0_1 (9224)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9195  %tmp_15_79_1_0_1 = mul nsw i32 %A_1_load_240, %B_1_load_19

ST_124: A_1_load_243 (9225)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9196  %A_1_load_243 = load i32* %A_1_addr_243, align 4

ST_124: tmp_15_79_1_0_2 (9226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9197  %tmp_15_79_1_0_2 = mul nsw i32 %A_1_load_243, %B_1_load_20

ST_124: tmp_15_79_1_1 (9227)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9198  %tmp_15_79_1_1 = mul nsw i32 %A_1_load_238, %B_1_load_21

ST_124: A_1_load_244 (9229)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9200  %A_1_load_244 = load i32* %A_1_addr_244, align 4

ST_124: A_1_load_245 (9233)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9204  %A_1_load_245 = load i32* %A_1_addr_245, align 4

ST_124: A_2_load_243 (9237)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9208  %A_2_load_243 = load i32* %A_2_addr_243, align 4

ST_124: A_2_load_244 (9241)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9212  %A_2_load_244 = load i32* %A_2_addr_244, align 4

ST_124: A_2_load_245 (9245)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9216  %A_2_load_245 = load i32* %A_2_addr_245, align 4

ST_124: tmp1986 (9254)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9225  %tmp1986 = add i32 %tmp_15_79_1_0_1, %tmp_15_79_1

ST_124: tmp1987 (9255)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9226  %tmp1987 = add i32 %tmp_15_79_1_1, %tmp_15_79_1_0_2

ST_124: tmp1985 (9256)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9227  %tmp1985 = add i32 %tmp1986, %tmp1987


 <State 125>: 8.21ns
ST_125: tmp_96 (337)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:308  %tmp_96 = add i17 %tmp_14, 82

ST_125: tmp_98_cast (338)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:309  %tmp_98_cast = sext i17 %tmp_96 to i64

ST_125: A_0_addr_246 (339)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:310  %A_0_addr_246 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_98_cast

ST_125: A_1_addr_246 (845)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:816  %A_1_addr_246 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_98_cast

ST_125: A_2_addr_246 (1069)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1040  %A_2_addr_246 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_98_cast

ST_125: tmp_317 (1447)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1418  %tmp_317 = add i22 %tmp_239, 78

ST_125: tmp_319_cast (1448)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1419  %tmp_319_cast = sext i22 %tmp_317 to i64

ST_125: C_addr_78 (1449)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1420  %C_addr_78 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_319_cast

ST_125: tmp_546 (2139)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2110  %tmp_546 = add i17 %tmp_464, 82

ST_125: tmp_547_cast (2140)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2111  %tmp_547_cast = sext i17 %tmp_546 to i64

ST_125: A_0_addr_247 (2141)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2112  %A_0_addr_247 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_547_cast

ST_125: A_1_addr_247 (2647)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2618  %A_1_addr_247 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_547_cast

ST_125: A_2_addr_247 (2871)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2842  %A_2_addr_247 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_547_cast

ST_125: StgValue_7903 (9210)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9181  store i32 %result_3_78_2_2_2, i32* %C_addr_78, align 4

ST_125: tmp_15_78 (9211)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9182  %tmp_15_78 = mul nsw i32 %A_0_load_237, %B_0_load_27

ST_125: tmp_15_79_0_0_1 (9212)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9183  %tmp_15_79_0_0_1 = mul nsw i32 %A_0_load_240, %B_0_load_28

ST_125: tmp_15_79_0_0_2 (9214)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9185  %tmp_15_79_0_0_2 = mul nsw i32 %A_0_load_243, %B_0_load_29

ST_125: tmp_15_79_0_1 (9215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9186  %tmp_15_79_0_1 = mul nsw i32 %A_0_load_238, %B_0_load_30

ST_125: tmp_15_79_0_1_1 (9216)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9187  %tmp_15_79_0_1_1 = mul nsw i32 %A_0_load_241, %B_0_load_31

ST_125: A_0_load_244 (9217)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9188  %A_0_load_244 = load i32* %A_0_addr_244, align 4

ST_125: tmp_15_79_0_1_2 (9218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9189  %tmp_15_79_0_1_2 = mul nsw i32 %A_0_load_244, %B_0_load_32

ST_125: tmp_15_79_0_2 (9219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9190  %tmp_15_79_0_2 = mul nsw i32 %A_0_load_239, %B_0_load_24

ST_125: tmp_15_79_0_2_1 (9220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9191  %tmp_15_79_0_2_1 = mul nsw i32 %A_0_load_242, %B_0_load_25

ST_125: A_0_load_245 (9221)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9192  %A_0_load_245 = load i32* %A_0_addr_245, align 4

ST_125: tmp_15_79_0_2_2 (9222)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9193  %tmp_15_79_0_2_2 = mul nsw i32 %A_0_load_245, %B_0_load_26

ST_125: tmp_15_79_1_1_1 (9228)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9199  %tmp_15_79_1_1_1 = mul nsw i32 %A_1_load_241, %B_1_load_22

ST_125: A_1_load_244 (9229)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9200  %A_1_load_244 = load i32* %A_1_addr_244, align 4

ST_125: tmp_15_79_1_1_2 (9230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9201  %tmp_15_79_1_1_2 = mul nsw i32 %A_1_load_244, %B_1_load_23

ST_125: tmp_15_79_1_2 (9231)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9202  %tmp_15_79_1_2 = mul nsw i32 %A_1_load_239, %B_1_load_24

ST_125: tmp_15_79_1_2_1 (9232)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9203  %tmp_15_79_1_2_1 = mul nsw i32 %A_1_load_242, %B_1_load_25

ST_125: A_1_load_245 (9233)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9204  %A_1_load_245 = load i32* %A_1_addr_245, align 4

ST_125: tmp_15_79_1_2_2 (9234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9205  %tmp_15_79_1_2_2 = mul nsw i32 %A_1_load_245, %B_1_load_26

ST_125: tmp_15_79_2 (9235)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9206  %tmp_15_79_2 = mul nsw i32 %A_2_load_237, %B_2_load_18

ST_125: tmp_15_79_2_0_1 (9236)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9207  %tmp_15_79_2_0_1 = mul nsw i32 %A_2_load_240, %B_2_load_19

ST_125: tmp_15_79_2_0_2 (9238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9209  %tmp_15_79_2_0_2 = mul nsw i32 %A_2_load_243, %B_2_load_20

ST_125: tmp_15_79_2_1 (9239)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9210  %tmp_15_79_2_1 = mul nsw i32 %A_2_load_238, %B_2_load_21

ST_125: tmp_15_79_2_1_1 (9240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9211  %tmp_15_79_2_1_1 = mul nsw i32 %A_2_load_241, %B_2_load_22

ST_125: A_2_load_244 (9241)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9212  %A_2_load_244 = load i32* %A_2_addr_244, align 4

ST_125: tmp_15_79_2_1_2 (9242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9213  %tmp_15_79_2_1_2 = mul nsw i32 %A_2_load_244, %B_2_load_23

ST_125: tmp_15_79_2_2 (9243)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9214  %tmp_15_79_2_2 = mul nsw i32 %A_2_load_239, %B_2_load_24

ST_125: tmp_15_79_2_2_1 (9244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9215  %tmp_15_79_2_2_1 = mul nsw i32 %A_2_load_242, %B_2_load_25

ST_125: A_2_load_245 (9245)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9216  %A_2_load_245 = load i32* %A_2_addr_245, align 4

ST_125: tmp_15_79_2_2_2 (9246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9217  %tmp_15_79_2_2_2 = mul nsw i32 %A_2_load_245, %B_2_load_26

ST_125: tmp1979 (9247)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9218  %tmp1979 = add i32 %tmp_15_79_0_0_2, %tmp_15_78

ST_125: tmp1978 (9248)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9219  %tmp1978 = add i32 %tmp_15_79_0_0_1, %tmp1979

ST_125: tmp1981 (9249)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9220  %tmp1981 = add i32 %tmp_15_79_0_1_2, %tmp_15_79_0_1_1

ST_125: tmp1980 (9250)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9221  %tmp1980 = add i32 %tmp_15_79_0_1, %tmp1981

ST_125: tmp1977 (9251)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9222  %tmp1977 = add i32 %tmp1978, %tmp1980

ST_125: tmp1984 (9252)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9223  %tmp1984 = add i32 %tmp_15_79_0_2_2, %tmp_15_79_0_2_1

ST_125: tmp1983 (9253)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9224  %tmp1983 = add i32 %tmp_15_79_0_2, %tmp1984

ST_125: tmp1982 (9257)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9228  %tmp1982 = add i32 %tmp1983, %tmp1985

ST_125: tmp1976 (9258)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9229  %tmp1976 = add i32 %tmp1977, %tmp1982

ST_125: tmp1991 (9259)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9230  %tmp1991 = add i32 %tmp_15_79_1_2, %tmp_15_79_1_1_2

ST_125: tmp1990 (9260)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9231  %tmp1990 = add i32 %tmp_15_79_1_1_1, %tmp1991

ST_125: tmp1993 (9261)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9232  %tmp1993 = add i32 %tmp_15_79_1_2_2, %tmp_15_79_1_2_1

ST_125: tmp1994 (9262)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9233  %tmp1994 = add i32 %tmp_15_79_2_0_1, %tmp_15_79_2

ST_125: tmp1992 (9263)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9234  %tmp1992 = add i32 %tmp1993, %tmp1994

ST_125: tmp1989 (9264)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9235  %tmp1989 = add i32 %tmp1990, %tmp1992

ST_125: tmp1997 (9265)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9236  %tmp1997 = add i32 %tmp_15_79_2_1_1, %tmp_15_79_2_1

ST_125: tmp1996 (9266)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9237  %tmp1996 = add i32 %tmp_15_79_2_0_2, %tmp1997

ST_125: tmp1999 (9267)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9238  %tmp1999 = add i32 %tmp_15_79_2_2, %tmp_15_79_2_1_2

ST_125: tmp2000 (9268)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9239  %tmp2000 = add i32 %tmp_15_79_2_2_2, %tmp_15_79_2_2_1

ST_125: tmp1998 (9269)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9240  %tmp1998 = add i32 %tmp1999, %tmp2000

ST_125: tmp1995 (9270)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9241  %tmp1995 = add i32 %tmp1996, %tmp1998

ST_125: tmp1988 (9271)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9242  %tmp1988 = add i32 %tmp1989, %tmp1995

ST_125: result_3_79_2_2_2 (9272)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9243  %result_3_79_2_2_2 = add nsw i32 %tmp1976, %tmp1988

ST_125: A_0_load_246 (9276)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9247  %A_0_load_246 = load i32* %A_0_addr_246, align 4

ST_125: A_0_load_247 (9280)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9251  %A_0_load_247 = load i32* %A_0_addr_247, align 4

ST_125: A_1_load_246 (9288)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9259  %A_1_load_246 = load i32* %A_1_addr_246, align 4

ST_125: A_1_load_247 (9292)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9263  %A_1_load_247 = load i32* %A_1_addr_247, align 4

ST_125: A_2_load_246 (9300)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9271  %A_2_load_246 = load i32* %A_2_addr_246, align 4

ST_125: A_2_load_247 (9304)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9275  %A_2_load_247 = load i32* %A_2_addr_247, align 4


 <State 126>: 7.32ns
ST_126: tmp_97 (340)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:311  %tmp_97 = add i17 %tmp_14, 83

ST_126: tmp_99_cast (341)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:312  %tmp_99_cast = sext i17 %tmp_97 to i64

ST_126: A_0_addr_249 (342)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:313  %A_0_addr_249 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_99_cast

ST_126: A_1_addr_249 (846)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:817  %A_1_addr_249 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_99_cast

ST_126: A_2_addr_249 (1070)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1041  %A_2_addr_249 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_99_cast

ST_126: tmp_318 (1450)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1421  %tmp_318 = add i22 %tmp_239, 79

ST_126: tmp_320_cast (1451)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1422  %tmp_320_cast = sext i22 %tmp_318 to i64

ST_126: C_addr_79 (1452)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1423  %C_addr_79 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_320_cast

ST_126: tmp_772 (3273)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3244  %tmp_772 = add i17 %tmp_690, 82

ST_126: tmp_773_cast (3274)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3245  %tmp_773_cast = sext i17 %tmp_772 to i64

ST_126: A_0_addr_248 (3275)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3246  %A_0_addr_248 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_773_cast

ST_126: A_1_addr_248 (3781)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3752  %A_1_addr_248 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_773_cast

ST_126: A_2_addr_248 (4005)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3976  %A_2_addr_248 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_773_cast

ST_126: StgValue_7975 (9210)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9181  store i32 %result_3_78_2_2_2, i32* %C_addr_78, align 4

ST_126: StgValue_7976 (9273)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9244  store i32 %result_3_79_2_2_2, i32* %C_addr_79, align 4

ST_126: tmp_15_79 (9274)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9245  %tmp_15_79 = mul nsw i32 %A_0_load_240, %B_0_load_27

ST_126: tmp_15_80_0_0_1 (9275)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9246  %tmp_15_80_0_0_1 = mul nsw i32 %A_0_load_243, %B_0_load_28

ST_126: A_0_load_246 (9276)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9247  %A_0_load_246 = load i32* %A_0_addr_246, align 4

ST_126: tmp_15_80_0_0_2 (9277)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9248  %tmp_15_80_0_0_2 = mul nsw i32 %A_0_load_246, %B_0_load_29

ST_126: tmp_15_80_0_1 (9278)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9249  %tmp_15_80_0_1 = mul nsw i32 %A_0_load_241, %B_0_load_30

ST_126: tmp_15_80_0_1_1 (9279)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9250  %tmp_15_80_0_1_1 = mul nsw i32 %A_0_load_244, %B_0_load_31

ST_126: A_0_load_247 (9280)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9251  %A_0_load_247 = load i32* %A_0_addr_247, align 4

ST_126: tmp_15_80_0_1_2 (9281)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9252  %tmp_15_80_0_1_2 = mul nsw i32 %A_0_load_247, %B_0_load_32

ST_126: A_0_load_248 (9284)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9255  %A_0_load_248 = load i32* %A_0_addr_248, align 4

ST_126: tmp_15_80_1 (9286)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9257  %tmp_15_80_1 = mul nsw i32 %A_1_load_240, %B_1_load_18

ST_126: tmp_15_80_1_0_1 (9287)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9258  %tmp_15_80_1_0_1 = mul nsw i32 %A_1_load_243, %B_1_load_19

ST_126: A_1_load_246 (9288)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9259  %A_1_load_246 = load i32* %A_1_addr_246, align 4

ST_126: tmp_15_80_1_0_2 (9289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9260  %tmp_15_80_1_0_2 = mul nsw i32 %A_1_load_246, %B_1_load_20

ST_126: tmp_15_80_1_1 (9290)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9261  %tmp_15_80_1_1 = mul nsw i32 %A_1_load_241, %B_1_load_21

ST_126: A_1_load_247 (9292)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9263  %A_1_load_247 = load i32* %A_1_addr_247, align 4

ST_126: A_1_load_248 (9296)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9267  %A_1_load_248 = load i32* %A_1_addr_248, align 4

ST_126: A_2_load_246 (9300)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9271  %A_2_load_246 = load i32* %A_2_addr_246, align 4

ST_126: A_2_load_247 (9304)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9275  %A_2_load_247 = load i32* %A_2_addr_247, align 4

ST_126: A_2_load_248 (9308)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9279  %A_2_load_248 = load i32* %A_2_addr_248, align 4

ST_126: tmp2004 (9310)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9281  %tmp2004 = add i32 %tmp_15_80_0_0_2, %tmp_15_79

ST_126: tmp2003 (9311)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9282  %tmp2003 = add i32 %tmp_15_80_0_0_1, %tmp2004

ST_126: tmp2006 (9312)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9283  %tmp2006 = add i32 %tmp_15_80_0_1_2, %tmp_15_80_0_1_1

ST_126: tmp2005 (9313)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9284  %tmp2005 = add i32 %tmp_15_80_0_1, %tmp2006

ST_126: tmp2002 (9314)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9285  %tmp2002 = add i32 %tmp2003, %tmp2005

ST_126: tmp2011 (9317)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9288  %tmp2011 = add i32 %tmp_15_80_1_0_1, %tmp_15_80_1

ST_126: tmp2012 (9318)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9289  %tmp2012 = add i32 %tmp_15_80_1_1, %tmp_15_80_1_0_2

ST_126: tmp2010 (9319)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9290  %tmp2010 = add i32 %tmp2011, %tmp2012

ST_126: A_0_load_249 (9339)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9310  %A_0_load_249 = load i32* %A_0_addr_249, align 4

ST_126: tmp_15_81_1 (9349)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9320  %tmp_15_81_1 = mul nsw i32 %A_1_load_243, %B_1_load_18

ST_126: tmp_15_81_1_0_1 (9350)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9321  %tmp_15_81_1_0_1 = mul nsw i32 %A_1_load_246, %B_1_load_19

ST_126: A_1_load_249 (9351)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9322  %A_1_load_249 = load i32* %A_1_addr_249, align 4

ST_126: A_2_load_249 (9363)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9334  %A_2_load_249 = load i32* %A_2_addr_249, align 4

ST_126: tmp2036 (9380)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9351  %tmp2036 = add i32 %tmp_15_81_1_0_1, %tmp_15_81_1

ST_126: tmp_15_82_1 (9412)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9383  %tmp_15_82_1 = mul nsw i32 %A_1_load_246, %B_1_load_18


 <State 127>: 8.21ns
ST_127: tmp_547 (2142)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2113  %tmp_547 = add i17 %tmp_464, 83

ST_127: tmp_548_cast (2143)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2114  %tmp_548_cast = sext i17 %tmp_547 to i64

ST_127: A_0_addr_250 (2144)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2115  %A_0_addr_250 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_548_cast

ST_127: A_1_addr_250 (2648)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2619  %A_1_addr_250 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_548_cast

ST_127: A_2_addr_250 (2872)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2843  %A_2_addr_250 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_548_cast

ST_127: tmp_773 (3276)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3247  %tmp_773 = add i17 %tmp_690, 83

ST_127: tmp_774_cast (3277)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3248  %tmp_774_cast = sext i17 %tmp_773 to i64

ST_127: A_0_addr_251 (3278)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3249  %A_0_addr_251 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_774_cast

ST_127: A_1_addr_251 (3782)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3753  %A_1_addr_251 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_774_cast

ST_127: A_2_addr_251 (4006)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3977  %A_2_addr_251 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_774_cast

ST_127: StgValue_8021 (9273)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9244  store i32 %result_3_79_2_2_2, i32* %C_addr_79, align 4

ST_127: tmp_15_80_0_2 (9282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9253  %tmp_15_80_0_2 = mul nsw i32 %A_0_load_242, %B_0_load_24

ST_127: tmp_15_80_0_2_1 (9283)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9254  %tmp_15_80_0_2_1 = mul nsw i32 %A_0_load_245, %B_0_load_25

ST_127: A_0_load_248 (9284)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9255  %A_0_load_248 = load i32* %A_0_addr_248, align 4

ST_127: tmp_15_80_0_2_2 (9285)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9256  %tmp_15_80_0_2_2 = mul nsw i32 %A_0_load_248, %B_0_load_26

ST_127: tmp_15_80_1_1_1 (9291)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9262  %tmp_15_80_1_1_1 = mul nsw i32 %A_1_load_244, %B_1_load_22

ST_127: tmp_15_80_1_1_2 (9293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9264  %tmp_15_80_1_1_2 = mul nsw i32 %A_1_load_247, %B_1_load_23

ST_127: tmp_15_80_1_2 (9294)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9265  %tmp_15_80_1_2 = mul nsw i32 %A_1_load_242, %B_1_load_24

ST_127: tmp_15_80_1_2_1 (9295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9266  %tmp_15_80_1_2_1 = mul nsw i32 %A_1_load_245, %B_1_load_25

ST_127: A_1_load_248 (9296)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9267  %A_1_load_248 = load i32* %A_1_addr_248, align 4

ST_127: tmp_15_80_1_2_2 (9297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9268  %tmp_15_80_1_2_2 = mul nsw i32 %A_1_load_248, %B_1_load_26

ST_127: tmp_15_80_2 (9298)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9269  %tmp_15_80_2 = mul nsw i32 %A_2_load_240, %B_2_load_18

ST_127: tmp_15_80_2_0_1 (9299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9270  %tmp_15_80_2_0_1 = mul nsw i32 %A_2_load_243, %B_2_load_19

ST_127: tmp_15_80_2_0_2 (9301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9272  %tmp_15_80_2_0_2 = mul nsw i32 %A_2_load_246, %B_2_load_20

ST_127: tmp_15_80_2_1 (9302)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9273  %tmp_15_80_2_1 = mul nsw i32 %A_2_load_241, %B_2_load_21

ST_127: tmp_15_80_2_1_1 (9303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9274  %tmp_15_80_2_1_1 = mul nsw i32 %A_2_load_244, %B_2_load_22

ST_127: tmp_15_80_2_1_2 (9305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9276  %tmp_15_80_2_1_2 = mul nsw i32 %A_2_load_247, %B_2_load_23

ST_127: tmp_15_80_2_2 (9306)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9277  %tmp_15_80_2_2 = mul nsw i32 %A_2_load_242, %B_2_load_24

ST_127: tmp_15_80_2_2_1 (9307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9278  %tmp_15_80_2_2_1 = mul nsw i32 %A_2_load_245, %B_2_load_25

ST_127: A_2_load_248 (9308)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9279  %A_2_load_248 = load i32* %A_2_addr_248, align 4

ST_127: tmp_15_80_2_2_2 (9309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9280  %tmp_15_80_2_2_2 = mul nsw i32 %A_2_load_248, %B_2_load_26

ST_127: tmp2009 (9315)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9286  %tmp2009 = add i32 %tmp_15_80_0_2_2, %tmp_15_80_0_2_1

ST_127: tmp2008 (9316)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9287  %tmp2008 = add i32 %tmp_15_80_0_2, %tmp2009

ST_127: tmp2007 (9320)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9291  %tmp2007 = add i32 %tmp2008, %tmp2010

ST_127: tmp2001 (9321)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9292  %tmp2001 = add i32 %tmp2002, %tmp2007

ST_127: tmp2016 (9322)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9293  %tmp2016 = add i32 %tmp_15_80_1_2, %tmp_15_80_1_1_2

ST_127: tmp2015 (9323)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9294  %tmp2015 = add i32 %tmp_15_80_1_1_1, %tmp2016

ST_127: tmp2018 (9324)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9295  %tmp2018 = add i32 %tmp_15_80_1_2_2, %tmp_15_80_1_2_1

ST_127: tmp2019 (9325)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9296  %tmp2019 = add i32 %tmp_15_80_2_0_1, %tmp_15_80_2

ST_127: tmp2017 (9326)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9297  %tmp2017 = add i32 %tmp2018, %tmp2019

ST_127: tmp2014 (9327)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9298  %tmp2014 = add i32 %tmp2015, %tmp2017

ST_127: tmp2022 (9328)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9299  %tmp2022 = add i32 %tmp_15_80_2_1_1, %tmp_15_80_2_1

ST_127: tmp2021 (9329)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9300  %tmp2021 = add i32 %tmp_15_80_2_0_2, %tmp2022

ST_127: tmp2024 (9330)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9301  %tmp2024 = add i32 %tmp_15_80_2_2, %tmp_15_80_2_1_2

ST_127: tmp2025 (9331)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9302  %tmp2025 = add i32 %tmp_15_80_2_2_2, %tmp_15_80_2_2_1

ST_127: tmp2023 (9332)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9303  %tmp2023 = add i32 %tmp2024, %tmp2025

ST_127: tmp2020 (9333)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9304  %tmp2020 = add i32 %tmp2021, %tmp2023

ST_127: tmp2013 (9334)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9305  %tmp2013 = add i32 %tmp2014, %tmp2020

ST_127: result_3_80_2_2_2 (9335)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9306  %result_3_80_2_2_2 = add nsw i32 %tmp2001, %tmp2013

ST_127: A_0_load_249 (9339)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9310  %A_0_load_249 = load i32* %A_0_addr_249, align 4

ST_127: A_0_load_250 (9343)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9314  %A_0_load_250 = load i32* %A_0_addr_250, align 4

ST_127: tmp_15_81_0_2 (9345)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9316  %tmp_15_81_0_2 = mul nsw i32 %A_0_load_245, %B_0_load_24

ST_127: A_0_load_251 (9347)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9318  %A_0_load_251 = load i32* %A_0_addr_251, align 4

ST_127: A_1_load_249 (9351)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9322  %A_1_load_249 = load i32* %A_1_addr_249, align 4

ST_127: tmp_15_81_1_0_2 (9352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9323  %tmp_15_81_1_0_2 = mul nsw i32 %A_1_load_249, %B_1_load_20

ST_127: tmp_15_81_1_1 (9353)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9324  %tmp_15_81_1_1 = mul nsw i32 %A_1_load_244, %B_1_load_21

ST_127: A_1_load_250 (9355)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9326  %A_1_load_250 = load i32* %A_1_addr_250, align 4

ST_127: tmp_15_81_1_2 (9357)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9328  %tmp_15_81_1_2 = mul nsw i32 %A_1_load_245, %B_1_load_24

ST_127: A_1_load_251 (9359)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9330  %A_1_load_251 = load i32* %A_1_addr_251, align 4

ST_127: tmp_15_81_2 (9361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9332  %tmp_15_81_2 = mul nsw i32 %A_2_load_243, %B_2_load_18

ST_127: tmp_15_81_2_0_1 (9362)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9333  %tmp_15_81_2_0_1 = mul nsw i32 %A_2_load_246, %B_2_load_19

ST_127: A_2_load_249 (9363)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9334  %A_2_load_249 = load i32* %A_2_addr_249, align 4

ST_127: tmp_15_81_2_0_2 (9364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9335  %tmp_15_81_2_0_2 = mul nsw i32 %A_2_load_249, %B_2_load_20

ST_127: tmp_15_81_2_1 (9365)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9336  %tmp_15_81_2_1 = mul nsw i32 %A_2_load_244, %B_2_load_21

ST_127: tmp_15_81_2_1_1 (9366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9337  %tmp_15_81_2_1_1 = mul nsw i32 %A_2_load_247, %B_2_load_22

ST_127: A_2_load_250 (9367)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9338  %A_2_load_250 = load i32* %A_2_addr_250, align 4

ST_127: A_2_load_251 (9371)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9342  %A_2_load_251 = load i32* %A_2_addr_251, align 4

ST_127: tmp2037 (9381)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9352  %tmp2037 = add i32 %tmp_15_81_1_1, %tmp_15_81_1_0_2

ST_127: tmp2035 (9382)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9353  %tmp2035 = add i32 %tmp2036, %tmp2037

ST_127: tmp2044 (9388)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9359  %tmp2044 = add i32 %tmp_15_81_2_0_1, %tmp_15_81_2

ST_127: tmp2047 (9391)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9362  %tmp2047 = add i32 %tmp_15_81_2_1_1, %tmp_15_81_2_1

ST_127: tmp2046 (9392)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9363  %tmp2046 = add i32 %tmp_15_81_2_0_2, %tmp2047

ST_127: tmp_15_82_0_2 (9408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9379  %tmp_15_82_0_2 = mul nsw i32 %A_0_load_248, %B_0_load_24

ST_127: tmp_15_82_1_0_1 (9413)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9384  %tmp_15_82_1_0_1 = mul nsw i32 %A_1_load_249, %B_1_load_19

ST_127: tmp_15_82_2 (9424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9395  %tmp_15_82_2 = mul nsw i32 %A_2_load_246, %B_2_load_18

ST_127: tmp_15_82_2_0_1 (9425)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9396  %tmp_15_82_2_0_1 = mul nsw i32 %A_2_load_249, %B_2_load_19

ST_127: tmp_15_82_2_1 (9428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9399  %tmp_15_82_2_1 = mul nsw i32 %A_2_load_247, %B_2_load_21

ST_127: tmp2061 (9443)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9414  %tmp2061 = add i32 %tmp_15_82_1_0_1, %tmp_15_82_1

ST_127: tmp2069 (9451)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9422  %tmp2069 = add i32 %tmp_15_82_2_0_1, %tmp_15_82_2

ST_127: tmp_15_83_2 (9497)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9468  %tmp_15_83_2 = mul nsw i32 %A_2_load_249, %B_2_load_18


 <State 128>: 8.21ns
ST_128: tmp_98 (343)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:314  %tmp_98 = add i17 %tmp_14, 84

ST_128: tmp_100_cast (344)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:315  %tmp_100_cast = sext i17 %tmp_98 to i64

ST_128: A_0_addr_252 (345)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:316  %A_0_addr_252 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_100_cast

ST_128: A_1_addr_252 (847)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:818  %A_1_addr_252 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_100_cast

ST_128: A_2_addr_252 (1071)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1042  %A_2_addr_252 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_100_cast

ST_128: tmp_319 (1453)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1424  %tmp_319 = add i22 %tmp_239, 80

ST_128: tmp_321_cast (1454)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1425  %tmp_321_cast = sext i22 %tmp_319 to i64

ST_128: C_addr_80 (1455)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1426  %C_addr_80 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_321_cast

ST_128: tmp_548 (2145)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2116  %tmp_548 = add i17 %tmp_464, 84

ST_128: tmp_549_cast (2146)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2117  %tmp_549_cast = sext i17 %tmp_548 to i64

ST_128: A_0_addr_253 (2147)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2118  %A_0_addr_253 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_549_cast

ST_128: A_1_addr_253 (2649)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2620  %A_1_addr_253 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_549_cast

ST_128: A_2_addr_253 (2873)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2844  %A_2_addr_253 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_549_cast

ST_128: StgValue_8104 (9336)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9307  store i32 %result_3_80_2_2_2, i32* %C_addr_80, align 4

ST_128: tmp_15_80 (9337)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9308  %tmp_15_80 = mul nsw i32 %A_0_load_243, %B_0_load_27

ST_128: tmp_15_81_0_0_1 (9338)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9309  %tmp_15_81_0_0_1 = mul nsw i32 %A_0_load_246, %B_0_load_28

ST_128: tmp_15_81_0_0_2 (9340)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9311  %tmp_15_81_0_0_2 = mul nsw i32 %A_0_load_249, %B_0_load_29

ST_128: tmp_15_81_0_1 (9341)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9312  %tmp_15_81_0_1 = mul nsw i32 %A_0_load_244, %B_0_load_30

ST_128: tmp_15_81_0_1_1 (9342)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9313  %tmp_15_81_0_1_1 = mul nsw i32 %A_0_load_247, %B_0_load_31

ST_128: A_0_load_250 (9343)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9314  %A_0_load_250 = load i32* %A_0_addr_250, align 4

ST_128: tmp_15_81_0_1_2 (9344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9315  %tmp_15_81_0_1_2 = mul nsw i32 %A_0_load_250, %B_0_load_32

ST_128: tmp_15_81_0_2_1 (9346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9317  %tmp_15_81_0_2_1 = mul nsw i32 %A_0_load_248, %B_0_load_25

ST_128: A_0_load_251 (9347)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9318  %A_0_load_251 = load i32* %A_0_addr_251, align 4

ST_128: tmp_15_81_0_2_2 (9348)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9319  %tmp_15_81_0_2_2 = mul nsw i32 %A_0_load_251, %B_0_load_26

ST_128: tmp_15_81_1_1_1 (9354)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9325  %tmp_15_81_1_1_1 = mul nsw i32 %A_1_load_247, %B_1_load_22

ST_128: A_1_load_250 (9355)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9326  %A_1_load_250 = load i32* %A_1_addr_250, align 4

ST_128: tmp_15_81_1_1_2 (9356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9327  %tmp_15_81_1_1_2 = mul nsw i32 %A_1_load_250, %B_1_load_23

ST_128: tmp_15_81_1_2_1 (9358)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9329  %tmp_15_81_1_2_1 = mul nsw i32 %A_1_load_248, %B_1_load_25

ST_128: A_1_load_251 (9359)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9330  %A_1_load_251 = load i32* %A_1_addr_251, align 4

ST_128: tmp_15_81_1_2_2 (9360)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9331  %tmp_15_81_1_2_2 = mul nsw i32 %A_1_load_251, %B_1_load_26

ST_128: A_2_load_250 (9367)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9338  %A_2_load_250 = load i32* %A_2_addr_250, align 4

ST_128: tmp_15_81_2_1_2 (9368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9339  %tmp_15_81_2_1_2 = mul nsw i32 %A_2_load_250, %B_2_load_23

ST_128: tmp_15_81_2_2 (9369)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9340  %tmp_15_81_2_2 = mul nsw i32 %A_2_load_245, %B_2_load_24

ST_128: tmp_15_81_2_2_1 (9370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9341  %tmp_15_81_2_2_1 = mul nsw i32 %A_2_load_248, %B_2_load_25

ST_128: A_2_load_251 (9371)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9342  %A_2_load_251 = load i32* %A_2_addr_251, align 4

ST_128: tmp_15_81_2_2_2 (9372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9343  %tmp_15_81_2_2_2 = mul nsw i32 %A_2_load_251, %B_2_load_26

ST_128: tmp2029 (9373)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9344  %tmp2029 = add i32 %tmp_15_81_0_0_2, %tmp_15_80

ST_128: tmp2028 (9374)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9345  %tmp2028 = add i32 %tmp_15_81_0_0_1, %tmp2029

ST_128: tmp2031 (9375)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9346  %tmp2031 = add i32 %tmp_15_81_0_1_2, %tmp_15_81_0_1_1

ST_128: tmp2030 (9376)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9347  %tmp2030 = add i32 %tmp_15_81_0_1, %tmp2031

ST_128: tmp2027 (9377)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9348  %tmp2027 = add i32 %tmp2028, %tmp2030

ST_128: tmp2034 (9378)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9349  %tmp2034 = add i32 %tmp_15_81_0_2_2, %tmp_15_81_0_2_1

ST_128: tmp2033 (9379)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9350  %tmp2033 = add i32 %tmp_15_81_0_2, %tmp2034

ST_128: tmp2032 (9383)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9354  %tmp2032 = add i32 %tmp2033, %tmp2035

ST_128: tmp2026 (9384)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9355  %tmp2026 = add i32 %tmp2027, %tmp2032

ST_128: tmp2041 (9385)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9356  %tmp2041 = add i32 %tmp_15_81_1_2, %tmp_15_81_1_1_2

ST_128: tmp2040 (9386)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9357  %tmp2040 = add i32 %tmp_15_81_1_1_1, %tmp2041

ST_128: tmp2043 (9387)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9358  %tmp2043 = add i32 %tmp_15_81_1_2_2, %tmp_15_81_1_2_1

ST_128: tmp2042 (9389)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9360  %tmp2042 = add i32 %tmp2043, %tmp2044

ST_128: tmp2039 (9390)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9361  %tmp2039 = add i32 %tmp2040, %tmp2042

ST_128: tmp2049 (9393)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9364  %tmp2049 = add i32 %tmp_15_81_2_2, %tmp_15_81_2_1_2

ST_128: tmp2050 (9394)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9365  %tmp2050 = add i32 %tmp_15_81_2_2_2, %tmp_15_81_2_2_1

ST_128: tmp2048 (9395)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9366  %tmp2048 = add i32 %tmp2049, %tmp2050

ST_128: tmp2045 (9396)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9367  %tmp2045 = add i32 %tmp2046, %tmp2048

ST_128: tmp2038 (9397)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9368  %tmp2038 = add i32 %tmp2039, %tmp2045

ST_128: result_3_81_2_2_2 (9398)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9369  %result_3_81_2_2_2 = add nsw i32 %tmp2026, %tmp2038

ST_128: A_0_load_252 (9402)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9373  %A_0_load_252 = load i32* %A_0_addr_252, align 4

ST_128: A_0_load_253 (9406)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9377  %A_0_load_253 = load i32* %A_0_addr_253, align 4

ST_128: A_1_load_252 (9414)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9385  %A_1_load_252 = load i32* %A_1_addr_252, align 4

ST_128: tmp_15_82_1_1 (9416)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9387  %tmp_15_82_1_1 = mul nsw i32 %A_1_load_247, %B_1_load_21

ST_128: A_1_load_253 (9418)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9389  %A_1_load_253 = load i32* %A_1_addr_253, align 4

ST_128: tmp_15_82_1_2 (9420)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9391  %tmp_15_82_1_2 = mul nsw i32 %A_1_load_248, %B_1_load_24

ST_128: A_2_load_252 (9426)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9397  %A_2_load_252 = load i32* %A_2_addr_252, align 4

ST_128: A_2_load_253 (9430)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9401  %A_2_load_253 = load i32* %A_2_addr_253, align 4

ST_128: tmp_15_82_2_2 (9432)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9403  %tmp_15_82_2_2 = mul nsw i32 %A_2_load_248, %B_2_load_24

ST_128: tmp_15_83_2_1 (9501)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9472  %tmp_15_83_2_1 = mul nsw i32 %A_2_load_250, %B_2_load_21

ST_128: tmp_15_83_2_2 (9505)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9476  %tmp_15_83_2_2 = mul nsw i32 %A_2_load_251, %B_2_load_24


 <State 129>: 7.32ns
ST_129: tmp_99 (346)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:317  %tmp_99 = add i17 %tmp_14, 85

ST_129: tmp_101_cast (347)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:318  %tmp_101_cast = sext i17 %tmp_99 to i64

ST_129: A_0_addr_255 (348)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:319  %A_0_addr_255 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_101_cast

ST_129: A_1_addr_255 (848)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:819  %A_1_addr_255 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_101_cast

ST_129: A_2_addr_255 (1072)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1043  %A_2_addr_255 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_101_cast

ST_129: tmp_320 (1456)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1427  %tmp_320 = add i22 %tmp_239, 81

ST_129: tmp_322_cast (1457)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1428  %tmp_322_cast = sext i22 %tmp_320 to i64

ST_129: C_addr_81 (1458)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1429  %C_addr_81 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_322_cast

ST_129: tmp_774 (3279)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3250  %tmp_774 = add i17 %tmp_690, 84

ST_129: tmp_775_cast (3280)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3251  %tmp_775_cast = sext i17 %tmp_774 to i64

ST_129: A_0_addr_254 (3281)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3252  %A_0_addr_254 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_775_cast

ST_129: A_1_addr_254 (3783)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3754  %A_1_addr_254 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_775_cast

ST_129: A_2_addr_254 (4007)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3978  %A_2_addr_254 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_775_cast

ST_129: StgValue_8171 (9336)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9307  store i32 %result_3_80_2_2_2, i32* %C_addr_80, align 4

ST_129: StgValue_8172 (9399)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9370  store i32 %result_3_81_2_2_2, i32* %C_addr_81, align 4

ST_129: tmp_15_81 (9400)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9371  %tmp_15_81 = mul nsw i32 %A_0_load_246, %B_0_load_27

ST_129: tmp_15_82_0_0_1 (9401)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9372  %tmp_15_82_0_0_1 = mul nsw i32 %A_0_load_249, %B_0_load_28

ST_129: A_0_load_252 (9402)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9373  %A_0_load_252 = load i32* %A_0_addr_252, align 4

ST_129: tmp_15_82_0_0_2 (9403)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9374  %tmp_15_82_0_0_2 = mul nsw i32 %A_0_load_252, %B_0_load_29

ST_129: tmp_15_82_0_1 (9404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9375  %tmp_15_82_0_1 = mul nsw i32 %A_0_load_247, %B_0_load_30

ST_129: tmp_15_82_0_1_1 (9405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9376  %tmp_15_82_0_1_1 = mul nsw i32 %A_0_load_250, %B_0_load_31

ST_129: A_0_load_253 (9406)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9377  %A_0_load_253 = load i32* %A_0_addr_253, align 4

ST_129: tmp_15_82_0_1_2 (9407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9378  %tmp_15_82_0_1_2 = mul nsw i32 %A_0_load_253, %B_0_load_32

ST_129: A_0_load_254 (9410)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9381  %A_0_load_254 = load i32* %A_0_addr_254, align 4

ST_129: A_1_load_252 (9414)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9385  %A_1_load_252 = load i32* %A_1_addr_252, align 4

ST_129: tmp_15_82_1_0_2 (9415)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9386  %tmp_15_82_1_0_2 = mul nsw i32 %A_1_load_252, %B_1_load_20

ST_129: tmp_15_82_1_1_1 (9417)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9388  %tmp_15_82_1_1_1 = mul nsw i32 %A_1_load_250, %B_1_load_22

ST_129: A_1_load_253 (9418)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9389  %A_1_load_253 = load i32* %A_1_addr_253, align 4

ST_129: tmp_15_82_1_1_2 (9419)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9390  %tmp_15_82_1_1_2 = mul nsw i32 %A_1_load_253, %B_1_load_23

ST_129: A_1_load_254 (9422)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9393  %A_1_load_254 = load i32* %A_1_addr_254, align 4

ST_129: A_2_load_252 (9426)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9397  %A_2_load_252 = load i32* %A_2_addr_252, align 4

ST_129: tmp_15_82_2_0_2 (9427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9398  %tmp_15_82_2_0_2 = mul nsw i32 %A_2_load_252, %B_2_load_20

ST_129: tmp_15_82_2_1_1 (9429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9400  %tmp_15_82_2_1_1 = mul nsw i32 %A_2_load_250, %B_2_load_22

ST_129: A_2_load_253 (9430)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9401  %A_2_load_253 = load i32* %A_2_addr_253, align 4

ST_129: A_2_load_254 (9434)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9405  %A_2_load_254 = load i32* %A_2_addr_254, align 4

ST_129: tmp2054 (9436)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9407  %tmp2054 = add i32 %tmp_15_82_0_0_2, %tmp_15_81

ST_129: tmp2053 (9437)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9408  %tmp2053 = add i32 %tmp_15_82_0_0_1, %tmp2054

ST_129: tmp2056 (9438)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9409  %tmp2056 = add i32 %tmp_15_82_0_1_2, %tmp_15_82_0_1_1

ST_129: tmp2055 (9439)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9410  %tmp2055 = add i32 %tmp_15_82_0_1, %tmp2056

ST_129: tmp2052 (9440)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9411  %tmp2052 = add i32 %tmp2053, %tmp2055

ST_129: tmp2062 (9444)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9415  %tmp2062 = add i32 %tmp_15_82_1_1, %tmp_15_82_1_0_2

ST_129: tmp2060 (9445)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9416  %tmp2060 = add i32 %tmp2061, %tmp2062

ST_129: tmp2066 (9448)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9419  %tmp2066 = add i32 %tmp_15_82_1_2, %tmp_15_82_1_1_2

ST_129: tmp2065 (9449)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9420  %tmp2065 = add i32 %tmp_15_82_1_1_1, %tmp2066

ST_129: tmp2072 (9454)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9425  %tmp2072 = add i32 %tmp_15_82_2_1_1, %tmp_15_82_2_1

ST_129: tmp2071 (9455)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9426  %tmp2071 = add i32 %tmp_15_82_2_0_2, %tmp2072

ST_129: A_0_load_255 (9465)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9436  %A_0_load_255 = load i32* %A_0_addr_255, align 4

ST_129: tmp_15_83_0_1 (9467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9438  %tmp_15_83_0_1 = mul nsw i32 %A_0_load_250, %B_0_load_30

ST_129: B_1_load_27 (9478)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9449  %B_1_load_27 = load i32* %B_1_addr, align 4

ST_129: A_1_load_255 (9482)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9453  %A_1_load_255 = load i32* %A_1_addr_255, align 4

ST_129: tmp_15_83_2_0_1 (9498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9469  %tmp_15_83_2_0_1 = mul nsw i32 %A_2_load_252, %B_2_load_19

ST_129: A_2_load_255 (9499)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9470  %A_2_load_255 = load i32* %A_2_addr_255, align 4

ST_129: tmp2094 (9524)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9495  %tmp2094 = add i32 %tmp_15_83_2_0_1, %tmp_15_83_2


 <State 130>: 8.21ns
ST_130: tmp_549 (2148)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2119  %tmp_549 = add i17 %tmp_464, 85

ST_130: tmp_550_cast (2149)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2120  %tmp_550_cast = sext i17 %tmp_549 to i64

ST_130: A_0_addr_256 (2150)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2121  %A_0_addr_256 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_550_cast

ST_130: A_1_addr_256 (2650)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2621  %A_1_addr_256 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_550_cast

ST_130: A_2_addr_256 (2874)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2845  %A_2_addr_256 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_550_cast

ST_130: tmp_775 (3282)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3253  %tmp_775 = add i17 %tmp_690, 85

ST_130: tmp_776_cast (3283)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3254  %tmp_776_cast = sext i17 %tmp_775 to i64

ST_130: A_0_addr_257 (3284)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3255  %A_0_addr_257 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_776_cast

ST_130: A_1_addr_257 (3784)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3755  %A_1_addr_257 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_776_cast

ST_130: A_2_addr_257 (4008)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3979  %A_2_addr_257 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_776_cast

ST_130: StgValue_8221 (9399)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9370  store i32 %result_3_81_2_2_2, i32* %C_addr_81, align 4

ST_130: tmp_15_82_0_2_1 (9409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9380  %tmp_15_82_0_2_1 = mul nsw i32 %A_0_load_251, %B_0_load_25

ST_130: A_0_load_254 (9410)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9381  %A_0_load_254 = load i32* %A_0_addr_254, align 4

ST_130: tmp_15_82_0_2_2 (9411)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9382  %tmp_15_82_0_2_2 = mul nsw i32 %A_0_load_254, %B_0_load_26

ST_130: tmp_15_82_1_2_1 (9421)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9392  %tmp_15_82_1_2_1 = mul nsw i32 %A_1_load_251, %B_1_load_25

ST_130: A_1_load_254 (9422)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9393  %A_1_load_254 = load i32* %A_1_addr_254, align 4

ST_130: tmp_15_82_1_2_2 (9423)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9394  %tmp_15_82_1_2_2 = mul nsw i32 %A_1_load_254, %B_1_load_26

ST_130: tmp_15_82_2_1_2 (9431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9402  %tmp_15_82_2_1_2 = mul nsw i32 %A_2_load_253, %B_2_load_23

ST_130: tmp_15_82_2_2_1 (9433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9404  %tmp_15_82_2_2_1 = mul nsw i32 %A_2_load_251, %B_2_load_25

ST_130: A_2_load_254 (9434)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9405  %A_2_load_254 = load i32* %A_2_addr_254, align 4

ST_130: tmp_15_82_2_2_2 (9435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9406  %tmp_15_82_2_2_2 = mul nsw i32 %A_2_load_254, %B_2_load_26

ST_130: tmp2059 (9441)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9412  %tmp2059 = add i32 %tmp_15_82_0_2_2, %tmp_15_82_0_2_1

ST_130: tmp2058 (9442)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9413  %tmp2058 = add i32 %tmp_15_82_0_2, %tmp2059

ST_130: tmp2057 (9446)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9417  %tmp2057 = add i32 %tmp2058, %tmp2060

ST_130: tmp2051 (9447)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9418  %tmp2051 = add i32 %tmp2052, %tmp2057

ST_130: tmp2068 (9450)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9421  %tmp2068 = add i32 %tmp_15_82_1_2_2, %tmp_15_82_1_2_1

ST_130: tmp2067 (9452)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9423  %tmp2067 = add i32 %tmp2068, %tmp2069

ST_130: tmp2064 (9453)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9424  %tmp2064 = add i32 %tmp2065, %tmp2067

ST_130: tmp2074 (9456)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9427  %tmp2074 = add i32 %tmp_15_82_2_2, %tmp_15_82_2_1_2

ST_130: tmp2075 (9457)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9428  %tmp2075 = add i32 %tmp_15_82_2_2_2, %tmp_15_82_2_2_1

ST_130: tmp2073 (9458)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9429  %tmp2073 = add i32 %tmp2074, %tmp2075

ST_130: tmp2070 (9459)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9430  %tmp2070 = add i32 %tmp2071, %tmp2073

ST_130: tmp2063 (9460)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9431  %tmp2063 = add i32 %tmp2064, %tmp2070

ST_130: result_3_82_2_2_2 (9461)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9432  %result_3_82_2_2_2 = add nsw i32 %tmp2051, %tmp2063

ST_130: A_0_load_255 (9465)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9436  %A_0_load_255 = load i32* %A_0_addr_255, align 4

ST_130: A_0_load_256 (9469)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9440  %A_0_load_256 = load i32* %A_0_addr_256, align 4

ST_130: A_0_load_257 (9475)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9446  %A_0_load_257 = load i32* %A_0_addr_257, align 4

ST_130: B_1_load_27 (9478)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9449  %B_1_load_27 = load i32* %B_1_addr, align 4

ST_130: B_1_load_28 (9480)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9451  %B_1_load_28 = load i32* %B_1_addr_1, align 4

ST_130: A_1_load_255 (9482)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9453  %A_1_load_255 = load i32* %A_1_addr_255, align 4

ST_130: B_1_load_29 (9483)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9454  %B_1_load_29 = load i32* %B_1_addr_2, align 4

ST_130: A_1_load_256 (9489)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9460  %A_1_load_256 = load i32* %A_1_addr_256, align 4

ST_130: A_1_load_257 (9495)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9466  %A_1_load_257 = load i32* %A_1_addr_257, align 4

ST_130: A_2_load_255 (9499)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9470  %A_2_load_255 = load i32* %A_2_addr_255, align 4

ST_130: tmp_15_83_2_0_2 (9500)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9471  %tmp_15_83_2_0_2 = mul nsw i32 %A_2_load_255, %B_2_load_20

ST_130: tmp_15_83_2_1_1 (9502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9473  %tmp_15_83_2_1_1 = mul nsw i32 %A_2_load_253, %B_2_load_22

ST_130: A_2_load_256 (9503)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9474  %A_2_load_256 = load i32* %A_2_addr_256, align 4

ST_130: A_2_load_257 (9507)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9478  %A_2_load_257 = load i32* %A_2_addr_257, align 4

ST_130: tmp2097 (9527)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9498  %tmp2097 = add i32 %tmp_15_83_2_1_1, %tmp_15_83_2_1

ST_130: tmp2096 (9528)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9499  %tmp2096 = add i32 %tmp_15_83_2_0_2, %tmp2097

ST_130: B_2_load_27 (9562)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9533  %B_2_load_27 = load i32* %B_2_addr, align 4


 <State 131>: 7.32ns
ST_131: tmp_100 (349)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:320  %tmp_100 = add i17 %tmp_14, 86

ST_131: tmp_102_cast (350)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:321  %tmp_102_cast = sext i17 %tmp_100 to i64

ST_131: A_0_addr_258 (351)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:322  %A_0_addr_258 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_102_cast

ST_131: A_1_addr_258 (849)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:820  %A_1_addr_258 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_102_cast

ST_131: A_2_addr_258 (1073)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1044  %A_2_addr_258 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_102_cast

ST_131: tmp_321 (1459)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1430  %tmp_321 = add i22 %tmp_239, 82

ST_131: tmp_323_cast (1460)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1431  %tmp_323_cast = sext i22 %tmp_321 to i64

ST_131: C_addr_82 (1461)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1432  %C_addr_82 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_323_cast

ST_131: tmp_550 (2151)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2122  %tmp_550 = add i17 %tmp_464, 86

ST_131: tmp_551_cast (2152)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2123  %tmp_551_cast = sext i17 %tmp_550 to i64

ST_131: A_0_addr_259 (2153)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2124  %A_0_addr_259 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_551_cast

ST_131: A_1_addr_259 (2651)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2622  %A_1_addr_259 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_551_cast

ST_131: A_2_addr_259 (2875)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2846  %A_2_addr_259 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_551_cast

ST_131: StgValue_8275 (9462)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9433  store i32 %result_3_82_2_2_2, i32* %C_addr_82, align 4

ST_131: tmp_15_82 (9463)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9434  %tmp_15_82 = mul nsw i32 %A_0_load_249, %B_0_load_27

ST_131: tmp_15_83_0_0_1 (9464)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9435  %tmp_15_83_0_0_1 = mul nsw i32 %A_0_load_252, %B_0_load_28

ST_131: tmp_15_83_0_0_2 (9466)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9437  %tmp_15_83_0_0_2 = mul nsw i32 %A_0_load_255, %B_0_load_29

ST_131: tmp_15_83_0_1_1 (9468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9439  %tmp_15_83_0_1_1 = mul nsw i32 %A_0_load_253, %B_0_load_31

ST_131: A_0_load_256 (9469)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9440  %A_0_load_256 = load i32* %A_0_addr_256, align 4

ST_131: tmp_15_83_0_1_2 (9470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9441  %tmp_15_83_0_1_2 = mul nsw i32 %A_0_load_256, %B_0_load_32

ST_131: B_0_load_33 (9471)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9442  %B_0_load_33 = load i32* %B_0_addr_6, align 4

ST_131: A_0_load_257 (9475)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9446  %A_0_load_257 = load i32* %A_0_addr_257, align 4

ST_131: B_1_load_28 (9480)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9451  %B_1_load_28 = load i32* %B_1_addr_1, align 4

ST_131: B_1_load_29 (9483)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9454  %B_1_load_29 = load i32* %B_1_addr_2, align 4

ST_131: B_1_load_30 (9485)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9456  %B_1_load_30 = load i32* %B_1_addr_3, align 4

ST_131: B_1_load_31 (9487)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9458  %B_1_load_31 = load i32* %B_1_addr_4, align 4

ST_131: A_1_load_256 (9489)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9460  %A_1_load_256 = load i32* %A_1_addr_256, align 4

ST_131: tmp_15_83_1_2_1 (9494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9465  %tmp_15_83_1_2_1 = mul nsw i32 %A_1_load_254, %B_1_load_25

ST_131: A_1_load_257 (9495)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9466  %A_1_load_257 = load i32* %A_1_addr_257, align 4

ST_131: tmp_15_83_1_2_2 (9496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9467  %tmp_15_83_1_2_2 = mul nsw i32 %A_1_load_257, %B_1_load_26

ST_131: A_2_load_256 (9503)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9474  %A_2_load_256 = load i32* %A_2_addr_256, align 4

ST_131: tmp_15_83_2_1_2 (9504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9475  %tmp_15_83_2_1_2 = mul nsw i32 %A_2_load_256, %B_2_load_23

ST_131: tmp_15_83_2_2_1 (9506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9477  %tmp_15_83_2_2_1 = mul nsw i32 %A_2_load_254, %B_2_load_25

ST_131: A_2_load_257 (9507)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9478  %A_2_load_257 = load i32* %A_2_addr_257, align 4

ST_131: tmp_15_83_2_2_2 (9508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9479  %tmp_15_83_2_2_2 = mul nsw i32 %A_2_load_257, %B_2_load_26

ST_131: tmp2079 (9509)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9480  %tmp2079 = add i32 %tmp_15_83_0_0_2, %tmp_15_82

ST_131: tmp2078 (9510)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9481  %tmp2078 = add i32 %tmp_15_83_0_0_1, %tmp2079

ST_131: tmp2081 (9511)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9482  %tmp2081 = add i32 %tmp_15_83_0_1_2, %tmp_15_83_0_1_1

ST_131: tmp2080 (9512)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9483  %tmp2080 = add i32 %tmp_15_83_0_1, %tmp2081

ST_131: tmp2077 (9513)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9484  %tmp2077 = add i32 %tmp2078, %tmp2080

ST_131: tmp2093 (9523)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9494  %tmp2093 = add i32 %tmp_15_83_1_2_2, %tmp_15_83_1_2_1

ST_131: tmp2099 (9529)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9500  %tmp2099 = add i32 %tmp_15_83_2_2, %tmp_15_83_2_1_2

ST_131: tmp2100 (9530)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9501  %tmp2100 = add i32 %tmp_15_83_2_2_2, %tmp_15_83_2_2_1

ST_131: tmp2098 (9531)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9502  %tmp2098 = add i32 %tmp2099, %tmp2100

ST_131: tmp2095 (9532)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9503  %tmp2095 = add i32 %tmp2096, %tmp2098

ST_131: A_0_load_258 (9538)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9509  %A_0_load_258 = load i32* %A_0_addr_258, align 4

ST_131: A_0_load_259 (9542)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9513  %A_0_load_259 = load i32* %A_0_addr_259, align 4

ST_131: A_1_load_258 (9550)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9521  %A_1_load_258 = load i32* %A_1_addr_258, align 4

ST_131: A_1_load_259 (9554)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9525  %A_1_load_259 = load i32* %A_1_addr_259, align 4

ST_131: B_2_load_27 (9562)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9533  %B_2_load_27 = load i32* %B_2_addr, align 4

ST_131: B_2_load_28 (9564)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9535  %B_2_load_28 = load i32* %B_2_addr_1, align 4

ST_131: A_2_load_258 (9566)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9537  %A_2_load_258 = load i32* %A_2_addr_258, align 4

ST_131: B_2_load_29 (9567)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9538  %B_2_load_29 = load i32* %B_2_addr_2, align 4

ST_131: A_2_load_259 (9573)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9544  %A_2_load_259 = load i32* %A_2_addr_259, align 4


 <State 132>: 7.32ns
ST_132: tmp_101 (352)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:323  %tmp_101 = add i17 %tmp_14, 87

ST_132: tmp_103_cast (353)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:324  %tmp_103_cast = sext i17 %tmp_101 to i64

ST_132: A_0_addr_261 (354)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:325  %A_0_addr_261 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_103_cast

ST_132: A_1_addr_261 (850)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:821  %A_1_addr_261 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_103_cast

ST_132: A_2_addr_261 (1074)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1045  %A_2_addr_261 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_103_cast

ST_132: tmp_776 (3285)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3256  %tmp_776 = add i17 %tmp_690, 86

ST_132: tmp_777_cast (3286)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3257  %tmp_777_cast = sext i17 %tmp_776 to i64

ST_132: A_0_addr_260 (3287)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3258  %A_0_addr_260 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_777_cast

ST_132: A_1_addr_260 (3785)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3756  %A_1_addr_260 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_777_cast

ST_132: A_2_addr_260 (4009)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3980  %A_2_addr_260 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_777_cast

ST_132: StgValue_8326 (9462)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9433  store i32 %result_3_82_2_2_2, i32* %C_addr_82, align 4

ST_132: B_0_load_33 (9471)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9442  %B_0_load_33 = load i32* %B_0_addr_6, align 4

ST_132: B_0_load_34 (9473)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9444  %B_0_load_34 = load i32* %B_0_addr_7, align 4

ST_132: B_0_load_35 (9476)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9447  %B_0_load_35 = load i32* %B_0_addr_8, align 4

ST_132: tmp_15_83_1 (9479)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9450  %tmp_15_83_1 = mul nsw i32 %A_1_load_249, %B_1_load_27

ST_132: tmp_15_83_1_0_1 (9481)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9452  %tmp_15_83_1_0_1 = mul nsw i32 %A_1_load_252, %B_1_load_28

ST_132: tmp_15_83_1_0_2 (9484)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9455  %tmp_15_83_1_0_2 = mul nsw i32 %A_1_load_255, %B_1_load_29

ST_132: B_1_load_30 (9485)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9456  %B_1_load_30 = load i32* %B_1_addr_3, align 4

ST_132: tmp_15_83_1_1 (9486)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9457  %tmp_15_83_1_1 = mul nsw i32 %A_1_load_250, %B_1_load_30

ST_132: B_1_load_31 (9487)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9458  %B_1_load_31 = load i32* %B_1_addr_4, align 4

ST_132: B_1_load_32 (9490)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9461  %B_1_load_32 = load i32* %B_1_addr_5, align 4

ST_132: B_1_load_33 (9492)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9463  %B_1_load_33 = load i32* %B_1_addr_6, align 4

ST_132: tmp2086 (9516)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9487  %tmp2086 = add i32 %tmp_15_83_1_0_1, %tmp_15_83_1

ST_132: tmp2087 (9517)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9488  %tmp2087 = add i32 %tmp_15_83_1_1, %tmp_15_83_1_0_2

ST_132: tmp2085 (9518)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9489  %tmp2085 = add i32 %tmp2086, %tmp2087

ST_132: tmp_15_83 (9536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9507  %tmp_15_83 = mul nsw i32 %A_0_load_252, %B_0_load_27

ST_132: tmp_15_84_0_0_1 (9537)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9508  %tmp_15_84_0_0_1 = mul nsw i32 %A_0_load_255, %B_0_load_28

ST_132: A_0_load_258 (9538)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9509  %A_0_load_258 = load i32* %A_0_addr_258, align 4

ST_132: tmp_15_84_0_0_2 (9539)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9510  %tmp_15_84_0_0_2 = mul nsw i32 %A_0_load_258, %B_0_load_29

ST_132: tmp_15_84_0_1 (9540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9511  %tmp_15_84_0_1 = mul nsw i32 %A_0_load_253, %B_0_load_30

ST_132: tmp_15_84_0_1_1 (9541)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9512  %tmp_15_84_0_1_1 = mul nsw i32 %A_0_load_256, %B_0_load_31

ST_132: A_0_load_259 (9542)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9513  %A_0_load_259 = load i32* %A_0_addr_259, align 4

ST_132: tmp_15_84_0_1_2 (9543)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9514  %tmp_15_84_0_1_2 = mul nsw i32 %A_0_load_259, %B_0_load_32

ST_132: A_0_load_260 (9546)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9517  %A_0_load_260 = load i32* %A_0_addr_260, align 4

ST_132: A_1_load_258 (9550)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9521  %A_1_load_258 = load i32* %A_1_addr_258, align 4

ST_132: A_1_load_259 (9554)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9525  %A_1_load_259 = load i32* %A_1_addr_259, align 4

ST_132: A_1_load_260 (9559)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9530  %A_1_load_260 = load i32* %A_1_addr_260, align 4

ST_132: tmp_15_84_2 (9563)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9534  %tmp_15_84_2 = mul nsw i32 %A_2_load_252, %B_2_load_27

ST_132: B_2_load_28 (9564)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9535  %B_2_load_28 = load i32* %B_2_addr_1, align 4

ST_132: tmp_15_84_2_0_1 (9565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9536  %tmp_15_84_2_0_1 = mul nsw i32 %A_2_load_255, %B_2_load_28

ST_132: A_2_load_258 (9566)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9537  %A_2_load_258 = load i32* %A_2_addr_258, align 4

ST_132: B_2_load_29 (9567)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9538  %B_2_load_29 = load i32* %B_2_addr_2, align 4

ST_132: B_2_load_30 (9569)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9540  %B_2_load_30 = load i32* %B_2_addr_3, align 4

ST_132: B_2_load_31 (9571)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9542  %B_2_load_31 = load i32* %B_2_addr_4, align 4

ST_132: A_2_load_259 (9573)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9544  %A_2_load_259 = load i32* %A_2_addr_259, align 4

ST_132: A_2_load_260 (9580)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9551  %A_2_load_260 = load i32* %A_2_addr_260, align 4

ST_132: tmp2104 (9583)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9554  %tmp2104 = add i32 %tmp_15_84_0_0_2, %tmp_15_83

ST_132: tmp2103 (9584)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9555  %tmp2103 = add i32 %tmp_15_84_0_0_1, %tmp2104

ST_132: tmp2106 (9585)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9556  %tmp2106 = add i32 %tmp_15_84_0_1_2, %tmp_15_84_0_1_1

ST_132: tmp2105 (9586)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9557  %tmp2105 = add i32 %tmp_15_84_0_1, %tmp2106

ST_132: tmp2102 (9587)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9558  %tmp2102 = add i32 %tmp2103, %tmp2105

ST_132: tmp2119 (9598)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9569  %tmp2119 = add i32 %tmp_15_84_2_0_1, %tmp_15_84_2

ST_132: A_0_load_261 (9612)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9583  %A_0_load_261 = load i32* %A_0_addr_261, align 4

ST_132: A_1_load_261 (9624)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9595  %A_1_load_261 = load i32* %A_1_addr_261, align 4

ST_132: A_2_load_261 (9636)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9607  %A_2_load_261 = load i32* %A_2_addr_261, align 4


 <State 133>: 7.45ns
ST_133: tmp_551 (2154)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2125  %tmp_551 = add i17 %tmp_464, 87

ST_133: tmp_552_cast (2155)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2126  %tmp_552_cast = sext i17 %tmp_551 to i64

ST_133: A_0_addr_262 (2156)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2127  %A_0_addr_262 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_552_cast

ST_133: A_1_addr_262 (2652)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2623  %A_1_addr_262 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_552_cast

ST_133: A_2_addr_262 (2876)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2847  %A_2_addr_262 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_552_cast

ST_133: tmp_777 (3288)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3259  %tmp_777 = add i17 %tmp_690, 87

ST_133: tmp_778_cast (3289)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3260  %tmp_778_cast = sext i17 %tmp_777 to i64

ST_133: A_0_addr_263 (3290)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3261  %A_0_addr_263 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_778_cast

ST_133: A_1_addr_263 (3786)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3757  %A_1_addr_263 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_778_cast

ST_133: A_2_addr_263 (4010)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3981  %A_2_addr_263 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_778_cast

ST_133: tmp_15_83_0_2 (9472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9443  %tmp_15_83_0_2 = mul nsw i32 %A_0_load_251, %B_0_load_33

ST_133: B_0_load_34 (9473)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9444  %B_0_load_34 = load i32* %B_0_addr_7, align 4

ST_133: tmp_15_83_0_2_1 (9474)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9445  %tmp_15_83_0_2_1 = mul nsw i32 %A_0_load_254, %B_0_load_34

ST_133: B_0_load_35 (9476)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9447  %B_0_load_35 = load i32* %B_0_addr_8, align 4

ST_133: tmp_15_83_0_2_2 (9477)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9448  %tmp_15_83_0_2_2 = mul nsw i32 %A_0_load_257, %B_0_load_35

ST_133: tmp_15_83_1_1_1 (9488)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9459  %tmp_15_83_1_1_1 = mul nsw i32 %A_1_load_253, %B_1_load_31

ST_133: B_1_load_32 (9490)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9461  %B_1_load_32 = load i32* %B_1_addr_5, align 4

ST_133: tmp_15_83_1_1_2 (9491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9462  %tmp_15_83_1_1_2 = mul nsw i32 %A_1_load_256, %B_1_load_32

ST_133: B_1_load_33 (9492)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9463  %B_1_load_33 = load i32* %B_1_addr_6, align 4

ST_133: tmp_15_83_1_2 (9493)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9464  %tmp_15_83_1_2 = mul nsw i32 %A_1_load_251, %B_1_load_33

ST_133: tmp2084 (9514)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9485  %tmp2084 = add i32 %tmp_15_83_0_2_2, %tmp_15_83_0_2_1

ST_133: tmp2083 (9515)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9486  %tmp2083 = add i32 %tmp_15_83_0_2, %tmp2084

ST_133: tmp2082 (9519)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9490  %tmp2082 = add i32 %tmp2083, %tmp2085

ST_133: tmp2076 (9520)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9491  %tmp2076 = add i32 %tmp2077, %tmp2082

ST_133: tmp2091 (9521)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9492  %tmp2091 = add i32 %tmp_15_83_1_2, %tmp_15_83_1_1_2

ST_133: tmp2090 (9522)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9493  %tmp2090 = add i32 %tmp_15_83_1_1_1, %tmp2091

ST_133: tmp2092 (9525)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9496  %tmp2092 = add i32 %tmp2093, %tmp2094

ST_133: tmp2089 (9526)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9497  %tmp2089 = add i32 %tmp2090, %tmp2092

ST_133: tmp2088 (9533)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9504  %tmp2088 = add i32 %tmp2089, %tmp2095

ST_133: result_3_83_2_2_2 (9534)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9505  %result_3_83_2_2_2 = add nsw i32 %tmp2076, %tmp2088

ST_133: tmp_15_84_0_2 (9544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9515  %tmp_15_84_0_2 = mul nsw i32 %A_0_load_254, %B_0_load_33

ST_133: tmp_15_84_0_2_1 (9545)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9516  %tmp_15_84_0_2_1 = mul nsw i32 %A_0_load_257, %B_0_load_34

ST_133: A_0_load_260 (9546)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9517  %A_0_load_260 = load i32* %A_0_addr_260, align 4

ST_133: tmp_15_84_0_2_2 (9547)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9518  %tmp_15_84_0_2_2 = mul nsw i32 %A_0_load_260, %B_0_load_35

ST_133: tmp_15_84_1 (9548)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9519  %tmp_15_84_1 = mul nsw i32 %A_1_load_252, %B_1_load_27

ST_133: tmp_15_84_1_0_1 (9549)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9520  %tmp_15_84_1_0_1 = mul nsw i32 %A_1_load_255, %B_1_load_28

ST_133: tmp_15_84_1_0_2 (9551)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9522  %tmp_15_84_1_0_2 = mul nsw i32 %A_1_load_258, %B_1_load_29

ST_133: tmp_15_84_1_1 (9552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9523  %tmp_15_84_1_1 = mul nsw i32 %A_1_load_253, %B_1_load_30

ST_133: tmp_15_84_1_1_1 (9553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9524  %tmp_15_84_1_1_1 = mul nsw i32 %A_1_load_256, %B_1_load_31

ST_133: tmp_15_84_1_1_2 (9555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9526  %tmp_15_84_1_1_2 = mul nsw i32 %A_1_load_259, %B_1_load_32

ST_133: tmp_15_84_1_2 (9556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9527  %tmp_15_84_1_2 = mul nsw i32 %A_1_load_254, %B_1_load_33

ST_133: A_1_load_260 (9559)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9530  %A_1_load_260 = load i32* %A_1_addr_260, align 4

ST_133: tmp_15_84_2_0_2 (9568)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9539  %tmp_15_84_2_0_2 = mul nsw i32 %A_2_load_258, %B_2_load_29

ST_133: B_2_load_30 (9569)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9540  %B_2_load_30 = load i32* %B_2_addr_3, align 4

ST_133: tmp_15_84_2_1 (9570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9541  %tmp_15_84_2_1 = mul nsw i32 %A_2_load_253, %B_2_load_30

ST_133: B_2_load_31 (9571)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9542  %B_2_load_31 = load i32* %B_2_addr_4, align 4

ST_133: tmp_15_84_2_1_1 (9572)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9543  %tmp_15_84_2_1_1 = mul nsw i32 %A_2_load_256, %B_2_load_31

ST_133: B_2_load_32 (9574)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9545  %B_2_load_32 = load i32* %B_2_addr_5, align 4

ST_133: B_2_load_33 (9576)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9547  %B_2_load_33 = load i32* %B_2_addr_6, align 4

ST_133: A_2_load_260 (9580)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9551  %A_2_load_260 = load i32* %A_2_addr_260, align 4

ST_133: tmp2109 (9588)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9559  %tmp2109 = add i32 %tmp_15_84_0_2_2, %tmp_15_84_0_2_1

ST_133: tmp2108 (9589)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9560  %tmp2108 = add i32 %tmp_15_84_0_2, %tmp2109

ST_133: tmp2111 (9590)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9561  %tmp2111 = add i32 %tmp_15_84_1_0_1, %tmp_15_84_1

ST_133: tmp2112 (9591)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9562  %tmp2112 = add i32 %tmp_15_84_1_1, %tmp_15_84_1_0_2

ST_133: tmp2110 (9592)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9563  %tmp2110 = add i32 %tmp2111, %tmp2112

ST_133: tmp2107 (9593)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9564  %tmp2107 = add i32 %tmp2108, %tmp2110

ST_133: tmp2101 (9594)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9565  %tmp2101 = add i32 %tmp2102, %tmp2107

ST_133: tmp2116 (9595)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9566  %tmp2116 = add i32 %tmp_15_84_1_2, %tmp_15_84_1_1_2

ST_133: tmp2115 (9596)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9567  %tmp2115 = add i32 %tmp_15_84_1_1_1, %tmp2116

ST_133: tmp2122 (9601)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9572  %tmp2122 = add i32 %tmp_15_84_2_1_1, %tmp_15_84_2_1

ST_133: tmp2121 (9602)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9573  %tmp2121 = add i32 %tmp_15_84_2_0_2, %tmp2122

ST_133: A_0_load_261 (9612)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9583  %A_0_load_261 = load i32* %A_0_addr_261, align 4

ST_133: A_0_load_262 (9616)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9587  %A_0_load_262 = load i32* %A_0_addr_262, align 4

ST_133: A_0_load_263 (9620)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9591  %A_0_load_263 = load i32* %A_0_addr_263, align 4

ST_133: tmp_15_85_1 (9622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9593  %tmp_15_85_1 = mul nsw i32 %A_1_load_255, %B_1_load_27

ST_133: tmp_15_85_1_0_1 (9623)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9594  %tmp_15_85_1_0_1 = mul nsw i32 %A_1_load_258, %B_1_load_28

ST_133: A_1_load_261 (9624)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9595  %A_1_load_261 = load i32* %A_1_addr_261, align 4

ST_133: tmp_15_85_1_0_2 (9625)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9596  %tmp_15_85_1_0_2 = mul nsw i32 %A_1_load_261, %B_1_load_29

ST_133: tmp_15_85_1_1 (9626)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9597  %tmp_15_85_1_1 = mul nsw i32 %A_1_load_256, %B_1_load_30

ST_133: A_1_load_262 (9628)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9599  %A_1_load_262 = load i32* %A_1_addr_262, align 4

ST_133: A_1_load_263 (9632)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9603  %A_1_load_263 = load i32* %A_1_addr_263, align 4

ST_133: A_2_load_261 (9636)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9607  %A_2_load_261 = load i32* %A_2_addr_261, align 4

ST_133: tmp_15_85_2_0_2 (9637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9608  %tmp_15_85_2_0_2 = mul nsw i32 %A_2_load_261, %B_2_load_29

ST_133: tmp_15_85_2_1 (9638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9609  %tmp_15_85_2_1 = mul nsw i32 %A_2_load_256, %B_2_load_30

ST_133: tmp_15_85_2_1_1 (9639)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9610  %tmp_15_85_2_1_1 = mul nsw i32 %A_2_load_259, %B_2_load_31

ST_133: A_2_load_262 (9640)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9611  %A_2_load_262 = load i32* %A_2_addr_262, align 4

ST_133: A_2_load_263 (9644)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9615  %A_2_load_263 = load i32* %A_2_addr_263, align 4

ST_133: tmp2136 (9653)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9624  %tmp2136 = add i32 %tmp_15_85_1_0_1, %tmp_15_85_1

ST_133: tmp2137 (9654)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9625  %tmp2137 = add i32 %tmp_15_85_1_1, %tmp_15_85_1_0_2

ST_133: tmp2135 (9655)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9626  %tmp2135 = add i32 %tmp2136, %tmp2137

ST_133: tmp2147 (9664)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9635  %tmp2147 = add i32 %tmp_15_85_2_1_1, %tmp_15_85_2_1

ST_133: tmp2146 (9665)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9636  %tmp2146 = add i32 %tmp_15_85_2_0_2, %tmp2147

ST_133: tmp_15_86_1 (9685)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9656  %tmp_15_86_1 = mul nsw i32 %A_1_load_258, %B_1_load_27

ST_133: tmp_15_86_1_0_1 (9686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9657  %tmp_15_86_1_0_1 = mul nsw i32 %A_1_load_261, %B_1_load_28

ST_133: tmp2161 (9716)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9687  %tmp2161 = add i32 %tmp_15_86_1_0_1, %tmp_15_86_1


 <State 134>: 7.77ns
ST_134: tmp_102 (355)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:326  %tmp_102 = add i17 %tmp_14, 88

ST_134: tmp_104_cast (356)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:327  %tmp_104_cast = sext i17 %tmp_102 to i64

ST_134: A_0_addr_264 (357)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:328  %A_0_addr_264 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_104_cast

ST_134: A_1_addr_264 (851)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:822  %A_1_addr_264 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_104_cast

ST_134: A_2_addr_264 (1075)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1046  %A_2_addr_264 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_104_cast

ST_134: tmp_322 (1462)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1433  %tmp_322 = add i22 %tmp_239, 83

ST_134: tmp_324_cast (1463)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1434  %tmp_324_cast = sext i22 %tmp_322 to i64

ST_134: C_addr_83 (1464)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1435  %C_addr_83 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_324_cast

ST_134: tmp_552 (2157)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2128  %tmp_552 = add i17 %tmp_464, 88

ST_134: tmp_553_cast (2158)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2129  %tmp_553_cast = sext i17 %tmp_552 to i64

ST_134: A_0_addr_265 (2159)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2130  %A_0_addr_265 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_553_cast

ST_134: A_1_addr_265 (2653)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2624  %A_1_addr_265 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_553_cast

ST_134: A_2_addr_265 (2877)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2848  %A_2_addr_265 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_553_cast

ST_134: StgValue_8469 (9535)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9506  store i32 %result_3_83_2_2_2, i32* %C_addr_83, align 4

ST_134: B_1_load_34 (9557)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9528  %B_1_load_34 = load i32* %B_1_addr_7, align 4

ST_134: B_1_load_35 (9560)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9531  %B_1_load_35 = load i32* %B_1_addr_8, align 4

ST_134: B_2_load_32 (9574)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9545  %B_2_load_32 = load i32* %B_2_addr_5, align 4

ST_134: tmp_15_84_2_1_2 (9575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9546  %tmp_15_84_2_1_2 = mul nsw i32 %A_2_load_259, %B_2_load_32

ST_134: B_2_load_33 (9576)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9547  %B_2_load_33 = load i32* %B_2_addr_6, align 4

ST_134: tmp_15_84_2_2 (9577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9548  %tmp_15_84_2_2 = mul nsw i32 %A_2_load_254, %B_2_load_33

ST_134: B_2_load_34 (9578)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9549  %B_2_load_34 = load i32* %B_2_addr_7, align 4

ST_134: B_2_load_35 (9581)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9552  %B_2_load_35 = load i32* %B_2_addr_8, align 4

ST_134: tmp2124 (9603)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9574  %tmp2124 = add i32 %tmp_15_84_2_2, %tmp_15_84_2_1_2

ST_134: tmp_15_84 (9610)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9581  %tmp_15_84 = mul nsw i32 %A_0_load_255, %B_0_load_27

ST_134: tmp_15_85_0_0_1 (9611)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9582  %tmp_15_85_0_0_1 = mul nsw i32 %A_0_load_258, %B_0_load_28

ST_134: tmp_15_85_0_0_2 (9613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9584  %tmp_15_85_0_0_2 = mul nsw i32 %A_0_load_261, %B_0_load_29

ST_134: tmp_15_85_0_1 (9614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9585  %tmp_15_85_0_1 = mul nsw i32 %A_0_load_256, %B_0_load_30

ST_134: tmp_15_85_0_1_1 (9615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9586  %tmp_15_85_0_1_1 = mul nsw i32 %A_0_load_259, %B_0_load_31

ST_134: A_0_load_262 (9616)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9587  %A_0_load_262 = load i32* %A_0_addr_262, align 4

ST_134: tmp_15_85_0_1_2 (9617)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9588  %tmp_15_85_0_1_2 = mul nsw i32 %A_0_load_262, %B_0_load_32

ST_134: tmp_15_85_0_2 (9618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9589  %tmp_15_85_0_2 = mul nsw i32 %A_0_load_257, %B_0_load_33

ST_134: tmp_15_85_0_2_1 (9619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9590  %tmp_15_85_0_2_1 = mul nsw i32 %A_0_load_260, %B_0_load_34

ST_134: A_0_load_263 (9620)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9591  %A_0_load_263 = load i32* %A_0_addr_263, align 4

ST_134: tmp_15_85_0_2_2 (9621)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9592  %tmp_15_85_0_2_2 = mul nsw i32 %A_0_load_263, %B_0_load_35

ST_134: A_1_load_262 (9628)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9599  %A_1_load_262 = load i32* %A_1_addr_262, align 4

ST_134: A_1_load_263 (9632)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9603  %A_1_load_263 = load i32* %A_1_addr_263, align 4

ST_134: A_2_load_262 (9640)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9611  %A_2_load_262 = load i32* %A_2_addr_262, align 4

ST_134: A_2_load_263 (9644)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9615  %A_2_load_263 = load i32* %A_2_addr_263, align 4

ST_134: tmp2129 (9646)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9617  %tmp2129 = add i32 %tmp_15_85_0_0_2, %tmp_15_84

ST_134: tmp2128 (9647)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9618  %tmp2128 = add i32 %tmp_15_85_0_0_1, %tmp2129

ST_134: tmp2131 (9648)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9619  %tmp2131 = add i32 %tmp_15_85_0_1_2, %tmp_15_85_0_1_1

ST_134: tmp2130 (9649)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9620  %tmp2130 = add i32 %tmp_15_85_0_1, %tmp2131

ST_134: tmp2127 (9650)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9621  %tmp2127 = add i32 %tmp2128, %tmp2130

ST_134: tmp2134 (9651)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9622  %tmp2134 = add i32 %tmp_15_85_0_2_2, %tmp_15_85_0_2_1

ST_134: tmp2133 (9652)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9623  %tmp2133 = add i32 %tmp_15_85_0_2, %tmp2134

ST_134: tmp2132 (9656)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9627  %tmp2132 = add i32 %tmp2133, %tmp2135

ST_134: tmp2126 (9657)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9628  %tmp2126 = add i32 %tmp2127, %tmp2132

ST_134: A_0_load_264 (9675)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9646  %A_0_load_264 = load i32* %A_0_addr_264, align 4

ST_134: A_0_load_265 (9679)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9650  %A_0_load_265 = load i32* %A_0_addr_265, align 4

ST_134: A_1_load_264 (9687)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9658  %A_1_load_264 = load i32* %A_1_addr_264, align 4

ST_134: A_1_load_265 (9691)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9662  %A_1_load_265 = load i32* %A_1_addr_265, align 4

ST_134: A_2_load_264 (9699)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9670  %A_2_load_264 = load i32* %A_2_addr_264, align 4

ST_134: A_2_load_265 (9703)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9674  %A_2_load_265 = load i32* %A_2_addr_265, align 4


 <State 135>: 8.21ns
ST_135: tmp_103 (358)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:329  %tmp_103 = add i17 %tmp_14, 89

ST_135: tmp_105_cast (359)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:330  %tmp_105_cast = sext i17 %tmp_103 to i64

ST_135: A_0_addr_267 (360)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:331  %A_0_addr_267 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_105_cast

ST_135: A_1_addr_267 (852)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:823  %A_1_addr_267 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_105_cast

ST_135: A_2_addr_267 (1076)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1047  %A_2_addr_267 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_105_cast

ST_135: tmp_778 (3291)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3262  %tmp_778 = add i17 %tmp_690, 88

ST_135: tmp_779_cast (3292)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3263  %tmp_779_cast = sext i17 %tmp_778 to i64

ST_135: A_0_addr_266 (3293)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3264  %A_0_addr_266 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_779_cast

ST_135: A_1_addr_266 (3787)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3758  %A_1_addr_266 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_779_cast

ST_135: A_2_addr_266 (4011)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3982  %A_2_addr_266 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_779_cast

ST_135: StgValue_8519 (9535)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9506  store i32 %result_3_83_2_2_2, i32* %C_addr_83, align 4

ST_135: B_1_load_34 (9557)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9528  %B_1_load_34 = load i32* %B_1_addr_7, align 4

ST_135: tmp_15_84_1_2_1 (9558)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9529  %tmp_15_84_1_2_1 = mul nsw i32 %A_1_load_257, %B_1_load_34

ST_135: B_1_load_35 (9560)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9531  %B_1_load_35 = load i32* %B_1_addr_8, align 4

ST_135: tmp_15_84_1_2_2 (9561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9532  %tmp_15_84_1_2_2 = mul nsw i32 %A_1_load_260, %B_1_load_35

ST_135: B_2_load_34 (9578)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9549  %B_2_load_34 = load i32* %B_2_addr_7, align 4

ST_135: tmp_15_84_2_2_1 (9579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9550  %tmp_15_84_2_2_1 = mul nsw i32 %A_2_load_257, %B_2_load_34

ST_135: B_2_load_35 (9581)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9552  %B_2_load_35 = load i32* %B_2_addr_8, align 4

ST_135: tmp_15_84_2_2_2 (9582)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9553  %tmp_15_84_2_2_2 = mul nsw i32 %A_2_load_260, %B_2_load_35

ST_135: tmp2118 (9597)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9568  %tmp2118 = add i32 %tmp_15_84_1_2_2, %tmp_15_84_1_2_1

ST_135: tmp2117 (9599)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9570  %tmp2117 = add i32 %tmp2118, %tmp2119

ST_135: tmp2114 (9600)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9571  %tmp2114 = add i32 %tmp2115, %tmp2117

ST_135: tmp2125 (9604)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9575  %tmp2125 = add i32 %tmp_15_84_2_2_2, %tmp_15_84_2_2_1

ST_135: tmp2123 (9605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9576  %tmp2123 = add i32 %tmp2124, %tmp2125

ST_135: tmp2120 (9606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9577  %tmp2120 = add i32 %tmp2121, %tmp2123

ST_135: tmp2113 (9607)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9578  %tmp2113 = add i32 %tmp2114, %tmp2120

ST_135: result_3_84_2_2_2 (9608)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9579  %result_3_84_2_2_2 = add nsw i32 %tmp2101, %tmp2113

ST_135: tmp_15_85_1_1_1 (9627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9598  %tmp_15_85_1_1_1 = mul nsw i32 %A_1_load_259, %B_1_load_31

ST_135: tmp_15_85_1_1_2 (9629)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9600  %tmp_15_85_1_1_2 = mul nsw i32 %A_1_load_262, %B_1_load_32

ST_135: tmp_15_85_1_2 (9630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9601  %tmp_15_85_1_2 = mul nsw i32 %A_1_load_257, %B_1_load_33

ST_135: tmp_15_85_1_2_1 (9631)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9602  %tmp_15_85_1_2_1 = mul nsw i32 %A_1_load_260, %B_1_load_34

ST_135: tmp_15_85_1_2_2 (9633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9604  %tmp_15_85_1_2_2 = mul nsw i32 %A_1_load_263, %B_1_load_35

ST_135: tmp_15_85_2 (9634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9605  %tmp_15_85_2 = mul nsw i32 %A_2_load_255, %B_2_load_27

ST_135: tmp_15_85_2_0_1 (9635)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9606  %tmp_15_85_2_0_1 = mul nsw i32 %A_2_load_258, %B_2_load_28

ST_135: tmp_15_85_2_1_2 (9641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9612  %tmp_15_85_2_1_2 = mul nsw i32 %A_2_load_262, %B_2_load_32

ST_135: tmp_15_85_2_2 (9642)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9613  %tmp_15_85_2_2 = mul nsw i32 %A_2_load_257, %B_2_load_33

ST_135: tmp_15_85_2_2_1 (9643)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9614  %tmp_15_85_2_2_1 = mul nsw i32 %A_2_load_260, %B_2_load_34

ST_135: tmp_15_85_2_2_2 (9645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9616  %tmp_15_85_2_2_2 = mul nsw i32 %A_2_load_263, %B_2_load_35

ST_135: tmp2141 (9658)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9629  %tmp2141 = add i32 %tmp_15_85_1_2, %tmp_15_85_1_1_2

ST_135: tmp2140 (9659)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9630  %tmp2140 = add i32 %tmp_15_85_1_1_1, %tmp2141

ST_135: tmp2143 (9660)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9631  %tmp2143 = add i32 %tmp_15_85_1_2_2, %tmp_15_85_1_2_1

ST_135: tmp2144 (9661)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9632  %tmp2144 = add i32 %tmp_15_85_2_0_1, %tmp_15_85_2

ST_135: tmp2142 (9662)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9633  %tmp2142 = add i32 %tmp2143, %tmp2144

ST_135: tmp2139 (9663)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9634  %tmp2139 = add i32 %tmp2140, %tmp2142

ST_135: tmp2149 (9666)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9637  %tmp2149 = add i32 %tmp_15_85_2_2, %tmp_15_85_2_1_2

ST_135: tmp2150 (9667)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9638  %tmp2150 = add i32 %tmp_15_85_2_2_2, %tmp_15_85_2_2_1

ST_135: tmp2148 (9668)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9639  %tmp2148 = add i32 %tmp2149, %tmp2150

ST_135: tmp2145 (9669)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9640  %tmp2145 = add i32 %tmp2146, %tmp2148

ST_135: tmp2138 (9670)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9641  %tmp2138 = add i32 %tmp2139, %tmp2145

ST_135: result_3_85_2_2_2 (9671)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9642  %result_3_85_2_2_2 = add nsw i32 %tmp2126, %tmp2138

ST_135: tmp_15_85 (9673)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9644  %tmp_15_85 = mul nsw i32 %A_0_load_258, %B_0_load_27

ST_135: tmp_15_86_0_0_1 (9674)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9645  %tmp_15_86_0_0_1 = mul nsw i32 %A_0_load_261, %B_0_load_28

ST_135: A_0_load_264 (9675)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9646  %A_0_load_264 = load i32* %A_0_addr_264, align 4

ST_135: tmp_15_86_0_0_2 (9676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9647  %tmp_15_86_0_0_2 = mul nsw i32 %A_0_load_264, %B_0_load_29

ST_135: tmp_15_86_0_1 (9677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9648  %tmp_15_86_0_1 = mul nsw i32 %A_0_load_259, %B_0_load_30

ST_135: tmp_15_86_0_1_1 (9678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9649  %tmp_15_86_0_1_1 = mul nsw i32 %A_0_load_262, %B_0_load_31

ST_135: A_0_load_265 (9679)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9650  %A_0_load_265 = load i32* %A_0_addr_265, align 4

ST_135: tmp_15_86_0_1_2 (9680)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9651  %tmp_15_86_0_1_2 = mul nsw i32 %A_0_load_265, %B_0_load_32

ST_135: A_0_load_266 (9683)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9654  %A_0_load_266 = load i32* %A_0_addr_266, align 4

ST_135: A_1_load_264 (9687)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9658  %A_1_load_264 = load i32* %A_1_addr_264, align 4

ST_135: tmp_15_86_1_0_2 (9688)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9659  %tmp_15_86_1_0_2 = mul nsw i32 %A_1_load_264, %B_1_load_29

ST_135: tmp_15_86_1_1 (9689)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9660  %tmp_15_86_1_1 = mul nsw i32 %A_1_load_259, %B_1_load_30

ST_135: A_1_load_265 (9691)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9662  %A_1_load_265 = load i32* %A_1_addr_265, align 4

ST_135: A_1_load_266 (9695)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9666  %A_1_load_266 = load i32* %A_1_addr_266, align 4

ST_135: A_2_load_264 (9699)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9670  %A_2_load_264 = load i32* %A_2_addr_264, align 4

ST_135: A_2_load_265 (9703)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9674  %A_2_load_265 = load i32* %A_2_addr_265, align 4

ST_135: A_2_load_266 (9707)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9678  %A_2_load_266 = load i32* %A_2_addr_266, align 4

ST_135: tmp2154 (9709)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9680  %tmp2154 = add i32 %tmp_15_86_0_0_2, %tmp_15_85

ST_135: tmp2153 (9710)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9681  %tmp2153 = add i32 %tmp_15_86_0_0_1, %tmp2154

ST_135: tmp2156 (9711)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9682  %tmp2156 = add i32 %tmp_15_86_0_1_2, %tmp_15_86_0_1_1

ST_135: tmp2155 (9712)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9683  %tmp2155 = add i32 %tmp_15_86_0_1, %tmp2156

ST_135: tmp2152 (9713)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9684  %tmp2152 = add i32 %tmp2153, %tmp2155

ST_135: tmp2162 (9717)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9688  %tmp2162 = add i32 %tmp_15_86_1_1, %tmp_15_86_1_0_2

ST_135: tmp2160 (9718)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9689  %tmp2160 = add i32 %tmp2161, %tmp2162

ST_135: A_0_load_267 (9738)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9709  %A_0_load_267 = load i32* %A_0_addr_267, align 4

ST_135: A_1_load_267 (9750)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9721  %A_1_load_267 = load i32* %A_1_addr_267, align 4

ST_135: A_2_load_267 (9762)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9733  %A_2_load_267 = load i32* %A_2_addr_267, align 4


 <State 136>: 8.21ns
ST_136: tmp_323 (1465)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1436  %tmp_323 = add i22 %tmp_239, 84

ST_136: tmp_325_cast (1466)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1437  %tmp_325_cast = sext i22 %tmp_323 to i64

ST_136: C_addr_84 (1467)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1438  %C_addr_84 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_325_cast

ST_136: tmp_324 (1468)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1439  %tmp_324 = add i22 %tmp_239, 85

ST_136: tmp_326_cast (1469)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1440  %tmp_326_cast = sext i22 %tmp_324 to i64

ST_136: C_addr_85 (1470)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1441  %C_addr_85 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_326_cast

ST_136: tmp_553 (2160)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2131  %tmp_553 = add i17 %tmp_464, 89

ST_136: tmp_554_cast (2161)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2132  %tmp_554_cast = sext i17 %tmp_553 to i64

ST_136: A_0_addr_268 (2162)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2133  %A_0_addr_268 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_554_cast

ST_136: A_1_addr_268 (2654)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2625  %A_1_addr_268 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_554_cast

ST_136: A_2_addr_268 (2878)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2849  %A_2_addr_268 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_554_cast

ST_136: tmp_779 (3294)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3265  %tmp_779 = add i17 %tmp_690, 89

ST_136: tmp_780_cast (3295)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3266  %tmp_780_cast = sext i17 %tmp_779 to i64

ST_136: A_0_addr_269 (3296)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3267  %A_0_addr_269 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_780_cast

ST_136: A_1_addr_269 (3788)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3759  %A_1_addr_269 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_780_cast

ST_136: A_2_addr_269 (4012)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3983  %A_2_addr_269 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_780_cast

ST_136: StgValue_8602 (9609)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9580  store i32 %result_3_84_2_2_2, i32* %C_addr_84, align 4

ST_136: StgValue_8603 (9672)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9643  store i32 %result_3_85_2_2_2, i32* %C_addr_85, align 4

ST_136: tmp_15_86_0_2 (9681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9652  %tmp_15_86_0_2 = mul nsw i32 %A_0_load_260, %B_0_load_33

ST_136: tmp_15_86_0_2_1 (9682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9653  %tmp_15_86_0_2_1 = mul nsw i32 %A_0_load_263, %B_0_load_34

ST_136: A_0_load_266 (9683)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9654  %A_0_load_266 = load i32* %A_0_addr_266, align 4

ST_136: tmp_15_86_0_2_2 (9684)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9655  %tmp_15_86_0_2_2 = mul nsw i32 %A_0_load_266, %B_0_load_35

ST_136: tmp_15_86_1_1_1 (9690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9661  %tmp_15_86_1_1_1 = mul nsw i32 %A_1_load_262, %B_1_load_31

ST_136: tmp_15_86_1_1_2 (9692)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9663  %tmp_15_86_1_1_2 = mul nsw i32 %A_1_load_265, %B_1_load_32

ST_136: tmp_15_86_1_2 (9693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9664  %tmp_15_86_1_2 = mul nsw i32 %A_1_load_260, %B_1_load_33

ST_136: tmp_15_86_1_2_1 (9694)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9665  %tmp_15_86_1_2_1 = mul nsw i32 %A_1_load_263, %B_1_load_34

ST_136: A_1_load_266 (9695)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9666  %A_1_load_266 = load i32* %A_1_addr_266, align 4

ST_136: tmp_15_86_1_2_2 (9696)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9667  %tmp_15_86_1_2_2 = mul nsw i32 %A_1_load_266, %B_1_load_35

ST_136: tmp_15_86_2 (9697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9668  %tmp_15_86_2 = mul nsw i32 %A_2_load_258, %B_2_load_27

ST_136: tmp_15_86_2_0_1 (9698)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9669  %tmp_15_86_2_0_1 = mul nsw i32 %A_2_load_261, %B_2_load_28

ST_136: tmp_15_86_2_0_2 (9700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9671  %tmp_15_86_2_0_2 = mul nsw i32 %A_2_load_264, %B_2_load_29

ST_136: tmp_15_86_2_1 (9701)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9672  %tmp_15_86_2_1 = mul nsw i32 %A_2_load_259, %B_2_load_30

ST_136: tmp_15_86_2_1_1 (9702)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9673  %tmp_15_86_2_1_1 = mul nsw i32 %A_2_load_262, %B_2_load_31

ST_136: tmp_15_86_2_1_2 (9704)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9675  %tmp_15_86_2_1_2 = mul nsw i32 %A_2_load_265, %B_2_load_32

ST_136: tmp_15_86_2_2 (9705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9676  %tmp_15_86_2_2 = mul nsw i32 %A_2_load_260, %B_2_load_33

ST_136: tmp_15_86_2_2_1 (9706)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9677  %tmp_15_86_2_2_1 = mul nsw i32 %A_2_load_263, %B_2_load_34

ST_136: A_2_load_266 (9707)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9678  %A_2_load_266 = load i32* %A_2_addr_266, align 4

ST_136: tmp_15_86_2_2_2 (9708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9679  %tmp_15_86_2_2_2 = mul nsw i32 %A_2_load_266, %B_2_load_35

ST_136: tmp2159 (9714)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9685  %tmp2159 = add i32 %tmp_15_86_0_2_2, %tmp_15_86_0_2_1

ST_136: tmp2158 (9715)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9686  %tmp2158 = add i32 %tmp_15_86_0_2, %tmp2159

ST_136: tmp2157 (9719)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9690  %tmp2157 = add i32 %tmp2158, %tmp2160

ST_136: tmp2151 (9720)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9691  %tmp2151 = add i32 %tmp2152, %tmp2157

ST_136: tmp2166 (9721)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9692  %tmp2166 = add i32 %tmp_15_86_1_2, %tmp_15_86_1_1_2

ST_136: tmp2165 (9722)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9693  %tmp2165 = add i32 %tmp_15_86_1_1_1, %tmp2166

ST_136: tmp2168 (9723)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9694  %tmp2168 = add i32 %tmp_15_86_1_2_2, %tmp_15_86_1_2_1

ST_136: tmp2169 (9724)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9695  %tmp2169 = add i32 %tmp_15_86_2_0_1, %tmp_15_86_2

ST_136: tmp2167 (9725)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9696  %tmp2167 = add i32 %tmp2168, %tmp2169

ST_136: tmp2164 (9726)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9697  %tmp2164 = add i32 %tmp2165, %tmp2167

ST_136: tmp2172 (9727)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9698  %tmp2172 = add i32 %tmp_15_86_2_1_1, %tmp_15_86_2_1

ST_136: tmp2171 (9728)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9699  %tmp2171 = add i32 %tmp_15_86_2_0_2, %tmp2172

ST_136: tmp2174 (9729)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9700  %tmp2174 = add i32 %tmp_15_86_2_2, %tmp_15_86_2_1_2

ST_136: tmp2175 (9730)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9701  %tmp2175 = add i32 %tmp_15_86_2_2_2, %tmp_15_86_2_2_1

ST_136: tmp2173 (9731)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9702  %tmp2173 = add i32 %tmp2174, %tmp2175

ST_136: tmp2170 (9732)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9703  %tmp2170 = add i32 %tmp2171, %tmp2173

ST_136: tmp2163 (9733)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9704  %tmp2163 = add i32 %tmp2164, %tmp2170

ST_136: result_3_86_2_2_2 (9734)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9705  %result_3_86_2_2_2 = add nsw i32 %tmp2151, %tmp2163

ST_136: A_0_load_267 (9738)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9709  %A_0_load_267 = load i32* %A_0_addr_267, align 4

ST_136: A_0_load_268 (9742)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9713  %A_0_load_268 = load i32* %A_0_addr_268, align 4

ST_136: A_0_load_269 (9746)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9717  %A_0_load_269 = load i32* %A_0_addr_269, align 4

ST_136: tmp_15_87_1 (9748)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9719  %tmp_15_87_1 = mul nsw i32 %A_1_load_261, %B_1_load_27

ST_136: tmp_15_87_1_0_1 (9749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9720  %tmp_15_87_1_0_1 = mul nsw i32 %A_1_load_264, %B_1_load_28

ST_136: A_1_load_267 (9750)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9721  %A_1_load_267 = load i32* %A_1_addr_267, align 4

ST_136: tmp_15_87_1_0_2 (9751)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9722  %tmp_15_87_1_0_2 = mul nsw i32 %A_1_load_267, %B_1_load_29

ST_136: tmp_15_87_1_1 (9752)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9723  %tmp_15_87_1_1 = mul nsw i32 %A_1_load_262, %B_1_load_30

ST_136: A_1_load_268 (9754)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9725  %A_1_load_268 = load i32* %A_1_addr_268, align 4

ST_136: A_1_load_269 (9758)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9729  %A_1_load_269 = load i32* %A_1_addr_269, align 4

ST_136: A_2_load_267 (9762)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9733  %A_2_load_267 = load i32* %A_2_addr_267, align 4

ST_136: A_2_load_268 (9766)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9737  %A_2_load_268 = load i32* %A_2_addr_268, align 4

ST_136: A_2_load_269 (9770)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9741  %A_2_load_269 = load i32* %A_2_addr_269, align 4

ST_136: tmp2186 (9779)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9750  %tmp2186 = add i32 %tmp_15_87_1_0_1, %tmp_15_87_1

ST_136: tmp2187 (9780)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9751  %tmp2187 = add i32 %tmp_15_87_1_1, %tmp_15_87_1_0_2

ST_136: tmp2185 (9781)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9752  %tmp2185 = add i32 %tmp2186, %tmp2187

ST_136: tmp_15_88_1 (9811)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9782  %tmp_15_88_1 = mul nsw i32 %A_1_load_264, %B_1_load_27

ST_136: tmp_15_88_1_0_1 (9812)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9783  %tmp_15_88_1_0_1 = mul nsw i32 %A_1_load_267, %B_1_load_28

ST_136: tmp2211 (9842)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9813  %tmp2211 = add i32 %tmp_15_88_1_0_1, %tmp_15_88_1


 <State 137>: 8.21ns
ST_137: tmp_104 (361)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:332  %tmp_104 = add i17 %tmp_14, 90

ST_137: tmp_106_cast (362)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:333  %tmp_106_cast = sext i17 %tmp_104 to i64

ST_137: A_0_addr_270 (363)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:334  %A_0_addr_270 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_106_cast

ST_137: A_1_addr_270 (853)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:824  %A_1_addr_270 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_106_cast

ST_137: A_2_addr_270 (1077)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1048  %A_2_addr_270 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_106_cast

ST_137: tmp_325 (1471)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1442  %tmp_325 = add i22 %tmp_239, 86

ST_137: tmp_327_cast (1472)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1443  %tmp_327_cast = sext i22 %tmp_325 to i64

ST_137: C_addr_86 (1473)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1444  %C_addr_86 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_327_cast

ST_137: tmp_554 (2163)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2134  %tmp_554 = add i17 %tmp_464, 90

ST_137: tmp_555_cast (2164)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2135  %tmp_555_cast = sext i17 %tmp_554 to i64

ST_137: A_0_addr_271 (2165)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2136  %A_0_addr_271 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_555_cast

ST_137: A_1_addr_271 (2655)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2626  %A_1_addr_271 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_555_cast

ST_137: A_2_addr_271 (2879)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2850  %A_2_addr_271 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_555_cast

ST_137: StgValue_8674 (9609)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9580  store i32 %result_3_84_2_2_2, i32* %C_addr_84, align 4

ST_137: StgValue_8675 (9672)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9643  store i32 %result_3_85_2_2_2, i32* %C_addr_85, align 4

ST_137: StgValue_8676 (9735)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9706  store i32 %result_3_86_2_2_2, i32* %C_addr_86, align 4

ST_137: tmp_15_86 (9736)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9707  %tmp_15_86 = mul nsw i32 %A_0_load_261, %B_0_load_27

ST_137: tmp_15_87_0_0_1 (9737)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9708  %tmp_15_87_0_0_1 = mul nsw i32 %A_0_load_264, %B_0_load_28

ST_137: tmp_15_87_0_0_2 (9739)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9710  %tmp_15_87_0_0_2 = mul nsw i32 %A_0_load_267, %B_0_load_29

ST_137: tmp_15_87_0_1 (9740)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9711  %tmp_15_87_0_1 = mul nsw i32 %A_0_load_262, %B_0_load_30

ST_137: tmp_15_87_0_1_1 (9741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9712  %tmp_15_87_0_1_1 = mul nsw i32 %A_0_load_265, %B_0_load_31

ST_137: A_0_load_268 (9742)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9713  %A_0_load_268 = load i32* %A_0_addr_268, align 4

ST_137: tmp_15_87_0_1_2 (9743)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9714  %tmp_15_87_0_1_2 = mul nsw i32 %A_0_load_268, %B_0_load_32

ST_137: tmp_15_87_0_2 (9744)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9715  %tmp_15_87_0_2 = mul nsw i32 %A_0_load_263, %B_0_load_33

ST_137: tmp_15_87_0_2_1 (9745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9716  %tmp_15_87_0_2_1 = mul nsw i32 %A_0_load_266, %B_0_load_34

ST_137: A_0_load_269 (9746)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9717  %A_0_load_269 = load i32* %A_0_addr_269, align 4

ST_137: tmp_15_87_0_2_2 (9747)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9718  %tmp_15_87_0_2_2 = mul nsw i32 %A_0_load_269, %B_0_load_35

ST_137: tmp_15_87_1_1_1 (9753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9724  %tmp_15_87_1_1_1 = mul nsw i32 %A_1_load_265, %B_1_load_31

ST_137: A_1_load_268 (9754)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9725  %A_1_load_268 = load i32* %A_1_addr_268, align 4

ST_137: tmp_15_87_1_1_2 (9755)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9726  %tmp_15_87_1_1_2 = mul nsw i32 %A_1_load_268, %B_1_load_32

ST_137: tmp_15_87_1_2 (9756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9727  %tmp_15_87_1_2 = mul nsw i32 %A_1_load_263, %B_1_load_33

ST_137: tmp_15_87_1_2_1 (9757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9728  %tmp_15_87_1_2_1 = mul nsw i32 %A_1_load_266, %B_1_load_34

ST_137: A_1_load_269 (9758)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9729  %A_1_load_269 = load i32* %A_1_addr_269, align 4

ST_137: tmp_15_87_1_2_2 (9759)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9730  %tmp_15_87_1_2_2 = mul nsw i32 %A_1_load_269, %B_1_load_35

ST_137: tmp_15_87_2 (9760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9731  %tmp_15_87_2 = mul nsw i32 %A_2_load_261, %B_2_load_27

ST_137: tmp_15_87_2_0_1 (9761)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9732  %tmp_15_87_2_0_1 = mul nsw i32 %A_2_load_264, %B_2_load_28

ST_137: tmp_15_87_2_0_2 (9763)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9734  %tmp_15_87_2_0_2 = mul nsw i32 %A_2_load_267, %B_2_load_29

ST_137: tmp_15_87_2_1 (9764)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9735  %tmp_15_87_2_1 = mul nsw i32 %A_2_load_262, %B_2_load_30

ST_137: tmp_15_87_2_1_1 (9765)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9736  %tmp_15_87_2_1_1 = mul nsw i32 %A_2_load_265, %B_2_load_31

ST_137: A_2_load_268 (9766)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9737  %A_2_load_268 = load i32* %A_2_addr_268, align 4

ST_137: tmp_15_87_2_1_2 (9767)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9738  %tmp_15_87_2_1_2 = mul nsw i32 %A_2_load_268, %B_2_load_32

ST_137: tmp_15_87_2_2 (9768)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9739  %tmp_15_87_2_2 = mul nsw i32 %A_2_load_263, %B_2_load_33

ST_137: tmp_15_87_2_2_1 (9769)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9740  %tmp_15_87_2_2_1 = mul nsw i32 %A_2_load_266, %B_2_load_34

ST_137: A_2_load_269 (9770)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9741  %A_2_load_269 = load i32* %A_2_addr_269, align 4

ST_137: tmp_15_87_2_2_2 (9771)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9742  %tmp_15_87_2_2_2 = mul nsw i32 %A_2_load_269, %B_2_load_35

ST_137: tmp2179 (9772)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9743  %tmp2179 = add i32 %tmp_15_87_0_0_2, %tmp_15_86

ST_137: tmp2178 (9773)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9744  %tmp2178 = add i32 %tmp_15_87_0_0_1, %tmp2179

ST_137: tmp2181 (9774)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9745  %tmp2181 = add i32 %tmp_15_87_0_1_2, %tmp_15_87_0_1_1

ST_137: tmp2180 (9775)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9746  %tmp2180 = add i32 %tmp_15_87_0_1, %tmp2181

ST_137: tmp2177 (9776)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9747  %tmp2177 = add i32 %tmp2178, %tmp2180

ST_137: tmp2184 (9777)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9748  %tmp2184 = add i32 %tmp_15_87_0_2_2, %tmp_15_87_0_2_1

ST_137: tmp2183 (9778)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9749  %tmp2183 = add i32 %tmp_15_87_0_2, %tmp2184

ST_137: tmp2182 (9782)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9753  %tmp2182 = add i32 %tmp2183, %tmp2185

ST_137: tmp2176 (9783)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9754  %tmp2176 = add i32 %tmp2177, %tmp2182

ST_137: tmp2191 (9784)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9755  %tmp2191 = add i32 %tmp_15_87_1_2, %tmp_15_87_1_1_2

ST_137: tmp2190 (9785)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9756  %tmp2190 = add i32 %tmp_15_87_1_1_1, %tmp2191

ST_137: tmp2193 (9786)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9757  %tmp2193 = add i32 %tmp_15_87_1_2_2, %tmp_15_87_1_2_1

ST_137: tmp2194 (9787)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9758  %tmp2194 = add i32 %tmp_15_87_2_0_1, %tmp_15_87_2

ST_137: tmp2192 (9788)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9759  %tmp2192 = add i32 %tmp2193, %tmp2194

ST_137: tmp2189 (9789)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9760  %tmp2189 = add i32 %tmp2190, %tmp2192

ST_137: tmp2197 (9790)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9761  %tmp2197 = add i32 %tmp_15_87_2_1_1, %tmp_15_87_2_1

ST_137: tmp2196 (9791)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9762  %tmp2196 = add i32 %tmp_15_87_2_0_2, %tmp2197

ST_137: tmp2199 (9792)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9763  %tmp2199 = add i32 %tmp_15_87_2_2, %tmp_15_87_2_1_2

ST_137: tmp2200 (9793)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9764  %tmp2200 = add i32 %tmp_15_87_2_2_2, %tmp_15_87_2_2_1

ST_137: tmp2198 (9794)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9765  %tmp2198 = add i32 %tmp2199, %tmp2200

ST_137: tmp2195 (9795)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9766  %tmp2195 = add i32 %tmp2196, %tmp2198

ST_137: tmp2188 (9796)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9767  %tmp2188 = add i32 %tmp2189, %tmp2195

ST_137: result_3_87_2_2_2 (9797)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9768  %result_3_87_2_2_2 = add nsw i32 %tmp2176, %tmp2188

ST_137: A_0_load_270 (9801)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9772  %A_0_load_270 = load i32* %A_0_addr_270, align 4

ST_137: A_0_load_271 (9805)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9776  %A_0_load_271 = load i32* %A_0_addr_271, align 4

ST_137: A_1_load_270 (9813)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9784  %A_1_load_270 = load i32* %A_1_addr_270, align 4

ST_137: tmp_15_88_1_1 (9815)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9786  %tmp_15_88_1_1 = mul nsw i32 %A_1_load_265, %B_1_load_30

ST_137: A_1_load_271 (9817)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9788  %A_1_load_271 = load i32* %A_1_addr_271, align 4

ST_137: A_2_load_270 (9825)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9796  %A_2_load_270 = load i32* %A_2_addr_270, align 4

ST_137: A_2_load_271 (9829)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9800  %A_2_load_271 = load i32* %A_2_addr_271, align 4


 <State 138>: 7.32ns
ST_138: tmp_105 (364)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:335  %tmp_105 = add i17 %tmp_14, 91

ST_138: tmp_107_cast (365)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:336  %tmp_107_cast = sext i17 %tmp_105 to i64

ST_138: A_0_addr_273 (366)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:337  %A_0_addr_273 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_107_cast

ST_138: A_1_addr_273 (854)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:825  %A_1_addr_273 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_107_cast

ST_138: A_2_addr_273 (1078)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1049  %A_2_addr_273 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_107_cast

ST_138: tmp_326 (1474)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1445  %tmp_326 = add i22 %tmp_239, 87

ST_138: tmp_328_cast (1475)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1446  %tmp_328_cast = sext i22 %tmp_326 to i64

ST_138: C_addr_87 (1476)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1447  %C_addr_87 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_328_cast

ST_138: tmp_780 (3297)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3268  %tmp_780 = add i17 %tmp_690, 90

ST_138: tmp_781_cast (3298)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3269  %tmp_781_cast = sext i17 %tmp_780 to i64

ST_138: A_0_addr_272 (3299)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3270  %A_0_addr_272 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_781_cast

ST_138: A_1_addr_272 (3789)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3760  %A_1_addr_272 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_781_cast

ST_138: A_2_addr_272 (4013)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3984  %A_2_addr_272 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_781_cast

ST_138: StgValue_8749 (9735)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9706  store i32 %result_3_86_2_2_2, i32* %C_addr_86, align 4

ST_138: StgValue_8750 (9798)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9769  store i32 %result_3_87_2_2_2, i32* %C_addr_87, align 4

ST_138: tmp_15_87 (9799)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9770  %tmp_15_87 = mul nsw i32 %A_0_load_264, %B_0_load_27

ST_138: tmp_15_88_0_0_1 (9800)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9771  %tmp_15_88_0_0_1 = mul nsw i32 %A_0_load_267, %B_0_load_28

ST_138: A_0_load_270 (9801)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9772  %A_0_load_270 = load i32* %A_0_addr_270, align 4

ST_138: tmp_15_88_0_0_2 (9802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9773  %tmp_15_88_0_0_2 = mul nsw i32 %A_0_load_270, %B_0_load_29

ST_138: tmp_15_88_0_1 (9803)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9774  %tmp_15_88_0_1 = mul nsw i32 %A_0_load_265, %B_0_load_30

ST_138: tmp_15_88_0_1_1 (9804)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9775  %tmp_15_88_0_1_1 = mul nsw i32 %A_0_load_268, %B_0_load_31

ST_138: A_0_load_271 (9805)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9776  %A_0_load_271 = load i32* %A_0_addr_271, align 4

ST_138: tmp_15_88_0_1_2 (9806)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9777  %tmp_15_88_0_1_2 = mul nsw i32 %A_0_load_271, %B_0_load_32

ST_138: A_0_load_272 (9809)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9780  %A_0_load_272 = load i32* %A_0_addr_272, align 4

ST_138: A_1_load_270 (9813)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9784  %A_1_load_270 = load i32* %A_1_addr_270, align 4

ST_138: tmp_15_88_1_0_2 (9814)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9785  %tmp_15_88_1_0_2 = mul nsw i32 %A_1_load_270, %B_1_load_29

ST_138: A_1_load_271 (9817)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9788  %A_1_load_271 = load i32* %A_1_addr_271, align 4

ST_138: A_1_load_272 (9821)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9792  %A_1_load_272 = load i32* %A_1_addr_272, align 4

ST_138: A_2_load_270 (9825)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9796  %A_2_load_270 = load i32* %A_2_addr_270, align 4

ST_138: A_2_load_271 (9829)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9800  %A_2_load_271 = load i32* %A_2_addr_271, align 4

ST_138: A_2_load_272 (9833)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9804  %A_2_load_272 = load i32* %A_2_addr_272, align 4

ST_138: tmp2204 (9835)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9806  %tmp2204 = add i32 %tmp_15_88_0_0_2, %tmp_15_87

ST_138: tmp2203 (9836)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9807  %tmp2203 = add i32 %tmp_15_88_0_0_1, %tmp2204

ST_138: tmp2206 (9837)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9808  %tmp2206 = add i32 %tmp_15_88_0_1_2, %tmp_15_88_0_1_1

ST_138: tmp2205 (9838)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9809  %tmp2205 = add i32 %tmp_15_88_0_1, %tmp2206

ST_138: tmp2202 (9839)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9810  %tmp2202 = add i32 %tmp2203, %tmp2205

ST_138: tmp2212 (9843)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9814  %tmp2212 = add i32 %tmp_15_88_1_1, %tmp_15_88_1_0_2

ST_138: tmp2210 (9844)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9815  %tmp2210 = add i32 %tmp2211, %tmp2212

ST_138: A_0_load_273 (9864)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9835  %A_0_load_273 = load i32* %A_0_addr_273, align 4

ST_138: A_1_load_273 (9876)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9847  %A_1_load_273 = load i32* %A_1_addr_273, align 4

ST_138: A_2_load_273 (9888)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9859  %A_2_load_273 = load i32* %A_2_addr_273, align 4


 <State 139>: 8.21ns
ST_139: tmp_555 (2166)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2137  %tmp_555 = add i17 %tmp_464, 91

ST_139: tmp_556_cast (2167)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2138  %tmp_556_cast = sext i17 %tmp_555 to i64

ST_139: A_0_addr_274 (2168)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2139  %A_0_addr_274 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_556_cast

ST_139: A_1_addr_274 (2656)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2627  %A_1_addr_274 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_556_cast

ST_139: A_2_addr_274 (2880)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2851  %A_2_addr_274 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_556_cast

ST_139: tmp_781 (3300)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3271  %tmp_781 = add i17 %tmp_690, 91

ST_139: tmp_782_cast (3301)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3272  %tmp_782_cast = sext i17 %tmp_781 to i64

ST_139: A_0_addr_275 (3302)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3273  %A_0_addr_275 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_782_cast

ST_139: A_1_addr_275 (3790)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3761  %A_1_addr_275 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_782_cast

ST_139: A_2_addr_275 (4014)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3985  %A_2_addr_275 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_782_cast

ST_139: StgValue_8787 (9798)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9769  store i32 %result_3_87_2_2_2, i32* %C_addr_87, align 4

ST_139: tmp_15_88_0_2 (9807)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9778  %tmp_15_88_0_2 = mul nsw i32 %A_0_load_266, %B_0_load_33

ST_139: tmp_15_88_0_2_1 (9808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9779  %tmp_15_88_0_2_1 = mul nsw i32 %A_0_load_269, %B_0_load_34

ST_139: A_0_load_272 (9809)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9780  %A_0_load_272 = load i32* %A_0_addr_272, align 4

ST_139: tmp_15_88_0_2_2 (9810)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9781  %tmp_15_88_0_2_2 = mul nsw i32 %A_0_load_272, %B_0_load_35

ST_139: tmp_15_88_1_1_1 (9816)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9787  %tmp_15_88_1_1_1 = mul nsw i32 %A_1_load_268, %B_1_load_31

ST_139: tmp_15_88_1_1_2 (9818)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9789  %tmp_15_88_1_1_2 = mul nsw i32 %A_1_load_271, %B_1_load_32

ST_139: tmp_15_88_1_2 (9819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9790  %tmp_15_88_1_2 = mul nsw i32 %A_1_load_266, %B_1_load_33

ST_139: tmp_15_88_1_2_1 (9820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9791  %tmp_15_88_1_2_1 = mul nsw i32 %A_1_load_269, %B_1_load_34

ST_139: A_1_load_272 (9821)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9792  %A_1_load_272 = load i32* %A_1_addr_272, align 4

ST_139: tmp_15_88_1_2_2 (9822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9793  %tmp_15_88_1_2_2 = mul nsw i32 %A_1_load_272, %B_1_load_35

ST_139: tmp_15_88_2 (9823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9794  %tmp_15_88_2 = mul nsw i32 %A_2_load_264, %B_2_load_27

ST_139: tmp_15_88_2_0_1 (9824)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9795  %tmp_15_88_2_0_1 = mul nsw i32 %A_2_load_267, %B_2_load_28

ST_139: tmp_15_88_2_0_2 (9826)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9797  %tmp_15_88_2_0_2 = mul nsw i32 %A_2_load_270, %B_2_load_29

ST_139: tmp_15_88_2_1 (9827)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9798  %tmp_15_88_2_1 = mul nsw i32 %A_2_load_265, %B_2_load_30

ST_139: tmp_15_88_2_1_1 (9828)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9799  %tmp_15_88_2_1_1 = mul nsw i32 %A_2_load_268, %B_2_load_31

ST_139: tmp_15_88_2_1_2 (9830)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9801  %tmp_15_88_2_1_2 = mul nsw i32 %A_2_load_271, %B_2_load_32

ST_139: tmp_15_88_2_2 (9831)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9802  %tmp_15_88_2_2 = mul nsw i32 %A_2_load_266, %B_2_load_33

ST_139: tmp_15_88_2_2_1 (9832)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9803  %tmp_15_88_2_2_1 = mul nsw i32 %A_2_load_269, %B_2_load_34

ST_139: A_2_load_272 (9833)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9804  %A_2_load_272 = load i32* %A_2_addr_272, align 4

ST_139: tmp_15_88_2_2_2 (9834)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9805  %tmp_15_88_2_2_2 = mul nsw i32 %A_2_load_272, %B_2_load_35

ST_139: tmp2209 (9840)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9811  %tmp2209 = add i32 %tmp_15_88_0_2_2, %tmp_15_88_0_2_1

ST_139: tmp2208 (9841)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9812  %tmp2208 = add i32 %tmp_15_88_0_2, %tmp2209

ST_139: tmp2207 (9845)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9816  %tmp2207 = add i32 %tmp2208, %tmp2210

ST_139: tmp2201 (9846)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9817  %tmp2201 = add i32 %tmp2202, %tmp2207

ST_139: tmp2216 (9847)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9818  %tmp2216 = add i32 %tmp_15_88_1_2, %tmp_15_88_1_1_2

ST_139: tmp2215 (9848)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9819  %tmp2215 = add i32 %tmp_15_88_1_1_1, %tmp2216

ST_139: tmp2218 (9849)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9820  %tmp2218 = add i32 %tmp_15_88_1_2_2, %tmp_15_88_1_2_1

ST_139: tmp2219 (9850)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9821  %tmp2219 = add i32 %tmp_15_88_2_0_1, %tmp_15_88_2

ST_139: tmp2217 (9851)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9822  %tmp2217 = add i32 %tmp2218, %tmp2219

ST_139: tmp2214 (9852)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9823  %tmp2214 = add i32 %tmp2215, %tmp2217

ST_139: tmp2222 (9853)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9824  %tmp2222 = add i32 %tmp_15_88_2_1_1, %tmp_15_88_2_1

ST_139: tmp2221 (9854)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9825  %tmp2221 = add i32 %tmp_15_88_2_0_2, %tmp2222

ST_139: tmp2224 (9855)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9826  %tmp2224 = add i32 %tmp_15_88_2_2, %tmp_15_88_2_1_2

ST_139: tmp2225 (9856)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9827  %tmp2225 = add i32 %tmp_15_88_2_2_2, %tmp_15_88_2_2_1

ST_139: tmp2223 (9857)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9828  %tmp2223 = add i32 %tmp2224, %tmp2225

ST_139: tmp2220 (9858)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9829  %tmp2220 = add i32 %tmp2221, %tmp2223

ST_139: tmp2213 (9859)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9830  %tmp2213 = add i32 %tmp2214, %tmp2220

ST_139: result_3_88_2_2_2 (9860)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9831  %result_3_88_2_2_2 = add nsw i32 %tmp2201, %tmp2213

ST_139: A_0_load_273 (9864)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9835  %A_0_load_273 = load i32* %A_0_addr_273, align 4

ST_139: A_0_load_274 (9868)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9839  %A_0_load_274 = load i32* %A_0_addr_274, align 4

ST_139: A_0_load_275 (9872)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9843  %A_0_load_275 = load i32* %A_0_addr_275, align 4

ST_139: tmp_15_89_1 (9874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9845  %tmp_15_89_1 = mul nsw i32 %A_1_load_267, %B_1_load_27

ST_139: tmp_15_89_1_0_1 (9875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9846  %tmp_15_89_1_0_1 = mul nsw i32 %A_1_load_270, %B_1_load_28

ST_139: A_1_load_273 (9876)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9847  %A_1_load_273 = load i32* %A_1_addr_273, align 4

ST_139: tmp_15_89_1_0_2 (9877)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9848  %tmp_15_89_1_0_2 = mul nsw i32 %A_1_load_273, %B_1_load_29

ST_139: tmp_15_89_1_1 (9878)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9849  %tmp_15_89_1_1 = mul nsw i32 %A_1_load_268, %B_1_load_30

ST_139: A_1_load_274 (9880)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9851  %A_1_load_274 = load i32* %A_1_addr_274, align 4

ST_139: A_1_load_275 (9884)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9855  %A_1_load_275 = load i32* %A_1_addr_275, align 4

ST_139: A_2_load_273 (9888)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9859  %A_2_load_273 = load i32* %A_2_addr_273, align 4

ST_139: A_2_load_274 (9892)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9863  %A_2_load_274 = load i32* %A_2_addr_274, align 4

ST_139: A_2_load_275 (9896)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9867  %A_2_load_275 = load i32* %A_2_addr_275, align 4

ST_139: tmp2236 (9905)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9876  %tmp2236 = add i32 %tmp_15_89_1_0_1, %tmp_15_89_1

ST_139: tmp2237 (9906)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9877  %tmp2237 = add i32 %tmp_15_89_1_1, %tmp_15_89_1_0_2

ST_139: tmp2235 (9907)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9878  %tmp2235 = add i32 %tmp2236, %tmp2237


 <State 140>: 8.21ns
ST_140: tmp_106 (367)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:338  %tmp_106 = add i17 %tmp_14, 92

ST_140: tmp_108_cast (368)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:339  %tmp_108_cast = sext i17 %tmp_106 to i64

ST_140: A_0_addr_276 (369)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:340  %A_0_addr_276 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_108_cast

ST_140: A_1_addr_276 (855)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:826  %A_1_addr_276 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_108_cast

ST_140: A_2_addr_276 (1079)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1050  %A_2_addr_276 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_108_cast

ST_140: tmp_327 (1477)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1448  %tmp_327 = add i22 %tmp_239, 88

ST_140: tmp_329_cast (1478)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1449  %tmp_329_cast = sext i22 %tmp_327 to i64

ST_140: C_addr_88 (1479)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1450  %C_addr_88 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_329_cast

ST_140: tmp_556 (2169)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2140  %tmp_556 = add i17 %tmp_464, 92

ST_140: tmp_557_cast (2170)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2141  %tmp_557_cast = sext i17 %tmp_556 to i64

ST_140: A_0_addr_277 (2171)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2142  %A_0_addr_277 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_557_cast

ST_140: A_1_addr_277 (2657)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2628  %A_1_addr_277 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_557_cast

ST_140: A_2_addr_277 (2881)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2852  %A_2_addr_277 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_557_cast

ST_140: StgValue_8855 (9861)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9832  store i32 %result_3_88_2_2_2, i32* %C_addr_88, align 4

ST_140: tmp_15_88 (9862)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9833  %tmp_15_88 = mul nsw i32 %A_0_load_267, %B_0_load_27

ST_140: tmp_15_89_0_0_1 (9863)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9834  %tmp_15_89_0_0_1 = mul nsw i32 %A_0_load_270, %B_0_load_28

ST_140: tmp_15_89_0_0_2 (9865)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9836  %tmp_15_89_0_0_2 = mul nsw i32 %A_0_load_273, %B_0_load_29

ST_140: tmp_15_89_0_1 (9866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9837  %tmp_15_89_0_1 = mul nsw i32 %A_0_load_268, %B_0_load_30

ST_140: tmp_15_89_0_1_1 (9867)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9838  %tmp_15_89_0_1_1 = mul nsw i32 %A_0_load_271, %B_0_load_31

ST_140: A_0_load_274 (9868)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9839  %A_0_load_274 = load i32* %A_0_addr_274, align 4

ST_140: tmp_15_89_0_1_2 (9869)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9840  %tmp_15_89_0_1_2 = mul nsw i32 %A_0_load_274, %B_0_load_32

ST_140: tmp_15_89_0_2 (9870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9841  %tmp_15_89_0_2 = mul nsw i32 %A_0_load_269, %B_0_load_33

ST_140: tmp_15_89_0_2_1 (9871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9842  %tmp_15_89_0_2_1 = mul nsw i32 %A_0_load_272, %B_0_load_34

ST_140: A_0_load_275 (9872)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9843  %A_0_load_275 = load i32* %A_0_addr_275, align 4

ST_140: tmp_15_89_0_2_2 (9873)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9844  %tmp_15_89_0_2_2 = mul nsw i32 %A_0_load_275, %B_0_load_35

ST_140: tmp_15_89_1_1_1 (9879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9850  %tmp_15_89_1_1_1 = mul nsw i32 %A_1_load_271, %B_1_load_31

ST_140: A_1_load_274 (9880)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9851  %A_1_load_274 = load i32* %A_1_addr_274, align 4

ST_140: tmp_15_89_1_1_2 (9881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9852  %tmp_15_89_1_1_2 = mul nsw i32 %A_1_load_274, %B_1_load_32

ST_140: tmp_15_89_1_2 (9882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9853  %tmp_15_89_1_2 = mul nsw i32 %A_1_load_269, %B_1_load_33

ST_140: tmp_15_89_1_2_1 (9883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9854  %tmp_15_89_1_2_1 = mul nsw i32 %A_1_load_272, %B_1_load_34

ST_140: A_1_load_275 (9884)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9855  %A_1_load_275 = load i32* %A_1_addr_275, align 4

ST_140: tmp_15_89_1_2_2 (9885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9856  %tmp_15_89_1_2_2 = mul nsw i32 %A_1_load_275, %B_1_load_35

ST_140: tmp_15_89_2 (9886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9857  %tmp_15_89_2 = mul nsw i32 %A_2_load_267, %B_2_load_27

ST_140: tmp_15_89_2_0_1 (9887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9858  %tmp_15_89_2_0_1 = mul nsw i32 %A_2_load_270, %B_2_load_28

ST_140: tmp_15_89_2_0_2 (9889)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9860  %tmp_15_89_2_0_2 = mul nsw i32 %A_2_load_273, %B_2_load_29

ST_140: tmp_15_89_2_1 (9890)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9861  %tmp_15_89_2_1 = mul nsw i32 %A_2_load_268, %B_2_load_30

ST_140: tmp_15_89_2_1_1 (9891)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9862  %tmp_15_89_2_1_1 = mul nsw i32 %A_2_load_271, %B_2_load_31

ST_140: A_2_load_274 (9892)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9863  %A_2_load_274 = load i32* %A_2_addr_274, align 4

ST_140: tmp_15_89_2_1_2 (9893)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9864  %tmp_15_89_2_1_2 = mul nsw i32 %A_2_load_274, %B_2_load_32

ST_140: tmp_15_89_2_2 (9894)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9865  %tmp_15_89_2_2 = mul nsw i32 %A_2_load_269, %B_2_load_33

ST_140: tmp_15_89_2_2_1 (9895)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9866  %tmp_15_89_2_2_1 = mul nsw i32 %A_2_load_272, %B_2_load_34

ST_140: A_2_load_275 (9896)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9867  %A_2_load_275 = load i32* %A_2_addr_275, align 4

ST_140: tmp_15_89_2_2_2 (9897)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9868  %tmp_15_89_2_2_2 = mul nsw i32 %A_2_load_275, %B_2_load_35

ST_140: tmp2229 (9898)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9869  %tmp2229 = add i32 %tmp_15_89_0_0_2, %tmp_15_88

ST_140: tmp2228 (9899)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9870  %tmp2228 = add i32 %tmp_15_89_0_0_1, %tmp2229

ST_140: tmp2231 (9900)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9871  %tmp2231 = add i32 %tmp_15_89_0_1_2, %tmp_15_89_0_1_1

ST_140: tmp2230 (9901)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9872  %tmp2230 = add i32 %tmp_15_89_0_1, %tmp2231

ST_140: tmp2227 (9902)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9873  %tmp2227 = add i32 %tmp2228, %tmp2230

ST_140: tmp2234 (9903)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9874  %tmp2234 = add i32 %tmp_15_89_0_2_2, %tmp_15_89_0_2_1

ST_140: tmp2233 (9904)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9875  %tmp2233 = add i32 %tmp_15_89_0_2, %tmp2234

ST_140: tmp2232 (9908)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9879  %tmp2232 = add i32 %tmp2233, %tmp2235

ST_140: tmp2226 (9909)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9880  %tmp2226 = add i32 %tmp2227, %tmp2232

ST_140: tmp2241 (9910)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9881  %tmp2241 = add i32 %tmp_15_89_1_2, %tmp_15_89_1_1_2

ST_140: tmp2240 (9911)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9882  %tmp2240 = add i32 %tmp_15_89_1_1_1, %tmp2241

ST_140: tmp2243 (9912)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9883  %tmp2243 = add i32 %tmp_15_89_1_2_2, %tmp_15_89_1_2_1

ST_140: tmp2244 (9913)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9884  %tmp2244 = add i32 %tmp_15_89_2_0_1, %tmp_15_89_2

ST_140: tmp2242 (9914)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9885  %tmp2242 = add i32 %tmp2243, %tmp2244

ST_140: tmp2239 (9915)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9886  %tmp2239 = add i32 %tmp2240, %tmp2242

ST_140: tmp2247 (9916)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9887  %tmp2247 = add i32 %tmp_15_89_2_1_1, %tmp_15_89_2_1

ST_140: tmp2246 (9917)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9888  %tmp2246 = add i32 %tmp_15_89_2_0_2, %tmp2247

ST_140: tmp2249 (9918)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9889  %tmp2249 = add i32 %tmp_15_89_2_2, %tmp_15_89_2_1_2

ST_140: tmp2250 (9919)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9890  %tmp2250 = add i32 %tmp_15_89_2_2_2, %tmp_15_89_2_2_1

ST_140: tmp2248 (9920)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9891  %tmp2248 = add i32 %tmp2249, %tmp2250

ST_140: tmp2245 (9921)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9892  %tmp2245 = add i32 %tmp2246, %tmp2248

ST_140: tmp2238 (9922)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9893  %tmp2238 = add i32 %tmp2239, %tmp2245

ST_140: result_3_89_2_2_2 (9923)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9894  %result_3_89_2_2_2 = add nsw i32 %tmp2226, %tmp2238

ST_140: A_0_load_276 (9927)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9898  %A_0_load_276 = load i32* %A_0_addr_276, align 4

ST_140: A_0_load_277 (9931)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9902  %A_0_load_277 = load i32* %A_0_addr_277, align 4

ST_140: A_1_load_276 (9939)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9910  %A_1_load_276 = load i32* %A_1_addr_276, align 4

ST_140: A_1_load_277 (9943)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9914  %A_1_load_277 = load i32* %A_1_addr_277, align 4

ST_140: A_2_load_276 (9951)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9922  %A_2_load_276 = load i32* %A_2_addr_276, align 4

ST_140: A_2_load_277 (9955)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9926  %A_2_load_277 = load i32* %A_2_addr_277, align 4


 <State 141>: 7.32ns
ST_141: tmp_107 (370)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:341  %tmp_107 = add i17 %tmp_14, 93

ST_141: tmp_109_cast (371)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:342  %tmp_109_cast = sext i17 %tmp_107 to i64

ST_141: A_0_addr_279 (372)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:343  %A_0_addr_279 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_109_cast

ST_141: A_1_addr_279 (856)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:827  %A_1_addr_279 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_109_cast

ST_141: A_2_addr_279 (1080)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1051  %A_2_addr_279 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_109_cast

ST_141: tmp_328 (1480)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1451  %tmp_328 = add i22 %tmp_239, 89

ST_141: tmp_330_cast (1481)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1452  %tmp_330_cast = sext i22 %tmp_328 to i64

ST_141: C_addr_89 (1482)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1453  %C_addr_89 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_330_cast

ST_141: tmp_782 (3303)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3274  %tmp_782 = add i17 %tmp_690, 92

ST_141: tmp_783_cast (3304)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3275  %tmp_783_cast = sext i17 %tmp_782 to i64

ST_141: A_0_addr_278 (3305)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3276  %A_0_addr_278 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_783_cast

ST_141: A_1_addr_278 (3791)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3762  %A_1_addr_278 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_783_cast

ST_141: A_2_addr_278 (4015)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3986  %A_2_addr_278 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_783_cast

ST_141: StgValue_8927 (9861)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9832  store i32 %result_3_88_2_2_2, i32* %C_addr_88, align 4

ST_141: StgValue_8928 (9924)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9895  store i32 %result_3_89_2_2_2, i32* %C_addr_89, align 4

ST_141: tmp_15_89 (9925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9896  %tmp_15_89 = mul nsw i32 %A_0_load_270, %B_0_load_27

ST_141: tmp_15_90_0_0_1 (9926)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9897  %tmp_15_90_0_0_1 = mul nsw i32 %A_0_load_273, %B_0_load_28

ST_141: A_0_load_276 (9927)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9898  %A_0_load_276 = load i32* %A_0_addr_276, align 4

ST_141: tmp_15_90_0_0_2 (9928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9899  %tmp_15_90_0_0_2 = mul nsw i32 %A_0_load_276, %B_0_load_29

ST_141: tmp_15_90_0_1 (9929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9900  %tmp_15_90_0_1 = mul nsw i32 %A_0_load_271, %B_0_load_30

ST_141: tmp_15_90_0_1_1 (9930)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9901  %tmp_15_90_0_1_1 = mul nsw i32 %A_0_load_274, %B_0_load_31

ST_141: A_0_load_277 (9931)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9902  %A_0_load_277 = load i32* %A_0_addr_277, align 4

ST_141: tmp_15_90_0_1_2 (9932)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9903  %tmp_15_90_0_1_2 = mul nsw i32 %A_0_load_277, %B_0_load_32

ST_141: A_0_load_278 (9935)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9906  %A_0_load_278 = load i32* %A_0_addr_278, align 4

ST_141: tmp_15_90_1 (9937)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9908  %tmp_15_90_1 = mul nsw i32 %A_1_load_270, %B_1_load_27

ST_141: tmp_15_90_1_0_1 (9938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9909  %tmp_15_90_1_0_1 = mul nsw i32 %A_1_load_273, %B_1_load_28

ST_141: A_1_load_276 (9939)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9910  %A_1_load_276 = load i32* %A_1_addr_276, align 4

ST_141: tmp_15_90_1_0_2 (9940)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9911  %tmp_15_90_1_0_2 = mul nsw i32 %A_1_load_276, %B_1_load_29

ST_141: tmp_15_90_1_1 (9941)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9912  %tmp_15_90_1_1 = mul nsw i32 %A_1_load_271, %B_1_load_30

ST_141: A_1_load_277 (9943)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9914  %A_1_load_277 = load i32* %A_1_addr_277, align 4

ST_141: A_1_load_278 (9947)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9918  %A_1_load_278 = load i32* %A_1_addr_278, align 4

ST_141: A_2_load_276 (9951)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9922  %A_2_load_276 = load i32* %A_2_addr_276, align 4

ST_141: A_2_load_277 (9955)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9926  %A_2_load_277 = load i32* %A_2_addr_277, align 4

ST_141: A_2_load_278 (9959)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9930  %A_2_load_278 = load i32* %A_2_addr_278, align 4

ST_141: tmp2254 (9961)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9932  %tmp2254 = add i32 %tmp_15_90_0_0_2, %tmp_15_89

ST_141: tmp2253 (9962)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9933  %tmp2253 = add i32 %tmp_15_90_0_0_1, %tmp2254

ST_141: tmp2256 (9963)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9934  %tmp2256 = add i32 %tmp_15_90_0_1_2, %tmp_15_90_0_1_1

ST_141: tmp2255 (9964)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9935  %tmp2255 = add i32 %tmp_15_90_0_1, %tmp2256

ST_141: tmp2252 (9965)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9936  %tmp2252 = add i32 %tmp2253, %tmp2255

ST_141: tmp2261 (9968)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9939  %tmp2261 = add i32 %tmp_15_90_1_0_1, %tmp_15_90_1

ST_141: tmp2262 (9969)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9940  %tmp2262 = add i32 %tmp_15_90_1_1, %tmp_15_90_1_0_2

ST_141: tmp2260 (9970)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9941  %tmp2260 = add i32 %tmp2261, %tmp2262

ST_141: A_0_load_279 (9990)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9961  %A_0_load_279 = load i32* %A_0_addr_279, align 4

ST_141: A_1_load_279 (10002)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9973  %A_1_load_279 = load i32* %A_1_addr_279, align 4

ST_141: A_2_load_279 (10014)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9985  %A_2_load_279 = load i32* %A_2_addr_279, align 4


 <State 142>: 8.21ns
ST_142: tmp_557 (2172)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2143  %tmp_557 = add i17 %tmp_464, 93

ST_142: tmp_558_cast (2173)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2144  %tmp_558_cast = sext i17 %tmp_557 to i64

ST_142: A_0_addr_280 (2174)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2145  %A_0_addr_280 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_558_cast

ST_142: A_1_addr_280 (2658)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2629  %A_1_addr_280 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_558_cast

ST_142: A_2_addr_280 (2882)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2853  %A_2_addr_280 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_558_cast

ST_142: tmp_783 (3306)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3277  %tmp_783 = add i17 %tmp_690, 93

ST_142: tmp_784_cast (3307)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3278  %tmp_784_cast = sext i17 %tmp_783 to i64

ST_142: A_0_addr_281 (3308)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3279  %A_0_addr_281 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_784_cast

ST_142: A_1_addr_281 (3792)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3763  %A_1_addr_281 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_784_cast

ST_142: A_2_addr_281 (4016)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3987  %A_2_addr_281 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_784_cast

ST_142: StgValue_8969 (9924)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9895  store i32 %result_3_89_2_2_2, i32* %C_addr_89, align 4

ST_142: tmp_15_90_0_2 (9933)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9904  %tmp_15_90_0_2 = mul nsw i32 %A_0_load_272, %B_0_load_33

ST_142: tmp_15_90_0_2_1 (9934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9905  %tmp_15_90_0_2_1 = mul nsw i32 %A_0_load_275, %B_0_load_34

ST_142: A_0_load_278 (9935)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9906  %A_0_load_278 = load i32* %A_0_addr_278, align 4

ST_142: tmp_15_90_0_2_2 (9936)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9907  %tmp_15_90_0_2_2 = mul nsw i32 %A_0_load_278, %B_0_load_35

ST_142: tmp_15_90_1_1_1 (9942)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9913  %tmp_15_90_1_1_1 = mul nsw i32 %A_1_load_274, %B_1_load_31

ST_142: tmp_15_90_1_1_2 (9944)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9915  %tmp_15_90_1_1_2 = mul nsw i32 %A_1_load_277, %B_1_load_32

ST_142: tmp_15_90_1_2 (9945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9916  %tmp_15_90_1_2 = mul nsw i32 %A_1_load_272, %B_1_load_33

ST_142: tmp_15_90_1_2_1 (9946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9917  %tmp_15_90_1_2_1 = mul nsw i32 %A_1_load_275, %B_1_load_34

ST_142: A_1_load_278 (9947)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9918  %A_1_load_278 = load i32* %A_1_addr_278, align 4

ST_142: tmp_15_90_1_2_2 (9948)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9919  %tmp_15_90_1_2_2 = mul nsw i32 %A_1_load_278, %B_1_load_35

ST_142: tmp_15_90_2 (9949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9920  %tmp_15_90_2 = mul nsw i32 %A_2_load_270, %B_2_load_27

ST_142: tmp_15_90_2_0_1 (9950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9921  %tmp_15_90_2_0_1 = mul nsw i32 %A_2_load_273, %B_2_load_28

ST_142: tmp_15_90_2_0_2 (9952)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9923  %tmp_15_90_2_0_2 = mul nsw i32 %A_2_load_276, %B_2_load_29

ST_142: tmp_15_90_2_1 (9953)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9924  %tmp_15_90_2_1 = mul nsw i32 %A_2_load_271, %B_2_load_30

ST_142: tmp_15_90_2_1_1 (9954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9925  %tmp_15_90_2_1_1 = mul nsw i32 %A_2_load_274, %B_2_load_31

ST_142: tmp_15_90_2_1_2 (9956)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9927  %tmp_15_90_2_1_2 = mul nsw i32 %A_2_load_277, %B_2_load_32

ST_142: tmp_15_90_2_2 (9957)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9928  %tmp_15_90_2_2 = mul nsw i32 %A_2_load_272, %B_2_load_33

ST_142: tmp_15_90_2_2_1 (9958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9929  %tmp_15_90_2_2_1 = mul nsw i32 %A_2_load_275, %B_2_load_34

ST_142: A_2_load_278 (9959)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9930  %A_2_load_278 = load i32* %A_2_addr_278, align 4

ST_142: tmp_15_90_2_2_2 (9960)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9931  %tmp_15_90_2_2_2 = mul nsw i32 %A_2_load_278, %B_2_load_35

ST_142: tmp2259 (9966)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9937  %tmp2259 = add i32 %tmp_15_90_0_2_2, %tmp_15_90_0_2_1

ST_142: tmp2258 (9967)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9938  %tmp2258 = add i32 %tmp_15_90_0_2, %tmp2259

ST_142: tmp2257 (9971)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9942  %tmp2257 = add i32 %tmp2258, %tmp2260

ST_142: tmp2251 (9972)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9943  %tmp2251 = add i32 %tmp2252, %tmp2257

ST_142: tmp2266 (9973)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9944  %tmp2266 = add i32 %tmp_15_90_1_2, %tmp_15_90_1_1_2

ST_142: tmp2265 (9974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9945  %tmp2265 = add i32 %tmp_15_90_1_1_1, %tmp2266

ST_142: tmp2268 (9975)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9946  %tmp2268 = add i32 %tmp_15_90_1_2_2, %tmp_15_90_1_2_1

ST_142: tmp2269 (9976)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9947  %tmp2269 = add i32 %tmp_15_90_2_0_1, %tmp_15_90_2

ST_142: tmp2267 (9977)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9948  %tmp2267 = add i32 %tmp2268, %tmp2269

ST_142: tmp2264 (9978)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9949  %tmp2264 = add i32 %tmp2265, %tmp2267

ST_142: tmp2272 (9979)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9950  %tmp2272 = add i32 %tmp_15_90_2_1_1, %tmp_15_90_2_1

ST_142: tmp2271 (9980)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9951  %tmp2271 = add i32 %tmp_15_90_2_0_2, %tmp2272

ST_142: tmp2274 (9981)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9952  %tmp2274 = add i32 %tmp_15_90_2_2, %tmp_15_90_2_1_2

ST_142: tmp2275 (9982)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9953  %tmp2275 = add i32 %tmp_15_90_2_2_2, %tmp_15_90_2_2_1

ST_142: tmp2273 (9983)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9954  %tmp2273 = add i32 %tmp2274, %tmp2275

ST_142: tmp2270 (9984)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9955  %tmp2270 = add i32 %tmp2271, %tmp2273

ST_142: tmp2263 (9985)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9956  %tmp2263 = add i32 %tmp2264, %tmp2270

ST_142: result_3_90_2_2_2 (9986)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9957  %result_3_90_2_2_2 = add nsw i32 %tmp2251, %tmp2263

ST_142: A_0_load_279 (9990)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9961  %A_0_load_279 = load i32* %A_0_addr_279, align 4

ST_142: A_0_load_280 (9994)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9965  %A_0_load_280 = load i32* %A_0_addr_280, align 4

ST_142: A_0_load_281 (9998)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9969  %A_0_load_281 = load i32* %A_0_addr_281, align 4

ST_142: tmp_15_91_1 (10000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9971  %tmp_15_91_1 = mul nsw i32 %A_1_load_273, %B_1_load_27

ST_142: tmp_15_91_1_0_1 (10001)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9972  %tmp_15_91_1_0_1 = mul nsw i32 %A_1_load_276, %B_1_load_28

ST_142: A_1_load_279 (10002)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9973  %A_1_load_279 = load i32* %A_1_addr_279, align 4

ST_142: tmp_15_91_1_0_2 (10003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9974  %tmp_15_91_1_0_2 = mul nsw i32 %A_1_load_279, %B_1_load_29

ST_142: tmp_15_91_1_1 (10004)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9975  %tmp_15_91_1_1 = mul nsw i32 %A_1_load_274, %B_1_load_30

ST_142: A_1_load_280 (10006)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9977  %A_1_load_280 = load i32* %A_1_addr_280, align 4

ST_142: A_1_load_281 (10010)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9981  %A_1_load_281 = load i32* %A_1_addr_281, align 4

ST_142: A_2_load_279 (10014)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9985  %A_2_load_279 = load i32* %A_2_addr_279, align 4

ST_142: tmp_15_91_2_0_2 (10015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9986  %tmp_15_91_2_0_2 = mul nsw i32 %A_2_load_279, %B_2_load_29

ST_142: tmp_15_91_2_1 (10016)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9987  %tmp_15_91_2_1 = mul nsw i32 %A_2_load_274, %B_2_load_30

ST_142: tmp_15_91_2_1_1 (10017)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9988  %tmp_15_91_2_1_1 = mul nsw i32 %A_2_load_277, %B_2_load_31

ST_142: A_2_load_280 (10018)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9989  %A_2_load_280 = load i32* %A_2_addr_280, align 4

ST_142: A_2_load_281 (10022)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9993  %A_2_load_281 = load i32* %A_2_addr_281, align 4

ST_142: tmp2286 (10031)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10002  %tmp2286 = add i32 %tmp_15_91_1_0_1, %tmp_15_91_1

ST_142: tmp2287 (10032)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10003  %tmp2287 = add i32 %tmp_15_91_1_1, %tmp_15_91_1_0_2

ST_142: tmp2285 (10033)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10004  %tmp2285 = add i32 %tmp2286, %tmp2287

ST_142: tmp2297 (10042)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10013  %tmp2297 = add i32 %tmp_15_91_2_1_1, %tmp_15_91_2_1

ST_142: tmp2296 (10043)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10014  %tmp2296 = add i32 %tmp_15_91_2_0_2, %tmp2297


 <State 143>: 8.21ns
ST_143: tmp_108 (373)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:344  %tmp_108 = add i17 %tmp_14, 94

ST_143: tmp_110_cast (374)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:345  %tmp_110_cast = sext i17 %tmp_108 to i64

ST_143: A_0_addr_282 (375)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:346  %A_0_addr_282 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_110_cast

ST_143: A_1_addr_282 (857)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:828  %A_1_addr_282 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_110_cast

ST_143: A_2_addr_282 (1081)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1052  %A_2_addr_282 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_110_cast

ST_143: tmp_329 (1483)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1454  %tmp_329 = add i22 %tmp_239, 90

ST_143: tmp_331_cast (1484)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1455  %tmp_331_cast = sext i22 %tmp_329 to i64

ST_143: C_addr_90 (1485)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1456  %C_addr_90 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_331_cast

ST_143: tmp_558 (2175)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2146  %tmp_558 = add i17 %tmp_464, 94

ST_143: tmp_559_cast (2176)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2147  %tmp_559_cast = sext i17 %tmp_558 to i64

ST_143: A_0_addr_283 (2177)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2148  %A_0_addr_283 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_559_cast

ST_143: A_1_addr_283 (2659)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2630  %A_1_addr_283 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_559_cast

ST_143: A_2_addr_283 (2883)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2854  %A_2_addr_283 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_559_cast

ST_143: StgValue_9042 (9987)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9958  store i32 %result_3_90_2_2_2, i32* %C_addr_90, align 4

ST_143: tmp_15_90 (9988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9959  %tmp_15_90 = mul nsw i32 %A_0_load_273, %B_0_load_27

ST_143: tmp_15_91_0_0_1 (9989)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9960  %tmp_15_91_0_0_1 = mul nsw i32 %A_0_load_276, %B_0_load_28

ST_143: tmp_15_91_0_0_2 (9991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9962  %tmp_15_91_0_0_2 = mul nsw i32 %A_0_load_279, %B_0_load_29

ST_143: tmp_15_91_0_1 (9992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9963  %tmp_15_91_0_1 = mul nsw i32 %A_0_load_274, %B_0_load_30

ST_143: tmp_15_91_0_1_1 (9993)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9964  %tmp_15_91_0_1_1 = mul nsw i32 %A_0_load_277, %B_0_load_31

ST_143: A_0_load_280 (9994)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9965  %A_0_load_280 = load i32* %A_0_addr_280, align 4

ST_143: tmp_15_91_0_1_2 (9995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9966  %tmp_15_91_0_1_2 = mul nsw i32 %A_0_load_280, %B_0_load_32

ST_143: tmp_15_91_0_2 (9996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9967  %tmp_15_91_0_2 = mul nsw i32 %A_0_load_275, %B_0_load_33

ST_143: tmp_15_91_0_2_1 (9997)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9968  %tmp_15_91_0_2_1 = mul nsw i32 %A_0_load_278, %B_0_load_34

ST_143: A_0_load_281 (9998)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9969  %A_0_load_281 = load i32* %A_0_addr_281, align 4

ST_143: tmp_15_91_0_2_2 (9999)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9970  %tmp_15_91_0_2_2 = mul nsw i32 %A_0_load_281, %B_0_load_35

ST_143: tmp_15_91_1_1_1 (10005)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9976  %tmp_15_91_1_1_1 = mul nsw i32 %A_1_load_277, %B_1_load_31

ST_143: A_1_load_280 (10006)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9977  %A_1_load_280 = load i32* %A_1_addr_280, align 4

ST_143: tmp_15_91_1_1_2 (10007)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9978  %tmp_15_91_1_1_2 = mul nsw i32 %A_1_load_280, %B_1_load_32

ST_143: tmp_15_91_1_2 (10008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9979  %tmp_15_91_1_2 = mul nsw i32 %A_1_load_275, %B_1_load_33

ST_143: tmp_15_91_1_2_1 (10009)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9980  %tmp_15_91_1_2_1 = mul nsw i32 %A_1_load_278, %B_1_load_34

ST_143: A_1_load_281 (10010)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9981  %A_1_load_281 = load i32* %A_1_addr_281, align 4

ST_143: tmp_15_91_1_2_2 (10011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9982  %tmp_15_91_1_2_2 = mul nsw i32 %A_1_load_281, %B_1_load_35

ST_143: tmp_15_91_2 (10012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9983  %tmp_15_91_2 = mul nsw i32 %A_2_load_273, %B_2_load_27

ST_143: tmp_15_91_2_0_1 (10013)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9984  %tmp_15_91_2_0_1 = mul nsw i32 %A_2_load_276, %B_2_load_28

ST_143: A_2_load_280 (10018)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9989  %A_2_load_280 = load i32* %A_2_addr_280, align 4

ST_143: tmp_15_91_2_1_2 (10019)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9990  %tmp_15_91_2_1_2 = mul nsw i32 %A_2_load_280, %B_2_load_32

ST_143: tmp_15_91_2_2 (10020)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9991  %tmp_15_91_2_2 = mul nsw i32 %A_2_load_275, %B_2_load_33

ST_143: tmp_15_91_2_2_1 (10021)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9992  %tmp_15_91_2_2_1 = mul nsw i32 %A_2_load_278, %B_2_load_34

ST_143: A_2_load_281 (10022)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9993  %A_2_load_281 = load i32* %A_2_addr_281, align 4

ST_143: tmp_15_91_2_2_2 (10023)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9994  %tmp_15_91_2_2_2 = mul nsw i32 %A_2_load_281, %B_2_load_35

ST_143: tmp2279 (10024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9995  %tmp2279 = add i32 %tmp_15_91_0_0_2, %tmp_15_90

ST_143: tmp2278 (10025)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9996  %tmp2278 = add i32 %tmp_15_91_0_0_1, %tmp2279

ST_143: tmp2281 (10026)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9997  %tmp2281 = add i32 %tmp_15_91_0_1_2, %tmp_15_91_0_1_1

ST_143: tmp2280 (10027)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9998  %tmp2280 = add i32 %tmp_15_91_0_1, %tmp2281

ST_143: tmp2277 (10028)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:9999  %tmp2277 = add i32 %tmp2278, %tmp2280

ST_143: tmp2284 (10029)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10000  %tmp2284 = add i32 %tmp_15_91_0_2_2, %tmp_15_91_0_2_1

ST_143: tmp2283 (10030)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10001  %tmp2283 = add i32 %tmp_15_91_0_2, %tmp2284

ST_143: tmp2282 (10034)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10005  %tmp2282 = add i32 %tmp2283, %tmp2285

ST_143: tmp2276 (10035)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10006  %tmp2276 = add i32 %tmp2277, %tmp2282

ST_143: tmp2291 (10036)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10007  %tmp2291 = add i32 %tmp_15_91_1_2, %tmp_15_91_1_1_2

ST_143: tmp2290 (10037)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10008  %tmp2290 = add i32 %tmp_15_91_1_1_1, %tmp2291

ST_143: tmp2293 (10038)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10009  %tmp2293 = add i32 %tmp_15_91_1_2_2, %tmp_15_91_1_2_1

ST_143: tmp2294 (10039)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10010  %tmp2294 = add i32 %tmp_15_91_2_0_1, %tmp_15_91_2

ST_143: tmp2292 (10040)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10011  %tmp2292 = add i32 %tmp2293, %tmp2294

ST_143: tmp2289 (10041)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10012  %tmp2289 = add i32 %tmp2290, %tmp2292

ST_143: tmp2299 (10044)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10015  %tmp2299 = add i32 %tmp_15_91_2_2, %tmp_15_91_2_1_2

ST_143: tmp2300 (10045)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10016  %tmp2300 = add i32 %tmp_15_91_2_2_2, %tmp_15_91_2_2_1

ST_143: tmp2298 (10046)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10017  %tmp2298 = add i32 %tmp2299, %tmp2300

ST_143: tmp2295 (10047)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10018  %tmp2295 = add i32 %tmp2296, %tmp2298

ST_143: tmp2288 (10048)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10019  %tmp2288 = add i32 %tmp2289, %tmp2295

ST_143: result_3_91_2_2_2 (10049)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10020  %result_3_91_2_2_2 = add nsw i32 %tmp2276, %tmp2288

ST_143: A_0_load_282 (10053)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10024  %A_0_load_282 = load i32* %A_0_addr_282, align 4

ST_143: A_0_load_283 (10057)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10028  %A_0_load_283 = load i32* %A_0_addr_283, align 4

ST_143: A_1_load_282 (10065)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10036  %A_1_load_282 = load i32* %A_1_addr_282, align 4

ST_143: A_1_load_283 (10069)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10040  %A_1_load_283 = load i32* %A_1_addr_283, align 4

ST_143: A_2_load_282 (10077)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10048  %A_2_load_282 = load i32* %A_2_addr_282, align 4

ST_143: A_2_load_283 (10081)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10052  %A_2_load_283 = load i32* %A_2_addr_283, align 4


 <State 144>: 7.32ns
ST_144: tmp_109 (376)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:347  %tmp_109 = add i17 %tmp_14, 95

ST_144: tmp_111_cast (377)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:348  %tmp_111_cast = sext i17 %tmp_109 to i64

ST_144: A_0_addr_285 (378)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:349  %A_0_addr_285 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_111_cast

ST_144: A_1_addr_285 (858)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:829  %A_1_addr_285 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_111_cast

ST_144: A_2_addr_285 (1082)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1053  %A_2_addr_285 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_111_cast

ST_144: tmp_330 (1486)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1457  %tmp_330 = add i22 %tmp_239, 91

ST_144: tmp_332_cast (1487)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1458  %tmp_332_cast = sext i22 %tmp_330 to i64

ST_144: C_addr_91 (1488)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1459  %C_addr_91 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_332_cast

ST_144: tmp_784 (3309)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3280  %tmp_784 = add i17 %tmp_690, 94

ST_144: tmp_785_cast (3310)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3281  %tmp_785_cast = sext i17 %tmp_784 to i64

ST_144: A_0_addr_284 (3311)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3282  %A_0_addr_284 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_785_cast

ST_144: A_1_addr_284 (3793)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3764  %A_1_addr_284 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_785_cast

ST_144: A_2_addr_284 (4017)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3988  %A_2_addr_284 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_785_cast

ST_144: StgValue_9109 (9987)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:9958  store i32 %result_3_90_2_2_2, i32* %C_addr_90, align 4

ST_144: StgValue_9110 (10050)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10021  store i32 %result_3_91_2_2_2, i32* %C_addr_91, align 4

ST_144: tmp_15_91 (10051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10022  %tmp_15_91 = mul nsw i32 %A_0_load_276, %B_0_load_27

ST_144: tmp_15_92_0_0_1 (10052)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10023  %tmp_15_92_0_0_1 = mul nsw i32 %A_0_load_279, %B_0_load_28

ST_144: A_0_load_282 (10053)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10024  %A_0_load_282 = load i32* %A_0_addr_282, align 4

ST_144: tmp_15_92_0_0_2 (10054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10025  %tmp_15_92_0_0_2 = mul nsw i32 %A_0_load_282, %B_0_load_29

ST_144: tmp_15_92_0_1 (10055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10026  %tmp_15_92_0_1 = mul nsw i32 %A_0_load_277, %B_0_load_30

ST_144: tmp_15_92_0_1_1 (10056)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10027  %tmp_15_92_0_1_1 = mul nsw i32 %A_0_load_280, %B_0_load_31

ST_144: A_0_load_283 (10057)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10028  %A_0_load_283 = load i32* %A_0_addr_283, align 4

ST_144: tmp_15_92_0_1_2 (10058)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10029  %tmp_15_92_0_1_2 = mul nsw i32 %A_0_load_283, %B_0_load_32

ST_144: A_0_load_284 (10061)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10032  %A_0_load_284 = load i32* %A_0_addr_284, align 4

ST_144: tmp_15_92_1 (10063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10034  %tmp_15_92_1 = mul nsw i32 %A_1_load_276, %B_1_load_27

ST_144: tmp_15_92_1_0_1 (10064)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10035  %tmp_15_92_1_0_1 = mul nsw i32 %A_1_load_279, %B_1_load_28

ST_144: A_1_load_282 (10065)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10036  %A_1_load_282 = load i32* %A_1_addr_282, align 4

ST_144: tmp_15_92_1_0_2 (10066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10037  %tmp_15_92_1_0_2 = mul nsw i32 %A_1_load_282, %B_1_load_29

ST_144: tmp_15_92_1_1 (10067)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10038  %tmp_15_92_1_1 = mul nsw i32 %A_1_load_277, %B_1_load_30

ST_144: A_1_load_283 (10069)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10040  %A_1_load_283 = load i32* %A_1_addr_283, align 4

ST_144: A_1_load_284 (10073)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10044  %A_1_load_284 = load i32* %A_1_addr_284, align 4

ST_144: A_2_load_282 (10077)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10048  %A_2_load_282 = load i32* %A_2_addr_282, align 4

ST_144: A_2_load_283 (10081)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10052  %A_2_load_283 = load i32* %A_2_addr_283, align 4

ST_144: A_2_load_284 (10085)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10056  %A_2_load_284 = load i32* %A_2_addr_284, align 4

ST_144: tmp2304 (10087)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10058  %tmp2304 = add i32 %tmp_15_92_0_0_2, %tmp_15_91

ST_144: tmp2303 (10088)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10059  %tmp2303 = add i32 %tmp_15_92_0_0_1, %tmp2304

ST_144: tmp2306 (10089)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10060  %tmp2306 = add i32 %tmp_15_92_0_1_2, %tmp_15_92_0_1_1

ST_144: tmp2305 (10090)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10061  %tmp2305 = add i32 %tmp_15_92_0_1, %tmp2306

ST_144: tmp2302 (10091)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10062  %tmp2302 = add i32 %tmp2303, %tmp2305

ST_144: tmp2311 (10094)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10065  %tmp2311 = add i32 %tmp_15_92_1_0_1, %tmp_15_92_1

ST_144: tmp2312 (10095)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10066  %tmp2312 = add i32 %tmp_15_92_1_1, %tmp_15_92_1_0_2

ST_144: tmp2310 (10096)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10067  %tmp2310 = add i32 %tmp2311, %tmp2312

ST_144: A_0_load_285 (10116)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10087  %A_0_load_285 = load i32* %A_0_addr_285, align 4

ST_144: tmp_15_93_1 (10126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10097  %tmp_15_93_1 = mul nsw i32 %A_1_load_279, %B_1_load_27

ST_144: tmp_15_93_1_0_1 (10127)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10098  %tmp_15_93_1_0_1 = mul nsw i32 %A_1_load_282, %B_1_load_28

ST_144: A_1_load_285 (10128)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10099  %A_1_load_285 = load i32* %A_1_addr_285, align 4

ST_144: A_2_load_285 (10140)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10111  %A_2_load_285 = load i32* %A_2_addr_285, align 4

ST_144: tmp2336 (10157)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10128  %tmp2336 = add i32 %tmp_15_93_1_0_1, %tmp_15_93_1


 <State 145>: 8.21ns
ST_145: tmp_559 (2178)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2149  %tmp_559 = add i17 %tmp_464, 95

ST_145: tmp_560_cast (2179)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2150  %tmp_560_cast = sext i17 %tmp_559 to i64

ST_145: A_0_addr_286 (2180)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2151  %A_0_addr_286 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_560_cast

ST_145: A_1_addr_286 (2660)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2631  %A_1_addr_286 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_560_cast

ST_145: A_2_addr_286 (2884)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2855  %A_2_addr_286 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_560_cast

ST_145: tmp_785 (3312)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3283  %tmp_785 = add i17 %tmp_690, 95

ST_145: tmp_786_cast (3313)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3284  %tmp_786_cast = sext i17 %tmp_785 to i64

ST_145: A_0_addr_287 (3314)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3285  %A_0_addr_287 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_786_cast

ST_145: A_1_addr_287 (3794)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3765  %A_1_addr_287 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_786_cast

ST_145: A_2_addr_287 (4018)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3989  %A_2_addr_287 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_786_cast

ST_145: StgValue_9154 (10050)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10021  store i32 %result_3_91_2_2_2, i32* %C_addr_91, align 4

ST_145: tmp_15_92_0_2 (10059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10030  %tmp_15_92_0_2 = mul nsw i32 %A_0_load_278, %B_0_load_33

ST_145: tmp_15_92_0_2_1 (10060)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10031  %tmp_15_92_0_2_1 = mul nsw i32 %A_0_load_281, %B_0_load_34

ST_145: A_0_load_284 (10061)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10032  %A_0_load_284 = load i32* %A_0_addr_284, align 4

ST_145: tmp_15_92_0_2_2 (10062)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10033  %tmp_15_92_0_2_2 = mul nsw i32 %A_0_load_284, %B_0_load_35

ST_145: tmp_15_92_1_1_1 (10068)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10039  %tmp_15_92_1_1_1 = mul nsw i32 %A_1_load_280, %B_1_load_31

ST_145: tmp_15_92_1_1_2 (10070)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10041  %tmp_15_92_1_1_2 = mul nsw i32 %A_1_load_283, %B_1_load_32

ST_145: tmp_15_92_1_2 (10071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10042  %tmp_15_92_1_2 = mul nsw i32 %A_1_load_278, %B_1_load_33

ST_145: tmp_15_92_1_2_1 (10072)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10043  %tmp_15_92_1_2_1 = mul nsw i32 %A_1_load_281, %B_1_load_34

ST_145: A_1_load_284 (10073)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10044  %A_1_load_284 = load i32* %A_1_addr_284, align 4

ST_145: tmp_15_92_1_2_2 (10074)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10045  %tmp_15_92_1_2_2 = mul nsw i32 %A_1_load_284, %B_1_load_35

ST_145: tmp_15_92_2 (10075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10046  %tmp_15_92_2 = mul nsw i32 %A_2_load_276, %B_2_load_27

ST_145: tmp_15_92_2_0_1 (10076)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10047  %tmp_15_92_2_0_1 = mul nsw i32 %A_2_load_279, %B_2_load_28

ST_145: tmp_15_92_2_0_2 (10078)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10049  %tmp_15_92_2_0_2 = mul nsw i32 %A_2_load_282, %B_2_load_29

ST_145: tmp_15_92_2_1 (10079)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10050  %tmp_15_92_2_1 = mul nsw i32 %A_2_load_277, %B_2_load_30

ST_145: tmp_15_92_2_1_1 (10080)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10051  %tmp_15_92_2_1_1 = mul nsw i32 %A_2_load_280, %B_2_load_31

ST_145: tmp_15_92_2_1_2 (10082)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10053  %tmp_15_92_2_1_2 = mul nsw i32 %A_2_load_283, %B_2_load_32

ST_145: tmp_15_92_2_2 (10083)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10054  %tmp_15_92_2_2 = mul nsw i32 %A_2_load_278, %B_2_load_33

ST_145: tmp_15_92_2_2_1 (10084)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10055  %tmp_15_92_2_2_1 = mul nsw i32 %A_2_load_281, %B_2_load_34

ST_145: A_2_load_284 (10085)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10056  %A_2_load_284 = load i32* %A_2_addr_284, align 4

ST_145: tmp_15_92_2_2_2 (10086)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10057  %tmp_15_92_2_2_2 = mul nsw i32 %A_2_load_284, %B_2_load_35

ST_145: tmp2309 (10092)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10063  %tmp2309 = add i32 %tmp_15_92_0_2_2, %tmp_15_92_0_2_1

ST_145: tmp2308 (10093)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10064  %tmp2308 = add i32 %tmp_15_92_0_2, %tmp2309

ST_145: tmp2307 (10097)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10068  %tmp2307 = add i32 %tmp2308, %tmp2310

ST_145: tmp2301 (10098)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10069  %tmp2301 = add i32 %tmp2302, %tmp2307

ST_145: tmp2316 (10099)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10070  %tmp2316 = add i32 %tmp_15_92_1_2, %tmp_15_92_1_1_2

ST_145: tmp2315 (10100)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10071  %tmp2315 = add i32 %tmp_15_92_1_1_1, %tmp2316

ST_145: tmp2318 (10101)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10072  %tmp2318 = add i32 %tmp_15_92_1_2_2, %tmp_15_92_1_2_1

ST_145: tmp2319 (10102)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10073  %tmp2319 = add i32 %tmp_15_92_2_0_1, %tmp_15_92_2

ST_145: tmp2317 (10103)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10074  %tmp2317 = add i32 %tmp2318, %tmp2319

ST_145: tmp2314 (10104)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10075  %tmp2314 = add i32 %tmp2315, %tmp2317

ST_145: tmp2322 (10105)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10076  %tmp2322 = add i32 %tmp_15_92_2_1_1, %tmp_15_92_2_1

ST_145: tmp2321 (10106)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10077  %tmp2321 = add i32 %tmp_15_92_2_0_2, %tmp2322

ST_145: tmp2324 (10107)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10078  %tmp2324 = add i32 %tmp_15_92_2_2, %tmp_15_92_2_1_2

ST_145: tmp2325 (10108)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10079  %tmp2325 = add i32 %tmp_15_92_2_2_2, %tmp_15_92_2_2_1

ST_145: tmp2323 (10109)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10080  %tmp2323 = add i32 %tmp2324, %tmp2325

ST_145: tmp2320 (10110)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10081  %tmp2320 = add i32 %tmp2321, %tmp2323

ST_145: tmp2313 (10111)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10082  %tmp2313 = add i32 %tmp2314, %tmp2320

ST_145: result_3_92_2_2_2 (10112)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10083  %result_3_92_2_2_2 = add nsw i32 %tmp2301, %tmp2313

ST_145: A_0_load_285 (10116)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10087  %A_0_load_285 = load i32* %A_0_addr_285, align 4

ST_145: A_0_load_286 (10120)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10091  %A_0_load_286 = load i32* %A_0_addr_286, align 4

ST_145: A_0_load_287 (10124)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10095  %A_0_load_287 = load i32* %A_0_addr_287, align 4

ST_145: A_1_load_285 (10128)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10099  %A_1_load_285 = load i32* %A_1_addr_285, align 4

ST_145: tmp_15_93_1_0_2 (10129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10100  %tmp_15_93_1_0_2 = mul nsw i32 %A_1_load_285, %B_1_load_29

ST_145: tmp_15_93_1_1 (10130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10101  %tmp_15_93_1_1 = mul nsw i32 %A_1_load_280, %B_1_load_30

ST_145: A_1_load_286 (10132)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10103  %A_1_load_286 = load i32* %A_1_addr_286, align 4

ST_145: A_1_load_287 (10136)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10107  %A_1_load_287 = load i32* %A_1_addr_287, align 4

ST_145: A_2_load_285 (10140)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10111  %A_2_load_285 = load i32* %A_2_addr_285, align 4

ST_145: A_2_load_286 (10144)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10115  %A_2_load_286 = load i32* %A_2_addr_286, align 4

ST_145: A_2_load_287 (10148)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10119  %A_2_load_287 = load i32* %A_2_addr_287, align 4

ST_145: tmp2337 (10158)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10129  %tmp2337 = add i32 %tmp_15_93_1_1, %tmp_15_93_1_0_2

ST_145: tmp2335 (10159)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10130  %tmp2335 = add i32 %tmp2336, %tmp2337


 <State 146>: 8.21ns
ST_146: tmp_110 (379)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:350  %tmp_110 = add i17 %tmp_14, 96

ST_146: tmp_112_cast (380)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:351  %tmp_112_cast = sext i17 %tmp_110 to i64

ST_146: A_0_addr_288 (381)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:352  %A_0_addr_288 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_112_cast

ST_146: A_1_addr_288 (859)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:830  %A_1_addr_288 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_112_cast

ST_146: A_2_addr_288 (1083)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1054  %A_2_addr_288 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_112_cast

ST_146: tmp_331 (1489)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1460  %tmp_331 = add i22 %tmp_239, 92

ST_146: tmp_333_cast (1490)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1461  %tmp_333_cast = sext i22 %tmp_331 to i64

ST_146: C_addr_92 (1491)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1462  %C_addr_92 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_333_cast

ST_146: tmp_560 (2181)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2152  %tmp_560 = add i17 %tmp_464, 96

ST_146: tmp_561_cast (2182)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2153  %tmp_561_cast = sext i17 %tmp_560 to i64

ST_146: A_0_addr_289 (2183)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2154  %A_0_addr_289 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_561_cast

ST_146: A_1_addr_289 (2661)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2632  %A_1_addr_289 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_561_cast

ST_146: A_2_addr_289 (2885)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2856  %A_2_addr_289 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_561_cast

ST_146: StgValue_9219 (10113)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10084  store i32 %result_3_92_2_2_2, i32* %C_addr_92, align 4

ST_146: tmp_15_92 (10114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10085  %tmp_15_92 = mul nsw i32 %A_0_load_279, %B_0_load_27

ST_146: tmp_15_93_0_0_1 (10115)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10086  %tmp_15_93_0_0_1 = mul nsw i32 %A_0_load_282, %B_0_load_28

ST_146: tmp_15_93_0_0_2 (10117)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10088  %tmp_15_93_0_0_2 = mul nsw i32 %A_0_load_285, %B_0_load_29

ST_146: tmp_15_93_0_1 (10118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10089  %tmp_15_93_0_1 = mul nsw i32 %A_0_load_280, %B_0_load_30

ST_146: tmp_15_93_0_1_1 (10119)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10090  %tmp_15_93_0_1_1 = mul nsw i32 %A_0_load_283, %B_0_load_31

ST_146: A_0_load_286 (10120)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10091  %A_0_load_286 = load i32* %A_0_addr_286, align 4

ST_146: tmp_15_93_0_1_2 (10121)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10092  %tmp_15_93_0_1_2 = mul nsw i32 %A_0_load_286, %B_0_load_32

ST_146: tmp_15_93_0_2 (10122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10093  %tmp_15_93_0_2 = mul nsw i32 %A_0_load_281, %B_0_load_33

ST_146: tmp_15_93_0_2_1 (10123)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10094  %tmp_15_93_0_2_1 = mul nsw i32 %A_0_load_284, %B_0_load_34

ST_146: A_0_load_287 (10124)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10095  %A_0_load_287 = load i32* %A_0_addr_287, align 4

ST_146: tmp_15_93_0_2_2 (10125)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10096  %tmp_15_93_0_2_2 = mul nsw i32 %A_0_load_287, %B_0_load_35

ST_146: tmp_15_93_1_1_1 (10131)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10102  %tmp_15_93_1_1_1 = mul nsw i32 %A_1_load_283, %B_1_load_31

ST_146: A_1_load_286 (10132)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10103  %A_1_load_286 = load i32* %A_1_addr_286, align 4

ST_146: tmp_15_93_1_1_2 (10133)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10104  %tmp_15_93_1_1_2 = mul nsw i32 %A_1_load_286, %B_1_load_32

ST_146: tmp_15_93_1_2 (10134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10105  %tmp_15_93_1_2 = mul nsw i32 %A_1_load_281, %B_1_load_33

ST_146: tmp_15_93_1_2_1 (10135)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10106  %tmp_15_93_1_2_1 = mul nsw i32 %A_1_load_284, %B_1_load_34

ST_146: A_1_load_287 (10136)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10107  %A_1_load_287 = load i32* %A_1_addr_287, align 4

ST_146: tmp_15_93_1_2_2 (10137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10108  %tmp_15_93_1_2_2 = mul nsw i32 %A_1_load_287, %B_1_load_35

ST_146: tmp_15_93_2 (10138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10109  %tmp_15_93_2 = mul nsw i32 %A_2_load_279, %B_2_load_27

ST_146: tmp_15_93_2_0_1 (10139)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10110  %tmp_15_93_2_0_1 = mul nsw i32 %A_2_load_282, %B_2_load_28

ST_146: tmp_15_93_2_0_2 (10141)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10112  %tmp_15_93_2_0_2 = mul nsw i32 %A_2_load_285, %B_2_load_29

ST_146: tmp_15_93_2_1 (10142)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10113  %tmp_15_93_2_1 = mul nsw i32 %A_2_load_280, %B_2_load_30

ST_146: tmp_15_93_2_1_1 (10143)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10114  %tmp_15_93_2_1_1 = mul nsw i32 %A_2_load_283, %B_2_load_31

ST_146: A_2_load_286 (10144)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10115  %A_2_load_286 = load i32* %A_2_addr_286, align 4

ST_146: tmp_15_93_2_1_2 (10145)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10116  %tmp_15_93_2_1_2 = mul nsw i32 %A_2_load_286, %B_2_load_32

ST_146: tmp_15_93_2_2 (10146)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10117  %tmp_15_93_2_2 = mul nsw i32 %A_2_load_281, %B_2_load_33

ST_146: tmp_15_93_2_2_1 (10147)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10118  %tmp_15_93_2_2_1 = mul nsw i32 %A_2_load_284, %B_2_load_34

ST_146: A_2_load_287 (10148)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10119  %A_2_load_287 = load i32* %A_2_addr_287, align 4

ST_146: tmp_15_93_2_2_2 (10149)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10120  %tmp_15_93_2_2_2 = mul nsw i32 %A_2_load_287, %B_2_load_35

ST_146: tmp2329 (10150)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10121  %tmp2329 = add i32 %tmp_15_93_0_0_2, %tmp_15_92

ST_146: tmp2328 (10151)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10122  %tmp2328 = add i32 %tmp_15_93_0_0_1, %tmp2329

ST_146: tmp2331 (10152)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10123  %tmp2331 = add i32 %tmp_15_93_0_1_2, %tmp_15_93_0_1_1

ST_146: tmp2330 (10153)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10124  %tmp2330 = add i32 %tmp_15_93_0_1, %tmp2331

ST_146: tmp2327 (10154)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10125  %tmp2327 = add i32 %tmp2328, %tmp2330

ST_146: tmp2334 (10155)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10126  %tmp2334 = add i32 %tmp_15_93_0_2_2, %tmp_15_93_0_2_1

ST_146: tmp2333 (10156)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10127  %tmp2333 = add i32 %tmp_15_93_0_2, %tmp2334

ST_146: tmp2332 (10160)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10131  %tmp2332 = add i32 %tmp2333, %tmp2335

ST_146: tmp2326 (10161)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10132  %tmp2326 = add i32 %tmp2327, %tmp2332

ST_146: tmp2341 (10162)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10133  %tmp2341 = add i32 %tmp_15_93_1_2, %tmp_15_93_1_1_2

ST_146: tmp2340 (10163)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10134  %tmp2340 = add i32 %tmp_15_93_1_1_1, %tmp2341

ST_146: tmp2343 (10164)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10135  %tmp2343 = add i32 %tmp_15_93_1_2_2, %tmp_15_93_1_2_1

ST_146: tmp2344 (10165)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10136  %tmp2344 = add i32 %tmp_15_93_2_0_1, %tmp_15_93_2

ST_146: tmp2342 (10166)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10137  %tmp2342 = add i32 %tmp2343, %tmp2344

ST_146: tmp2339 (10167)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10138  %tmp2339 = add i32 %tmp2340, %tmp2342

ST_146: tmp2347 (10168)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10139  %tmp2347 = add i32 %tmp_15_93_2_1_1, %tmp_15_93_2_1

ST_146: tmp2346 (10169)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10140  %tmp2346 = add i32 %tmp_15_93_2_0_2, %tmp2347

ST_146: tmp2349 (10170)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10141  %tmp2349 = add i32 %tmp_15_93_2_2, %tmp_15_93_2_1_2

ST_146: tmp2350 (10171)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10142  %tmp2350 = add i32 %tmp_15_93_2_2_2, %tmp_15_93_2_2_1

ST_146: tmp2348 (10172)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10143  %tmp2348 = add i32 %tmp2349, %tmp2350

ST_146: tmp2345 (10173)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10144  %tmp2345 = add i32 %tmp2346, %tmp2348

ST_146: tmp2338 (10174)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10145  %tmp2338 = add i32 %tmp2339, %tmp2345

ST_146: result_3_93_2_2_2 (10175)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10146  %result_3_93_2_2_2 = add nsw i32 %tmp2326, %tmp2338

ST_146: A_0_load_288 (10179)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10150  %A_0_load_288 = load i32* %A_0_addr_288, align 4

ST_146: A_0_load_289 (10183)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10154  %A_0_load_289 = load i32* %A_0_addr_289, align 4

ST_146: A_1_load_288 (10191)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10162  %A_1_load_288 = load i32* %A_1_addr_288, align 4

ST_146: A_1_load_289 (10195)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10166  %A_1_load_289 = load i32* %A_1_addr_289, align 4

ST_146: A_2_load_288 (10203)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10174  %A_2_load_288 = load i32* %A_2_addr_288, align 4

ST_146: A_2_load_289 (10207)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10178  %A_2_load_289 = load i32* %A_2_addr_289, align 4


 <State 147>: 7.32ns
ST_147: tmp_111 (382)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:353  %tmp_111 = add i17 %tmp_14, 97

ST_147: tmp_113_cast (383)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:354  %tmp_113_cast = sext i17 %tmp_111 to i64

ST_147: A_0_addr_291 (384)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:355  %A_0_addr_291 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_113_cast

ST_147: A_1_addr_291 (860)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:831  %A_1_addr_291 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_113_cast

ST_147: A_2_addr_291 (1084)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1055  %A_2_addr_291 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_113_cast

ST_147: tmp_332 (1492)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1463  %tmp_332 = add i22 %tmp_239, 93

ST_147: tmp_334_cast (1493)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1464  %tmp_334_cast = sext i22 %tmp_332 to i64

ST_147: C_addr_93 (1494)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1465  %C_addr_93 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_334_cast

ST_147: tmp_786 (3315)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3286  %tmp_786 = add i17 %tmp_690, 96

ST_147: tmp_787_cast (3316)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3287  %tmp_787_cast = sext i17 %tmp_786 to i64

ST_147: A_0_addr_290 (3317)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3288  %A_0_addr_290 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_787_cast

ST_147: A_1_addr_290 (3795)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3766  %A_1_addr_290 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_787_cast

ST_147: A_2_addr_290 (4019)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3990  %A_2_addr_290 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_787_cast

ST_147: StgValue_9291 (10113)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10084  store i32 %result_3_92_2_2_2, i32* %C_addr_92, align 4

ST_147: StgValue_9292 (10176)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10147  store i32 %result_3_93_2_2_2, i32* %C_addr_93, align 4

ST_147: tmp_15_93 (10177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10148  %tmp_15_93 = mul nsw i32 %A_0_load_282, %B_0_load_27

ST_147: tmp_15_94_0_0_1 (10178)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10149  %tmp_15_94_0_0_1 = mul nsw i32 %A_0_load_285, %B_0_load_28

ST_147: A_0_load_288 (10179)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10150  %A_0_load_288 = load i32* %A_0_addr_288, align 4

ST_147: tmp_15_94_0_0_2 (10180)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10151  %tmp_15_94_0_0_2 = mul nsw i32 %A_0_load_288, %B_0_load_29

ST_147: tmp_15_94_0_1 (10181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10152  %tmp_15_94_0_1 = mul nsw i32 %A_0_load_283, %B_0_load_30

ST_147: tmp_15_94_0_1_1 (10182)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10153  %tmp_15_94_0_1_1 = mul nsw i32 %A_0_load_286, %B_0_load_31

ST_147: A_0_load_289 (10183)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10154  %A_0_load_289 = load i32* %A_0_addr_289, align 4

ST_147: tmp_15_94_0_1_2 (10184)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10155  %tmp_15_94_0_1_2 = mul nsw i32 %A_0_load_289, %B_0_load_32

ST_147: A_0_load_290 (10187)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10158  %A_0_load_290 = load i32* %A_0_addr_290, align 4

ST_147: tmp_15_94_1 (10189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10160  %tmp_15_94_1 = mul nsw i32 %A_1_load_282, %B_1_load_27

ST_147: tmp_15_94_1_0_1 (10190)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10161  %tmp_15_94_1_0_1 = mul nsw i32 %A_1_load_285, %B_1_load_28

ST_147: A_1_load_288 (10191)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10162  %A_1_load_288 = load i32* %A_1_addr_288, align 4

ST_147: tmp_15_94_1_0_2 (10192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10163  %tmp_15_94_1_0_2 = mul nsw i32 %A_1_load_288, %B_1_load_29

ST_147: tmp_15_94_1_1 (10193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10164  %tmp_15_94_1_1 = mul nsw i32 %A_1_load_283, %B_1_load_30

ST_147: A_1_load_289 (10195)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10166  %A_1_load_289 = load i32* %A_1_addr_289, align 4

ST_147: A_1_load_290 (10199)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10170  %A_1_load_290 = load i32* %A_1_addr_290, align 4

ST_147: A_2_load_288 (10203)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10174  %A_2_load_288 = load i32* %A_2_addr_288, align 4

ST_147: A_2_load_289 (10207)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10178  %A_2_load_289 = load i32* %A_2_addr_289, align 4

ST_147: A_2_load_290 (10211)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10182  %A_2_load_290 = load i32* %A_2_addr_290, align 4

ST_147: tmp2354 (10213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10184  %tmp2354 = add i32 %tmp_15_94_0_0_2, %tmp_15_93

ST_147: tmp2353 (10214)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10185  %tmp2353 = add i32 %tmp_15_94_0_0_1, %tmp2354

ST_147: tmp2356 (10215)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10186  %tmp2356 = add i32 %tmp_15_94_0_1_2, %tmp_15_94_0_1_1

ST_147: tmp2355 (10216)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10187  %tmp2355 = add i32 %tmp_15_94_0_1, %tmp2356

ST_147: tmp2352 (10217)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10188  %tmp2352 = add i32 %tmp2353, %tmp2355

ST_147: tmp2361 (10220)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10191  %tmp2361 = add i32 %tmp_15_94_1_0_1, %tmp_15_94_1

ST_147: tmp2362 (10221)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10192  %tmp2362 = add i32 %tmp_15_94_1_1, %tmp_15_94_1_0_2

ST_147: tmp2360 (10222)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10193  %tmp2360 = add i32 %tmp2361, %tmp2362

ST_147: A_0_load_291 (10242)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10213  %A_0_load_291 = load i32* %A_0_addr_291, align 4

ST_147: A_1_load_291 (10254)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10225  %A_1_load_291 = load i32* %A_1_addr_291, align 4

ST_147: A_2_load_291 (10266)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10237  %A_2_load_291 = load i32* %A_2_addr_291, align 4


 <State 148>: 8.21ns
ST_148: tmp_561 (2184)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2155  %tmp_561 = add i17 %tmp_464, 97

ST_148: tmp_562_cast (2185)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2156  %tmp_562_cast = sext i17 %tmp_561 to i64

ST_148: A_0_addr_292 (2186)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2157  %A_0_addr_292 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_562_cast

ST_148: A_1_addr_292 (2662)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2633  %A_1_addr_292 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_562_cast

ST_148: A_2_addr_292 (2886)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2857  %A_2_addr_292 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_562_cast

ST_148: tmp_787 (3318)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3289  %tmp_787 = add i17 %tmp_690, 97

ST_148: tmp_788_cast (3319)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3290  %tmp_788_cast = sext i17 %tmp_787 to i64

ST_148: A_0_addr_293 (3320)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3291  %A_0_addr_293 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_788_cast

ST_148: A_1_addr_293 (3796)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3767  %A_1_addr_293 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_788_cast

ST_148: A_2_addr_293 (4020)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3991  %A_2_addr_293 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_788_cast

ST_148: StgValue_9333 (10176)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10147  store i32 %result_3_93_2_2_2, i32* %C_addr_93, align 4

ST_148: tmp_15_94_0_2 (10185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10156  %tmp_15_94_0_2 = mul nsw i32 %A_0_load_284, %B_0_load_33

ST_148: tmp_15_94_0_2_1 (10186)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10157  %tmp_15_94_0_2_1 = mul nsw i32 %A_0_load_287, %B_0_load_34

ST_148: A_0_load_290 (10187)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10158  %A_0_load_290 = load i32* %A_0_addr_290, align 4

ST_148: tmp_15_94_0_2_2 (10188)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10159  %tmp_15_94_0_2_2 = mul nsw i32 %A_0_load_290, %B_0_load_35

ST_148: tmp_15_94_1_1_1 (10194)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10165  %tmp_15_94_1_1_1 = mul nsw i32 %A_1_load_286, %B_1_load_31

ST_148: tmp_15_94_1_1_2 (10196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10167  %tmp_15_94_1_1_2 = mul nsw i32 %A_1_load_289, %B_1_load_32

ST_148: tmp_15_94_1_2 (10197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10168  %tmp_15_94_1_2 = mul nsw i32 %A_1_load_284, %B_1_load_33

ST_148: tmp_15_94_1_2_1 (10198)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10169  %tmp_15_94_1_2_1 = mul nsw i32 %A_1_load_287, %B_1_load_34

ST_148: A_1_load_290 (10199)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10170  %A_1_load_290 = load i32* %A_1_addr_290, align 4

ST_148: tmp_15_94_1_2_2 (10200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10171  %tmp_15_94_1_2_2 = mul nsw i32 %A_1_load_290, %B_1_load_35

ST_148: tmp_15_94_2 (10201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10172  %tmp_15_94_2 = mul nsw i32 %A_2_load_282, %B_2_load_27

ST_148: tmp_15_94_2_0_1 (10202)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10173  %tmp_15_94_2_0_1 = mul nsw i32 %A_2_load_285, %B_2_load_28

ST_148: tmp_15_94_2_0_2 (10204)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10175  %tmp_15_94_2_0_2 = mul nsw i32 %A_2_load_288, %B_2_load_29

ST_148: tmp_15_94_2_1 (10205)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10176  %tmp_15_94_2_1 = mul nsw i32 %A_2_load_283, %B_2_load_30

ST_148: tmp_15_94_2_1_1 (10206)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10177  %tmp_15_94_2_1_1 = mul nsw i32 %A_2_load_286, %B_2_load_31

ST_148: tmp_15_94_2_1_2 (10208)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10179  %tmp_15_94_2_1_2 = mul nsw i32 %A_2_load_289, %B_2_load_32

ST_148: tmp_15_94_2_2 (10209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10180  %tmp_15_94_2_2 = mul nsw i32 %A_2_load_284, %B_2_load_33

ST_148: tmp_15_94_2_2_1 (10210)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10181  %tmp_15_94_2_2_1 = mul nsw i32 %A_2_load_287, %B_2_load_34

ST_148: A_2_load_290 (10211)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10182  %A_2_load_290 = load i32* %A_2_addr_290, align 4

ST_148: tmp_15_94_2_2_2 (10212)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10183  %tmp_15_94_2_2_2 = mul nsw i32 %A_2_load_290, %B_2_load_35

ST_148: tmp2359 (10218)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10189  %tmp2359 = add i32 %tmp_15_94_0_2_2, %tmp_15_94_0_2_1

ST_148: tmp2358 (10219)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10190  %tmp2358 = add i32 %tmp_15_94_0_2, %tmp2359

ST_148: tmp2357 (10223)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10194  %tmp2357 = add i32 %tmp2358, %tmp2360

ST_148: tmp2351 (10224)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10195  %tmp2351 = add i32 %tmp2352, %tmp2357

ST_148: tmp2366 (10225)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10196  %tmp2366 = add i32 %tmp_15_94_1_2, %tmp_15_94_1_1_2

ST_148: tmp2365 (10226)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10197  %tmp2365 = add i32 %tmp_15_94_1_1_1, %tmp2366

ST_148: tmp2368 (10227)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10198  %tmp2368 = add i32 %tmp_15_94_1_2_2, %tmp_15_94_1_2_1

ST_148: tmp2369 (10228)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10199  %tmp2369 = add i32 %tmp_15_94_2_0_1, %tmp_15_94_2

ST_148: tmp2367 (10229)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10200  %tmp2367 = add i32 %tmp2368, %tmp2369

ST_148: tmp2364 (10230)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10201  %tmp2364 = add i32 %tmp2365, %tmp2367

ST_148: tmp2372 (10231)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10202  %tmp2372 = add i32 %tmp_15_94_2_1_1, %tmp_15_94_2_1

ST_148: tmp2371 (10232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10203  %tmp2371 = add i32 %tmp_15_94_2_0_2, %tmp2372

ST_148: tmp2374 (10233)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10204  %tmp2374 = add i32 %tmp_15_94_2_2, %tmp_15_94_2_1_2

ST_148: tmp2375 (10234)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10205  %tmp2375 = add i32 %tmp_15_94_2_2_2, %tmp_15_94_2_2_1

ST_148: tmp2373 (10235)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10206  %tmp2373 = add i32 %tmp2374, %tmp2375

ST_148: tmp2370 (10236)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10207  %tmp2370 = add i32 %tmp2371, %tmp2373

ST_148: tmp2363 (10237)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10208  %tmp2363 = add i32 %tmp2364, %tmp2370

ST_148: result_3_94_2_2_2 (10238)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10209  %result_3_94_2_2_2 = add nsw i32 %tmp2351, %tmp2363

ST_148: tmp_15_94 (10240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10211  %tmp_15_94 = mul nsw i32 %A_0_load_285, %B_0_load_27

ST_148: tmp_15_95_0_0_1 (10241)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10212  %tmp_15_95_0_0_1 = mul nsw i32 %A_0_load_288, %B_0_load_28

ST_148: A_0_load_291 (10242)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10213  %A_0_load_291 = load i32* %A_0_addr_291, align 4

ST_148: tmp_15_95_0_0_2 (10243)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10214  %tmp_15_95_0_0_2 = mul nsw i32 %A_0_load_291, %B_0_load_29

ST_148: A_0_load_292 (10246)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10217  %A_0_load_292 = load i32* %A_0_addr_292, align 4

ST_148: A_0_load_293 (10250)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10221  %A_0_load_293 = load i32* %A_0_addr_293, align 4

ST_148: tmp_15_95_1 (10252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10223  %tmp_15_95_1 = mul nsw i32 %A_1_load_285, %B_1_load_27

ST_148: tmp_15_95_1_0_1 (10253)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10224  %tmp_15_95_1_0_1 = mul nsw i32 %A_1_load_288, %B_1_load_28

ST_148: A_1_load_291 (10254)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10225  %A_1_load_291 = load i32* %A_1_addr_291, align 4

ST_148: tmp_15_95_1_0_2 (10255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10226  %tmp_15_95_1_0_2 = mul nsw i32 %A_1_load_291, %B_1_load_29

ST_148: tmp_15_95_1_1 (10256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10227  %tmp_15_95_1_1 = mul nsw i32 %A_1_load_286, %B_1_load_30

ST_148: A_1_load_292 (10258)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10229  %A_1_load_292 = load i32* %A_1_addr_292, align 4

ST_148: A_1_load_293 (10262)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10233  %A_1_load_293 = load i32* %A_1_addr_293, align 4

ST_148: tmp_15_95_2 (10264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10235  %tmp_15_95_2 = mul nsw i32 %A_2_load_285, %B_2_load_27

ST_148: tmp_15_95_2_0_1 (10265)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10236  %tmp_15_95_2_0_1 = mul nsw i32 %A_2_load_288, %B_2_load_28

ST_148: A_2_load_291 (10266)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10237  %A_2_load_291 = load i32* %A_2_addr_291, align 4

ST_148: A_2_load_292 (10270)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10241  %A_2_load_292 = load i32* %A_2_addr_292, align 4

ST_148: A_2_load_293 (10274)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10245  %A_2_load_293 = load i32* %A_2_addr_293, align 4

ST_148: tmp2379 (10276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10247  %tmp2379 = add i32 %tmp_15_95_0_0_2, %tmp_15_94

ST_148: tmp2378 (10277)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10248  %tmp2378 = add i32 %tmp_15_95_0_0_1, %tmp2379

ST_148: tmp2386 (10283)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10254  %tmp2386 = add i32 %tmp_15_95_1_0_1, %tmp_15_95_1

ST_148: tmp2387 (10284)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10255  %tmp2387 = add i32 %tmp_15_95_1_1, %tmp_15_95_1_0_2

ST_148: tmp2385 (10285)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10256  %tmp2385 = add i32 %tmp2386, %tmp2387

ST_148: tmp2394 (10291)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10262  %tmp2394 = add i32 %tmp_15_95_2_0_1, %tmp_15_95_2

ST_148: tmp_15_95 (10303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10274  %tmp_15_95 = mul nsw i32 %A_0_load_288, %B_0_load_27


 <State 149>: 8.21ns
ST_149: tmp_112 (385)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:356  %tmp_112 = add i17 %tmp_14, 98

ST_149: tmp_114_cast (386)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:357  %tmp_114_cast = sext i17 %tmp_112 to i64

ST_149: A_0_addr_294 (387)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:358  %A_0_addr_294 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_114_cast

ST_149: A_1_addr_294 (861)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:832  %A_1_addr_294 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_114_cast

ST_149: A_2_addr_294 (1085)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1056  %A_2_addr_294 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_114_cast

ST_149: tmp_333 (1495)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1466  %tmp_333 = add i22 %tmp_239, 94

ST_149: tmp_335_cast (1496)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1467  %tmp_335_cast = sext i22 %tmp_333 to i64

ST_149: C_addr_94 (1497)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1468  %C_addr_94 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_335_cast

ST_149: tmp_562 (2187)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2158  %tmp_562 = add i17 %tmp_464, 98

ST_149: tmp_563_cast (2188)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2159  %tmp_563_cast = sext i17 %tmp_562 to i64

ST_149: A_0_addr_295 (2189)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2160  %A_0_addr_295 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_563_cast

ST_149: A_1_addr_295 (2663)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2634  %A_1_addr_295 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_563_cast

ST_149: A_2_addr_295 (2887)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2858  %A_2_addr_295 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_563_cast

ST_149: StgValue_9410 (10239)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10210  store i32 %result_3_94_2_2_2, i32* %C_addr_94, align 4

ST_149: tmp_15_95_0_1 (10244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10215  %tmp_15_95_0_1 = mul nsw i32 %A_0_load_286, %B_0_load_30

ST_149: tmp_15_95_0_1_1 (10245)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10216  %tmp_15_95_0_1_1 = mul nsw i32 %A_0_load_289, %B_0_load_31

ST_149: A_0_load_292 (10246)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10217  %A_0_load_292 = load i32* %A_0_addr_292, align 4

ST_149: tmp_15_95_0_1_2 (10247)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10218  %tmp_15_95_0_1_2 = mul nsw i32 %A_0_load_292, %B_0_load_32

ST_149: tmp_15_95_0_2 (10248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10219  %tmp_15_95_0_2 = mul nsw i32 %A_0_load_287, %B_0_load_33

ST_149: tmp_15_95_0_2_1 (10249)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10220  %tmp_15_95_0_2_1 = mul nsw i32 %A_0_load_290, %B_0_load_34

ST_149: A_0_load_293 (10250)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10221  %A_0_load_293 = load i32* %A_0_addr_293, align 4

ST_149: tmp_15_95_0_2_2 (10251)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10222  %tmp_15_95_0_2_2 = mul nsw i32 %A_0_load_293, %B_0_load_35

ST_149: tmp_15_95_1_1_1 (10257)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10228  %tmp_15_95_1_1_1 = mul nsw i32 %A_1_load_289, %B_1_load_31

ST_149: A_1_load_292 (10258)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10229  %A_1_load_292 = load i32* %A_1_addr_292, align 4

ST_149: tmp_15_95_1_1_2 (10259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10230  %tmp_15_95_1_1_2 = mul nsw i32 %A_1_load_292, %B_1_load_32

ST_149: tmp_15_95_1_2 (10260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10231  %tmp_15_95_1_2 = mul nsw i32 %A_1_load_287, %B_1_load_33

ST_149: tmp_15_95_1_2_1 (10261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10232  %tmp_15_95_1_2_1 = mul nsw i32 %A_1_load_290, %B_1_load_34

ST_149: A_1_load_293 (10262)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10233  %A_1_load_293 = load i32* %A_1_addr_293, align 4

ST_149: tmp_15_95_1_2_2 (10263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10234  %tmp_15_95_1_2_2 = mul nsw i32 %A_1_load_293, %B_1_load_35

ST_149: tmp_15_95_2_0_2 (10267)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10238  %tmp_15_95_2_0_2 = mul nsw i32 %A_2_load_291, %B_2_load_29

ST_149: tmp_15_95_2_1 (10268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10239  %tmp_15_95_2_1 = mul nsw i32 %A_2_load_286, %B_2_load_30

ST_149: tmp_15_95_2_1_1 (10269)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10240  %tmp_15_95_2_1_1 = mul nsw i32 %A_2_load_289, %B_2_load_31

ST_149: A_2_load_292 (10270)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10241  %A_2_load_292 = load i32* %A_2_addr_292, align 4

ST_149: tmp_15_95_2_1_2 (10271)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10242  %tmp_15_95_2_1_2 = mul nsw i32 %A_2_load_292, %B_2_load_32

ST_149: tmp_15_95_2_2 (10272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10243  %tmp_15_95_2_2 = mul nsw i32 %A_2_load_287, %B_2_load_33

ST_149: tmp_15_95_2_2_1 (10273)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10244  %tmp_15_95_2_2_1 = mul nsw i32 %A_2_load_290, %B_2_load_34

ST_149: A_2_load_293 (10274)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10245  %A_2_load_293 = load i32* %A_2_addr_293, align 4

ST_149: tmp_15_95_2_2_2 (10275)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10246  %tmp_15_95_2_2_2 = mul nsw i32 %A_2_load_293, %B_2_load_35

ST_149: tmp2381 (10278)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10249  %tmp2381 = add i32 %tmp_15_95_0_1_2, %tmp_15_95_0_1_1

ST_149: tmp2380 (10279)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10250  %tmp2380 = add i32 %tmp_15_95_0_1, %tmp2381

ST_149: tmp2377 (10280)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10251  %tmp2377 = add i32 %tmp2378, %tmp2380

ST_149: tmp2384 (10281)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10252  %tmp2384 = add i32 %tmp_15_95_0_2_2, %tmp_15_95_0_2_1

ST_149: tmp2383 (10282)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10253  %tmp2383 = add i32 %tmp_15_95_0_2, %tmp2384

ST_149: tmp2382 (10286)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10257  %tmp2382 = add i32 %tmp2383, %tmp2385

ST_149: tmp2376 (10287)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10258  %tmp2376 = add i32 %tmp2377, %tmp2382

ST_149: tmp2391 (10288)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10259  %tmp2391 = add i32 %tmp_15_95_1_2, %tmp_15_95_1_1_2

ST_149: tmp2390 (10289)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10260  %tmp2390 = add i32 %tmp_15_95_1_1_1, %tmp2391

ST_149: tmp2393 (10290)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10261  %tmp2393 = add i32 %tmp_15_95_1_2_2, %tmp_15_95_1_2_1

ST_149: tmp2392 (10292)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10263  %tmp2392 = add i32 %tmp2393, %tmp2394

ST_149: tmp2389 (10293)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10264  %tmp2389 = add i32 %tmp2390, %tmp2392

ST_149: tmp2397 (10294)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10265  %tmp2397 = add i32 %tmp_15_95_2_1_1, %tmp_15_95_2_1

ST_149: tmp2396 (10295)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10266  %tmp2396 = add i32 %tmp_15_95_2_0_2, %tmp2397

ST_149: tmp2399 (10296)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10267  %tmp2399 = add i32 %tmp_15_95_2_2, %tmp_15_95_2_1_2

ST_149: tmp2400 (10297)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10268  %tmp2400 = add i32 %tmp_15_95_2_2_2, %tmp_15_95_2_2_1

ST_149: tmp2398 (10298)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10269  %tmp2398 = add i32 %tmp2399, %tmp2400

ST_149: tmp2395 (10299)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10270  %tmp2395 = add i32 %tmp2396, %tmp2398

ST_149: tmp2388 (10300)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10271  %tmp2388 = add i32 %tmp2389, %tmp2395

ST_149: result_3_95_2_2_2 (10301)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10272  %result_3_95_2_2_2 = add nsw i32 %tmp2376, %tmp2388

ST_149: A_0_load_294 (10305)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10276  %A_0_load_294 = load i32* %A_0_addr_294, align 4

ST_149: tmp_15_96_0_1 (10307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10278  %tmp_15_96_0_1 = mul nsw i32 %A_0_load_289, %B_0_load_30

ST_149: A_0_load_295 (10309)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10280  %A_0_load_295 = load i32* %A_0_addr_295, align 4

ST_149: A_1_load_294 (10317)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10288  %A_1_load_294 = load i32* %A_1_addr_294, align 4

ST_149: A_1_load_295 (10321)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10292  %A_1_load_295 = load i32* %A_1_addr_295, align 4

ST_149: A_2_load_294 (10329)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10300  %A_2_load_294 = load i32* %A_2_addr_294, align 4

ST_149: A_2_load_295 (10333)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10304  %A_2_load_295 = load i32* %A_2_addr_295, align 4


 <State 150>: 7.32ns
ST_150: tmp_113 (388)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:359  %tmp_113 = add i17 %tmp_14, 99

ST_150: tmp_115_cast (389)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:360  %tmp_115_cast = sext i17 %tmp_113 to i64

ST_150: A_0_addr_297 (390)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:361  %A_0_addr_297 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_115_cast

ST_150: A_1_addr_297 (862)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:833  %A_1_addr_297 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_115_cast

ST_150: A_2_addr_297 (1086)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1057  %A_2_addr_297 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_115_cast

ST_150: tmp_334 (1498)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1469  %tmp_334 = add i22 %tmp_239, 95

ST_150: tmp_336_cast (1499)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1470  %tmp_336_cast = sext i22 %tmp_334 to i64

ST_150: C_addr_95 (1500)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1471  %C_addr_95 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_336_cast

ST_150: tmp_788 (3321)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3292  %tmp_788 = add i17 %tmp_690, 98

ST_150: tmp_789_cast (3322)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3293  %tmp_789_cast = sext i17 %tmp_788 to i64

ST_150: A_0_addr_296 (3323)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3294  %A_0_addr_296 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_789_cast

ST_150: A_1_addr_296 (3797)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3768  %A_1_addr_296 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_789_cast

ST_150: A_2_addr_296 (4021)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3992  %A_2_addr_296 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_789_cast

ST_150: StgValue_9475 (10239)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10210  store i32 %result_3_94_2_2_2, i32* %C_addr_94, align 4

ST_150: StgValue_9476 (10302)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10273  store i32 %result_3_95_2_2_2, i32* %C_addr_95, align 4

ST_150: tmp_15_96_0_0_1 (10304)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10275  %tmp_15_96_0_0_1 = mul nsw i32 %A_0_load_291, %B_0_load_28

ST_150: A_0_load_294 (10305)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10276  %A_0_load_294 = load i32* %A_0_addr_294, align 4

ST_150: tmp_15_96_0_0_2 (10306)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10277  %tmp_15_96_0_0_2 = mul nsw i32 %A_0_load_294, %B_0_load_29

ST_150: tmp_15_96_0_1_1 (10308)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10279  %tmp_15_96_0_1_1 = mul nsw i32 %A_0_load_292, %B_0_load_31

ST_150: A_0_load_295 (10309)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10280  %A_0_load_295 = load i32* %A_0_addr_295, align 4

ST_150: tmp_15_96_0_1_2 (10310)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10281  %tmp_15_96_0_1_2 = mul nsw i32 %A_0_load_295, %B_0_load_32

ST_150: A_0_load_296 (10313)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10284  %A_0_load_296 = load i32* %A_0_addr_296, align 4

ST_150: tmp_15_96_1 (10315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10286  %tmp_15_96_1 = mul nsw i32 %A_1_load_288, %B_1_load_27

ST_150: tmp_15_96_1_0_1 (10316)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10287  %tmp_15_96_1_0_1 = mul nsw i32 %A_1_load_291, %B_1_load_28

ST_150: A_1_load_294 (10317)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10288  %A_1_load_294 = load i32* %A_1_addr_294, align 4

ST_150: tmp_15_96_1_0_2 (10318)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10289  %tmp_15_96_1_0_2 = mul nsw i32 %A_1_load_294, %B_1_load_29

ST_150: tmp_15_96_1_1 (10319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10290  %tmp_15_96_1_1 = mul nsw i32 %A_1_load_289, %B_1_load_30

ST_150: A_1_load_295 (10321)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10292  %A_1_load_295 = load i32* %A_1_addr_295, align 4

ST_150: A_1_load_296 (10325)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10296  %A_1_load_296 = load i32* %A_1_addr_296, align 4

ST_150: A_2_load_294 (10329)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10300  %A_2_load_294 = load i32* %A_2_addr_294, align 4

ST_150: A_2_load_295 (10333)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10304  %A_2_load_295 = load i32* %A_2_addr_295, align 4

ST_150: A_2_load_296 (10337)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10308  %A_2_load_296 = load i32* %A_2_addr_296, align 4

ST_150: tmp2404 (10339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10310  %tmp2404 = add i32 %tmp_15_96_0_0_2, %tmp_15_95

ST_150: tmp2403 (10340)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10311  %tmp2403 = add i32 %tmp_15_96_0_0_1, %tmp2404

ST_150: tmp2406 (10341)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10312  %tmp2406 = add i32 %tmp_15_96_0_1_2, %tmp_15_96_0_1_1

ST_150: tmp2405 (10342)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10313  %tmp2405 = add i32 %tmp_15_96_0_1, %tmp2406

ST_150: tmp2402 (10343)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10314  %tmp2402 = add i32 %tmp2403, %tmp2405

ST_150: tmp2411 (10346)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10317  %tmp2411 = add i32 %tmp_15_96_1_0_1, %tmp_15_96_1

ST_150: tmp2412 (10347)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10318  %tmp2412 = add i32 %tmp_15_96_1_1, %tmp_15_96_1_0_2

ST_150: tmp2410 (10348)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10319  %tmp2410 = add i32 %tmp2411, %tmp2412

ST_150: B_0_load_36 (10366)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10337  %B_0_load_36 = load i32* %B_0_addr, align 4

ST_150: B_0_load_37 (10368)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10339  %B_0_load_37 = load i32* %B_0_addr_1, align 4

ST_150: A_0_load_297 (10370)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10341  %A_0_load_297 = load i32* %A_0_addr_297, align 4

ST_150: A_1_load_297 (10386)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10357  %A_1_load_297 = load i32* %A_1_addr_297, align 4

ST_150: A_2_load_297 (10398)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10369  %A_2_load_297 = load i32* %A_2_addr_297, align 4


 <State 151>: 8.21ns
ST_151: tmp_563 (2190)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2161  %tmp_563 = add i17 %tmp_464, 99

ST_151: tmp_564_cast (2191)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2162  %tmp_564_cast = sext i17 %tmp_563 to i64

ST_151: A_0_addr_298 (2192)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2163  %A_0_addr_298 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_564_cast

ST_151: A_1_addr_298 (2664)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2635  %A_1_addr_298 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_564_cast

ST_151: A_2_addr_298 (2888)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2859  %A_2_addr_298 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_564_cast

ST_151: tmp_789 (3324)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3295  %tmp_789 = add i17 %tmp_690, 99

ST_151: tmp_790_cast (3325)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3296  %tmp_790_cast = sext i17 %tmp_789 to i64

ST_151: A_0_addr_299 (3326)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3297  %A_0_addr_299 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_790_cast

ST_151: A_1_addr_299 (3798)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3769  %A_1_addr_299 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_790_cast

ST_151: A_2_addr_299 (4022)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3993  %A_2_addr_299 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_790_cast

ST_151: StgValue_9517 (10302)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10273  store i32 %result_3_95_2_2_2, i32* %C_addr_95, align 4

ST_151: tmp_15_96_0_2 (10311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10282  %tmp_15_96_0_2 = mul nsw i32 %A_0_load_290, %B_0_load_33

ST_151: tmp_15_96_0_2_1 (10312)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10283  %tmp_15_96_0_2_1 = mul nsw i32 %A_0_load_293, %B_0_load_34

ST_151: A_0_load_296 (10313)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10284  %A_0_load_296 = load i32* %A_0_addr_296, align 4

ST_151: tmp_15_96_0_2_2 (10314)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10285  %tmp_15_96_0_2_2 = mul nsw i32 %A_0_load_296, %B_0_load_35

ST_151: tmp_15_96_1_1_1 (10320)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10291  %tmp_15_96_1_1_1 = mul nsw i32 %A_1_load_292, %B_1_load_31

ST_151: tmp_15_96_1_1_2 (10322)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10293  %tmp_15_96_1_1_2 = mul nsw i32 %A_1_load_295, %B_1_load_32

ST_151: tmp_15_96_1_2 (10323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10294  %tmp_15_96_1_2 = mul nsw i32 %A_1_load_290, %B_1_load_33

ST_151: tmp_15_96_1_2_1 (10324)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10295  %tmp_15_96_1_2_1 = mul nsw i32 %A_1_load_293, %B_1_load_34

ST_151: A_1_load_296 (10325)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10296  %A_1_load_296 = load i32* %A_1_addr_296, align 4

ST_151: tmp_15_96_1_2_2 (10326)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10297  %tmp_15_96_1_2_2 = mul nsw i32 %A_1_load_296, %B_1_load_35

ST_151: tmp_15_96_2 (10327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10298  %tmp_15_96_2 = mul nsw i32 %A_2_load_288, %B_2_load_27

ST_151: tmp_15_96_2_0_1 (10328)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10299  %tmp_15_96_2_0_1 = mul nsw i32 %A_2_load_291, %B_2_load_28

ST_151: tmp_15_96_2_0_2 (10330)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10301  %tmp_15_96_2_0_2 = mul nsw i32 %A_2_load_294, %B_2_load_29

ST_151: tmp_15_96_2_1 (10331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10302  %tmp_15_96_2_1 = mul nsw i32 %A_2_load_289, %B_2_load_30

ST_151: tmp_15_96_2_1_1 (10332)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10303  %tmp_15_96_2_1_1 = mul nsw i32 %A_2_load_292, %B_2_load_31

ST_151: tmp_15_96_2_1_2 (10334)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10305  %tmp_15_96_2_1_2 = mul nsw i32 %A_2_load_295, %B_2_load_32

ST_151: tmp_15_96_2_2 (10335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10306  %tmp_15_96_2_2 = mul nsw i32 %A_2_load_290, %B_2_load_33

ST_151: tmp_15_96_2_2_1 (10336)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10307  %tmp_15_96_2_2_1 = mul nsw i32 %A_2_load_293, %B_2_load_34

ST_151: A_2_load_296 (10337)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10308  %A_2_load_296 = load i32* %A_2_addr_296, align 4

ST_151: tmp_15_96_2_2_2 (10338)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10309  %tmp_15_96_2_2_2 = mul nsw i32 %A_2_load_296, %B_2_load_35

ST_151: tmp2409 (10344)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10315  %tmp2409 = add i32 %tmp_15_96_0_2_2, %tmp_15_96_0_2_1

ST_151: tmp2408 (10345)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10316  %tmp2408 = add i32 %tmp_15_96_0_2, %tmp2409

ST_151: tmp2407 (10349)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10320  %tmp2407 = add i32 %tmp2408, %tmp2410

ST_151: tmp2401 (10350)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10321  %tmp2401 = add i32 %tmp2402, %tmp2407

ST_151: tmp2416 (10351)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10322  %tmp2416 = add i32 %tmp_15_96_1_2, %tmp_15_96_1_1_2

ST_151: tmp2415 (10352)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10323  %tmp2415 = add i32 %tmp_15_96_1_1_1, %tmp2416

ST_151: tmp2418 (10353)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10324  %tmp2418 = add i32 %tmp_15_96_1_2_2, %tmp_15_96_1_2_1

ST_151: tmp2419 (10354)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10325  %tmp2419 = add i32 %tmp_15_96_2_0_1, %tmp_15_96_2

ST_151: tmp2417 (10355)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10326  %tmp2417 = add i32 %tmp2418, %tmp2419

ST_151: tmp2414 (10356)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10327  %tmp2414 = add i32 %tmp2415, %tmp2417

ST_151: tmp2422 (10357)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10328  %tmp2422 = add i32 %tmp_15_96_2_1_1, %tmp_15_96_2_1

ST_151: tmp2421 (10358)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10329  %tmp2421 = add i32 %tmp_15_96_2_0_2, %tmp2422

ST_151: tmp2424 (10359)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10330  %tmp2424 = add i32 %tmp_15_96_2_2, %tmp_15_96_2_1_2

ST_151: tmp2425 (10360)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10331  %tmp2425 = add i32 %tmp_15_96_2_2_2, %tmp_15_96_2_2_1

ST_151: tmp2423 (10361)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10332  %tmp2423 = add i32 %tmp2424, %tmp2425

ST_151: tmp2420 (10362)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10333  %tmp2420 = add i32 %tmp2421, %tmp2423

ST_151: tmp2413 (10363)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10334  %tmp2413 = add i32 %tmp2414, %tmp2420

ST_151: result_3_96_2_2_2 (10364)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10335  %result_3_96_2_2_2 = add nsw i32 %tmp2401, %tmp2413

ST_151: B_0_load_36 (10366)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10337  %B_0_load_36 = load i32* %B_0_addr, align 4

ST_151: B_0_load_37 (10368)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10339  %B_0_load_37 = load i32* %B_0_addr_1, align 4

ST_151: A_0_load_297 (10370)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10341  %A_0_load_297 = load i32* %A_0_addr_297, align 4

ST_151: B_0_load_38 (10371)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10342  %B_0_load_38 = load i32* %B_0_addr_2, align 4

ST_151: B_0_load_39 (10373)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10344  %B_0_load_39 = load i32* %B_0_addr_3, align 4

ST_151: A_0_load_298 (10377)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10348  %A_0_load_298 = load i32* %A_0_addr_298, align 4

ST_151: A_0_load_299 (10382)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10353  %A_0_load_299 = load i32* %A_0_addr_299, align 4

ST_151: tmp_15_97_1 (10384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10355  %tmp_15_97_1 = mul nsw i32 %A_1_load_291, %B_1_load_27

ST_151: tmp_15_97_1_0_1 (10385)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10356  %tmp_15_97_1_0_1 = mul nsw i32 %A_1_load_294, %B_1_load_28

ST_151: A_1_load_297 (10386)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10357  %A_1_load_297 = load i32* %A_1_addr_297, align 4

ST_151: tmp_15_97_1_0_2 (10387)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10358  %tmp_15_97_1_0_2 = mul nsw i32 %A_1_load_297, %B_1_load_29

ST_151: tmp_15_97_1_1 (10388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10359  %tmp_15_97_1_1 = mul nsw i32 %A_1_load_292, %B_1_load_30

ST_151: A_1_load_298 (10390)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10361  %A_1_load_298 = load i32* %A_1_addr_298, align 4

ST_151: A_1_load_299 (10394)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10365  %A_1_load_299 = load i32* %A_1_addr_299, align 4

ST_151: A_2_load_297 (10398)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10369  %A_2_load_297 = load i32* %A_2_addr_297, align 4

ST_151: A_2_load_298 (10402)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10373  %A_2_load_298 = load i32* %A_2_addr_298, align 4

ST_151: A_2_load_299 (10406)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10377  %A_2_load_299 = load i32* %A_2_addr_299, align 4

ST_151: tmp2436 (10415)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10386  %tmp2436 = add i32 %tmp_15_97_1_0_1, %tmp_15_97_1

ST_151: tmp2437 (10416)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10387  %tmp2437 = add i32 %tmp_15_97_1_1, %tmp_15_97_1_0_2

ST_151: tmp2435 (10417)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10388  %tmp2435 = add i32 %tmp2436, %tmp2437


 <State 152>: 7.32ns
ST_152: tmp_114 (391)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:362  %tmp_114 = add i17 %tmp_14, 100

ST_152: tmp_116_cast (392)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:363  %tmp_116_cast = sext i17 %tmp_114 to i64

ST_152: A_0_addr_300 (393)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:364  %A_0_addr_300 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_116_cast

ST_152: A_1_addr_300 (863)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:834  %A_1_addr_300 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_116_cast

ST_152: A_2_addr_300 (1087)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1058  %A_2_addr_300 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_116_cast

ST_152: tmp_335 (1501)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1472  %tmp_335 = add i22 %tmp_239, 96

ST_152: tmp_337_cast (1502)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1473  %tmp_337_cast = sext i22 %tmp_335 to i64

ST_152: C_addr_96 (1503)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1474  %C_addr_96 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_337_cast

ST_152: tmp_564 (2193)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2164  %tmp_564 = add i17 %tmp_464, 100

ST_152: tmp_565_cast (2194)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2165  %tmp_565_cast = sext i17 %tmp_564 to i64

ST_152: A_0_addr_301 (2195)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2166  %A_0_addr_301 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_565_cast

ST_152: A_1_addr_301 (2665)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2636  %A_1_addr_301 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_565_cast

ST_152: A_2_addr_301 (2889)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2860  %A_2_addr_301 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_565_cast

ST_152: StgValue_9589 (10365)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10336  store i32 %result_3_96_2_2_2, i32* %C_addr_96, align 4

ST_152: B_0_load_38 (10371)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10342  %B_0_load_38 = load i32* %B_0_addr_2, align 4

ST_152: B_0_load_39 (10373)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10344  %B_0_load_39 = load i32* %B_0_addr_3, align 4

ST_152: B_0_load_40 (10375)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10346  %B_0_load_40 = load i32* %B_0_addr_4, align 4

ST_152: A_0_load_298 (10377)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10348  %A_0_load_298 = load i32* %A_0_addr_298, align 4

ST_152: B_0_load_41 (10378)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10349  %B_0_load_41 = load i32* %B_0_addr_5, align 4

ST_152: A_0_load_299 (10382)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10353  %A_0_load_299 = load i32* %A_0_addr_299, align 4

ST_152: tmp_15_97_1_1_1 (10389)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10360  %tmp_15_97_1_1_1 = mul nsw i32 %A_1_load_295, %B_1_load_31

ST_152: A_1_load_298 (10390)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10361  %A_1_load_298 = load i32* %A_1_addr_298, align 4

ST_152: tmp_15_97_1_1_2 (10391)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10362  %tmp_15_97_1_1_2 = mul nsw i32 %A_1_load_298, %B_1_load_32

ST_152: tmp_15_97_1_2 (10392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10363  %tmp_15_97_1_2 = mul nsw i32 %A_1_load_293, %B_1_load_33

ST_152: tmp_15_97_1_2_1 (10393)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10364  %tmp_15_97_1_2_1 = mul nsw i32 %A_1_load_296, %B_1_load_34

ST_152: A_1_load_299 (10394)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10365  %A_1_load_299 = load i32* %A_1_addr_299, align 4

ST_152: tmp_15_97_1_2_2 (10395)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10366  %tmp_15_97_1_2_2 = mul nsw i32 %A_1_load_299, %B_1_load_35

ST_152: tmp_15_97_2 (10396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10367  %tmp_15_97_2 = mul nsw i32 %A_2_load_291, %B_2_load_27

ST_152: tmp_15_97_2_0_1 (10397)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10368  %tmp_15_97_2_0_1 = mul nsw i32 %A_2_load_294, %B_2_load_28

ST_152: tmp_15_97_2_0_2 (10399)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10370  %tmp_15_97_2_0_2 = mul nsw i32 %A_2_load_297, %B_2_load_29

ST_152: tmp_15_97_2_1 (10400)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10371  %tmp_15_97_2_1 = mul nsw i32 %A_2_load_292, %B_2_load_30

ST_152: tmp_15_97_2_1_1 (10401)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10372  %tmp_15_97_2_1_1 = mul nsw i32 %A_2_load_295, %B_2_load_31

ST_152: A_2_load_298 (10402)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10373  %A_2_load_298 = load i32* %A_2_addr_298, align 4

ST_152: tmp_15_97_2_1_2 (10403)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10374  %tmp_15_97_2_1_2 = mul nsw i32 %A_2_load_298, %B_2_load_32

ST_152: tmp_15_97_2_2 (10404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10375  %tmp_15_97_2_2 = mul nsw i32 %A_2_load_293, %B_2_load_33

ST_152: tmp_15_97_2_2_1 (10405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10376  %tmp_15_97_2_2_1 = mul nsw i32 %A_2_load_296, %B_2_load_34

ST_152: A_2_load_299 (10406)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10377  %A_2_load_299 = load i32* %A_2_addr_299, align 4

ST_152: tmp_15_97_2_2_2 (10407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10378  %tmp_15_97_2_2_2 = mul nsw i32 %A_2_load_299, %B_2_load_35

ST_152: tmp2441 (10420)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10391  %tmp2441 = add i32 %tmp_15_97_1_2, %tmp_15_97_1_1_2

ST_152: tmp2440 (10421)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10392  %tmp2440 = add i32 %tmp_15_97_1_1_1, %tmp2441

ST_152: tmp2443 (10422)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10393  %tmp2443 = add i32 %tmp_15_97_1_2_2, %tmp_15_97_1_2_1

ST_152: tmp2444 (10423)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10394  %tmp2444 = add i32 %tmp_15_97_2_0_1, %tmp_15_97_2

ST_152: tmp2442 (10424)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10395  %tmp2442 = add i32 %tmp2443, %tmp2444

ST_152: tmp2439 (10425)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10396  %tmp2439 = add i32 %tmp2440, %tmp2442

ST_152: tmp2447 (10426)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10397  %tmp2447 = add i32 %tmp_15_97_2_1_1, %tmp_15_97_2_1

ST_152: tmp2446 (10427)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10398  %tmp2446 = add i32 %tmp_15_97_2_0_2, %tmp2447

ST_152: tmp2449 (10428)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10399  %tmp2449 = add i32 %tmp_15_97_2_2, %tmp_15_97_2_1_2

ST_152: tmp2450 (10429)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10400  %tmp2450 = add i32 %tmp_15_97_2_2_2, %tmp_15_97_2_2_1

ST_152: tmp2448 (10430)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10401  %tmp2448 = add i32 %tmp2449, %tmp2450

ST_152: tmp2445 (10431)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10402  %tmp2445 = add i32 %tmp2446, %tmp2448

ST_152: A_0_load_300 (10437)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10408  %A_0_load_300 = load i32* %A_0_addr_300, align 4

ST_152: A_0_load_301 (10441)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10412  %A_0_load_301 = load i32* %A_0_addr_301, align 4

ST_152: A_1_load_300 (10449)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10420  %A_1_load_300 = load i32* %A_1_addr_300, align 4

ST_152: A_1_load_301 (10453)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10424  %A_1_load_301 = load i32* %A_1_addr_301, align 4

ST_152: A_2_load_300 (10461)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10432  %A_2_load_300 = load i32* %A_2_addr_300, align 4

ST_152: A_2_load_301 (10465)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10436  %A_2_load_301 = load i32* %A_2_addr_301, align 4


 <State 153>: 8.21ns
ST_153: tmp_115 (394)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:365  %tmp_115 = add i17 %tmp_14, 101

ST_153: tmp_117_cast (395)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:366  %tmp_117_cast = sext i17 %tmp_115 to i64

ST_153: A_0_addr_303 (396)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:367  %A_0_addr_303 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_117_cast

ST_153: A_1_addr_303 (864)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:835  %A_1_addr_303 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_117_cast

ST_153: A_2_addr_303 (1088)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1059  %A_2_addr_303 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_117_cast

ST_153: tmp_790 (3327)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3298  %tmp_790 = add i17 %tmp_690, 100

ST_153: tmp_791_cast (3328)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3299  %tmp_791_cast = sext i17 %tmp_790 to i64

ST_153: A_0_addr_302 (3329)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3300  %A_0_addr_302 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_791_cast

ST_153: A_1_addr_302 (3799)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3770  %A_1_addr_302 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_791_cast

ST_153: A_2_addr_302 (4023)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3994  %A_2_addr_302 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_791_cast

ST_153: StgValue_9642 (10365)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10336  store i32 %result_3_96_2_2_2, i32* %C_addr_96, align 4

ST_153: tmp_15_96 (10367)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10338  %tmp_15_96 = mul nsw i32 %A_0_load_291, %B_0_load_36

ST_153: tmp_15_97_0_0_1 (10369)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10340  %tmp_15_97_0_0_1 = mul nsw i32 %A_0_load_294, %B_0_load_37

ST_153: tmp_15_97_0_0_2 (10372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10343  %tmp_15_97_0_0_2 = mul nsw i32 %A_0_load_297, %B_0_load_38

ST_153: tmp_15_97_0_1 (10374)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10345  %tmp_15_97_0_1 = mul nsw i32 %A_0_load_292, %B_0_load_39

ST_153: B_0_load_40 (10375)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10346  %B_0_load_40 = load i32* %B_0_addr_4, align 4

ST_153: tmp_15_97_0_1_1 (10376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10347  %tmp_15_97_0_1_1 = mul nsw i32 %A_0_load_295, %B_0_load_40

ST_153: B_0_load_41 (10378)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10349  %B_0_load_41 = load i32* %B_0_addr_5, align 4

ST_153: tmp_15_97_0_1_2 (10379)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10350  %tmp_15_97_0_1_2 = mul nsw i32 %A_0_load_298, %B_0_load_41

ST_153: tmp_15_97_0_2 (10380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10351  %tmp_15_97_0_2 = mul nsw i32 %A_0_load_293, %B_0_load_33

ST_153: tmp_15_97_0_2_1 (10381)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10352  %tmp_15_97_0_2_1 = mul nsw i32 %A_0_load_296, %B_0_load_34

ST_153: tmp_15_97_0_2_2 (10383)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10354  %tmp_15_97_0_2_2 = mul nsw i32 %A_0_load_299, %B_0_load_35

ST_153: tmp2429 (10408)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10379  %tmp2429 = add i32 %tmp_15_97_0_0_2, %tmp_15_96

ST_153: tmp2428 (10409)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10380  %tmp2428 = add i32 %tmp_15_97_0_0_1, %tmp2429

ST_153: tmp2431 (10410)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10381  %tmp2431 = add i32 %tmp_15_97_0_1_2, %tmp_15_97_0_1_1

ST_153: tmp2430 (10411)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10382  %tmp2430 = add i32 %tmp_15_97_0_1, %tmp2431

ST_153: tmp2427 (10412)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10383  %tmp2427 = add i32 %tmp2428, %tmp2430

ST_153: tmp2434 (10413)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10384  %tmp2434 = add i32 %tmp_15_97_0_2_2, %tmp_15_97_0_2_1

ST_153: tmp2433 (10414)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10385  %tmp2433 = add i32 %tmp_15_97_0_2, %tmp2434

ST_153: tmp2432 (10418)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10389  %tmp2432 = add i32 %tmp2433, %tmp2435

ST_153: tmp2426 (10419)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10390  %tmp2426 = add i32 %tmp2427, %tmp2432

ST_153: tmp2438 (10432)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10403  %tmp2438 = add i32 %tmp2439, %tmp2445

ST_153: result_3_97_2_2_2 (10433)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10404  %result_3_97_2_2_2 = add nsw i32 %tmp2426, %tmp2438

ST_153: tmp_15_97 (10435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10406  %tmp_15_97 = mul nsw i32 %A_0_load_294, %B_0_load_36

ST_153: tmp_15_98_0_0_1 (10436)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10407  %tmp_15_98_0_0_1 = mul nsw i32 %A_0_load_297, %B_0_load_37

ST_153: A_0_load_300 (10437)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10408  %A_0_load_300 = load i32* %A_0_addr_300, align 4

ST_153: tmp_15_98_0_0_2 (10438)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10409  %tmp_15_98_0_0_2 = mul nsw i32 %A_0_load_300, %B_0_load_38

ST_153: tmp_15_98_0_1 (10439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10410  %tmp_15_98_0_1 = mul nsw i32 %A_0_load_295, %B_0_load_39

ST_153: tmp_15_98_0_1_1 (10440)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10411  %tmp_15_98_0_1_1 = mul nsw i32 %A_0_load_298, %B_0_load_40

ST_153: A_0_load_301 (10441)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10412  %A_0_load_301 = load i32* %A_0_addr_301, align 4

ST_153: tmp_15_98_0_1_2 (10442)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10413  %tmp_15_98_0_1_2 = mul nsw i32 %A_0_load_301, %B_0_load_41

ST_153: A_0_load_302 (10445)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10416  %A_0_load_302 = load i32* %A_0_addr_302, align 4

ST_153: tmp_15_98_1 (10447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10418  %tmp_15_98_1 = mul nsw i32 %A_1_load_294, %B_1_load_27

ST_153: tmp_15_98_1_0_1 (10448)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10419  %tmp_15_98_1_0_1 = mul nsw i32 %A_1_load_297, %B_1_load_28

ST_153: A_1_load_300 (10449)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10420  %A_1_load_300 = load i32* %A_1_addr_300, align 4

ST_153: tmp_15_98_1_0_2 (10450)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10421  %tmp_15_98_1_0_2 = mul nsw i32 %A_1_load_300, %B_1_load_29

ST_153: tmp_15_98_1_1 (10451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10422  %tmp_15_98_1_1 = mul nsw i32 %A_1_load_295, %B_1_load_30

ST_153: A_1_load_301 (10453)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10424  %A_1_load_301 = load i32* %A_1_addr_301, align 4

ST_153: A_1_load_302 (10457)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10428  %A_1_load_302 = load i32* %A_1_addr_302, align 4

ST_153: A_2_load_300 (10461)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10432  %A_2_load_300 = load i32* %A_2_addr_300, align 4

ST_153: tmp_15_98_2_0_2 (10462)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10433  %tmp_15_98_2_0_2 = mul nsw i32 %A_2_load_300, %B_2_load_29

ST_153: tmp_15_98_2_1 (10463)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10434  %tmp_15_98_2_1 = mul nsw i32 %A_2_load_295, %B_2_load_30

ST_153: tmp_15_98_2_1_1 (10464)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10435  %tmp_15_98_2_1_1 = mul nsw i32 %A_2_load_298, %B_2_load_31

ST_153: A_2_load_301 (10465)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10436  %A_2_load_301 = load i32* %A_2_addr_301, align 4

ST_153: A_2_load_302 (10469)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10440  %A_2_load_302 = load i32* %A_2_addr_302, align 4

ST_153: tmp2454 (10471)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10442  %tmp2454 = add i32 %tmp_15_98_0_0_2, %tmp_15_97

ST_153: tmp2453 (10472)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10443  %tmp2453 = add i32 %tmp_15_98_0_0_1, %tmp2454

ST_153: tmp2456 (10473)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10444  %tmp2456 = add i32 %tmp_15_98_0_1_2, %tmp_15_98_0_1_1

ST_153: tmp2455 (10474)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10445  %tmp2455 = add i32 %tmp_15_98_0_1, %tmp2456

ST_153: tmp2452 (10475)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10446  %tmp2452 = add i32 %tmp2453, %tmp2455

ST_153: tmp2461 (10478)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10449  %tmp2461 = add i32 %tmp_15_98_1_0_1, %tmp_15_98_1

ST_153: tmp2462 (10479)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10450  %tmp2462 = add i32 %tmp_15_98_1_1, %tmp_15_98_1_0_2

ST_153: tmp2460 (10480)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10451  %tmp2460 = add i32 %tmp2461, %tmp2462

ST_153: tmp2472 (10489)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10460  %tmp2472 = add i32 %tmp_15_98_2_1_1, %tmp_15_98_2_1

ST_153: tmp2471 (10490)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10461  %tmp2471 = add i32 %tmp_15_98_2_0_2, %tmp2472

ST_153: A_0_load_303 (10500)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10471  %A_0_load_303 = load i32* %A_0_addr_303, align 4

ST_153: A_1_load_303 (10512)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10483  %A_1_load_303 = load i32* %A_1_addr_303, align 4

ST_153: A_2_load_303 (10524)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10495  %A_2_load_303 = load i32* %A_2_addr_303, align 4


 <State 154>: 8.21ns
ST_154: tmp_336 (1504)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1475  %tmp_336 = add i22 %tmp_239, 97

ST_154: tmp_338_cast (1505)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1476  %tmp_338_cast = sext i22 %tmp_336 to i64

ST_154: C_addr_97 (1506)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1477  %C_addr_97 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_338_cast

ST_154: tmp_565 (2196)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2167  %tmp_565 = add i17 %tmp_464, 101

ST_154: tmp_566_cast (2197)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2168  %tmp_566_cast = sext i17 %tmp_565 to i64

ST_154: A_0_addr_304 (2198)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2169  %A_0_addr_304 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_566_cast

ST_154: A_1_addr_304 (2666)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2637  %A_1_addr_304 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_566_cast

ST_154: A_2_addr_304 (2890)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2861  %A_2_addr_304 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_566_cast

ST_154: tmp_791 (3330)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3301  %tmp_791 = add i17 %tmp_690, 101

ST_154: tmp_792_cast (3331)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3302  %tmp_792_cast = sext i17 %tmp_791 to i64

ST_154: A_0_addr_305 (3332)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3303  %A_0_addr_305 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_792_cast

ST_154: A_1_addr_305 (3800)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3771  %A_1_addr_305 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_792_cast

ST_154: A_2_addr_305 (4024)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3995  %A_2_addr_305 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_792_cast

ST_154: StgValue_9713 (10434)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10405  store i32 %result_3_97_2_2_2, i32* %C_addr_97, align 4

ST_154: tmp_15_98_0_2 (10443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10414  %tmp_15_98_0_2 = mul nsw i32 %A_0_load_296, %B_0_load_33

ST_154: tmp_15_98_0_2_1 (10444)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10415  %tmp_15_98_0_2_1 = mul nsw i32 %A_0_load_299, %B_0_load_34

ST_154: A_0_load_302 (10445)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10416  %A_0_load_302 = load i32* %A_0_addr_302, align 4

ST_154: tmp_15_98_0_2_2 (10446)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10417  %tmp_15_98_0_2_2 = mul nsw i32 %A_0_load_302, %B_0_load_35

ST_154: tmp_15_98_1_1_1 (10452)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10423  %tmp_15_98_1_1_1 = mul nsw i32 %A_1_load_298, %B_1_load_31

ST_154: tmp_15_98_1_1_2 (10454)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10425  %tmp_15_98_1_1_2 = mul nsw i32 %A_1_load_301, %B_1_load_32

ST_154: tmp_15_98_1_2 (10455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10426  %tmp_15_98_1_2 = mul nsw i32 %A_1_load_296, %B_1_load_33

ST_154: tmp_15_98_1_2_1 (10456)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10427  %tmp_15_98_1_2_1 = mul nsw i32 %A_1_load_299, %B_1_load_34

ST_154: A_1_load_302 (10457)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10428  %A_1_load_302 = load i32* %A_1_addr_302, align 4

ST_154: tmp_15_98_1_2_2 (10458)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10429  %tmp_15_98_1_2_2 = mul nsw i32 %A_1_load_302, %B_1_load_35

ST_154: tmp_15_98_2 (10459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10430  %tmp_15_98_2 = mul nsw i32 %A_2_load_294, %B_2_load_27

ST_154: tmp_15_98_2_0_1 (10460)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10431  %tmp_15_98_2_0_1 = mul nsw i32 %A_2_load_297, %B_2_load_28

ST_154: tmp_15_98_2_1_2 (10466)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10437  %tmp_15_98_2_1_2 = mul nsw i32 %A_2_load_301, %B_2_load_32

ST_154: tmp_15_98_2_2 (10467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10438  %tmp_15_98_2_2 = mul nsw i32 %A_2_load_296, %B_2_load_33

ST_154: tmp_15_98_2_2_1 (10468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10439  %tmp_15_98_2_2_1 = mul nsw i32 %A_2_load_299, %B_2_load_34

ST_154: A_2_load_302 (10469)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10440  %A_2_load_302 = load i32* %A_2_addr_302, align 4

ST_154: tmp_15_98_2_2_2 (10470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10441  %tmp_15_98_2_2_2 = mul nsw i32 %A_2_load_302, %B_2_load_35

ST_154: tmp2459 (10476)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10447  %tmp2459 = add i32 %tmp_15_98_0_2_2, %tmp_15_98_0_2_1

ST_154: tmp2458 (10477)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10448  %tmp2458 = add i32 %tmp_15_98_0_2, %tmp2459

ST_154: tmp2457 (10481)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10452  %tmp2457 = add i32 %tmp2458, %tmp2460

ST_154: tmp2451 (10482)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10453  %tmp2451 = add i32 %tmp2452, %tmp2457

ST_154: tmp2466 (10483)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10454  %tmp2466 = add i32 %tmp_15_98_1_2, %tmp_15_98_1_1_2

ST_154: tmp2465 (10484)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10455  %tmp2465 = add i32 %tmp_15_98_1_1_1, %tmp2466

ST_154: tmp2468 (10485)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10456  %tmp2468 = add i32 %tmp_15_98_1_2_2, %tmp_15_98_1_2_1

ST_154: tmp2469 (10486)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10457  %tmp2469 = add i32 %tmp_15_98_2_0_1, %tmp_15_98_2

ST_154: tmp2467 (10487)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10458  %tmp2467 = add i32 %tmp2468, %tmp2469

ST_154: tmp2464 (10488)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10459  %tmp2464 = add i32 %tmp2465, %tmp2467

ST_154: tmp2474 (10491)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10462  %tmp2474 = add i32 %tmp_15_98_2_2, %tmp_15_98_2_1_2

ST_154: tmp2475 (10492)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10463  %tmp2475 = add i32 %tmp_15_98_2_2_2, %tmp_15_98_2_2_1

ST_154: tmp2473 (10493)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10464  %tmp2473 = add i32 %tmp2474, %tmp2475

ST_154: tmp2470 (10494)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10465  %tmp2470 = add i32 %tmp2471, %tmp2473

ST_154: tmp2463 (10495)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10466  %tmp2463 = add i32 %tmp2464, %tmp2470

ST_154: result_3_98_2_2_2 (10496)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10467  %result_3_98_2_2_2 = add nsw i32 %tmp2451, %tmp2463

ST_154: A_0_load_303 (10500)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10471  %A_0_load_303 = load i32* %A_0_addr_303, align 4

ST_154: A_0_load_304 (10504)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10475  %A_0_load_304 = load i32* %A_0_addr_304, align 4

ST_154: A_0_load_305 (10508)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10479  %A_0_load_305 = load i32* %A_0_addr_305, align 4

ST_154: tmp_15_99_1 (10510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10481  %tmp_15_99_1 = mul nsw i32 %A_1_load_297, %B_1_load_27

ST_154: tmp_15_99_1_0_1 (10511)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10482  %tmp_15_99_1_0_1 = mul nsw i32 %A_1_load_300, %B_1_load_28

ST_154: A_1_load_303 (10512)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10483  %A_1_load_303 = load i32* %A_1_addr_303, align 4

ST_154: tmp_15_99_1_0_2 (10513)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10484  %tmp_15_99_1_0_2 = mul nsw i32 %A_1_load_303, %B_1_load_29

ST_154: tmp_15_99_1_1 (10514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10485  %tmp_15_99_1_1 = mul nsw i32 %A_1_load_298, %B_1_load_30

ST_154: A_1_load_304 (10516)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10487  %A_1_load_304 = load i32* %A_1_addr_304, align 4

ST_154: A_1_load_305 (10520)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10491  %A_1_load_305 = load i32* %A_1_addr_305, align 4

ST_154: tmp_15_99_2 (10522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10493  %tmp_15_99_2 = mul nsw i32 %A_2_load_297, %B_2_load_27

ST_154: tmp_15_99_2_0_1 (10523)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10494  %tmp_15_99_2_0_1 = mul nsw i32 %A_2_load_300, %B_2_load_28

ST_154: A_2_load_303 (10524)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10495  %A_2_load_303 = load i32* %A_2_addr_303, align 4

ST_154: A_2_load_304 (10528)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10499  %A_2_load_304 = load i32* %A_2_addr_304, align 4

ST_154: A_2_load_305 (10532)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10503  %A_2_load_305 = load i32* %A_2_addr_305, align 4

ST_154: tmp2486 (10541)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10512  %tmp2486 = add i32 %tmp_15_99_1_0_1, %tmp_15_99_1

ST_154: tmp2487 (10542)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10513  %tmp2487 = add i32 %tmp_15_99_1_1, %tmp_15_99_1_0_2

ST_154: tmp2485 (10543)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10514  %tmp2485 = add i32 %tmp2486, %tmp2487

ST_154: tmp2494 (10549)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10520  %tmp2494 = add i32 %tmp_15_99_2_0_1, %tmp_15_99_2

ST_154: tmp_15_100_2 (10585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10556  %tmp_15_100_2 = mul nsw i32 %A_2_load_300, %B_2_load_27

ST_154: tmp_15_100_2_0_1 (10586)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10557  %tmp_15_100_2_0_1 = mul nsw i32 %A_2_load_303, %B_2_load_28

ST_154: tmp2519 (10612)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10583  %tmp2519 = add i32 %tmp_15_100_2_0_1, %tmp_15_100_2


 <State 155>: 8.21ns
ST_155: tmp_116 (397)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:368  %tmp_116 = add i17 %tmp_14, 102

ST_155: tmp_118_cast (398)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:369  %tmp_118_cast = sext i17 %tmp_116 to i64

ST_155: A_0_addr_306 (399)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:370  %A_0_addr_306 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_118_cast

ST_155: A_1_addr_306 (865)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:836  %A_1_addr_306 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_118_cast

ST_155: A_2_addr_306 (1089)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1060  %A_2_addr_306 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_118_cast

ST_155: tmp_337 (1507)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1478  %tmp_337 = add i22 %tmp_239, 98

ST_155: tmp_339_cast (1508)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1479  %tmp_339_cast = sext i22 %tmp_337 to i64

ST_155: C_addr_98 (1509)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1480  %C_addr_98 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_339_cast

ST_155: tmp_566 (2199)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2170  %tmp_566 = add i17 %tmp_464, 102

ST_155: tmp_567_cast (2200)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2171  %tmp_567_cast = sext i17 %tmp_566 to i64

ST_155: A_0_addr_307 (2201)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2172  %A_0_addr_307 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_567_cast

ST_155: A_1_addr_307 (2667)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2638  %A_1_addr_307 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_567_cast

ST_155: A_2_addr_307 (2891)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2862  %A_2_addr_307 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_567_cast

ST_155: StgValue_9782 (10434)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10405  store i32 %result_3_97_2_2_2, i32* %C_addr_97, align 4

ST_155: StgValue_9783 (10497)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10468  store i32 %result_3_98_2_2_2, i32* %C_addr_98, align 4

ST_155: tmp_15_98 (10498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10469  %tmp_15_98 = mul nsw i32 %A_0_load_297, %B_0_load_36

ST_155: tmp_15_99_0_0_1 (10499)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10470  %tmp_15_99_0_0_1 = mul nsw i32 %A_0_load_300, %B_0_load_37

ST_155: tmp_15_99_0_0_2 (10501)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10472  %tmp_15_99_0_0_2 = mul nsw i32 %A_0_load_303, %B_0_load_38

ST_155: tmp_15_99_0_1 (10502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10473  %tmp_15_99_0_1 = mul nsw i32 %A_0_load_298, %B_0_load_39

ST_155: tmp_15_99_0_1_1 (10503)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10474  %tmp_15_99_0_1_1 = mul nsw i32 %A_0_load_301, %B_0_load_40

ST_155: A_0_load_304 (10504)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10475  %A_0_load_304 = load i32* %A_0_addr_304, align 4

ST_155: tmp_15_99_0_1_2 (10505)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10476  %tmp_15_99_0_1_2 = mul nsw i32 %A_0_load_304, %B_0_load_41

ST_155: tmp_15_99_0_2 (10506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10477  %tmp_15_99_0_2 = mul nsw i32 %A_0_load_299, %B_0_load_33

ST_155: tmp_15_99_0_2_1 (10507)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10478  %tmp_15_99_0_2_1 = mul nsw i32 %A_0_load_302, %B_0_load_34

ST_155: A_0_load_305 (10508)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10479  %A_0_load_305 = load i32* %A_0_addr_305, align 4

ST_155: tmp_15_99_0_2_2 (10509)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10480  %tmp_15_99_0_2_2 = mul nsw i32 %A_0_load_305, %B_0_load_35

ST_155: tmp_15_99_1_1_1 (10515)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10486  %tmp_15_99_1_1_1 = mul nsw i32 %A_1_load_301, %B_1_load_31

ST_155: A_1_load_304 (10516)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10487  %A_1_load_304 = load i32* %A_1_addr_304, align 4

ST_155: tmp_15_99_1_1_2 (10517)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10488  %tmp_15_99_1_1_2 = mul nsw i32 %A_1_load_304, %B_1_load_32

ST_155: tmp_15_99_1_2 (10518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10489  %tmp_15_99_1_2 = mul nsw i32 %A_1_load_299, %B_1_load_33

ST_155: tmp_15_99_1_2_1 (10519)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10490  %tmp_15_99_1_2_1 = mul nsw i32 %A_1_load_302, %B_1_load_34

ST_155: A_1_load_305 (10520)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10491  %A_1_load_305 = load i32* %A_1_addr_305, align 4

ST_155: tmp_15_99_1_2_2 (10521)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10492  %tmp_15_99_1_2_2 = mul nsw i32 %A_1_load_305, %B_1_load_35

ST_155: tmp_15_99_2_0_2 (10525)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10496  %tmp_15_99_2_0_2 = mul nsw i32 %A_2_load_303, %B_2_load_29

ST_155: tmp_15_99_2_1 (10526)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10497  %tmp_15_99_2_1 = mul nsw i32 %A_2_load_298, %B_2_load_30

ST_155: tmp_15_99_2_1_1 (10527)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10498  %tmp_15_99_2_1_1 = mul nsw i32 %A_2_load_301, %B_2_load_31

ST_155: A_2_load_304 (10528)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10499  %A_2_load_304 = load i32* %A_2_addr_304, align 4

ST_155: tmp_15_99_2_1_2 (10529)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10500  %tmp_15_99_2_1_2 = mul nsw i32 %A_2_load_304, %B_2_load_32

ST_155: tmp_15_99_2_2 (10530)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10501  %tmp_15_99_2_2 = mul nsw i32 %A_2_load_299, %B_2_load_33

ST_155: tmp_15_99_2_2_1 (10531)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10502  %tmp_15_99_2_2_1 = mul nsw i32 %A_2_load_302, %B_2_load_34

ST_155: A_2_load_305 (10532)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10503  %A_2_load_305 = load i32* %A_2_addr_305, align 4

ST_155: tmp_15_99_2_2_2 (10533)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10504  %tmp_15_99_2_2_2 = mul nsw i32 %A_2_load_305, %B_2_load_35

ST_155: tmp2479 (10534)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10505  %tmp2479 = add i32 %tmp_15_99_0_0_2, %tmp_15_98

ST_155: tmp2478 (10535)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10506  %tmp2478 = add i32 %tmp_15_99_0_0_1, %tmp2479

ST_155: tmp2481 (10536)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10507  %tmp2481 = add i32 %tmp_15_99_0_1_2, %tmp_15_99_0_1_1

ST_155: tmp2480 (10537)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10508  %tmp2480 = add i32 %tmp_15_99_0_1, %tmp2481

ST_155: tmp2477 (10538)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10509  %tmp2477 = add i32 %tmp2478, %tmp2480

ST_155: tmp2484 (10539)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10510  %tmp2484 = add i32 %tmp_15_99_0_2_2, %tmp_15_99_0_2_1

ST_155: tmp2483 (10540)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10511  %tmp2483 = add i32 %tmp_15_99_0_2, %tmp2484

ST_155: tmp2482 (10544)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10515  %tmp2482 = add i32 %tmp2483, %tmp2485

ST_155: tmp2476 (10545)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10516  %tmp2476 = add i32 %tmp2477, %tmp2482

ST_155: tmp2491 (10546)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10517  %tmp2491 = add i32 %tmp_15_99_1_2, %tmp_15_99_1_1_2

ST_155: tmp2490 (10547)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10518  %tmp2490 = add i32 %tmp_15_99_1_1_1, %tmp2491

ST_155: tmp2493 (10548)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10519  %tmp2493 = add i32 %tmp_15_99_1_2_2, %tmp_15_99_1_2_1

ST_155: tmp2492 (10550)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10521  %tmp2492 = add i32 %tmp2493, %tmp2494

ST_155: tmp2489 (10551)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10522  %tmp2489 = add i32 %tmp2490, %tmp2492

ST_155: tmp2497 (10552)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10523  %tmp2497 = add i32 %tmp_15_99_2_1_1, %tmp_15_99_2_1

ST_155: tmp2496 (10553)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10524  %tmp2496 = add i32 %tmp_15_99_2_0_2, %tmp2497

ST_155: tmp2499 (10554)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10525  %tmp2499 = add i32 %tmp_15_99_2_2, %tmp_15_99_2_1_2

ST_155: tmp2500 (10555)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10526  %tmp2500 = add i32 %tmp_15_99_2_2_2, %tmp_15_99_2_2_1

ST_155: tmp2498 (10556)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10527  %tmp2498 = add i32 %tmp2499, %tmp2500

ST_155: tmp2495 (10557)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10528  %tmp2495 = add i32 %tmp2496, %tmp2498

ST_155: tmp2488 (10558)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10529  %tmp2488 = add i32 %tmp2489, %tmp2495

ST_155: result_3_99_2_2_2 (10559)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10530  %result_3_99_2_2_2 = add nsw i32 %tmp2476, %tmp2488

ST_155: A_0_load_306 (10563)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10534  %A_0_load_306 = load i32* %A_0_addr_306, align 4

ST_155: A_0_load_307 (10567)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10538  %A_0_load_307 = load i32* %A_0_addr_307, align 4

ST_155: A_1_load_306 (10575)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10546  %A_1_load_306 = load i32* %A_1_addr_306, align 4

ST_155: A_1_load_307 (10579)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10550  %A_1_load_307 = load i32* %A_1_addr_307, align 4

ST_155: A_2_load_306 (10587)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10558  %A_2_load_306 = load i32* %A_2_addr_306, align 4

ST_155: A_2_load_307 (10591)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10562  %A_2_load_307 = load i32* %A_2_addr_307, align 4


 <State 156>: 7.32ns
ST_156: tmp_117 (400)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:371  %tmp_117 = add i17 %tmp_14, 103

ST_156: tmp_119_cast (401)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:372  %tmp_119_cast = sext i17 %tmp_117 to i64

ST_156: A_0_addr_309 (402)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:373  %A_0_addr_309 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_119_cast

ST_156: A_1_addr_309 (866)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:837  %A_1_addr_309 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_119_cast

ST_156: A_2_addr_309 (1090)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1061  %A_2_addr_309 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_119_cast

ST_156: tmp_338 (1510)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1481  %tmp_338 = add i22 %tmp_239, 99

ST_156: tmp_340_cast (1511)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1482  %tmp_340_cast = sext i22 %tmp_338 to i64

ST_156: C_addr_99 (1512)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1483  %C_addr_99 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_340_cast

ST_156: tmp_792 (3333)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3304  %tmp_792 = add i17 %tmp_690, 102

ST_156: tmp_793_cast (3334)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3305  %tmp_793_cast = sext i17 %tmp_792 to i64

ST_156: A_0_addr_308 (3335)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3306  %A_0_addr_308 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_793_cast

ST_156: A_1_addr_308 (3801)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3772  %A_1_addr_308 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_793_cast

ST_156: A_2_addr_308 (4025)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3996  %A_2_addr_308 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_793_cast

ST_156: StgValue_9852 (10497)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10468  store i32 %result_3_98_2_2_2, i32* %C_addr_98, align 4

ST_156: StgValue_9853 (10560)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10531  store i32 %result_3_99_2_2_2, i32* %C_addr_99, align 4

ST_156: tmp_15_99 (10561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10532  %tmp_15_99 = mul nsw i32 %A_0_load_300, %B_0_load_36

ST_156: tmp_15_100_0_0_1 (10562)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10533  %tmp_15_100_0_0_1 = mul nsw i32 %A_0_load_303, %B_0_load_37

ST_156: A_0_load_306 (10563)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10534  %A_0_load_306 = load i32* %A_0_addr_306, align 4

ST_156: tmp_15_100_0_0_2 (10564)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10535  %tmp_15_100_0_0_2 = mul nsw i32 %A_0_load_306, %B_0_load_38

ST_156: tmp_15_100_0_1 (10565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10536  %tmp_15_100_0_1 = mul nsw i32 %A_0_load_301, %B_0_load_39

ST_156: tmp_15_100_0_1_1 (10566)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10537  %tmp_15_100_0_1_1 = mul nsw i32 %A_0_load_304, %B_0_load_40

ST_156: A_0_load_307 (10567)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10538  %A_0_load_307 = load i32* %A_0_addr_307, align 4

ST_156: tmp_15_100_0_1_2 (10568)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10539  %tmp_15_100_0_1_2 = mul nsw i32 %A_0_load_307, %B_0_load_41

ST_156: A_0_load_308 (10571)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10542  %A_0_load_308 = load i32* %A_0_addr_308, align 4

ST_156: tmp_15_100_1 (10573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10544  %tmp_15_100_1 = mul nsw i32 %A_1_load_300, %B_1_load_27

ST_156: tmp_15_100_1_0_1 (10574)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10545  %tmp_15_100_1_0_1 = mul nsw i32 %A_1_load_303, %B_1_load_28

ST_156: A_1_load_306 (10575)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10546  %A_1_load_306 = load i32* %A_1_addr_306, align 4

ST_156: tmp_15_100_1_0_2 (10576)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10547  %tmp_15_100_1_0_2 = mul nsw i32 %A_1_load_306, %B_1_load_29

ST_156: tmp_15_100_1_1 (10577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10548  %tmp_15_100_1_1 = mul nsw i32 %A_1_load_301, %B_1_load_30

ST_156: A_1_load_307 (10579)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10550  %A_1_load_307 = load i32* %A_1_addr_307, align 4

ST_156: A_1_load_308 (10583)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10554  %A_1_load_308 = load i32* %A_1_addr_308, align 4

ST_156: A_2_load_306 (10587)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10558  %A_2_load_306 = load i32* %A_2_addr_306, align 4

ST_156: A_2_load_307 (10591)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10562  %A_2_load_307 = load i32* %A_2_addr_307, align 4

ST_156: A_2_load_308 (10595)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10566  %A_2_load_308 = load i32* %A_2_addr_308, align 4

ST_156: tmp2504 (10597)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10568  %tmp2504 = add i32 %tmp_15_100_0_0_2, %tmp_15_99

ST_156: tmp2503 (10598)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10569  %tmp2503 = add i32 %tmp_15_100_0_0_1, %tmp2504

ST_156: tmp2506 (10599)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10570  %tmp2506 = add i32 %tmp_15_100_0_1_2, %tmp_15_100_0_1_1

ST_156: tmp2505 (10600)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10571  %tmp2505 = add i32 %tmp_15_100_0_1, %tmp2506

ST_156: tmp2502 (10601)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10572  %tmp2502 = add i32 %tmp2503, %tmp2505

ST_156: tmp2511 (10604)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10575  %tmp2511 = add i32 %tmp_15_100_1_0_1, %tmp_15_100_1

ST_156: tmp2512 (10605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10576  %tmp2512 = add i32 %tmp_15_100_1_1, %tmp_15_100_1_0_2

ST_156: tmp2510 (10606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10577  %tmp2510 = add i32 %tmp2511, %tmp2512

ST_156: A_0_load_309 (10626)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10597  %A_0_load_309 = load i32* %A_0_addr_309, align 4

ST_156: A_1_load_309 (10638)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10609  %A_1_load_309 = load i32* %A_1_addr_309, align 4

ST_156: A_2_load_309 (10650)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10621  %A_2_load_309 = load i32* %A_2_addr_309, align 4


 <State 157>: 8.21ns
ST_157: tmp_567 (2202)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2173  %tmp_567 = add i17 %tmp_464, 103

ST_157: tmp_568_cast (2203)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2174  %tmp_568_cast = sext i17 %tmp_567 to i64

ST_157: A_0_addr_310 (2204)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2175  %A_0_addr_310 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_568_cast

ST_157: A_1_addr_310 (2668)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2639  %A_1_addr_310 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_568_cast

ST_157: A_2_addr_310 (2892)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2863  %A_2_addr_310 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_568_cast

ST_157: tmp_793 (3336)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3307  %tmp_793 = add i17 %tmp_690, 103

ST_157: tmp_794_cast (3337)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3308  %tmp_794_cast = sext i17 %tmp_793 to i64

ST_157: A_0_addr_311 (3338)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3309  %A_0_addr_311 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_794_cast

ST_157: A_1_addr_311 (3802)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3773  %A_1_addr_311 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_794_cast

ST_157: A_2_addr_311 (4026)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3997  %A_2_addr_311 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_794_cast

ST_157: StgValue_9894 (10560)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10531  store i32 %result_3_99_2_2_2, i32* %C_addr_99, align 4

ST_157: tmp_15_100_0_2 (10569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10540  %tmp_15_100_0_2 = mul nsw i32 %A_0_load_302, %B_0_load_33

ST_157: tmp_15_100_0_2_1 (10570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10541  %tmp_15_100_0_2_1 = mul nsw i32 %A_0_load_305, %B_0_load_34

ST_157: A_0_load_308 (10571)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10542  %A_0_load_308 = load i32* %A_0_addr_308, align 4

ST_157: tmp_15_100_0_2_2 (10572)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10543  %tmp_15_100_0_2_2 = mul nsw i32 %A_0_load_308, %B_0_load_35

ST_157: tmp_15_100_1_1_1 (10578)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10549  %tmp_15_100_1_1_1 = mul nsw i32 %A_1_load_304, %B_1_load_31

ST_157: tmp_15_100_1_1_2 (10580)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10551  %tmp_15_100_1_1_2 = mul nsw i32 %A_1_load_307, %B_1_load_32

ST_157: tmp_15_100_1_2 (10581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10552  %tmp_15_100_1_2 = mul nsw i32 %A_1_load_302, %B_1_load_33

ST_157: tmp_15_100_1_2_1 (10582)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10553  %tmp_15_100_1_2_1 = mul nsw i32 %A_1_load_305, %B_1_load_34

ST_157: A_1_load_308 (10583)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10554  %A_1_load_308 = load i32* %A_1_addr_308, align 4

ST_157: tmp_15_100_1_2_2 (10584)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10555  %tmp_15_100_1_2_2 = mul nsw i32 %A_1_load_308, %B_1_load_35

ST_157: tmp_15_100_2_0_2 (10588)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10559  %tmp_15_100_2_0_2 = mul nsw i32 %A_2_load_306, %B_2_load_29

ST_157: tmp_15_100_2_1 (10589)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10560  %tmp_15_100_2_1 = mul nsw i32 %A_2_load_301, %B_2_load_30

ST_157: tmp_15_100_2_1_1 (10590)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10561  %tmp_15_100_2_1_1 = mul nsw i32 %A_2_load_304, %B_2_load_31

ST_157: tmp_15_100_2_1_2 (10592)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10563  %tmp_15_100_2_1_2 = mul nsw i32 %A_2_load_307, %B_2_load_32

ST_157: tmp_15_100_2_2 (10593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10564  %tmp_15_100_2_2 = mul nsw i32 %A_2_load_302, %B_2_load_33

ST_157: tmp_15_100_2_2_1 (10594)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10565  %tmp_15_100_2_2_1 = mul nsw i32 %A_2_load_305, %B_2_load_34

ST_157: A_2_load_308 (10595)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10566  %A_2_load_308 = load i32* %A_2_addr_308, align 4

ST_157: tmp_15_100_2_2_2 (10596)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10567  %tmp_15_100_2_2_2 = mul nsw i32 %A_2_load_308, %B_2_load_35

ST_157: tmp2509 (10602)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10573  %tmp2509 = add i32 %tmp_15_100_0_2_2, %tmp_15_100_0_2_1

ST_157: tmp2508 (10603)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10574  %tmp2508 = add i32 %tmp_15_100_0_2, %tmp2509

ST_157: tmp2507 (10607)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10578  %tmp2507 = add i32 %tmp2508, %tmp2510

ST_157: tmp2501 (10608)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10579  %tmp2501 = add i32 %tmp2502, %tmp2507

ST_157: tmp2516 (10609)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10580  %tmp2516 = add i32 %tmp_15_100_1_2, %tmp_15_100_1_1_2

ST_157: tmp2515 (10610)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10581  %tmp2515 = add i32 %tmp_15_100_1_1_1, %tmp2516

ST_157: tmp2518 (10611)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10582  %tmp2518 = add i32 %tmp_15_100_1_2_2, %tmp_15_100_1_2_1

ST_157: tmp2517 (10613)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10584  %tmp2517 = add i32 %tmp2518, %tmp2519

ST_157: tmp2514 (10614)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10585  %tmp2514 = add i32 %tmp2515, %tmp2517

ST_157: tmp2522 (10615)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10586  %tmp2522 = add i32 %tmp_15_100_2_1_1, %tmp_15_100_2_1

ST_157: tmp2521 (10616)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10587  %tmp2521 = add i32 %tmp_15_100_2_0_2, %tmp2522

ST_157: tmp2524 (10617)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10588  %tmp2524 = add i32 %tmp_15_100_2_2, %tmp_15_100_2_1_2

ST_157: tmp2525 (10618)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10589  %tmp2525 = add i32 %tmp_15_100_2_2_2, %tmp_15_100_2_2_1

ST_157: tmp2523 (10619)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10590  %tmp2523 = add i32 %tmp2524, %tmp2525

ST_157: tmp2520 (10620)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10591  %tmp2520 = add i32 %tmp2521, %tmp2523

ST_157: tmp2513 (10621)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10592  %tmp2513 = add i32 %tmp2514, %tmp2520

ST_157: result_3_100_2_2_2 (10622)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10593  %result_3_100_2_2_2 = add nsw i32 %tmp2501, %tmp2513

ST_157: A_0_load_309 (10626)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10597  %A_0_load_309 = load i32* %A_0_addr_309, align 4

ST_157: A_0_load_310 (10630)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10601  %A_0_load_310 = load i32* %A_0_addr_310, align 4

ST_157: A_0_load_311 (10634)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10605  %A_0_load_311 = load i32* %A_0_addr_311, align 4

ST_157: tmp_15_101_1 (10636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10607  %tmp_15_101_1 = mul nsw i32 %A_1_load_303, %B_1_load_27

ST_157: tmp_15_101_1_0_1 (10637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10608  %tmp_15_101_1_0_1 = mul nsw i32 %A_1_load_306, %B_1_load_28

ST_157: A_1_load_309 (10638)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10609  %A_1_load_309 = load i32* %A_1_addr_309, align 4

ST_157: tmp_15_101_1_0_2 (10639)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10610  %tmp_15_101_1_0_2 = mul nsw i32 %A_1_load_309, %B_1_load_29

ST_157: tmp_15_101_1_1 (10640)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10611  %tmp_15_101_1_1 = mul nsw i32 %A_1_load_304, %B_1_load_30

ST_157: A_1_load_310 (10642)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10613  %A_1_load_310 = load i32* %A_1_addr_310, align 4

ST_157: A_1_load_311 (10646)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10617  %A_1_load_311 = load i32* %A_1_addr_311, align 4

ST_157: A_2_load_309 (10650)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10621  %A_2_load_309 = load i32* %A_2_addr_309, align 4

ST_157: A_2_load_310 (10654)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10625  %A_2_load_310 = load i32* %A_2_addr_310, align 4

ST_157: A_2_load_311 (10658)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10629  %A_2_load_311 = load i32* %A_2_addr_311, align 4

ST_157: tmp2536 (10667)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10638  %tmp2536 = add i32 %tmp_15_101_1_0_1, %tmp_15_101_1

ST_157: tmp2537 (10668)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10639  %tmp2537 = add i32 %tmp_15_101_1_1, %tmp_15_101_1_0_2

ST_157: tmp2535 (10669)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10640  %tmp2535 = add i32 %tmp2536, %tmp2537


 <State 158>: 8.21ns
ST_158: tmp_118 (403)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:374  %tmp_118 = add i17 %tmp_14, 104

ST_158: tmp_120_cast (404)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:375  %tmp_120_cast = sext i17 %tmp_118 to i64

ST_158: A_0_addr_312 (405)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:376  %A_0_addr_312 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_120_cast

ST_158: A_1_addr_312 (867)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:838  %A_1_addr_312 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_120_cast

ST_158: A_2_addr_312 (1091)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1062  %A_2_addr_312 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_120_cast

ST_158: tmp_339 (1513)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1484  %tmp_339 = add i22 %tmp_239, 100

ST_158: tmp_341_cast (1514)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1485  %tmp_341_cast = sext i22 %tmp_339 to i64

ST_158: C_addr_100 (1515)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1486  %C_addr_100 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_341_cast

ST_158: tmp_568 (2205)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2176  %tmp_568 = add i17 %tmp_464, 104

ST_158: tmp_569_cast (2206)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2177  %tmp_569_cast = sext i17 %tmp_568 to i64

ST_158: A_0_addr_313 (2207)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2178  %A_0_addr_313 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_569_cast

ST_158: A_1_addr_313 (2669)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2640  %A_1_addr_313 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_569_cast

ST_158: A_2_addr_313 (2893)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2864  %A_2_addr_313 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_569_cast

ST_158: StgValue_9959 (10623)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10594  store i32 %result_3_100_2_2_2, i32* %C_addr_100, align 4

ST_158: tmp_15_100 (10624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10595  %tmp_15_100 = mul nsw i32 %A_0_load_303, %B_0_load_36

ST_158: tmp_15_101_0_0_1 (10625)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10596  %tmp_15_101_0_0_1 = mul nsw i32 %A_0_load_306, %B_0_load_37

ST_158: tmp_15_101_0_0_2 (10627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10598  %tmp_15_101_0_0_2 = mul nsw i32 %A_0_load_309, %B_0_load_38

ST_158: tmp_15_101_0_1 (10628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10599  %tmp_15_101_0_1 = mul nsw i32 %A_0_load_304, %B_0_load_39

ST_158: tmp_15_101_0_1_1 (10629)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10600  %tmp_15_101_0_1_1 = mul nsw i32 %A_0_load_307, %B_0_load_40

ST_158: A_0_load_310 (10630)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10601  %A_0_load_310 = load i32* %A_0_addr_310, align 4

ST_158: tmp_15_101_0_1_2 (10631)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10602  %tmp_15_101_0_1_2 = mul nsw i32 %A_0_load_310, %B_0_load_41

ST_158: tmp_15_101_0_2 (10632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10603  %tmp_15_101_0_2 = mul nsw i32 %A_0_load_305, %B_0_load_33

ST_158: tmp_15_101_0_2_1 (10633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10604  %tmp_15_101_0_2_1 = mul nsw i32 %A_0_load_308, %B_0_load_34

ST_158: A_0_load_311 (10634)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10605  %A_0_load_311 = load i32* %A_0_addr_311, align 4

ST_158: tmp_15_101_0_2_2 (10635)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10606  %tmp_15_101_0_2_2 = mul nsw i32 %A_0_load_311, %B_0_load_35

ST_158: tmp_15_101_1_1_1 (10641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10612  %tmp_15_101_1_1_1 = mul nsw i32 %A_1_load_307, %B_1_load_31

ST_158: A_1_load_310 (10642)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10613  %A_1_load_310 = load i32* %A_1_addr_310, align 4

ST_158: tmp_15_101_1_1_2 (10643)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10614  %tmp_15_101_1_1_2 = mul nsw i32 %A_1_load_310, %B_1_load_32

ST_158: tmp_15_101_1_2 (10644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10615  %tmp_15_101_1_2 = mul nsw i32 %A_1_load_305, %B_1_load_33

ST_158: tmp_15_101_1_2_1 (10645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10616  %tmp_15_101_1_2_1 = mul nsw i32 %A_1_load_308, %B_1_load_34

ST_158: A_1_load_311 (10646)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10617  %A_1_load_311 = load i32* %A_1_addr_311, align 4

ST_158: tmp_15_101_1_2_2 (10647)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10618  %tmp_15_101_1_2_2 = mul nsw i32 %A_1_load_311, %B_1_load_35

ST_158: tmp_15_101_2 (10648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10619  %tmp_15_101_2 = mul nsw i32 %A_2_load_303, %B_2_load_27

ST_158: tmp_15_101_2_0_1 (10649)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10620  %tmp_15_101_2_0_1 = mul nsw i32 %A_2_load_306, %B_2_load_28

ST_158: tmp_15_101_2_0_2 (10651)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10622  %tmp_15_101_2_0_2 = mul nsw i32 %A_2_load_309, %B_2_load_29

ST_158: tmp_15_101_2_1 (10652)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10623  %tmp_15_101_2_1 = mul nsw i32 %A_2_load_304, %B_2_load_30

ST_158: tmp_15_101_2_1_1 (10653)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10624  %tmp_15_101_2_1_1 = mul nsw i32 %A_2_load_307, %B_2_load_31

ST_158: A_2_load_310 (10654)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10625  %A_2_load_310 = load i32* %A_2_addr_310, align 4

ST_158: tmp_15_101_2_1_2 (10655)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10626  %tmp_15_101_2_1_2 = mul nsw i32 %A_2_load_310, %B_2_load_32

ST_158: tmp_15_101_2_2 (10656)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10627  %tmp_15_101_2_2 = mul nsw i32 %A_2_load_305, %B_2_load_33

ST_158: tmp_15_101_2_2_1 (10657)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10628  %tmp_15_101_2_2_1 = mul nsw i32 %A_2_load_308, %B_2_load_34

ST_158: A_2_load_311 (10658)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10629  %A_2_load_311 = load i32* %A_2_addr_311, align 4

ST_158: tmp_15_101_2_2_2 (10659)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10630  %tmp_15_101_2_2_2 = mul nsw i32 %A_2_load_311, %B_2_load_35

ST_158: tmp2529 (10660)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10631  %tmp2529 = add i32 %tmp_15_101_0_0_2, %tmp_15_100

ST_158: tmp2528 (10661)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10632  %tmp2528 = add i32 %tmp_15_101_0_0_1, %tmp2529

ST_158: tmp2531 (10662)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10633  %tmp2531 = add i32 %tmp_15_101_0_1_2, %tmp_15_101_0_1_1

ST_158: tmp2530 (10663)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10634  %tmp2530 = add i32 %tmp_15_101_0_1, %tmp2531

ST_158: tmp2527 (10664)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10635  %tmp2527 = add i32 %tmp2528, %tmp2530

ST_158: tmp2534 (10665)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10636  %tmp2534 = add i32 %tmp_15_101_0_2_2, %tmp_15_101_0_2_1

ST_158: tmp2533 (10666)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10637  %tmp2533 = add i32 %tmp_15_101_0_2, %tmp2534

ST_158: tmp2532 (10670)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10641  %tmp2532 = add i32 %tmp2533, %tmp2535

ST_158: tmp2526 (10671)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10642  %tmp2526 = add i32 %tmp2527, %tmp2532

ST_158: tmp2541 (10672)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10643  %tmp2541 = add i32 %tmp_15_101_1_2, %tmp_15_101_1_1_2

ST_158: tmp2540 (10673)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10644  %tmp2540 = add i32 %tmp_15_101_1_1_1, %tmp2541

ST_158: tmp2543 (10674)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10645  %tmp2543 = add i32 %tmp_15_101_1_2_2, %tmp_15_101_1_2_1

ST_158: tmp2544 (10675)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10646  %tmp2544 = add i32 %tmp_15_101_2_0_1, %tmp_15_101_2

ST_158: tmp2542 (10676)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10647  %tmp2542 = add i32 %tmp2543, %tmp2544

ST_158: tmp2539 (10677)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10648  %tmp2539 = add i32 %tmp2540, %tmp2542

ST_158: tmp2547 (10678)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10649  %tmp2547 = add i32 %tmp_15_101_2_1_1, %tmp_15_101_2_1

ST_158: tmp2546 (10679)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10650  %tmp2546 = add i32 %tmp_15_101_2_0_2, %tmp2547

ST_158: tmp2549 (10680)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10651  %tmp2549 = add i32 %tmp_15_101_2_2, %tmp_15_101_2_1_2

ST_158: tmp2550 (10681)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10652  %tmp2550 = add i32 %tmp_15_101_2_2_2, %tmp_15_101_2_2_1

ST_158: tmp2548 (10682)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10653  %tmp2548 = add i32 %tmp2549, %tmp2550

ST_158: tmp2545 (10683)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10654  %tmp2545 = add i32 %tmp2546, %tmp2548

ST_158: tmp2538 (10684)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10655  %tmp2538 = add i32 %tmp2539, %tmp2545

ST_158: result_3_101_2_2_2 (10685)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10656  %result_3_101_2_2_2 = add nsw i32 %tmp2526, %tmp2538

ST_158: A_0_load_312 (10689)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10660  %A_0_load_312 = load i32* %A_0_addr_312, align 4

ST_158: A_0_load_313 (10693)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10664  %A_0_load_313 = load i32* %A_0_addr_313, align 4

ST_158: A_1_load_312 (10701)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10672  %A_1_load_312 = load i32* %A_1_addr_312, align 4

ST_158: A_1_load_313 (10705)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10676  %A_1_load_313 = load i32* %A_1_addr_313, align 4

ST_158: A_2_load_312 (10713)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10684  %A_2_load_312 = load i32* %A_2_addr_312, align 4

ST_158: A_2_load_313 (10717)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10688  %A_2_load_313 = load i32* %A_2_addr_313, align 4


 <State 159>: 7.32ns
ST_159: tmp_119 (406)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:377  %tmp_119 = add i17 %tmp_14, 105

ST_159: tmp_121_cast (407)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:378  %tmp_121_cast = sext i17 %tmp_119 to i64

ST_159: A_0_addr_315 (408)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:379  %A_0_addr_315 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_121_cast

ST_159: A_1_addr_315 (868)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:839  %A_1_addr_315 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_121_cast

ST_159: A_2_addr_315 (1092)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1063  %A_2_addr_315 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_121_cast

ST_159: tmp_340 (1516)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1487  %tmp_340 = add i22 %tmp_239, 101

ST_159: tmp_342_cast (1517)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1488  %tmp_342_cast = sext i22 %tmp_340 to i64

ST_159: C_addr_101 (1518)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1489  %C_addr_101 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_342_cast

ST_159: tmp_794 (3339)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3310  %tmp_794 = add i17 %tmp_690, 104

ST_159: tmp_795_cast (3340)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3311  %tmp_795_cast = sext i17 %tmp_794 to i64

ST_159: A_0_addr_314 (3341)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3312  %A_0_addr_314 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_795_cast

ST_159: A_1_addr_314 (3803)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3774  %A_1_addr_314 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_795_cast

ST_159: A_2_addr_314 (4027)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3998  %A_2_addr_314 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_795_cast

ST_159: StgValue_10031 (10623)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10594  store i32 %result_3_100_2_2_2, i32* %C_addr_100, align 4

ST_159: StgValue_10032 (10686)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10657  store i32 %result_3_101_2_2_2, i32* %C_addr_101, align 4

ST_159: tmp_15_101 (10687)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10658  %tmp_15_101 = mul nsw i32 %A_0_load_306, %B_0_load_36

ST_159: tmp_15_102_0_0_1 (10688)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10659  %tmp_15_102_0_0_1 = mul nsw i32 %A_0_load_309, %B_0_load_37

ST_159: A_0_load_312 (10689)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10660  %A_0_load_312 = load i32* %A_0_addr_312, align 4

ST_159: tmp_15_102_0_0_2 (10690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10661  %tmp_15_102_0_0_2 = mul nsw i32 %A_0_load_312, %B_0_load_38

ST_159: tmp_15_102_0_1 (10691)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10662  %tmp_15_102_0_1 = mul nsw i32 %A_0_load_307, %B_0_load_39

ST_159: tmp_15_102_0_1_1 (10692)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10663  %tmp_15_102_0_1_1 = mul nsw i32 %A_0_load_310, %B_0_load_40

ST_159: A_0_load_313 (10693)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10664  %A_0_load_313 = load i32* %A_0_addr_313, align 4

ST_159: tmp_15_102_0_1_2 (10694)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10665  %tmp_15_102_0_1_2 = mul nsw i32 %A_0_load_313, %B_0_load_41

ST_159: A_0_load_314 (10697)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10668  %A_0_load_314 = load i32* %A_0_addr_314, align 4

ST_159: tmp_15_102_1 (10699)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10670  %tmp_15_102_1 = mul nsw i32 %A_1_load_306, %B_1_load_27

ST_159: tmp_15_102_1_0_1 (10700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10671  %tmp_15_102_1_0_1 = mul nsw i32 %A_1_load_309, %B_1_load_28

ST_159: A_1_load_312 (10701)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10672  %A_1_load_312 = load i32* %A_1_addr_312, align 4

ST_159: tmp_15_102_1_0_2 (10702)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10673  %tmp_15_102_1_0_2 = mul nsw i32 %A_1_load_312, %B_1_load_29

ST_159: tmp_15_102_1_1 (10703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10674  %tmp_15_102_1_1 = mul nsw i32 %A_1_load_307, %B_1_load_30

ST_159: A_1_load_313 (10705)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10676  %A_1_load_313 = load i32* %A_1_addr_313, align 4

ST_159: A_1_load_314 (10709)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10680  %A_1_load_314 = load i32* %A_1_addr_314, align 4

ST_159: A_2_load_312 (10713)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10684  %A_2_load_312 = load i32* %A_2_addr_312, align 4

ST_159: tmp_15_102_2_0_2 (10714)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10685  %tmp_15_102_2_0_2 = mul nsw i32 %A_2_load_312, %B_2_load_29

ST_159: tmp_15_102_2_1 (10715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10686  %tmp_15_102_2_1 = mul nsw i32 %A_2_load_307, %B_2_load_30

ST_159: tmp_15_102_2_1_1 (10716)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10687  %tmp_15_102_2_1_1 = mul nsw i32 %A_2_load_310, %B_2_load_31

ST_159: A_2_load_313 (10717)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10688  %A_2_load_313 = load i32* %A_2_addr_313, align 4

ST_159: A_2_load_314 (10721)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10692  %A_2_load_314 = load i32* %A_2_addr_314, align 4

ST_159: tmp2554 (10723)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10694  %tmp2554 = add i32 %tmp_15_102_0_0_2, %tmp_15_101

ST_159: tmp2553 (10724)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10695  %tmp2553 = add i32 %tmp_15_102_0_0_1, %tmp2554

ST_159: tmp2556 (10725)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10696  %tmp2556 = add i32 %tmp_15_102_0_1_2, %tmp_15_102_0_1_1

ST_159: tmp2555 (10726)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10697  %tmp2555 = add i32 %tmp_15_102_0_1, %tmp2556

ST_159: tmp2552 (10727)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10698  %tmp2552 = add i32 %tmp2553, %tmp2555

ST_159: tmp2561 (10730)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10701  %tmp2561 = add i32 %tmp_15_102_1_0_1, %tmp_15_102_1

ST_159: tmp2562 (10731)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10702  %tmp2562 = add i32 %tmp_15_102_1_1, %tmp_15_102_1_0_2

ST_159: tmp2560 (10732)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10703  %tmp2560 = add i32 %tmp2561, %tmp2562

ST_159: tmp2572 (10741)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10712  %tmp2572 = add i32 %tmp_15_102_2_1_1, %tmp_15_102_2_1

ST_159: tmp2571 (10742)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10713  %tmp2571 = add i32 %tmp_15_102_2_0_2, %tmp2572

ST_159: A_0_load_315 (10752)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10723  %A_0_load_315 = load i32* %A_0_addr_315, align 4

ST_159: A_1_load_315 (10764)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10735  %A_1_load_315 = load i32* %A_1_addr_315, align 4

ST_159: A_2_load_315 (10776)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10747  %A_2_load_315 = load i32* %A_2_addr_315, align 4


 <State 160>: 8.21ns
ST_160: tmp_569 (2208)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2179  %tmp_569 = add i17 %tmp_464, 105

ST_160: tmp_570_cast (2209)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2180  %tmp_570_cast = sext i17 %tmp_569 to i64

ST_160: A_0_addr_316 (2210)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2181  %A_0_addr_316 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_570_cast

ST_160: A_1_addr_316 (2670)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2641  %A_1_addr_316 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_570_cast

ST_160: A_2_addr_316 (2894)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2865  %A_2_addr_316 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_570_cast

ST_160: tmp_795 (3342)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3313  %tmp_795 = add i17 %tmp_690, 105

ST_160: tmp_796_cast (3343)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3314  %tmp_796_cast = sext i17 %tmp_795 to i64

ST_160: A_0_addr_317 (3344)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3315  %A_0_addr_317 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_796_cast

ST_160: A_1_addr_317 (3804)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3775  %A_1_addr_317 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_796_cast

ST_160: A_2_addr_317 (4028)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3999  %A_2_addr_317 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_796_cast

ST_160: StgValue_10078 (10686)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10657  store i32 %result_3_101_2_2_2, i32* %C_addr_101, align 4

ST_160: tmp_15_102_0_2 (10695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10666  %tmp_15_102_0_2 = mul nsw i32 %A_0_load_308, %B_0_load_33

ST_160: tmp_15_102_0_2_1 (10696)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10667  %tmp_15_102_0_2_1 = mul nsw i32 %A_0_load_311, %B_0_load_34

ST_160: A_0_load_314 (10697)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10668  %A_0_load_314 = load i32* %A_0_addr_314, align 4

ST_160: tmp_15_102_0_2_2 (10698)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10669  %tmp_15_102_0_2_2 = mul nsw i32 %A_0_load_314, %B_0_load_35

ST_160: tmp_15_102_1_1_1 (10704)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10675  %tmp_15_102_1_1_1 = mul nsw i32 %A_1_load_310, %B_1_load_31

ST_160: tmp_15_102_1_1_2 (10706)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10677  %tmp_15_102_1_1_2 = mul nsw i32 %A_1_load_313, %B_1_load_32

ST_160: tmp_15_102_1_2 (10707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10678  %tmp_15_102_1_2 = mul nsw i32 %A_1_load_308, %B_1_load_33

ST_160: tmp_15_102_1_2_1 (10708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10679  %tmp_15_102_1_2_1 = mul nsw i32 %A_1_load_311, %B_1_load_34

ST_160: A_1_load_314 (10709)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10680  %A_1_load_314 = load i32* %A_1_addr_314, align 4

ST_160: tmp_15_102_1_2_2 (10710)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10681  %tmp_15_102_1_2_2 = mul nsw i32 %A_1_load_314, %B_1_load_35

ST_160: tmp_15_102_2 (10711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10682  %tmp_15_102_2 = mul nsw i32 %A_2_load_306, %B_2_load_27

ST_160: tmp_15_102_2_0_1 (10712)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10683  %tmp_15_102_2_0_1 = mul nsw i32 %A_2_load_309, %B_2_load_28

ST_160: tmp_15_102_2_1_2 (10718)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10689  %tmp_15_102_2_1_2 = mul nsw i32 %A_2_load_313, %B_2_load_32

ST_160: tmp_15_102_2_2 (10719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10690  %tmp_15_102_2_2 = mul nsw i32 %A_2_load_308, %B_2_load_33

ST_160: tmp_15_102_2_2_1 (10720)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10691  %tmp_15_102_2_2_1 = mul nsw i32 %A_2_load_311, %B_2_load_34

ST_160: A_2_load_314 (10721)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10692  %A_2_load_314 = load i32* %A_2_addr_314, align 4

ST_160: tmp_15_102_2_2_2 (10722)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10693  %tmp_15_102_2_2_2 = mul nsw i32 %A_2_load_314, %B_2_load_35

ST_160: tmp2559 (10728)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10699  %tmp2559 = add i32 %tmp_15_102_0_2_2, %tmp_15_102_0_2_1

ST_160: tmp2558 (10729)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10700  %tmp2558 = add i32 %tmp_15_102_0_2, %tmp2559

ST_160: tmp2557 (10733)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10704  %tmp2557 = add i32 %tmp2558, %tmp2560

ST_160: tmp2551 (10734)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10705  %tmp2551 = add i32 %tmp2552, %tmp2557

ST_160: tmp2566 (10735)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10706  %tmp2566 = add i32 %tmp_15_102_1_2, %tmp_15_102_1_1_2

ST_160: tmp2565 (10736)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10707  %tmp2565 = add i32 %tmp_15_102_1_1_1, %tmp2566

ST_160: tmp2568 (10737)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10708  %tmp2568 = add i32 %tmp_15_102_1_2_2, %tmp_15_102_1_2_1

ST_160: tmp2569 (10738)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10709  %tmp2569 = add i32 %tmp_15_102_2_0_1, %tmp_15_102_2

ST_160: tmp2567 (10739)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10710  %tmp2567 = add i32 %tmp2568, %tmp2569

ST_160: tmp2564 (10740)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10711  %tmp2564 = add i32 %tmp2565, %tmp2567

ST_160: tmp2574 (10743)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10714  %tmp2574 = add i32 %tmp_15_102_2_2, %tmp_15_102_2_1_2

ST_160: tmp2575 (10744)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10715  %tmp2575 = add i32 %tmp_15_102_2_2_2, %tmp_15_102_2_2_1

ST_160: tmp2573 (10745)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10716  %tmp2573 = add i32 %tmp2574, %tmp2575

ST_160: tmp2570 (10746)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10717  %tmp2570 = add i32 %tmp2571, %tmp2573

ST_160: tmp2563 (10747)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10718  %tmp2563 = add i32 %tmp2564, %tmp2570

ST_160: result_3_102_2_2_2 (10748)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10719  %result_3_102_2_2_2 = add nsw i32 %tmp2551, %tmp2563

ST_160: A_0_load_315 (10752)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10723  %A_0_load_315 = load i32* %A_0_addr_315, align 4

ST_160: A_0_load_316 (10756)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10727  %A_0_load_316 = load i32* %A_0_addr_316, align 4

ST_160: A_0_load_317 (10760)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10731  %A_0_load_317 = load i32* %A_0_addr_317, align 4

ST_160: tmp_15_103_1 (10762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10733  %tmp_15_103_1 = mul nsw i32 %A_1_load_309, %B_1_load_27

ST_160: tmp_15_103_1_0_1 (10763)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10734  %tmp_15_103_1_0_1 = mul nsw i32 %A_1_load_312, %B_1_load_28

ST_160: A_1_load_315 (10764)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10735  %A_1_load_315 = load i32* %A_1_addr_315, align 4

ST_160: tmp_15_103_1_0_2 (10765)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10736  %tmp_15_103_1_0_2 = mul nsw i32 %A_1_load_315, %B_1_load_29

ST_160: tmp_15_103_1_1 (10766)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10737  %tmp_15_103_1_1 = mul nsw i32 %A_1_load_310, %B_1_load_30

ST_160: A_1_load_316 (10768)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10739  %A_1_load_316 = load i32* %A_1_addr_316, align 4

ST_160: A_1_load_317 (10772)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10743  %A_1_load_317 = load i32* %A_1_addr_317, align 4

ST_160: tmp_15_103_2 (10774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10745  %tmp_15_103_2 = mul nsw i32 %A_2_load_309, %B_2_load_27

ST_160: tmp_15_103_2_0_1 (10775)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10746  %tmp_15_103_2_0_1 = mul nsw i32 %A_2_load_312, %B_2_load_28

ST_160: A_2_load_315 (10776)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10747  %A_2_load_315 = load i32* %A_2_addr_315, align 4

ST_160: A_2_load_316 (10780)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10751  %A_2_load_316 = load i32* %A_2_addr_316, align 4

ST_160: A_2_load_317 (10784)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10755  %A_2_load_317 = load i32* %A_2_addr_317, align 4

ST_160: tmp2586 (10793)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10764  %tmp2586 = add i32 %tmp_15_103_1_0_1, %tmp_15_103_1

ST_160: tmp2587 (10794)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10765  %tmp2587 = add i32 %tmp_15_103_1_1, %tmp_15_103_1_0_2

ST_160: tmp2585 (10795)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10766  %tmp2585 = add i32 %tmp2586, %tmp2587

ST_160: tmp2594 (10801)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10772  %tmp2594 = add i32 %tmp_15_103_2_0_1, %tmp_15_103_2

ST_160: tmp_15_104_2 (10837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10808  %tmp_15_104_2 = mul nsw i32 %A_2_load_312, %B_2_load_27

ST_160: tmp_15_104_2_0_1 (10838)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10809  %tmp_15_104_2_0_1 = mul nsw i32 %A_2_load_315, %B_2_load_28

ST_160: tmp2619 (10864)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10835  %tmp2619 = add i32 %tmp_15_104_2_0_1, %tmp_15_104_2


 <State 161>: 8.21ns
ST_161: tmp_120 (409)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:380  %tmp_120 = add i17 %tmp_14, 106

ST_161: tmp_122_cast (410)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:381  %tmp_122_cast = sext i17 %tmp_120 to i64

ST_161: A_0_addr_318 (411)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:382  %A_0_addr_318 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_122_cast

ST_161: A_1_addr_318 (869)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:840  %A_1_addr_318 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_122_cast

ST_161: A_2_addr_318 (1093)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1064  %A_2_addr_318 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_122_cast

ST_161: tmp_341 (1519)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1490  %tmp_341 = add i22 %tmp_239, 102

ST_161: tmp_343_cast (1520)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1491  %tmp_343_cast = sext i22 %tmp_341 to i64

ST_161: C_addr_102 (1521)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1492  %C_addr_102 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_343_cast

ST_161: tmp_570 (2211)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2182  %tmp_570 = add i17 %tmp_464, 106

ST_161: tmp_571_cast (2212)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2183  %tmp_571_cast = sext i17 %tmp_570 to i64

ST_161: A_0_addr_319 (2213)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2184  %A_0_addr_319 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_571_cast

ST_161: A_1_addr_319 (2671)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2642  %A_1_addr_319 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_571_cast

ST_161: A_2_addr_319 (2895)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2866  %A_2_addr_319 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_571_cast

ST_161: StgValue_10147 (10749)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10720  store i32 %result_3_102_2_2_2, i32* %C_addr_102, align 4

ST_161: tmp_15_102 (10750)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10721  %tmp_15_102 = mul nsw i32 %A_0_load_309, %B_0_load_36

ST_161: tmp_15_103_0_0_1 (10751)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10722  %tmp_15_103_0_0_1 = mul nsw i32 %A_0_load_312, %B_0_load_37

ST_161: tmp_15_103_0_0_2 (10753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10724  %tmp_15_103_0_0_2 = mul nsw i32 %A_0_load_315, %B_0_load_38

ST_161: tmp_15_103_0_1 (10754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10725  %tmp_15_103_0_1 = mul nsw i32 %A_0_load_310, %B_0_load_39

ST_161: tmp_15_103_0_1_1 (10755)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10726  %tmp_15_103_0_1_1 = mul nsw i32 %A_0_load_313, %B_0_load_40

ST_161: A_0_load_316 (10756)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10727  %A_0_load_316 = load i32* %A_0_addr_316, align 4

ST_161: tmp_15_103_0_1_2 (10757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10728  %tmp_15_103_0_1_2 = mul nsw i32 %A_0_load_316, %B_0_load_41

ST_161: tmp_15_103_0_2 (10758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10729  %tmp_15_103_0_2 = mul nsw i32 %A_0_load_311, %B_0_load_33

ST_161: tmp_15_103_0_2_1 (10759)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10730  %tmp_15_103_0_2_1 = mul nsw i32 %A_0_load_314, %B_0_load_34

ST_161: A_0_load_317 (10760)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10731  %A_0_load_317 = load i32* %A_0_addr_317, align 4

ST_161: tmp_15_103_0_2_2 (10761)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10732  %tmp_15_103_0_2_2 = mul nsw i32 %A_0_load_317, %B_0_load_35

ST_161: tmp_15_103_1_1_1 (10767)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10738  %tmp_15_103_1_1_1 = mul nsw i32 %A_1_load_313, %B_1_load_31

ST_161: A_1_load_316 (10768)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10739  %A_1_load_316 = load i32* %A_1_addr_316, align 4

ST_161: tmp_15_103_1_1_2 (10769)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10740  %tmp_15_103_1_1_2 = mul nsw i32 %A_1_load_316, %B_1_load_32

ST_161: tmp_15_103_1_2 (10770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10741  %tmp_15_103_1_2 = mul nsw i32 %A_1_load_311, %B_1_load_33

ST_161: tmp_15_103_1_2_1 (10771)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10742  %tmp_15_103_1_2_1 = mul nsw i32 %A_1_load_314, %B_1_load_34

ST_161: A_1_load_317 (10772)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10743  %A_1_load_317 = load i32* %A_1_addr_317, align 4

ST_161: tmp_15_103_1_2_2 (10773)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10744  %tmp_15_103_1_2_2 = mul nsw i32 %A_1_load_317, %B_1_load_35

ST_161: tmp_15_103_2_0_2 (10777)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10748  %tmp_15_103_2_0_2 = mul nsw i32 %A_2_load_315, %B_2_load_29

ST_161: tmp_15_103_2_1 (10778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10749  %tmp_15_103_2_1 = mul nsw i32 %A_2_load_310, %B_2_load_30

ST_161: tmp_15_103_2_1_1 (10779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10750  %tmp_15_103_2_1_1 = mul nsw i32 %A_2_load_313, %B_2_load_31

ST_161: A_2_load_316 (10780)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10751  %A_2_load_316 = load i32* %A_2_addr_316, align 4

ST_161: tmp_15_103_2_1_2 (10781)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10752  %tmp_15_103_2_1_2 = mul nsw i32 %A_2_load_316, %B_2_load_32

ST_161: tmp_15_103_2_2 (10782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10753  %tmp_15_103_2_2 = mul nsw i32 %A_2_load_311, %B_2_load_33

ST_161: tmp_15_103_2_2_1 (10783)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10754  %tmp_15_103_2_2_1 = mul nsw i32 %A_2_load_314, %B_2_load_34

ST_161: A_2_load_317 (10784)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10755  %A_2_load_317 = load i32* %A_2_addr_317, align 4

ST_161: tmp_15_103_2_2_2 (10785)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10756  %tmp_15_103_2_2_2 = mul nsw i32 %A_2_load_317, %B_2_load_35

ST_161: tmp2579 (10786)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10757  %tmp2579 = add i32 %tmp_15_103_0_0_2, %tmp_15_102

ST_161: tmp2578 (10787)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10758  %tmp2578 = add i32 %tmp_15_103_0_0_1, %tmp2579

ST_161: tmp2581 (10788)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10759  %tmp2581 = add i32 %tmp_15_103_0_1_2, %tmp_15_103_0_1_1

ST_161: tmp2580 (10789)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10760  %tmp2580 = add i32 %tmp_15_103_0_1, %tmp2581

ST_161: tmp2577 (10790)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10761  %tmp2577 = add i32 %tmp2578, %tmp2580

ST_161: tmp2584 (10791)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10762  %tmp2584 = add i32 %tmp_15_103_0_2_2, %tmp_15_103_0_2_1

ST_161: tmp2583 (10792)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10763  %tmp2583 = add i32 %tmp_15_103_0_2, %tmp2584

ST_161: tmp2582 (10796)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10767  %tmp2582 = add i32 %tmp2583, %tmp2585

ST_161: tmp2576 (10797)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10768  %tmp2576 = add i32 %tmp2577, %tmp2582

ST_161: tmp2591 (10798)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10769  %tmp2591 = add i32 %tmp_15_103_1_2, %tmp_15_103_1_1_2

ST_161: tmp2590 (10799)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10770  %tmp2590 = add i32 %tmp_15_103_1_1_1, %tmp2591

ST_161: tmp2593 (10800)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10771  %tmp2593 = add i32 %tmp_15_103_1_2_2, %tmp_15_103_1_2_1

ST_161: tmp2592 (10802)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10773  %tmp2592 = add i32 %tmp2593, %tmp2594

ST_161: tmp2589 (10803)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10774  %tmp2589 = add i32 %tmp2590, %tmp2592

ST_161: tmp2597 (10804)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10775  %tmp2597 = add i32 %tmp_15_103_2_1_1, %tmp_15_103_2_1

ST_161: tmp2596 (10805)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10776  %tmp2596 = add i32 %tmp_15_103_2_0_2, %tmp2597

ST_161: tmp2599 (10806)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10777  %tmp2599 = add i32 %tmp_15_103_2_2, %tmp_15_103_2_1_2

ST_161: tmp2600 (10807)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10778  %tmp2600 = add i32 %tmp_15_103_2_2_2, %tmp_15_103_2_2_1

ST_161: tmp2598 (10808)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10779  %tmp2598 = add i32 %tmp2599, %tmp2600

ST_161: tmp2595 (10809)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10780  %tmp2595 = add i32 %tmp2596, %tmp2598

ST_161: tmp2588 (10810)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10781  %tmp2588 = add i32 %tmp2589, %tmp2595

ST_161: result_3_103_2_2_2 (10811)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10782  %result_3_103_2_2_2 = add nsw i32 %tmp2576, %tmp2588

ST_161: A_0_load_318 (10815)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10786  %A_0_load_318 = load i32* %A_0_addr_318, align 4

ST_161: A_0_load_319 (10819)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10790  %A_0_load_319 = load i32* %A_0_addr_319, align 4

ST_161: A_1_load_318 (10827)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10798  %A_1_load_318 = load i32* %A_1_addr_318, align 4

ST_161: A_1_load_319 (10831)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10802  %A_1_load_319 = load i32* %A_1_addr_319, align 4

ST_161: A_2_load_318 (10839)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10810  %A_2_load_318 = load i32* %A_2_addr_318, align 4

ST_161: A_2_load_319 (10843)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10814  %A_2_load_319 = load i32* %A_2_addr_319, align 4


 <State 162>: 7.32ns
ST_162: tmp_121 (412)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:383  %tmp_121 = add i17 %tmp_14, 107

ST_162: tmp_123_cast (413)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:384  %tmp_123_cast = sext i17 %tmp_121 to i64

ST_162: A_0_addr_321 (414)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:385  %A_0_addr_321 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_123_cast

ST_162: A_1_addr_321 (870)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:841  %A_1_addr_321 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_123_cast

ST_162: A_2_addr_321 (1094)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1065  %A_2_addr_321 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_123_cast

ST_162: tmp_342 (1522)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1493  %tmp_342 = add i22 %tmp_239, 103

ST_162: tmp_344_cast (1523)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1494  %tmp_344_cast = sext i22 %tmp_342 to i64

ST_162: C_addr_103 (1524)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1495  %C_addr_103 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_344_cast

ST_162: tmp_796 (3345)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3316  %tmp_796 = add i17 %tmp_690, 106

ST_162: tmp_797_cast (3346)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3317  %tmp_797_cast = sext i17 %tmp_796 to i64

ST_162: A_0_addr_320 (3347)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3318  %A_0_addr_320 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_797_cast

ST_162: A_1_addr_320 (3805)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3776  %A_1_addr_320 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_797_cast

ST_162: A_2_addr_320 (4029)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4000  %A_2_addr_320 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_797_cast

ST_162: StgValue_10216 (10749)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10720  store i32 %result_3_102_2_2_2, i32* %C_addr_102, align 4

ST_162: StgValue_10217 (10812)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10783  store i32 %result_3_103_2_2_2, i32* %C_addr_103, align 4

ST_162: tmp_15_103 (10813)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10784  %tmp_15_103 = mul nsw i32 %A_0_load_312, %B_0_load_36

ST_162: tmp_15_104_0_0_1 (10814)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10785  %tmp_15_104_0_0_1 = mul nsw i32 %A_0_load_315, %B_0_load_37

ST_162: A_0_load_318 (10815)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10786  %A_0_load_318 = load i32* %A_0_addr_318, align 4

ST_162: tmp_15_104_0_0_2 (10816)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10787  %tmp_15_104_0_0_2 = mul nsw i32 %A_0_load_318, %B_0_load_38

ST_162: tmp_15_104_0_1 (10817)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10788  %tmp_15_104_0_1 = mul nsw i32 %A_0_load_313, %B_0_load_39

ST_162: tmp_15_104_0_1_1 (10818)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10789  %tmp_15_104_0_1_1 = mul nsw i32 %A_0_load_316, %B_0_load_40

ST_162: A_0_load_319 (10819)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10790  %A_0_load_319 = load i32* %A_0_addr_319, align 4

ST_162: tmp_15_104_0_1_2 (10820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10791  %tmp_15_104_0_1_2 = mul nsw i32 %A_0_load_319, %B_0_load_41

ST_162: A_0_load_320 (10823)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10794  %A_0_load_320 = load i32* %A_0_addr_320, align 4

ST_162: tmp_15_104_1 (10825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10796  %tmp_15_104_1 = mul nsw i32 %A_1_load_312, %B_1_load_27

ST_162: tmp_15_104_1_0_1 (10826)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10797  %tmp_15_104_1_0_1 = mul nsw i32 %A_1_load_315, %B_1_load_28

ST_162: A_1_load_318 (10827)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10798  %A_1_load_318 = load i32* %A_1_addr_318, align 4

ST_162: tmp_15_104_1_0_2 (10828)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10799  %tmp_15_104_1_0_2 = mul nsw i32 %A_1_load_318, %B_1_load_29

ST_162: tmp_15_104_1_1 (10829)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10800  %tmp_15_104_1_1 = mul nsw i32 %A_1_load_313, %B_1_load_30

ST_162: A_1_load_319 (10831)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10802  %A_1_load_319 = load i32* %A_1_addr_319, align 4

ST_162: A_1_load_320 (10835)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10806  %A_1_load_320 = load i32* %A_1_addr_320, align 4

ST_162: A_2_load_318 (10839)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10810  %A_2_load_318 = load i32* %A_2_addr_318, align 4

ST_162: A_2_load_319 (10843)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10814  %A_2_load_319 = load i32* %A_2_addr_319, align 4

ST_162: A_2_load_320 (10847)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10818  %A_2_load_320 = load i32* %A_2_addr_320, align 4

ST_162: tmp2604 (10849)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10820  %tmp2604 = add i32 %tmp_15_104_0_0_2, %tmp_15_103

ST_162: tmp2603 (10850)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10821  %tmp2603 = add i32 %tmp_15_104_0_0_1, %tmp2604

ST_162: tmp2606 (10851)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10822  %tmp2606 = add i32 %tmp_15_104_0_1_2, %tmp_15_104_0_1_1

ST_162: tmp2605 (10852)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10823  %tmp2605 = add i32 %tmp_15_104_0_1, %tmp2606

ST_162: tmp2602 (10853)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10824  %tmp2602 = add i32 %tmp2603, %tmp2605

ST_162: tmp2611 (10856)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10827  %tmp2611 = add i32 %tmp_15_104_1_0_1, %tmp_15_104_1

ST_162: tmp2612 (10857)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10828  %tmp2612 = add i32 %tmp_15_104_1_1, %tmp_15_104_1_0_2

ST_162: tmp2610 (10858)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10829  %tmp2610 = add i32 %tmp2611, %tmp2612

ST_162: A_0_load_321 (10878)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10849  %A_0_load_321 = load i32* %A_0_addr_321, align 4

ST_162: A_1_load_321 (10890)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10861  %A_1_load_321 = load i32* %A_1_addr_321, align 4

ST_162: A_2_load_321 (10902)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10873  %A_2_load_321 = load i32* %A_2_addr_321, align 4


 <State 163>: 8.21ns
ST_163: tmp_571 (2214)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2185  %tmp_571 = add i17 %tmp_464, 107

ST_163: tmp_572_cast (2215)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2186  %tmp_572_cast = sext i17 %tmp_571 to i64

ST_163: A_0_addr_322 (2216)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2187  %A_0_addr_322 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_572_cast

ST_163: A_1_addr_322 (2672)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2643  %A_1_addr_322 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_572_cast

ST_163: A_2_addr_322 (2896)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2867  %A_2_addr_322 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_572_cast

ST_163: tmp_797 (3348)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3319  %tmp_797 = add i17 %tmp_690, 107

ST_163: tmp_798_cast (3349)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3320  %tmp_798_cast = sext i17 %tmp_797 to i64

ST_163: A_0_addr_323 (3350)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3321  %A_0_addr_323 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_798_cast

ST_163: A_1_addr_323 (3806)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3777  %A_1_addr_323 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_798_cast

ST_163: A_2_addr_323 (4030)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4001  %A_2_addr_323 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_798_cast

ST_163: StgValue_10258 (10812)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10783  store i32 %result_3_103_2_2_2, i32* %C_addr_103, align 4

ST_163: tmp_15_104_0_2 (10821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10792  %tmp_15_104_0_2 = mul nsw i32 %A_0_load_314, %B_0_load_33

ST_163: tmp_15_104_0_2_1 (10822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10793  %tmp_15_104_0_2_1 = mul nsw i32 %A_0_load_317, %B_0_load_34

ST_163: A_0_load_320 (10823)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10794  %A_0_load_320 = load i32* %A_0_addr_320, align 4

ST_163: tmp_15_104_0_2_2 (10824)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10795  %tmp_15_104_0_2_2 = mul nsw i32 %A_0_load_320, %B_0_load_35

ST_163: tmp_15_104_1_1_1 (10830)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10801  %tmp_15_104_1_1_1 = mul nsw i32 %A_1_load_316, %B_1_load_31

ST_163: tmp_15_104_1_1_2 (10832)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10803  %tmp_15_104_1_1_2 = mul nsw i32 %A_1_load_319, %B_1_load_32

ST_163: tmp_15_104_1_2 (10833)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10804  %tmp_15_104_1_2 = mul nsw i32 %A_1_load_314, %B_1_load_33

ST_163: tmp_15_104_1_2_1 (10834)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10805  %tmp_15_104_1_2_1 = mul nsw i32 %A_1_load_317, %B_1_load_34

ST_163: A_1_load_320 (10835)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10806  %A_1_load_320 = load i32* %A_1_addr_320, align 4

ST_163: tmp_15_104_1_2_2 (10836)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10807  %tmp_15_104_1_2_2 = mul nsw i32 %A_1_load_320, %B_1_load_35

ST_163: tmp_15_104_2_0_2 (10840)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10811  %tmp_15_104_2_0_2 = mul nsw i32 %A_2_load_318, %B_2_load_29

ST_163: tmp_15_104_2_1 (10841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10812  %tmp_15_104_2_1 = mul nsw i32 %A_2_load_313, %B_2_load_30

ST_163: tmp_15_104_2_1_1 (10842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10813  %tmp_15_104_2_1_1 = mul nsw i32 %A_2_load_316, %B_2_load_31

ST_163: tmp_15_104_2_1_2 (10844)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10815  %tmp_15_104_2_1_2 = mul nsw i32 %A_2_load_319, %B_2_load_32

ST_163: tmp_15_104_2_2 (10845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10816  %tmp_15_104_2_2 = mul nsw i32 %A_2_load_314, %B_2_load_33

ST_163: tmp_15_104_2_2_1 (10846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10817  %tmp_15_104_2_2_1 = mul nsw i32 %A_2_load_317, %B_2_load_34

ST_163: A_2_load_320 (10847)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10818  %A_2_load_320 = load i32* %A_2_addr_320, align 4

ST_163: tmp_15_104_2_2_2 (10848)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10819  %tmp_15_104_2_2_2 = mul nsw i32 %A_2_load_320, %B_2_load_35

ST_163: tmp2609 (10854)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10825  %tmp2609 = add i32 %tmp_15_104_0_2_2, %tmp_15_104_0_2_1

ST_163: tmp2608 (10855)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10826  %tmp2608 = add i32 %tmp_15_104_0_2, %tmp2609

ST_163: tmp2607 (10859)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10830  %tmp2607 = add i32 %tmp2608, %tmp2610

ST_163: tmp2601 (10860)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10831  %tmp2601 = add i32 %tmp2602, %tmp2607

ST_163: tmp2616 (10861)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10832  %tmp2616 = add i32 %tmp_15_104_1_2, %tmp_15_104_1_1_2

ST_163: tmp2615 (10862)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10833  %tmp2615 = add i32 %tmp_15_104_1_1_1, %tmp2616

ST_163: tmp2618 (10863)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10834  %tmp2618 = add i32 %tmp_15_104_1_2_2, %tmp_15_104_1_2_1

ST_163: tmp2617 (10865)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10836  %tmp2617 = add i32 %tmp2618, %tmp2619

ST_163: tmp2614 (10866)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10837  %tmp2614 = add i32 %tmp2615, %tmp2617

ST_163: tmp2622 (10867)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10838  %tmp2622 = add i32 %tmp_15_104_2_1_1, %tmp_15_104_2_1

ST_163: tmp2621 (10868)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10839  %tmp2621 = add i32 %tmp_15_104_2_0_2, %tmp2622

ST_163: tmp2624 (10869)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10840  %tmp2624 = add i32 %tmp_15_104_2_2, %tmp_15_104_2_1_2

ST_163: tmp2625 (10870)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10841  %tmp2625 = add i32 %tmp_15_104_2_2_2, %tmp_15_104_2_2_1

ST_163: tmp2623 (10871)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10842  %tmp2623 = add i32 %tmp2624, %tmp2625

ST_163: tmp2620 (10872)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10843  %tmp2620 = add i32 %tmp2621, %tmp2623

ST_163: tmp2613 (10873)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10844  %tmp2613 = add i32 %tmp2614, %tmp2620

ST_163: result_3_104_2_2_2 (10874)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10845  %result_3_104_2_2_2 = add nsw i32 %tmp2601, %tmp2613

ST_163: A_0_load_321 (10878)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10849  %A_0_load_321 = load i32* %A_0_addr_321, align 4

ST_163: A_0_load_322 (10882)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10853  %A_0_load_322 = load i32* %A_0_addr_322, align 4

ST_163: A_0_load_323 (10886)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10857  %A_0_load_323 = load i32* %A_0_addr_323, align 4

ST_163: tmp_15_105_1 (10888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10859  %tmp_15_105_1 = mul nsw i32 %A_1_load_315, %B_1_load_27

ST_163: tmp_15_105_1_0_1 (10889)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10860  %tmp_15_105_1_0_1 = mul nsw i32 %A_1_load_318, %B_1_load_28

ST_163: A_1_load_321 (10890)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10861  %A_1_load_321 = load i32* %A_1_addr_321, align 4

ST_163: tmp_15_105_1_0_2 (10891)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10862  %tmp_15_105_1_0_2 = mul nsw i32 %A_1_load_321, %B_1_load_29

ST_163: tmp_15_105_1_1 (10892)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10863  %tmp_15_105_1_1 = mul nsw i32 %A_1_load_316, %B_1_load_30

ST_163: A_1_load_322 (10894)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10865  %A_1_load_322 = load i32* %A_1_addr_322, align 4

ST_163: A_1_load_323 (10898)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10869  %A_1_load_323 = load i32* %A_1_addr_323, align 4

ST_163: A_2_load_321 (10902)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10873  %A_2_load_321 = load i32* %A_2_addr_321, align 4

ST_163: A_2_load_322 (10906)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10877  %A_2_load_322 = load i32* %A_2_addr_322, align 4

ST_163: A_2_load_323 (10910)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10881  %A_2_load_323 = load i32* %A_2_addr_323, align 4

ST_163: tmp2636 (10919)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10890  %tmp2636 = add i32 %tmp_15_105_1_0_1, %tmp_15_105_1

ST_163: tmp2637 (10920)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10891  %tmp2637 = add i32 %tmp_15_105_1_1, %tmp_15_105_1_0_2

ST_163: tmp2635 (10921)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10892  %tmp2635 = add i32 %tmp2636, %tmp2637


 <State 164>: 8.21ns
ST_164: tmp_122 (415)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:386  %tmp_122 = add i17 %tmp_14, 108

ST_164: tmp_124_cast (416)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:387  %tmp_124_cast = sext i17 %tmp_122 to i64

ST_164: A_0_addr_324 (417)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:388  %A_0_addr_324 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_124_cast

ST_164: A_1_addr_324 (871)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:842  %A_1_addr_324 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_124_cast

ST_164: A_2_addr_324 (1095)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1066  %A_2_addr_324 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_124_cast

ST_164: tmp_343 (1525)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1496  %tmp_343 = add i22 %tmp_239, 104

ST_164: tmp_345_cast (1526)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1497  %tmp_345_cast = sext i22 %tmp_343 to i64

ST_164: C_addr_104 (1527)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1498  %C_addr_104 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_345_cast

ST_164: tmp_572 (2217)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2188  %tmp_572 = add i17 %tmp_464, 108

ST_164: tmp_573_cast (2218)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2189  %tmp_573_cast = sext i17 %tmp_572 to i64

ST_164: A_0_addr_325 (2219)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2190  %A_0_addr_325 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_573_cast

ST_164: A_1_addr_325 (2673)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2644  %A_1_addr_325 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_573_cast

ST_164: A_2_addr_325 (2897)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2868  %A_2_addr_325 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_573_cast

ST_164: StgValue_10323 (10875)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10846  store i32 %result_3_104_2_2_2, i32* %C_addr_104, align 4

ST_164: tmp_15_104 (10876)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10847  %tmp_15_104 = mul nsw i32 %A_0_load_315, %B_0_load_36

ST_164: tmp_15_105_0_0_1 (10877)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10848  %tmp_15_105_0_0_1 = mul nsw i32 %A_0_load_318, %B_0_load_37

ST_164: tmp_15_105_0_0_2 (10879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10850  %tmp_15_105_0_0_2 = mul nsw i32 %A_0_load_321, %B_0_load_38

ST_164: tmp_15_105_0_1 (10880)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10851  %tmp_15_105_0_1 = mul nsw i32 %A_0_load_316, %B_0_load_39

ST_164: tmp_15_105_0_1_1 (10881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10852  %tmp_15_105_0_1_1 = mul nsw i32 %A_0_load_319, %B_0_load_40

ST_164: A_0_load_322 (10882)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10853  %A_0_load_322 = load i32* %A_0_addr_322, align 4

ST_164: tmp_15_105_0_1_2 (10883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10854  %tmp_15_105_0_1_2 = mul nsw i32 %A_0_load_322, %B_0_load_41

ST_164: tmp_15_105_0_2 (10884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10855  %tmp_15_105_0_2 = mul nsw i32 %A_0_load_317, %B_0_load_33

ST_164: tmp_15_105_0_2_1 (10885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10856  %tmp_15_105_0_2_1 = mul nsw i32 %A_0_load_320, %B_0_load_34

ST_164: A_0_load_323 (10886)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10857  %A_0_load_323 = load i32* %A_0_addr_323, align 4

ST_164: tmp_15_105_0_2_2 (10887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10858  %tmp_15_105_0_2_2 = mul nsw i32 %A_0_load_323, %B_0_load_35

ST_164: tmp_15_105_1_1_1 (10893)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10864  %tmp_15_105_1_1_1 = mul nsw i32 %A_1_load_319, %B_1_load_31

ST_164: A_1_load_322 (10894)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10865  %A_1_load_322 = load i32* %A_1_addr_322, align 4

ST_164: tmp_15_105_1_1_2 (10895)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10866  %tmp_15_105_1_1_2 = mul nsw i32 %A_1_load_322, %B_1_load_32

ST_164: tmp_15_105_1_2 (10896)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10867  %tmp_15_105_1_2 = mul nsw i32 %A_1_load_317, %B_1_load_33

ST_164: tmp_15_105_1_2_1 (10897)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10868  %tmp_15_105_1_2_1 = mul nsw i32 %A_1_load_320, %B_1_load_34

ST_164: A_1_load_323 (10898)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10869  %A_1_load_323 = load i32* %A_1_addr_323, align 4

ST_164: tmp_15_105_1_2_2 (10899)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10870  %tmp_15_105_1_2_2 = mul nsw i32 %A_1_load_323, %B_1_load_35

ST_164: tmp_15_105_2 (10900)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10871  %tmp_15_105_2 = mul nsw i32 %A_2_load_315, %B_2_load_27

ST_164: tmp_15_105_2_0_1 (10901)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10872  %tmp_15_105_2_0_1 = mul nsw i32 %A_2_load_318, %B_2_load_28

ST_164: tmp_15_105_2_0_2 (10903)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10874  %tmp_15_105_2_0_2 = mul nsw i32 %A_2_load_321, %B_2_load_29

ST_164: tmp_15_105_2_1 (10904)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10875  %tmp_15_105_2_1 = mul nsw i32 %A_2_load_316, %B_2_load_30

ST_164: tmp_15_105_2_1_1 (10905)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10876  %tmp_15_105_2_1_1 = mul nsw i32 %A_2_load_319, %B_2_load_31

ST_164: A_2_load_322 (10906)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10877  %A_2_load_322 = load i32* %A_2_addr_322, align 4

ST_164: tmp_15_105_2_1_2 (10907)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10878  %tmp_15_105_2_1_2 = mul nsw i32 %A_2_load_322, %B_2_load_32

ST_164: tmp_15_105_2_2 (10908)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10879  %tmp_15_105_2_2 = mul nsw i32 %A_2_load_317, %B_2_load_33

ST_164: tmp_15_105_2_2_1 (10909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10880  %tmp_15_105_2_2_1 = mul nsw i32 %A_2_load_320, %B_2_load_34

ST_164: A_2_load_323 (10910)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10881  %A_2_load_323 = load i32* %A_2_addr_323, align 4

ST_164: tmp_15_105_2_2_2 (10911)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10882  %tmp_15_105_2_2_2 = mul nsw i32 %A_2_load_323, %B_2_load_35

ST_164: tmp2629 (10912)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10883  %tmp2629 = add i32 %tmp_15_105_0_0_2, %tmp_15_104

ST_164: tmp2628 (10913)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10884  %tmp2628 = add i32 %tmp_15_105_0_0_1, %tmp2629

ST_164: tmp2631 (10914)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10885  %tmp2631 = add i32 %tmp_15_105_0_1_2, %tmp_15_105_0_1_1

ST_164: tmp2630 (10915)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10886  %tmp2630 = add i32 %tmp_15_105_0_1, %tmp2631

ST_164: tmp2627 (10916)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10887  %tmp2627 = add i32 %tmp2628, %tmp2630

ST_164: tmp2634 (10917)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10888  %tmp2634 = add i32 %tmp_15_105_0_2_2, %tmp_15_105_0_2_1

ST_164: tmp2633 (10918)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10889  %tmp2633 = add i32 %tmp_15_105_0_2, %tmp2634

ST_164: tmp2632 (10922)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10893  %tmp2632 = add i32 %tmp2633, %tmp2635

ST_164: tmp2626 (10923)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10894  %tmp2626 = add i32 %tmp2627, %tmp2632

ST_164: tmp2641 (10924)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10895  %tmp2641 = add i32 %tmp_15_105_1_2, %tmp_15_105_1_1_2

ST_164: tmp2640 (10925)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10896  %tmp2640 = add i32 %tmp_15_105_1_1_1, %tmp2641

ST_164: tmp2643 (10926)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10897  %tmp2643 = add i32 %tmp_15_105_1_2_2, %tmp_15_105_1_2_1

ST_164: tmp2644 (10927)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10898  %tmp2644 = add i32 %tmp_15_105_2_0_1, %tmp_15_105_2

ST_164: tmp2642 (10928)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10899  %tmp2642 = add i32 %tmp2643, %tmp2644

ST_164: tmp2639 (10929)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10900  %tmp2639 = add i32 %tmp2640, %tmp2642

ST_164: tmp2647 (10930)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10901  %tmp2647 = add i32 %tmp_15_105_2_1_1, %tmp_15_105_2_1

ST_164: tmp2646 (10931)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10902  %tmp2646 = add i32 %tmp_15_105_2_0_2, %tmp2647

ST_164: tmp2649 (10932)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10903  %tmp2649 = add i32 %tmp_15_105_2_2, %tmp_15_105_2_1_2

ST_164: tmp2650 (10933)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10904  %tmp2650 = add i32 %tmp_15_105_2_2_2, %tmp_15_105_2_2_1

ST_164: tmp2648 (10934)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10905  %tmp2648 = add i32 %tmp2649, %tmp2650

ST_164: tmp2645 (10935)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10906  %tmp2645 = add i32 %tmp2646, %tmp2648

ST_164: tmp2638 (10936)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10907  %tmp2638 = add i32 %tmp2639, %tmp2645

ST_164: result_3_105_2_2_2 (10937)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10908  %result_3_105_2_2_2 = add nsw i32 %tmp2626, %tmp2638

ST_164: A_0_load_324 (10941)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10912  %A_0_load_324 = load i32* %A_0_addr_324, align 4

ST_164: A_0_load_325 (10945)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10916  %A_0_load_325 = load i32* %A_0_addr_325, align 4

ST_164: A_1_load_324 (10953)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10924  %A_1_load_324 = load i32* %A_1_addr_324, align 4

ST_164: A_1_load_325 (10957)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10928  %A_1_load_325 = load i32* %A_1_addr_325, align 4

ST_164: A_2_load_324 (10965)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10936  %A_2_load_324 = load i32* %A_2_addr_324, align 4

ST_164: A_2_load_325 (10969)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10940  %A_2_load_325 = load i32* %A_2_addr_325, align 4


 <State 165>: 7.32ns
ST_165: tmp_123 (418)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:389  %tmp_123 = add i17 %tmp_14, 109

ST_165: tmp_125_cast (419)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:390  %tmp_125_cast = sext i17 %tmp_123 to i64

ST_165: A_0_addr_327 (420)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:391  %A_0_addr_327 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_125_cast

ST_165: A_1_addr_327 (872)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:843  %A_1_addr_327 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_125_cast

ST_165: A_2_addr_327 (1096)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1067  %A_2_addr_327 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_125_cast

ST_165: tmp_344 (1528)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1499  %tmp_344 = add i22 %tmp_239, 105

ST_165: tmp_346_cast (1529)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1500  %tmp_346_cast = sext i22 %tmp_344 to i64

ST_165: C_addr_105 (1530)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1501  %C_addr_105 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_346_cast

ST_165: tmp_798 (3351)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3322  %tmp_798 = add i17 %tmp_690, 108

ST_165: tmp_799_cast (3352)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3323  %tmp_799_cast = sext i17 %tmp_798 to i64

ST_165: A_0_addr_326 (3353)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3324  %A_0_addr_326 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_799_cast

ST_165: A_1_addr_326 (3807)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3778  %A_1_addr_326 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_799_cast

ST_165: A_2_addr_326 (4031)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4002  %A_2_addr_326 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_799_cast

ST_165: StgValue_10395 (10875)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10846  store i32 %result_3_104_2_2_2, i32* %C_addr_104, align 4

ST_165: StgValue_10396 (10938)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10909  store i32 %result_3_105_2_2_2, i32* %C_addr_105, align 4

ST_165: tmp_15_105 (10939)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10910  %tmp_15_105 = mul nsw i32 %A_0_load_318, %B_0_load_36

ST_165: tmp_15_106_0_0_1 (10940)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10911  %tmp_15_106_0_0_1 = mul nsw i32 %A_0_load_321, %B_0_load_37

ST_165: A_0_load_324 (10941)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10912  %A_0_load_324 = load i32* %A_0_addr_324, align 4

ST_165: tmp_15_106_0_0_2 (10942)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10913  %tmp_15_106_0_0_2 = mul nsw i32 %A_0_load_324, %B_0_load_38

ST_165: tmp_15_106_0_1 (10943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10914  %tmp_15_106_0_1 = mul nsw i32 %A_0_load_319, %B_0_load_39

ST_165: tmp_15_106_0_1_1 (10944)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10915  %tmp_15_106_0_1_1 = mul nsw i32 %A_0_load_322, %B_0_load_40

ST_165: A_0_load_325 (10945)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10916  %A_0_load_325 = load i32* %A_0_addr_325, align 4

ST_165: tmp_15_106_0_1_2 (10946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10917  %tmp_15_106_0_1_2 = mul nsw i32 %A_0_load_325, %B_0_load_41

ST_165: A_0_load_326 (10949)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10920  %A_0_load_326 = load i32* %A_0_addr_326, align 4

ST_165: tmp_15_106_1 (10951)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10922  %tmp_15_106_1 = mul nsw i32 %A_1_load_318, %B_1_load_27

ST_165: tmp_15_106_1_0_1 (10952)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10923  %tmp_15_106_1_0_1 = mul nsw i32 %A_1_load_321, %B_1_load_28

ST_165: A_1_load_324 (10953)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10924  %A_1_load_324 = load i32* %A_1_addr_324, align 4

ST_165: tmp_15_106_1_0_2 (10954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10925  %tmp_15_106_1_0_2 = mul nsw i32 %A_1_load_324, %B_1_load_29

ST_165: tmp_15_106_1_1 (10955)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10926  %tmp_15_106_1_1 = mul nsw i32 %A_1_load_319, %B_1_load_30

ST_165: A_1_load_325 (10957)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10928  %A_1_load_325 = load i32* %A_1_addr_325, align 4

ST_165: A_1_load_326 (10961)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10932  %A_1_load_326 = load i32* %A_1_addr_326, align 4

ST_165: A_2_load_324 (10965)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10936  %A_2_load_324 = load i32* %A_2_addr_324, align 4

ST_165: A_2_load_325 (10969)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10940  %A_2_load_325 = load i32* %A_2_addr_325, align 4

ST_165: A_2_load_326 (10973)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10944  %A_2_load_326 = load i32* %A_2_addr_326, align 4

ST_165: tmp2654 (10975)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10946  %tmp2654 = add i32 %tmp_15_106_0_0_2, %tmp_15_105

ST_165: tmp2653 (10976)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10947  %tmp2653 = add i32 %tmp_15_106_0_0_1, %tmp2654

ST_165: tmp2656 (10977)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10948  %tmp2656 = add i32 %tmp_15_106_0_1_2, %tmp_15_106_0_1_1

ST_165: tmp2655 (10978)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10949  %tmp2655 = add i32 %tmp_15_106_0_1, %tmp2656

ST_165: tmp2652 (10979)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10950  %tmp2652 = add i32 %tmp2653, %tmp2655

ST_165: tmp2661 (10982)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10953  %tmp2661 = add i32 %tmp_15_106_1_0_1, %tmp_15_106_1

ST_165: tmp2662 (10983)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10954  %tmp2662 = add i32 %tmp_15_106_1_1, %tmp_15_106_1_0_2

ST_165: tmp2660 (10984)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10955  %tmp2660 = add i32 %tmp2661, %tmp2662

ST_165: A_0_load_327 (11004)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10975  %A_0_load_327 = load i32* %A_0_addr_327, align 4

ST_165: A_1_load_327 (11016)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10987  %A_1_load_327 = load i32* %A_1_addr_327, align 4

ST_165: A_2_load_327 (11028)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10999  %A_2_load_327 = load i32* %A_2_addr_327, align 4


 <State 166>: 8.21ns
ST_166: tmp_573 (2220)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2191  %tmp_573 = add i17 %tmp_464, 109

ST_166: tmp_574_cast (2221)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2192  %tmp_574_cast = sext i17 %tmp_573 to i64

ST_166: A_0_addr_328 (2222)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2193  %A_0_addr_328 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_574_cast

ST_166: A_1_addr_328 (2674)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2645  %A_1_addr_328 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_574_cast

ST_166: A_2_addr_328 (2898)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2869  %A_2_addr_328 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_574_cast

ST_166: tmp_799 (3354)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3325  %tmp_799 = add i17 %tmp_690, 109

ST_166: tmp_800_cast (3355)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3326  %tmp_800_cast = sext i17 %tmp_799 to i64

ST_166: A_0_addr_329 (3356)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3327  %A_0_addr_329 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_800_cast

ST_166: A_1_addr_329 (3808)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3779  %A_1_addr_329 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_800_cast

ST_166: A_2_addr_329 (4032)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4003  %A_2_addr_329 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_800_cast

ST_166: StgValue_10437 (10938)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10909  store i32 %result_3_105_2_2_2, i32* %C_addr_105, align 4

ST_166: tmp_15_106_0_2 (10947)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10918  %tmp_15_106_0_2 = mul nsw i32 %A_0_load_320, %B_0_load_33

ST_166: tmp_15_106_0_2_1 (10948)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10919  %tmp_15_106_0_2_1 = mul nsw i32 %A_0_load_323, %B_0_load_34

ST_166: A_0_load_326 (10949)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10920  %A_0_load_326 = load i32* %A_0_addr_326, align 4

ST_166: tmp_15_106_0_2_2 (10950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10921  %tmp_15_106_0_2_2 = mul nsw i32 %A_0_load_326, %B_0_load_35

ST_166: tmp_15_106_1_1_1 (10956)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10927  %tmp_15_106_1_1_1 = mul nsw i32 %A_1_load_322, %B_1_load_31

ST_166: tmp_15_106_1_1_2 (10958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10929  %tmp_15_106_1_1_2 = mul nsw i32 %A_1_load_325, %B_1_load_32

ST_166: tmp_15_106_1_2 (10959)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10930  %tmp_15_106_1_2 = mul nsw i32 %A_1_load_320, %B_1_load_33

ST_166: tmp_15_106_1_2_1 (10960)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10931  %tmp_15_106_1_2_1 = mul nsw i32 %A_1_load_323, %B_1_load_34

ST_166: A_1_load_326 (10961)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10932  %A_1_load_326 = load i32* %A_1_addr_326, align 4

ST_166: tmp_15_106_1_2_2 (10962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10933  %tmp_15_106_1_2_2 = mul nsw i32 %A_1_load_326, %B_1_load_35

ST_166: tmp_15_106_2 (10963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10934  %tmp_15_106_2 = mul nsw i32 %A_2_load_318, %B_2_load_27

ST_166: tmp_15_106_2_0_1 (10964)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10935  %tmp_15_106_2_0_1 = mul nsw i32 %A_2_load_321, %B_2_load_28

ST_166: tmp_15_106_2_0_2 (10966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10937  %tmp_15_106_2_0_2 = mul nsw i32 %A_2_load_324, %B_2_load_29

ST_166: tmp_15_106_2_1 (10967)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10938  %tmp_15_106_2_1 = mul nsw i32 %A_2_load_319, %B_2_load_30

ST_166: tmp_15_106_2_1_1 (10968)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10939  %tmp_15_106_2_1_1 = mul nsw i32 %A_2_load_322, %B_2_load_31

ST_166: tmp_15_106_2_1_2 (10970)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10941  %tmp_15_106_2_1_2 = mul nsw i32 %A_2_load_325, %B_2_load_32

ST_166: tmp_15_106_2_2 (10971)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10942  %tmp_15_106_2_2 = mul nsw i32 %A_2_load_320, %B_2_load_33

ST_166: tmp_15_106_2_2_1 (10972)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10943  %tmp_15_106_2_2_1 = mul nsw i32 %A_2_load_323, %B_2_load_34

ST_166: A_2_load_326 (10973)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10944  %A_2_load_326 = load i32* %A_2_addr_326, align 4

ST_166: tmp_15_106_2_2_2 (10974)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10945  %tmp_15_106_2_2_2 = mul nsw i32 %A_2_load_326, %B_2_load_35

ST_166: tmp2659 (10980)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10951  %tmp2659 = add i32 %tmp_15_106_0_2_2, %tmp_15_106_0_2_1

ST_166: tmp2658 (10981)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10952  %tmp2658 = add i32 %tmp_15_106_0_2, %tmp2659

ST_166: tmp2657 (10985)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10956  %tmp2657 = add i32 %tmp2658, %tmp2660

ST_166: tmp2651 (10986)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10957  %tmp2651 = add i32 %tmp2652, %tmp2657

ST_166: tmp2666 (10987)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10958  %tmp2666 = add i32 %tmp_15_106_1_2, %tmp_15_106_1_1_2

ST_166: tmp2665 (10988)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10959  %tmp2665 = add i32 %tmp_15_106_1_1_1, %tmp2666

ST_166: tmp2668 (10989)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10960  %tmp2668 = add i32 %tmp_15_106_1_2_2, %tmp_15_106_1_2_1

ST_166: tmp2669 (10990)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10961  %tmp2669 = add i32 %tmp_15_106_2_0_1, %tmp_15_106_2

ST_166: tmp2667 (10991)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10962  %tmp2667 = add i32 %tmp2668, %tmp2669

ST_166: tmp2664 (10992)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10963  %tmp2664 = add i32 %tmp2665, %tmp2667

ST_166: tmp2672 (10993)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10964  %tmp2672 = add i32 %tmp_15_106_2_1_1, %tmp_15_106_2_1

ST_166: tmp2671 (10994)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10965  %tmp2671 = add i32 %tmp_15_106_2_0_2, %tmp2672

ST_166: tmp2674 (10995)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10966  %tmp2674 = add i32 %tmp_15_106_2_2, %tmp_15_106_2_1_2

ST_166: tmp2675 (10996)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10967  %tmp2675 = add i32 %tmp_15_106_2_2_2, %tmp_15_106_2_2_1

ST_166: tmp2673 (10997)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10968  %tmp2673 = add i32 %tmp2674, %tmp2675

ST_166: tmp2670 (10998)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10969  %tmp2670 = add i32 %tmp2671, %tmp2673

ST_166: tmp2663 (10999)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10970  %tmp2663 = add i32 %tmp2664, %tmp2670

ST_166: result_3_106_2_2_2 (11000)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10971  %result_3_106_2_2_2 = add nsw i32 %tmp2651, %tmp2663

ST_166: A_0_load_327 (11004)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10975  %A_0_load_327 = load i32* %A_0_addr_327, align 4

ST_166: A_0_load_328 (11008)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10979  %A_0_load_328 = load i32* %A_0_addr_328, align 4

ST_166: A_0_load_329 (11012)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10983  %A_0_load_329 = load i32* %A_0_addr_329, align 4

ST_166: tmp_15_107_1 (11014)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10985  %tmp_15_107_1 = mul nsw i32 %A_1_load_321, %B_1_load_27

ST_166: tmp_15_107_1_0_1 (11015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10986  %tmp_15_107_1_0_1 = mul nsw i32 %A_1_load_324, %B_1_load_28

ST_166: A_1_load_327 (11016)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10987  %A_1_load_327 = load i32* %A_1_addr_327, align 4

ST_166: tmp_15_107_1_0_2 (11017)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10988  %tmp_15_107_1_0_2 = mul nsw i32 %A_1_load_327, %B_1_load_29

ST_166: tmp_15_107_1_1 (11018)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10989  %tmp_15_107_1_1 = mul nsw i32 %A_1_load_322, %B_1_load_30

ST_166: A_1_load_328 (11020)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10991  %A_1_load_328 = load i32* %A_1_addr_328, align 4

ST_166: A_1_load_329 (11024)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10995  %A_1_load_329 = load i32* %A_1_addr_329, align 4

ST_166: tmp_15_107_2 (11026)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10997  %tmp_15_107_2 = mul nsw i32 %A_2_load_321, %B_2_load_27

ST_166: tmp_15_107_2_0_1 (11027)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10998  %tmp_15_107_2_0_1 = mul nsw i32 %A_2_load_324, %B_2_load_28

ST_166: A_2_load_327 (11028)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10999  %A_2_load_327 = load i32* %A_2_addr_327, align 4

ST_166: tmp_15_107_2_0_2 (11029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11000  %tmp_15_107_2_0_2 = mul nsw i32 %A_2_load_327, %B_2_load_29

ST_166: tmp_15_107_2_1 (11030)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11001  %tmp_15_107_2_1 = mul nsw i32 %A_2_load_322, %B_2_load_30

ST_166: tmp_15_107_2_1_1 (11031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11002  %tmp_15_107_2_1_1 = mul nsw i32 %A_2_load_325, %B_2_load_31

ST_166: A_2_load_328 (11032)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11003  %A_2_load_328 = load i32* %A_2_addr_328, align 4

ST_166: A_2_load_329 (11036)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11007  %A_2_load_329 = load i32* %A_2_addr_329, align 4

ST_166: tmp2686 (11045)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11016  %tmp2686 = add i32 %tmp_15_107_1_0_1, %tmp_15_107_1

ST_166: tmp2687 (11046)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11017  %tmp2687 = add i32 %tmp_15_107_1_1, %tmp_15_107_1_0_2

ST_166: tmp2685 (11047)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11018  %tmp2685 = add i32 %tmp2686, %tmp2687

ST_166: tmp2694 (11053)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11024  %tmp2694 = add i32 %tmp_15_107_2_0_1, %tmp_15_107_2

ST_166: tmp2697 (11056)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11027  %tmp2697 = add i32 %tmp_15_107_2_1_1, %tmp_15_107_2_1

ST_166: tmp2696 (11057)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11028  %tmp2696 = add i32 %tmp_15_107_2_0_2, %tmp2697

ST_166: tmp_15_108_1 (11077)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11048  %tmp_15_108_1 = mul nsw i32 %A_1_load_324, %B_1_load_27

ST_166: tmp_15_108_1_0_1 (11078)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11049  %tmp_15_108_1_0_1 = mul nsw i32 %A_1_load_327, %B_1_load_28

ST_166: tmp2711 (11108)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11079  %tmp2711 = add i32 %tmp_15_108_1_0_1, %tmp_15_108_1

ST_166: tmp_15_109_1 (11140)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11111  %tmp_15_109_1 = mul nsw i32 %A_1_load_327, %B_1_load_27


 <State 167>: 8.21ns
ST_167: tmp_124 (421)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:392  %tmp_124 = add i17 %tmp_14, 110

ST_167: tmp_126_cast (422)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:393  %tmp_126_cast = sext i17 %tmp_124 to i64

ST_167: A_0_addr_330 (423)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:394  %A_0_addr_330 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_126_cast

ST_167: A_1_addr_330 (873)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:844  %A_1_addr_330 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_126_cast

ST_167: A_2_addr_330 (1097)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1068  %A_2_addr_330 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_126_cast

ST_167: tmp_345 (1531)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1502  %tmp_345 = add i22 %tmp_239, 106

ST_167: tmp_347_cast (1532)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1503  %tmp_347_cast = sext i22 %tmp_345 to i64

ST_167: C_addr_106 (1533)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1504  %C_addr_106 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_347_cast

ST_167: tmp_574 (2223)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2194  %tmp_574 = add i17 %tmp_464, 110

ST_167: tmp_575_cast (2224)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2195  %tmp_575_cast = sext i17 %tmp_574 to i64

ST_167: A_0_addr_331 (2225)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2196  %A_0_addr_331 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_575_cast

ST_167: A_1_addr_331 (2675)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2646  %A_1_addr_331 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_575_cast

ST_167: A_2_addr_331 (2899)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2870  %A_2_addr_331 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_575_cast

ST_167: StgValue_10517 (11001)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10972  store i32 %result_3_106_2_2_2, i32* %C_addr_106, align 4

ST_167: tmp_15_106 (11002)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10973  %tmp_15_106 = mul nsw i32 %A_0_load_321, %B_0_load_36

ST_167: tmp_15_107_0_0_1 (11003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10974  %tmp_15_107_0_0_1 = mul nsw i32 %A_0_load_324, %B_0_load_37

ST_167: tmp_15_107_0_0_2 (11005)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10976  %tmp_15_107_0_0_2 = mul nsw i32 %A_0_load_327, %B_0_load_38

ST_167: tmp_15_107_0_1 (11006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10977  %tmp_15_107_0_1 = mul nsw i32 %A_0_load_322, %B_0_load_39

ST_167: tmp_15_107_0_1_1 (11007)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10978  %tmp_15_107_0_1_1 = mul nsw i32 %A_0_load_325, %B_0_load_40

ST_167: A_0_load_328 (11008)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10979  %A_0_load_328 = load i32* %A_0_addr_328, align 4

ST_167: tmp_15_107_0_1_2 (11009)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10980  %tmp_15_107_0_1_2 = mul nsw i32 %A_0_load_328, %B_0_load_41

ST_167: tmp_15_107_0_2 (11010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10981  %tmp_15_107_0_2 = mul nsw i32 %A_0_load_323, %B_0_load_33

ST_167: tmp_15_107_0_2_1 (11011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10982  %tmp_15_107_0_2_1 = mul nsw i32 %A_0_load_326, %B_0_load_34

ST_167: A_0_load_329 (11012)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10983  %A_0_load_329 = load i32* %A_0_addr_329, align 4

ST_167: tmp_15_107_0_2_2 (11013)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10984  %tmp_15_107_0_2_2 = mul nsw i32 %A_0_load_329, %B_0_load_35

ST_167: tmp_15_107_1_1_1 (11019)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10990  %tmp_15_107_1_1_1 = mul nsw i32 %A_1_load_325, %B_1_load_31

ST_167: A_1_load_328 (11020)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10991  %A_1_load_328 = load i32* %A_1_addr_328, align 4

ST_167: tmp_15_107_1_1_2 (11021)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10992  %tmp_15_107_1_1_2 = mul nsw i32 %A_1_load_328, %B_1_load_32

ST_167: tmp_15_107_1_2 (11022)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10993  %tmp_15_107_1_2 = mul nsw i32 %A_1_load_323, %B_1_load_33

ST_167: tmp_15_107_1_2_1 (11023)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10994  %tmp_15_107_1_2_1 = mul nsw i32 %A_1_load_326, %B_1_load_34

ST_167: A_1_load_329 (11024)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10995  %A_1_load_329 = load i32* %A_1_addr_329, align 4

ST_167: tmp_15_107_1_2_2 (11025)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:10996  %tmp_15_107_1_2_2 = mul nsw i32 %A_1_load_329, %B_1_load_35

ST_167: A_2_load_328 (11032)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11003  %A_2_load_328 = load i32* %A_2_addr_328, align 4

ST_167: tmp_15_107_2_1_2 (11033)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11004  %tmp_15_107_2_1_2 = mul nsw i32 %A_2_load_328, %B_2_load_32

ST_167: tmp_15_107_2_2 (11034)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11005  %tmp_15_107_2_2 = mul nsw i32 %A_2_load_323, %B_2_load_33

ST_167: tmp_15_107_2_2_1 (11035)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11006  %tmp_15_107_2_2_1 = mul nsw i32 %A_2_load_326, %B_2_load_34

ST_167: A_2_load_329 (11036)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11007  %A_2_load_329 = load i32* %A_2_addr_329, align 4

ST_167: tmp_15_107_2_2_2 (11037)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11008  %tmp_15_107_2_2_2 = mul nsw i32 %A_2_load_329, %B_2_load_35

ST_167: tmp2679 (11038)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11009  %tmp2679 = add i32 %tmp_15_107_0_0_2, %tmp_15_106

ST_167: tmp2678 (11039)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11010  %tmp2678 = add i32 %tmp_15_107_0_0_1, %tmp2679

ST_167: tmp2681 (11040)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11011  %tmp2681 = add i32 %tmp_15_107_0_1_2, %tmp_15_107_0_1_1

ST_167: tmp2680 (11041)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11012  %tmp2680 = add i32 %tmp_15_107_0_1, %tmp2681

ST_167: tmp2677 (11042)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11013  %tmp2677 = add i32 %tmp2678, %tmp2680

ST_167: tmp2684 (11043)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11014  %tmp2684 = add i32 %tmp_15_107_0_2_2, %tmp_15_107_0_2_1

ST_167: tmp2683 (11044)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11015  %tmp2683 = add i32 %tmp_15_107_0_2, %tmp2684

ST_167: tmp2682 (11048)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11019  %tmp2682 = add i32 %tmp2683, %tmp2685

ST_167: tmp2676 (11049)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11020  %tmp2676 = add i32 %tmp2677, %tmp2682

ST_167: tmp2691 (11050)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11021  %tmp2691 = add i32 %tmp_15_107_1_2, %tmp_15_107_1_1_2

ST_167: tmp2690 (11051)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11022  %tmp2690 = add i32 %tmp_15_107_1_1_1, %tmp2691

ST_167: tmp2693 (11052)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11023  %tmp2693 = add i32 %tmp_15_107_1_2_2, %tmp_15_107_1_2_1

ST_167: tmp2692 (11054)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11025  %tmp2692 = add i32 %tmp2693, %tmp2694

ST_167: tmp2689 (11055)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11026  %tmp2689 = add i32 %tmp2690, %tmp2692

ST_167: tmp2699 (11058)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11029  %tmp2699 = add i32 %tmp_15_107_2_2, %tmp_15_107_2_1_2

ST_167: tmp2700 (11059)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11030  %tmp2700 = add i32 %tmp_15_107_2_2_2, %tmp_15_107_2_2_1

ST_167: tmp2698 (11060)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11031  %tmp2698 = add i32 %tmp2699, %tmp2700

ST_167: tmp2695 (11061)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11032  %tmp2695 = add i32 %tmp2696, %tmp2698

ST_167: tmp2688 (11062)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11033  %tmp2688 = add i32 %tmp2689, %tmp2695

ST_167: result_3_107_2_2_2 (11063)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11034  %result_3_107_2_2_2 = add nsw i32 %tmp2676, %tmp2688

ST_167: A_0_load_330 (11067)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11038  %A_0_load_330 = load i32* %A_0_addr_330, align 4

ST_167: A_0_load_331 (11071)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11042  %A_0_load_331 = load i32* %A_0_addr_331, align 4

ST_167: A_1_load_330 (11079)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11050  %A_1_load_330 = load i32* %A_1_addr_330, align 4

ST_167: A_1_load_331 (11083)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11054  %A_1_load_331 = load i32* %A_1_addr_331, align 4

ST_167: A_2_load_330 (11091)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11062  %A_2_load_330 = load i32* %A_2_addr_330, align 4

ST_167: A_2_load_331 (11095)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11066  %A_2_load_331 = load i32* %A_2_addr_331, align 4


 <State 168>: 7.32ns
ST_168: tmp_125 (424)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:395  %tmp_125 = add i17 %tmp_14, 111

ST_168: tmp_127_cast (425)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:396  %tmp_127_cast = sext i17 %tmp_125 to i64

ST_168: A_0_addr_333 (426)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:397  %A_0_addr_333 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_127_cast

ST_168: A_1_addr_333 (874)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:845  %A_1_addr_333 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_127_cast

ST_168: A_2_addr_333 (1098)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1069  %A_2_addr_333 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_127_cast

ST_168: tmp_346 (1534)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1505  %tmp_346 = add i22 %tmp_239, 107

ST_168: tmp_348_cast (1535)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1506  %tmp_348_cast = sext i22 %tmp_346 to i64

ST_168: C_addr_107 (1536)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1507  %C_addr_107 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_348_cast

ST_168: tmp_800 (3357)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3328  %tmp_800 = add i17 %tmp_690, 110

ST_168: tmp_801_cast (3358)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3329  %tmp_801_cast = sext i17 %tmp_800 to i64

ST_168: A_0_addr_332 (3359)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3330  %A_0_addr_332 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_801_cast

ST_168: A_1_addr_332 (3809)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3780  %A_1_addr_332 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_801_cast

ST_168: A_2_addr_332 (4033)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4004  %A_2_addr_332 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_801_cast

ST_168: StgValue_10581 (11001)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:10972  store i32 %result_3_106_2_2_2, i32* %C_addr_106, align 4

ST_168: StgValue_10582 (11064)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11035  store i32 %result_3_107_2_2_2, i32* %C_addr_107, align 4

ST_168: tmp_15_107 (11065)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11036  %tmp_15_107 = mul nsw i32 %A_0_load_324, %B_0_load_36

ST_168: tmp_15_108_0_0_1 (11066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11037  %tmp_15_108_0_0_1 = mul nsw i32 %A_0_load_327, %B_0_load_37

ST_168: A_0_load_330 (11067)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11038  %A_0_load_330 = load i32* %A_0_addr_330, align 4

ST_168: tmp_15_108_0_0_2 (11068)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11039  %tmp_15_108_0_0_2 = mul nsw i32 %A_0_load_330, %B_0_load_38

ST_168: tmp_15_108_0_1 (11069)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11040  %tmp_15_108_0_1 = mul nsw i32 %A_0_load_325, %B_0_load_39

ST_168: tmp_15_108_0_1_1 (11070)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11041  %tmp_15_108_0_1_1 = mul nsw i32 %A_0_load_328, %B_0_load_40

ST_168: A_0_load_331 (11071)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11042  %A_0_load_331 = load i32* %A_0_addr_331, align 4

ST_168: tmp_15_108_0_1_2 (11072)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11043  %tmp_15_108_0_1_2 = mul nsw i32 %A_0_load_331, %B_0_load_41

ST_168: A_0_load_332 (11075)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11046  %A_0_load_332 = load i32* %A_0_addr_332, align 4

ST_168: A_1_load_330 (11079)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11050  %A_1_load_330 = load i32* %A_1_addr_330, align 4

ST_168: tmp_15_108_1_0_2 (11080)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11051  %tmp_15_108_1_0_2 = mul nsw i32 %A_1_load_330, %B_1_load_29

ST_168: tmp_15_108_1_1 (11081)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11052  %tmp_15_108_1_1 = mul nsw i32 %A_1_load_325, %B_1_load_30

ST_168: A_1_load_331 (11083)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11054  %A_1_load_331 = load i32* %A_1_addr_331, align 4

ST_168: A_1_load_332 (11087)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11058  %A_1_load_332 = load i32* %A_1_addr_332, align 4

ST_168: A_2_load_330 (11091)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11062  %A_2_load_330 = load i32* %A_2_addr_330, align 4

ST_168: A_2_load_331 (11095)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11066  %A_2_load_331 = load i32* %A_2_addr_331, align 4

ST_168: A_2_load_332 (11099)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11070  %A_2_load_332 = load i32* %A_2_addr_332, align 4

ST_168: tmp2704 (11101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11072  %tmp2704 = add i32 %tmp_15_108_0_0_2, %tmp_15_107

ST_168: tmp2703 (11102)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11073  %tmp2703 = add i32 %tmp_15_108_0_0_1, %tmp2704

ST_168: tmp2706 (11103)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11074  %tmp2706 = add i32 %tmp_15_108_0_1_2, %tmp_15_108_0_1_1

ST_168: tmp2705 (11104)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11075  %tmp2705 = add i32 %tmp_15_108_0_1, %tmp2706

ST_168: tmp2702 (11105)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11076  %tmp2702 = add i32 %tmp2703, %tmp2705

ST_168: tmp2712 (11109)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11080  %tmp2712 = add i32 %tmp_15_108_1_1, %tmp_15_108_1_0_2

ST_168: tmp2710 (11110)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11081  %tmp2710 = add i32 %tmp2711, %tmp2712

ST_168: A_0_load_333 (11130)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11101  %A_0_load_333 = load i32* %A_0_addr_333, align 4

ST_168: tmp_15_109_1_0_1 (11141)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11112  %tmp_15_109_1_0_1 = mul nsw i32 %A_1_load_330, %B_1_load_28

ST_168: A_1_load_333 (11142)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11113  %A_1_load_333 = load i32* %A_1_addr_333, align 4

ST_168: A_2_load_333 (11154)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11125  %A_2_load_333 = load i32* %A_2_addr_333, align 4

ST_168: tmp2736 (11171)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11142  %tmp2736 = add i32 %tmp_15_109_1_0_1, %tmp_15_109_1

ST_168: tmp_15_110_1 (11203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11174  %tmp_15_110_1 = mul nsw i32 %A_1_load_330, %B_1_load_27


 <State 169>: 8.21ns
ST_169: tmp_575 (2226)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2197  %tmp_575 = add i17 %tmp_464, 111

ST_169: tmp_576_cast (2227)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2198  %tmp_576_cast = sext i17 %tmp_575 to i64

ST_169: A_0_addr_334 (2228)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2199  %A_0_addr_334 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_576_cast

ST_169: A_1_addr_334 (2676)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2647  %A_1_addr_334 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_576_cast

ST_169: A_2_addr_334 (2900)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2871  %A_2_addr_334 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_576_cast

ST_169: tmp_801 (3360)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3331  %tmp_801 = add i17 %tmp_690, 111

ST_169: tmp_802_cast (3361)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3332  %tmp_802_cast = sext i17 %tmp_801 to i64

ST_169: A_0_addr_335 (3362)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3333  %A_0_addr_335 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_802_cast

ST_169: A_1_addr_335 (3810)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3781  %A_1_addr_335 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_802_cast

ST_169: A_2_addr_335 (4034)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4005  %A_2_addr_335 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_802_cast

ST_169: StgValue_10623 (11064)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11035  store i32 %result_3_107_2_2_2, i32* %C_addr_107, align 4

ST_169: tmp_15_108_0_2 (11073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11044  %tmp_15_108_0_2 = mul nsw i32 %A_0_load_326, %B_0_load_33

ST_169: tmp_15_108_0_2_1 (11074)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11045  %tmp_15_108_0_2_1 = mul nsw i32 %A_0_load_329, %B_0_load_34

ST_169: A_0_load_332 (11075)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11046  %A_0_load_332 = load i32* %A_0_addr_332, align 4

ST_169: tmp_15_108_0_2_2 (11076)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11047  %tmp_15_108_0_2_2 = mul nsw i32 %A_0_load_332, %B_0_load_35

ST_169: tmp_15_108_1_1_1 (11082)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11053  %tmp_15_108_1_1_1 = mul nsw i32 %A_1_load_328, %B_1_load_31

ST_169: tmp_15_108_1_1_2 (11084)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11055  %tmp_15_108_1_1_2 = mul nsw i32 %A_1_load_331, %B_1_load_32

ST_169: tmp_15_108_1_2 (11085)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11056  %tmp_15_108_1_2 = mul nsw i32 %A_1_load_326, %B_1_load_33

ST_169: tmp_15_108_1_2_1 (11086)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11057  %tmp_15_108_1_2_1 = mul nsw i32 %A_1_load_329, %B_1_load_34

ST_169: A_1_load_332 (11087)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11058  %A_1_load_332 = load i32* %A_1_addr_332, align 4

ST_169: tmp_15_108_1_2_2 (11088)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11059  %tmp_15_108_1_2_2 = mul nsw i32 %A_1_load_332, %B_1_load_35

ST_169: tmp_15_108_2 (11089)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11060  %tmp_15_108_2 = mul nsw i32 %A_2_load_324, %B_2_load_27

ST_169: tmp_15_108_2_0_1 (11090)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11061  %tmp_15_108_2_0_1 = mul nsw i32 %A_2_load_327, %B_2_load_28

ST_169: tmp_15_108_2_0_2 (11092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11063  %tmp_15_108_2_0_2 = mul nsw i32 %A_2_load_330, %B_2_load_29

ST_169: tmp_15_108_2_1 (11093)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11064  %tmp_15_108_2_1 = mul nsw i32 %A_2_load_325, %B_2_load_30

ST_169: tmp_15_108_2_1_1 (11094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11065  %tmp_15_108_2_1_1 = mul nsw i32 %A_2_load_328, %B_2_load_31

ST_169: tmp_15_108_2_1_2 (11096)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11067  %tmp_15_108_2_1_2 = mul nsw i32 %A_2_load_331, %B_2_load_32

ST_169: tmp_15_108_2_2 (11097)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11068  %tmp_15_108_2_2 = mul nsw i32 %A_2_load_326, %B_2_load_33

ST_169: tmp_15_108_2_2_1 (11098)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11069  %tmp_15_108_2_2_1 = mul nsw i32 %A_2_load_329, %B_2_load_34

ST_169: A_2_load_332 (11099)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11070  %A_2_load_332 = load i32* %A_2_addr_332, align 4

ST_169: tmp_15_108_2_2_2 (11100)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11071  %tmp_15_108_2_2_2 = mul nsw i32 %A_2_load_332, %B_2_load_35

ST_169: tmp2709 (11106)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11077  %tmp2709 = add i32 %tmp_15_108_0_2_2, %tmp_15_108_0_2_1

ST_169: tmp2708 (11107)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11078  %tmp2708 = add i32 %tmp_15_108_0_2, %tmp2709

ST_169: tmp2707 (11111)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11082  %tmp2707 = add i32 %tmp2708, %tmp2710

ST_169: tmp2701 (11112)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11083  %tmp2701 = add i32 %tmp2702, %tmp2707

ST_169: tmp2716 (11113)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11084  %tmp2716 = add i32 %tmp_15_108_1_2, %tmp_15_108_1_1_2

ST_169: tmp2715 (11114)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11085  %tmp2715 = add i32 %tmp_15_108_1_1_1, %tmp2716

ST_169: tmp2718 (11115)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11086  %tmp2718 = add i32 %tmp_15_108_1_2_2, %tmp_15_108_1_2_1

ST_169: tmp2719 (11116)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11087  %tmp2719 = add i32 %tmp_15_108_2_0_1, %tmp_15_108_2

ST_169: tmp2717 (11117)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11088  %tmp2717 = add i32 %tmp2718, %tmp2719

ST_169: tmp2714 (11118)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11089  %tmp2714 = add i32 %tmp2715, %tmp2717

ST_169: tmp2722 (11119)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11090  %tmp2722 = add i32 %tmp_15_108_2_1_1, %tmp_15_108_2_1

ST_169: tmp2721 (11120)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11091  %tmp2721 = add i32 %tmp_15_108_2_0_2, %tmp2722

ST_169: tmp2724 (11121)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11092  %tmp2724 = add i32 %tmp_15_108_2_2, %tmp_15_108_2_1_2

ST_169: tmp2725 (11122)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11093  %tmp2725 = add i32 %tmp_15_108_2_2_2, %tmp_15_108_2_2_1

ST_169: tmp2723 (11123)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11094  %tmp2723 = add i32 %tmp2724, %tmp2725

ST_169: tmp2720 (11124)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11095  %tmp2720 = add i32 %tmp2721, %tmp2723

ST_169: tmp2713 (11125)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11096  %tmp2713 = add i32 %tmp2714, %tmp2720

ST_169: result_3_108_2_2_2 (11126)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11097  %result_3_108_2_2_2 = add nsw i32 %tmp2701, %tmp2713

ST_169: A_0_load_333 (11130)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11101  %A_0_load_333 = load i32* %A_0_addr_333, align 4

ST_169: A_0_load_334 (11134)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11105  %A_0_load_334 = load i32* %A_0_addr_334, align 4

ST_169: A_0_load_335 (11138)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11109  %A_0_load_335 = load i32* %A_0_addr_335, align 4

ST_169: A_1_load_333 (11142)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11113  %A_1_load_333 = load i32* %A_1_addr_333, align 4

ST_169: tmp_15_109_1_0_2 (11143)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11114  %tmp_15_109_1_0_2 = mul nsw i32 %A_1_load_333, %B_1_load_29

ST_169: tmp_15_109_1_1 (11144)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11115  %tmp_15_109_1_1 = mul nsw i32 %A_1_load_328, %B_1_load_30

ST_169: A_1_load_334 (11146)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11117  %A_1_load_334 = load i32* %A_1_addr_334, align 4

ST_169: A_1_load_335 (11150)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11121  %A_1_load_335 = load i32* %A_1_addr_335, align 4

ST_169: tmp_15_109_2 (11152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11123  %tmp_15_109_2 = mul nsw i32 %A_2_load_327, %B_2_load_27

ST_169: tmp_15_109_2_0_1 (11153)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11124  %tmp_15_109_2_0_1 = mul nsw i32 %A_2_load_330, %B_2_load_28

ST_169: A_2_load_333 (11154)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11125  %A_2_load_333 = load i32* %A_2_addr_333, align 4

ST_169: tmp_15_109_2_0_2 (11155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11126  %tmp_15_109_2_0_2 = mul nsw i32 %A_2_load_333, %B_2_load_29

ST_169: tmp_15_109_2_1 (11156)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11127  %tmp_15_109_2_1 = mul nsw i32 %A_2_load_328, %B_2_load_30

ST_169: tmp_15_109_2_1_1 (11157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11128  %tmp_15_109_2_1_1 = mul nsw i32 %A_2_load_331, %B_2_load_31

ST_169: A_2_load_334 (11158)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11129  %A_2_load_334 = load i32* %A_2_addr_334, align 4

ST_169: A_2_load_335 (11162)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11133  %A_2_load_335 = load i32* %A_2_addr_335, align 4

ST_169: tmp2737 (11172)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11143  %tmp2737 = add i32 %tmp_15_109_1_1, %tmp_15_109_1_0_2

ST_169: tmp2735 (11173)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11144  %tmp2735 = add i32 %tmp2736, %tmp2737

ST_169: tmp2744 (11179)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11150  %tmp2744 = add i32 %tmp_15_109_2_0_1, %tmp_15_109_2

ST_169: tmp2747 (11182)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11153  %tmp2747 = add i32 %tmp_15_109_2_1_1, %tmp_15_109_2_1

ST_169: tmp2746 (11183)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11154  %tmp2746 = add i32 %tmp_15_109_2_0_2, %tmp2747

ST_169: tmp_15_110_1_0_1 (11204)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11175  %tmp_15_110_1_0_1 = mul nsw i32 %A_1_load_333, %B_1_load_28

ST_169: tmp_15_110_2 (11215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11186  %tmp_15_110_2 = mul nsw i32 %A_2_load_330, %B_2_load_27

ST_169: tmp_15_110_2_0_1 (11216)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11187  %tmp_15_110_2_0_1 = mul nsw i32 %A_2_load_333, %B_2_load_28

ST_169: tmp_15_110_2_1 (11219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11190  %tmp_15_110_2_1 = mul nsw i32 %A_2_load_331, %B_2_load_30

ST_169: tmp2761 (11234)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11205  %tmp2761 = add i32 %tmp_15_110_1_0_1, %tmp_15_110_1

ST_169: tmp2769 (11242)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11213  %tmp2769 = add i32 %tmp_15_110_2_0_1, %tmp_15_110_2

ST_169: tmp_15_111_2 (11288)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11259  %tmp_15_111_2 = mul nsw i32 %A_2_load_333, %B_2_load_27


 <State 170>: 8.21ns
ST_170: tmp_126 (427)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:398  %tmp_126 = add i17 %tmp_14, 112

ST_170: tmp_128_cast (428)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:399  %tmp_128_cast = sext i17 %tmp_126 to i64

ST_170: A_0_addr_336 (429)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:400  %A_0_addr_336 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_128_cast

ST_170: A_1_addr_336 (875)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:846  %A_1_addr_336 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_128_cast

ST_170: A_2_addr_336 (1099)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1070  %A_2_addr_336 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_128_cast

ST_170: tmp_347 (1537)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1508  %tmp_347 = add i22 %tmp_239, 108

ST_170: tmp_349_cast (1538)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1509  %tmp_349_cast = sext i22 %tmp_347 to i64

ST_170: C_addr_108 (1539)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1510  %C_addr_108 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_349_cast

ST_170: tmp_576 (2229)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2200  %tmp_576 = add i17 %tmp_464, 112

ST_170: tmp_577_cast (2230)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2201  %tmp_577_cast = sext i17 %tmp_576 to i64

ST_170: A_0_addr_337 (2231)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2202  %A_0_addr_337 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_577_cast

ST_170: A_1_addr_337 (2677)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2648  %A_1_addr_337 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_577_cast

ST_170: A_2_addr_337 (2901)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2872  %A_2_addr_337 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_577_cast

ST_170: StgValue_10703 (11127)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11098  store i32 %result_3_108_2_2_2, i32* %C_addr_108, align 4

ST_170: tmp_15_108 (11128)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11099  %tmp_15_108 = mul nsw i32 %A_0_load_327, %B_0_load_36

ST_170: tmp_15_109_0_0_1 (11129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11100  %tmp_15_109_0_0_1 = mul nsw i32 %A_0_load_330, %B_0_load_37

ST_170: tmp_15_109_0_0_2 (11131)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11102  %tmp_15_109_0_0_2 = mul nsw i32 %A_0_load_333, %B_0_load_38

ST_170: tmp_15_109_0_1 (11132)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11103  %tmp_15_109_0_1 = mul nsw i32 %A_0_load_328, %B_0_load_39

ST_170: tmp_15_109_0_1_1 (11133)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11104  %tmp_15_109_0_1_1 = mul nsw i32 %A_0_load_331, %B_0_load_40

ST_170: A_0_load_334 (11134)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11105  %A_0_load_334 = load i32* %A_0_addr_334, align 4

ST_170: tmp_15_109_0_1_2 (11135)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11106  %tmp_15_109_0_1_2 = mul nsw i32 %A_0_load_334, %B_0_load_41

ST_170: tmp_15_109_0_2 (11136)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11107  %tmp_15_109_0_2 = mul nsw i32 %A_0_load_329, %B_0_load_33

ST_170: tmp_15_109_0_2_1 (11137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11108  %tmp_15_109_0_2_1 = mul nsw i32 %A_0_load_332, %B_0_load_34

ST_170: A_0_load_335 (11138)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11109  %A_0_load_335 = load i32* %A_0_addr_335, align 4

ST_170: tmp_15_109_0_2_2 (11139)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11110  %tmp_15_109_0_2_2 = mul nsw i32 %A_0_load_335, %B_0_load_35

ST_170: tmp_15_109_1_1_1 (11145)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11116  %tmp_15_109_1_1_1 = mul nsw i32 %A_1_load_331, %B_1_load_31

ST_170: A_1_load_334 (11146)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11117  %A_1_load_334 = load i32* %A_1_addr_334, align 4

ST_170: tmp_15_109_1_1_2 (11147)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11118  %tmp_15_109_1_1_2 = mul nsw i32 %A_1_load_334, %B_1_load_32

ST_170: tmp_15_109_1_2 (11148)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11119  %tmp_15_109_1_2 = mul nsw i32 %A_1_load_329, %B_1_load_33

ST_170: tmp_15_109_1_2_1 (11149)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11120  %tmp_15_109_1_2_1 = mul nsw i32 %A_1_load_332, %B_1_load_34

ST_170: A_1_load_335 (11150)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11121  %A_1_load_335 = load i32* %A_1_addr_335, align 4

ST_170: tmp_15_109_1_2_2 (11151)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11122  %tmp_15_109_1_2_2 = mul nsw i32 %A_1_load_335, %B_1_load_35

ST_170: A_2_load_334 (11158)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11129  %A_2_load_334 = load i32* %A_2_addr_334, align 4

ST_170: tmp_15_109_2_1_2 (11159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11130  %tmp_15_109_2_1_2 = mul nsw i32 %A_2_load_334, %B_2_load_32

ST_170: tmp_15_109_2_2 (11160)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11131  %tmp_15_109_2_2 = mul nsw i32 %A_2_load_329, %B_2_load_33

ST_170: tmp_15_109_2_2_1 (11161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11132  %tmp_15_109_2_2_1 = mul nsw i32 %A_2_load_332, %B_2_load_34

ST_170: A_2_load_335 (11162)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11133  %A_2_load_335 = load i32* %A_2_addr_335, align 4

ST_170: tmp_15_109_2_2_2 (11163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11134  %tmp_15_109_2_2_2 = mul nsw i32 %A_2_load_335, %B_2_load_35

ST_170: tmp2729 (11164)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11135  %tmp2729 = add i32 %tmp_15_109_0_0_2, %tmp_15_108

ST_170: tmp2728 (11165)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11136  %tmp2728 = add i32 %tmp_15_109_0_0_1, %tmp2729

ST_170: tmp2731 (11166)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11137  %tmp2731 = add i32 %tmp_15_109_0_1_2, %tmp_15_109_0_1_1

ST_170: tmp2730 (11167)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11138  %tmp2730 = add i32 %tmp_15_109_0_1, %tmp2731

ST_170: tmp2727 (11168)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11139  %tmp2727 = add i32 %tmp2728, %tmp2730

ST_170: tmp2734 (11169)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11140  %tmp2734 = add i32 %tmp_15_109_0_2_2, %tmp_15_109_0_2_1

ST_170: tmp2733 (11170)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11141  %tmp2733 = add i32 %tmp_15_109_0_2, %tmp2734

ST_170: tmp2732 (11174)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11145  %tmp2732 = add i32 %tmp2733, %tmp2735

ST_170: tmp2726 (11175)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11146  %tmp2726 = add i32 %tmp2727, %tmp2732

ST_170: tmp2741 (11176)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11147  %tmp2741 = add i32 %tmp_15_109_1_2, %tmp_15_109_1_1_2

ST_170: tmp2740 (11177)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11148  %tmp2740 = add i32 %tmp_15_109_1_1_1, %tmp2741

ST_170: tmp2743 (11178)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11149  %tmp2743 = add i32 %tmp_15_109_1_2_2, %tmp_15_109_1_2_1

ST_170: tmp2742 (11180)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11151  %tmp2742 = add i32 %tmp2743, %tmp2744

ST_170: tmp2739 (11181)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11152  %tmp2739 = add i32 %tmp2740, %tmp2742

ST_170: tmp2749 (11184)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11155  %tmp2749 = add i32 %tmp_15_109_2_2, %tmp_15_109_2_1_2

ST_170: tmp2750 (11185)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11156  %tmp2750 = add i32 %tmp_15_109_2_2_2, %tmp_15_109_2_2_1

ST_170: tmp2748 (11186)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11157  %tmp2748 = add i32 %tmp2749, %tmp2750

ST_170: tmp2745 (11187)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11158  %tmp2745 = add i32 %tmp2746, %tmp2748

ST_170: tmp2738 (11188)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11159  %tmp2738 = add i32 %tmp2739, %tmp2745

ST_170: result_3_109_2_2_2 (11189)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11160  %result_3_109_2_2_2 = add nsw i32 %tmp2726, %tmp2738

ST_170: A_0_load_336 (11193)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11164  %A_0_load_336 = load i32* %A_0_addr_336, align 4

ST_170: A_0_load_337 (11197)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11168  %A_0_load_337 = load i32* %A_0_addr_337, align 4

ST_170: tmp_15_110_0_2 (11199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11170  %tmp_15_110_0_2 = mul nsw i32 %A_0_load_332, %B_0_load_33

ST_170: A_1_load_336 (11205)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11176  %A_1_load_336 = load i32* %A_1_addr_336, align 4

ST_170: tmp_15_110_1_1 (11207)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11178  %tmp_15_110_1_1 = mul nsw i32 %A_1_load_331, %B_1_load_30

ST_170: A_1_load_337 (11209)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11180  %A_1_load_337 = load i32* %A_1_addr_337, align 4

ST_170: tmp_15_110_1_2 (11211)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11182  %tmp_15_110_1_2 = mul nsw i32 %A_1_load_332, %B_1_load_33

ST_170: A_2_load_336 (11217)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11188  %A_2_load_336 = load i32* %A_2_addr_336, align 4

ST_170: A_2_load_337 (11221)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11192  %A_2_load_337 = load i32* %A_2_addr_337, align 4


 <State 171>: 7.32ns
ST_171: tmp_127 (430)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:401  %tmp_127 = add i17 %tmp_14, 113

ST_171: tmp_129_cast (431)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:402  %tmp_129_cast = sext i17 %tmp_127 to i64

ST_171: A_0_addr_339 (432)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:403  %A_0_addr_339 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_129_cast

ST_171: A_1_addr_339 (876)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:847  %A_1_addr_339 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_129_cast

ST_171: A_2_addr_339 (1100)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1071  %A_2_addr_339 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_129_cast

ST_171: tmp_348 (1540)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1511  %tmp_348 = add i22 %tmp_239, 109

ST_171: tmp_350_cast (1541)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1512  %tmp_350_cast = sext i22 %tmp_348 to i64

ST_171: C_addr_109 (1542)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1513  %C_addr_109 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_350_cast

ST_171: tmp_802 (3363)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3334  %tmp_802 = add i17 %tmp_690, 112

ST_171: tmp_803_cast (3364)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3335  %tmp_803_cast = sext i17 %tmp_802 to i64

ST_171: A_0_addr_338 (3365)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3336  %A_0_addr_338 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_803_cast

ST_171: A_1_addr_338 (3811)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3782  %A_1_addr_338 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_803_cast

ST_171: A_2_addr_338 (4035)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4006  %A_2_addr_338 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_803_cast

ST_171: StgValue_10770 (11127)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11098  store i32 %result_3_108_2_2_2, i32* %C_addr_108, align 4

ST_171: StgValue_10771 (11190)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11161  store i32 %result_3_109_2_2_2, i32* %C_addr_109, align 4

ST_171: tmp_15_109 (11191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11162  %tmp_15_109 = mul nsw i32 %A_0_load_330, %B_0_load_36

ST_171: tmp_15_110_0_0_1 (11192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11163  %tmp_15_110_0_0_1 = mul nsw i32 %A_0_load_333, %B_0_load_37

ST_171: A_0_load_336 (11193)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11164  %A_0_load_336 = load i32* %A_0_addr_336, align 4

ST_171: tmp_15_110_0_0_2 (11194)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11165  %tmp_15_110_0_0_2 = mul nsw i32 %A_0_load_336, %B_0_load_38

ST_171: tmp_15_110_0_1 (11195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11166  %tmp_15_110_0_1 = mul nsw i32 %A_0_load_331, %B_0_load_39

ST_171: tmp_15_110_0_1_1 (11196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11167  %tmp_15_110_0_1_1 = mul nsw i32 %A_0_load_334, %B_0_load_40

ST_171: A_0_load_337 (11197)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11168  %A_0_load_337 = load i32* %A_0_addr_337, align 4

ST_171: tmp_15_110_0_1_2 (11198)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11169  %tmp_15_110_0_1_2 = mul nsw i32 %A_0_load_337, %B_0_load_41

ST_171: A_0_load_338 (11201)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11172  %A_0_load_338 = load i32* %A_0_addr_338, align 4

ST_171: A_1_load_336 (11205)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11176  %A_1_load_336 = load i32* %A_1_addr_336, align 4

ST_171: tmp_15_110_1_0_2 (11206)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11177  %tmp_15_110_1_0_2 = mul nsw i32 %A_1_load_336, %B_1_load_29

ST_171: tmp_15_110_1_1_1 (11208)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11179  %tmp_15_110_1_1_1 = mul nsw i32 %A_1_load_334, %B_1_load_31

ST_171: A_1_load_337 (11209)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11180  %A_1_load_337 = load i32* %A_1_addr_337, align 4

ST_171: tmp_15_110_1_1_2 (11210)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11181  %tmp_15_110_1_1_2 = mul nsw i32 %A_1_load_337, %B_1_load_32

ST_171: A_1_load_338 (11213)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11184  %A_1_load_338 = load i32* %A_1_addr_338, align 4

ST_171: A_2_load_336 (11217)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11188  %A_2_load_336 = load i32* %A_2_addr_336, align 4

ST_171: tmp_15_110_2_0_2 (11218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11189  %tmp_15_110_2_0_2 = mul nsw i32 %A_2_load_336, %B_2_load_29

ST_171: tmp_15_110_2_1_1 (11220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11191  %tmp_15_110_2_1_1 = mul nsw i32 %A_2_load_334, %B_2_load_31

ST_171: A_2_load_337 (11221)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11192  %A_2_load_337 = load i32* %A_2_addr_337, align 4

ST_171: A_2_load_338 (11225)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11196  %A_2_load_338 = load i32* %A_2_addr_338, align 4

ST_171: tmp2754 (11227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11198  %tmp2754 = add i32 %tmp_15_110_0_0_2, %tmp_15_109

ST_171: tmp2753 (11228)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11199  %tmp2753 = add i32 %tmp_15_110_0_0_1, %tmp2754

ST_171: tmp2756 (11229)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11200  %tmp2756 = add i32 %tmp_15_110_0_1_2, %tmp_15_110_0_1_1

ST_171: tmp2755 (11230)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11201  %tmp2755 = add i32 %tmp_15_110_0_1, %tmp2756

ST_171: tmp2752 (11231)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11202  %tmp2752 = add i32 %tmp2753, %tmp2755

ST_171: tmp2762 (11235)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11206  %tmp2762 = add i32 %tmp_15_110_1_1, %tmp_15_110_1_0_2

ST_171: tmp2760 (11236)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11207  %tmp2760 = add i32 %tmp2761, %tmp2762

ST_171: tmp2766 (11239)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11210  %tmp2766 = add i32 %tmp_15_110_1_2, %tmp_15_110_1_1_2

ST_171: tmp2765 (11240)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11211  %tmp2765 = add i32 %tmp_15_110_1_1_1, %tmp2766

ST_171: tmp2772 (11245)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11216  %tmp2772 = add i32 %tmp_15_110_2_1_1, %tmp_15_110_2_1

ST_171: tmp2771 (11246)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11217  %tmp2771 = add i32 %tmp_15_110_2_0_2, %tmp2772

ST_171: A_0_load_339 (11256)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11227  %A_0_load_339 = load i32* %A_0_addr_339, align 4

ST_171: B_1_load_36 (11269)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11240  %B_1_load_36 = load i32* %B_1_addr, align 4

ST_171: A_1_load_339 (11273)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11244  %A_1_load_339 = load i32* %A_1_addr_339, align 4

ST_171: tmp_15_111_2_0_1 (11289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11260  %tmp_15_111_2_0_1 = mul nsw i32 %A_2_load_336, %B_2_load_28

ST_171: A_2_load_339 (11290)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11261  %A_2_load_339 = load i32* %A_2_addr_339, align 4

ST_171: tmp_15_111_2_1 (11292)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11263  %tmp_15_111_2_1 = mul nsw i32 %A_2_load_334, %B_2_load_30

ST_171: tmp2794 (11315)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11286  %tmp2794 = add i32 %tmp_15_111_2_0_1, %tmp_15_111_2


 <State 172>: 8.21ns
ST_172: tmp_577 (2232)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2203  %tmp_577 = add i17 %tmp_464, 113

ST_172: tmp_578_cast (2233)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2204  %tmp_578_cast = sext i17 %tmp_577 to i64

ST_172: A_0_addr_340 (2234)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2205  %A_0_addr_340 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_578_cast

ST_172: A_1_addr_340 (2678)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2649  %A_1_addr_340 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_578_cast

ST_172: A_2_addr_340 (2902)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2873  %A_2_addr_340 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_578_cast

ST_172: tmp_803 (3366)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3337  %tmp_803 = add i17 %tmp_690, 113

ST_172: tmp_804_cast (3367)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3338  %tmp_804_cast = sext i17 %tmp_803 to i64

ST_172: A_0_addr_341 (3368)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3339  %A_0_addr_341 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_804_cast

ST_172: A_1_addr_341 (3812)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3783  %A_1_addr_341 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_804_cast

ST_172: A_2_addr_341 (4036)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4007  %A_2_addr_341 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_804_cast

ST_172: StgValue_10820 (11190)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11161  store i32 %result_3_109_2_2_2, i32* %C_addr_109, align 4

ST_172: tmp_15_110_0_2_1 (11200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11171  %tmp_15_110_0_2_1 = mul nsw i32 %A_0_load_335, %B_0_load_34

ST_172: A_0_load_338 (11201)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11172  %A_0_load_338 = load i32* %A_0_addr_338, align 4

ST_172: tmp_15_110_0_2_2 (11202)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11173  %tmp_15_110_0_2_2 = mul nsw i32 %A_0_load_338, %B_0_load_35

ST_172: tmp_15_110_1_2_1 (11212)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11183  %tmp_15_110_1_2_1 = mul nsw i32 %A_1_load_335, %B_1_load_34

ST_172: A_1_load_338 (11213)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11184  %A_1_load_338 = load i32* %A_1_addr_338, align 4

ST_172: tmp_15_110_1_2_2 (11214)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11185  %tmp_15_110_1_2_2 = mul nsw i32 %A_1_load_338, %B_1_load_35

ST_172: tmp_15_110_2_1_2 (11222)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11193  %tmp_15_110_2_1_2 = mul nsw i32 %A_2_load_337, %B_2_load_32

ST_172: tmp_15_110_2_2 (11223)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11194  %tmp_15_110_2_2 = mul nsw i32 %A_2_load_332, %B_2_load_33

ST_172: tmp_15_110_2_2_1 (11224)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11195  %tmp_15_110_2_2_1 = mul nsw i32 %A_2_load_335, %B_2_load_34

ST_172: A_2_load_338 (11225)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11196  %A_2_load_338 = load i32* %A_2_addr_338, align 4

ST_172: tmp_15_110_2_2_2 (11226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11197  %tmp_15_110_2_2_2 = mul nsw i32 %A_2_load_338, %B_2_load_35

ST_172: tmp2759 (11232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11203  %tmp2759 = add i32 %tmp_15_110_0_2_2, %tmp_15_110_0_2_1

ST_172: tmp2758 (11233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11204  %tmp2758 = add i32 %tmp_15_110_0_2, %tmp2759

ST_172: tmp2757 (11237)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11208  %tmp2757 = add i32 %tmp2758, %tmp2760

ST_172: tmp2751 (11238)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11209  %tmp2751 = add i32 %tmp2752, %tmp2757

ST_172: tmp2768 (11241)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11212  %tmp2768 = add i32 %tmp_15_110_1_2_2, %tmp_15_110_1_2_1

ST_172: tmp2767 (11243)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11214  %tmp2767 = add i32 %tmp2768, %tmp2769

ST_172: tmp2764 (11244)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11215  %tmp2764 = add i32 %tmp2765, %tmp2767

ST_172: tmp2774 (11247)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11218  %tmp2774 = add i32 %tmp_15_110_2_2, %tmp_15_110_2_1_2

ST_172: tmp2775 (11248)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11219  %tmp2775 = add i32 %tmp_15_110_2_2_2, %tmp_15_110_2_2_1

ST_172: tmp2773 (11249)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11220  %tmp2773 = add i32 %tmp2774, %tmp2775

ST_172: tmp2770 (11250)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11221  %tmp2770 = add i32 %tmp2771, %tmp2773

ST_172: tmp2763 (11251)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11222  %tmp2763 = add i32 %tmp2764, %tmp2770

ST_172: result_3_110_2_2_2 (11252)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11223  %result_3_110_2_2_2 = add nsw i32 %tmp2751, %tmp2763

ST_172: A_0_load_339 (11256)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11227  %A_0_load_339 = load i32* %A_0_addr_339, align 4

ST_172: A_0_load_340 (11260)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11231  %A_0_load_340 = load i32* %A_0_addr_340, align 4

ST_172: A_0_load_341 (11266)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11237  %A_0_load_341 = load i32* %A_0_addr_341, align 4

ST_172: B_1_load_36 (11269)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11240  %B_1_load_36 = load i32* %B_1_addr, align 4

ST_172: B_1_load_37 (11271)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11242  %B_1_load_37 = load i32* %B_1_addr_1, align 4

ST_172: A_1_load_339 (11273)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11244  %A_1_load_339 = load i32* %A_1_addr_339, align 4

ST_172: B_1_load_38 (11274)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11245  %B_1_load_38 = load i32* %B_1_addr_2, align 4

ST_172: A_1_load_340 (11280)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11251  %A_1_load_340 = load i32* %A_1_addr_340, align 4

ST_172: A_1_load_341 (11286)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11257  %A_1_load_341 = load i32* %A_1_addr_341, align 4

ST_172: A_2_load_339 (11290)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11261  %A_2_load_339 = load i32* %A_2_addr_339, align 4

ST_172: tmp_15_111_2_0_2 (11291)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11262  %tmp_15_111_2_0_2 = mul nsw i32 %A_2_load_339, %B_2_load_29

ST_172: tmp_15_111_2_1_1 (11293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11264  %tmp_15_111_2_1_1 = mul nsw i32 %A_2_load_337, %B_2_load_31

ST_172: A_2_load_340 (11294)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11265  %A_2_load_340 = load i32* %A_2_addr_340, align 4

ST_172: tmp_15_111_2_2 (11296)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11267  %tmp_15_111_2_2 = mul nsw i32 %A_2_load_335, %B_2_load_33

ST_172: A_2_load_341 (11298)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11269  %A_2_load_341 = load i32* %A_2_addr_341, align 4

ST_172: tmp2797 (11318)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11289  %tmp2797 = add i32 %tmp_15_111_2_1_1, %tmp_15_111_2_1

ST_172: tmp2796 (11319)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11290  %tmp2796 = add i32 %tmp_15_111_2_0_2, %tmp2797


 <State 173>: 7.32ns
ST_173: tmp_128 (433)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:404  %tmp_128 = add i17 %tmp_14, 114

ST_173: tmp_130_cast (434)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:405  %tmp_130_cast = sext i17 %tmp_128 to i64

ST_173: A_0_addr_342 (435)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:406  %A_0_addr_342 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_130_cast

ST_173: A_1_addr_342 (877)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:848  %A_1_addr_342 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_130_cast

ST_173: A_2_addr_342 (1101)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1072  %A_2_addr_342 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_130_cast

ST_173: tmp_349 (1543)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1514  %tmp_349 = add i22 %tmp_239, 110

ST_173: tmp_351_cast (1544)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1515  %tmp_351_cast = sext i22 %tmp_349 to i64

ST_173: C_addr_110 (1545)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1516  %C_addr_110 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_351_cast

ST_173: tmp_578 (2235)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2206  %tmp_578 = add i17 %tmp_464, 114

ST_173: tmp_579_cast (2236)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2207  %tmp_579_cast = sext i17 %tmp_578 to i64

ST_173: A_0_addr_343 (2237)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2208  %A_0_addr_343 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_579_cast

ST_173: A_1_addr_343 (2679)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2650  %A_1_addr_343 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_579_cast

ST_173: A_2_addr_343 (2903)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2874  %A_2_addr_343 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_579_cast

ST_173: StgValue_10875 (11253)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11224  store i32 %result_3_110_2_2_2, i32* %C_addr_110, align 4

ST_173: tmp_15_110 (11254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11225  %tmp_15_110 = mul nsw i32 %A_0_load_333, %B_0_load_36

ST_173: tmp_15_111_0_0_1 (11255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11226  %tmp_15_111_0_0_1 = mul nsw i32 %A_0_load_336, %B_0_load_37

ST_173: tmp_15_111_0_0_2 (11257)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11228  %tmp_15_111_0_0_2 = mul nsw i32 %A_0_load_339, %B_0_load_38

ST_173: tmp_15_111_0_1 (11258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11229  %tmp_15_111_0_1 = mul nsw i32 %A_0_load_334, %B_0_load_39

ST_173: tmp_15_111_0_1_1 (11259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11230  %tmp_15_111_0_1_1 = mul nsw i32 %A_0_load_337, %B_0_load_40

ST_173: A_0_load_340 (11260)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11231  %A_0_load_340 = load i32* %A_0_addr_340, align 4

ST_173: tmp_15_111_0_1_2 (11261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11232  %tmp_15_111_0_1_2 = mul nsw i32 %A_0_load_340, %B_0_load_41

ST_173: B_0_load_42 (11262)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11233  %B_0_load_42 = load i32* %B_0_addr_6, align 4

ST_173: A_0_load_341 (11266)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11237  %A_0_load_341 = load i32* %A_0_addr_341, align 4

ST_173: B_1_load_37 (11271)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11242  %B_1_load_37 = load i32* %B_1_addr_1, align 4

ST_173: B_1_load_38 (11274)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11245  %B_1_load_38 = load i32* %B_1_addr_2, align 4

ST_173: B_1_load_39 (11276)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11247  %B_1_load_39 = load i32* %B_1_addr_3, align 4

ST_173: B_1_load_40 (11278)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11249  %B_1_load_40 = load i32* %B_1_addr_4, align 4

ST_173: A_1_load_340 (11280)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11251  %A_1_load_340 = load i32* %A_1_addr_340, align 4

ST_173: tmp_15_111_1_2_1 (11285)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11256  %tmp_15_111_1_2_1 = mul nsw i32 %A_1_load_338, %B_1_load_34

ST_173: A_1_load_341 (11286)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11257  %A_1_load_341 = load i32* %A_1_addr_341, align 4

ST_173: tmp_15_111_1_2_2 (11287)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11258  %tmp_15_111_1_2_2 = mul nsw i32 %A_1_load_341, %B_1_load_35

ST_173: A_2_load_340 (11294)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11265  %A_2_load_340 = load i32* %A_2_addr_340, align 4

ST_173: tmp_15_111_2_1_2 (11295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11266  %tmp_15_111_2_1_2 = mul nsw i32 %A_2_load_340, %B_2_load_32

ST_173: tmp_15_111_2_2_1 (11297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11268  %tmp_15_111_2_2_1 = mul nsw i32 %A_2_load_338, %B_2_load_34

ST_173: A_2_load_341 (11298)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11269  %A_2_load_341 = load i32* %A_2_addr_341, align 4

ST_173: tmp_15_111_2_2_2 (11299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11270  %tmp_15_111_2_2_2 = mul nsw i32 %A_2_load_341, %B_2_load_35

ST_173: tmp2779 (11300)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11271  %tmp2779 = add i32 %tmp_15_111_0_0_2, %tmp_15_110

ST_173: tmp2778 (11301)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11272  %tmp2778 = add i32 %tmp_15_111_0_0_1, %tmp2779

ST_173: tmp2781 (11302)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11273  %tmp2781 = add i32 %tmp_15_111_0_1_2, %tmp_15_111_0_1_1

ST_173: tmp2780 (11303)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11274  %tmp2780 = add i32 %tmp_15_111_0_1, %tmp2781

ST_173: tmp2777 (11304)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11275  %tmp2777 = add i32 %tmp2778, %tmp2780

ST_173: tmp2793 (11314)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11285  %tmp2793 = add i32 %tmp_15_111_1_2_2, %tmp_15_111_1_2_1

ST_173: tmp2799 (11320)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11291  %tmp2799 = add i32 %tmp_15_111_2_2, %tmp_15_111_2_1_2

ST_173: tmp2800 (11321)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11292  %tmp2800 = add i32 %tmp_15_111_2_2_2, %tmp_15_111_2_2_1

ST_173: tmp2798 (11322)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11293  %tmp2798 = add i32 %tmp2799, %tmp2800

ST_173: tmp2795 (11323)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11294  %tmp2795 = add i32 %tmp2796, %tmp2798

ST_173: A_0_load_342 (11329)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11300  %A_0_load_342 = load i32* %A_0_addr_342, align 4

ST_173: A_0_load_343 (11333)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11304  %A_0_load_343 = load i32* %A_0_addr_343, align 4

ST_173: A_1_load_342 (11341)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11312  %A_1_load_342 = load i32* %A_1_addr_342, align 4

ST_173: A_1_load_343 (11345)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11316  %A_1_load_343 = load i32* %A_1_addr_343, align 4

ST_173: B_2_load_36 (11353)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11324  %B_2_load_36 = load i32* %B_2_addr, align 4

ST_173: A_2_load_342 (11357)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11328  %A_2_load_342 = load i32* %A_2_addr_342, align 4

ST_173: A_2_load_343 (11364)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11335  %A_2_load_343 = load i32* %A_2_addr_343, align 4


 <State 174>: 7.32ns
ST_174: tmp_129 (436)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:407  %tmp_129 = add i17 %tmp_14, 115

ST_174: tmp_131_cast (437)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:408  %tmp_131_cast = sext i17 %tmp_129 to i64

ST_174: A_0_addr_345 (438)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:409  %A_0_addr_345 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_131_cast

ST_174: A_1_addr_345 (878)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:849  %A_1_addr_345 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_131_cast

ST_174: A_2_addr_345 (1102)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1073  %A_2_addr_345 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_131_cast

ST_174: tmp_804 (3369)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3340  %tmp_804 = add i17 %tmp_690, 114

ST_174: tmp_805_cast (3370)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3341  %tmp_805_cast = sext i17 %tmp_804 to i64

ST_174: A_0_addr_344 (3371)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3342  %A_0_addr_344 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_805_cast

ST_174: A_1_addr_344 (3813)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3784  %A_1_addr_344 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_805_cast

ST_174: A_2_addr_344 (4037)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4008  %A_2_addr_344 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_805_cast

ST_174: StgValue_10925 (11253)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11224  store i32 %result_3_110_2_2_2, i32* %C_addr_110, align 4

ST_174: B_0_load_42 (11262)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11233  %B_0_load_42 = load i32* %B_0_addr_6, align 4

ST_174: B_0_load_43 (11264)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11235  %B_0_load_43 = load i32* %B_0_addr_7, align 4

ST_174: B_0_load_44 (11267)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11238  %B_0_load_44 = load i32* %B_0_addr_8, align 4

ST_174: tmp_15_111_1 (11270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11241  %tmp_15_111_1 = mul nsw i32 %A_1_load_333, %B_1_load_36

ST_174: tmp_15_111_1_0_1 (11272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11243  %tmp_15_111_1_0_1 = mul nsw i32 %A_1_load_336, %B_1_load_37

ST_174: tmp_15_111_1_0_2 (11275)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11246  %tmp_15_111_1_0_2 = mul nsw i32 %A_1_load_339, %B_1_load_38

ST_174: B_1_load_39 (11276)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11247  %B_1_load_39 = load i32* %B_1_addr_3, align 4

ST_174: tmp_15_111_1_1 (11277)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11248  %tmp_15_111_1_1 = mul nsw i32 %A_1_load_334, %B_1_load_39

ST_174: B_1_load_40 (11278)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11249  %B_1_load_40 = load i32* %B_1_addr_4, align 4

ST_174: B_1_load_41 (11281)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11252  %B_1_load_41 = load i32* %B_1_addr_5, align 4

ST_174: B_1_load_42 (11283)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11254  %B_1_load_42 = load i32* %B_1_addr_6, align 4

ST_174: tmp2786 (11307)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11278  %tmp2786 = add i32 %tmp_15_111_1_0_1, %tmp_15_111_1

ST_174: tmp2787 (11308)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11279  %tmp2787 = add i32 %tmp_15_111_1_1, %tmp_15_111_1_0_2

ST_174: tmp2785 (11309)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11280  %tmp2785 = add i32 %tmp2786, %tmp2787

ST_174: tmp_15_111 (11327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11298  %tmp_15_111 = mul nsw i32 %A_0_load_336, %B_0_load_36

ST_174: tmp_15_112_0_0_1 (11328)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11299  %tmp_15_112_0_0_1 = mul nsw i32 %A_0_load_339, %B_0_load_37

ST_174: A_0_load_342 (11329)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11300  %A_0_load_342 = load i32* %A_0_addr_342, align 4

ST_174: tmp_15_112_0_0_2 (11330)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11301  %tmp_15_112_0_0_2 = mul nsw i32 %A_0_load_342, %B_0_load_38

ST_174: tmp_15_112_0_1 (11331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11302  %tmp_15_112_0_1 = mul nsw i32 %A_0_load_337, %B_0_load_39

ST_174: tmp_15_112_0_1_1 (11332)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11303  %tmp_15_112_0_1_1 = mul nsw i32 %A_0_load_340, %B_0_load_40

ST_174: A_0_load_343 (11333)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11304  %A_0_load_343 = load i32* %A_0_addr_343, align 4

ST_174: tmp_15_112_0_1_2 (11334)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11305  %tmp_15_112_0_1_2 = mul nsw i32 %A_0_load_343, %B_0_load_41

ST_174: A_0_load_344 (11337)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11308  %A_0_load_344 = load i32* %A_0_addr_344, align 4

ST_174: A_1_load_342 (11341)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11312  %A_1_load_342 = load i32* %A_1_addr_342, align 4

ST_174: A_1_load_343 (11345)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11316  %A_1_load_343 = load i32* %A_1_addr_343, align 4

ST_174: A_1_load_344 (11350)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11321  %A_1_load_344 = load i32* %A_1_addr_344, align 4

ST_174: B_2_load_36 (11353)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11324  %B_2_load_36 = load i32* %B_2_addr, align 4

ST_174: B_2_load_37 (11355)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11326  %B_2_load_37 = load i32* %B_2_addr_1, align 4

ST_174: A_2_load_342 (11357)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11328  %A_2_load_342 = load i32* %A_2_addr_342, align 4

ST_174: B_2_load_38 (11358)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11329  %B_2_load_38 = load i32* %B_2_addr_2, align 4

ST_174: A_2_load_343 (11364)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11335  %A_2_load_343 = load i32* %A_2_addr_343, align 4

ST_174: A_2_load_344 (11371)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11342  %A_2_load_344 = load i32* %A_2_addr_344, align 4

ST_174: tmp2804 (11374)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11345  %tmp2804 = add i32 %tmp_15_112_0_0_2, %tmp_15_111

ST_174: tmp2803 (11375)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11346  %tmp2803 = add i32 %tmp_15_112_0_0_1, %tmp2804

ST_174: tmp2806 (11376)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11347  %tmp2806 = add i32 %tmp_15_112_0_1_2, %tmp_15_112_0_1_1

ST_174: tmp2805 (11377)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11348  %tmp2805 = add i32 %tmp_15_112_0_1, %tmp2806

ST_174: tmp2802 (11378)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11349  %tmp2802 = add i32 %tmp2803, %tmp2805

ST_174: A_0_load_345 (11403)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11374  %A_0_load_345 = load i32* %A_0_addr_345, align 4

ST_174: A_1_load_345 (11415)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11386  %A_1_load_345 = load i32* %A_1_addr_345, align 4

ST_174: A_2_load_345 (11427)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11398  %A_2_load_345 = load i32* %A_2_addr_345, align 4


 <State 175>: 7.45ns
ST_175: tmp_579 (2238)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2209  %tmp_579 = add i17 %tmp_464, 115

ST_175: tmp_580_cast (2239)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2210  %tmp_580_cast = sext i17 %tmp_579 to i64

ST_175: A_0_addr_346 (2240)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2211  %A_0_addr_346 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_580_cast

ST_175: A_1_addr_346 (2680)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2651  %A_1_addr_346 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_580_cast

ST_175: A_2_addr_346 (2904)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2875  %A_2_addr_346 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_580_cast

ST_175: tmp_805 (3372)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3343  %tmp_805 = add i17 %tmp_690, 115

ST_175: tmp_806_cast (3373)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3344  %tmp_806_cast = sext i17 %tmp_805 to i64

ST_175: A_0_addr_347 (3374)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3345  %A_0_addr_347 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_806_cast

ST_175: A_1_addr_347 (3814)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3785  %A_1_addr_347 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_806_cast

ST_175: A_2_addr_347 (4038)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4009  %A_2_addr_347 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_806_cast

ST_175: tmp_15_111_0_2 (11263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11234  %tmp_15_111_0_2 = mul nsw i32 %A_0_load_335, %B_0_load_42

ST_175: B_0_load_43 (11264)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11235  %B_0_load_43 = load i32* %B_0_addr_7, align 4

ST_175: tmp_15_111_0_2_1 (11265)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11236  %tmp_15_111_0_2_1 = mul nsw i32 %A_0_load_338, %B_0_load_43

ST_175: B_0_load_44 (11267)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11238  %B_0_load_44 = load i32* %B_0_addr_8, align 4

ST_175: tmp_15_111_0_2_2 (11268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11239  %tmp_15_111_0_2_2 = mul nsw i32 %A_0_load_341, %B_0_load_44

ST_175: tmp_15_111_1_1_1 (11279)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11250  %tmp_15_111_1_1_1 = mul nsw i32 %A_1_load_337, %B_1_load_40

ST_175: B_1_load_41 (11281)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11252  %B_1_load_41 = load i32* %B_1_addr_5, align 4

ST_175: tmp_15_111_1_1_2 (11282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11253  %tmp_15_111_1_1_2 = mul nsw i32 %A_1_load_340, %B_1_load_41

ST_175: B_1_load_42 (11283)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11254  %B_1_load_42 = load i32* %B_1_addr_6, align 4

ST_175: tmp_15_111_1_2 (11284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11255  %tmp_15_111_1_2 = mul nsw i32 %A_1_load_335, %B_1_load_42

ST_175: tmp2784 (11305)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11276  %tmp2784 = add i32 %tmp_15_111_0_2_2, %tmp_15_111_0_2_1

ST_175: tmp2783 (11306)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11277  %tmp2783 = add i32 %tmp_15_111_0_2, %tmp2784

ST_175: tmp2782 (11310)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11281  %tmp2782 = add i32 %tmp2783, %tmp2785

ST_175: tmp2776 (11311)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11282  %tmp2776 = add i32 %tmp2777, %tmp2782

ST_175: tmp2791 (11312)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11283  %tmp2791 = add i32 %tmp_15_111_1_2, %tmp_15_111_1_1_2

ST_175: tmp2790 (11313)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11284  %tmp2790 = add i32 %tmp_15_111_1_1_1, %tmp2791

ST_175: tmp2792 (11316)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11287  %tmp2792 = add i32 %tmp2793, %tmp2794

ST_175: tmp2789 (11317)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11288  %tmp2789 = add i32 %tmp2790, %tmp2792

ST_175: tmp2788 (11324)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11295  %tmp2788 = add i32 %tmp2789, %tmp2795

ST_175: result_3_111_2_2_2 (11325)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11296  %result_3_111_2_2_2 = add nsw i32 %tmp2776, %tmp2788

ST_175: tmp_15_112_0_2 (11335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11306  %tmp_15_112_0_2 = mul nsw i32 %A_0_load_338, %B_0_load_42

ST_175: tmp_15_112_0_2_1 (11336)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11307  %tmp_15_112_0_2_1 = mul nsw i32 %A_0_load_341, %B_0_load_43

ST_175: A_0_load_344 (11337)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11308  %A_0_load_344 = load i32* %A_0_addr_344, align 4

ST_175: tmp_15_112_0_2_2 (11338)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11309  %tmp_15_112_0_2_2 = mul nsw i32 %A_0_load_344, %B_0_load_44

ST_175: tmp_15_112_1 (11339)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11310  %tmp_15_112_1 = mul nsw i32 %A_1_load_336, %B_1_load_36

ST_175: tmp_15_112_1_0_1 (11340)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11311  %tmp_15_112_1_0_1 = mul nsw i32 %A_1_load_339, %B_1_load_37

ST_175: tmp_15_112_1_0_2 (11342)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11313  %tmp_15_112_1_0_2 = mul nsw i32 %A_1_load_342, %B_1_load_38

ST_175: tmp_15_112_1_1 (11343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11314  %tmp_15_112_1_1 = mul nsw i32 %A_1_load_337, %B_1_load_39

ST_175: tmp_15_112_1_1_1 (11344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11315  %tmp_15_112_1_1_1 = mul nsw i32 %A_1_load_340, %B_1_load_40

ST_175: tmp_15_112_1_1_2 (11346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11317  %tmp_15_112_1_1_2 = mul nsw i32 %A_1_load_343, %B_1_load_41

ST_175: tmp_15_112_1_2 (11347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11318  %tmp_15_112_1_2 = mul nsw i32 %A_1_load_338, %B_1_load_42

ST_175: B_1_load_43 (11348)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11319  %B_1_load_43 = load i32* %B_1_addr_7, align 4

ST_175: A_1_load_344 (11350)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11321  %A_1_load_344 = load i32* %A_1_addr_344, align 4

ST_175: B_1_load_44 (11351)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11322  %B_1_load_44 = load i32* %B_1_addr_8, align 4

ST_175: B_2_load_37 (11355)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11326  %B_2_load_37 = load i32* %B_2_addr_1, align 4

ST_175: B_2_load_38 (11358)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11329  %B_2_load_38 = load i32* %B_2_addr_2, align 4

ST_175: B_2_load_39 (11360)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11331  %B_2_load_39 = load i32* %B_2_addr_3, align 4

ST_175: B_2_load_40 (11362)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11333  %B_2_load_40 = load i32* %B_2_addr_4, align 4

ST_175: A_2_load_344 (11371)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11342  %A_2_load_344 = load i32* %A_2_addr_344, align 4

ST_175: tmp2809 (11379)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11350  %tmp2809 = add i32 %tmp_15_112_0_2_2, %tmp_15_112_0_2_1

ST_175: tmp2808 (11380)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11351  %tmp2808 = add i32 %tmp_15_112_0_2, %tmp2809

ST_175: tmp2811 (11381)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11352  %tmp2811 = add i32 %tmp_15_112_1_0_1, %tmp_15_112_1

ST_175: tmp2812 (11382)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11353  %tmp2812 = add i32 %tmp_15_112_1_1, %tmp_15_112_1_0_2

ST_175: tmp2810 (11383)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11354  %tmp2810 = add i32 %tmp2811, %tmp2812

ST_175: tmp2807 (11384)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11355  %tmp2807 = add i32 %tmp2808, %tmp2810

ST_175: tmp2801 (11385)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11356  %tmp2801 = add i32 %tmp2802, %tmp2807

ST_175: tmp2816 (11386)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11357  %tmp2816 = add i32 %tmp_15_112_1_2, %tmp_15_112_1_1_2

ST_175: tmp2815 (11387)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11358  %tmp2815 = add i32 %tmp_15_112_1_1_1, %tmp2816

ST_175: A_0_load_345 (11403)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11374  %A_0_load_345 = load i32* %A_0_addr_345, align 4

ST_175: A_0_load_346 (11407)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11378  %A_0_load_346 = load i32* %A_0_addr_346, align 4

ST_175: tmp_15_113_0_2 (11409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11380  %tmp_15_113_0_2 = mul nsw i32 %A_0_load_341, %B_0_load_42

ST_175: A_0_load_347 (11411)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11382  %A_0_load_347 = load i32* %A_0_addr_347, align 4

ST_175: tmp_15_113_1 (11413)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11384  %tmp_15_113_1 = mul nsw i32 %A_1_load_339, %B_1_load_36

ST_175: tmp_15_113_1_0_1 (11414)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11385  %tmp_15_113_1_0_1 = mul nsw i32 %A_1_load_342, %B_1_load_37

ST_175: A_1_load_345 (11415)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11386  %A_1_load_345 = load i32* %A_1_addr_345, align 4

ST_175: tmp_15_113_1_0_2 (11416)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11387  %tmp_15_113_1_0_2 = mul nsw i32 %A_1_load_345, %B_1_load_38

ST_175: tmp_15_113_1_1 (11417)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11388  %tmp_15_113_1_1 = mul nsw i32 %A_1_load_340, %B_1_load_39

ST_175: A_1_load_346 (11419)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11390  %A_1_load_346 = load i32* %A_1_addr_346, align 4

ST_175: A_1_load_347 (11423)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11394  %A_1_load_347 = load i32* %A_1_addr_347, align 4

ST_175: A_2_load_345 (11427)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11398  %A_2_load_345 = load i32* %A_2_addr_345, align 4

ST_175: A_2_load_346 (11431)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11402  %A_2_load_346 = load i32* %A_2_addr_346, align 4

ST_175: A_2_load_347 (11435)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11406  %A_2_load_347 = load i32* %A_2_addr_347, align 4

ST_175: tmp2836 (11444)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11415  %tmp2836 = add i32 %tmp_15_113_1_0_1, %tmp_15_113_1

ST_175: tmp2837 (11445)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11416  %tmp2837 = add i32 %tmp_15_113_1_1, %tmp_15_113_1_0_2

ST_175: tmp2835 (11446)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11417  %tmp2835 = add i32 %tmp2836, %tmp2837


 <State 176>: 7.77ns
ST_176: tmp_130 (439)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:410  %tmp_130 = add i17 %tmp_14, 116

ST_176: tmp_132_cast (440)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:411  %tmp_132_cast = sext i17 %tmp_130 to i64

ST_176: A_0_addr_348 (441)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:412  %A_0_addr_348 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_132_cast

ST_176: A_1_addr_348 (879)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:850  %A_1_addr_348 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_132_cast

ST_176: A_2_addr_348 (1103)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1074  %A_2_addr_348 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_132_cast

ST_176: tmp_350 (1546)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1517  %tmp_350 = add i22 %tmp_239, 111

ST_176: tmp_352_cast (1547)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1518  %tmp_352_cast = sext i22 %tmp_350 to i64

ST_176: C_addr_111 (1548)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1519  %C_addr_111 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_352_cast

ST_176: tmp_580 (2241)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2212  %tmp_580 = add i17 %tmp_464, 116

ST_176: tmp_581_cast (2242)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2213  %tmp_581_cast = sext i17 %tmp_580 to i64

ST_176: A_0_addr_349 (2243)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2214  %A_0_addr_349 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_581_cast

ST_176: A_1_addr_349 (2681)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2652  %A_1_addr_349 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_581_cast

ST_176: A_2_addr_349 (2905)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2876  %A_2_addr_349 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_581_cast

ST_176: StgValue_11054 (11326)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11297  store i32 %result_3_111_2_2_2, i32* %C_addr_111, align 4

ST_176: B_1_load_43 (11348)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11319  %B_1_load_43 = load i32* %B_1_addr_7, align 4

ST_176: tmp_15_112_1_2_1 (11349)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11320  %tmp_15_112_1_2_1 = mul nsw i32 %A_1_load_341, %B_1_load_43

ST_176: B_1_load_44 (11351)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11322  %B_1_load_44 = load i32* %B_1_addr_8, align 4

ST_176: tmp_15_112_1_2_2 (11352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11323  %tmp_15_112_1_2_2 = mul nsw i32 %A_1_load_344, %B_1_load_44

ST_176: tmp_15_112_2 (11354)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11325  %tmp_15_112_2 = mul nsw i32 %A_2_load_336, %B_2_load_36

ST_176: tmp_15_112_2_0_1 (11356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11327  %tmp_15_112_2_0_1 = mul nsw i32 %A_2_load_339, %B_2_load_37

ST_176: tmp_15_112_2_0_2 (11359)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11330  %tmp_15_112_2_0_2 = mul nsw i32 %A_2_load_342, %B_2_load_38

ST_176: B_2_load_39 (11360)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11331  %B_2_load_39 = load i32* %B_2_addr_3, align 4

ST_176: tmp_15_112_2_1 (11361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11332  %tmp_15_112_2_1 = mul nsw i32 %A_2_load_337, %B_2_load_39

ST_176: B_2_load_40 (11362)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11333  %B_2_load_40 = load i32* %B_2_addr_4, align 4

ST_176: tmp_15_112_2_1_1 (11363)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11334  %tmp_15_112_2_1_1 = mul nsw i32 %A_2_load_340, %B_2_load_40

ST_176: B_2_load_41 (11365)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11336  %B_2_load_41 = load i32* %B_2_addr_5, align 4

ST_176: B_2_load_42 (11367)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11338  %B_2_load_42 = load i32* %B_2_addr_6, align 4

ST_176: tmp2818 (11388)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11359  %tmp2818 = add i32 %tmp_15_112_1_2_2, %tmp_15_112_1_2_1

ST_176: tmp2819 (11389)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11360  %tmp2819 = add i32 %tmp_15_112_2_0_1, %tmp_15_112_2

ST_176: tmp2817 (11390)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11361  %tmp2817 = add i32 %tmp2818, %tmp2819

ST_176: tmp2814 (11391)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11362  %tmp2814 = add i32 %tmp2815, %tmp2817

ST_176: tmp2822 (11392)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11363  %tmp2822 = add i32 %tmp_15_112_2_1_1, %tmp_15_112_2_1

ST_176: tmp2821 (11393)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11364  %tmp2821 = add i32 %tmp_15_112_2_0_2, %tmp2822

ST_176: tmp_15_112 (11401)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11372  %tmp_15_112 = mul nsw i32 %A_0_load_339, %B_0_load_36

ST_176: tmp_15_113_0_0_1 (11402)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11373  %tmp_15_113_0_0_1 = mul nsw i32 %A_0_load_342, %B_0_load_37

ST_176: tmp_15_113_0_0_2 (11404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11375  %tmp_15_113_0_0_2 = mul nsw i32 %A_0_load_345, %B_0_load_38

ST_176: tmp_15_113_0_1 (11405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11376  %tmp_15_113_0_1 = mul nsw i32 %A_0_load_340, %B_0_load_39

ST_176: tmp_15_113_0_1_1 (11406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11377  %tmp_15_113_0_1_1 = mul nsw i32 %A_0_load_343, %B_0_load_40

ST_176: A_0_load_346 (11407)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11378  %A_0_load_346 = load i32* %A_0_addr_346, align 4

ST_176: tmp_15_113_0_1_2 (11408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11379  %tmp_15_113_0_1_2 = mul nsw i32 %A_0_load_346, %B_0_load_41

ST_176: tmp_15_113_0_2_1 (11410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11381  %tmp_15_113_0_2_1 = mul nsw i32 %A_0_load_344, %B_0_load_43

ST_176: A_0_load_347 (11411)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11382  %A_0_load_347 = load i32* %A_0_addr_347, align 4

ST_176: tmp_15_113_0_2_2 (11412)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11383  %tmp_15_113_0_2_2 = mul nsw i32 %A_0_load_347, %B_0_load_44

ST_176: tmp_15_113_1_1_1 (11418)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11389  %tmp_15_113_1_1_1 = mul nsw i32 %A_1_load_343, %B_1_load_40

ST_176: A_1_load_346 (11419)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11390  %A_1_load_346 = load i32* %A_1_addr_346, align 4

ST_176: tmp_15_113_1_1_2 (11420)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11391  %tmp_15_113_1_1_2 = mul nsw i32 %A_1_load_346, %B_1_load_41

ST_176: tmp_15_113_1_2 (11421)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11392  %tmp_15_113_1_2 = mul nsw i32 %A_1_load_341, %B_1_load_42

ST_176: tmp_15_113_1_2_1 (11422)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11393  %tmp_15_113_1_2_1 = mul nsw i32 %A_1_load_344, %B_1_load_43

ST_176: A_1_load_347 (11423)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11394  %A_1_load_347 = load i32* %A_1_addr_347, align 4

ST_176: tmp_15_113_1_2_2 (11424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11395  %tmp_15_113_1_2_2 = mul nsw i32 %A_1_load_347, %B_1_load_44

ST_176: tmp_15_113_2 (11425)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11396  %tmp_15_113_2 = mul nsw i32 %A_2_load_339, %B_2_load_36

ST_176: tmp_15_113_2_0_1 (11426)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11397  %tmp_15_113_2_0_1 = mul nsw i32 %A_2_load_342, %B_2_load_37

ST_176: A_2_load_346 (11431)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11402  %A_2_load_346 = load i32* %A_2_addr_346, align 4

ST_176: A_2_load_347 (11435)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11406  %A_2_load_347 = load i32* %A_2_addr_347, align 4

ST_176: tmp2829 (11437)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11408  %tmp2829 = add i32 %tmp_15_113_0_0_2, %tmp_15_112

ST_176: tmp2828 (11438)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11409  %tmp2828 = add i32 %tmp_15_113_0_0_1, %tmp2829

ST_176: tmp2831 (11439)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11410  %tmp2831 = add i32 %tmp_15_113_0_1_2, %tmp_15_113_0_1_1

ST_176: tmp2830 (11440)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11411  %tmp2830 = add i32 %tmp_15_113_0_1, %tmp2831

ST_176: tmp2827 (11441)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11412  %tmp2827 = add i32 %tmp2828, %tmp2830

ST_176: tmp2834 (11442)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11413  %tmp2834 = add i32 %tmp_15_113_0_2_2, %tmp_15_113_0_2_1

ST_176: tmp2833 (11443)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11414  %tmp2833 = add i32 %tmp_15_113_0_2, %tmp2834

ST_176: tmp2832 (11447)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11418  %tmp2832 = add i32 %tmp2833, %tmp2835

ST_176: tmp2826 (11448)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11419  %tmp2826 = add i32 %tmp2827, %tmp2832

ST_176: tmp2841 (11449)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11420  %tmp2841 = add i32 %tmp_15_113_1_2, %tmp_15_113_1_1_2

ST_176: tmp2840 (11450)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11421  %tmp2840 = add i32 %tmp_15_113_1_1_1, %tmp2841

ST_176: tmp2843 (11451)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11422  %tmp2843 = add i32 %tmp_15_113_1_2_2, %tmp_15_113_1_2_1

ST_176: tmp2844 (11452)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11423  %tmp2844 = add i32 %tmp_15_113_2_0_1, %tmp_15_113_2

ST_176: tmp2842 (11453)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11424  %tmp2842 = add i32 %tmp2843, %tmp2844

ST_176: tmp2839 (11454)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11425  %tmp2839 = add i32 %tmp2840, %tmp2842

ST_176: A_0_load_348 (11466)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11437  %A_0_load_348 = load i32* %A_0_addr_348, align 4

ST_176: A_0_load_349 (11470)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11441  %A_0_load_349 = load i32* %A_0_addr_349, align 4

ST_176: A_1_load_348 (11478)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11449  %A_1_load_348 = load i32* %A_1_addr_348, align 4

ST_176: A_1_load_349 (11482)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11453  %A_1_load_349 = load i32* %A_1_addr_349, align 4

ST_176: tmp_15_114_1_2 (11484)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11455  %tmp_15_114_1_2 = mul nsw i32 %A_1_load_344, %B_1_load_42

ST_176: A_2_load_348 (11490)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11461  %A_2_load_348 = load i32* %A_2_addr_348, align 4

ST_176: A_2_load_349 (11494)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11465  %A_2_load_349 = load i32* %A_2_addr_349, align 4


 <State 177>: 7.32ns
ST_177: tmp_131 (442)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:413  %tmp_131 = add i17 %tmp_14, 117

ST_177: tmp_133_cast (443)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:414  %tmp_133_cast = sext i17 %tmp_131 to i64

ST_177: A_0_addr_351 (444)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:415  %A_0_addr_351 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_133_cast

ST_177: A_1_addr_351 (880)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:851  %A_1_addr_351 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_133_cast

ST_177: A_2_addr_351 (1104)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1075  %A_2_addr_351 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_133_cast

ST_177: tmp_806 (3375)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3346  %tmp_806 = add i17 %tmp_690, 116

ST_177: tmp_807_cast (3376)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3347  %tmp_807_cast = sext i17 %tmp_806 to i64

ST_177: A_0_addr_350 (3377)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3348  %A_0_addr_350 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_807_cast

ST_177: A_1_addr_350 (3815)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3786  %A_1_addr_350 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_807_cast

ST_177: A_2_addr_350 (4039)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4010  %A_2_addr_350 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_807_cast

ST_177: StgValue_11127 (11326)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11297  store i32 %result_3_111_2_2_2, i32* %C_addr_111, align 4

ST_177: B_2_load_41 (11365)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11336  %B_2_load_41 = load i32* %B_2_addr_5, align 4

ST_177: B_2_load_42 (11367)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11338  %B_2_load_42 = load i32* %B_2_addr_6, align 4

ST_177: B_2_load_43 (11369)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11340  %B_2_load_43 = load i32* %B_2_addr_7, align 4

ST_177: B_2_load_44 (11372)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11343  %B_2_load_44 = load i32* %B_2_addr_8, align 4

ST_177: tmp_15_113 (11464)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11435  %tmp_15_113 = mul nsw i32 %A_0_load_342, %B_0_load_36

ST_177: tmp_15_114_0_0_1 (11465)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11436  %tmp_15_114_0_0_1 = mul nsw i32 %A_0_load_345, %B_0_load_37

ST_177: A_0_load_348 (11466)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11437  %A_0_load_348 = load i32* %A_0_addr_348, align 4

ST_177: tmp_15_114_0_0_2 (11467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11438  %tmp_15_114_0_0_2 = mul nsw i32 %A_0_load_348, %B_0_load_38

ST_177: tmp_15_114_0_1 (11468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11439  %tmp_15_114_0_1 = mul nsw i32 %A_0_load_343, %B_0_load_39

ST_177: tmp_15_114_0_1_1 (11469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11440  %tmp_15_114_0_1_1 = mul nsw i32 %A_0_load_346, %B_0_load_40

ST_177: A_0_load_349 (11470)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11441  %A_0_load_349 = load i32* %A_0_addr_349, align 4

ST_177: tmp_15_114_0_1_2 (11471)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11442  %tmp_15_114_0_1_2 = mul nsw i32 %A_0_load_349, %B_0_load_41

ST_177: A_0_load_350 (11474)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11445  %A_0_load_350 = load i32* %A_0_addr_350, align 4

ST_177: tmp_15_114_1 (11476)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11447  %tmp_15_114_1 = mul nsw i32 %A_1_load_342, %B_1_load_36

ST_177: tmp_15_114_1_0_1 (11477)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11448  %tmp_15_114_1_0_1 = mul nsw i32 %A_1_load_345, %B_1_load_37

ST_177: A_1_load_348 (11478)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11449  %A_1_load_348 = load i32* %A_1_addr_348, align 4

ST_177: tmp_15_114_1_0_2 (11479)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11450  %tmp_15_114_1_0_2 = mul nsw i32 %A_1_load_348, %B_1_load_38

ST_177: tmp_15_114_1_1 (11480)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11451  %tmp_15_114_1_1 = mul nsw i32 %A_1_load_343, %B_1_load_39

ST_177: A_1_load_349 (11482)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11453  %A_1_load_349 = load i32* %A_1_addr_349, align 4

ST_177: A_1_load_350 (11486)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11457  %A_1_load_350 = load i32* %A_1_addr_350, align 4

ST_177: A_2_load_348 (11490)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11461  %A_2_load_348 = load i32* %A_2_addr_348, align 4

ST_177: A_2_load_349 (11494)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11465  %A_2_load_349 = load i32* %A_2_addr_349, align 4

ST_177: A_2_load_350 (11498)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11469  %A_2_load_350 = load i32* %A_2_addr_350, align 4

ST_177: tmp2854 (11500)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11471  %tmp2854 = add i32 %tmp_15_114_0_0_2, %tmp_15_113

ST_177: tmp2853 (11501)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11472  %tmp2853 = add i32 %tmp_15_114_0_0_1, %tmp2854

ST_177: tmp2856 (11502)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11473  %tmp2856 = add i32 %tmp_15_114_0_1_2, %tmp_15_114_0_1_1

ST_177: tmp2855 (11503)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11474  %tmp2855 = add i32 %tmp_15_114_0_1, %tmp2856

ST_177: tmp2852 (11504)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11475  %tmp2852 = add i32 %tmp2853, %tmp2855

ST_177: tmp2861 (11507)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11478  %tmp2861 = add i32 %tmp_15_114_1_0_1, %tmp_15_114_1

ST_177: tmp2862 (11508)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11479  %tmp2862 = add i32 %tmp_15_114_1_1, %tmp_15_114_1_0_2

ST_177: tmp2860 (11509)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11480  %tmp2860 = add i32 %tmp2861, %tmp2862

ST_177: A_0_load_351 (11529)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11500  %A_0_load_351 = load i32* %A_0_addr_351, align 4

ST_177: A_1_load_351 (11541)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11512  %A_1_load_351 = load i32* %A_1_addr_351, align 4

ST_177: A_2_load_351 (11553)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11524  %A_2_load_351 = load i32* %A_2_addr_351, align 4


 <State 178>: 8.21ns
ST_178: tmp_581 (2244)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2215  %tmp_581 = add i17 %tmp_464, 117

ST_178: tmp_582_cast (2245)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2216  %tmp_582_cast = sext i17 %tmp_581 to i64

ST_178: A_0_addr_352 (2246)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2217  %A_0_addr_352 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_582_cast

ST_178: A_1_addr_352 (2682)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2653  %A_1_addr_352 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_582_cast

ST_178: A_2_addr_352 (2906)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2877  %A_2_addr_352 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_582_cast

ST_178: tmp_807 (3378)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3349  %tmp_807 = add i17 %tmp_690, 117

ST_178: tmp_808_cast (3379)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3350  %tmp_808_cast = sext i17 %tmp_807 to i64

ST_178: A_0_addr_353 (3380)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3351  %A_0_addr_353 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_808_cast

ST_178: A_1_addr_353 (3816)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3787  %A_1_addr_353 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_808_cast

ST_178: A_2_addr_353 (4040)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4011  %A_2_addr_353 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_808_cast

ST_178: tmp_15_112_2_1_2 (11366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11337  %tmp_15_112_2_1_2 = mul nsw i32 %A_2_load_343, %B_2_load_41

ST_178: tmp_15_112_2_2 (11368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11339  %tmp_15_112_2_2 = mul nsw i32 %A_2_load_338, %B_2_load_42

ST_178: B_2_load_43 (11369)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11340  %B_2_load_43 = load i32* %B_2_addr_7, align 4

ST_178: tmp_15_112_2_2_1 (11370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11341  %tmp_15_112_2_2_1 = mul nsw i32 %A_2_load_341, %B_2_load_43

ST_178: B_2_load_44 (11372)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11343  %B_2_load_44 = load i32* %B_2_addr_8, align 4

ST_178: tmp_15_112_2_2_2 (11373)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11344  %tmp_15_112_2_2_2 = mul nsw i32 %A_2_load_344, %B_2_load_44

ST_178: tmp2824 (11394)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11365  %tmp2824 = add i32 %tmp_15_112_2_2, %tmp_15_112_2_1_2

ST_178: tmp2825 (11395)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11366  %tmp2825 = add i32 %tmp_15_112_2_2_2, %tmp_15_112_2_2_1

ST_178: tmp2823 (11396)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11367  %tmp2823 = add i32 %tmp2824, %tmp2825

ST_178: tmp2820 (11397)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11368  %tmp2820 = add i32 %tmp2821, %tmp2823

ST_178: tmp2813 (11398)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11369  %tmp2813 = add i32 %tmp2814, %tmp2820

ST_178: result_3_112_2_2_2 (11399)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11370  %result_3_112_2_2_2 = add nsw i32 %tmp2801, %tmp2813

ST_178: tmp_15_113_2_0_2 (11428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11399  %tmp_15_113_2_0_2 = mul nsw i32 %A_2_load_345, %B_2_load_38

ST_178: tmp_15_113_2_1 (11429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11400  %tmp_15_113_2_1 = mul nsw i32 %A_2_load_340, %B_2_load_39

ST_178: tmp_15_113_2_1_1 (11430)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11401  %tmp_15_113_2_1_1 = mul nsw i32 %A_2_load_343, %B_2_load_40

ST_178: tmp_15_113_2_1_2 (11432)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11403  %tmp_15_113_2_1_2 = mul nsw i32 %A_2_load_346, %B_2_load_41

ST_178: tmp_15_113_2_2 (11433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11404  %tmp_15_113_2_2 = mul nsw i32 %A_2_load_341, %B_2_load_42

ST_178: tmp_15_113_2_2_1 (11434)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11405  %tmp_15_113_2_2_1 = mul nsw i32 %A_2_load_344, %B_2_load_43

ST_178: tmp_15_113_2_2_2 (11436)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11407  %tmp_15_113_2_2_2 = mul nsw i32 %A_2_load_347, %B_2_load_44

ST_178: tmp2847 (11455)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11426  %tmp2847 = add i32 %tmp_15_113_2_1_1, %tmp_15_113_2_1

ST_178: tmp2846 (11456)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11427  %tmp2846 = add i32 %tmp_15_113_2_0_2, %tmp2847

ST_178: tmp2849 (11457)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11428  %tmp2849 = add i32 %tmp_15_113_2_2, %tmp_15_113_2_1_2

ST_178: tmp2850 (11458)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11429  %tmp2850 = add i32 %tmp_15_113_2_2_2, %tmp_15_113_2_2_1

ST_178: tmp2848 (11459)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11430  %tmp2848 = add i32 %tmp2849, %tmp2850

ST_178: tmp2845 (11460)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11431  %tmp2845 = add i32 %tmp2846, %tmp2848

ST_178: tmp2838 (11461)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11432  %tmp2838 = add i32 %tmp2839, %tmp2845

ST_178: result_3_113_2_2_2 (11462)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11433  %result_3_113_2_2_2 = add nsw i32 %tmp2826, %tmp2838

ST_178: tmp_15_114_0_2 (11472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11443  %tmp_15_114_0_2 = mul nsw i32 %A_0_load_344, %B_0_load_42

ST_178: tmp_15_114_0_2_1 (11473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11444  %tmp_15_114_0_2_1 = mul nsw i32 %A_0_load_347, %B_0_load_43

ST_178: A_0_load_350 (11474)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11445  %A_0_load_350 = load i32* %A_0_addr_350, align 4

ST_178: tmp_15_114_0_2_2 (11475)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11446  %tmp_15_114_0_2_2 = mul nsw i32 %A_0_load_350, %B_0_load_44

ST_178: tmp_15_114_1_1_1 (11481)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11452  %tmp_15_114_1_1_1 = mul nsw i32 %A_1_load_346, %B_1_load_40

ST_178: tmp_15_114_1_1_2 (11483)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11454  %tmp_15_114_1_1_2 = mul nsw i32 %A_1_load_349, %B_1_load_41

ST_178: tmp_15_114_1_2_1 (11485)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11456  %tmp_15_114_1_2_1 = mul nsw i32 %A_1_load_347, %B_1_load_43

ST_178: A_1_load_350 (11486)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11457  %A_1_load_350 = load i32* %A_1_addr_350, align 4

ST_178: tmp_15_114_1_2_2 (11487)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11458  %tmp_15_114_1_2_2 = mul nsw i32 %A_1_load_350, %B_1_load_44

ST_178: tmp_15_114_2 (11488)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11459  %tmp_15_114_2 = mul nsw i32 %A_2_load_342, %B_2_load_36

ST_178: tmp_15_114_2_0_1 (11489)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11460  %tmp_15_114_2_0_1 = mul nsw i32 %A_2_load_345, %B_2_load_37

ST_178: tmp_15_114_2_0_2 (11491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11462  %tmp_15_114_2_0_2 = mul nsw i32 %A_2_load_348, %B_2_load_38

ST_178: tmp_15_114_2_1 (11492)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11463  %tmp_15_114_2_1 = mul nsw i32 %A_2_load_343, %B_2_load_39

ST_178: tmp_15_114_2_1_1 (11493)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11464  %tmp_15_114_2_1_1 = mul nsw i32 %A_2_load_346, %B_2_load_40

ST_178: tmp_15_114_2_1_2 (11495)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11466  %tmp_15_114_2_1_2 = mul nsw i32 %A_2_load_349, %B_2_load_41

ST_178: tmp_15_114_2_2 (11496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11467  %tmp_15_114_2_2 = mul nsw i32 %A_2_load_344, %B_2_load_42

ST_178: tmp_15_114_2_2_1 (11497)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11468  %tmp_15_114_2_2_1 = mul nsw i32 %A_2_load_347, %B_2_load_43

ST_178: A_2_load_350 (11498)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11469  %A_2_load_350 = load i32* %A_2_addr_350, align 4

ST_178: tmp_15_114_2_2_2 (11499)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11470  %tmp_15_114_2_2_2 = mul nsw i32 %A_2_load_350, %B_2_load_44

ST_178: tmp2859 (11505)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11476  %tmp2859 = add i32 %tmp_15_114_0_2_2, %tmp_15_114_0_2_1

ST_178: tmp2858 (11506)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11477  %tmp2858 = add i32 %tmp_15_114_0_2, %tmp2859

ST_178: tmp2857 (11510)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11481  %tmp2857 = add i32 %tmp2858, %tmp2860

ST_178: tmp2851 (11511)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11482  %tmp2851 = add i32 %tmp2852, %tmp2857

ST_178: tmp2866 (11512)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11483  %tmp2866 = add i32 %tmp_15_114_1_2, %tmp_15_114_1_1_2

ST_178: tmp2865 (11513)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11484  %tmp2865 = add i32 %tmp_15_114_1_1_1, %tmp2866

ST_178: tmp2868 (11514)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11485  %tmp2868 = add i32 %tmp_15_114_1_2_2, %tmp_15_114_1_2_1

ST_178: tmp2869 (11515)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11486  %tmp2869 = add i32 %tmp_15_114_2_0_1, %tmp_15_114_2

ST_178: tmp2867 (11516)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11487  %tmp2867 = add i32 %tmp2868, %tmp2869

ST_178: tmp2864 (11517)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11488  %tmp2864 = add i32 %tmp2865, %tmp2867

ST_178: tmp2872 (11518)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11489  %tmp2872 = add i32 %tmp_15_114_2_1_1, %tmp_15_114_2_1

ST_178: tmp2871 (11519)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11490  %tmp2871 = add i32 %tmp_15_114_2_0_2, %tmp2872

ST_178: tmp2874 (11520)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11491  %tmp2874 = add i32 %tmp_15_114_2_2, %tmp_15_114_2_1_2

ST_178: tmp2875 (11521)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11492  %tmp2875 = add i32 %tmp_15_114_2_2_2, %tmp_15_114_2_2_1

ST_178: tmp2873 (11522)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11493  %tmp2873 = add i32 %tmp2874, %tmp2875

ST_178: tmp2870 (11523)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11494  %tmp2870 = add i32 %tmp2871, %tmp2873

ST_178: tmp2863 (11524)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11495  %tmp2863 = add i32 %tmp2864, %tmp2870

ST_178: result_3_114_2_2_2 (11525)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11496  %result_3_114_2_2_2 = add nsw i32 %tmp2851, %tmp2863

ST_178: A_0_load_351 (11529)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11500  %A_0_load_351 = load i32* %A_0_addr_351, align 4

ST_178: A_0_load_352 (11533)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11504  %A_0_load_352 = load i32* %A_0_addr_352, align 4

ST_178: A_0_load_353 (11537)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11508  %A_0_load_353 = load i32* %A_0_addr_353, align 4

ST_178: tmp_15_115_1 (11539)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11510  %tmp_15_115_1 = mul nsw i32 %A_1_load_345, %B_1_load_36

ST_178: tmp_15_115_1_0_1 (11540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11511  %tmp_15_115_1_0_1 = mul nsw i32 %A_1_load_348, %B_1_load_37

ST_178: A_1_load_351 (11541)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11512  %A_1_load_351 = load i32* %A_1_addr_351, align 4

ST_178: tmp_15_115_1_0_2 (11542)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11513  %tmp_15_115_1_0_2 = mul nsw i32 %A_1_load_351, %B_1_load_38

ST_178: tmp_15_115_1_1 (11543)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11514  %tmp_15_115_1_1 = mul nsw i32 %A_1_load_346, %B_1_load_39

ST_178: A_1_load_352 (11545)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11516  %A_1_load_352 = load i32* %A_1_addr_352, align 4

ST_178: A_1_load_353 (11549)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11520  %A_1_load_353 = load i32* %A_1_addr_353, align 4

ST_178: A_2_load_351 (11553)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11524  %A_2_load_351 = load i32* %A_2_addr_351, align 4

ST_178: A_2_load_352 (11557)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11528  %A_2_load_352 = load i32* %A_2_addr_352, align 4

ST_178: A_2_load_353 (11561)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11532  %A_2_load_353 = load i32* %A_2_addr_353, align 4

ST_178: tmp2886 (11570)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11541  %tmp2886 = add i32 %tmp_15_115_1_0_1, %tmp_15_115_1

ST_178: tmp2887 (11571)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11542  %tmp2887 = add i32 %tmp_15_115_1_1, %tmp_15_115_1_0_2

ST_178: tmp2885 (11572)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11543  %tmp2885 = add i32 %tmp2886, %tmp2887


 <State 179>: 8.21ns
ST_179: tmp_132 (445)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:416  %tmp_132 = add i17 %tmp_14, 118

ST_179: tmp_134_cast (446)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:417  %tmp_134_cast = sext i17 %tmp_132 to i64

ST_179: A_0_addr_354 (447)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:418  %A_0_addr_354 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_134_cast

ST_179: A_1_addr_354 (881)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:852  %A_1_addr_354 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_134_cast

ST_179: A_2_addr_354 (1105)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1076  %A_2_addr_354 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_134_cast

ST_179: tmp_351 (1549)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1520  %tmp_351 = add i22 %tmp_239, 112

ST_179: tmp_353_cast (1550)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1521  %tmp_353_cast = sext i22 %tmp_351 to i64

ST_179: C_addr_112 (1551)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1522  %C_addr_112 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_353_cast

ST_179: tmp_352 (1552)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1523  %tmp_352 = add i22 %tmp_239, 113

ST_179: tmp_354_cast (1553)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1524  %tmp_354_cast = sext i22 %tmp_352 to i64

ST_179: C_addr_113 (1554)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1525  %C_addr_113 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_354_cast

ST_179: tmp_582 (2247)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2218  %tmp_582 = add i17 %tmp_464, 118

ST_179: tmp_583_cast (2248)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2219  %tmp_583_cast = sext i17 %tmp_582 to i64

ST_179: A_0_addr_355 (2249)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2220  %A_0_addr_355 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_583_cast

ST_179: A_1_addr_355 (2683)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2654  %A_1_addr_355 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_583_cast

ST_179: A_2_addr_355 (2907)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2878  %A_2_addr_355 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_583_cast

ST_179: StgValue_11268 (11400)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11371  store i32 %result_3_112_2_2_2, i32* %C_addr_112, align 4

ST_179: StgValue_11269 (11463)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11434  store i32 %result_3_113_2_2_2, i32* %C_addr_113, align 4

ST_179: tmp_15_114 (11527)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11498  %tmp_15_114 = mul nsw i32 %A_0_load_345, %B_0_load_36

ST_179: tmp_15_115_0_0_1 (11528)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11499  %tmp_15_115_0_0_1 = mul nsw i32 %A_0_load_348, %B_0_load_37

ST_179: tmp_15_115_0_0_2 (11530)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11501  %tmp_15_115_0_0_2 = mul nsw i32 %A_0_load_351, %B_0_load_38

ST_179: tmp_15_115_0_1 (11531)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11502  %tmp_15_115_0_1 = mul nsw i32 %A_0_load_346, %B_0_load_39

ST_179: tmp_15_115_0_1_1 (11532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11503  %tmp_15_115_0_1_1 = mul nsw i32 %A_0_load_349, %B_0_load_40

ST_179: A_0_load_352 (11533)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11504  %A_0_load_352 = load i32* %A_0_addr_352, align 4

ST_179: tmp_15_115_0_1_2 (11534)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11505  %tmp_15_115_0_1_2 = mul nsw i32 %A_0_load_352, %B_0_load_41

ST_179: tmp_15_115_0_2 (11535)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11506  %tmp_15_115_0_2 = mul nsw i32 %A_0_load_347, %B_0_load_42

ST_179: tmp_15_115_0_2_1 (11536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11507  %tmp_15_115_0_2_1 = mul nsw i32 %A_0_load_350, %B_0_load_43

ST_179: A_0_load_353 (11537)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11508  %A_0_load_353 = load i32* %A_0_addr_353, align 4

ST_179: tmp_15_115_0_2_2 (11538)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11509  %tmp_15_115_0_2_2 = mul nsw i32 %A_0_load_353, %B_0_load_44

ST_179: tmp_15_115_1_1_1 (11544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11515  %tmp_15_115_1_1_1 = mul nsw i32 %A_1_load_349, %B_1_load_40

ST_179: A_1_load_352 (11545)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11516  %A_1_load_352 = load i32* %A_1_addr_352, align 4

ST_179: tmp_15_115_1_1_2 (11546)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11517  %tmp_15_115_1_1_2 = mul nsw i32 %A_1_load_352, %B_1_load_41

ST_179: tmp_15_115_1_2 (11547)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11518  %tmp_15_115_1_2 = mul nsw i32 %A_1_load_347, %B_1_load_42

ST_179: tmp_15_115_1_2_1 (11548)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11519  %tmp_15_115_1_2_1 = mul nsw i32 %A_1_load_350, %B_1_load_43

ST_179: A_1_load_353 (11549)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11520  %A_1_load_353 = load i32* %A_1_addr_353, align 4

ST_179: tmp_15_115_1_2_2 (11550)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11521  %tmp_15_115_1_2_2 = mul nsw i32 %A_1_load_353, %B_1_load_44

ST_179: tmp_15_115_2 (11551)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11522  %tmp_15_115_2 = mul nsw i32 %A_2_load_345, %B_2_load_36

ST_179: tmp_15_115_2_0_1 (11552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11523  %tmp_15_115_2_0_1 = mul nsw i32 %A_2_load_348, %B_2_load_37

ST_179: tmp_15_115_2_0_2 (11554)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11525  %tmp_15_115_2_0_2 = mul nsw i32 %A_2_load_351, %B_2_load_38

ST_179: tmp_15_115_2_1 (11555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11526  %tmp_15_115_2_1 = mul nsw i32 %A_2_load_346, %B_2_load_39

ST_179: tmp_15_115_2_1_1 (11556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11527  %tmp_15_115_2_1_1 = mul nsw i32 %A_2_load_349, %B_2_load_40

ST_179: A_2_load_352 (11557)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11528  %A_2_load_352 = load i32* %A_2_addr_352, align 4

ST_179: tmp_15_115_2_1_2 (11558)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11529  %tmp_15_115_2_1_2 = mul nsw i32 %A_2_load_352, %B_2_load_41

ST_179: tmp_15_115_2_2 (11559)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11530  %tmp_15_115_2_2 = mul nsw i32 %A_2_load_347, %B_2_load_42

ST_179: tmp_15_115_2_2_1 (11560)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11531  %tmp_15_115_2_2_1 = mul nsw i32 %A_2_load_350, %B_2_load_43

ST_179: A_2_load_353 (11561)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11532  %A_2_load_353 = load i32* %A_2_addr_353, align 4

ST_179: tmp_15_115_2_2_2 (11562)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11533  %tmp_15_115_2_2_2 = mul nsw i32 %A_2_load_353, %B_2_load_44

ST_179: tmp2879 (11563)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11534  %tmp2879 = add i32 %tmp_15_115_0_0_2, %tmp_15_114

ST_179: tmp2878 (11564)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11535  %tmp2878 = add i32 %tmp_15_115_0_0_1, %tmp2879

ST_179: tmp2881 (11565)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11536  %tmp2881 = add i32 %tmp_15_115_0_1_2, %tmp_15_115_0_1_1

ST_179: tmp2880 (11566)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11537  %tmp2880 = add i32 %tmp_15_115_0_1, %tmp2881

ST_179: tmp2877 (11567)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11538  %tmp2877 = add i32 %tmp2878, %tmp2880

ST_179: tmp2884 (11568)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11539  %tmp2884 = add i32 %tmp_15_115_0_2_2, %tmp_15_115_0_2_1

ST_179: tmp2883 (11569)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11540  %tmp2883 = add i32 %tmp_15_115_0_2, %tmp2884

ST_179: tmp2882 (11573)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11544  %tmp2882 = add i32 %tmp2883, %tmp2885

ST_179: tmp2876 (11574)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11545  %tmp2876 = add i32 %tmp2877, %tmp2882

ST_179: tmp2891 (11575)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11546  %tmp2891 = add i32 %tmp_15_115_1_2, %tmp_15_115_1_1_2

ST_179: tmp2890 (11576)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11547  %tmp2890 = add i32 %tmp_15_115_1_1_1, %tmp2891

ST_179: tmp2893 (11577)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11548  %tmp2893 = add i32 %tmp_15_115_1_2_2, %tmp_15_115_1_2_1

ST_179: tmp2894 (11578)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11549  %tmp2894 = add i32 %tmp_15_115_2_0_1, %tmp_15_115_2

ST_179: tmp2892 (11579)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11550  %tmp2892 = add i32 %tmp2893, %tmp2894

ST_179: tmp2889 (11580)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11551  %tmp2889 = add i32 %tmp2890, %tmp2892

ST_179: tmp2897 (11581)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11552  %tmp2897 = add i32 %tmp_15_115_2_1_1, %tmp_15_115_2_1

ST_179: tmp2896 (11582)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11553  %tmp2896 = add i32 %tmp_15_115_2_0_2, %tmp2897

ST_179: tmp2899 (11583)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11554  %tmp2899 = add i32 %tmp_15_115_2_2, %tmp_15_115_2_1_2

ST_179: tmp2900 (11584)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11555  %tmp2900 = add i32 %tmp_15_115_2_2_2, %tmp_15_115_2_2_1

ST_179: tmp2898 (11585)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11556  %tmp2898 = add i32 %tmp2899, %tmp2900

ST_179: tmp2895 (11586)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11557  %tmp2895 = add i32 %tmp2896, %tmp2898

ST_179: tmp2888 (11587)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11558  %tmp2888 = add i32 %tmp2889, %tmp2895

ST_179: result_3_115_2_2_2 (11588)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11559  %result_3_115_2_2_2 = add nsw i32 %tmp2876, %tmp2888

ST_179: A_0_load_354 (11592)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11563  %A_0_load_354 = load i32* %A_0_addr_354, align 4

ST_179: A_0_load_355 (11596)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11567  %A_0_load_355 = load i32* %A_0_addr_355, align 4

ST_179: A_1_load_354 (11604)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11575  %A_1_load_354 = load i32* %A_1_addr_354, align 4

ST_179: A_1_load_355 (11608)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11579  %A_1_load_355 = load i32* %A_1_addr_355, align 4

ST_179: A_2_load_354 (11616)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11587  %A_2_load_354 = load i32* %A_2_addr_354, align 4

ST_179: A_2_load_355 (11620)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11591  %A_2_load_355 = load i32* %A_2_addr_355, align 4


 <State 180>: 7.32ns
ST_180: tmp_133 (448)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:419  %tmp_133 = add i17 %tmp_14, 119

ST_180: tmp_135_cast (449)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:420  %tmp_135_cast = sext i17 %tmp_133 to i64

ST_180: A_0_addr_357 (450)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:421  %A_0_addr_357 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_135_cast

ST_180: A_1_addr_357 (882)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:853  %A_1_addr_357 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_135_cast

ST_180: A_2_addr_357 (1106)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1077  %A_2_addr_357 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_135_cast

ST_180: tmp_353 (1555)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1526  %tmp_353 = add i22 %tmp_239, 114

ST_180: tmp_355_cast (1556)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1527  %tmp_355_cast = sext i22 %tmp_353 to i64

ST_180: C_addr_114 (1557)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1528  %C_addr_114 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_355_cast

ST_180: tmp_354 (1558)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1529  %tmp_354 = add i22 %tmp_239, 115

ST_180: tmp_356_cast (1559)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1530  %tmp_356_cast = sext i22 %tmp_354 to i64

ST_180: C_addr_115 (1560)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1531  %C_addr_115 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_356_cast

ST_180: tmp_808 (3381)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3352  %tmp_808 = add i17 %tmp_690, 118

ST_180: tmp_809_cast (3382)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3353  %tmp_809_cast = sext i17 %tmp_808 to i64

ST_180: A_0_addr_356 (3383)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3354  %A_0_addr_356 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_809_cast

ST_180: A_1_addr_356 (3817)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3788  %A_1_addr_356 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_809_cast

ST_180: A_2_addr_356 (4041)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4012  %A_2_addr_356 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_809_cast

ST_180: StgValue_11344 (11400)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11371  store i32 %result_3_112_2_2_2, i32* %C_addr_112, align 4

ST_180: StgValue_11345 (11463)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11434  store i32 %result_3_113_2_2_2, i32* %C_addr_113, align 4

ST_180: StgValue_11346 (11526)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11497  store i32 %result_3_114_2_2_2, i32* %C_addr_114, align 4

ST_180: StgValue_11347 (11589)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11560  store i32 %result_3_115_2_2_2, i32* %C_addr_115, align 4

ST_180: tmp_15_115 (11590)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11561  %tmp_15_115 = mul nsw i32 %A_0_load_348, %B_0_load_36

ST_180: tmp_15_116_0_0_1 (11591)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11562  %tmp_15_116_0_0_1 = mul nsw i32 %A_0_load_351, %B_0_load_37

ST_180: A_0_load_354 (11592)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11563  %A_0_load_354 = load i32* %A_0_addr_354, align 4

ST_180: tmp_15_116_0_0_2 (11593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11564  %tmp_15_116_0_0_2 = mul nsw i32 %A_0_load_354, %B_0_load_38

ST_180: tmp_15_116_0_1 (11594)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11565  %tmp_15_116_0_1 = mul nsw i32 %A_0_load_349, %B_0_load_39

ST_180: tmp_15_116_0_1_1 (11595)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11566  %tmp_15_116_0_1_1 = mul nsw i32 %A_0_load_352, %B_0_load_40

ST_180: A_0_load_355 (11596)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11567  %A_0_load_355 = load i32* %A_0_addr_355, align 4

ST_180: tmp_15_116_0_1_2 (11597)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11568  %tmp_15_116_0_1_2 = mul nsw i32 %A_0_load_355, %B_0_load_41

ST_180: A_0_load_356 (11600)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11571  %A_0_load_356 = load i32* %A_0_addr_356, align 4

ST_180: tmp_15_116_1 (11602)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11573  %tmp_15_116_1 = mul nsw i32 %A_1_load_348, %B_1_load_36

ST_180: tmp_15_116_1_0_1 (11603)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11574  %tmp_15_116_1_0_1 = mul nsw i32 %A_1_load_351, %B_1_load_37

ST_180: A_1_load_354 (11604)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11575  %A_1_load_354 = load i32* %A_1_addr_354, align 4

ST_180: tmp_15_116_1_0_2 (11605)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11576  %tmp_15_116_1_0_2 = mul nsw i32 %A_1_load_354, %B_1_load_38

ST_180: tmp_15_116_1_1 (11606)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11577  %tmp_15_116_1_1 = mul nsw i32 %A_1_load_349, %B_1_load_39

ST_180: A_1_load_355 (11608)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11579  %A_1_load_355 = load i32* %A_1_addr_355, align 4

ST_180: A_1_load_356 (11612)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11583  %A_1_load_356 = load i32* %A_1_addr_356, align 4

ST_180: A_2_load_354 (11616)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11587  %A_2_load_354 = load i32* %A_2_addr_354, align 4

ST_180: tmp_15_116_2_0_2 (11617)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11588  %tmp_15_116_2_0_2 = mul nsw i32 %A_2_load_354, %B_2_load_38

ST_180: tmp_15_116_2_1 (11618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11589  %tmp_15_116_2_1 = mul nsw i32 %A_2_load_349, %B_2_load_39

ST_180: tmp_15_116_2_1_1 (11619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11590  %tmp_15_116_2_1_1 = mul nsw i32 %A_2_load_352, %B_2_load_40

ST_180: A_2_load_355 (11620)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11591  %A_2_load_355 = load i32* %A_2_addr_355, align 4

ST_180: A_2_load_356 (11624)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11595  %A_2_load_356 = load i32* %A_2_addr_356, align 4

ST_180: tmp2904 (11626)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11597  %tmp2904 = add i32 %tmp_15_116_0_0_2, %tmp_15_115

ST_180: tmp2903 (11627)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11598  %tmp2903 = add i32 %tmp_15_116_0_0_1, %tmp2904

ST_180: tmp2906 (11628)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11599  %tmp2906 = add i32 %tmp_15_116_0_1_2, %tmp_15_116_0_1_1

ST_180: tmp2905 (11629)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11600  %tmp2905 = add i32 %tmp_15_116_0_1, %tmp2906

ST_180: tmp2902 (11630)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11601  %tmp2902 = add i32 %tmp2903, %tmp2905

ST_180: tmp2911 (11633)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11604  %tmp2911 = add i32 %tmp_15_116_1_0_1, %tmp_15_116_1

ST_180: tmp2912 (11634)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11605  %tmp2912 = add i32 %tmp_15_116_1_1, %tmp_15_116_1_0_2

ST_180: tmp2910 (11635)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11606  %tmp2910 = add i32 %tmp2911, %tmp2912

ST_180: tmp2922 (11644)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11615  %tmp2922 = add i32 %tmp_15_116_2_1_1, %tmp_15_116_2_1

ST_180: tmp2921 (11645)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11616  %tmp2921 = add i32 %tmp_15_116_2_0_2, %tmp2922

ST_180: A_0_load_357 (11655)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11626  %A_0_load_357 = load i32* %A_0_addr_357, align 4

ST_180: A_1_load_357 (11667)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11638  %A_1_load_357 = load i32* %A_1_addr_357, align 4

ST_180: A_2_load_357 (11679)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11650  %A_2_load_357 = load i32* %A_2_addr_357, align 4


 <State 181>: 8.21ns
ST_181: tmp_583 (2250)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2221  %tmp_583 = add i17 %tmp_464, 119

ST_181: tmp_584_cast (2251)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2222  %tmp_584_cast = sext i17 %tmp_583 to i64

ST_181: A_0_addr_358 (2252)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2223  %A_0_addr_358 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_584_cast

ST_181: A_1_addr_358 (2684)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2655  %A_1_addr_358 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_584_cast

ST_181: A_2_addr_358 (2908)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2879  %A_2_addr_358 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_584_cast

ST_181: tmp_809 (3384)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3355  %tmp_809 = add i17 %tmp_690, 119

ST_181: tmp_810_cast (3385)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3356  %tmp_810_cast = sext i17 %tmp_809 to i64

ST_181: A_0_addr_359 (3386)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3357  %A_0_addr_359 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_810_cast

ST_181: A_1_addr_359 (3818)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3789  %A_1_addr_359 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_810_cast

ST_181: A_2_addr_359 (4042)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4013  %A_2_addr_359 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_810_cast

ST_181: StgValue_11393 (11526)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11497  store i32 %result_3_114_2_2_2, i32* %C_addr_114, align 4

ST_181: StgValue_11394 (11589)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11560  store i32 %result_3_115_2_2_2, i32* %C_addr_115, align 4

ST_181: tmp_15_116_0_2 (11598)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11569  %tmp_15_116_0_2 = mul nsw i32 %A_0_load_350, %B_0_load_42

ST_181: tmp_15_116_0_2_1 (11599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11570  %tmp_15_116_0_2_1 = mul nsw i32 %A_0_load_353, %B_0_load_43

ST_181: A_0_load_356 (11600)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11571  %A_0_load_356 = load i32* %A_0_addr_356, align 4

ST_181: tmp_15_116_0_2_2 (11601)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11572  %tmp_15_116_0_2_2 = mul nsw i32 %A_0_load_356, %B_0_load_44

ST_181: tmp_15_116_1_1_1 (11607)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11578  %tmp_15_116_1_1_1 = mul nsw i32 %A_1_load_352, %B_1_load_40

ST_181: tmp_15_116_1_1_2 (11609)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11580  %tmp_15_116_1_1_2 = mul nsw i32 %A_1_load_355, %B_1_load_41

ST_181: tmp_15_116_1_2 (11610)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11581  %tmp_15_116_1_2 = mul nsw i32 %A_1_load_350, %B_1_load_42

ST_181: tmp_15_116_1_2_1 (11611)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11582  %tmp_15_116_1_2_1 = mul nsw i32 %A_1_load_353, %B_1_load_43

ST_181: A_1_load_356 (11612)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11583  %A_1_load_356 = load i32* %A_1_addr_356, align 4

ST_181: tmp_15_116_1_2_2 (11613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11584  %tmp_15_116_1_2_2 = mul nsw i32 %A_1_load_356, %B_1_load_44

ST_181: tmp_15_116_2 (11614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11585  %tmp_15_116_2 = mul nsw i32 %A_2_load_348, %B_2_load_36

ST_181: tmp_15_116_2_0_1 (11615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11586  %tmp_15_116_2_0_1 = mul nsw i32 %A_2_load_351, %B_2_load_37

ST_181: tmp_15_116_2_1_2 (11621)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11592  %tmp_15_116_2_1_2 = mul nsw i32 %A_2_load_355, %B_2_load_41

ST_181: tmp_15_116_2_2 (11622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11593  %tmp_15_116_2_2 = mul nsw i32 %A_2_load_350, %B_2_load_42

ST_181: tmp_15_116_2_2_1 (11623)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11594  %tmp_15_116_2_2_1 = mul nsw i32 %A_2_load_353, %B_2_load_43

ST_181: A_2_load_356 (11624)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11595  %A_2_load_356 = load i32* %A_2_addr_356, align 4

ST_181: tmp_15_116_2_2_2 (11625)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11596  %tmp_15_116_2_2_2 = mul nsw i32 %A_2_load_356, %B_2_load_44

ST_181: tmp2909 (11631)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11602  %tmp2909 = add i32 %tmp_15_116_0_2_2, %tmp_15_116_0_2_1

ST_181: tmp2908 (11632)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11603  %tmp2908 = add i32 %tmp_15_116_0_2, %tmp2909

ST_181: tmp2907 (11636)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11607  %tmp2907 = add i32 %tmp2908, %tmp2910

ST_181: tmp2901 (11637)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11608  %tmp2901 = add i32 %tmp2902, %tmp2907

ST_181: tmp2916 (11638)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11609  %tmp2916 = add i32 %tmp_15_116_1_2, %tmp_15_116_1_1_2

ST_181: tmp2915 (11639)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11610  %tmp2915 = add i32 %tmp_15_116_1_1_1, %tmp2916

ST_181: tmp2918 (11640)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11611  %tmp2918 = add i32 %tmp_15_116_1_2_2, %tmp_15_116_1_2_1

ST_181: tmp2919 (11641)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11612  %tmp2919 = add i32 %tmp_15_116_2_0_1, %tmp_15_116_2

ST_181: tmp2917 (11642)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11613  %tmp2917 = add i32 %tmp2918, %tmp2919

ST_181: tmp2914 (11643)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11614  %tmp2914 = add i32 %tmp2915, %tmp2917

ST_181: tmp2924 (11646)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11617  %tmp2924 = add i32 %tmp_15_116_2_2, %tmp_15_116_2_1_2

ST_181: tmp2925 (11647)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11618  %tmp2925 = add i32 %tmp_15_116_2_2_2, %tmp_15_116_2_2_1

ST_181: tmp2923 (11648)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11619  %tmp2923 = add i32 %tmp2924, %tmp2925

ST_181: tmp2920 (11649)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11620  %tmp2920 = add i32 %tmp2921, %tmp2923

ST_181: tmp2913 (11650)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11621  %tmp2913 = add i32 %tmp2914, %tmp2920

ST_181: result_3_116_2_2_2 (11651)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11622  %result_3_116_2_2_2 = add nsw i32 %tmp2901, %tmp2913

ST_181: A_0_load_357 (11655)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11626  %A_0_load_357 = load i32* %A_0_addr_357, align 4

ST_181: A_0_load_358 (11659)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11630  %A_0_load_358 = load i32* %A_0_addr_358, align 4

ST_181: A_0_load_359 (11663)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11634  %A_0_load_359 = load i32* %A_0_addr_359, align 4

ST_181: tmp_15_117_1 (11665)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11636  %tmp_15_117_1 = mul nsw i32 %A_1_load_351, %B_1_load_36

ST_181: tmp_15_117_1_0_1 (11666)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11637  %tmp_15_117_1_0_1 = mul nsw i32 %A_1_load_354, %B_1_load_37

ST_181: A_1_load_357 (11667)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11638  %A_1_load_357 = load i32* %A_1_addr_357, align 4

ST_181: tmp_15_117_1_0_2 (11668)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11639  %tmp_15_117_1_0_2 = mul nsw i32 %A_1_load_357, %B_1_load_38

ST_181: tmp_15_117_1_1 (11669)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11640  %tmp_15_117_1_1 = mul nsw i32 %A_1_load_352, %B_1_load_39

ST_181: A_1_load_358 (11671)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11642  %A_1_load_358 = load i32* %A_1_addr_358, align 4

ST_181: A_1_load_359 (11675)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11646  %A_1_load_359 = load i32* %A_1_addr_359, align 4

ST_181: A_2_load_357 (11679)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11650  %A_2_load_357 = load i32* %A_2_addr_357, align 4

ST_181: A_2_load_358 (11683)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11654  %A_2_load_358 = load i32* %A_2_addr_358, align 4

ST_181: A_2_load_359 (11687)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11658  %A_2_load_359 = load i32* %A_2_addr_359, align 4

ST_181: tmp2936 (11696)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11667  %tmp2936 = add i32 %tmp_15_117_1_0_1, %tmp_15_117_1

ST_181: tmp2937 (11697)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11668  %tmp2937 = add i32 %tmp_15_117_1_1, %tmp_15_117_1_0_2

ST_181: tmp2935 (11698)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11669  %tmp2935 = add i32 %tmp2936, %tmp2937


 <State 182>: 8.21ns
ST_182: tmp_134 (451)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:422  %tmp_134 = add i17 %tmp_14, 120

ST_182: tmp_136_cast (452)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:423  %tmp_136_cast = sext i17 %tmp_134 to i64

ST_182: A_0_addr_360 (453)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:424  %A_0_addr_360 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_136_cast

ST_182: A_1_addr_360 (883)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:854  %A_1_addr_360 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_136_cast

ST_182: A_2_addr_360 (1107)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1078  %A_2_addr_360 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_136_cast

ST_182: tmp_355 (1561)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1532  %tmp_355 = add i22 %tmp_239, 116

ST_182: tmp_357_cast (1562)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1533  %tmp_357_cast = sext i22 %tmp_355 to i64

ST_182: C_addr_116 (1563)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1534  %C_addr_116 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_357_cast

ST_182: tmp_584 (2253)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2224  %tmp_584 = add i17 %tmp_464, 120

ST_182: tmp_585_cast (2254)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2225  %tmp_585_cast = sext i17 %tmp_584 to i64

ST_182: A_0_addr_361 (2255)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2226  %A_0_addr_361 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_585_cast

ST_182: A_1_addr_361 (2685)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2656  %A_1_addr_361 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_585_cast

ST_182: A_2_addr_361 (2909)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2880  %A_2_addr_361 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_585_cast

ST_182: StgValue_11457 (11652)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11623  store i32 %result_3_116_2_2_2, i32* %C_addr_116, align 4

ST_182: tmp_15_116 (11653)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11624  %tmp_15_116 = mul nsw i32 %A_0_load_351, %B_0_load_36

ST_182: tmp_15_117_0_0_1 (11654)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11625  %tmp_15_117_0_0_1 = mul nsw i32 %A_0_load_354, %B_0_load_37

ST_182: tmp_15_117_0_0_2 (11656)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11627  %tmp_15_117_0_0_2 = mul nsw i32 %A_0_load_357, %B_0_load_38

ST_182: tmp_15_117_0_1 (11657)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11628  %tmp_15_117_0_1 = mul nsw i32 %A_0_load_352, %B_0_load_39

ST_182: tmp_15_117_0_1_1 (11658)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11629  %tmp_15_117_0_1_1 = mul nsw i32 %A_0_load_355, %B_0_load_40

ST_182: A_0_load_358 (11659)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11630  %A_0_load_358 = load i32* %A_0_addr_358, align 4

ST_182: tmp_15_117_0_1_2 (11660)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11631  %tmp_15_117_0_1_2 = mul nsw i32 %A_0_load_358, %B_0_load_41

ST_182: tmp_15_117_0_2 (11661)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11632  %tmp_15_117_0_2 = mul nsw i32 %A_0_load_353, %B_0_load_42

ST_182: tmp_15_117_0_2_1 (11662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11633  %tmp_15_117_0_2_1 = mul nsw i32 %A_0_load_356, %B_0_load_43

ST_182: A_0_load_359 (11663)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11634  %A_0_load_359 = load i32* %A_0_addr_359, align 4

ST_182: tmp_15_117_0_2_2 (11664)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11635  %tmp_15_117_0_2_2 = mul nsw i32 %A_0_load_359, %B_0_load_44

ST_182: tmp_15_117_1_1_1 (11670)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11641  %tmp_15_117_1_1_1 = mul nsw i32 %A_1_load_355, %B_1_load_40

ST_182: A_1_load_358 (11671)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11642  %A_1_load_358 = load i32* %A_1_addr_358, align 4

ST_182: tmp_15_117_1_1_2 (11672)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11643  %tmp_15_117_1_1_2 = mul nsw i32 %A_1_load_358, %B_1_load_41

ST_182: tmp_15_117_1_2 (11673)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11644  %tmp_15_117_1_2 = mul nsw i32 %A_1_load_353, %B_1_load_42

ST_182: tmp_15_117_1_2_1 (11674)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11645  %tmp_15_117_1_2_1 = mul nsw i32 %A_1_load_356, %B_1_load_43

ST_182: A_1_load_359 (11675)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11646  %A_1_load_359 = load i32* %A_1_addr_359, align 4

ST_182: tmp_15_117_1_2_2 (11676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11647  %tmp_15_117_1_2_2 = mul nsw i32 %A_1_load_359, %B_1_load_44

ST_182: tmp_15_117_2 (11677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11648  %tmp_15_117_2 = mul nsw i32 %A_2_load_351, %B_2_load_36

ST_182: tmp_15_117_2_0_1 (11678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11649  %tmp_15_117_2_0_1 = mul nsw i32 %A_2_load_354, %B_2_load_37

ST_182: tmp_15_117_2_0_2 (11680)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11651  %tmp_15_117_2_0_2 = mul nsw i32 %A_2_load_357, %B_2_load_38

ST_182: tmp_15_117_2_1 (11681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11652  %tmp_15_117_2_1 = mul nsw i32 %A_2_load_352, %B_2_load_39

ST_182: tmp_15_117_2_1_1 (11682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11653  %tmp_15_117_2_1_1 = mul nsw i32 %A_2_load_355, %B_2_load_40

ST_182: A_2_load_358 (11683)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11654  %A_2_load_358 = load i32* %A_2_addr_358, align 4

ST_182: tmp_15_117_2_1_2 (11684)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11655  %tmp_15_117_2_1_2 = mul nsw i32 %A_2_load_358, %B_2_load_41

ST_182: tmp_15_117_2_2 (11685)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11656  %tmp_15_117_2_2 = mul nsw i32 %A_2_load_353, %B_2_load_42

ST_182: tmp_15_117_2_2_1 (11686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11657  %tmp_15_117_2_2_1 = mul nsw i32 %A_2_load_356, %B_2_load_43

ST_182: A_2_load_359 (11687)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11658  %A_2_load_359 = load i32* %A_2_addr_359, align 4

ST_182: tmp_15_117_2_2_2 (11688)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11659  %tmp_15_117_2_2_2 = mul nsw i32 %A_2_load_359, %B_2_load_44

ST_182: tmp2929 (11689)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11660  %tmp2929 = add i32 %tmp_15_117_0_0_2, %tmp_15_116

ST_182: tmp2928 (11690)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11661  %tmp2928 = add i32 %tmp_15_117_0_0_1, %tmp2929

ST_182: tmp2931 (11691)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11662  %tmp2931 = add i32 %tmp_15_117_0_1_2, %tmp_15_117_0_1_1

ST_182: tmp2930 (11692)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11663  %tmp2930 = add i32 %tmp_15_117_0_1, %tmp2931

ST_182: tmp2927 (11693)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11664  %tmp2927 = add i32 %tmp2928, %tmp2930

ST_182: tmp2934 (11694)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11665  %tmp2934 = add i32 %tmp_15_117_0_2_2, %tmp_15_117_0_2_1

ST_182: tmp2933 (11695)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11666  %tmp2933 = add i32 %tmp_15_117_0_2, %tmp2934

ST_182: tmp2932 (11699)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11670  %tmp2932 = add i32 %tmp2933, %tmp2935

ST_182: tmp2926 (11700)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11671  %tmp2926 = add i32 %tmp2927, %tmp2932

ST_182: tmp2941 (11701)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11672  %tmp2941 = add i32 %tmp_15_117_1_2, %tmp_15_117_1_1_2

ST_182: tmp2940 (11702)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11673  %tmp2940 = add i32 %tmp_15_117_1_1_1, %tmp2941

ST_182: tmp2943 (11703)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11674  %tmp2943 = add i32 %tmp_15_117_1_2_2, %tmp_15_117_1_2_1

ST_182: tmp2944 (11704)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11675  %tmp2944 = add i32 %tmp_15_117_2_0_1, %tmp_15_117_2

ST_182: tmp2942 (11705)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11676  %tmp2942 = add i32 %tmp2943, %tmp2944

ST_182: tmp2939 (11706)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11677  %tmp2939 = add i32 %tmp2940, %tmp2942

ST_182: tmp2947 (11707)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11678  %tmp2947 = add i32 %tmp_15_117_2_1_1, %tmp_15_117_2_1

ST_182: tmp2946 (11708)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11679  %tmp2946 = add i32 %tmp_15_117_2_0_2, %tmp2947

ST_182: tmp2949 (11709)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11680  %tmp2949 = add i32 %tmp_15_117_2_2, %tmp_15_117_2_1_2

ST_182: tmp2950 (11710)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11681  %tmp2950 = add i32 %tmp_15_117_2_2_2, %tmp_15_117_2_2_1

ST_182: tmp2948 (11711)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11682  %tmp2948 = add i32 %tmp2949, %tmp2950

ST_182: tmp2945 (11712)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11683  %tmp2945 = add i32 %tmp2946, %tmp2948

ST_182: tmp2938 (11713)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11684  %tmp2938 = add i32 %tmp2939, %tmp2945

ST_182: result_3_117_2_2_2 (11714)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11685  %result_3_117_2_2_2 = add nsw i32 %tmp2926, %tmp2938

ST_182: A_0_load_360 (11718)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11689  %A_0_load_360 = load i32* %A_0_addr_360, align 4

ST_182: A_0_load_361 (11722)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11693  %A_0_load_361 = load i32* %A_0_addr_361, align 4

ST_182: A_1_load_360 (11730)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11701  %A_1_load_360 = load i32* %A_1_addr_360, align 4

ST_182: A_1_load_361 (11734)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11705  %A_1_load_361 = load i32* %A_1_addr_361, align 4

ST_182: A_2_load_360 (11742)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11713  %A_2_load_360 = load i32* %A_2_addr_360, align 4

ST_182: A_2_load_361 (11746)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11717  %A_2_load_361 = load i32* %A_2_addr_361, align 4


 <State 183>: 7.32ns
ST_183: tmp_135 (454)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:425  %tmp_135 = add i17 %tmp_14, 121

ST_183: tmp_137_cast (455)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:426  %tmp_137_cast = sext i17 %tmp_135 to i64

ST_183: A_0_addr_363 (456)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:427  %A_0_addr_363 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_137_cast

ST_183: A_1_addr_363 (884)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:855  %A_1_addr_363 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_137_cast

ST_183: A_2_addr_363 (1108)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1079  %A_2_addr_363 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_137_cast

ST_183: tmp_356 (1564)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1535  %tmp_356 = add i22 %tmp_239, 117

ST_183: tmp_358_cast (1565)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1536  %tmp_358_cast = sext i22 %tmp_356 to i64

ST_183: C_addr_117 (1566)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1537  %C_addr_117 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_358_cast

ST_183: tmp_810 (3387)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3358  %tmp_810 = add i17 %tmp_690, 120

ST_183: tmp_811_cast (3388)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3359  %tmp_811_cast = sext i17 %tmp_810 to i64

ST_183: A_0_addr_362 (3389)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3360  %A_0_addr_362 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_811_cast

ST_183: A_1_addr_362 (3819)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3790  %A_1_addr_362 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_811_cast

ST_183: A_2_addr_362 (4043)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4014  %A_2_addr_362 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_811_cast

ST_183: StgValue_11529 (11652)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11623  store i32 %result_3_116_2_2_2, i32* %C_addr_116, align 4

ST_183: StgValue_11530 (11715)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11686  store i32 %result_3_117_2_2_2, i32* %C_addr_117, align 4

ST_183: tmp_15_117 (11716)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11687  %tmp_15_117 = mul nsw i32 %A_0_load_354, %B_0_load_36

ST_183: tmp_15_118_0_0_1 (11717)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11688  %tmp_15_118_0_0_1 = mul nsw i32 %A_0_load_357, %B_0_load_37

ST_183: A_0_load_360 (11718)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11689  %A_0_load_360 = load i32* %A_0_addr_360, align 4

ST_183: tmp_15_118_0_0_2 (11719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11690  %tmp_15_118_0_0_2 = mul nsw i32 %A_0_load_360, %B_0_load_38

ST_183: tmp_15_118_0_1 (11720)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11691  %tmp_15_118_0_1 = mul nsw i32 %A_0_load_355, %B_0_load_39

ST_183: tmp_15_118_0_1_1 (11721)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11692  %tmp_15_118_0_1_1 = mul nsw i32 %A_0_load_358, %B_0_load_40

ST_183: A_0_load_361 (11722)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11693  %A_0_load_361 = load i32* %A_0_addr_361, align 4

ST_183: tmp_15_118_0_1_2 (11723)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11694  %tmp_15_118_0_1_2 = mul nsw i32 %A_0_load_361, %B_0_load_41

ST_183: A_0_load_362 (11726)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11697  %A_0_load_362 = load i32* %A_0_addr_362, align 4

ST_183: tmp_15_118_1 (11728)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11699  %tmp_15_118_1 = mul nsw i32 %A_1_load_354, %B_1_load_36

ST_183: tmp_15_118_1_0_1 (11729)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11700  %tmp_15_118_1_0_1 = mul nsw i32 %A_1_load_357, %B_1_load_37

ST_183: A_1_load_360 (11730)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11701  %A_1_load_360 = load i32* %A_1_addr_360, align 4

ST_183: tmp_15_118_1_0_2 (11731)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11702  %tmp_15_118_1_0_2 = mul nsw i32 %A_1_load_360, %B_1_load_38

ST_183: tmp_15_118_1_1 (11732)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11703  %tmp_15_118_1_1 = mul nsw i32 %A_1_load_355, %B_1_load_39

ST_183: A_1_load_361 (11734)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11705  %A_1_load_361 = load i32* %A_1_addr_361, align 4

ST_183: A_1_load_362 (11738)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11709  %A_1_load_362 = load i32* %A_1_addr_362, align 4

ST_183: A_2_load_360 (11742)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11713  %A_2_load_360 = load i32* %A_2_addr_360, align 4

ST_183: A_2_load_361 (11746)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11717  %A_2_load_361 = load i32* %A_2_addr_361, align 4

ST_183: A_2_load_362 (11750)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11721  %A_2_load_362 = load i32* %A_2_addr_362, align 4

ST_183: tmp2954 (11752)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11723  %tmp2954 = add i32 %tmp_15_118_0_0_2, %tmp_15_117

ST_183: tmp2953 (11753)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11724  %tmp2953 = add i32 %tmp_15_118_0_0_1, %tmp2954

ST_183: tmp2956 (11754)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11725  %tmp2956 = add i32 %tmp_15_118_0_1_2, %tmp_15_118_0_1_1

ST_183: tmp2955 (11755)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11726  %tmp2955 = add i32 %tmp_15_118_0_1, %tmp2956

ST_183: tmp2952 (11756)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11727  %tmp2952 = add i32 %tmp2953, %tmp2955

ST_183: tmp2961 (11759)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11730  %tmp2961 = add i32 %tmp_15_118_1_0_1, %tmp_15_118_1

ST_183: tmp2962 (11760)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11731  %tmp2962 = add i32 %tmp_15_118_1_1, %tmp_15_118_1_0_2

ST_183: tmp2960 (11761)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11732  %tmp2960 = add i32 %tmp2961, %tmp2962

ST_183: A_0_load_363 (11781)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11752  %A_0_load_363 = load i32* %A_0_addr_363, align 4

ST_183: A_1_load_363 (11793)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11764  %A_1_load_363 = load i32* %A_1_addr_363, align 4

ST_183: A_2_load_363 (11805)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11776  %A_2_load_363 = load i32* %A_2_addr_363, align 4


 <State 184>: 8.21ns
ST_184: tmp_585 (2256)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2227  %tmp_585 = add i17 %tmp_464, 121

ST_184: tmp_586_cast (2257)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2228  %tmp_586_cast = sext i17 %tmp_585 to i64

ST_184: A_0_addr_364 (2258)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2229  %A_0_addr_364 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_586_cast

ST_184: A_1_addr_364 (2686)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2657  %A_1_addr_364 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_586_cast

ST_184: A_2_addr_364 (2910)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2881  %A_2_addr_364 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_586_cast

ST_184: tmp_811 (3390)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3361  %tmp_811 = add i17 %tmp_690, 121

ST_184: tmp_812_cast (3391)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3362  %tmp_812_cast = sext i17 %tmp_811 to i64

ST_184: A_0_addr_365 (3392)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3363  %A_0_addr_365 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_812_cast

ST_184: A_1_addr_365 (3820)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3791  %A_1_addr_365 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_812_cast

ST_184: A_2_addr_365 (4044)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4015  %A_2_addr_365 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_812_cast

ST_184: StgValue_11571 (11715)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11686  store i32 %result_3_117_2_2_2, i32* %C_addr_117, align 4

ST_184: tmp_15_118_0_2 (11724)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11695  %tmp_15_118_0_2 = mul nsw i32 %A_0_load_356, %B_0_load_42

ST_184: tmp_15_118_0_2_1 (11725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11696  %tmp_15_118_0_2_1 = mul nsw i32 %A_0_load_359, %B_0_load_43

ST_184: A_0_load_362 (11726)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11697  %A_0_load_362 = load i32* %A_0_addr_362, align 4

ST_184: tmp_15_118_0_2_2 (11727)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11698  %tmp_15_118_0_2_2 = mul nsw i32 %A_0_load_362, %B_0_load_44

ST_184: tmp_15_118_1_1_1 (11733)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11704  %tmp_15_118_1_1_1 = mul nsw i32 %A_1_load_358, %B_1_load_40

ST_184: tmp_15_118_1_1_2 (11735)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11706  %tmp_15_118_1_1_2 = mul nsw i32 %A_1_load_361, %B_1_load_41

ST_184: tmp_15_118_1_2 (11736)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11707  %tmp_15_118_1_2 = mul nsw i32 %A_1_load_356, %B_1_load_42

ST_184: tmp_15_118_1_2_1 (11737)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11708  %tmp_15_118_1_2_1 = mul nsw i32 %A_1_load_359, %B_1_load_43

ST_184: A_1_load_362 (11738)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11709  %A_1_load_362 = load i32* %A_1_addr_362, align 4

ST_184: tmp_15_118_1_2_2 (11739)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11710  %tmp_15_118_1_2_2 = mul nsw i32 %A_1_load_362, %B_1_load_44

ST_184: tmp_15_118_2 (11740)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11711  %tmp_15_118_2 = mul nsw i32 %A_2_load_354, %B_2_load_36

ST_184: tmp_15_118_2_0_1 (11741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11712  %tmp_15_118_2_0_1 = mul nsw i32 %A_2_load_357, %B_2_load_37

ST_184: tmp_15_118_2_0_2 (11743)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11714  %tmp_15_118_2_0_2 = mul nsw i32 %A_2_load_360, %B_2_load_38

ST_184: tmp_15_118_2_1 (11744)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11715  %tmp_15_118_2_1 = mul nsw i32 %A_2_load_355, %B_2_load_39

ST_184: tmp_15_118_2_1_1 (11745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11716  %tmp_15_118_2_1_1 = mul nsw i32 %A_2_load_358, %B_2_load_40

ST_184: tmp_15_118_2_1_2 (11747)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11718  %tmp_15_118_2_1_2 = mul nsw i32 %A_2_load_361, %B_2_load_41

ST_184: tmp_15_118_2_2 (11748)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11719  %tmp_15_118_2_2 = mul nsw i32 %A_2_load_356, %B_2_load_42

ST_184: tmp_15_118_2_2_1 (11749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11720  %tmp_15_118_2_2_1 = mul nsw i32 %A_2_load_359, %B_2_load_43

ST_184: A_2_load_362 (11750)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11721  %A_2_load_362 = load i32* %A_2_addr_362, align 4

ST_184: tmp_15_118_2_2_2 (11751)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11722  %tmp_15_118_2_2_2 = mul nsw i32 %A_2_load_362, %B_2_load_44

ST_184: tmp2959 (11757)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11728  %tmp2959 = add i32 %tmp_15_118_0_2_2, %tmp_15_118_0_2_1

ST_184: tmp2958 (11758)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11729  %tmp2958 = add i32 %tmp_15_118_0_2, %tmp2959

ST_184: tmp2957 (11762)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11733  %tmp2957 = add i32 %tmp2958, %tmp2960

ST_184: tmp2951 (11763)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11734  %tmp2951 = add i32 %tmp2952, %tmp2957

ST_184: tmp2966 (11764)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11735  %tmp2966 = add i32 %tmp_15_118_1_2, %tmp_15_118_1_1_2

ST_184: tmp2965 (11765)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11736  %tmp2965 = add i32 %tmp_15_118_1_1_1, %tmp2966

ST_184: tmp2968 (11766)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11737  %tmp2968 = add i32 %tmp_15_118_1_2_2, %tmp_15_118_1_2_1

ST_184: tmp2969 (11767)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11738  %tmp2969 = add i32 %tmp_15_118_2_0_1, %tmp_15_118_2

ST_184: tmp2967 (11768)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11739  %tmp2967 = add i32 %tmp2968, %tmp2969

ST_184: tmp2964 (11769)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11740  %tmp2964 = add i32 %tmp2965, %tmp2967

ST_184: tmp2972 (11770)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11741  %tmp2972 = add i32 %tmp_15_118_2_1_1, %tmp_15_118_2_1

ST_184: tmp2971 (11771)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11742  %tmp2971 = add i32 %tmp_15_118_2_0_2, %tmp2972

ST_184: tmp2974 (11772)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11743  %tmp2974 = add i32 %tmp_15_118_2_2, %tmp_15_118_2_1_2

ST_184: tmp2975 (11773)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11744  %tmp2975 = add i32 %tmp_15_118_2_2_2, %tmp_15_118_2_2_1

ST_184: tmp2973 (11774)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11745  %tmp2973 = add i32 %tmp2974, %tmp2975

ST_184: tmp2970 (11775)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11746  %tmp2970 = add i32 %tmp2971, %tmp2973

ST_184: tmp2963 (11776)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11747  %tmp2963 = add i32 %tmp2964, %tmp2970

ST_184: result_3_118_2_2_2 (11777)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11748  %result_3_118_2_2_2 = add nsw i32 %tmp2951, %tmp2963

ST_184: A_0_load_363 (11781)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11752  %A_0_load_363 = load i32* %A_0_addr_363, align 4

ST_184: A_0_load_364 (11785)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11756  %A_0_load_364 = load i32* %A_0_addr_364, align 4

ST_184: A_0_load_365 (11789)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11760  %A_0_load_365 = load i32* %A_0_addr_365, align 4

ST_184: tmp_15_119_1 (11791)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11762  %tmp_15_119_1 = mul nsw i32 %A_1_load_357, %B_1_load_36

ST_184: tmp_15_119_1_0_1 (11792)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11763  %tmp_15_119_1_0_1 = mul nsw i32 %A_1_load_360, %B_1_load_37

ST_184: A_1_load_363 (11793)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11764  %A_1_load_363 = load i32* %A_1_addr_363, align 4

ST_184: tmp_15_119_1_0_2 (11794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11765  %tmp_15_119_1_0_2 = mul nsw i32 %A_1_load_363, %B_1_load_38

ST_184: tmp_15_119_1_1 (11795)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11766  %tmp_15_119_1_1 = mul nsw i32 %A_1_load_358, %B_1_load_39

ST_184: A_1_load_364 (11797)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11768  %A_1_load_364 = load i32* %A_1_addr_364, align 4

ST_184: A_1_load_365 (11801)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11772  %A_1_load_365 = load i32* %A_1_addr_365, align 4

ST_184: A_2_load_363 (11805)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11776  %A_2_load_363 = load i32* %A_2_addr_363, align 4

ST_184: A_2_load_364 (11809)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11780  %A_2_load_364 = load i32* %A_2_addr_364, align 4

ST_184: A_2_load_365 (11813)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11784  %A_2_load_365 = load i32* %A_2_addr_365, align 4

ST_184: tmp2986 (11822)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11793  %tmp2986 = add i32 %tmp_15_119_1_0_1, %tmp_15_119_1

ST_184: tmp2987 (11823)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11794  %tmp2987 = add i32 %tmp_15_119_1_1, %tmp_15_119_1_0_2

ST_184: tmp2985 (11824)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11795  %tmp2985 = add i32 %tmp2986, %tmp2987


 <State 185>: 8.21ns
ST_185: tmp_136 (457)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:428  %tmp_136 = add i17 %tmp_14, 122

ST_185: tmp_138_cast (458)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:429  %tmp_138_cast = sext i17 %tmp_136 to i64

ST_185: A_0_addr_366 (459)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:430  %A_0_addr_366 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_138_cast

ST_185: A_1_addr_366 (885)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:856  %A_1_addr_366 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_138_cast

ST_185: A_2_addr_366 (1109)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1080  %A_2_addr_366 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_138_cast

ST_185: tmp_357 (1567)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1538  %tmp_357 = add i22 %tmp_239, 118

ST_185: tmp_359_cast (1568)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1539  %tmp_359_cast = sext i22 %tmp_357 to i64

ST_185: C_addr_118 (1569)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1540  %C_addr_118 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_359_cast

ST_185: tmp_586 (2259)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2230  %tmp_586 = add i17 %tmp_464, 122

ST_185: tmp_587_cast (2260)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2231  %tmp_587_cast = sext i17 %tmp_586 to i64

ST_185: A_0_addr_367 (2261)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2232  %A_0_addr_367 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_587_cast

ST_185: A_1_addr_367 (2687)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2658  %A_1_addr_367 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_587_cast

ST_185: A_2_addr_367 (2911)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2882  %A_2_addr_367 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_587_cast

ST_185: StgValue_11639 (11778)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11749  store i32 %result_3_118_2_2_2, i32* %C_addr_118, align 4

ST_185: tmp_15_118 (11779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11750  %tmp_15_118 = mul nsw i32 %A_0_load_357, %B_0_load_36

ST_185: tmp_15_119_0_0_1 (11780)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11751  %tmp_15_119_0_0_1 = mul nsw i32 %A_0_load_360, %B_0_load_37

ST_185: tmp_15_119_0_0_2 (11782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11753  %tmp_15_119_0_0_2 = mul nsw i32 %A_0_load_363, %B_0_load_38

ST_185: tmp_15_119_0_1 (11783)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11754  %tmp_15_119_0_1 = mul nsw i32 %A_0_load_358, %B_0_load_39

ST_185: tmp_15_119_0_1_1 (11784)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11755  %tmp_15_119_0_1_1 = mul nsw i32 %A_0_load_361, %B_0_load_40

ST_185: A_0_load_364 (11785)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11756  %A_0_load_364 = load i32* %A_0_addr_364, align 4

ST_185: tmp_15_119_0_1_2 (11786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11757  %tmp_15_119_0_1_2 = mul nsw i32 %A_0_load_364, %B_0_load_41

ST_185: tmp_15_119_0_2 (11787)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11758  %tmp_15_119_0_2 = mul nsw i32 %A_0_load_359, %B_0_load_42

ST_185: tmp_15_119_0_2_1 (11788)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11759  %tmp_15_119_0_2_1 = mul nsw i32 %A_0_load_362, %B_0_load_43

ST_185: A_0_load_365 (11789)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11760  %A_0_load_365 = load i32* %A_0_addr_365, align 4

ST_185: tmp_15_119_0_2_2 (11790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11761  %tmp_15_119_0_2_2 = mul nsw i32 %A_0_load_365, %B_0_load_44

ST_185: tmp_15_119_1_1_1 (11796)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11767  %tmp_15_119_1_1_1 = mul nsw i32 %A_1_load_361, %B_1_load_40

ST_185: A_1_load_364 (11797)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11768  %A_1_load_364 = load i32* %A_1_addr_364, align 4

ST_185: tmp_15_119_1_1_2 (11798)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11769  %tmp_15_119_1_1_2 = mul nsw i32 %A_1_load_364, %B_1_load_41

ST_185: tmp_15_119_1_2 (11799)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11770  %tmp_15_119_1_2 = mul nsw i32 %A_1_load_359, %B_1_load_42

ST_185: tmp_15_119_1_2_1 (11800)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11771  %tmp_15_119_1_2_1 = mul nsw i32 %A_1_load_362, %B_1_load_43

ST_185: A_1_load_365 (11801)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11772  %A_1_load_365 = load i32* %A_1_addr_365, align 4

ST_185: tmp_15_119_1_2_2 (11802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11773  %tmp_15_119_1_2_2 = mul nsw i32 %A_1_load_365, %B_1_load_44

ST_185: tmp_15_119_2 (11803)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11774  %tmp_15_119_2 = mul nsw i32 %A_2_load_357, %B_2_load_36

ST_185: tmp_15_119_2_0_1 (11804)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11775  %tmp_15_119_2_0_1 = mul nsw i32 %A_2_load_360, %B_2_load_37

ST_185: tmp_15_119_2_0_2 (11806)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11777  %tmp_15_119_2_0_2 = mul nsw i32 %A_2_load_363, %B_2_load_38

ST_185: tmp_15_119_2_1 (11807)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11778  %tmp_15_119_2_1 = mul nsw i32 %A_2_load_358, %B_2_load_39

ST_185: tmp_15_119_2_1_1 (11808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11779  %tmp_15_119_2_1_1 = mul nsw i32 %A_2_load_361, %B_2_load_40

ST_185: A_2_load_364 (11809)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11780  %A_2_load_364 = load i32* %A_2_addr_364, align 4

ST_185: tmp_15_119_2_1_2 (11810)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11781  %tmp_15_119_2_1_2 = mul nsw i32 %A_2_load_364, %B_2_load_41

ST_185: tmp_15_119_2_2 (11811)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11782  %tmp_15_119_2_2 = mul nsw i32 %A_2_load_359, %B_2_load_42

ST_185: tmp_15_119_2_2_1 (11812)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11783  %tmp_15_119_2_2_1 = mul nsw i32 %A_2_load_362, %B_2_load_43

ST_185: A_2_load_365 (11813)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11784  %A_2_load_365 = load i32* %A_2_addr_365, align 4

ST_185: tmp_15_119_2_2_2 (11814)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11785  %tmp_15_119_2_2_2 = mul nsw i32 %A_2_load_365, %B_2_load_44

ST_185: tmp2979 (11815)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11786  %tmp2979 = add i32 %tmp_15_119_0_0_2, %tmp_15_118

ST_185: tmp2978 (11816)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11787  %tmp2978 = add i32 %tmp_15_119_0_0_1, %tmp2979

ST_185: tmp2981 (11817)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11788  %tmp2981 = add i32 %tmp_15_119_0_1_2, %tmp_15_119_0_1_1

ST_185: tmp2980 (11818)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11789  %tmp2980 = add i32 %tmp_15_119_0_1, %tmp2981

ST_185: tmp2977 (11819)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11790  %tmp2977 = add i32 %tmp2978, %tmp2980

ST_185: tmp2984 (11820)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11791  %tmp2984 = add i32 %tmp_15_119_0_2_2, %tmp_15_119_0_2_1

ST_185: tmp2983 (11821)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11792  %tmp2983 = add i32 %tmp_15_119_0_2, %tmp2984

ST_185: tmp2982 (11825)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11796  %tmp2982 = add i32 %tmp2983, %tmp2985

ST_185: tmp2976 (11826)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11797  %tmp2976 = add i32 %tmp2977, %tmp2982

ST_185: tmp2991 (11827)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11798  %tmp2991 = add i32 %tmp_15_119_1_2, %tmp_15_119_1_1_2

ST_185: tmp2990 (11828)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11799  %tmp2990 = add i32 %tmp_15_119_1_1_1, %tmp2991

ST_185: tmp2993 (11829)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11800  %tmp2993 = add i32 %tmp_15_119_1_2_2, %tmp_15_119_1_2_1

ST_185: tmp2994 (11830)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11801  %tmp2994 = add i32 %tmp_15_119_2_0_1, %tmp_15_119_2

ST_185: tmp2992 (11831)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11802  %tmp2992 = add i32 %tmp2993, %tmp2994

ST_185: tmp2989 (11832)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11803  %tmp2989 = add i32 %tmp2990, %tmp2992

ST_185: tmp2997 (11833)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11804  %tmp2997 = add i32 %tmp_15_119_2_1_1, %tmp_15_119_2_1

ST_185: tmp2996 (11834)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11805  %tmp2996 = add i32 %tmp_15_119_2_0_2, %tmp2997

ST_185: tmp2999 (11835)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11806  %tmp2999 = add i32 %tmp_15_119_2_2, %tmp_15_119_2_1_2

ST_185: tmp3000 (11836)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11807  %tmp3000 = add i32 %tmp_15_119_2_2_2, %tmp_15_119_2_2_1

ST_185: tmp2998 (11837)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11808  %tmp2998 = add i32 %tmp2999, %tmp3000

ST_185: tmp2995 (11838)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11809  %tmp2995 = add i32 %tmp2996, %tmp2998

ST_185: tmp2988 (11839)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11810  %tmp2988 = add i32 %tmp2989, %tmp2995

ST_185: result_3_119_2_2_2 (11840)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11811  %result_3_119_2_2_2 = add nsw i32 %tmp2976, %tmp2988

ST_185: A_0_load_366 (11844)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11815  %A_0_load_366 = load i32* %A_0_addr_366, align 4

ST_185: A_0_load_367 (11848)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11819  %A_0_load_367 = load i32* %A_0_addr_367, align 4

ST_185: A_1_load_366 (11856)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11827  %A_1_load_366 = load i32* %A_1_addr_366, align 4

ST_185: A_1_load_367 (11860)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11831  %A_1_load_367 = load i32* %A_1_addr_367, align 4

ST_185: A_2_load_366 (11868)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11839  %A_2_load_366 = load i32* %A_2_addr_366, align 4

ST_185: A_2_load_367 (11872)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11843  %A_2_load_367 = load i32* %A_2_addr_367, align 4


 <State 186>: 7.32ns
ST_186: tmp_137 (460)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:431  %tmp_137 = add i17 %tmp_14, 123

ST_186: tmp_139_cast (461)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:432  %tmp_139_cast = sext i17 %tmp_137 to i64

ST_186: A_0_addr_369 (462)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:433  %A_0_addr_369 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_139_cast

ST_186: A_1_addr_369 (886)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:857  %A_1_addr_369 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_139_cast

ST_186: A_2_addr_369 (1110)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1081  %A_2_addr_369 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_139_cast

ST_186: tmp_358 (1570)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1541  %tmp_358 = add i22 %tmp_239, 119

ST_186: tmp_360_cast (1571)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1542  %tmp_360_cast = sext i22 %tmp_358 to i64

ST_186: C_addr_119 (1572)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1543  %C_addr_119 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_360_cast

ST_186: tmp_812 (3393)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3364  %tmp_812 = add i17 %tmp_690, 122

ST_186: tmp_813_cast (3394)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3365  %tmp_813_cast = sext i17 %tmp_812 to i64

ST_186: A_0_addr_368 (3395)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3366  %A_0_addr_368 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_813_cast

ST_186: A_1_addr_368 (3821)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3792  %A_1_addr_368 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_813_cast

ST_186: A_2_addr_368 (4045)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4016  %A_2_addr_368 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_813_cast

ST_186: StgValue_11711 (11778)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11749  store i32 %result_3_118_2_2_2, i32* %C_addr_118, align 4

ST_186: StgValue_11712 (11841)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11812  store i32 %result_3_119_2_2_2, i32* %C_addr_119, align 4

ST_186: tmp_15_119 (11842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11813  %tmp_15_119 = mul nsw i32 %A_0_load_360, %B_0_load_36

ST_186: tmp_15_120_0_0_1 (11843)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11814  %tmp_15_120_0_0_1 = mul nsw i32 %A_0_load_363, %B_0_load_37

ST_186: A_0_load_366 (11844)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11815  %A_0_load_366 = load i32* %A_0_addr_366, align 4

ST_186: tmp_15_120_0_0_2 (11845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11816  %tmp_15_120_0_0_2 = mul nsw i32 %A_0_load_366, %B_0_load_38

ST_186: tmp_15_120_0_1 (11846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11817  %tmp_15_120_0_1 = mul nsw i32 %A_0_load_361, %B_0_load_39

ST_186: tmp_15_120_0_1_1 (11847)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11818  %tmp_15_120_0_1_1 = mul nsw i32 %A_0_load_364, %B_0_load_40

ST_186: A_0_load_367 (11848)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11819  %A_0_load_367 = load i32* %A_0_addr_367, align 4

ST_186: tmp_15_120_0_1_2 (11849)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11820  %tmp_15_120_0_1_2 = mul nsw i32 %A_0_load_367, %B_0_load_41

ST_186: A_0_load_368 (11852)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11823  %A_0_load_368 = load i32* %A_0_addr_368, align 4

ST_186: tmp_15_120_1 (11854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11825  %tmp_15_120_1 = mul nsw i32 %A_1_load_360, %B_1_load_36

ST_186: tmp_15_120_1_0_1 (11855)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11826  %tmp_15_120_1_0_1 = mul nsw i32 %A_1_load_363, %B_1_load_37

ST_186: A_1_load_366 (11856)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11827  %A_1_load_366 = load i32* %A_1_addr_366, align 4

ST_186: tmp_15_120_1_0_2 (11857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11828  %tmp_15_120_1_0_2 = mul nsw i32 %A_1_load_366, %B_1_load_38

ST_186: tmp_15_120_1_1 (11858)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11829  %tmp_15_120_1_1 = mul nsw i32 %A_1_load_361, %B_1_load_39

ST_186: A_1_load_367 (11860)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11831  %A_1_load_367 = load i32* %A_1_addr_367, align 4

ST_186: A_1_load_368 (11864)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11835  %A_1_load_368 = load i32* %A_1_addr_368, align 4

ST_186: A_2_load_366 (11868)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11839  %A_2_load_366 = load i32* %A_2_addr_366, align 4

ST_186: A_2_load_367 (11872)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11843  %A_2_load_367 = load i32* %A_2_addr_367, align 4

ST_186: A_2_load_368 (11876)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11847  %A_2_load_368 = load i32* %A_2_addr_368, align 4

ST_186: tmp3004 (11878)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11849  %tmp3004 = add i32 %tmp_15_120_0_0_2, %tmp_15_119

ST_186: tmp3003 (11879)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11850  %tmp3003 = add i32 %tmp_15_120_0_0_1, %tmp3004

ST_186: tmp3006 (11880)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11851  %tmp3006 = add i32 %tmp_15_120_0_1_2, %tmp_15_120_0_1_1

ST_186: tmp3005 (11881)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11852  %tmp3005 = add i32 %tmp_15_120_0_1, %tmp3006

ST_186: tmp3002 (11882)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11853  %tmp3002 = add i32 %tmp3003, %tmp3005

ST_186: tmp3011 (11885)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11856  %tmp3011 = add i32 %tmp_15_120_1_0_1, %tmp_15_120_1

ST_186: tmp3012 (11886)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11857  %tmp3012 = add i32 %tmp_15_120_1_1, %tmp_15_120_1_0_2

ST_186: tmp3010 (11887)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11858  %tmp3010 = add i32 %tmp3011, %tmp3012

ST_186: A_0_load_369 (11907)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11878  %A_0_load_369 = load i32* %A_0_addr_369, align 4

ST_186: tmp_15_121_0_1 (11909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11880  %tmp_15_121_0_1 = mul nsw i32 %A_0_load_364, %B_0_load_39

ST_186: A_1_load_369 (11919)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11890  %A_1_load_369 = load i32* %A_1_addr_369, align 4

ST_186: A_2_load_369 (11931)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11902  %A_2_load_369 = load i32* %A_2_addr_369, align 4


 <State 187>: 8.21ns
ST_187: tmp_587 (2262)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2233  %tmp_587 = add i17 %tmp_464, 123

ST_187: tmp_588_cast (2263)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2234  %tmp_588_cast = sext i17 %tmp_587 to i64

ST_187: A_0_addr_370 (2264)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2235  %A_0_addr_370 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_588_cast

ST_187: A_1_addr_370 (2688)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2659  %A_1_addr_370 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_588_cast

ST_187: A_2_addr_370 (2912)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2883  %A_2_addr_370 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_588_cast

ST_187: tmp_813 (3396)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3367  %tmp_813 = add i17 %tmp_690, 123

ST_187: tmp_814_cast (3397)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3368  %tmp_814_cast = sext i17 %tmp_813 to i64

ST_187: A_0_addr_371 (3398)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3369  %A_0_addr_371 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_814_cast

ST_187: A_1_addr_371 (3822)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3793  %A_1_addr_371 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_814_cast

ST_187: A_2_addr_371 (4046)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4017  %A_2_addr_371 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_814_cast

ST_187: StgValue_11754 (11841)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11812  store i32 %result_3_119_2_2_2, i32* %C_addr_119, align 4

ST_187: tmp_15_120_0_2 (11850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11821  %tmp_15_120_0_2 = mul nsw i32 %A_0_load_362, %B_0_load_42

ST_187: tmp_15_120_0_2_1 (11851)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11822  %tmp_15_120_0_2_1 = mul nsw i32 %A_0_load_365, %B_0_load_43

ST_187: A_0_load_368 (11852)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11823  %A_0_load_368 = load i32* %A_0_addr_368, align 4

ST_187: tmp_15_120_0_2_2 (11853)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11824  %tmp_15_120_0_2_2 = mul nsw i32 %A_0_load_368, %B_0_load_44

ST_187: tmp_15_120_1_1_1 (11859)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11830  %tmp_15_120_1_1_1 = mul nsw i32 %A_1_load_364, %B_1_load_40

ST_187: tmp_15_120_1_1_2 (11861)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11832  %tmp_15_120_1_1_2 = mul nsw i32 %A_1_load_367, %B_1_load_41

ST_187: tmp_15_120_1_2 (11862)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11833  %tmp_15_120_1_2 = mul nsw i32 %A_1_load_362, %B_1_load_42

ST_187: tmp_15_120_1_2_1 (11863)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11834  %tmp_15_120_1_2_1 = mul nsw i32 %A_1_load_365, %B_1_load_43

ST_187: A_1_load_368 (11864)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11835  %A_1_load_368 = load i32* %A_1_addr_368, align 4

ST_187: tmp_15_120_1_2_2 (11865)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11836  %tmp_15_120_1_2_2 = mul nsw i32 %A_1_load_368, %B_1_load_44

ST_187: tmp_15_120_2 (11866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11837  %tmp_15_120_2 = mul nsw i32 %A_2_load_360, %B_2_load_36

ST_187: tmp_15_120_2_0_1 (11867)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11838  %tmp_15_120_2_0_1 = mul nsw i32 %A_2_load_363, %B_2_load_37

ST_187: tmp_15_120_2_0_2 (11869)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11840  %tmp_15_120_2_0_2 = mul nsw i32 %A_2_load_366, %B_2_load_38

ST_187: tmp_15_120_2_1 (11870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11841  %tmp_15_120_2_1 = mul nsw i32 %A_2_load_361, %B_2_load_39

ST_187: tmp_15_120_2_1_1 (11871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11842  %tmp_15_120_2_1_1 = mul nsw i32 %A_2_load_364, %B_2_load_40

ST_187: tmp_15_120_2_1_2 (11873)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11844  %tmp_15_120_2_1_2 = mul nsw i32 %A_2_load_367, %B_2_load_41

ST_187: tmp_15_120_2_2 (11874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11845  %tmp_15_120_2_2 = mul nsw i32 %A_2_load_362, %B_2_load_42

ST_187: tmp_15_120_2_2_1 (11875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11846  %tmp_15_120_2_2_1 = mul nsw i32 %A_2_load_365, %B_2_load_43

ST_187: A_2_load_368 (11876)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11847  %A_2_load_368 = load i32* %A_2_addr_368, align 4

ST_187: tmp_15_120_2_2_2 (11877)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11848  %tmp_15_120_2_2_2 = mul nsw i32 %A_2_load_368, %B_2_load_44

ST_187: tmp3009 (11883)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11854  %tmp3009 = add i32 %tmp_15_120_0_2_2, %tmp_15_120_0_2_1

ST_187: tmp3008 (11884)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11855  %tmp3008 = add i32 %tmp_15_120_0_2, %tmp3009

ST_187: tmp3007 (11888)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11859  %tmp3007 = add i32 %tmp3008, %tmp3010

ST_187: tmp3001 (11889)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11860  %tmp3001 = add i32 %tmp3002, %tmp3007

ST_187: tmp3016 (11890)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11861  %tmp3016 = add i32 %tmp_15_120_1_2, %tmp_15_120_1_1_2

ST_187: tmp3015 (11891)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11862  %tmp3015 = add i32 %tmp_15_120_1_1_1, %tmp3016

ST_187: tmp3018 (11892)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11863  %tmp3018 = add i32 %tmp_15_120_1_2_2, %tmp_15_120_1_2_1

ST_187: tmp3019 (11893)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11864  %tmp3019 = add i32 %tmp_15_120_2_0_1, %tmp_15_120_2

ST_187: tmp3017 (11894)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11865  %tmp3017 = add i32 %tmp3018, %tmp3019

ST_187: tmp3014 (11895)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11866  %tmp3014 = add i32 %tmp3015, %tmp3017

ST_187: tmp3022 (11896)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11867  %tmp3022 = add i32 %tmp_15_120_2_1_1, %tmp_15_120_2_1

ST_187: tmp3021 (11897)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11868  %tmp3021 = add i32 %tmp_15_120_2_0_2, %tmp3022

ST_187: tmp3024 (11898)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11869  %tmp3024 = add i32 %tmp_15_120_2_2, %tmp_15_120_2_1_2

ST_187: tmp3025 (11899)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11870  %tmp3025 = add i32 %tmp_15_120_2_2_2, %tmp_15_120_2_2_1

ST_187: tmp3023 (11900)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11871  %tmp3023 = add i32 %tmp3024, %tmp3025

ST_187: tmp3020 (11901)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11872  %tmp3020 = add i32 %tmp3021, %tmp3023

ST_187: tmp3013 (11902)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11873  %tmp3013 = add i32 %tmp3014, %tmp3020

ST_187: result_3_120_2_2_2 (11903)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11874  %result_3_120_2_2_2 = add nsw i32 %tmp3001, %tmp3013

ST_187: A_0_load_369 (11907)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11878  %A_0_load_369 = load i32* %A_0_addr_369, align 4

ST_187: A_0_load_370 (11911)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11882  %A_0_load_370 = load i32* %A_0_addr_370, align 4

ST_187: A_0_load_371 (11915)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11886  %A_0_load_371 = load i32* %A_0_addr_371, align 4

ST_187: tmp_15_121_1 (11917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11888  %tmp_15_121_1 = mul nsw i32 %A_1_load_363, %B_1_load_36

ST_187: tmp_15_121_1_0_1 (11918)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11889  %tmp_15_121_1_0_1 = mul nsw i32 %A_1_load_366, %B_1_load_37

ST_187: A_1_load_369 (11919)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11890  %A_1_load_369 = load i32* %A_1_addr_369, align 4

ST_187: tmp_15_121_1_0_2 (11920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11891  %tmp_15_121_1_0_2 = mul nsw i32 %A_1_load_369, %B_1_load_38

ST_187: tmp_15_121_1_1 (11921)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11892  %tmp_15_121_1_1 = mul nsw i32 %A_1_load_364, %B_1_load_39

ST_187: A_1_load_370 (11923)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11894  %A_1_load_370 = load i32* %A_1_addr_370, align 4

ST_187: A_1_load_371 (11927)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11898  %A_1_load_371 = load i32* %A_1_addr_371, align 4

ST_187: A_2_load_369 (11931)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11902  %A_2_load_369 = load i32* %A_2_addr_369, align 4

ST_187: A_2_load_370 (11935)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11906  %A_2_load_370 = load i32* %A_2_addr_370, align 4

ST_187: A_2_load_371 (11939)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11910  %A_2_load_371 = load i32* %A_2_addr_371, align 4

ST_187: tmp3036 (11948)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11919  %tmp3036 = add i32 %tmp_15_121_1_0_1, %tmp_15_121_1

ST_187: tmp3037 (11949)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11920  %tmp3037 = add i32 %tmp_15_121_1_1, %tmp_15_121_1_0_2

ST_187: tmp3035 (11950)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11921  %tmp3035 = add i32 %tmp3036, %tmp3037


 <State 188>: 8.21ns
ST_188: tmp_138 (463)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:434  %tmp_138 = add i17 %tmp_14, 124

ST_188: tmp_140_cast (464)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:435  %tmp_140_cast = sext i17 %tmp_138 to i64

ST_188: A_0_addr_372 (465)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:436  %A_0_addr_372 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_140_cast

ST_188: A_1_addr_372 (887)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:858  %A_1_addr_372 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_140_cast

ST_188: A_2_addr_372 (1111)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1082  %A_2_addr_372 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_140_cast

ST_188: tmp_359 (1573)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1544  %tmp_359 = add i22 %tmp_239, 120

ST_188: tmp_361_cast (1574)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1545  %tmp_361_cast = sext i22 %tmp_359 to i64

ST_188: C_addr_120 (1575)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1546  %C_addr_120 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_361_cast

ST_188: tmp_588 (2265)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2236  %tmp_588 = add i17 %tmp_464, 124

ST_188: tmp_589_cast (2266)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2237  %tmp_589_cast = sext i17 %tmp_588 to i64

ST_188: A_0_addr_373 (2267)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2238  %A_0_addr_373 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_589_cast

ST_188: A_1_addr_373 (2689)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2660  %A_1_addr_373 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_589_cast

ST_188: A_2_addr_373 (2913)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2884  %A_2_addr_373 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_589_cast

ST_188: StgValue_11822 (11904)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11875  store i32 %result_3_120_2_2_2, i32* %C_addr_120, align 4

ST_188: tmp_15_120 (11905)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11876  %tmp_15_120 = mul nsw i32 %A_0_load_363, %B_0_load_36

ST_188: tmp_15_121_0_0_1 (11906)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11877  %tmp_15_121_0_0_1 = mul nsw i32 %A_0_load_366, %B_0_load_37

ST_188: tmp_15_121_0_0_2 (11908)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11879  %tmp_15_121_0_0_2 = mul nsw i32 %A_0_load_369, %B_0_load_38

ST_188: tmp_15_121_0_1_1 (11910)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11881  %tmp_15_121_0_1_1 = mul nsw i32 %A_0_load_367, %B_0_load_40

ST_188: A_0_load_370 (11911)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11882  %A_0_load_370 = load i32* %A_0_addr_370, align 4

ST_188: tmp_15_121_0_1_2 (11912)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11883  %tmp_15_121_0_1_2 = mul nsw i32 %A_0_load_370, %B_0_load_41

ST_188: tmp_15_121_0_2 (11913)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11884  %tmp_15_121_0_2 = mul nsw i32 %A_0_load_365, %B_0_load_42

ST_188: tmp_15_121_0_2_1 (11914)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11885  %tmp_15_121_0_2_1 = mul nsw i32 %A_0_load_368, %B_0_load_43

ST_188: A_0_load_371 (11915)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11886  %A_0_load_371 = load i32* %A_0_addr_371, align 4

ST_188: tmp_15_121_0_2_2 (11916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11887  %tmp_15_121_0_2_2 = mul nsw i32 %A_0_load_371, %B_0_load_44

ST_188: tmp_15_121_1_1_1 (11922)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11893  %tmp_15_121_1_1_1 = mul nsw i32 %A_1_load_367, %B_1_load_40

ST_188: A_1_load_370 (11923)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11894  %A_1_load_370 = load i32* %A_1_addr_370, align 4

ST_188: tmp_15_121_1_1_2 (11924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11895  %tmp_15_121_1_1_2 = mul nsw i32 %A_1_load_370, %B_1_load_41

ST_188: tmp_15_121_1_2 (11925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11896  %tmp_15_121_1_2 = mul nsw i32 %A_1_load_365, %B_1_load_42

ST_188: tmp_15_121_1_2_1 (11926)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11897  %tmp_15_121_1_2_1 = mul nsw i32 %A_1_load_368, %B_1_load_43

ST_188: A_1_load_371 (11927)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11898  %A_1_load_371 = load i32* %A_1_addr_371, align 4

ST_188: tmp_15_121_1_2_2 (11928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11899  %tmp_15_121_1_2_2 = mul nsw i32 %A_1_load_371, %B_1_load_44

ST_188: tmp_15_121_2 (11929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11900  %tmp_15_121_2 = mul nsw i32 %A_2_load_363, %B_2_load_36

ST_188: tmp_15_121_2_0_1 (11930)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11901  %tmp_15_121_2_0_1 = mul nsw i32 %A_2_load_366, %B_2_load_37

ST_188: tmp_15_121_2_0_2 (11932)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11903  %tmp_15_121_2_0_2 = mul nsw i32 %A_2_load_369, %B_2_load_38

ST_188: tmp_15_121_2_1 (11933)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11904  %tmp_15_121_2_1 = mul nsw i32 %A_2_load_364, %B_2_load_39

ST_188: tmp_15_121_2_1_1 (11934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11905  %tmp_15_121_2_1_1 = mul nsw i32 %A_2_load_367, %B_2_load_40

ST_188: A_2_load_370 (11935)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11906  %A_2_load_370 = load i32* %A_2_addr_370, align 4

ST_188: tmp_15_121_2_1_2 (11936)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11907  %tmp_15_121_2_1_2 = mul nsw i32 %A_2_load_370, %B_2_load_41

ST_188: tmp_15_121_2_2 (11937)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11908  %tmp_15_121_2_2 = mul nsw i32 %A_2_load_365, %B_2_load_42

ST_188: tmp_15_121_2_2_1 (11938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11909  %tmp_15_121_2_2_1 = mul nsw i32 %A_2_load_368, %B_2_load_43

ST_188: A_2_load_371 (11939)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11910  %A_2_load_371 = load i32* %A_2_addr_371, align 4

ST_188: tmp_15_121_2_2_2 (11940)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11911  %tmp_15_121_2_2_2 = mul nsw i32 %A_2_load_371, %B_2_load_44

ST_188: tmp3029 (11941)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11912  %tmp3029 = add i32 %tmp_15_121_0_0_2, %tmp_15_120

ST_188: tmp3028 (11942)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11913  %tmp3028 = add i32 %tmp_15_121_0_0_1, %tmp3029

ST_188: tmp3031 (11943)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11914  %tmp3031 = add i32 %tmp_15_121_0_1_2, %tmp_15_121_0_1_1

ST_188: tmp3030 (11944)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11915  %tmp3030 = add i32 %tmp_15_121_0_1, %tmp3031

ST_188: tmp3027 (11945)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11916  %tmp3027 = add i32 %tmp3028, %tmp3030

ST_188: tmp3034 (11946)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11917  %tmp3034 = add i32 %tmp_15_121_0_2_2, %tmp_15_121_0_2_1

ST_188: tmp3033 (11947)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11918  %tmp3033 = add i32 %tmp_15_121_0_2, %tmp3034

ST_188: tmp3032 (11951)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11922  %tmp3032 = add i32 %tmp3033, %tmp3035

ST_188: tmp3026 (11952)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11923  %tmp3026 = add i32 %tmp3027, %tmp3032

ST_188: tmp3041 (11953)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11924  %tmp3041 = add i32 %tmp_15_121_1_2, %tmp_15_121_1_1_2

ST_188: tmp3040 (11954)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11925  %tmp3040 = add i32 %tmp_15_121_1_1_1, %tmp3041

ST_188: tmp3043 (11955)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11926  %tmp3043 = add i32 %tmp_15_121_1_2_2, %tmp_15_121_1_2_1

ST_188: tmp3044 (11956)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11927  %tmp3044 = add i32 %tmp_15_121_2_0_1, %tmp_15_121_2

ST_188: tmp3042 (11957)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11928  %tmp3042 = add i32 %tmp3043, %tmp3044

ST_188: tmp3039 (11958)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11929  %tmp3039 = add i32 %tmp3040, %tmp3042

ST_188: tmp3047 (11959)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11930  %tmp3047 = add i32 %tmp_15_121_2_1_1, %tmp_15_121_2_1

ST_188: tmp3046 (11960)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11931  %tmp3046 = add i32 %tmp_15_121_2_0_2, %tmp3047

ST_188: tmp3049 (11961)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11932  %tmp3049 = add i32 %tmp_15_121_2_2, %tmp_15_121_2_1_2

ST_188: tmp3050 (11962)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11933  %tmp3050 = add i32 %tmp_15_121_2_2_2, %tmp_15_121_2_2_1

ST_188: tmp3048 (11963)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11934  %tmp3048 = add i32 %tmp3049, %tmp3050

ST_188: tmp3045 (11964)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11935  %tmp3045 = add i32 %tmp3046, %tmp3048

ST_188: tmp3038 (11965)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11936  %tmp3038 = add i32 %tmp3039, %tmp3045

ST_188: result_3_121_2_2_2 (11966)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11937  %result_3_121_2_2_2 = add nsw i32 %tmp3026, %tmp3038

ST_188: A_0_load_372 (11970)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11941  %A_0_load_372 = load i32* %A_0_addr_372, align 4

ST_188: A_0_load_373 (11974)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11945  %A_0_load_373 = load i32* %A_0_addr_373, align 4

ST_188: A_1_load_372 (11982)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11953  %A_1_load_372 = load i32* %A_1_addr_372, align 4

ST_188: A_1_load_373 (11986)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11957  %A_1_load_373 = load i32* %A_1_addr_373, align 4

ST_188: A_2_load_372 (11994)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11965  %A_2_load_372 = load i32* %A_2_addr_372, align 4

ST_188: A_2_load_373 (11998)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11969  %A_2_load_373 = load i32* %A_2_addr_373, align 4


 <State 189>: 7.32ns
ST_189: tmp_139 (466)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:437  %tmp_139 = add i17 %tmp_14, 125

ST_189: tmp_141_cast (467)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:438  %tmp_141_cast = sext i17 %tmp_139 to i64

ST_189: A_0_addr_375 (468)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:439  %A_0_addr_375 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_141_cast

ST_189: A_1_addr_375 (888)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:859  %A_1_addr_375 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_141_cast

ST_189: A_2_addr_375 (1112)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1083  %A_2_addr_375 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_141_cast

ST_189: tmp_360 (1576)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1547  %tmp_360 = add i22 %tmp_239, 121

ST_189: tmp_362_cast (1577)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1548  %tmp_362_cast = sext i22 %tmp_360 to i64

ST_189: C_addr_121 (1578)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1549  %C_addr_121 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_362_cast

ST_189: tmp_814 (3399)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3370  %tmp_814 = add i17 %tmp_690, 124

ST_189: tmp_815_cast (3400)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3371  %tmp_815_cast = sext i17 %tmp_814 to i64

ST_189: A_0_addr_374 (3401)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3372  %A_0_addr_374 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_815_cast

ST_189: A_1_addr_374 (3823)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3794  %A_1_addr_374 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_815_cast

ST_189: A_2_addr_374 (4047)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4018  %A_2_addr_374 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_815_cast

ST_189: StgValue_11893 (11904)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11875  store i32 %result_3_120_2_2_2, i32* %C_addr_120, align 4

ST_189: StgValue_11894 (11967)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11938  store i32 %result_3_121_2_2_2, i32* %C_addr_121, align 4

ST_189: tmp_15_121 (11968)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11939  %tmp_15_121 = mul nsw i32 %A_0_load_366, %B_0_load_36

ST_189: tmp_15_122_0_0_1 (11969)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11940  %tmp_15_122_0_0_1 = mul nsw i32 %A_0_load_369, %B_0_load_37

ST_189: A_0_load_372 (11970)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11941  %A_0_load_372 = load i32* %A_0_addr_372, align 4

ST_189: tmp_15_122_0_0_2 (11971)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11942  %tmp_15_122_0_0_2 = mul nsw i32 %A_0_load_372, %B_0_load_38

ST_189: tmp_15_122_0_1 (11972)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11943  %tmp_15_122_0_1 = mul nsw i32 %A_0_load_367, %B_0_load_39

ST_189: tmp_15_122_0_1_1 (11973)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11944  %tmp_15_122_0_1_1 = mul nsw i32 %A_0_load_370, %B_0_load_40

ST_189: A_0_load_373 (11974)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11945  %A_0_load_373 = load i32* %A_0_addr_373, align 4

ST_189: tmp_15_122_0_1_2 (11975)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11946  %tmp_15_122_0_1_2 = mul nsw i32 %A_0_load_373, %B_0_load_41

ST_189: A_0_load_374 (11978)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11949  %A_0_load_374 = load i32* %A_0_addr_374, align 4

ST_189: tmp_15_122_1 (11980)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11951  %tmp_15_122_1 = mul nsw i32 %A_1_load_366, %B_1_load_36

ST_189: tmp_15_122_1_0_1 (11981)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11952  %tmp_15_122_1_0_1 = mul nsw i32 %A_1_load_369, %B_1_load_37

ST_189: A_1_load_372 (11982)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11953  %A_1_load_372 = load i32* %A_1_addr_372, align 4

ST_189: tmp_15_122_1_0_2 (11983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11954  %tmp_15_122_1_0_2 = mul nsw i32 %A_1_load_372, %B_1_load_38

ST_189: tmp_15_122_1_1 (11984)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11955  %tmp_15_122_1_1 = mul nsw i32 %A_1_load_367, %B_1_load_39

ST_189: A_1_load_373 (11986)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11957  %A_1_load_373 = load i32* %A_1_addr_373, align 4

ST_189: A_1_load_374 (11990)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11961  %A_1_load_374 = load i32* %A_1_addr_374, align 4

ST_189: A_2_load_372 (11994)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11965  %A_2_load_372 = load i32* %A_2_addr_372, align 4

ST_189: A_2_load_373 (11998)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11969  %A_2_load_373 = load i32* %A_2_addr_373, align 4

ST_189: A_2_load_374 (12002)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11973  %A_2_load_374 = load i32* %A_2_addr_374, align 4

ST_189: tmp3054 (12004)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11975  %tmp3054 = add i32 %tmp_15_122_0_0_2, %tmp_15_121

ST_189: tmp3053 (12005)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11976  %tmp3053 = add i32 %tmp_15_122_0_0_1, %tmp3054

ST_189: tmp3056 (12006)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11977  %tmp3056 = add i32 %tmp_15_122_0_1_2, %tmp_15_122_0_1_1

ST_189: tmp3055 (12007)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11978  %tmp3055 = add i32 %tmp_15_122_0_1, %tmp3056

ST_189: tmp3052 (12008)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11979  %tmp3052 = add i32 %tmp3053, %tmp3055

ST_189: tmp3061 (12011)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11982  %tmp3061 = add i32 %tmp_15_122_1_0_1, %tmp_15_122_1

ST_189: tmp3062 (12012)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11983  %tmp3062 = add i32 %tmp_15_122_1_1, %tmp_15_122_1_0_2

ST_189: tmp3060 (12013)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11984  %tmp3060 = add i32 %tmp3061, %tmp3062

ST_189: A_0_load_375 (12033)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12004  %A_0_load_375 = load i32* %A_0_addr_375, align 4

ST_189: A_1_load_375 (12045)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12016  %A_1_load_375 = load i32* %A_1_addr_375, align 4

ST_189: A_2_load_375 (12057)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12028  %A_2_load_375 = load i32* %A_2_addr_375, align 4


 <State 190>: 8.21ns
ST_190: tmp_589 (2268)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2239  %tmp_589 = add i17 %tmp_464, 125

ST_190: tmp_590_cast (2269)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2240  %tmp_590_cast = sext i17 %tmp_589 to i64

ST_190: A_0_addr_376 (2270)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2241  %A_0_addr_376 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_590_cast

ST_190: A_1_addr_376 (2690)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2661  %A_1_addr_376 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_590_cast

ST_190: A_2_addr_376 (2914)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2885  %A_2_addr_376 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_590_cast

ST_190: tmp_815 (3402)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3373  %tmp_815 = add i17 %tmp_690, 125

ST_190: tmp_816_cast (3403)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3374  %tmp_816_cast = sext i17 %tmp_815 to i64

ST_190: A_0_addr_377 (3404)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3375  %A_0_addr_377 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_816_cast

ST_190: A_1_addr_377 (3824)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3795  %A_1_addr_377 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_816_cast

ST_190: A_2_addr_377 (4048)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4019  %A_2_addr_377 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_816_cast

ST_190: StgValue_11935 (11967)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:11938  store i32 %result_3_121_2_2_2, i32* %C_addr_121, align 4

ST_190: tmp_15_122_0_2 (11976)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11947  %tmp_15_122_0_2 = mul nsw i32 %A_0_load_368, %B_0_load_42

ST_190: tmp_15_122_0_2_1 (11977)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11948  %tmp_15_122_0_2_1 = mul nsw i32 %A_0_load_371, %B_0_load_43

ST_190: A_0_load_374 (11978)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11949  %A_0_load_374 = load i32* %A_0_addr_374, align 4

ST_190: tmp_15_122_0_2_2 (11979)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11950  %tmp_15_122_0_2_2 = mul nsw i32 %A_0_load_374, %B_0_load_44

ST_190: tmp_15_122_1_1_1 (11985)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11956  %tmp_15_122_1_1_1 = mul nsw i32 %A_1_load_370, %B_1_load_40

ST_190: tmp_15_122_1_1_2 (11987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11958  %tmp_15_122_1_1_2 = mul nsw i32 %A_1_load_373, %B_1_load_41

ST_190: tmp_15_122_1_2 (11988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11959  %tmp_15_122_1_2 = mul nsw i32 %A_1_load_368, %B_1_load_42

ST_190: tmp_15_122_1_2_1 (11989)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11960  %tmp_15_122_1_2_1 = mul nsw i32 %A_1_load_371, %B_1_load_43

ST_190: A_1_load_374 (11990)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11961  %A_1_load_374 = load i32* %A_1_addr_374, align 4

ST_190: tmp_15_122_1_2_2 (11991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11962  %tmp_15_122_1_2_2 = mul nsw i32 %A_1_load_374, %B_1_load_44

ST_190: tmp_15_122_2 (11992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11963  %tmp_15_122_2 = mul nsw i32 %A_2_load_366, %B_2_load_36

ST_190: tmp_15_122_2_0_1 (11993)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11964  %tmp_15_122_2_0_1 = mul nsw i32 %A_2_load_369, %B_2_load_37

ST_190: tmp_15_122_2_0_2 (11995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11966  %tmp_15_122_2_0_2 = mul nsw i32 %A_2_load_372, %B_2_load_38

ST_190: tmp_15_122_2_1 (11996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11967  %tmp_15_122_2_1 = mul nsw i32 %A_2_load_367, %B_2_load_39

ST_190: tmp_15_122_2_1_1 (11997)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11968  %tmp_15_122_2_1_1 = mul nsw i32 %A_2_load_370, %B_2_load_40

ST_190: tmp_15_122_2_1_2 (11999)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11970  %tmp_15_122_2_1_2 = mul nsw i32 %A_2_load_373, %B_2_load_41

ST_190: tmp_15_122_2_2 (12000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11971  %tmp_15_122_2_2 = mul nsw i32 %A_2_load_368, %B_2_load_42

ST_190: tmp_15_122_2_2_1 (12001)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11972  %tmp_15_122_2_2_1 = mul nsw i32 %A_2_load_371, %B_2_load_43

ST_190: A_2_load_374 (12002)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11973  %A_2_load_374 = load i32* %A_2_addr_374, align 4

ST_190: tmp_15_122_2_2_2 (12003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11974  %tmp_15_122_2_2_2 = mul nsw i32 %A_2_load_374, %B_2_load_44

ST_190: tmp3059 (12009)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11980  %tmp3059 = add i32 %tmp_15_122_0_2_2, %tmp_15_122_0_2_1

ST_190: tmp3058 (12010)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11981  %tmp3058 = add i32 %tmp_15_122_0_2, %tmp3059

ST_190: tmp3057 (12014)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11985  %tmp3057 = add i32 %tmp3058, %tmp3060

ST_190: tmp3051 (12015)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11986  %tmp3051 = add i32 %tmp3052, %tmp3057

ST_190: tmp3066 (12016)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11987  %tmp3066 = add i32 %tmp_15_122_1_2, %tmp_15_122_1_1_2

ST_190: tmp3065 (12017)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11988  %tmp3065 = add i32 %tmp_15_122_1_1_1, %tmp3066

ST_190: tmp3068 (12018)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11989  %tmp3068 = add i32 %tmp_15_122_1_2_2, %tmp_15_122_1_2_1

ST_190: tmp3069 (12019)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11990  %tmp3069 = add i32 %tmp_15_122_2_0_1, %tmp_15_122_2

ST_190: tmp3067 (12020)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11991  %tmp3067 = add i32 %tmp3068, %tmp3069

ST_190: tmp3064 (12021)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11992  %tmp3064 = add i32 %tmp3065, %tmp3067

ST_190: tmp3072 (12022)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11993  %tmp3072 = add i32 %tmp_15_122_2_1_1, %tmp_15_122_2_1

ST_190: tmp3071 (12023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11994  %tmp3071 = add i32 %tmp_15_122_2_0_2, %tmp3072

ST_190: tmp3074 (12024)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11995  %tmp3074 = add i32 %tmp_15_122_2_2, %tmp_15_122_2_1_2

ST_190: tmp3075 (12025)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11996  %tmp3075 = add i32 %tmp_15_122_2_2_2, %tmp_15_122_2_2_1

ST_190: tmp3073 (12026)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11997  %tmp3073 = add i32 %tmp3074, %tmp3075

ST_190: tmp3070 (12027)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11998  %tmp3070 = add i32 %tmp3071, %tmp3073

ST_190: tmp3063 (12028)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:11999  %tmp3063 = add i32 %tmp3064, %tmp3070

ST_190: result_3_122_2_2_2 (12029)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12000  %result_3_122_2_2_2 = add nsw i32 %tmp3051, %tmp3063

ST_190: tmp_15_122 (12031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12002  %tmp_15_122 = mul nsw i32 %A_0_load_369, %B_0_load_36

ST_190: tmp_15_123_0_0_1 (12032)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12003  %tmp_15_123_0_0_1 = mul nsw i32 %A_0_load_372, %B_0_load_37

ST_190: A_0_load_375 (12033)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12004  %A_0_load_375 = load i32* %A_0_addr_375, align 4

ST_190: tmp_15_123_0_0_2 (12034)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12005  %tmp_15_123_0_0_2 = mul nsw i32 %A_0_load_375, %B_0_load_38

ST_190: A_0_load_376 (12037)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12008  %A_0_load_376 = load i32* %A_0_addr_376, align 4

ST_190: A_0_load_377 (12041)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12012  %A_0_load_377 = load i32* %A_0_addr_377, align 4

ST_190: tmp_15_123_1 (12043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12014  %tmp_15_123_1 = mul nsw i32 %A_1_load_369, %B_1_load_36

ST_190: tmp_15_123_1_0_1 (12044)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12015  %tmp_15_123_1_0_1 = mul nsw i32 %A_1_load_372, %B_1_load_37

ST_190: A_1_load_375 (12045)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12016  %A_1_load_375 = load i32* %A_1_addr_375, align 4

ST_190: tmp_15_123_1_0_2 (12046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12017  %tmp_15_123_1_0_2 = mul nsw i32 %A_1_load_375, %B_1_load_38

ST_190: tmp_15_123_1_1 (12047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12018  %tmp_15_123_1_1 = mul nsw i32 %A_1_load_370, %B_1_load_39

ST_190: A_1_load_376 (12049)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12020  %A_1_load_376 = load i32* %A_1_addr_376, align 4

ST_190: A_1_load_377 (12053)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12024  %A_1_load_377 = load i32* %A_1_addr_377, align 4

ST_190: A_2_load_375 (12057)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12028  %A_2_load_375 = load i32* %A_2_addr_375, align 4

ST_190: A_2_load_376 (12061)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12032  %A_2_load_376 = load i32* %A_2_addr_376, align 4

ST_190: A_2_load_377 (12065)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12036  %A_2_load_377 = load i32* %A_2_addr_377, align 4

ST_190: tmp3079 (12067)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12038  %tmp3079 = add i32 %tmp_15_123_0_0_2, %tmp_15_122

ST_190: tmp3078 (12068)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12039  %tmp3078 = add i32 %tmp_15_123_0_0_1, %tmp3079

ST_190: tmp3086 (12074)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12045  %tmp3086 = add i32 %tmp_15_123_1_0_1, %tmp_15_123_1

ST_190: tmp3087 (12075)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12046  %tmp3087 = add i32 %tmp_15_123_1_1, %tmp_15_123_1_0_2

ST_190: tmp3085 (12076)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12047  %tmp3085 = add i32 %tmp3086, %tmp3087

ST_190: tmp_15_123 (12094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12065  %tmp_15_123 = mul nsw i32 %A_0_load_372, %B_0_load_36


 <State 191>: 8.21ns
ST_191: tmp_140 (469)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:440  %tmp_140 = add i17 %tmp_14, 126

ST_191: tmp_142_cast (470)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:441  %tmp_142_cast = sext i17 %tmp_140 to i64

ST_191: A_0_addr_378 (471)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:442  %A_0_addr_378 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_142_cast

ST_191: A_1_addr_378 (889)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:860  %A_1_addr_378 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_142_cast

ST_191: A_2_addr_378 (1113)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1084  %A_2_addr_378 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_142_cast

ST_191: tmp_361 (1579)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1550  %tmp_361 = add i22 %tmp_239, 122

ST_191: tmp_363_cast (1580)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1551  %tmp_363_cast = sext i22 %tmp_361 to i64

ST_191: C_addr_122 (1581)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1552  %C_addr_122 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_363_cast

ST_191: tmp_590 (2271)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2242  %tmp_590 = add i17 %tmp_464, 126

ST_191: tmp_591_cast (2272)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2243  %tmp_591_cast = sext i17 %tmp_590 to i64

ST_191: A_0_addr_379 (2273)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2244  %A_0_addr_379 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_591_cast

ST_191: A_1_addr_379 (2691)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2662  %A_1_addr_379 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_591_cast

ST_191: A_2_addr_379 (2915)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2886  %A_2_addr_379 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_591_cast

ST_191: StgValue_12009 (12030)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12001  store i32 %result_3_122_2_2_2, i32* %C_addr_122, align 4

ST_191: tmp_15_123_0_1 (12035)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12006  %tmp_15_123_0_1 = mul nsw i32 %A_0_load_370, %B_0_load_39

ST_191: tmp_15_123_0_1_1 (12036)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12007  %tmp_15_123_0_1_1 = mul nsw i32 %A_0_load_373, %B_0_load_40

ST_191: A_0_load_376 (12037)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12008  %A_0_load_376 = load i32* %A_0_addr_376, align 4

ST_191: tmp_15_123_0_1_2 (12038)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12009  %tmp_15_123_0_1_2 = mul nsw i32 %A_0_load_376, %B_0_load_41

ST_191: tmp_15_123_0_2 (12039)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12010  %tmp_15_123_0_2 = mul nsw i32 %A_0_load_371, %B_0_load_42

ST_191: tmp_15_123_0_2_1 (12040)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12011  %tmp_15_123_0_2_1 = mul nsw i32 %A_0_load_374, %B_0_load_43

ST_191: A_0_load_377 (12041)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12012  %A_0_load_377 = load i32* %A_0_addr_377, align 4

ST_191: tmp_15_123_0_2_2 (12042)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12013  %tmp_15_123_0_2_2 = mul nsw i32 %A_0_load_377, %B_0_load_44

ST_191: tmp_15_123_1_1_1 (12048)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12019  %tmp_15_123_1_1_1 = mul nsw i32 %A_1_load_373, %B_1_load_40

ST_191: A_1_load_376 (12049)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12020  %A_1_load_376 = load i32* %A_1_addr_376, align 4

ST_191: tmp_15_123_1_1_2 (12050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12021  %tmp_15_123_1_1_2 = mul nsw i32 %A_1_load_376, %B_1_load_41

ST_191: tmp_15_123_1_2 (12051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12022  %tmp_15_123_1_2 = mul nsw i32 %A_1_load_371, %B_1_load_42

ST_191: tmp_15_123_1_2_1 (12052)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12023  %tmp_15_123_1_2_1 = mul nsw i32 %A_1_load_374, %B_1_load_43

ST_191: A_1_load_377 (12053)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12024  %A_1_load_377 = load i32* %A_1_addr_377, align 4

ST_191: tmp_15_123_1_2_2 (12054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12025  %tmp_15_123_1_2_2 = mul nsw i32 %A_1_load_377, %B_1_load_44

ST_191: tmp_15_123_2 (12055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12026  %tmp_15_123_2 = mul nsw i32 %A_2_load_369, %B_2_load_36

ST_191: tmp_15_123_2_0_1 (12056)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12027  %tmp_15_123_2_0_1 = mul nsw i32 %A_2_load_372, %B_2_load_37

ST_191: tmp_15_123_2_0_2 (12058)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12029  %tmp_15_123_2_0_2 = mul nsw i32 %A_2_load_375, %B_2_load_38

ST_191: tmp_15_123_2_1 (12059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12030  %tmp_15_123_2_1 = mul nsw i32 %A_2_load_370, %B_2_load_39

ST_191: tmp_15_123_2_1_1 (12060)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12031  %tmp_15_123_2_1_1 = mul nsw i32 %A_2_load_373, %B_2_load_40

ST_191: A_2_load_376 (12061)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12032  %A_2_load_376 = load i32* %A_2_addr_376, align 4

ST_191: tmp_15_123_2_1_2 (12062)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12033  %tmp_15_123_2_1_2 = mul nsw i32 %A_2_load_376, %B_2_load_41

ST_191: tmp_15_123_2_2 (12063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12034  %tmp_15_123_2_2 = mul nsw i32 %A_2_load_371, %B_2_load_42

ST_191: tmp_15_123_2_2_1 (12064)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12035  %tmp_15_123_2_2_1 = mul nsw i32 %A_2_load_374, %B_2_load_43

ST_191: A_2_load_377 (12065)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12036  %A_2_load_377 = load i32* %A_2_addr_377, align 4

ST_191: tmp_15_123_2_2_2 (12066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12037  %tmp_15_123_2_2_2 = mul nsw i32 %A_2_load_377, %B_2_load_44

ST_191: tmp3081 (12069)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12040  %tmp3081 = add i32 %tmp_15_123_0_1_2, %tmp_15_123_0_1_1

ST_191: tmp3080 (12070)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12041  %tmp3080 = add i32 %tmp_15_123_0_1, %tmp3081

ST_191: tmp3077 (12071)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12042  %tmp3077 = add i32 %tmp3078, %tmp3080

ST_191: tmp3084 (12072)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12043  %tmp3084 = add i32 %tmp_15_123_0_2_2, %tmp_15_123_0_2_1

ST_191: tmp3083 (12073)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12044  %tmp3083 = add i32 %tmp_15_123_0_2, %tmp3084

ST_191: tmp3082 (12077)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12048  %tmp3082 = add i32 %tmp3083, %tmp3085

ST_191: tmp3076 (12078)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12049  %tmp3076 = add i32 %tmp3077, %tmp3082

ST_191: tmp3091 (12079)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12050  %tmp3091 = add i32 %tmp_15_123_1_2, %tmp_15_123_1_1_2

ST_191: tmp3090 (12080)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12051  %tmp3090 = add i32 %tmp_15_123_1_1_1, %tmp3091

ST_191: tmp3093 (12081)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12052  %tmp3093 = add i32 %tmp_15_123_1_2_2, %tmp_15_123_1_2_1

ST_191: tmp3094 (12082)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12053  %tmp3094 = add i32 %tmp_15_123_2_0_1, %tmp_15_123_2

ST_191: tmp3092 (12083)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12054  %tmp3092 = add i32 %tmp3093, %tmp3094

ST_191: tmp3089 (12084)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12055  %tmp3089 = add i32 %tmp3090, %tmp3092

ST_191: tmp3097 (12085)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12056  %tmp3097 = add i32 %tmp_15_123_2_1_1, %tmp_15_123_2_1

ST_191: tmp3096 (12086)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12057  %tmp3096 = add i32 %tmp_15_123_2_0_2, %tmp3097

ST_191: tmp3099 (12087)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12058  %tmp3099 = add i32 %tmp_15_123_2_2, %tmp_15_123_2_1_2

ST_191: tmp3100 (12088)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12059  %tmp3100 = add i32 %tmp_15_123_2_2_2, %tmp_15_123_2_2_1

ST_191: tmp3098 (12089)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12060  %tmp3098 = add i32 %tmp3099, %tmp3100

ST_191: tmp3095 (12090)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12061  %tmp3095 = add i32 %tmp3096, %tmp3098

ST_191: tmp3088 (12091)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12062  %tmp3088 = add i32 %tmp3089, %tmp3095

ST_191: result_3_123_2_2_2 (12092)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12063  %result_3_123_2_2_2 = add nsw i32 %tmp3076, %tmp3088

ST_191: A_0_load_378 (12096)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12067  %A_0_load_378 = load i32* %A_0_addr_378, align 4

ST_191: tmp_15_124_0_1 (12098)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12069  %tmp_15_124_0_1 = mul nsw i32 %A_0_load_373, %B_0_load_39

ST_191: A_0_load_379 (12100)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12071  %A_0_load_379 = load i32* %A_0_addr_379, align 4

ST_191: A_1_load_378 (12108)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12079  %A_1_load_378 = load i32* %A_1_addr_378, align 4

ST_191: A_1_load_379 (12112)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12083  %A_1_load_379 = load i32* %A_1_addr_379, align 4

ST_191: A_2_load_378 (12120)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12091  %A_2_load_378 = load i32* %A_2_addr_378, align 4

ST_191: A_2_load_379 (12124)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12095  %A_2_load_379 = load i32* %A_2_addr_379, align 4

ST_191: B_0_load_45 (12157)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12128  %B_0_load_45 = load i32* %B_0_addr, align 4

ST_191: B_0_load_46 (12159)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12130  %B_0_load_46 = load i32* %B_0_addr_1, align 4


 <State 192>: 7.32ns
ST_192: tmp_141 (472)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:443  %tmp_141 = add i17 %tmp_14, 127

ST_192: tmp_143_cast (473)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:444  %tmp_143_cast = sext i17 %tmp_141 to i64

ST_192: A_0_addr_381 (474)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:445  %A_0_addr_381 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_143_cast

ST_192: A_1_addr_381 (890)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:861  %A_1_addr_381 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_143_cast

ST_192: A_2_addr_381 (1114)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1085  %A_2_addr_381 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_143_cast

ST_192: tmp_362 (1582)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1553  %tmp_362 = add i22 %tmp_239, 123

ST_192: tmp_364_cast (1583)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1554  %tmp_364_cast = sext i22 %tmp_362 to i64

ST_192: C_addr_123 (1584)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1555  %C_addr_123 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_364_cast

ST_192: tmp_816 (3405)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3376  %tmp_816 = add i17 %tmp_690, 126

ST_192: tmp_817_cast (3406)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3377  %tmp_817_cast = sext i17 %tmp_816 to i64

ST_192: A_0_addr_380 (3407)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3378  %A_0_addr_380 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_817_cast

ST_192: A_1_addr_380 (3825)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3796  %A_1_addr_380 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_817_cast

ST_192: A_2_addr_380 (4049)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4020  %A_2_addr_380 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_817_cast

ST_192: StgValue_12079 (12030)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12001  store i32 %result_3_122_2_2_2, i32* %C_addr_122, align 4

ST_192: StgValue_12080 (12093)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12064  store i32 %result_3_123_2_2_2, i32* %C_addr_123, align 4

ST_192: tmp_15_124_0_0_1 (12095)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12066  %tmp_15_124_0_0_1 = mul nsw i32 %A_0_load_375, %B_0_load_37

ST_192: A_0_load_378 (12096)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12067  %A_0_load_378 = load i32* %A_0_addr_378, align 4

ST_192: tmp_15_124_0_0_2 (12097)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12068  %tmp_15_124_0_0_2 = mul nsw i32 %A_0_load_378, %B_0_load_38

ST_192: tmp_15_124_0_1_1 (12099)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12070  %tmp_15_124_0_1_1 = mul nsw i32 %A_0_load_376, %B_0_load_40

ST_192: A_0_load_379 (12100)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12071  %A_0_load_379 = load i32* %A_0_addr_379, align 4

ST_192: tmp_15_124_0_1_2 (12101)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12072  %tmp_15_124_0_1_2 = mul nsw i32 %A_0_load_379, %B_0_load_41

ST_192: A_0_load_380 (12104)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12075  %A_0_load_380 = load i32* %A_0_addr_380, align 4

ST_192: tmp_15_124_1 (12106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12077  %tmp_15_124_1 = mul nsw i32 %A_1_load_372, %B_1_load_36

ST_192: tmp_15_124_1_0_1 (12107)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12078  %tmp_15_124_1_0_1 = mul nsw i32 %A_1_load_375, %B_1_load_37

ST_192: A_1_load_378 (12108)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12079  %A_1_load_378 = load i32* %A_1_addr_378, align 4

ST_192: tmp_15_124_1_0_2 (12109)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12080  %tmp_15_124_1_0_2 = mul nsw i32 %A_1_load_378, %B_1_load_38

ST_192: tmp_15_124_1_1 (12110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12081  %tmp_15_124_1_1 = mul nsw i32 %A_1_load_373, %B_1_load_39

ST_192: A_1_load_379 (12112)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12083  %A_1_load_379 = load i32* %A_1_addr_379, align 4

ST_192: A_1_load_380 (12116)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12087  %A_1_load_380 = load i32* %A_1_addr_380, align 4

ST_192: A_2_load_378 (12120)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12091  %A_2_load_378 = load i32* %A_2_addr_378, align 4

ST_192: A_2_load_379 (12124)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12095  %A_2_load_379 = load i32* %A_2_addr_379, align 4

ST_192: A_2_load_380 (12128)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12099  %A_2_load_380 = load i32* %A_2_addr_380, align 4

ST_192: tmp3104 (12130)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12101  %tmp3104 = add i32 %tmp_15_124_0_0_2, %tmp_15_123

ST_192: tmp3103 (12131)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12102  %tmp3103 = add i32 %tmp_15_124_0_0_1, %tmp3104

ST_192: tmp3106 (12132)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12103  %tmp3106 = add i32 %tmp_15_124_0_1_2, %tmp_15_124_0_1_1

ST_192: tmp3105 (12133)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12104  %tmp3105 = add i32 %tmp_15_124_0_1, %tmp3106

ST_192: tmp3102 (12134)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12105  %tmp3102 = add i32 %tmp3103, %tmp3105

ST_192: tmp3111 (12137)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12108  %tmp3111 = add i32 %tmp_15_124_1_0_1, %tmp_15_124_1

ST_192: tmp3112 (12138)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12109  %tmp3112 = add i32 %tmp_15_124_1_1, %tmp_15_124_1_0_2

ST_192: tmp3110 (12139)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12110  %tmp3110 = add i32 %tmp3111, %tmp3112

ST_192: B_0_load_45 (12157)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12128  %B_0_load_45 = load i32* %B_0_addr, align 4

ST_192: B_0_load_46 (12159)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12130  %B_0_load_46 = load i32* %B_0_addr_1, align 4

ST_192: A_0_load_381 (12161)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12132  %A_0_load_381 = load i32* %A_0_addr_381, align 4

ST_192: B_0_load_47 (12162)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12133  %B_0_load_47 = load i32* %B_0_addr_2, align 4

ST_192: B_0_load_48 (12164)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12135  %B_0_load_48 = load i32* %B_0_addr_3, align 4

ST_192: A_1_load_381 (12177)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12148  %A_1_load_381 = load i32* %A_1_addr_381, align 4

ST_192: A_2_load_381 (12189)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12160  %A_2_load_381 = load i32* %A_2_addr_381, align 4


 <State 193>: 8.21ns
ST_193: tmp_591 (2274)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2245  %tmp_591 = add i17 %tmp_464, 127

ST_193: tmp_592_cast (2275)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2246  %tmp_592_cast = sext i17 %tmp_591 to i64

ST_193: A_0_addr_382 (2276)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2247  %A_0_addr_382 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_592_cast

ST_193: A_1_addr_382 (2692)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2663  %A_1_addr_382 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_592_cast

ST_193: A_2_addr_382 (2916)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2887  %A_2_addr_382 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_592_cast

ST_193: tmp_817 (3408)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3379  %tmp_817 = add i17 %tmp_690, 127

ST_193: tmp_818_cast (3409)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3380  %tmp_818_cast = sext i17 %tmp_817 to i64

ST_193: A_0_addr_383 (3410)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3381  %A_0_addr_383 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_818_cast

ST_193: A_1_addr_383 (3826)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3797  %A_1_addr_383 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_818_cast

ST_193: A_2_addr_383 (4050)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4021  %A_2_addr_383 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_818_cast

ST_193: StgValue_12123 (12093)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12064  store i32 %result_3_123_2_2_2, i32* %C_addr_123, align 4

ST_193: tmp_15_124_0_2 (12102)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12073  %tmp_15_124_0_2 = mul nsw i32 %A_0_load_374, %B_0_load_42

ST_193: tmp_15_124_0_2_1 (12103)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12074  %tmp_15_124_0_2_1 = mul nsw i32 %A_0_load_377, %B_0_load_43

ST_193: A_0_load_380 (12104)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12075  %A_0_load_380 = load i32* %A_0_addr_380, align 4

ST_193: tmp_15_124_0_2_2 (12105)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12076  %tmp_15_124_0_2_2 = mul nsw i32 %A_0_load_380, %B_0_load_44

ST_193: tmp_15_124_1_1_1 (12111)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12082  %tmp_15_124_1_1_1 = mul nsw i32 %A_1_load_376, %B_1_load_40

ST_193: tmp_15_124_1_1_2 (12113)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12084  %tmp_15_124_1_1_2 = mul nsw i32 %A_1_load_379, %B_1_load_41

ST_193: tmp_15_124_1_2 (12114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12085  %tmp_15_124_1_2 = mul nsw i32 %A_1_load_374, %B_1_load_42

ST_193: tmp_15_124_1_2_1 (12115)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12086  %tmp_15_124_1_2_1 = mul nsw i32 %A_1_load_377, %B_1_load_43

ST_193: A_1_load_380 (12116)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12087  %A_1_load_380 = load i32* %A_1_addr_380, align 4

ST_193: tmp_15_124_1_2_2 (12117)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12088  %tmp_15_124_1_2_2 = mul nsw i32 %A_1_load_380, %B_1_load_44

ST_193: tmp_15_124_2 (12118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12089  %tmp_15_124_2 = mul nsw i32 %A_2_load_372, %B_2_load_36

ST_193: tmp_15_124_2_0_1 (12119)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12090  %tmp_15_124_2_0_1 = mul nsw i32 %A_2_load_375, %B_2_load_37

ST_193: tmp_15_124_2_0_2 (12121)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12092  %tmp_15_124_2_0_2 = mul nsw i32 %A_2_load_378, %B_2_load_38

ST_193: tmp_15_124_2_1 (12122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12093  %tmp_15_124_2_1 = mul nsw i32 %A_2_load_373, %B_2_load_39

ST_193: tmp_15_124_2_1_1 (12123)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12094  %tmp_15_124_2_1_1 = mul nsw i32 %A_2_load_376, %B_2_load_40

ST_193: tmp_15_124_2_1_2 (12125)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12096  %tmp_15_124_2_1_2 = mul nsw i32 %A_2_load_379, %B_2_load_41

ST_193: tmp_15_124_2_2 (12126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12097  %tmp_15_124_2_2 = mul nsw i32 %A_2_load_374, %B_2_load_42

ST_193: tmp_15_124_2_2_1 (12127)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12098  %tmp_15_124_2_2_1 = mul nsw i32 %A_2_load_377, %B_2_load_43

ST_193: A_2_load_380 (12128)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12099  %A_2_load_380 = load i32* %A_2_addr_380, align 4

ST_193: tmp_15_124_2_2_2 (12129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12100  %tmp_15_124_2_2_2 = mul nsw i32 %A_2_load_380, %B_2_load_44

ST_193: tmp3109 (12135)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12106  %tmp3109 = add i32 %tmp_15_124_0_2_2, %tmp_15_124_0_2_1

ST_193: tmp3108 (12136)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12107  %tmp3108 = add i32 %tmp_15_124_0_2, %tmp3109

ST_193: tmp3107 (12140)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12111  %tmp3107 = add i32 %tmp3108, %tmp3110

ST_193: tmp3101 (12141)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12112  %tmp3101 = add i32 %tmp3102, %tmp3107

ST_193: tmp3116 (12142)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12113  %tmp3116 = add i32 %tmp_15_124_1_2, %tmp_15_124_1_1_2

ST_193: tmp3115 (12143)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12114  %tmp3115 = add i32 %tmp_15_124_1_1_1, %tmp3116

ST_193: tmp3118 (12144)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12115  %tmp3118 = add i32 %tmp_15_124_1_2_2, %tmp_15_124_1_2_1

ST_193: tmp3119 (12145)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12116  %tmp3119 = add i32 %tmp_15_124_2_0_1, %tmp_15_124_2

ST_193: tmp3117 (12146)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12117  %tmp3117 = add i32 %tmp3118, %tmp3119

ST_193: tmp3114 (12147)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12118  %tmp3114 = add i32 %tmp3115, %tmp3117

ST_193: tmp3122 (12148)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12119  %tmp3122 = add i32 %tmp_15_124_2_1_1, %tmp_15_124_2_1

ST_193: tmp3121 (12149)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12120  %tmp3121 = add i32 %tmp_15_124_2_0_2, %tmp3122

ST_193: tmp3124 (12150)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12121  %tmp3124 = add i32 %tmp_15_124_2_2, %tmp_15_124_2_1_2

ST_193: tmp3125 (12151)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12122  %tmp3125 = add i32 %tmp_15_124_2_2_2, %tmp_15_124_2_2_1

ST_193: tmp3123 (12152)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12123  %tmp3123 = add i32 %tmp3124, %tmp3125

ST_193: tmp3120 (12153)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12124  %tmp3120 = add i32 %tmp3121, %tmp3123

ST_193: tmp3113 (12154)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12125  %tmp3113 = add i32 %tmp3114, %tmp3120

ST_193: result_3_124_2_2_2 (12155)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12126  %result_3_124_2_2_2 = add nsw i32 %tmp3101, %tmp3113

ST_193: A_0_load_381 (12161)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12132  %A_0_load_381 = load i32* %A_0_addr_381, align 4

ST_193: B_0_load_47 (12162)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12133  %B_0_load_47 = load i32* %B_0_addr_2, align 4

ST_193: B_0_load_48 (12164)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12135  %B_0_load_48 = load i32* %B_0_addr_3, align 4

ST_193: B_0_load_49 (12166)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12137  %B_0_load_49 = load i32* %B_0_addr_4, align 4

ST_193: A_0_load_382 (12168)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12139  %A_0_load_382 = load i32* %A_0_addr_382, align 4

ST_193: B_0_load_50 (12169)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12140  %B_0_load_50 = load i32* %B_0_addr_5, align 4

ST_193: A_0_load_383 (12173)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12144  %A_0_load_383 = load i32* %A_0_addr_383, align 4

ST_193: tmp_15_125_1 (12175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12146  %tmp_15_125_1 = mul nsw i32 %A_1_load_375, %B_1_load_36

ST_193: tmp_15_125_1_0_1 (12176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12147  %tmp_15_125_1_0_1 = mul nsw i32 %A_1_load_378, %B_1_load_37

ST_193: A_1_load_381 (12177)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12148  %A_1_load_381 = load i32* %A_1_addr_381, align 4

ST_193: tmp_15_125_1_0_2 (12178)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12149  %tmp_15_125_1_0_2 = mul nsw i32 %A_1_load_381, %B_1_load_38

ST_193: tmp_15_125_1_1 (12179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12150  %tmp_15_125_1_1 = mul nsw i32 %A_1_load_376, %B_1_load_39

ST_193: A_1_load_382 (12181)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12152  %A_1_load_382 = load i32* %A_1_addr_382, align 4

ST_193: A_1_load_383 (12185)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12156  %A_1_load_383 = load i32* %A_1_addr_383, align 4

ST_193: A_2_load_381 (12189)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12160  %A_2_load_381 = load i32* %A_2_addr_381, align 4

ST_193: A_2_load_382 (12193)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12164  %A_2_load_382 = load i32* %A_2_addr_382, align 4

ST_193: A_2_load_383 (12197)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12168  %A_2_load_383 = load i32* %A_2_addr_383, align 4

ST_193: tmp3136 (12206)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12177  %tmp3136 = add i32 %tmp_15_125_1_0_1, %tmp_15_125_1

ST_193: tmp3137 (12207)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12178  %tmp3137 = add i32 %tmp_15_125_1_1, %tmp_15_125_1_0_2

ST_193: tmp3135 (12208)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12179  %tmp3135 = add i32 %tmp3136, %tmp3137


 <State 194>: 8.21ns
ST_194: tmp_142 (475)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:446  %tmp_142 = add i17 %tmp_14, 128

ST_194: tmp_144_cast (476)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:447  %tmp_144_cast = sext i17 %tmp_142 to i64

ST_194: A_0_addr_384 (477)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:448  %A_0_addr_384 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_144_cast

ST_194: A_1_addr_384 (891)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:862  %A_1_addr_384 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_144_cast

ST_194: A_2_addr_384 (1115)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1086  %A_2_addr_384 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_144_cast

ST_194: tmp_363 (1585)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1556  %tmp_363 = add i22 %tmp_239, 124

ST_194: tmp_365_cast (1586)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1557  %tmp_365_cast = sext i22 %tmp_363 to i64

ST_194: C_addr_124 (1587)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1558  %C_addr_124 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_365_cast

ST_194: tmp_592 (2277)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2248  %tmp_592 = add i17 %tmp_464, 128

ST_194: tmp_593_cast (2278)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2249  %tmp_593_cast = sext i17 %tmp_592 to i64

ST_194: A_0_addr_385 (2279)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2250  %A_0_addr_385 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_593_cast

ST_194: A_1_addr_385 (2693)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2664  %A_1_addr_385 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_593_cast

ST_194: A_2_addr_385 (2917)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2888  %A_2_addr_385 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_593_cast

ST_194: StgValue_12195 (12156)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12127  store i32 %result_3_124_2_2_2, i32* %C_addr_124, align 4

ST_194: tmp_15_124 (12158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12129  %tmp_15_124 = mul nsw i32 %A_0_load_375, %B_0_load_45

ST_194: tmp_15_125_0_0_1 (12160)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12131  %tmp_15_125_0_0_1 = mul nsw i32 %A_0_load_378, %B_0_load_46

ST_194: tmp_15_125_0_0_2 (12163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12134  %tmp_15_125_0_0_2 = mul nsw i32 %A_0_load_381, %B_0_load_47

ST_194: tmp_15_125_0_1 (12165)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12136  %tmp_15_125_0_1 = mul nsw i32 %A_0_load_376, %B_0_load_48

ST_194: B_0_load_49 (12166)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12137  %B_0_load_49 = load i32* %B_0_addr_4, align 4

ST_194: tmp_15_125_0_1_1 (12167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12138  %tmp_15_125_0_1_1 = mul nsw i32 %A_0_load_379, %B_0_load_49

ST_194: A_0_load_382 (12168)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12139  %A_0_load_382 = load i32* %A_0_addr_382, align 4

ST_194: B_0_load_50 (12169)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12140  %B_0_load_50 = load i32* %B_0_addr_5, align 4

ST_194: tmp_15_125_0_1_2 (12170)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12141  %tmp_15_125_0_1_2 = mul nsw i32 %A_0_load_382, %B_0_load_50

ST_194: tmp_15_125_0_2 (12171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12142  %tmp_15_125_0_2 = mul nsw i32 %A_0_load_377, %B_0_load_42

ST_194: tmp_15_125_0_2_1 (12172)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12143  %tmp_15_125_0_2_1 = mul nsw i32 %A_0_load_380, %B_0_load_43

ST_194: A_0_load_383 (12173)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12144  %A_0_load_383 = load i32* %A_0_addr_383, align 4

ST_194: tmp_15_125_0_2_2 (12174)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12145  %tmp_15_125_0_2_2 = mul nsw i32 %A_0_load_383, %B_0_load_44

ST_194: tmp_15_125_1_1_1 (12180)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12151  %tmp_15_125_1_1_1 = mul nsw i32 %A_1_load_379, %B_1_load_40

ST_194: A_1_load_382 (12181)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12152  %A_1_load_382 = load i32* %A_1_addr_382, align 4

ST_194: tmp_15_125_1_1_2 (12182)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12153  %tmp_15_125_1_1_2 = mul nsw i32 %A_1_load_382, %B_1_load_41

ST_194: tmp_15_125_1_2 (12183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12154  %tmp_15_125_1_2 = mul nsw i32 %A_1_load_377, %B_1_load_42

ST_194: tmp_15_125_1_2_1 (12184)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12155  %tmp_15_125_1_2_1 = mul nsw i32 %A_1_load_380, %B_1_load_43

ST_194: A_1_load_383 (12185)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12156  %A_1_load_383 = load i32* %A_1_addr_383, align 4

ST_194: tmp_15_125_1_2_2 (12186)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12157  %tmp_15_125_1_2_2 = mul nsw i32 %A_1_load_383, %B_1_load_44

ST_194: tmp_15_125_2 (12187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12158  %tmp_15_125_2 = mul nsw i32 %A_2_load_375, %B_2_load_36

ST_194: tmp_15_125_2_0_1 (12188)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12159  %tmp_15_125_2_0_1 = mul nsw i32 %A_2_load_378, %B_2_load_37

ST_194: tmp_15_125_2_0_2 (12190)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12161  %tmp_15_125_2_0_2 = mul nsw i32 %A_2_load_381, %B_2_load_38

ST_194: tmp_15_125_2_1 (12191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12162  %tmp_15_125_2_1 = mul nsw i32 %A_2_load_376, %B_2_load_39

ST_194: tmp_15_125_2_1_1 (12192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12163  %tmp_15_125_2_1_1 = mul nsw i32 %A_2_load_379, %B_2_load_40

ST_194: A_2_load_382 (12193)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12164  %A_2_load_382 = load i32* %A_2_addr_382, align 4

ST_194: tmp_15_125_2_1_2 (12194)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12165  %tmp_15_125_2_1_2 = mul nsw i32 %A_2_load_382, %B_2_load_41

ST_194: tmp_15_125_2_2 (12195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12166  %tmp_15_125_2_2 = mul nsw i32 %A_2_load_377, %B_2_load_42

ST_194: tmp_15_125_2_2_1 (12196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12167  %tmp_15_125_2_2_1 = mul nsw i32 %A_2_load_380, %B_2_load_43

ST_194: A_2_load_383 (12197)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12168  %A_2_load_383 = load i32* %A_2_addr_383, align 4

ST_194: tmp_15_125_2_2_2 (12198)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12169  %tmp_15_125_2_2_2 = mul nsw i32 %A_2_load_383, %B_2_load_44

ST_194: tmp3129 (12199)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12170  %tmp3129 = add i32 %tmp_15_125_0_0_2, %tmp_15_124

ST_194: tmp3128 (12200)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12171  %tmp3128 = add i32 %tmp_15_125_0_0_1, %tmp3129

ST_194: tmp3131 (12201)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12172  %tmp3131 = add i32 %tmp_15_125_0_1_2, %tmp_15_125_0_1_1

ST_194: tmp3130 (12202)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12173  %tmp3130 = add i32 %tmp_15_125_0_1, %tmp3131

ST_194: tmp3127 (12203)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12174  %tmp3127 = add i32 %tmp3128, %tmp3130

ST_194: tmp3134 (12204)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12175  %tmp3134 = add i32 %tmp_15_125_0_2_2, %tmp_15_125_0_2_1

ST_194: tmp3133 (12205)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12176  %tmp3133 = add i32 %tmp_15_125_0_2, %tmp3134

ST_194: tmp3132 (12209)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12180  %tmp3132 = add i32 %tmp3133, %tmp3135

ST_194: tmp3126 (12210)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12181  %tmp3126 = add i32 %tmp3127, %tmp3132

ST_194: tmp3141 (12211)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12182  %tmp3141 = add i32 %tmp_15_125_1_2, %tmp_15_125_1_1_2

ST_194: tmp3140 (12212)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12183  %tmp3140 = add i32 %tmp_15_125_1_1_1, %tmp3141

ST_194: tmp3143 (12213)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12184  %tmp3143 = add i32 %tmp_15_125_1_2_2, %tmp_15_125_1_2_1

ST_194: tmp3144 (12214)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12185  %tmp3144 = add i32 %tmp_15_125_2_0_1, %tmp_15_125_2

ST_194: tmp3142 (12215)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12186  %tmp3142 = add i32 %tmp3143, %tmp3144

ST_194: tmp3139 (12216)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12187  %tmp3139 = add i32 %tmp3140, %tmp3142

ST_194: tmp3147 (12217)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12188  %tmp3147 = add i32 %tmp_15_125_2_1_1, %tmp_15_125_2_1

ST_194: tmp3146 (12218)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12189  %tmp3146 = add i32 %tmp_15_125_2_0_2, %tmp3147

ST_194: tmp3149 (12219)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12190  %tmp3149 = add i32 %tmp_15_125_2_2, %tmp_15_125_2_1_2

ST_194: tmp3150 (12220)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12191  %tmp3150 = add i32 %tmp_15_125_2_2_2, %tmp_15_125_2_2_1

ST_194: tmp3148 (12221)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12192  %tmp3148 = add i32 %tmp3149, %tmp3150

ST_194: tmp3145 (12222)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12193  %tmp3145 = add i32 %tmp3146, %tmp3148

ST_194: tmp3138 (12223)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12194  %tmp3138 = add i32 %tmp3139, %tmp3145

ST_194: result_3_125_2_2_2 (12224)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12195  %result_3_125_2_2_2 = add nsw i32 %tmp3126, %tmp3138

ST_194: A_0_load_384 (12228)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12199  %A_0_load_384 = load i32* %A_0_addr_384, align 4

ST_194: A_0_load_385 (12232)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12203  %A_0_load_385 = load i32* %A_0_addr_385, align 4

ST_194: A_1_load_384 (12240)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12211  %A_1_load_384 = load i32* %A_1_addr_384, align 4

ST_194: A_1_load_385 (12244)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12215  %A_1_load_385 = load i32* %A_1_addr_385, align 4

ST_194: A_2_load_384 (12252)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12223  %A_2_load_384 = load i32* %A_2_addr_384, align 4

ST_194: A_2_load_385 (12256)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12227  %A_2_load_385 = load i32* %A_2_addr_385, align 4


 <State 195>: 7.32ns
ST_195: tmp_143 (478)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:449  %tmp_143 = add i17 %tmp_14, 129

ST_195: tmp_145_cast (479)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:450  %tmp_145_cast = sext i17 %tmp_143 to i64

ST_195: A_0_addr_387 (480)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:451  %A_0_addr_387 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_145_cast

ST_195: A_1_addr_387 (892)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:863  %A_1_addr_387 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_145_cast

ST_195: A_2_addr_387 (1116)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1087  %A_2_addr_387 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_145_cast

ST_195: tmp_364 (1588)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1559  %tmp_364 = add i22 %tmp_239, 125

ST_195: tmp_366_cast (1589)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1560  %tmp_366_cast = sext i22 %tmp_364 to i64

ST_195: C_addr_125 (1590)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1561  %C_addr_125 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_366_cast

ST_195: tmp_818 (3411)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3382  %tmp_818 = add i17 %tmp_690, 128

ST_195: tmp_819_cast (3412)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3383  %tmp_819_cast = sext i17 %tmp_818 to i64

ST_195: A_0_addr_386 (3413)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3384  %A_0_addr_386 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_819_cast

ST_195: A_1_addr_386 (3827)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3798  %A_1_addr_386 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_819_cast

ST_195: A_2_addr_386 (4051)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4022  %A_2_addr_386 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_819_cast

ST_195: StgValue_12269 (12156)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12127  store i32 %result_3_124_2_2_2, i32* %C_addr_124, align 4

ST_195: StgValue_12270 (12225)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12196  store i32 %result_3_125_2_2_2, i32* %C_addr_125, align 4

ST_195: tmp_15_125 (12226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12197  %tmp_15_125 = mul nsw i32 %A_0_load_378, %B_0_load_45

ST_195: tmp_15_126_0_0_1 (12227)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12198  %tmp_15_126_0_0_1 = mul nsw i32 %A_0_load_381, %B_0_load_46

ST_195: A_0_load_384 (12228)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12199  %A_0_load_384 = load i32* %A_0_addr_384, align 4

ST_195: tmp_15_126_0_0_2 (12229)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12200  %tmp_15_126_0_0_2 = mul nsw i32 %A_0_load_384, %B_0_load_47

ST_195: tmp_15_126_0_1 (12230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12201  %tmp_15_126_0_1 = mul nsw i32 %A_0_load_379, %B_0_load_48

ST_195: tmp_15_126_0_1_1 (12231)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12202  %tmp_15_126_0_1_1 = mul nsw i32 %A_0_load_382, %B_0_load_49

ST_195: A_0_load_385 (12232)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12203  %A_0_load_385 = load i32* %A_0_addr_385, align 4

ST_195: tmp_15_126_0_1_2 (12233)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12204  %tmp_15_126_0_1_2 = mul nsw i32 %A_0_load_385, %B_0_load_50

ST_195: A_0_load_386 (12236)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12207  %A_0_load_386 = load i32* %A_0_addr_386, align 4

ST_195: tmp_15_126_1 (12238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12209  %tmp_15_126_1 = mul nsw i32 %A_1_load_378, %B_1_load_36

ST_195: tmp_15_126_1_0_1 (12239)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12210  %tmp_15_126_1_0_1 = mul nsw i32 %A_1_load_381, %B_1_load_37

ST_195: A_1_load_384 (12240)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12211  %A_1_load_384 = load i32* %A_1_addr_384, align 4

ST_195: tmp_15_126_1_0_2 (12241)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12212  %tmp_15_126_1_0_2 = mul nsw i32 %A_1_load_384, %B_1_load_38

ST_195: tmp_15_126_1_1 (12242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12213  %tmp_15_126_1_1 = mul nsw i32 %A_1_load_379, %B_1_load_39

ST_195: A_1_load_385 (12244)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12215  %A_1_load_385 = load i32* %A_1_addr_385, align 4

ST_195: A_1_load_386 (12248)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12219  %A_1_load_386 = load i32* %A_1_addr_386, align 4

ST_195: A_2_load_384 (12252)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12223  %A_2_load_384 = load i32* %A_2_addr_384, align 4

ST_195: A_2_load_385 (12256)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12227  %A_2_load_385 = load i32* %A_2_addr_385, align 4

ST_195: A_2_load_386 (12260)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12231  %A_2_load_386 = load i32* %A_2_addr_386, align 4

ST_195: tmp3154 (12262)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12233  %tmp3154 = add i32 %tmp_15_126_0_0_2, %tmp_15_125

ST_195: tmp3153 (12263)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12234  %tmp3153 = add i32 %tmp_15_126_0_0_1, %tmp3154

ST_195: tmp3156 (12264)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12235  %tmp3156 = add i32 %tmp_15_126_0_1_2, %tmp_15_126_0_1_1

ST_195: tmp3155 (12265)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12236  %tmp3155 = add i32 %tmp_15_126_0_1, %tmp3156

ST_195: tmp3152 (12266)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12237  %tmp3152 = add i32 %tmp3153, %tmp3155

ST_195: tmp3161 (12269)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12240  %tmp3161 = add i32 %tmp_15_126_1_0_1, %tmp_15_126_1

ST_195: tmp3162 (12270)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12241  %tmp3162 = add i32 %tmp_15_126_1_1, %tmp_15_126_1_0_2

ST_195: tmp3160 (12271)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12242  %tmp3160 = add i32 %tmp3161, %tmp3162

ST_195: tmp_15_126 (12289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12260  %tmp_15_126 = mul nsw i32 %A_0_load_381, %B_0_load_45

ST_195: A_0_load_387 (12291)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12262  %A_0_load_387 = load i32* %A_0_addr_387, align 4

ST_195: A_1_load_387 (12303)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12274  %A_1_load_387 = load i32* %A_1_addr_387, align 4

ST_195: A_2_load_387 (12315)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12286  %A_2_load_387 = load i32* %A_2_addr_387, align 4


 <State 196>: 8.21ns
ST_196: tmp_593 (2280)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2251  %tmp_593 = add i17 %tmp_464, 129

ST_196: tmp_594_cast (2281)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2252  %tmp_594_cast = sext i17 %tmp_593 to i64

ST_196: A_0_addr_388 (2282)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2253  %A_0_addr_388 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_594_cast

ST_196: A_1_addr_388 (2694)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2665  %A_1_addr_388 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_594_cast

ST_196: A_2_addr_388 (2918)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2889  %A_2_addr_388 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_594_cast

ST_196: tmp_819 (3414)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3385  %tmp_819 = add i17 %tmp_690, 129

ST_196: tmp_820_cast (3415)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3386  %tmp_820_cast = sext i17 %tmp_819 to i64

ST_196: A_0_addr_389 (3416)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3387  %A_0_addr_389 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_820_cast

ST_196: A_1_addr_389 (3828)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3799  %A_1_addr_389 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_820_cast

ST_196: A_2_addr_389 (4052)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4023  %A_2_addr_389 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_820_cast

ST_196: StgValue_12312 (12225)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12196  store i32 %result_3_125_2_2_2, i32* %C_addr_125, align 4

ST_196: tmp_15_126_0_2 (12234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12205  %tmp_15_126_0_2 = mul nsw i32 %A_0_load_380, %B_0_load_42

ST_196: tmp_15_126_0_2_1 (12235)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12206  %tmp_15_126_0_2_1 = mul nsw i32 %A_0_load_383, %B_0_load_43

ST_196: A_0_load_386 (12236)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12207  %A_0_load_386 = load i32* %A_0_addr_386, align 4

ST_196: tmp_15_126_0_2_2 (12237)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12208  %tmp_15_126_0_2_2 = mul nsw i32 %A_0_load_386, %B_0_load_44

ST_196: tmp_15_126_1_1_1 (12243)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12214  %tmp_15_126_1_1_1 = mul nsw i32 %A_1_load_382, %B_1_load_40

ST_196: tmp_15_126_1_1_2 (12245)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12216  %tmp_15_126_1_1_2 = mul nsw i32 %A_1_load_385, %B_1_load_41

ST_196: tmp_15_126_1_2 (12246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12217  %tmp_15_126_1_2 = mul nsw i32 %A_1_load_380, %B_1_load_42

ST_196: tmp_15_126_1_2_1 (12247)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12218  %tmp_15_126_1_2_1 = mul nsw i32 %A_1_load_383, %B_1_load_43

ST_196: A_1_load_386 (12248)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12219  %A_1_load_386 = load i32* %A_1_addr_386, align 4

ST_196: tmp_15_126_1_2_2 (12249)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12220  %tmp_15_126_1_2_2 = mul nsw i32 %A_1_load_386, %B_1_load_44

ST_196: tmp_15_126_2 (12250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12221  %tmp_15_126_2 = mul nsw i32 %A_2_load_378, %B_2_load_36

ST_196: tmp_15_126_2_0_1 (12251)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12222  %tmp_15_126_2_0_1 = mul nsw i32 %A_2_load_381, %B_2_load_37

ST_196: tmp_15_126_2_0_2 (12253)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12224  %tmp_15_126_2_0_2 = mul nsw i32 %A_2_load_384, %B_2_load_38

ST_196: tmp_15_126_2_1 (12254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12225  %tmp_15_126_2_1 = mul nsw i32 %A_2_load_379, %B_2_load_39

ST_196: tmp_15_126_2_1_1 (12255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12226  %tmp_15_126_2_1_1 = mul nsw i32 %A_2_load_382, %B_2_load_40

ST_196: tmp_15_126_2_1_2 (12257)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12228  %tmp_15_126_2_1_2 = mul nsw i32 %A_2_load_385, %B_2_load_41

ST_196: tmp_15_126_2_2 (12258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12229  %tmp_15_126_2_2 = mul nsw i32 %A_2_load_380, %B_2_load_42

ST_196: tmp_15_126_2_2_1 (12259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12230  %tmp_15_126_2_2_1 = mul nsw i32 %A_2_load_383, %B_2_load_43

ST_196: A_2_load_386 (12260)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12231  %A_2_load_386 = load i32* %A_2_addr_386, align 4

ST_196: tmp_15_126_2_2_2 (12261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12232  %tmp_15_126_2_2_2 = mul nsw i32 %A_2_load_386, %B_2_load_44

ST_196: tmp3159 (12267)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12238  %tmp3159 = add i32 %tmp_15_126_0_2_2, %tmp_15_126_0_2_1

ST_196: tmp3158 (12268)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12239  %tmp3158 = add i32 %tmp_15_126_0_2, %tmp3159

ST_196: tmp3157 (12272)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12243  %tmp3157 = add i32 %tmp3158, %tmp3160

ST_196: tmp3151 (12273)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12244  %tmp3151 = add i32 %tmp3152, %tmp3157

ST_196: tmp3166 (12274)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12245  %tmp3166 = add i32 %tmp_15_126_1_2, %tmp_15_126_1_1_2

ST_196: tmp3165 (12275)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12246  %tmp3165 = add i32 %tmp_15_126_1_1_1, %tmp3166

ST_196: tmp3168 (12276)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12247  %tmp3168 = add i32 %tmp_15_126_1_2_2, %tmp_15_126_1_2_1

ST_196: tmp3169 (12277)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12248  %tmp3169 = add i32 %tmp_15_126_2_0_1, %tmp_15_126_2

ST_196: tmp3167 (12278)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12249  %tmp3167 = add i32 %tmp3168, %tmp3169

ST_196: tmp3164 (12279)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12250  %tmp3164 = add i32 %tmp3165, %tmp3167

ST_196: tmp3172 (12280)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12251  %tmp3172 = add i32 %tmp_15_126_2_1_1, %tmp_15_126_2_1

ST_196: tmp3171 (12281)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12252  %tmp3171 = add i32 %tmp_15_126_2_0_2, %tmp3172

ST_196: tmp3174 (12282)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12253  %tmp3174 = add i32 %tmp_15_126_2_2, %tmp_15_126_2_1_2

ST_196: tmp3175 (12283)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12254  %tmp3175 = add i32 %tmp_15_126_2_2_2, %tmp_15_126_2_2_1

ST_196: tmp3173 (12284)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12255  %tmp3173 = add i32 %tmp3174, %tmp3175

ST_196: tmp3170 (12285)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12256  %tmp3170 = add i32 %tmp3171, %tmp3173

ST_196: tmp3163 (12286)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12257  %tmp3163 = add i32 %tmp3164, %tmp3170

ST_196: result_3_126_2_2_2 (12287)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12258  %result_3_126_2_2_2 = add nsw i32 %tmp3151, %tmp3163

ST_196: A_0_load_387 (12291)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12262  %A_0_load_387 = load i32* %A_0_addr_387, align 4

ST_196: A_0_load_388 (12295)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12266  %A_0_load_388 = load i32* %A_0_addr_388, align 4

ST_196: A_0_load_389 (12299)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12270  %A_0_load_389 = load i32* %A_0_addr_389, align 4

ST_196: tmp_15_127_1 (12301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12272  %tmp_15_127_1 = mul nsw i32 %A_1_load_381, %B_1_load_36

ST_196: tmp_15_127_1_0_1 (12302)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12273  %tmp_15_127_1_0_1 = mul nsw i32 %A_1_load_384, %B_1_load_37

ST_196: A_1_load_387 (12303)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12274  %A_1_load_387 = load i32* %A_1_addr_387, align 4

ST_196: tmp_15_127_1_0_2 (12304)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12275  %tmp_15_127_1_0_2 = mul nsw i32 %A_1_load_387, %B_1_load_38

ST_196: tmp_15_127_1_1 (12305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12276  %tmp_15_127_1_1 = mul nsw i32 %A_1_load_382, %B_1_load_39

ST_196: A_1_load_388 (12307)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12278  %A_1_load_388 = load i32* %A_1_addr_388, align 4

ST_196: A_1_load_389 (12311)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12282  %A_1_load_389 = load i32* %A_1_addr_389, align 4

ST_196: A_2_load_387 (12315)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12286  %A_2_load_387 = load i32* %A_2_addr_387, align 4

ST_196: A_2_load_388 (12319)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12290  %A_2_load_388 = load i32* %A_2_addr_388, align 4

ST_196: A_2_load_389 (12323)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12294  %A_2_load_389 = load i32* %A_2_addr_389, align 4

ST_196: tmp3186 (12332)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12303  %tmp3186 = add i32 %tmp_15_127_1_0_1, %tmp_15_127_1

ST_196: tmp3187 (12333)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12304  %tmp3187 = add i32 %tmp_15_127_1_1, %tmp_15_127_1_0_2

ST_196: tmp3185 (12334)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12305  %tmp3185 = add i32 %tmp3186, %tmp3187


 <State 197>: 8.21ns
ST_197: tmp_144 (481)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:452  %tmp_144 = add i17 %tmp_14, 130

ST_197: tmp_146_cast (482)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:453  %tmp_146_cast = sext i17 %tmp_144 to i64

ST_197: A_0_addr_390 (483)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:454  %A_0_addr_390 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_146_cast

ST_197: A_1_addr_390 (893)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:864  %A_1_addr_390 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_146_cast

ST_197: A_2_addr_390 (1117)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1088  %A_2_addr_390 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_146_cast

ST_197: tmp_365 (1591)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1562  %tmp_365 = add i22 %tmp_239, 126

ST_197: tmp_367_cast (1592)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1563  %tmp_367_cast = sext i22 %tmp_365 to i64

ST_197: C_addr_126 (1593)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1564  %C_addr_126 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_367_cast

ST_197: tmp_594 (2283)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2254  %tmp_594 = add i17 %tmp_464, 130

ST_197: tmp_595_cast (2284)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2255  %tmp_595_cast = sext i17 %tmp_594 to i64

ST_197: A_0_addr_391 (2285)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2256  %A_0_addr_391 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_595_cast

ST_197: A_1_addr_391 (2695)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2666  %A_1_addr_391 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_595_cast

ST_197: A_2_addr_391 (2919)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2890  %A_2_addr_391 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_595_cast

ST_197: StgValue_12380 (12288)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12259  store i32 %result_3_126_2_2_2, i32* %C_addr_126, align 4

ST_197: tmp_15_127_0_0_1 (12290)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12261  %tmp_15_127_0_0_1 = mul nsw i32 %A_0_load_384, %B_0_load_46

ST_197: tmp_15_127_0_0_2 (12292)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12263  %tmp_15_127_0_0_2 = mul nsw i32 %A_0_load_387, %B_0_load_47

ST_197: tmp_15_127_0_1 (12293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12264  %tmp_15_127_0_1 = mul nsw i32 %A_0_load_382, %B_0_load_48

ST_197: tmp_15_127_0_1_1 (12294)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12265  %tmp_15_127_0_1_1 = mul nsw i32 %A_0_load_385, %B_0_load_49

ST_197: A_0_load_388 (12295)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12266  %A_0_load_388 = load i32* %A_0_addr_388, align 4

ST_197: tmp_15_127_0_1_2 (12296)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12267  %tmp_15_127_0_1_2 = mul nsw i32 %A_0_load_388, %B_0_load_50

ST_197: tmp_15_127_0_2 (12297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12268  %tmp_15_127_0_2 = mul nsw i32 %A_0_load_383, %B_0_load_42

ST_197: tmp_15_127_0_2_1 (12298)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12269  %tmp_15_127_0_2_1 = mul nsw i32 %A_0_load_386, %B_0_load_43

ST_197: A_0_load_389 (12299)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12270  %A_0_load_389 = load i32* %A_0_addr_389, align 4

ST_197: tmp_15_127_0_2_2 (12300)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12271  %tmp_15_127_0_2_2 = mul nsw i32 %A_0_load_389, %B_0_load_44

ST_197: tmp_15_127_1_1_1 (12306)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12277  %tmp_15_127_1_1_1 = mul nsw i32 %A_1_load_385, %B_1_load_40

ST_197: A_1_load_388 (12307)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12278  %A_1_load_388 = load i32* %A_1_addr_388, align 4

ST_197: tmp_15_127_1_1_2 (12308)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12279  %tmp_15_127_1_1_2 = mul nsw i32 %A_1_load_388, %B_1_load_41

ST_197: tmp_15_127_1_2 (12309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12280  %tmp_15_127_1_2 = mul nsw i32 %A_1_load_383, %B_1_load_42

ST_197: tmp_15_127_1_2_1 (12310)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12281  %tmp_15_127_1_2_1 = mul nsw i32 %A_1_load_386, %B_1_load_43

ST_197: A_1_load_389 (12311)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12282  %A_1_load_389 = load i32* %A_1_addr_389, align 4

ST_197: tmp_15_127_1_2_2 (12312)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12283  %tmp_15_127_1_2_2 = mul nsw i32 %A_1_load_389, %B_1_load_44

ST_197: tmp_15_127_2 (12313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12284  %tmp_15_127_2 = mul nsw i32 %A_2_load_381, %B_2_load_36

ST_197: tmp_15_127_2_0_1 (12314)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12285  %tmp_15_127_2_0_1 = mul nsw i32 %A_2_load_384, %B_2_load_37

ST_197: tmp_15_127_2_0_2 (12316)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12287  %tmp_15_127_2_0_2 = mul nsw i32 %A_2_load_387, %B_2_load_38

ST_197: tmp_15_127_2_1 (12317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12288  %tmp_15_127_2_1 = mul nsw i32 %A_2_load_382, %B_2_load_39

ST_197: tmp_15_127_2_1_1 (12318)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12289  %tmp_15_127_2_1_1 = mul nsw i32 %A_2_load_385, %B_2_load_40

ST_197: A_2_load_388 (12319)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12290  %A_2_load_388 = load i32* %A_2_addr_388, align 4

ST_197: tmp_15_127_2_1_2 (12320)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12291  %tmp_15_127_2_1_2 = mul nsw i32 %A_2_load_388, %B_2_load_41

ST_197: tmp_15_127_2_2 (12321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12292  %tmp_15_127_2_2 = mul nsw i32 %A_2_load_383, %B_2_load_42

ST_197: tmp_15_127_2_2_1 (12322)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12293  %tmp_15_127_2_2_1 = mul nsw i32 %A_2_load_386, %B_2_load_43

ST_197: A_2_load_389 (12323)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12294  %A_2_load_389 = load i32* %A_2_addr_389, align 4

ST_197: tmp_15_127_2_2_2 (12324)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12295  %tmp_15_127_2_2_2 = mul nsw i32 %A_2_load_389, %B_2_load_44

ST_197: tmp3179 (12325)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12296  %tmp3179 = add i32 %tmp_15_127_0_0_2, %tmp_15_126

ST_197: tmp3178 (12326)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12297  %tmp3178 = add i32 %tmp_15_127_0_0_1, %tmp3179

ST_197: tmp3181 (12327)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12298  %tmp3181 = add i32 %tmp_15_127_0_1_2, %tmp_15_127_0_1_1

ST_197: tmp3180 (12328)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12299  %tmp3180 = add i32 %tmp_15_127_0_1, %tmp3181

ST_197: tmp3177 (12329)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12300  %tmp3177 = add i32 %tmp3178, %tmp3180

ST_197: tmp3184 (12330)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12301  %tmp3184 = add i32 %tmp_15_127_0_2_2, %tmp_15_127_0_2_1

ST_197: tmp3183 (12331)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12302  %tmp3183 = add i32 %tmp_15_127_0_2, %tmp3184

ST_197: tmp3182 (12335)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12306  %tmp3182 = add i32 %tmp3183, %tmp3185

ST_197: tmp3176 (12336)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12307  %tmp3176 = add i32 %tmp3177, %tmp3182

ST_197: tmp3191 (12337)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12308  %tmp3191 = add i32 %tmp_15_127_1_2, %tmp_15_127_1_1_2

ST_197: tmp3190 (12338)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12309  %tmp3190 = add i32 %tmp_15_127_1_1_1, %tmp3191

ST_197: tmp3193 (12339)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12310  %tmp3193 = add i32 %tmp_15_127_1_2_2, %tmp_15_127_1_2_1

ST_197: tmp3194 (12340)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12311  %tmp3194 = add i32 %tmp_15_127_2_0_1, %tmp_15_127_2

ST_197: tmp3192 (12341)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12312  %tmp3192 = add i32 %tmp3193, %tmp3194

ST_197: tmp3189 (12342)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12313  %tmp3189 = add i32 %tmp3190, %tmp3192

ST_197: tmp3197 (12343)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12314  %tmp3197 = add i32 %tmp_15_127_2_1_1, %tmp_15_127_2_1

ST_197: tmp3196 (12344)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12315  %tmp3196 = add i32 %tmp_15_127_2_0_2, %tmp3197

ST_197: tmp3199 (12345)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12316  %tmp3199 = add i32 %tmp_15_127_2_2, %tmp_15_127_2_1_2

ST_197: tmp3200 (12346)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12317  %tmp3200 = add i32 %tmp_15_127_2_2_2, %tmp_15_127_2_2_1

ST_197: tmp3198 (12347)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12318  %tmp3198 = add i32 %tmp3199, %tmp3200

ST_197: tmp3195 (12348)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12319  %tmp3195 = add i32 %tmp3196, %tmp3198

ST_197: tmp3188 (12349)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12320  %tmp3188 = add i32 %tmp3189, %tmp3195

ST_197: result_3_127_2_2_2 (12350)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12321  %result_3_127_2_2_2 = add nsw i32 %tmp3176, %tmp3188

ST_197: A_0_load_390 (12354)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12325  %A_0_load_390 = load i32* %A_0_addr_390, align 4

ST_197: A_0_load_391 (12358)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12329  %A_0_load_391 = load i32* %A_0_addr_391, align 4

ST_197: A_1_load_390 (12366)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12337  %A_1_load_390 = load i32* %A_1_addr_390, align 4

ST_197: A_1_load_391 (12370)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12341  %A_1_load_391 = load i32* %A_1_addr_391, align 4

ST_197: tmp_15_128_2 (12376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12347  %tmp_15_128_2 = mul nsw i32 %A_2_load_384, %B_2_load_36

ST_197: tmp_15_128_2_0_1 (12377)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12348  %tmp_15_128_2_0_1 = mul nsw i32 %A_2_load_387, %B_2_load_37

ST_197: A_2_load_390 (12378)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12349  %A_2_load_390 = load i32* %A_2_addr_390, align 4

ST_197: A_2_load_391 (12382)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12353  %A_2_load_391 = load i32* %A_2_addr_391, align 4

ST_197: tmp3219 (12403)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12374  %tmp3219 = add i32 %tmp_15_128_2_0_1, %tmp_15_128_2


 <State 198>: 7.32ns
ST_198: tmp_145 (484)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:455  %tmp_145 = add i17 %tmp_14, 131

ST_198: tmp_147_cast (485)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:456  %tmp_147_cast = sext i17 %tmp_145 to i64

ST_198: A_0_addr_393 (486)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:457  %A_0_addr_393 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_147_cast

ST_198: A_1_addr_393 (894)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:865  %A_1_addr_393 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_147_cast

ST_198: A_2_addr_393 (1118)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1089  %A_2_addr_393 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_147_cast

ST_198: tmp_366 (1594)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1565  %tmp_366 = add i22 %tmp_239, 127

ST_198: tmp_368_cast (1595)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1566  %tmp_368_cast = sext i22 %tmp_366 to i64

ST_198: C_addr_127 (1596)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1567  %C_addr_127 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_368_cast

ST_198: tmp_820 (3417)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3388  %tmp_820 = add i17 %tmp_690, 130

ST_198: tmp_821_cast (3418)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3389  %tmp_821_cast = sext i17 %tmp_820 to i64

ST_198: A_0_addr_392 (3419)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3390  %A_0_addr_392 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_821_cast

ST_198: A_1_addr_392 (3829)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3800  %A_1_addr_392 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_821_cast

ST_198: A_2_addr_392 (4053)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4024  %A_2_addr_392 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_821_cast

ST_198: StgValue_12454 (12288)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12259  store i32 %result_3_126_2_2_2, i32* %C_addr_126, align 4

ST_198: StgValue_12455 (12351)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12322  store i32 %result_3_127_2_2_2, i32* %C_addr_127, align 4

ST_198: tmp_15_127 (12352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12323  %tmp_15_127 = mul nsw i32 %A_0_load_384, %B_0_load_45

ST_198: tmp_15_128_0_0_1 (12353)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12324  %tmp_15_128_0_0_1 = mul nsw i32 %A_0_load_387, %B_0_load_46

ST_198: A_0_load_390 (12354)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12325  %A_0_load_390 = load i32* %A_0_addr_390, align 4

ST_198: tmp_15_128_0_0_2 (12355)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12326  %tmp_15_128_0_0_2 = mul nsw i32 %A_0_load_390, %B_0_load_47

ST_198: tmp_15_128_0_1 (12356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12327  %tmp_15_128_0_1 = mul nsw i32 %A_0_load_385, %B_0_load_48

ST_198: tmp_15_128_0_1_1 (12357)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12328  %tmp_15_128_0_1_1 = mul nsw i32 %A_0_load_388, %B_0_load_49

ST_198: A_0_load_391 (12358)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12329  %A_0_load_391 = load i32* %A_0_addr_391, align 4

ST_198: tmp_15_128_0_1_2 (12359)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12330  %tmp_15_128_0_1_2 = mul nsw i32 %A_0_load_391, %B_0_load_50

ST_198: A_0_load_392 (12362)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12333  %A_0_load_392 = load i32* %A_0_addr_392, align 4

ST_198: tmp_15_128_1 (12364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12335  %tmp_15_128_1 = mul nsw i32 %A_1_load_384, %B_1_load_36

ST_198: tmp_15_128_1_0_1 (12365)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12336  %tmp_15_128_1_0_1 = mul nsw i32 %A_1_load_387, %B_1_load_37

ST_198: A_1_load_390 (12366)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12337  %A_1_load_390 = load i32* %A_1_addr_390, align 4

ST_198: tmp_15_128_1_0_2 (12367)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12338  %tmp_15_128_1_0_2 = mul nsw i32 %A_1_load_390, %B_1_load_38

ST_198: tmp_15_128_1_1 (12368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12339  %tmp_15_128_1_1 = mul nsw i32 %A_1_load_385, %B_1_load_39

ST_198: A_1_load_391 (12370)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12341  %A_1_load_391 = load i32* %A_1_addr_391, align 4

ST_198: A_1_load_392 (12374)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12345  %A_1_load_392 = load i32* %A_1_addr_392, align 4

ST_198: A_2_load_390 (12378)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12349  %A_2_load_390 = load i32* %A_2_addr_390, align 4

ST_198: A_2_load_391 (12382)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12353  %A_2_load_391 = load i32* %A_2_addr_391, align 4

ST_198: A_2_load_392 (12386)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12357  %A_2_load_392 = load i32* %A_2_addr_392, align 4

ST_198: tmp3204 (12388)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12359  %tmp3204 = add i32 %tmp_15_128_0_0_2, %tmp_15_127

ST_198: tmp3203 (12389)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12360  %tmp3203 = add i32 %tmp_15_128_0_0_1, %tmp3204

ST_198: tmp3206 (12390)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12361  %tmp3206 = add i32 %tmp_15_128_0_1_2, %tmp_15_128_0_1_1

ST_198: tmp3205 (12391)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12362  %tmp3205 = add i32 %tmp_15_128_0_1, %tmp3206

ST_198: tmp3202 (12392)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12363  %tmp3202 = add i32 %tmp3203, %tmp3205

ST_198: tmp3211 (12395)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12366  %tmp3211 = add i32 %tmp_15_128_1_0_1, %tmp_15_128_1

ST_198: tmp3212 (12396)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12367  %tmp3212 = add i32 %tmp_15_128_1_1, %tmp_15_128_1_0_2

ST_198: tmp3210 (12397)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12368  %tmp3210 = add i32 %tmp3211, %tmp3212

ST_198: A_0_load_393 (12417)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12388  %A_0_load_393 = load i32* %A_0_addr_393, align 4

ST_198: tmp_15_129_1 (12427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12398  %tmp_15_129_1 = mul nsw i32 %A_1_load_387, %B_1_load_36

ST_198: tmp_15_129_1_0_1 (12428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12399  %tmp_15_129_1_0_1 = mul nsw i32 %A_1_load_390, %B_1_load_37

ST_198: A_1_load_393 (12429)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12400  %A_1_load_393 = load i32* %A_1_addr_393, align 4

ST_198: A_2_load_393 (12441)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12412  %A_2_load_393 = load i32* %A_2_addr_393, align 4

ST_198: tmp3236 (12458)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12429  %tmp3236 = add i32 %tmp_15_129_1_0_1, %tmp_15_129_1


 <State 199>: 8.21ns
ST_199: tmp_595 (2286)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2257  %tmp_595 = add i17 %tmp_464, 131

ST_199: tmp_596_cast (2287)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2258  %tmp_596_cast = sext i17 %tmp_595 to i64

ST_199: A_0_addr_394 (2288)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2259  %A_0_addr_394 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_596_cast

ST_199: A_1_addr_394 (2696)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2667  %A_1_addr_394 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_596_cast

ST_199: A_2_addr_394 (2920)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2891  %A_2_addr_394 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_596_cast

ST_199: tmp_821 (3420)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3391  %tmp_821 = add i17 %tmp_690, 131

ST_199: tmp_822_cast (3421)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3392  %tmp_822_cast = sext i17 %tmp_821 to i64

ST_199: A_0_addr_395 (3422)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3393  %A_0_addr_395 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_822_cast

ST_199: A_1_addr_395 (3830)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3801  %A_1_addr_395 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_822_cast

ST_199: A_2_addr_395 (4054)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4025  %A_2_addr_395 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_822_cast

ST_199: StgValue_12499 (12351)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12322  store i32 %result_3_127_2_2_2, i32* %C_addr_127, align 4

ST_199: tmp_15_128_0_2 (12360)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12331  %tmp_15_128_0_2 = mul nsw i32 %A_0_load_386, %B_0_load_42

ST_199: tmp_15_128_0_2_1 (12361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12332  %tmp_15_128_0_2_1 = mul nsw i32 %A_0_load_389, %B_0_load_43

ST_199: A_0_load_392 (12362)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12333  %A_0_load_392 = load i32* %A_0_addr_392, align 4

ST_199: tmp_15_128_0_2_2 (12363)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12334  %tmp_15_128_0_2_2 = mul nsw i32 %A_0_load_392, %B_0_load_44

ST_199: tmp_15_128_1_1_1 (12369)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12340  %tmp_15_128_1_1_1 = mul nsw i32 %A_1_load_388, %B_1_load_40

ST_199: tmp_15_128_1_1_2 (12371)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12342  %tmp_15_128_1_1_2 = mul nsw i32 %A_1_load_391, %B_1_load_41

ST_199: tmp_15_128_1_2 (12372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12343  %tmp_15_128_1_2 = mul nsw i32 %A_1_load_386, %B_1_load_42

ST_199: tmp_15_128_1_2_1 (12373)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12344  %tmp_15_128_1_2_1 = mul nsw i32 %A_1_load_389, %B_1_load_43

ST_199: A_1_load_392 (12374)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12345  %A_1_load_392 = load i32* %A_1_addr_392, align 4

ST_199: tmp_15_128_1_2_2 (12375)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12346  %tmp_15_128_1_2_2 = mul nsw i32 %A_1_load_392, %B_1_load_44

ST_199: tmp_15_128_2_0_2 (12379)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12350  %tmp_15_128_2_0_2 = mul nsw i32 %A_2_load_390, %B_2_load_38

ST_199: tmp_15_128_2_1 (12380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12351  %tmp_15_128_2_1 = mul nsw i32 %A_2_load_385, %B_2_load_39

ST_199: tmp_15_128_2_1_1 (12381)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12352  %tmp_15_128_2_1_1 = mul nsw i32 %A_2_load_388, %B_2_load_40

ST_199: tmp_15_128_2_1_2 (12383)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12354  %tmp_15_128_2_1_2 = mul nsw i32 %A_2_load_391, %B_2_load_41

ST_199: tmp_15_128_2_2 (12384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12355  %tmp_15_128_2_2 = mul nsw i32 %A_2_load_386, %B_2_load_42

ST_199: tmp_15_128_2_2_1 (12385)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12356  %tmp_15_128_2_2_1 = mul nsw i32 %A_2_load_389, %B_2_load_43

ST_199: A_2_load_392 (12386)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12357  %A_2_load_392 = load i32* %A_2_addr_392, align 4

ST_199: tmp_15_128_2_2_2 (12387)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12358  %tmp_15_128_2_2_2 = mul nsw i32 %A_2_load_392, %B_2_load_44

ST_199: tmp3209 (12393)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12364  %tmp3209 = add i32 %tmp_15_128_0_2_2, %tmp_15_128_0_2_1

ST_199: tmp3208 (12394)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12365  %tmp3208 = add i32 %tmp_15_128_0_2, %tmp3209

ST_199: tmp3207 (12398)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12369  %tmp3207 = add i32 %tmp3208, %tmp3210

ST_199: tmp3201 (12399)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12370  %tmp3201 = add i32 %tmp3202, %tmp3207

ST_199: tmp3216 (12400)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12371  %tmp3216 = add i32 %tmp_15_128_1_2, %tmp_15_128_1_1_2

ST_199: tmp3215 (12401)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12372  %tmp3215 = add i32 %tmp_15_128_1_1_1, %tmp3216

ST_199: tmp3218 (12402)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12373  %tmp3218 = add i32 %tmp_15_128_1_2_2, %tmp_15_128_1_2_1

ST_199: tmp3217 (12404)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12375  %tmp3217 = add i32 %tmp3218, %tmp3219

ST_199: tmp3214 (12405)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12376  %tmp3214 = add i32 %tmp3215, %tmp3217

ST_199: tmp3222 (12406)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12377  %tmp3222 = add i32 %tmp_15_128_2_1_1, %tmp_15_128_2_1

ST_199: tmp3221 (12407)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12378  %tmp3221 = add i32 %tmp_15_128_2_0_2, %tmp3222

ST_199: tmp3224 (12408)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12379  %tmp3224 = add i32 %tmp_15_128_2_2, %tmp_15_128_2_1_2

ST_199: tmp3225 (12409)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12380  %tmp3225 = add i32 %tmp_15_128_2_2_2, %tmp_15_128_2_2_1

ST_199: tmp3223 (12410)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12381  %tmp3223 = add i32 %tmp3224, %tmp3225

ST_199: tmp3220 (12411)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12382  %tmp3220 = add i32 %tmp3221, %tmp3223

ST_199: tmp3213 (12412)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12383  %tmp3213 = add i32 %tmp3214, %tmp3220

ST_199: result_3_128_2_2_2 (12413)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12384  %result_3_128_2_2_2 = add nsw i32 %tmp3201, %tmp3213

ST_199: A_0_load_393 (12417)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12388  %A_0_load_393 = load i32* %A_0_addr_393, align 4

ST_199: A_0_load_394 (12421)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12392  %A_0_load_394 = load i32* %A_0_addr_394, align 4

ST_199: A_0_load_395 (12425)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12396  %A_0_load_395 = load i32* %A_0_addr_395, align 4

ST_199: A_1_load_393 (12429)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12400  %A_1_load_393 = load i32* %A_1_addr_393, align 4

ST_199: tmp_15_129_1_0_2 (12430)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12401  %tmp_15_129_1_0_2 = mul nsw i32 %A_1_load_393, %B_1_load_38

ST_199: tmp_15_129_1_1 (12431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12402  %tmp_15_129_1_1 = mul nsw i32 %A_1_load_388, %B_1_load_39

ST_199: A_1_load_394 (12433)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12404  %A_1_load_394 = load i32* %A_1_addr_394, align 4

ST_199: A_1_load_395 (12437)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12408  %A_1_load_395 = load i32* %A_1_addr_395, align 4

ST_199: A_2_load_393 (12441)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12412  %A_2_load_393 = load i32* %A_2_addr_393, align 4

ST_199: A_2_load_394 (12445)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12416  %A_2_load_394 = load i32* %A_2_addr_394, align 4

ST_199: A_2_load_395 (12449)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12420  %A_2_load_395 = load i32* %A_2_addr_395, align 4

ST_199: tmp3237 (12459)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12430  %tmp3237 = add i32 %tmp_15_129_1_1, %tmp_15_129_1_0_2

ST_199: tmp3235 (12460)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12431  %tmp3235 = add i32 %tmp3236, %tmp3237


 <State 200>: 8.21ns
ST_200: tmp_146 (487)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:458  %tmp_146 = add i17 %tmp_14, 132

ST_200: tmp_148_cast (488)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:459  %tmp_148_cast = sext i17 %tmp_146 to i64

ST_200: A_0_addr_396 (489)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:460  %A_0_addr_396 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_148_cast

ST_200: A_1_addr_396 (895)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:866  %A_1_addr_396 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_148_cast

ST_200: A_2_addr_396 (1119)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1090  %A_2_addr_396 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_148_cast

ST_200: tmp_367 (1597)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1568  %tmp_367 = add i22 %tmp_239, 128

ST_200: tmp_369_cast (1598)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1569  %tmp_369_cast = sext i22 %tmp_367 to i64

ST_200: C_addr_128 (1599)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1570  %C_addr_128 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_369_cast

ST_200: tmp_596 (2289)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2260  %tmp_596 = add i17 %tmp_464, 132

ST_200: tmp_597_cast (2290)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2261  %tmp_597_cast = sext i17 %tmp_596 to i64

ST_200: A_0_addr_397 (2291)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2262  %A_0_addr_397 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_597_cast

ST_200: A_1_addr_397 (2697)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2668  %A_1_addr_397 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_597_cast

ST_200: A_2_addr_397 (2921)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2892  %A_2_addr_397 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_597_cast

ST_200: StgValue_12561 (12414)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12385  store i32 %result_3_128_2_2_2, i32* %C_addr_128, align 4

ST_200: tmp_15_128 (12415)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12386  %tmp_15_128 = mul nsw i32 %A_0_load_387, %B_0_load_45

ST_200: tmp_15_129_0_0_1 (12416)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12387  %tmp_15_129_0_0_1 = mul nsw i32 %A_0_load_390, %B_0_load_46

ST_200: tmp_15_129_0_0_2 (12418)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12389  %tmp_15_129_0_0_2 = mul nsw i32 %A_0_load_393, %B_0_load_47

ST_200: tmp_15_129_0_1 (12419)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12390  %tmp_15_129_0_1 = mul nsw i32 %A_0_load_388, %B_0_load_48

ST_200: tmp_15_129_0_1_1 (12420)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12391  %tmp_15_129_0_1_1 = mul nsw i32 %A_0_load_391, %B_0_load_49

ST_200: A_0_load_394 (12421)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12392  %A_0_load_394 = load i32* %A_0_addr_394, align 4

ST_200: tmp_15_129_0_1_2 (12422)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12393  %tmp_15_129_0_1_2 = mul nsw i32 %A_0_load_394, %B_0_load_50

ST_200: tmp_15_129_0_2 (12423)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12394  %tmp_15_129_0_2 = mul nsw i32 %A_0_load_389, %B_0_load_42

ST_200: tmp_15_129_0_2_1 (12424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12395  %tmp_15_129_0_2_1 = mul nsw i32 %A_0_load_392, %B_0_load_43

ST_200: A_0_load_395 (12425)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12396  %A_0_load_395 = load i32* %A_0_addr_395, align 4

ST_200: tmp_15_129_0_2_2 (12426)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12397  %tmp_15_129_0_2_2 = mul nsw i32 %A_0_load_395, %B_0_load_44

ST_200: tmp_15_129_1_1_1 (12432)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12403  %tmp_15_129_1_1_1 = mul nsw i32 %A_1_load_391, %B_1_load_40

ST_200: A_1_load_394 (12433)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12404  %A_1_load_394 = load i32* %A_1_addr_394, align 4

ST_200: tmp_15_129_1_1_2 (12434)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12405  %tmp_15_129_1_1_2 = mul nsw i32 %A_1_load_394, %B_1_load_41

ST_200: tmp_15_129_1_2 (12435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12406  %tmp_15_129_1_2 = mul nsw i32 %A_1_load_389, %B_1_load_42

ST_200: tmp_15_129_1_2_1 (12436)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12407  %tmp_15_129_1_2_1 = mul nsw i32 %A_1_load_392, %B_1_load_43

ST_200: A_1_load_395 (12437)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12408  %A_1_load_395 = load i32* %A_1_addr_395, align 4

ST_200: tmp_15_129_1_2_2 (12438)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12409  %tmp_15_129_1_2_2 = mul nsw i32 %A_1_load_395, %B_1_load_44

ST_200: tmp_15_129_2 (12439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12410  %tmp_15_129_2 = mul nsw i32 %A_2_load_387, %B_2_load_36

ST_200: tmp_15_129_2_0_1 (12440)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12411  %tmp_15_129_2_0_1 = mul nsw i32 %A_2_load_390, %B_2_load_37

ST_200: tmp_15_129_2_0_2 (12442)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12413  %tmp_15_129_2_0_2 = mul nsw i32 %A_2_load_393, %B_2_load_38

ST_200: tmp_15_129_2_1 (12443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12414  %tmp_15_129_2_1 = mul nsw i32 %A_2_load_388, %B_2_load_39

ST_200: tmp_15_129_2_1_1 (12444)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12415  %tmp_15_129_2_1_1 = mul nsw i32 %A_2_load_391, %B_2_load_40

ST_200: A_2_load_394 (12445)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12416  %A_2_load_394 = load i32* %A_2_addr_394, align 4

ST_200: tmp_15_129_2_1_2 (12446)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12417  %tmp_15_129_2_1_2 = mul nsw i32 %A_2_load_394, %B_2_load_41

ST_200: tmp_15_129_2_2 (12447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12418  %tmp_15_129_2_2 = mul nsw i32 %A_2_load_389, %B_2_load_42

ST_200: tmp_15_129_2_2_1 (12448)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12419  %tmp_15_129_2_2_1 = mul nsw i32 %A_2_load_392, %B_2_load_43

ST_200: A_2_load_395 (12449)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12420  %A_2_load_395 = load i32* %A_2_addr_395, align 4

ST_200: tmp_15_129_2_2_2 (12450)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12421  %tmp_15_129_2_2_2 = mul nsw i32 %A_2_load_395, %B_2_load_44

ST_200: tmp3229 (12451)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12422  %tmp3229 = add i32 %tmp_15_129_0_0_2, %tmp_15_128

ST_200: tmp3228 (12452)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12423  %tmp3228 = add i32 %tmp_15_129_0_0_1, %tmp3229

ST_200: tmp3231 (12453)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12424  %tmp3231 = add i32 %tmp_15_129_0_1_2, %tmp_15_129_0_1_1

ST_200: tmp3230 (12454)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12425  %tmp3230 = add i32 %tmp_15_129_0_1, %tmp3231

ST_200: tmp3227 (12455)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12426  %tmp3227 = add i32 %tmp3228, %tmp3230

ST_200: tmp3234 (12456)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12427  %tmp3234 = add i32 %tmp_15_129_0_2_2, %tmp_15_129_0_2_1

ST_200: tmp3233 (12457)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12428  %tmp3233 = add i32 %tmp_15_129_0_2, %tmp3234

ST_200: tmp3232 (12461)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12432  %tmp3232 = add i32 %tmp3233, %tmp3235

ST_200: tmp3226 (12462)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12433  %tmp3226 = add i32 %tmp3227, %tmp3232

ST_200: tmp3241 (12463)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12434  %tmp3241 = add i32 %tmp_15_129_1_2, %tmp_15_129_1_1_2

ST_200: tmp3240 (12464)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12435  %tmp3240 = add i32 %tmp_15_129_1_1_1, %tmp3241

ST_200: tmp3243 (12465)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12436  %tmp3243 = add i32 %tmp_15_129_1_2_2, %tmp_15_129_1_2_1

ST_200: tmp3244 (12466)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12437  %tmp3244 = add i32 %tmp_15_129_2_0_1, %tmp_15_129_2

ST_200: tmp3242 (12467)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12438  %tmp3242 = add i32 %tmp3243, %tmp3244

ST_200: tmp3239 (12468)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12439  %tmp3239 = add i32 %tmp3240, %tmp3242

ST_200: tmp3247 (12469)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12440  %tmp3247 = add i32 %tmp_15_129_2_1_1, %tmp_15_129_2_1

ST_200: tmp3246 (12470)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12441  %tmp3246 = add i32 %tmp_15_129_2_0_2, %tmp3247

ST_200: tmp3249 (12471)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12442  %tmp3249 = add i32 %tmp_15_129_2_2, %tmp_15_129_2_1_2

ST_200: tmp3250 (12472)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12443  %tmp3250 = add i32 %tmp_15_129_2_2_2, %tmp_15_129_2_2_1

ST_200: tmp3248 (12473)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12444  %tmp3248 = add i32 %tmp3249, %tmp3250

ST_200: tmp3245 (12474)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12445  %tmp3245 = add i32 %tmp3246, %tmp3248

ST_200: tmp3238 (12475)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12446  %tmp3238 = add i32 %tmp3239, %tmp3245

ST_200: result_3_129_2_2_2 (12476)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12447  %result_3_129_2_2_2 = add nsw i32 %tmp3226, %tmp3238

ST_200: A_0_load_396 (12480)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12451  %A_0_load_396 = load i32* %A_0_addr_396, align 4

ST_200: A_0_load_397 (12484)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12455  %A_0_load_397 = load i32* %A_0_addr_397, align 4

ST_200: A_1_load_396 (12492)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12463  %A_1_load_396 = load i32* %A_1_addr_396, align 4

ST_200: A_1_load_397 (12496)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12467  %A_1_load_397 = load i32* %A_1_addr_397, align 4

ST_200: A_2_load_396 (12504)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12475  %A_2_load_396 = load i32* %A_2_addr_396, align 4

ST_200: A_2_load_397 (12508)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12479  %A_2_load_397 = load i32* %A_2_addr_397, align 4


 <State 201>: 7.32ns
ST_201: tmp_147 (490)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:461  %tmp_147 = add i17 %tmp_14, 133

ST_201: tmp_149_cast (491)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:462  %tmp_149_cast = sext i17 %tmp_147 to i64

ST_201: A_0_addr_399 (492)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:463  %A_0_addr_399 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_149_cast

ST_201: A_1_addr_399 (896)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:867  %A_1_addr_399 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_149_cast

ST_201: A_2_addr_399 (1120)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1091  %A_2_addr_399 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_149_cast

ST_201: tmp_368 (1600)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1571  %tmp_368 = add i22 %tmp_239, 129

ST_201: tmp_370_cast (1601)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1572  %tmp_370_cast = sext i22 %tmp_368 to i64

ST_201: C_addr_129 (1602)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1573  %C_addr_129 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_370_cast

ST_201: tmp_822 (3423)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3394  %tmp_822 = add i17 %tmp_690, 132

ST_201: tmp_823_cast (3424)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3395  %tmp_823_cast = sext i17 %tmp_822 to i64

ST_201: A_0_addr_398 (3425)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3396  %A_0_addr_398 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_823_cast

ST_201: A_1_addr_398 (3831)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3802  %A_1_addr_398 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_823_cast

ST_201: A_2_addr_398 (4055)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4026  %A_2_addr_398 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_823_cast

ST_201: StgValue_12633 (12414)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12385  store i32 %result_3_128_2_2_2, i32* %C_addr_128, align 4

ST_201: StgValue_12634 (12477)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12448  store i32 %result_3_129_2_2_2, i32* %C_addr_129, align 4

ST_201: tmp_15_129 (12478)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12449  %tmp_15_129 = mul nsw i32 %A_0_load_390, %B_0_load_45

ST_201: tmp_15_130_0_0_1 (12479)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12450  %tmp_15_130_0_0_1 = mul nsw i32 %A_0_load_393, %B_0_load_46

ST_201: A_0_load_396 (12480)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12451  %A_0_load_396 = load i32* %A_0_addr_396, align 4

ST_201: tmp_15_130_0_0_2 (12481)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12452  %tmp_15_130_0_0_2 = mul nsw i32 %A_0_load_396, %B_0_load_47

ST_201: tmp_15_130_0_1 (12482)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12453  %tmp_15_130_0_1 = mul nsw i32 %A_0_load_391, %B_0_load_48

ST_201: tmp_15_130_0_1_1 (12483)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12454  %tmp_15_130_0_1_1 = mul nsw i32 %A_0_load_394, %B_0_load_49

ST_201: A_0_load_397 (12484)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12455  %A_0_load_397 = load i32* %A_0_addr_397, align 4

ST_201: tmp_15_130_0_1_2 (12485)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12456  %tmp_15_130_0_1_2 = mul nsw i32 %A_0_load_397, %B_0_load_50

ST_201: A_0_load_398 (12488)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12459  %A_0_load_398 = load i32* %A_0_addr_398, align 4

ST_201: tmp_15_130_1 (12490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12461  %tmp_15_130_1 = mul nsw i32 %A_1_load_390, %B_1_load_36

ST_201: tmp_15_130_1_0_1 (12491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12462  %tmp_15_130_1_0_1 = mul nsw i32 %A_1_load_393, %B_1_load_37

ST_201: A_1_load_396 (12492)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12463  %A_1_load_396 = load i32* %A_1_addr_396, align 4

ST_201: tmp_15_130_1_0_2 (12493)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12464  %tmp_15_130_1_0_2 = mul nsw i32 %A_1_load_396, %B_1_load_38

ST_201: tmp_15_130_1_1 (12494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12465  %tmp_15_130_1_1 = mul nsw i32 %A_1_load_391, %B_1_load_39

ST_201: A_1_load_397 (12496)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12467  %A_1_load_397 = load i32* %A_1_addr_397, align 4

ST_201: A_1_load_398 (12500)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12471  %A_1_load_398 = load i32* %A_1_addr_398, align 4

ST_201: A_2_load_396 (12504)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12475  %A_2_load_396 = load i32* %A_2_addr_396, align 4

ST_201: A_2_load_397 (12508)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12479  %A_2_load_397 = load i32* %A_2_addr_397, align 4

ST_201: A_2_load_398 (12512)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12483  %A_2_load_398 = load i32* %A_2_addr_398, align 4

ST_201: tmp3254 (12514)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12485  %tmp3254 = add i32 %tmp_15_130_0_0_2, %tmp_15_129

ST_201: tmp3253 (12515)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12486  %tmp3253 = add i32 %tmp_15_130_0_0_1, %tmp3254

ST_201: tmp3256 (12516)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12487  %tmp3256 = add i32 %tmp_15_130_0_1_2, %tmp_15_130_0_1_1

ST_201: tmp3255 (12517)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12488  %tmp3255 = add i32 %tmp_15_130_0_1, %tmp3256

ST_201: tmp3252 (12518)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12489  %tmp3252 = add i32 %tmp3253, %tmp3255

ST_201: tmp3261 (12521)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12492  %tmp3261 = add i32 %tmp_15_130_1_0_1, %tmp_15_130_1

ST_201: tmp3262 (12522)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12493  %tmp3262 = add i32 %tmp_15_130_1_1, %tmp_15_130_1_0_2

ST_201: tmp3260 (12523)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12494  %tmp3260 = add i32 %tmp3261, %tmp3262

ST_201: A_0_load_399 (12543)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12514  %A_0_load_399 = load i32* %A_0_addr_399, align 4

ST_201: A_1_load_399 (12555)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12526  %A_1_load_399 = load i32* %A_1_addr_399, align 4

ST_201: A_2_load_399 (12567)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12538  %A_2_load_399 = load i32* %A_2_addr_399, align 4


 <State 202>: 8.21ns
ST_202: tmp_597 (2292)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2263  %tmp_597 = add i17 %tmp_464, 133

ST_202: tmp_598_cast (2293)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2264  %tmp_598_cast = sext i17 %tmp_597 to i64

ST_202: A_0_addr_400 (2294)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2265  %A_0_addr_400 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_598_cast

ST_202: A_1_addr_400 (2698)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2669  %A_1_addr_400 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_598_cast

ST_202: A_2_addr_400 (2922)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2893  %A_2_addr_400 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_598_cast

ST_202: tmp_823 (3426)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3397  %tmp_823 = add i17 %tmp_690, 133

ST_202: tmp_824_cast (3427)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3398  %tmp_824_cast = sext i17 %tmp_823 to i64

ST_202: A_0_addr_401 (3428)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3399  %A_0_addr_401 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_824_cast

ST_202: A_1_addr_401 (3832)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3803  %A_1_addr_401 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_824_cast

ST_202: A_2_addr_401 (4056)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4027  %A_2_addr_401 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_824_cast

ST_202: StgValue_12675 (12477)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12448  store i32 %result_3_129_2_2_2, i32* %C_addr_129, align 4

ST_202: tmp_15_130_0_2 (12486)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12457  %tmp_15_130_0_2 = mul nsw i32 %A_0_load_392, %B_0_load_42

ST_202: tmp_15_130_0_2_1 (12487)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12458  %tmp_15_130_0_2_1 = mul nsw i32 %A_0_load_395, %B_0_load_43

ST_202: A_0_load_398 (12488)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12459  %A_0_load_398 = load i32* %A_0_addr_398, align 4

ST_202: tmp_15_130_0_2_2 (12489)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12460  %tmp_15_130_0_2_2 = mul nsw i32 %A_0_load_398, %B_0_load_44

ST_202: tmp_15_130_1_1_1 (12495)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12466  %tmp_15_130_1_1_1 = mul nsw i32 %A_1_load_394, %B_1_load_40

ST_202: tmp_15_130_1_1_2 (12497)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12468  %tmp_15_130_1_1_2 = mul nsw i32 %A_1_load_397, %B_1_load_41

ST_202: tmp_15_130_1_2 (12498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12469  %tmp_15_130_1_2 = mul nsw i32 %A_1_load_392, %B_1_load_42

ST_202: tmp_15_130_1_2_1 (12499)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12470  %tmp_15_130_1_2_1 = mul nsw i32 %A_1_load_395, %B_1_load_43

ST_202: A_1_load_398 (12500)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12471  %A_1_load_398 = load i32* %A_1_addr_398, align 4

ST_202: tmp_15_130_1_2_2 (12501)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12472  %tmp_15_130_1_2_2 = mul nsw i32 %A_1_load_398, %B_1_load_44

ST_202: tmp_15_130_2 (12502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12473  %tmp_15_130_2 = mul nsw i32 %A_2_load_390, %B_2_load_36

ST_202: tmp_15_130_2_0_1 (12503)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12474  %tmp_15_130_2_0_1 = mul nsw i32 %A_2_load_393, %B_2_load_37

ST_202: tmp_15_130_2_0_2 (12505)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12476  %tmp_15_130_2_0_2 = mul nsw i32 %A_2_load_396, %B_2_load_38

ST_202: tmp_15_130_2_1 (12506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12477  %tmp_15_130_2_1 = mul nsw i32 %A_2_load_391, %B_2_load_39

ST_202: tmp_15_130_2_1_1 (12507)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12478  %tmp_15_130_2_1_1 = mul nsw i32 %A_2_load_394, %B_2_load_40

ST_202: tmp_15_130_2_1_2 (12509)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12480  %tmp_15_130_2_1_2 = mul nsw i32 %A_2_load_397, %B_2_load_41

ST_202: tmp_15_130_2_2 (12510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12481  %tmp_15_130_2_2 = mul nsw i32 %A_2_load_392, %B_2_load_42

ST_202: tmp_15_130_2_2_1 (12511)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12482  %tmp_15_130_2_2_1 = mul nsw i32 %A_2_load_395, %B_2_load_43

ST_202: A_2_load_398 (12512)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12483  %A_2_load_398 = load i32* %A_2_addr_398, align 4

ST_202: tmp_15_130_2_2_2 (12513)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12484  %tmp_15_130_2_2_2 = mul nsw i32 %A_2_load_398, %B_2_load_44

ST_202: tmp3259 (12519)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12490  %tmp3259 = add i32 %tmp_15_130_0_2_2, %tmp_15_130_0_2_1

ST_202: tmp3258 (12520)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12491  %tmp3258 = add i32 %tmp_15_130_0_2, %tmp3259

ST_202: tmp3257 (12524)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12495  %tmp3257 = add i32 %tmp3258, %tmp3260

ST_202: tmp3251 (12525)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12496  %tmp3251 = add i32 %tmp3252, %tmp3257

ST_202: tmp3266 (12526)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12497  %tmp3266 = add i32 %tmp_15_130_1_2, %tmp_15_130_1_1_2

ST_202: tmp3265 (12527)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12498  %tmp3265 = add i32 %tmp_15_130_1_1_1, %tmp3266

ST_202: tmp3268 (12528)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12499  %tmp3268 = add i32 %tmp_15_130_1_2_2, %tmp_15_130_1_2_1

ST_202: tmp3269 (12529)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12500  %tmp3269 = add i32 %tmp_15_130_2_0_1, %tmp_15_130_2

ST_202: tmp3267 (12530)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12501  %tmp3267 = add i32 %tmp3268, %tmp3269

ST_202: tmp3264 (12531)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12502  %tmp3264 = add i32 %tmp3265, %tmp3267

ST_202: tmp3272 (12532)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12503  %tmp3272 = add i32 %tmp_15_130_2_1_1, %tmp_15_130_2_1

ST_202: tmp3271 (12533)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12504  %tmp3271 = add i32 %tmp_15_130_2_0_2, %tmp3272

ST_202: tmp3274 (12534)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12505  %tmp3274 = add i32 %tmp_15_130_2_2, %tmp_15_130_2_1_2

ST_202: tmp3275 (12535)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12506  %tmp3275 = add i32 %tmp_15_130_2_2_2, %tmp_15_130_2_2_1

ST_202: tmp3273 (12536)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12507  %tmp3273 = add i32 %tmp3274, %tmp3275

ST_202: tmp3270 (12537)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12508  %tmp3270 = add i32 %tmp3271, %tmp3273

ST_202: tmp3263 (12538)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12509  %tmp3263 = add i32 %tmp3264, %tmp3270

ST_202: result_3_130_2_2_2 (12539)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12510  %result_3_130_2_2_2 = add nsw i32 %tmp3251, %tmp3263

ST_202: A_0_load_399 (12543)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12514  %A_0_load_399 = load i32* %A_0_addr_399, align 4

ST_202: A_0_load_400 (12547)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12518  %A_0_load_400 = load i32* %A_0_addr_400, align 4

ST_202: A_0_load_401 (12551)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12522  %A_0_load_401 = load i32* %A_0_addr_401, align 4

ST_202: tmp_15_131_1 (12553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12524  %tmp_15_131_1 = mul nsw i32 %A_1_load_393, %B_1_load_36

ST_202: tmp_15_131_1_0_1 (12554)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12525  %tmp_15_131_1_0_1 = mul nsw i32 %A_1_load_396, %B_1_load_37

ST_202: A_1_load_399 (12555)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12526  %A_1_load_399 = load i32* %A_1_addr_399, align 4

ST_202: tmp_15_131_1_0_2 (12556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12527  %tmp_15_131_1_0_2 = mul nsw i32 %A_1_load_399, %B_1_load_38

ST_202: tmp_15_131_1_1 (12557)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12528  %tmp_15_131_1_1 = mul nsw i32 %A_1_load_394, %B_1_load_39

ST_202: A_1_load_400 (12559)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12530  %A_1_load_400 = load i32* %A_1_addr_400, align 4

ST_202: A_1_load_401 (12563)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12534  %A_1_load_401 = load i32* %A_1_addr_401, align 4

ST_202: A_2_load_399 (12567)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12538  %A_2_load_399 = load i32* %A_2_addr_399, align 4

ST_202: A_2_load_400 (12571)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12542  %A_2_load_400 = load i32* %A_2_addr_400, align 4

ST_202: A_2_load_401 (12575)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12546  %A_2_load_401 = load i32* %A_2_addr_401, align 4

ST_202: tmp3286 (12584)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12555  %tmp3286 = add i32 %tmp_15_131_1_0_1, %tmp_15_131_1

ST_202: tmp3287 (12585)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12556  %tmp3287 = add i32 %tmp_15_131_1_1, %tmp_15_131_1_0_2

ST_202: tmp3285 (12586)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12557  %tmp3285 = add i32 %tmp3286, %tmp3287


 <State 203>: 8.21ns
ST_203: tmp_148 (493)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:464  %tmp_148 = add i17 %tmp_14, 134

ST_203: tmp_150_cast (494)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:465  %tmp_150_cast = sext i17 %tmp_148 to i64

ST_203: A_0_addr_402 (495)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:466  %A_0_addr_402 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_150_cast

ST_203: A_1_addr_402 (897)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:868  %A_1_addr_402 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_150_cast

ST_203: A_2_addr_402 (1121)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1092  %A_2_addr_402 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_150_cast

ST_203: tmp_369 (1603)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1574  %tmp_369 = add i22 %tmp_239, 130

ST_203: tmp_371_cast (1604)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1575  %tmp_371_cast = sext i22 %tmp_369 to i64

ST_203: C_addr_130 (1605)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1576  %C_addr_130 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_371_cast

ST_203: tmp_598 (2295)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2266  %tmp_598 = add i17 %tmp_464, 134

ST_203: tmp_599_cast (2296)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2267  %tmp_599_cast = sext i17 %tmp_598 to i64

ST_203: A_0_addr_403 (2297)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2268  %A_0_addr_403 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_599_cast

ST_203: A_1_addr_403 (2699)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2670  %A_1_addr_403 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_599_cast

ST_203: A_2_addr_403 (2923)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2894  %A_2_addr_403 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_599_cast

ST_203: StgValue_12743 (12540)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12511  store i32 %result_3_130_2_2_2, i32* %C_addr_130, align 4

ST_203: tmp_15_130 (12541)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12512  %tmp_15_130 = mul nsw i32 %A_0_load_393, %B_0_load_45

ST_203: tmp_15_131_0_0_1 (12542)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12513  %tmp_15_131_0_0_1 = mul nsw i32 %A_0_load_396, %B_0_load_46

ST_203: tmp_15_131_0_0_2 (12544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12515  %tmp_15_131_0_0_2 = mul nsw i32 %A_0_load_399, %B_0_load_47

ST_203: tmp_15_131_0_1 (12545)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12516  %tmp_15_131_0_1 = mul nsw i32 %A_0_load_394, %B_0_load_48

ST_203: tmp_15_131_0_1_1 (12546)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12517  %tmp_15_131_0_1_1 = mul nsw i32 %A_0_load_397, %B_0_load_49

ST_203: A_0_load_400 (12547)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12518  %A_0_load_400 = load i32* %A_0_addr_400, align 4

ST_203: tmp_15_131_0_1_2 (12548)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12519  %tmp_15_131_0_1_2 = mul nsw i32 %A_0_load_400, %B_0_load_50

ST_203: tmp_15_131_0_2 (12549)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12520  %tmp_15_131_0_2 = mul nsw i32 %A_0_load_395, %B_0_load_42

ST_203: tmp_15_131_0_2_1 (12550)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12521  %tmp_15_131_0_2_1 = mul nsw i32 %A_0_load_398, %B_0_load_43

ST_203: A_0_load_401 (12551)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12522  %A_0_load_401 = load i32* %A_0_addr_401, align 4

ST_203: tmp_15_131_0_2_2 (12552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12523  %tmp_15_131_0_2_2 = mul nsw i32 %A_0_load_401, %B_0_load_44

ST_203: tmp_15_131_1_1_1 (12558)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12529  %tmp_15_131_1_1_1 = mul nsw i32 %A_1_load_397, %B_1_load_40

ST_203: A_1_load_400 (12559)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12530  %A_1_load_400 = load i32* %A_1_addr_400, align 4

ST_203: tmp_15_131_1_1_2 (12560)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12531  %tmp_15_131_1_1_2 = mul nsw i32 %A_1_load_400, %B_1_load_41

ST_203: tmp_15_131_1_2 (12561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12532  %tmp_15_131_1_2 = mul nsw i32 %A_1_load_395, %B_1_load_42

ST_203: tmp_15_131_1_2_1 (12562)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12533  %tmp_15_131_1_2_1 = mul nsw i32 %A_1_load_398, %B_1_load_43

ST_203: A_1_load_401 (12563)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12534  %A_1_load_401 = load i32* %A_1_addr_401, align 4

ST_203: tmp_15_131_1_2_2 (12564)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12535  %tmp_15_131_1_2_2 = mul nsw i32 %A_1_load_401, %B_1_load_44

ST_203: tmp_15_131_2 (12565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12536  %tmp_15_131_2 = mul nsw i32 %A_2_load_393, %B_2_load_36

ST_203: tmp_15_131_2_0_1 (12566)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12537  %tmp_15_131_2_0_1 = mul nsw i32 %A_2_load_396, %B_2_load_37

ST_203: tmp_15_131_2_0_2 (12568)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12539  %tmp_15_131_2_0_2 = mul nsw i32 %A_2_load_399, %B_2_load_38

ST_203: tmp_15_131_2_1 (12569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12540  %tmp_15_131_2_1 = mul nsw i32 %A_2_load_394, %B_2_load_39

ST_203: tmp_15_131_2_1_1 (12570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12541  %tmp_15_131_2_1_1 = mul nsw i32 %A_2_load_397, %B_2_load_40

ST_203: A_2_load_400 (12571)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12542  %A_2_load_400 = load i32* %A_2_addr_400, align 4

ST_203: tmp_15_131_2_1_2 (12572)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12543  %tmp_15_131_2_1_2 = mul nsw i32 %A_2_load_400, %B_2_load_41

ST_203: tmp_15_131_2_2 (12573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12544  %tmp_15_131_2_2 = mul nsw i32 %A_2_load_395, %B_2_load_42

ST_203: tmp_15_131_2_2_1 (12574)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12545  %tmp_15_131_2_2_1 = mul nsw i32 %A_2_load_398, %B_2_load_43

ST_203: A_2_load_401 (12575)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12546  %A_2_load_401 = load i32* %A_2_addr_401, align 4

ST_203: tmp_15_131_2_2_2 (12576)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12547  %tmp_15_131_2_2_2 = mul nsw i32 %A_2_load_401, %B_2_load_44

ST_203: tmp3279 (12577)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12548  %tmp3279 = add i32 %tmp_15_131_0_0_2, %tmp_15_130

ST_203: tmp3278 (12578)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12549  %tmp3278 = add i32 %tmp_15_131_0_0_1, %tmp3279

ST_203: tmp3281 (12579)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12550  %tmp3281 = add i32 %tmp_15_131_0_1_2, %tmp_15_131_0_1_1

ST_203: tmp3280 (12580)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12551  %tmp3280 = add i32 %tmp_15_131_0_1, %tmp3281

ST_203: tmp3277 (12581)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12552  %tmp3277 = add i32 %tmp3278, %tmp3280

ST_203: tmp3284 (12582)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12553  %tmp3284 = add i32 %tmp_15_131_0_2_2, %tmp_15_131_0_2_1

ST_203: tmp3283 (12583)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12554  %tmp3283 = add i32 %tmp_15_131_0_2, %tmp3284

ST_203: tmp3282 (12587)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12558  %tmp3282 = add i32 %tmp3283, %tmp3285

ST_203: tmp3276 (12588)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12559  %tmp3276 = add i32 %tmp3277, %tmp3282

ST_203: tmp3291 (12589)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12560  %tmp3291 = add i32 %tmp_15_131_1_2, %tmp_15_131_1_1_2

ST_203: tmp3290 (12590)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12561  %tmp3290 = add i32 %tmp_15_131_1_1_1, %tmp3291

ST_203: tmp3293 (12591)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12562  %tmp3293 = add i32 %tmp_15_131_1_2_2, %tmp_15_131_1_2_1

ST_203: tmp3294 (12592)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12563  %tmp3294 = add i32 %tmp_15_131_2_0_1, %tmp_15_131_2

ST_203: tmp3292 (12593)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12564  %tmp3292 = add i32 %tmp3293, %tmp3294

ST_203: tmp3289 (12594)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12565  %tmp3289 = add i32 %tmp3290, %tmp3292

ST_203: tmp3297 (12595)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12566  %tmp3297 = add i32 %tmp_15_131_2_1_1, %tmp_15_131_2_1

ST_203: tmp3296 (12596)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12567  %tmp3296 = add i32 %tmp_15_131_2_0_2, %tmp3297

ST_203: tmp3299 (12597)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12568  %tmp3299 = add i32 %tmp_15_131_2_2, %tmp_15_131_2_1_2

ST_203: tmp3300 (12598)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12569  %tmp3300 = add i32 %tmp_15_131_2_2_2, %tmp_15_131_2_2_1

ST_203: tmp3298 (12599)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12570  %tmp3298 = add i32 %tmp3299, %tmp3300

ST_203: tmp3295 (12600)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12571  %tmp3295 = add i32 %tmp3296, %tmp3298

ST_203: tmp3288 (12601)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12572  %tmp3288 = add i32 %tmp3289, %tmp3295

ST_203: result_3_131_2_2_2 (12602)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12573  %result_3_131_2_2_2 = add nsw i32 %tmp3276, %tmp3288

ST_203: A_0_load_402 (12606)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12577  %A_0_load_402 = load i32* %A_0_addr_402, align 4

ST_203: A_0_load_403 (12610)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12581  %A_0_load_403 = load i32* %A_0_addr_403, align 4

ST_203: A_1_load_402 (12618)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12589  %A_1_load_402 = load i32* %A_1_addr_402, align 4

ST_203: A_1_load_403 (12622)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12593  %A_1_load_403 = load i32* %A_1_addr_403, align 4

ST_203: A_2_load_402 (12630)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12601  %A_2_load_402 = load i32* %A_2_addr_402, align 4

ST_203: A_2_load_403 (12634)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12605  %A_2_load_403 = load i32* %A_2_addr_403, align 4


 <State 204>: 7.32ns
ST_204: tmp_149 (496)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:467  %tmp_149 = add i17 %tmp_14, 135

ST_204: tmp_151_cast (497)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:468  %tmp_151_cast = sext i17 %tmp_149 to i64

ST_204: A_0_addr_405 (498)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:469  %A_0_addr_405 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_151_cast

ST_204: A_1_addr_405 (898)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:869  %A_1_addr_405 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_151_cast

ST_204: A_2_addr_405 (1122)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1093  %A_2_addr_405 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_151_cast

ST_204: tmp_370 (1606)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1577  %tmp_370 = add i22 %tmp_239, 131

ST_204: tmp_372_cast (1607)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1578  %tmp_372_cast = sext i22 %tmp_370 to i64

ST_204: C_addr_131 (1608)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1579  %C_addr_131 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_372_cast

ST_204: tmp_824 (3429)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3400  %tmp_824 = add i17 %tmp_690, 134

ST_204: tmp_825_cast (3430)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3401  %tmp_825_cast = sext i17 %tmp_824 to i64

ST_204: A_0_addr_404 (3431)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3402  %A_0_addr_404 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_825_cast

ST_204: A_1_addr_404 (3833)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3804  %A_1_addr_404 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_825_cast

ST_204: A_2_addr_404 (4057)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4028  %A_2_addr_404 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_825_cast

ST_204: StgValue_12815 (12540)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12511  store i32 %result_3_130_2_2_2, i32* %C_addr_130, align 4

ST_204: StgValue_12816 (12603)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12574  store i32 %result_3_131_2_2_2, i32* %C_addr_131, align 4

ST_204: tmp_15_131 (12604)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12575  %tmp_15_131 = mul nsw i32 %A_0_load_396, %B_0_load_45

ST_204: tmp_15_132_0_0_1 (12605)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12576  %tmp_15_132_0_0_1 = mul nsw i32 %A_0_load_399, %B_0_load_46

ST_204: A_0_load_402 (12606)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12577  %A_0_load_402 = load i32* %A_0_addr_402, align 4

ST_204: tmp_15_132_0_0_2 (12607)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12578  %tmp_15_132_0_0_2 = mul nsw i32 %A_0_load_402, %B_0_load_47

ST_204: tmp_15_132_0_1 (12608)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12579  %tmp_15_132_0_1 = mul nsw i32 %A_0_load_397, %B_0_load_48

ST_204: tmp_15_132_0_1_1 (12609)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12580  %tmp_15_132_0_1_1 = mul nsw i32 %A_0_load_400, %B_0_load_49

ST_204: A_0_load_403 (12610)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12581  %A_0_load_403 = load i32* %A_0_addr_403, align 4

ST_204: tmp_15_132_0_1_2 (12611)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12582  %tmp_15_132_0_1_2 = mul nsw i32 %A_0_load_403, %B_0_load_50

ST_204: A_0_load_404 (12614)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12585  %A_0_load_404 = load i32* %A_0_addr_404, align 4

ST_204: tmp_15_132_1 (12616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12587  %tmp_15_132_1 = mul nsw i32 %A_1_load_396, %B_1_load_36

ST_204: tmp_15_132_1_0_1 (12617)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12588  %tmp_15_132_1_0_1 = mul nsw i32 %A_1_load_399, %B_1_load_37

ST_204: A_1_load_402 (12618)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12589  %A_1_load_402 = load i32* %A_1_addr_402, align 4

ST_204: tmp_15_132_1_0_2 (12619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12590  %tmp_15_132_1_0_2 = mul nsw i32 %A_1_load_402, %B_1_load_38

ST_204: tmp_15_132_1_1 (12620)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12591  %tmp_15_132_1_1 = mul nsw i32 %A_1_load_397, %B_1_load_39

ST_204: A_1_load_403 (12622)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12593  %A_1_load_403 = load i32* %A_1_addr_403, align 4

ST_204: A_1_load_404 (12626)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12597  %A_1_load_404 = load i32* %A_1_addr_404, align 4

ST_204: A_2_load_402 (12630)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12601  %A_2_load_402 = load i32* %A_2_addr_402, align 4

ST_204: A_2_load_403 (12634)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12605  %A_2_load_403 = load i32* %A_2_addr_403, align 4

ST_204: A_2_load_404 (12638)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12609  %A_2_load_404 = load i32* %A_2_addr_404, align 4

ST_204: tmp3304 (12640)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12611  %tmp3304 = add i32 %tmp_15_132_0_0_2, %tmp_15_131

ST_204: tmp3303 (12641)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12612  %tmp3303 = add i32 %tmp_15_132_0_0_1, %tmp3304

ST_204: tmp3306 (12642)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12613  %tmp3306 = add i32 %tmp_15_132_0_1_2, %tmp_15_132_0_1_1

ST_204: tmp3305 (12643)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12614  %tmp3305 = add i32 %tmp_15_132_0_1, %tmp3306

ST_204: tmp3302 (12644)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12615  %tmp3302 = add i32 %tmp3303, %tmp3305

ST_204: tmp3311 (12647)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12618  %tmp3311 = add i32 %tmp_15_132_1_0_1, %tmp_15_132_1

ST_204: tmp3312 (12648)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12619  %tmp3312 = add i32 %tmp_15_132_1_1, %tmp_15_132_1_0_2

ST_204: tmp3310 (12649)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12620  %tmp3310 = add i32 %tmp3311, %tmp3312

ST_204: A_0_load_405 (12669)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12640  %A_0_load_405 = load i32* %A_0_addr_405, align 4

ST_204: tmp_15_133_1 (12679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12650  %tmp_15_133_1 = mul nsw i32 %A_1_load_399, %B_1_load_36

ST_204: tmp_15_133_1_0_1 (12680)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12651  %tmp_15_133_1_0_1 = mul nsw i32 %A_1_load_402, %B_1_load_37

ST_204: A_1_load_405 (12681)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12652  %A_1_load_405 = load i32* %A_1_addr_405, align 4

ST_204: A_2_load_405 (12693)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12664  %A_2_load_405 = load i32* %A_2_addr_405, align 4

ST_204: tmp3336 (12710)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12681  %tmp3336 = add i32 %tmp_15_133_1_0_1, %tmp_15_133_1


 <State 205>: 8.21ns
ST_205: tmp_599 (2298)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2269  %tmp_599 = add i17 %tmp_464, 135

ST_205: tmp_600_cast (2299)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2270  %tmp_600_cast = sext i17 %tmp_599 to i64

ST_205: A_0_addr_406 (2300)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2271  %A_0_addr_406 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_600_cast

ST_205: A_1_addr_406 (2700)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2671  %A_1_addr_406 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_600_cast

ST_205: A_2_addr_406 (2924)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2895  %A_2_addr_406 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_600_cast

ST_205: tmp_825 (3432)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3403  %tmp_825 = add i17 %tmp_690, 135

ST_205: tmp_826_cast (3433)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3404  %tmp_826_cast = sext i17 %tmp_825 to i64

ST_205: A_0_addr_407 (3434)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3405  %A_0_addr_407 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_826_cast

ST_205: A_1_addr_407 (3834)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3805  %A_1_addr_407 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_826_cast

ST_205: A_2_addr_407 (4058)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4029  %A_2_addr_407 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_826_cast

ST_205: StgValue_12860 (12603)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12574  store i32 %result_3_131_2_2_2, i32* %C_addr_131, align 4

ST_205: tmp_15_132_0_2 (12612)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12583  %tmp_15_132_0_2 = mul nsw i32 %A_0_load_398, %B_0_load_42

ST_205: tmp_15_132_0_2_1 (12613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12584  %tmp_15_132_0_2_1 = mul nsw i32 %A_0_load_401, %B_0_load_43

ST_205: A_0_load_404 (12614)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12585  %A_0_load_404 = load i32* %A_0_addr_404, align 4

ST_205: tmp_15_132_0_2_2 (12615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12586  %tmp_15_132_0_2_2 = mul nsw i32 %A_0_load_404, %B_0_load_44

ST_205: tmp_15_132_1_1_1 (12621)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12592  %tmp_15_132_1_1_1 = mul nsw i32 %A_1_load_400, %B_1_load_40

ST_205: tmp_15_132_1_1_2 (12623)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12594  %tmp_15_132_1_1_2 = mul nsw i32 %A_1_load_403, %B_1_load_41

ST_205: tmp_15_132_1_2 (12624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12595  %tmp_15_132_1_2 = mul nsw i32 %A_1_load_398, %B_1_load_42

ST_205: tmp_15_132_1_2_1 (12625)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12596  %tmp_15_132_1_2_1 = mul nsw i32 %A_1_load_401, %B_1_load_43

ST_205: A_1_load_404 (12626)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12597  %A_1_load_404 = load i32* %A_1_addr_404, align 4

ST_205: tmp_15_132_1_2_2 (12627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12598  %tmp_15_132_1_2_2 = mul nsw i32 %A_1_load_404, %B_1_load_44

ST_205: tmp_15_132_2 (12628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12599  %tmp_15_132_2 = mul nsw i32 %A_2_load_396, %B_2_load_36

ST_205: tmp_15_132_2_0_1 (12629)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12600  %tmp_15_132_2_0_1 = mul nsw i32 %A_2_load_399, %B_2_load_37

ST_205: tmp_15_132_2_0_2 (12631)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12602  %tmp_15_132_2_0_2 = mul nsw i32 %A_2_load_402, %B_2_load_38

ST_205: tmp_15_132_2_1 (12632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12603  %tmp_15_132_2_1 = mul nsw i32 %A_2_load_397, %B_2_load_39

ST_205: tmp_15_132_2_1_1 (12633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12604  %tmp_15_132_2_1_1 = mul nsw i32 %A_2_load_400, %B_2_load_40

ST_205: tmp_15_132_2_1_2 (12635)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12606  %tmp_15_132_2_1_2 = mul nsw i32 %A_2_load_403, %B_2_load_41

ST_205: tmp_15_132_2_2 (12636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12607  %tmp_15_132_2_2 = mul nsw i32 %A_2_load_398, %B_2_load_42

ST_205: tmp_15_132_2_2_1 (12637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12608  %tmp_15_132_2_2_1 = mul nsw i32 %A_2_load_401, %B_2_load_43

ST_205: A_2_load_404 (12638)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12609  %A_2_load_404 = load i32* %A_2_addr_404, align 4

ST_205: tmp_15_132_2_2_2 (12639)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12610  %tmp_15_132_2_2_2 = mul nsw i32 %A_2_load_404, %B_2_load_44

ST_205: tmp3309 (12645)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12616  %tmp3309 = add i32 %tmp_15_132_0_2_2, %tmp_15_132_0_2_1

ST_205: tmp3308 (12646)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12617  %tmp3308 = add i32 %tmp_15_132_0_2, %tmp3309

ST_205: tmp3307 (12650)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12621  %tmp3307 = add i32 %tmp3308, %tmp3310

ST_205: tmp3301 (12651)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12622  %tmp3301 = add i32 %tmp3302, %tmp3307

ST_205: tmp3316 (12652)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12623  %tmp3316 = add i32 %tmp_15_132_1_2, %tmp_15_132_1_1_2

ST_205: tmp3315 (12653)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12624  %tmp3315 = add i32 %tmp_15_132_1_1_1, %tmp3316

ST_205: tmp3318 (12654)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12625  %tmp3318 = add i32 %tmp_15_132_1_2_2, %tmp_15_132_1_2_1

ST_205: tmp3319 (12655)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12626  %tmp3319 = add i32 %tmp_15_132_2_0_1, %tmp_15_132_2

ST_205: tmp3317 (12656)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12627  %tmp3317 = add i32 %tmp3318, %tmp3319

ST_205: tmp3314 (12657)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12628  %tmp3314 = add i32 %tmp3315, %tmp3317

ST_205: tmp3322 (12658)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12629  %tmp3322 = add i32 %tmp_15_132_2_1_1, %tmp_15_132_2_1

ST_205: tmp3321 (12659)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12630  %tmp3321 = add i32 %tmp_15_132_2_0_2, %tmp3322

ST_205: tmp3324 (12660)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12631  %tmp3324 = add i32 %tmp_15_132_2_2, %tmp_15_132_2_1_2

ST_205: tmp3325 (12661)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12632  %tmp3325 = add i32 %tmp_15_132_2_2_2, %tmp_15_132_2_2_1

ST_205: tmp3323 (12662)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12633  %tmp3323 = add i32 %tmp3324, %tmp3325

ST_205: tmp3320 (12663)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12634  %tmp3320 = add i32 %tmp3321, %tmp3323

ST_205: tmp3313 (12664)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12635  %tmp3313 = add i32 %tmp3314, %tmp3320

ST_205: result_3_132_2_2_2 (12665)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12636  %result_3_132_2_2_2 = add nsw i32 %tmp3301, %tmp3313

ST_205: A_0_load_405 (12669)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12640  %A_0_load_405 = load i32* %A_0_addr_405, align 4

ST_205: A_0_load_406 (12673)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12644  %A_0_load_406 = load i32* %A_0_addr_406, align 4

ST_205: A_0_load_407 (12677)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12648  %A_0_load_407 = load i32* %A_0_addr_407, align 4

ST_205: A_1_load_405 (12681)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12652  %A_1_load_405 = load i32* %A_1_addr_405, align 4

ST_205: tmp_15_133_1_0_2 (12682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12653  %tmp_15_133_1_0_2 = mul nsw i32 %A_1_load_405, %B_1_load_38

ST_205: tmp_15_133_1_1 (12683)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12654  %tmp_15_133_1_1 = mul nsw i32 %A_1_load_400, %B_1_load_39

ST_205: A_1_load_406 (12685)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12656  %A_1_load_406 = load i32* %A_1_addr_406, align 4

ST_205: A_1_load_407 (12689)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12660  %A_1_load_407 = load i32* %A_1_addr_407, align 4

ST_205: A_2_load_405 (12693)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12664  %A_2_load_405 = load i32* %A_2_addr_405, align 4

ST_205: A_2_load_406 (12697)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12668  %A_2_load_406 = load i32* %A_2_addr_406, align 4

ST_205: A_2_load_407 (12701)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12672  %A_2_load_407 = load i32* %A_2_addr_407, align 4

ST_205: tmp3337 (12711)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12682  %tmp3337 = add i32 %tmp_15_133_1_1, %tmp_15_133_1_0_2

ST_205: tmp3335 (12712)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12683  %tmp3335 = add i32 %tmp3336, %tmp3337


 <State 206>: 8.21ns
ST_206: tmp_150 (499)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:470  %tmp_150 = add i17 %tmp_14, 136

ST_206: tmp_152_cast (500)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:471  %tmp_152_cast = sext i17 %tmp_150 to i64

ST_206: A_0_addr_408 (501)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:472  %A_0_addr_408 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_152_cast

ST_206: A_1_addr_408 (899)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:870  %A_1_addr_408 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_152_cast

ST_206: A_2_addr_408 (1123)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1094  %A_2_addr_408 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_152_cast

ST_206: tmp_371 (1609)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1580  %tmp_371 = add i22 %tmp_239, 132

ST_206: tmp_373_cast (1610)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1581  %tmp_373_cast = sext i22 %tmp_371 to i64

ST_206: C_addr_132 (1611)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1582  %C_addr_132 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_373_cast

ST_206: tmp_600 (2301)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2272  %tmp_600 = add i17 %tmp_464, 136

ST_206: tmp_601_cast (2302)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2273  %tmp_601_cast = sext i17 %tmp_600 to i64

ST_206: A_0_addr_409 (2303)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2274  %A_0_addr_409 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_601_cast

ST_206: A_1_addr_409 (2701)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2672  %A_1_addr_409 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_601_cast

ST_206: A_2_addr_409 (2925)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2896  %A_2_addr_409 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_601_cast

ST_206: StgValue_12925 (12666)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12637  store i32 %result_3_132_2_2_2, i32* %C_addr_132, align 4

ST_206: tmp_15_132 (12667)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12638  %tmp_15_132 = mul nsw i32 %A_0_load_399, %B_0_load_45

ST_206: tmp_15_133_0_0_1 (12668)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12639  %tmp_15_133_0_0_1 = mul nsw i32 %A_0_load_402, %B_0_load_46

ST_206: tmp_15_133_0_0_2 (12670)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12641  %tmp_15_133_0_0_2 = mul nsw i32 %A_0_load_405, %B_0_load_47

ST_206: tmp_15_133_0_1 (12671)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12642  %tmp_15_133_0_1 = mul nsw i32 %A_0_load_400, %B_0_load_48

ST_206: tmp_15_133_0_1_1 (12672)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12643  %tmp_15_133_0_1_1 = mul nsw i32 %A_0_load_403, %B_0_load_49

ST_206: A_0_load_406 (12673)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12644  %A_0_load_406 = load i32* %A_0_addr_406, align 4

ST_206: tmp_15_133_0_1_2 (12674)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12645  %tmp_15_133_0_1_2 = mul nsw i32 %A_0_load_406, %B_0_load_50

ST_206: tmp_15_133_0_2 (12675)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12646  %tmp_15_133_0_2 = mul nsw i32 %A_0_load_401, %B_0_load_42

ST_206: tmp_15_133_0_2_1 (12676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12647  %tmp_15_133_0_2_1 = mul nsw i32 %A_0_load_404, %B_0_load_43

ST_206: A_0_load_407 (12677)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12648  %A_0_load_407 = load i32* %A_0_addr_407, align 4

ST_206: tmp_15_133_0_2_2 (12678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12649  %tmp_15_133_0_2_2 = mul nsw i32 %A_0_load_407, %B_0_load_44

ST_206: tmp_15_133_1_1_1 (12684)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12655  %tmp_15_133_1_1_1 = mul nsw i32 %A_1_load_403, %B_1_load_40

ST_206: A_1_load_406 (12685)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12656  %A_1_load_406 = load i32* %A_1_addr_406, align 4

ST_206: tmp_15_133_1_1_2 (12686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12657  %tmp_15_133_1_1_2 = mul nsw i32 %A_1_load_406, %B_1_load_41

ST_206: tmp_15_133_1_2 (12687)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12658  %tmp_15_133_1_2 = mul nsw i32 %A_1_load_401, %B_1_load_42

ST_206: tmp_15_133_1_2_1 (12688)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12659  %tmp_15_133_1_2_1 = mul nsw i32 %A_1_load_404, %B_1_load_43

ST_206: A_1_load_407 (12689)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12660  %A_1_load_407 = load i32* %A_1_addr_407, align 4

ST_206: tmp_15_133_1_2_2 (12690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12661  %tmp_15_133_1_2_2 = mul nsw i32 %A_1_load_407, %B_1_load_44

ST_206: tmp_15_133_2 (12691)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12662  %tmp_15_133_2 = mul nsw i32 %A_2_load_399, %B_2_load_36

ST_206: tmp_15_133_2_0_1 (12692)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12663  %tmp_15_133_2_0_1 = mul nsw i32 %A_2_load_402, %B_2_load_37

ST_206: tmp_15_133_2_0_2 (12694)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12665  %tmp_15_133_2_0_2 = mul nsw i32 %A_2_load_405, %B_2_load_38

ST_206: tmp_15_133_2_1 (12695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12666  %tmp_15_133_2_1 = mul nsw i32 %A_2_load_400, %B_2_load_39

ST_206: tmp_15_133_2_1_1 (12696)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12667  %tmp_15_133_2_1_1 = mul nsw i32 %A_2_load_403, %B_2_load_40

ST_206: A_2_load_406 (12697)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12668  %A_2_load_406 = load i32* %A_2_addr_406, align 4

ST_206: tmp_15_133_2_1_2 (12698)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12669  %tmp_15_133_2_1_2 = mul nsw i32 %A_2_load_406, %B_2_load_41

ST_206: tmp_15_133_2_2 (12699)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12670  %tmp_15_133_2_2 = mul nsw i32 %A_2_load_401, %B_2_load_42

ST_206: tmp_15_133_2_2_1 (12700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12671  %tmp_15_133_2_2_1 = mul nsw i32 %A_2_load_404, %B_2_load_43

ST_206: A_2_load_407 (12701)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12672  %A_2_load_407 = load i32* %A_2_addr_407, align 4

ST_206: tmp_15_133_2_2_2 (12702)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12673  %tmp_15_133_2_2_2 = mul nsw i32 %A_2_load_407, %B_2_load_44

ST_206: tmp3329 (12703)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12674  %tmp3329 = add i32 %tmp_15_133_0_0_2, %tmp_15_132

ST_206: tmp3328 (12704)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12675  %tmp3328 = add i32 %tmp_15_133_0_0_1, %tmp3329

ST_206: tmp3331 (12705)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12676  %tmp3331 = add i32 %tmp_15_133_0_1_2, %tmp_15_133_0_1_1

ST_206: tmp3330 (12706)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12677  %tmp3330 = add i32 %tmp_15_133_0_1, %tmp3331

ST_206: tmp3327 (12707)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12678  %tmp3327 = add i32 %tmp3328, %tmp3330

ST_206: tmp3334 (12708)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12679  %tmp3334 = add i32 %tmp_15_133_0_2_2, %tmp_15_133_0_2_1

ST_206: tmp3333 (12709)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12680  %tmp3333 = add i32 %tmp_15_133_0_2, %tmp3334

ST_206: tmp3332 (12713)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12684  %tmp3332 = add i32 %tmp3333, %tmp3335

ST_206: tmp3326 (12714)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12685  %tmp3326 = add i32 %tmp3327, %tmp3332

ST_206: tmp3341 (12715)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12686  %tmp3341 = add i32 %tmp_15_133_1_2, %tmp_15_133_1_1_2

ST_206: tmp3340 (12716)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12687  %tmp3340 = add i32 %tmp_15_133_1_1_1, %tmp3341

ST_206: tmp3343 (12717)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12688  %tmp3343 = add i32 %tmp_15_133_1_2_2, %tmp_15_133_1_2_1

ST_206: tmp3344 (12718)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12689  %tmp3344 = add i32 %tmp_15_133_2_0_1, %tmp_15_133_2

ST_206: tmp3342 (12719)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12690  %tmp3342 = add i32 %tmp3343, %tmp3344

ST_206: tmp3339 (12720)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12691  %tmp3339 = add i32 %tmp3340, %tmp3342

ST_206: tmp3347 (12721)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12692  %tmp3347 = add i32 %tmp_15_133_2_1_1, %tmp_15_133_2_1

ST_206: tmp3346 (12722)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12693  %tmp3346 = add i32 %tmp_15_133_2_0_2, %tmp3347

ST_206: tmp3349 (12723)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12694  %tmp3349 = add i32 %tmp_15_133_2_2, %tmp_15_133_2_1_2

ST_206: tmp3350 (12724)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12695  %tmp3350 = add i32 %tmp_15_133_2_2_2, %tmp_15_133_2_2_1

ST_206: tmp3348 (12725)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12696  %tmp3348 = add i32 %tmp3349, %tmp3350

ST_206: tmp3345 (12726)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12697  %tmp3345 = add i32 %tmp3346, %tmp3348

ST_206: tmp3338 (12727)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12698  %tmp3338 = add i32 %tmp3339, %tmp3345

ST_206: result_3_133_2_2_2 (12728)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12699  %result_3_133_2_2_2 = add nsw i32 %tmp3326, %tmp3338

ST_206: A_0_load_408 (12732)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12703  %A_0_load_408 = load i32* %A_0_addr_408, align 4

ST_206: A_0_load_409 (12736)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12707  %A_0_load_409 = load i32* %A_0_addr_409, align 4

ST_206: A_1_load_408 (12744)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12715  %A_1_load_408 = load i32* %A_1_addr_408, align 4

ST_206: A_1_load_409 (12748)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12719  %A_1_load_409 = load i32* %A_1_addr_409, align 4

ST_206: A_2_load_408 (12756)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12727  %A_2_load_408 = load i32* %A_2_addr_408, align 4

ST_206: A_2_load_409 (12760)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12731  %A_2_load_409 = load i32* %A_2_addr_409, align 4


 <State 207>: 7.32ns
ST_207: tmp_151 (502)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:473  %tmp_151 = add i17 %tmp_14, 137

ST_207: tmp_153_cast (503)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:474  %tmp_153_cast = sext i17 %tmp_151 to i64

ST_207: A_0_addr_411 (504)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:475  %A_0_addr_411 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_153_cast

ST_207: A_1_addr_411 (900)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:871  %A_1_addr_411 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_153_cast

ST_207: A_2_addr_411 (1124)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1095  %A_2_addr_411 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_153_cast

ST_207: tmp_372 (1612)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1583  %tmp_372 = add i22 %tmp_239, 133

ST_207: tmp_374_cast (1613)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1584  %tmp_374_cast = sext i22 %tmp_372 to i64

ST_207: C_addr_133 (1614)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1585  %C_addr_133 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_374_cast

ST_207: tmp_826 (3435)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3406  %tmp_826 = add i17 %tmp_690, 136

ST_207: tmp_827_cast (3436)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3407  %tmp_827_cast = sext i17 %tmp_826 to i64

ST_207: A_0_addr_410 (3437)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3408  %A_0_addr_410 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_827_cast

ST_207: A_1_addr_410 (3835)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3806  %A_1_addr_410 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_827_cast

ST_207: A_2_addr_410 (4059)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4030  %A_2_addr_410 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_827_cast

ST_207: StgValue_12997 (12666)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12637  store i32 %result_3_132_2_2_2, i32* %C_addr_132, align 4

ST_207: StgValue_12998 (12729)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12700  store i32 %result_3_133_2_2_2, i32* %C_addr_133, align 4

ST_207: tmp_15_133 (12730)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12701  %tmp_15_133 = mul nsw i32 %A_0_load_402, %B_0_load_45

ST_207: tmp_15_134_0_0_1 (12731)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12702  %tmp_15_134_0_0_1 = mul nsw i32 %A_0_load_405, %B_0_load_46

ST_207: A_0_load_408 (12732)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12703  %A_0_load_408 = load i32* %A_0_addr_408, align 4

ST_207: tmp_15_134_0_0_2 (12733)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12704  %tmp_15_134_0_0_2 = mul nsw i32 %A_0_load_408, %B_0_load_47

ST_207: tmp_15_134_0_1 (12734)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12705  %tmp_15_134_0_1 = mul nsw i32 %A_0_load_403, %B_0_load_48

ST_207: tmp_15_134_0_1_1 (12735)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12706  %tmp_15_134_0_1_1 = mul nsw i32 %A_0_load_406, %B_0_load_49

ST_207: A_0_load_409 (12736)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12707  %A_0_load_409 = load i32* %A_0_addr_409, align 4

ST_207: tmp_15_134_0_1_2 (12737)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12708  %tmp_15_134_0_1_2 = mul nsw i32 %A_0_load_409, %B_0_load_50

ST_207: A_0_load_410 (12740)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12711  %A_0_load_410 = load i32* %A_0_addr_410, align 4

ST_207: tmp_15_134_1 (12742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12713  %tmp_15_134_1 = mul nsw i32 %A_1_load_402, %B_1_load_36

ST_207: tmp_15_134_1_0_1 (12743)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12714  %tmp_15_134_1_0_1 = mul nsw i32 %A_1_load_405, %B_1_load_37

ST_207: A_1_load_408 (12744)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12715  %A_1_load_408 = load i32* %A_1_addr_408, align 4

ST_207: tmp_15_134_1_0_2 (12745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12716  %tmp_15_134_1_0_2 = mul nsw i32 %A_1_load_408, %B_1_load_38

ST_207: tmp_15_134_1_1 (12746)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12717  %tmp_15_134_1_1 = mul nsw i32 %A_1_load_403, %B_1_load_39

ST_207: A_1_load_409 (12748)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12719  %A_1_load_409 = load i32* %A_1_addr_409, align 4

ST_207: A_1_load_410 (12752)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12723  %A_1_load_410 = load i32* %A_1_addr_410, align 4

ST_207: A_2_load_408 (12756)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12727  %A_2_load_408 = load i32* %A_2_addr_408, align 4

ST_207: A_2_load_409 (12760)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12731  %A_2_load_409 = load i32* %A_2_addr_409, align 4

ST_207: A_2_load_410 (12764)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12735  %A_2_load_410 = load i32* %A_2_addr_410, align 4

ST_207: tmp3354 (12766)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12737  %tmp3354 = add i32 %tmp_15_134_0_0_2, %tmp_15_133

ST_207: tmp3353 (12767)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12738  %tmp3353 = add i32 %tmp_15_134_0_0_1, %tmp3354

ST_207: tmp3356 (12768)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12739  %tmp3356 = add i32 %tmp_15_134_0_1_2, %tmp_15_134_0_1_1

ST_207: tmp3355 (12769)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12740  %tmp3355 = add i32 %tmp_15_134_0_1, %tmp3356

ST_207: tmp3352 (12770)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12741  %tmp3352 = add i32 %tmp3353, %tmp3355

ST_207: tmp3361 (12773)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12744  %tmp3361 = add i32 %tmp_15_134_1_0_1, %tmp_15_134_1

ST_207: tmp3362 (12774)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12745  %tmp3362 = add i32 %tmp_15_134_1_1, %tmp_15_134_1_0_2

ST_207: tmp3360 (12775)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12746  %tmp3360 = add i32 %tmp3361, %tmp3362

ST_207: A_0_load_411 (12795)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12766  %A_0_load_411 = load i32* %A_0_addr_411, align 4

ST_207: A_1_load_411 (12807)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12778  %A_1_load_411 = load i32* %A_1_addr_411, align 4

ST_207: A_2_load_411 (12819)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12790  %A_2_load_411 = load i32* %A_2_addr_411, align 4


 <State 208>: 8.21ns
ST_208: tmp_601 (2304)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2275  %tmp_601 = add i17 %tmp_464, 137

ST_208: tmp_602_cast (2305)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2276  %tmp_602_cast = sext i17 %tmp_601 to i64

ST_208: A_0_addr_412 (2306)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2277  %A_0_addr_412 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_602_cast

ST_208: A_1_addr_412 (2702)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2673  %A_1_addr_412 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_602_cast

ST_208: A_2_addr_412 (2926)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2897  %A_2_addr_412 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_602_cast

ST_208: tmp_827 (3438)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3409  %tmp_827 = add i17 %tmp_690, 137

ST_208: tmp_828_cast (3439)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3410  %tmp_828_cast = sext i17 %tmp_827 to i64

ST_208: A_0_addr_413 (3440)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3411  %A_0_addr_413 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_828_cast

ST_208: A_1_addr_413 (3836)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3807  %A_1_addr_413 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_828_cast

ST_208: A_2_addr_413 (4060)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4031  %A_2_addr_413 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_828_cast

ST_208: StgValue_13039 (12729)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12700  store i32 %result_3_133_2_2_2, i32* %C_addr_133, align 4

ST_208: tmp_15_134_0_2 (12738)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12709  %tmp_15_134_0_2 = mul nsw i32 %A_0_load_404, %B_0_load_42

ST_208: tmp_15_134_0_2_1 (12739)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12710  %tmp_15_134_0_2_1 = mul nsw i32 %A_0_load_407, %B_0_load_43

ST_208: A_0_load_410 (12740)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12711  %A_0_load_410 = load i32* %A_0_addr_410, align 4

ST_208: tmp_15_134_0_2_2 (12741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12712  %tmp_15_134_0_2_2 = mul nsw i32 %A_0_load_410, %B_0_load_44

ST_208: tmp_15_134_1_1_1 (12747)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12718  %tmp_15_134_1_1_1 = mul nsw i32 %A_1_load_406, %B_1_load_40

ST_208: tmp_15_134_1_1_2 (12749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12720  %tmp_15_134_1_1_2 = mul nsw i32 %A_1_load_409, %B_1_load_41

ST_208: tmp_15_134_1_2 (12750)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12721  %tmp_15_134_1_2 = mul nsw i32 %A_1_load_404, %B_1_load_42

ST_208: tmp_15_134_1_2_1 (12751)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12722  %tmp_15_134_1_2_1 = mul nsw i32 %A_1_load_407, %B_1_load_43

ST_208: A_1_load_410 (12752)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12723  %A_1_load_410 = load i32* %A_1_addr_410, align 4

ST_208: tmp_15_134_1_2_2 (12753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12724  %tmp_15_134_1_2_2 = mul nsw i32 %A_1_load_410, %B_1_load_44

ST_208: tmp_15_134_2 (12754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12725  %tmp_15_134_2 = mul nsw i32 %A_2_load_402, %B_2_load_36

ST_208: tmp_15_134_2_0_1 (12755)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12726  %tmp_15_134_2_0_1 = mul nsw i32 %A_2_load_405, %B_2_load_37

ST_208: tmp_15_134_2_0_2 (12757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12728  %tmp_15_134_2_0_2 = mul nsw i32 %A_2_load_408, %B_2_load_38

ST_208: tmp_15_134_2_1 (12758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12729  %tmp_15_134_2_1 = mul nsw i32 %A_2_load_403, %B_2_load_39

ST_208: tmp_15_134_2_1_1 (12759)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12730  %tmp_15_134_2_1_1 = mul nsw i32 %A_2_load_406, %B_2_load_40

ST_208: tmp_15_134_2_1_2 (12761)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12732  %tmp_15_134_2_1_2 = mul nsw i32 %A_2_load_409, %B_2_load_41

ST_208: tmp_15_134_2_2 (12762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12733  %tmp_15_134_2_2 = mul nsw i32 %A_2_load_404, %B_2_load_42

ST_208: tmp_15_134_2_2_1 (12763)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12734  %tmp_15_134_2_2_1 = mul nsw i32 %A_2_load_407, %B_2_load_43

ST_208: A_2_load_410 (12764)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12735  %A_2_load_410 = load i32* %A_2_addr_410, align 4

ST_208: tmp_15_134_2_2_2 (12765)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12736  %tmp_15_134_2_2_2 = mul nsw i32 %A_2_load_410, %B_2_load_44

ST_208: tmp3359 (12771)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12742  %tmp3359 = add i32 %tmp_15_134_0_2_2, %tmp_15_134_0_2_1

ST_208: tmp3358 (12772)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12743  %tmp3358 = add i32 %tmp_15_134_0_2, %tmp3359

ST_208: tmp3357 (12776)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12747  %tmp3357 = add i32 %tmp3358, %tmp3360

ST_208: tmp3351 (12777)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12748  %tmp3351 = add i32 %tmp3352, %tmp3357

ST_208: tmp3366 (12778)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12749  %tmp3366 = add i32 %tmp_15_134_1_2, %tmp_15_134_1_1_2

ST_208: tmp3365 (12779)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12750  %tmp3365 = add i32 %tmp_15_134_1_1_1, %tmp3366

ST_208: tmp3368 (12780)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12751  %tmp3368 = add i32 %tmp_15_134_1_2_2, %tmp_15_134_1_2_1

ST_208: tmp3369 (12781)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12752  %tmp3369 = add i32 %tmp_15_134_2_0_1, %tmp_15_134_2

ST_208: tmp3367 (12782)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12753  %tmp3367 = add i32 %tmp3368, %tmp3369

ST_208: tmp3364 (12783)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12754  %tmp3364 = add i32 %tmp3365, %tmp3367

ST_208: tmp3372 (12784)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12755  %tmp3372 = add i32 %tmp_15_134_2_1_1, %tmp_15_134_2_1

ST_208: tmp3371 (12785)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12756  %tmp3371 = add i32 %tmp_15_134_2_0_2, %tmp3372

ST_208: tmp3374 (12786)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12757  %tmp3374 = add i32 %tmp_15_134_2_2, %tmp_15_134_2_1_2

ST_208: tmp3375 (12787)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12758  %tmp3375 = add i32 %tmp_15_134_2_2_2, %tmp_15_134_2_2_1

ST_208: tmp3373 (12788)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12759  %tmp3373 = add i32 %tmp3374, %tmp3375

ST_208: tmp3370 (12789)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12760  %tmp3370 = add i32 %tmp3371, %tmp3373

ST_208: tmp3363 (12790)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12761  %tmp3363 = add i32 %tmp3364, %tmp3370

ST_208: result_3_134_2_2_2 (12791)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12762  %result_3_134_2_2_2 = add nsw i32 %tmp3351, %tmp3363

ST_208: A_0_load_411 (12795)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12766  %A_0_load_411 = load i32* %A_0_addr_411, align 4

ST_208: A_0_load_412 (12799)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12770  %A_0_load_412 = load i32* %A_0_addr_412, align 4

ST_208: A_0_load_413 (12803)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12774  %A_0_load_413 = load i32* %A_0_addr_413, align 4

ST_208: tmp_15_135_1 (12805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12776  %tmp_15_135_1 = mul nsw i32 %A_1_load_405, %B_1_load_36

ST_208: tmp_15_135_1_0_1 (12806)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12777  %tmp_15_135_1_0_1 = mul nsw i32 %A_1_load_408, %B_1_load_37

ST_208: A_1_load_411 (12807)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12778  %A_1_load_411 = load i32* %A_1_addr_411, align 4

ST_208: tmp_15_135_1_0_2 (12808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12779  %tmp_15_135_1_0_2 = mul nsw i32 %A_1_load_411, %B_1_load_38

ST_208: tmp_15_135_1_1 (12809)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12780  %tmp_15_135_1_1 = mul nsw i32 %A_1_load_406, %B_1_load_39

ST_208: A_1_load_412 (12811)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12782  %A_1_load_412 = load i32* %A_1_addr_412, align 4

ST_208: A_1_load_413 (12815)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12786  %A_1_load_413 = load i32* %A_1_addr_413, align 4

ST_208: A_2_load_411 (12819)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12790  %A_2_load_411 = load i32* %A_2_addr_411, align 4

ST_208: A_2_load_412 (12823)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12794  %A_2_load_412 = load i32* %A_2_addr_412, align 4

ST_208: A_2_load_413 (12827)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12798  %A_2_load_413 = load i32* %A_2_addr_413, align 4

ST_208: tmp3386 (12836)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12807  %tmp3386 = add i32 %tmp_15_135_1_0_1, %tmp_15_135_1

ST_208: tmp3387 (12837)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12808  %tmp3387 = add i32 %tmp_15_135_1_1, %tmp_15_135_1_0_2

ST_208: tmp3385 (12838)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12809  %tmp3385 = add i32 %tmp3386, %tmp3387


 <State 209>: 8.21ns
ST_209: tmp_152 (505)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:476  %tmp_152 = add i17 %tmp_14, 138

ST_209: tmp_154_cast (506)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:477  %tmp_154_cast = sext i17 %tmp_152 to i64

ST_209: A_0_addr_414 (507)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:478  %A_0_addr_414 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_154_cast

ST_209: A_1_addr_414 (901)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:872  %A_1_addr_414 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_154_cast

ST_209: A_2_addr_414 (1125)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1096  %A_2_addr_414 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_154_cast

ST_209: tmp_373 (1615)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1586  %tmp_373 = add i22 %tmp_239, 134

ST_209: tmp_375_cast (1616)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1587  %tmp_375_cast = sext i22 %tmp_373 to i64

ST_209: C_addr_134 (1617)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1588  %C_addr_134 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_375_cast

ST_209: tmp_602 (2307)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2278  %tmp_602 = add i17 %tmp_464, 138

ST_209: tmp_603_cast (2308)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2279  %tmp_603_cast = sext i17 %tmp_602 to i64

ST_209: A_0_addr_415 (2309)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2280  %A_0_addr_415 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_603_cast

ST_209: A_1_addr_415 (2703)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2674  %A_1_addr_415 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_603_cast

ST_209: A_2_addr_415 (2927)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2898  %A_2_addr_415 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_603_cast

ST_209: StgValue_13107 (12792)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12763  store i32 %result_3_134_2_2_2, i32* %C_addr_134, align 4

ST_209: tmp_15_134 (12793)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12764  %tmp_15_134 = mul nsw i32 %A_0_load_405, %B_0_load_45

ST_209: tmp_15_135_0_0_1 (12794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12765  %tmp_15_135_0_0_1 = mul nsw i32 %A_0_load_408, %B_0_load_46

ST_209: tmp_15_135_0_0_2 (12796)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12767  %tmp_15_135_0_0_2 = mul nsw i32 %A_0_load_411, %B_0_load_47

ST_209: tmp_15_135_0_1 (12797)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12768  %tmp_15_135_0_1 = mul nsw i32 %A_0_load_406, %B_0_load_48

ST_209: tmp_15_135_0_1_1 (12798)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12769  %tmp_15_135_0_1_1 = mul nsw i32 %A_0_load_409, %B_0_load_49

ST_209: A_0_load_412 (12799)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12770  %A_0_load_412 = load i32* %A_0_addr_412, align 4

ST_209: tmp_15_135_0_1_2 (12800)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12771  %tmp_15_135_0_1_2 = mul nsw i32 %A_0_load_412, %B_0_load_50

ST_209: tmp_15_135_0_2 (12801)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12772  %tmp_15_135_0_2 = mul nsw i32 %A_0_load_407, %B_0_load_42

ST_209: tmp_15_135_0_2_1 (12802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12773  %tmp_15_135_0_2_1 = mul nsw i32 %A_0_load_410, %B_0_load_43

ST_209: A_0_load_413 (12803)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12774  %A_0_load_413 = load i32* %A_0_addr_413, align 4

ST_209: tmp_15_135_0_2_2 (12804)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12775  %tmp_15_135_0_2_2 = mul nsw i32 %A_0_load_413, %B_0_load_44

ST_209: tmp_15_135_1_1_1 (12810)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12781  %tmp_15_135_1_1_1 = mul nsw i32 %A_1_load_409, %B_1_load_40

ST_209: A_1_load_412 (12811)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12782  %A_1_load_412 = load i32* %A_1_addr_412, align 4

ST_209: tmp_15_135_1_1_2 (12812)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12783  %tmp_15_135_1_1_2 = mul nsw i32 %A_1_load_412, %B_1_load_41

ST_209: tmp_15_135_1_2 (12813)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12784  %tmp_15_135_1_2 = mul nsw i32 %A_1_load_407, %B_1_load_42

ST_209: tmp_15_135_1_2_1 (12814)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12785  %tmp_15_135_1_2_1 = mul nsw i32 %A_1_load_410, %B_1_load_43

ST_209: A_1_load_413 (12815)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12786  %A_1_load_413 = load i32* %A_1_addr_413, align 4

ST_209: tmp_15_135_1_2_2 (12816)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12787  %tmp_15_135_1_2_2 = mul nsw i32 %A_1_load_413, %B_1_load_44

ST_209: tmp_15_135_2 (12817)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12788  %tmp_15_135_2 = mul nsw i32 %A_2_load_405, %B_2_load_36

ST_209: tmp_15_135_2_0_1 (12818)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12789  %tmp_15_135_2_0_1 = mul nsw i32 %A_2_load_408, %B_2_load_37

ST_209: tmp_15_135_2_0_2 (12820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12791  %tmp_15_135_2_0_2 = mul nsw i32 %A_2_load_411, %B_2_load_38

ST_209: tmp_15_135_2_1 (12821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12792  %tmp_15_135_2_1 = mul nsw i32 %A_2_load_406, %B_2_load_39

ST_209: tmp_15_135_2_1_1 (12822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12793  %tmp_15_135_2_1_1 = mul nsw i32 %A_2_load_409, %B_2_load_40

ST_209: A_2_load_412 (12823)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12794  %A_2_load_412 = load i32* %A_2_addr_412, align 4

ST_209: tmp_15_135_2_1_2 (12824)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12795  %tmp_15_135_2_1_2 = mul nsw i32 %A_2_load_412, %B_2_load_41

ST_209: tmp_15_135_2_2 (12825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12796  %tmp_15_135_2_2 = mul nsw i32 %A_2_load_407, %B_2_load_42

ST_209: tmp_15_135_2_2_1 (12826)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12797  %tmp_15_135_2_2_1 = mul nsw i32 %A_2_load_410, %B_2_load_43

ST_209: A_2_load_413 (12827)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12798  %A_2_load_413 = load i32* %A_2_addr_413, align 4

ST_209: tmp_15_135_2_2_2 (12828)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12799  %tmp_15_135_2_2_2 = mul nsw i32 %A_2_load_413, %B_2_load_44

ST_209: tmp3379 (12829)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12800  %tmp3379 = add i32 %tmp_15_135_0_0_2, %tmp_15_134

ST_209: tmp3378 (12830)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12801  %tmp3378 = add i32 %tmp_15_135_0_0_1, %tmp3379

ST_209: tmp3381 (12831)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12802  %tmp3381 = add i32 %tmp_15_135_0_1_2, %tmp_15_135_0_1_1

ST_209: tmp3380 (12832)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12803  %tmp3380 = add i32 %tmp_15_135_0_1, %tmp3381

ST_209: tmp3377 (12833)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12804  %tmp3377 = add i32 %tmp3378, %tmp3380

ST_209: tmp3384 (12834)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12805  %tmp3384 = add i32 %tmp_15_135_0_2_2, %tmp_15_135_0_2_1

ST_209: tmp3383 (12835)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12806  %tmp3383 = add i32 %tmp_15_135_0_2, %tmp3384

ST_209: tmp3382 (12839)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12810  %tmp3382 = add i32 %tmp3383, %tmp3385

ST_209: tmp3376 (12840)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12811  %tmp3376 = add i32 %tmp3377, %tmp3382

ST_209: tmp3391 (12841)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12812  %tmp3391 = add i32 %tmp_15_135_1_2, %tmp_15_135_1_1_2

ST_209: tmp3390 (12842)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12813  %tmp3390 = add i32 %tmp_15_135_1_1_1, %tmp3391

ST_209: tmp3393 (12843)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12814  %tmp3393 = add i32 %tmp_15_135_1_2_2, %tmp_15_135_1_2_1

ST_209: tmp3394 (12844)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12815  %tmp3394 = add i32 %tmp_15_135_2_0_1, %tmp_15_135_2

ST_209: tmp3392 (12845)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12816  %tmp3392 = add i32 %tmp3393, %tmp3394

ST_209: tmp3389 (12846)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12817  %tmp3389 = add i32 %tmp3390, %tmp3392

ST_209: tmp3397 (12847)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12818  %tmp3397 = add i32 %tmp_15_135_2_1_1, %tmp_15_135_2_1

ST_209: tmp3396 (12848)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12819  %tmp3396 = add i32 %tmp_15_135_2_0_2, %tmp3397

ST_209: tmp3399 (12849)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12820  %tmp3399 = add i32 %tmp_15_135_2_2, %tmp_15_135_2_1_2

ST_209: tmp3400 (12850)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12821  %tmp3400 = add i32 %tmp_15_135_2_2_2, %tmp_15_135_2_2_1

ST_209: tmp3398 (12851)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12822  %tmp3398 = add i32 %tmp3399, %tmp3400

ST_209: tmp3395 (12852)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12823  %tmp3395 = add i32 %tmp3396, %tmp3398

ST_209: tmp3388 (12853)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12824  %tmp3388 = add i32 %tmp3389, %tmp3395

ST_209: result_3_135_2_2_2 (12854)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12825  %result_3_135_2_2_2 = add nsw i32 %tmp3376, %tmp3388

ST_209: A_0_load_414 (12858)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12829  %A_0_load_414 = load i32* %A_0_addr_414, align 4

ST_209: A_0_load_415 (12862)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12833  %A_0_load_415 = load i32* %A_0_addr_415, align 4

ST_209: A_1_load_414 (12870)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12841  %A_1_load_414 = load i32* %A_1_addr_414, align 4

ST_209: A_1_load_415 (12874)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12845  %A_1_load_415 = load i32* %A_1_addr_415, align 4

ST_209: A_2_load_414 (12882)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12853  %A_2_load_414 = load i32* %A_2_addr_414, align 4

ST_209: A_2_load_415 (12886)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12857  %A_2_load_415 = load i32* %A_2_addr_415, align 4


 <State 210>: 7.32ns
ST_210: tmp_153 (508)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:479  %tmp_153 = add i17 %tmp_14, 139

ST_210: tmp_155_cast (509)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:480  %tmp_155_cast = sext i17 %tmp_153 to i64

ST_210: A_0_addr_417 (510)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:481  %A_0_addr_417 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_155_cast

ST_210: A_1_addr_417 (902)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:873  %A_1_addr_417 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_155_cast

ST_210: A_2_addr_417 (1126)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1097  %A_2_addr_417 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_155_cast

ST_210: tmp_374 (1618)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1589  %tmp_374 = add i22 %tmp_239, 135

ST_210: tmp_376_cast (1619)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1590  %tmp_376_cast = sext i22 %tmp_374 to i64

ST_210: C_addr_135 (1620)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1591  %C_addr_135 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_376_cast

ST_210: tmp_828 (3441)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3412  %tmp_828 = add i17 %tmp_690, 138

ST_210: tmp_829_cast (3442)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3413  %tmp_829_cast = sext i17 %tmp_828 to i64

ST_210: A_0_addr_416 (3443)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3414  %A_0_addr_416 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_829_cast

ST_210: A_1_addr_416 (3837)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3808  %A_1_addr_416 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_829_cast

ST_210: A_2_addr_416 (4061)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4032  %A_2_addr_416 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_829_cast

ST_210: StgValue_13179 (12792)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12763  store i32 %result_3_134_2_2_2, i32* %C_addr_134, align 4

ST_210: StgValue_13180 (12855)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12826  store i32 %result_3_135_2_2_2, i32* %C_addr_135, align 4

ST_210: tmp_15_135 (12856)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12827  %tmp_15_135 = mul nsw i32 %A_0_load_408, %B_0_load_45

ST_210: tmp_15_136_0_0_1 (12857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12828  %tmp_15_136_0_0_1 = mul nsw i32 %A_0_load_411, %B_0_load_46

ST_210: A_0_load_414 (12858)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12829  %A_0_load_414 = load i32* %A_0_addr_414, align 4

ST_210: tmp_15_136_0_0_2 (12859)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12830  %tmp_15_136_0_0_2 = mul nsw i32 %A_0_load_414, %B_0_load_47

ST_210: tmp_15_136_0_1 (12860)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12831  %tmp_15_136_0_1 = mul nsw i32 %A_0_load_409, %B_0_load_48

ST_210: tmp_15_136_0_1_1 (12861)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12832  %tmp_15_136_0_1_1 = mul nsw i32 %A_0_load_412, %B_0_load_49

ST_210: A_0_load_415 (12862)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12833  %A_0_load_415 = load i32* %A_0_addr_415, align 4

ST_210: tmp_15_136_0_1_2 (12863)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12834  %tmp_15_136_0_1_2 = mul nsw i32 %A_0_load_415, %B_0_load_50

ST_210: A_0_load_416 (12866)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12837  %A_0_load_416 = load i32* %A_0_addr_416, align 4

ST_210: tmp_15_136_1 (12868)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12839  %tmp_15_136_1 = mul nsw i32 %A_1_load_408, %B_1_load_36

ST_210: tmp_15_136_1_0_1 (12869)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12840  %tmp_15_136_1_0_1 = mul nsw i32 %A_1_load_411, %B_1_load_37

ST_210: A_1_load_414 (12870)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12841  %A_1_load_414 = load i32* %A_1_addr_414, align 4

ST_210: tmp_15_136_1_0_2 (12871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12842  %tmp_15_136_1_0_2 = mul nsw i32 %A_1_load_414, %B_1_load_38

ST_210: tmp_15_136_1_1 (12872)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12843  %tmp_15_136_1_1 = mul nsw i32 %A_1_load_409, %B_1_load_39

ST_210: A_1_load_415 (12874)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12845  %A_1_load_415 = load i32* %A_1_addr_415, align 4

ST_210: A_1_load_416 (12878)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12849  %A_1_load_416 = load i32* %A_1_addr_416, align 4

ST_210: A_2_load_414 (12882)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12853  %A_2_load_414 = load i32* %A_2_addr_414, align 4

ST_210: A_2_load_415 (12886)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12857  %A_2_load_415 = load i32* %A_2_addr_415, align 4

ST_210: A_2_load_416 (12890)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12861  %A_2_load_416 = load i32* %A_2_addr_416, align 4

ST_210: tmp3404 (12892)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12863  %tmp3404 = add i32 %tmp_15_136_0_0_2, %tmp_15_135

ST_210: tmp3403 (12893)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12864  %tmp3403 = add i32 %tmp_15_136_0_0_1, %tmp3404

ST_210: tmp3406 (12894)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12865  %tmp3406 = add i32 %tmp_15_136_0_1_2, %tmp_15_136_0_1_1

ST_210: tmp3405 (12895)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12866  %tmp3405 = add i32 %tmp_15_136_0_1, %tmp3406

ST_210: tmp3402 (12896)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12867  %tmp3402 = add i32 %tmp3403, %tmp3405

ST_210: tmp3411 (12899)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12870  %tmp3411 = add i32 %tmp_15_136_1_0_1, %tmp_15_136_1

ST_210: tmp3412 (12900)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12871  %tmp3412 = add i32 %tmp_15_136_1_1, %tmp_15_136_1_0_2

ST_210: tmp3410 (12901)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12872  %tmp3410 = add i32 %tmp3411, %tmp3412

ST_210: A_0_load_417 (12921)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12892  %A_0_load_417 = load i32* %A_0_addr_417, align 4

ST_210: tmp_15_137_1 (12931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12902  %tmp_15_137_1 = mul nsw i32 %A_1_load_411, %B_1_load_36

ST_210: tmp_15_137_1_0_1 (12932)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12903  %tmp_15_137_1_0_1 = mul nsw i32 %A_1_load_414, %B_1_load_37

ST_210: A_1_load_417 (12933)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12904  %A_1_load_417 = load i32* %A_1_addr_417, align 4

ST_210: A_2_load_417 (12945)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12916  %A_2_load_417 = load i32* %A_2_addr_417, align 4

ST_210: tmp3436 (12962)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12933  %tmp3436 = add i32 %tmp_15_137_1_0_1, %tmp_15_137_1

ST_210: tmp_15_138_1 (12994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12965  %tmp_15_138_1 = mul nsw i32 %A_1_load_414, %B_1_load_36


 <State 211>: 8.21ns
ST_211: tmp_603 (2310)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2281  %tmp_603 = add i17 %tmp_464, 139

ST_211: tmp_604_cast (2311)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2282  %tmp_604_cast = sext i17 %tmp_603 to i64

ST_211: A_0_addr_418 (2312)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2283  %A_0_addr_418 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_604_cast

ST_211: A_1_addr_418 (2704)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2675  %A_1_addr_418 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_604_cast

ST_211: A_2_addr_418 (2928)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2899  %A_2_addr_418 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_604_cast

ST_211: tmp_829 (3444)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3415  %tmp_829 = add i17 %tmp_690, 139

ST_211: tmp_830_cast (3445)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3416  %tmp_830_cast = sext i17 %tmp_829 to i64

ST_211: A_0_addr_419 (3446)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3417  %A_0_addr_419 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_830_cast

ST_211: A_1_addr_419 (3838)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3809  %A_1_addr_419 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_830_cast

ST_211: A_2_addr_419 (4062)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4033  %A_2_addr_419 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_830_cast

ST_211: StgValue_13225 (12855)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12826  store i32 %result_3_135_2_2_2, i32* %C_addr_135, align 4

ST_211: tmp_15_136_0_2 (12864)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12835  %tmp_15_136_0_2 = mul nsw i32 %A_0_load_410, %B_0_load_42

ST_211: tmp_15_136_0_2_1 (12865)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12836  %tmp_15_136_0_2_1 = mul nsw i32 %A_0_load_413, %B_0_load_43

ST_211: A_0_load_416 (12866)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12837  %A_0_load_416 = load i32* %A_0_addr_416, align 4

ST_211: tmp_15_136_0_2_2 (12867)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12838  %tmp_15_136_0_2_2 = mul nsw i32 %A_0_load_416, %B_0_load_44

ST_211: tmp_15_136_1_1_1 (12873)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12844  %tmp_15_136_1_1_1 = mul nsw i32 %A_1_load_412, %B_1_load_40

ST_211: tmp_15_136_1_1_2 (12875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12846  %tmp_15_136_1_1_2 = mul nsw i32 %A_1_load_415, %B_1_load_41

ST_211: tmp_15_136_1_2 (12876)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12847  %tmp_15_136_1_2 = mul nsw i32 %A_1_load_410, %B_1_load_42

ST_211: tmp_15_136_1_2_1 (12877)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12848  %tmp_15_136_1_2_1 = mul nsw i32 %A_1_load_413, %B_1_load_43

ST_211: A_1_load_416 (12878)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12849  %A_1_load_416 = load i32* %A_1_addr_416, align 4

ST_211: tmp_15_136_1_2_2 (12879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12850  %tmp_15_136_1_2_2 = mul nsw i32 %A_1_load_416, %B_1_load_44

ST_211: tmp_15_136_2 (12880)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12851  %tmp_15_136_2 = mul nsw i32 %A_2_load_408, %B_2_load_36

ST_211: tmp_15_136_2_0_1 (12881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12852  %tmp_15_136_2_0_1 = mul nsw i32 %A_2_load_411, %B_2_load_37

ST_211: tmp_15_136_2_0_2 (12883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12854  %tmp_15_136_2_0_2 = mul nsw i32 %A_2_load_414, %B_2_load_38

ST_211: tmp_15_136_2_1 (12884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12855  %tmp_15_136_2_1 = mul nsw i32 %A_2_load_409, %B_2_load_39

ST_211: tmp_15_136_2_1_1 (12885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12856  %tmp_15_136_2_1_1 = mul nsw i32 %A_2_load_412, %B_2_load_40

ST_211: tmp_15_136_2_1_2 (12887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12858  %tmp_15_136_2_1_2 = mul nsw i32 %A_2_load_415, %B_2_load_41

ST_211: tmp_15_136_2_2 (12888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12859  %tmp_15_136_2_2 = mul nsw i32 %A_2_load_410, %B_2_load_42

ST_211: tmp_15_136_2_2_1 (12889)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12860  %tmp_15_136_2_2_1 = mul nsw i32 %A_2_load_413, %B_2_load_43

ST_211: A_2_load_416 (12890)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12861  %A_2_load_416 = load i32* %A_2_addr_416, align 4

ST_211: tmp_15_136_2_2_2 (12891)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12862  %tmp_15_136_2_2_2 = mul nsw i32 %A_2_load_416, %B_2_load_44

ST_211: tmp3409 (12897)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12868  %tmp3409 = add i32 %tmp_15_136_0_2_2, %tmp_15_136_0_2_1

ST_211: tmp3408 (12898)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12869  %tmp3408 = add i32 %tmp_15_136_0_2, %tmp3409

ST_211: tmp3407 (12902)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12873  %tmp3407 = add i32 %tmp3408, %tmp3410

ST_211: tmp3401 (12903)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12874  %tmp3401 = add i32 %tmp3402, %tmp3407

ST_211: tmp3416 (12904)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12875  %tmp3416 = add i32 %tmp_15_136_1_2, %tmp_15_136_1_1_2

ST_211: tmp3415 (12905)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12876  %tmp3415 = add i32 %tmp_15_136_1_1_1, %tmp3416

ST_211: tmp3418 (12906)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12877  %tmp3418 = add i32 %tmp_15_136_1_2_2, %tmp_15_136_1_2_1

ST_211: tmp3419 (12907)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12878  %tmp3419 = add i32 %tmp_15_136_2_0_1, %tmp_15_136_2

ST_211: tmp3417 (12908)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12879  %tmp3417 = add i32 %tmp3418, %tmp3419

ST_211: tmp3414 (12909)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12880  %tmp3414 = add i32 %tmp3415, %tmp3417

ST_211: tmp3422 (12910)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12881  %tmp3422 = add i32 %tmp_15_136_2_1_1, %tmp_15_136_2_1

ST_211: tmp3421 (12911)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12882  %tmp3421 = add i32 %tmp_15_136_2_0_2, %tmp3422

ST_211: tmp3424 (12912)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12883  %tmp3424 = add i32 %tmp_15_136_2_2, %tmp_15_136_2_1_2

ST_211: tmp3425 (12913)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12884  %tmp3425 = add i32 %tmp_15_136_2_2_2, %tmp_15_136_2_2_1

ST_211: tmp3423 (12914)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12885  %tmp3423 = add i32 %tmp3424, %tmp3425

ST_211: tmp3420 (12915)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12886  %tmp3420 = add i32 %tmp3421, %tmp3423

ST_211: tmp3413 (12916)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12887  %tmp3413 = add i32 %tmp3414, %tmp3420

ST_211: result_3_136_2_2_2 (12917)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12888  %result_3_136_2_2_2 = add nsw i32 %tmp3401, %tmp3413

ST_211: A_0_load_417 (12921)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12892  %A_0_load_417 = load i32* %A_0_addr_417, align 4

ST_211: A_0_load_418 (12925)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12896  %A_0_load_418 = load i32* %A_0_addr_418, align 4

ST_211: A_0_load_419 (12929)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12900  %A_0_load_419 = load i32* %A_0_addr_419, align 4

ST_211: A_1_load_417 (12933)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12904  %A_1_load_417 = load i32* %A_1_addr_417, align 4

ST_211: tmp_15_137_1_0_2 (12934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12905  %tmp_15_137_1_0_2 = mul nsw i32 %A_1_load_417, %B_1_load_38

ST_211: tmp_15_137_1_1 (12935)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12906  %tmp_15_137_1_1 = mul nsw i32 %A_1_load_412, %B_1_load_39

ST_211: A_1_load_418 (12937)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12908  %A_1_load_418 = load i32* %A_1_addr_418, align 4

ST_211: A_1_load_419 (12941)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12912  %A_1_load_419 = load i32* %A_1_addr_419, align 4

ST_211: tmp_15_137_2 (12943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12914  %tmp_15_137_2 = mul nsw i32 %A_2_load_411, %B_2_load_36

ST_211: tmp_15_137_2_0_1 (12944)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12915  %tmp_15_137_2_0_1 = mul nsw i32 %A_2_load_414, %B_2_load_37

ST_211: A_2_load_417 (12945)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12916  %A_2_load_417 = load i32* %A_2_addr_417, align 4

ST_211: tmp_15_137_2_0_2 (12946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12917  %tmp_15_137_2_0_2 = mul nsw i32 %A_2_load_417, %B_2_load_38

ST_211: tmp_15_137_2_1 (12947)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12918  %tmp_15_137_2_1 = mul nsw i32 %A_2_load_412, %B_2_load_39

ST_211: tmp_15_137_2_1_1 (12948)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12919  %tmp_15_137_2_1_1 = mul nsw i32 %A_2_load_415, %B_2_load_40

ST_211: A_2_load_418 (12949)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12920  %A_2_load_418 = load i32* %A_2_addr_418, align 4

ST_211: A_2_load_419 (12953)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12924  %A_2_load_419 = load i32* %A_2_addr_419, align 4

ST_211: tmp3437 (12963)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12934  %tmp3437 = add i32 %tmp_15_137_1_1, %tmp_15_137_1_0_2

ST_211: tmp3435 (12964)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12935  %tmp3435 = add i32 %tmp3436, %tmp3437

ST_211: tmp3444 (12970)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12941  %tmp3444 = add i32 %tmp_15_137_2_0_1, %tmp_15_137_2

ST_211: tmp3447 (12973)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12944  %tmp3447 = add i32 %tmp_15_137_2_1_1, %tmp_15_137_2_1

ST_211: tmp3446 (12974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12945  %tmp3446 = add i32 %tmp_15_137_2_0_2, %tmp3447

ST_211: tmp_15_138_1_0_1 (12995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12966  %tmp_15_138_1_0_1 = mul nsw i32 %A_1_load_417, %B_1_load_37

ST_211: tmp_15_138_2 (13006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12977  %tmp_15_138_2 = mul nsw i32 %A_2_load_414, %B_2_load_36

ST_211: tmp_15_138_2_0_1 (13007)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12978  %tmp_15_138_2_0_1 = mul nsw i32 %A_2_load_417, %B_2_load_37

ST_211: tmp3461 (13025)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12996  %tmp3461 = add i32 %tmp_15_138_1_0_1, %tmp_15_138_1

ST_211: tmp3469 (13033)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13004  %tmp3469 = add i32 %tmp_15_138_2_0_1, %tmp_15_138_2

ST_211: tmp_15_139_2 (13079)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13050  %tmp_15_139_2 = mul nsw i32 %A_2_load_417, %B_2_load_36


 <State 212>: 8.21ns
ST_212: tmp_154 (511)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:482  %tmp_154 = add i17 %tmp_14, 140

ST_212: tmp_156_cast (512)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:483  %tmp_156_cast = sext i17 %tmp_154 to i64

ST_212: A_0_addr_420 (513)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:484  %A_0_addr_420 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_156_cast

ST_212: A_1_addr_420 (903)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:874  %A_1_addr_420 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_156_cast

ST_212: A_2_addr_420 (1127)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1098  %A_2_addr_420 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_156_cast

ST_212: tmp_375 (1621)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1592  %tmp_375 = add i22 %tmp_239, 136

ST_212: tmp_377_cast (1622)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1593  %tmp_377_cast = sext i22 %tmp_375 to i64

ST_212: C_addr_136 (1623)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1594  %C_addr_136 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_377_cast

ST_212: tmp_604 (2313)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2284  %tmp_604 = add i17 %tmp_464, 140

ST_212: tmp_605_cast (2314)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2285  %tmp_605_cast = sext i17 %tmp_604 to i64

ST_212: A_0_addr_421 (2315)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2286  %A_0_addr_421 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_605_cast

ST_212: A_1_addr_421 (2705)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2676  %A_1_addr_421 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_605_cast

ST_212: A_2_addr_421 (2929)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2900  %A_2_addr_421 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_605_cast

ST_212: StgValue_13304 (12918)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12889  store i32 %result_3_136_2_2_2, i32* %C_addr_136, align 4

ST_212: tmp_15_136 (12919)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12890  %tmp_15_136 = mul nsw i32 %A_0_load_411, %B_0_load_45

ST_212: tmp_15_137_0_0_1 (12920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12891  %tmp_15_137_0_0_1 = mul nsw i32 %A_0_load_414, %B_0_load_46

ST_212: tmp_15_137_0_0_2 (12922)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12893  %tmp_15_137_0_0_2 = mul nsw i32 %A_0_load_417, %B_0_load_47

ST_212: tmp_15_137_0_1 (12923)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12894  %tmp_15_137_0_1 = mul nsw i32 %A_0_load_412, %B_0_load_48

ST_212: tmp_15_137_0_1_1 (12924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12895  %tmp_15_137_0_1_1 = mul nsw i32 %A_0_load_415, %B_0_load_49

ST_212: A_0_load_418 (12925)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12896  %A_0_load_418 = load i32* %A_0_addr_418, align 4

ST_212: tmp_15_137_0_1_2 (12926)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12897  %tmp_15_137_0_1_2 = mul nsw i32 %A_0_load_418, %B_0_load_50

ST_212: tmp_15_137_0_2 (12927)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12898  %tmp_15_137_0_2 = mul nsw i32 %A_0_load_413, %B_0_load_42

ST_212: tmp_15_137_0_2_1 (12928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12899  %tmp_15_137_0_2_1 = mul nsw i32 %A_0_load_416, %B_0_load_43

ST_212: A_0_load_419 (12929)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12900  %A_0_load_419 = load i32* %A_0_addr_419, align 4

ST_212: tmp_15_137_0_2_2 (12930)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12901  %tmp_15_137_0_2_2 = mul nsw i32 %A_0_load_419, %B_0_load_44

ST_212: tmp_15_137_1_1_1 (12936)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12907  %tmp_15_137_1_1_1 = mul nsw i32 %A_1_load_415, %B_1_load_40

ST_212: A_1_load_418 (12937)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12908  %A_1_load_418 = load i32* %A_1_addr_418, align 4

ST_212: tmp_15_137_1_1_2 (12938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12909  %tmp_15_137_1_1_2 = mul nsw i32 %A_1_load_418, %B_1_load_41

ST_212: tmp_15_137_1_2 (12939)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12910  %tmp_15_137_1_2 = mul nsw i32 %A_1_load_413, %B_1_load_42

ST_212: tmp_15_137_1_2_1 (12940)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12911  %tmp_15_137_1_2_1 = mul nsw i32 %A_1_load_416, %B_1_load_43

ST_212: A_1_load_419 (12941)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12912  %A_1_load_419 = load i32* %A_1_addr_419, align 4

ST_212: tmp_15_137_1_2_2 (12942)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12913  %tmp_15_137_1_2_2 = mul nsw i32 %A_1_load_419, %B_1_load_44

ST_212: A_2_load_418 (12949)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12920  %A_2_load_418 = load i32* %A_2_addr_418, align 4

ST_212: tmp_15_137_2_1_2 (12950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12921  %tmp_15_137_2_1_2 = mul nsw i32 %A_2_load_418, %B_2_load_41

ST_212: tmp_15_137_2_2 (12951)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12922  %tmp_15_137_2_2 = mul nsw i32 %A_2_load_413, %B_2_load_42

ST_212: tmp_15_137_2_2_1 (12952)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12923  %tmp_15_137_2_2_1 = mul nsw i32 %A_2_load_416, %B_2_load_43

ST_212: A_2_load_419 (12953)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12924  %A_2_load_419 = load i32* %A_2_addr_419, align 4

ST_212: tmp_15_137_2_2_2 (12954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12925  %tmp_15_137_2_2_2 = mul nsw i32 %A_2_load_419, %B_2_load_44

ST_212: tmp3429 (12955)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12926  %tmp3429 = add i32 %tmp_15_137_0_0_2, %tmp_15_136

ST_212: tmp3428 (12956)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12927  %tmp3428 = add i32 %tmp_15_137_0_0_1, %tmp3429

ST_212: tmp3431 (12957)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12928  %tmp3431 = add i32 %tmp_15_137_0_1_2, %tmp_15_137_0_1_1

ST_212: tmp3430 (12958)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12929  %tmp3430 = add i32 %tmp_15_137_0_1, %tmp3431

ST_212: tmp3427 (12959)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12930  %tmp3427 = add i32 %tmp3428, %tmp3430

ST_212: tmp3434 (12960)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12931  %tmp3434 = add i32 %tmp_15_137_0_2_2, %tmp_15_137_0_2_1

ST_212: tmp3433 (12961)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12932  %tmp3433 = add i32 %tmp_15_137_0_2, %tmp3434

ST_212: tmp3432 (12965)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12936  %tmp3432 = add i32 %tmp3433, %tmp3435

ST_212: tmp3426 (12966)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12937  %tmp3426 = add i32 %tmp3427, %tmp3432

ST_212: tmp3441 (12967)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12938  %tmp3441 = add i32 %tmp_15_137_1_2, %tmp_15_137_1_1_2

ST_212: tmp3440 (12968)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12939  %tmp3440 = add i32 %tmp_15_137_1_1_1, %tmp3441

ST_212: tmp3443 (12969)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12940  %tmp3443 = add i32 %tmp_15_137_1_2_2, %tmp_15_137_1_2_1

ST_212: tmp3442 (12971)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12942  %tmp3442 = add i32 %tmp3443, %tmp3444

ST_212: tmp3439 (12972)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12943  %tmp3439 = add i32 %tmp3440, %tmp3442

ST_212: tmp3449 (12975)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12946  %tmp3449 = add i32 %tmp_15_137_2_2, %tmp_15_137_2_1_2

ST_212: tmp3450 (12976)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12947  %tmp3450 = add i32 %tmp_15_137_2_2_2, %tmp_15_137_2_2_1

ST_212: tmp3448 (12977)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12948  %tmp3448 = add i32 %tmp3449, %tmp3450

ST_212: tmp3445 (12978)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12949  %tmp3445 = add i32 %tmp3446, %tmp3448

ST_212: tmp3438 (12979)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12950  %tmp3438 = add i32 %tmp3439, %tmp3445

ST_212: result_3_137_2_2_2 (12980)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12951  %result_3_137_2_2_2 = add nsw i32 %tmp3426, %tmp3438

ST_212: A_0_load_420 (12984)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12955  %A_0_load_420 = load i32* %A_0_addr_420, align 4

ST_212: A_0_load_421 (12988)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12959  %A_0_load_421 = load i32* %A_0_addr_421, align 4

ST_212: tmp_15_138_0_2 (12990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12961  %tmp_15_138_0_2 = mul nsw i32 %A_0_load_416, %B_0_load_42

ST_212: A_1_load_420 (12996)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12967  %A_1_load_420 = load i32* %A_1_addr_420, align 4

ST_212: tmp_15_138_1_1 (12998)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12969  %tmp_15_138_1_1 = mul nsw i32 %A_1_load_415, %B_1_load_39

ST_212: A_1_load_421 (13000)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12971  %A_1_load_421 = load i32* %A_1_addr_421, align 4

ST_212: tmp_15_138_1_2 (13002)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12973  %tmp_15_138_1_2 = mul nsw i32 %A_1_load_416, %B_1_load_42

ST_212: A_2_load_420 (13008)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12979  %A_2_load_420 = load i32* %A_2_addr_420, align 4

ST_212: A_2_load_421 (13012)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12983  %A_2_load_421 = load i32* %A_2_addr_421, align 4

ST_212: tmp_15_138_2_2 (13014)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12985  %tmp_15_138_2_2 = mul nsw i32 %A_2_load_416, %B_2_load_42


 <State 213>: 7.32ns
ST_213: tmp_155 (514)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:485  %tmp_155 = add i17 %tmp_14, 141

ST_213: tmp_157_cast (515)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:486  %tmp_157_cast = sext i17 %tmp_155 to i64

ST_213: A_0_addr_423 (516)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:487  %A_0_addr_423 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_157_cast

ST_213: A_1_addr_423 (904)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:875  %A_1_addr_423 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_157_cast

ST_213: A_2_addr_423 (1128)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1099  %A_2_addr_423 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_157_cast

ST_213: tmp_376 (1624)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1595  %tmp_376 = add i22 %tmp_239, 137

ST_213: tmp_378_cast (1625)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1596  %tmp_378_cast = sext i22 %tmp_376 to i64

ST_213: C_addr_137 (1626)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1597  %C_addr_137 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_378_cast

ST_213: tmp_830 (3447)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3418  %tmp_830 = add i17 %tmp_690, 140

ST_213: tmp_831_cast (3448)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3419  %tmp_831_cast = sext i17 %tmp_830 to i64

ST_213: A_0_addr_422 (3449)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3420  %A_0_addr_422 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_831_cast

ST_213: A_1_addr_422 (3839)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3810  %A_1_addr_422 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_831_cast

ST_213: A_2_addr_422 (4063)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4034  %A_2_addr_422 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_831_cast

ST_213: StgValue_13372 (12918)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12889  store i32 %result_3_136_2_2_2, i32* %C_addr_136, align 4

ST_213: StgValue_13373 (12981)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12952  store i32 %result_3_137_2_2_2, i32* %C_addr_137, align 4

ST_213: tmp_15_137 (12982)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12953  %tmp_15_137 = mul nsw i32 %A_0_load_414, %B_0_load_45

ST_213: tmp_15_138_0_0_1 (12983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12954  %tmp_15_138_0_0_1 = mul nsw i32 %A_0_load_417, %B_0_load_46

ST_213: A_0_load_420 (12984)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12955  %A_0_load_420 = load i32* %A_0_addr_420, align 4

ST_213: tmp_15_138_0_0_2 (12985)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12956  %tmp_15_138_0_0_2 = mul nsw i32 %A_0_load_420, %B_0_load_47

ST_213: tmp_15_138_0_1 (12986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12957  %tmp_15_138_0_1 = mul nsw i32 %A_0_load_415, %B_0_load_48

ST_213: tmp_15_138_0_1_1 (12987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12958  %tmp_15_138_0_1_1 = mul nsw i32 %A_0_load_418, %B_0_load_49

ST_213: A_0_load_421 (12988)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12959  %A_0_load_421 = load i32* %A_0_addr_421, align 4

ST_213: tmp_15_138_0_1_2 (12989)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12960  %tmp_15_138_0_1_2 = mul nsw i32 %A_0_load_421, %B_0_load_50

ST_213: A_0_load_422 (12992)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12963  %A_0_load_422 = load i32* %A_0_addr_422, align 4

ST_213: A_1_load_420 (12996)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12967  %A_1_load_420 = load i32* %A_1_addr_420, align 4

ST_213: tmp_15_138_1_0_2 (12997)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12968  %tmp_15_138_1_0_2 = mul nsw i32 %A_1_load_420, %B_1_load_38

ST_213: tmp_15_138_1_1_1 (12999)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12970  %tmp_15_138_1_1_1 = mul nsw i32 %A_1_load_418, %B_1_load_40

ST_213: A_1_load_421 (13000)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12971  %A_1_load_421 = load i32* %A_1_addr_421, align 4

ST_213: tmp_15_138_1_1_2 (13001)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12972  %tmp_15_138_1_1_2 = mul nsw i32 %A_1_load_421, %B_1_load_41

ST_213: A_1_load_422 (13004)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12975  %A_1_load_422 = load i32* %A_1_addr_422, align 4

ST_213: A_2_load_420 (13008)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12979  %A_2_load_420 = load i32* %A_2_addr_420, align 4

ST_213: tmp_15_138_2_0_2 (13009)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12980  %tmp_15_138_2_0_2 = mul nsw i32 %A_2_load_420, %B_2_load_38

ST_213: tmp_15_138_2_1 (13010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12981  %tmp_15_138_2_1 = mul nsw i32 %A_2_load_415, %B_2_load_39

ST_213: tmp_15_138_2_1_1 (13011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12982  %tmp_15_138_2_1_1 = mul nsw i32 %A_2_load_418, %B_2_load_40

ST_213: A_2_load_421 (13012)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12983  %A_2_load_421 = load i32* %A_2_addr_421, align 4

ST_213: A_2_load_422 (13016)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12987  %A_2_load_422 = load i32* %A_2_addr_422, align 4

ST_213: tmp3454 (13018)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12989  %tmp3454 = add i32 %tmp_15_138_0_0_2, %tmp_15_137

ST_213: tmp3453 (13019)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12990  %tmp3453 = add i32 %tmp_15_138_0_0_1, %tmp3454

ST_213: tmp3456 (13020)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12991  %tmp3456 = add i32 %tmp_15_138_0_1_2, %tmp_15_138_0_1_1

ST_213: tmp3455 (13021)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12992  %tmp3455 = add i32 %tmp_15_138_0_1, %tmp3456

ST_213: tmp3452 (13022)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12993  %tmp3452 = add i32 %tmp3453, %tmp3455

ST_213: tmp3462 (13026)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12997  %tmp3462 = add i32 %tmp_15_138_1_1, %tmp_15_138_1_0_2

ST_213: tmp3460 (13027)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12998  %tmp3460 = add i32 %tmp3461, %tmp3462

ST_213: tmp3466 (13030)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13001  %tmp3466 = add i32 %tmp_15_138_1_2, %tmp_15_138_1_1_2

ST_213: tmp3465 (13031)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13002  %tmp3465 = add i32 %tmp_15_138_1_1_1, %tmp3466

ST_213: tmp3472 (13036)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13007  %tmp3472 = add i32 %tmp_15_138_2_1_1, %tmp_15_138_2_1

ST_213: tmp3471 (13037)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13008  %tmp3471 = add i32 %tmp_15_138_2_0_2, %tmp3472

ST_213: A_0_load_423 (13047)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13018  %A_0_load_423 = load i32* %A_0_addr_423, align 4

ST_213: B_1_load_45 (13060)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13031  %B_1_load_45 = load i32* %B_1_addr, align 4

ST_213: A_1_load_423 (13064)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13035  %A_1_load_423 = load i32* %A_1_addr_423, align 4

ST_213: tmp_15_139_2_0_1 (13080)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13051  %tmp_15_139_2_0_1 = mul nsw i32 %A_2_load_420, %B_2_load_37

ST_213: A_2_load_423 (13081)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13052  %A_2_load_423 = load i32* %A_2_addr_423, align 4

ST_213: tmp_15_139_2_1 (13083)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13054  %tmp_15_139_2_1 = mul nsw i32 %A_2_load_418, %B_2_load_39

ST_213: tmp3494 (13106)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13077  %tmp3494 = add i32 %tmp_15_139_2_0_1, %tmp_15_139_2


 <State 214>: 8.21ns
ST_214: tmp_605 (2316)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2287  %tmp_605 = add i17 %tmp_464, 141

ST_214: tmp_606_cast (2317)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2288  %tmp_606_cast = sext i17 %tmp_605 to i64

ST_214: A_0_addr_424 (2318)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2289  %A_0_addr_424 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_606_cast

ST_214: A_1_addr_424 (2706)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2677  %A_1_addr_424 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_606_cast

ST_214: A_2_addr_424 (2930)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2901  %A_2_addr_424 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_606_cast

ST_214: tmp_831 (3450)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3421  %tmp_831 = add i17 %tmp_690, 141

ST_214: tmp_832_cast (3451)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3422  %tmp_832_cast = sext i17 %tmp_831 to i64

ST_214: A_0_addr_425 (3452)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3423  %A_0_addr_425 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_832_cast

ST_214: A_1_addr_425 (3840)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3811  %A_1_addr_425 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_832_cast

ST_214: A_2_addr_425 (4064)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4035  %A_2_addr_425 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_832_cast

ST_214: StgValue_13423 (12981)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:12952  store i32 %result_3_137_2_2_2, i32* %C_addr_137, align 4

ST_214: tmp_15_138_0_2_1 (12991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12962  %tmp_15_138_0_2_1 = mul nsw i32 %A_0_load_419, %B_0_load_43

ST_214: A_0_load_422 (12992)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12963  %A_0_load_422 = load i32* %A_0_addr_422, align 4

ST_214: tmp_15_138_0_2_2 (12993)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12964  %tmp_15_138_0_2_2 = mul nsw i32 %A_0_load_422, %B_0_load_44

ST_214: tmp_15_138_1_2_1 (13003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12974  %tmp_15_138_1_2_1 = mul nsw i32 %A_1_load_419, %B_1_load_43

ST_214: A_1_load_422 (13004)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12975  %A_1_load_422 = load i32* %A_1_addr_422, align 4

ST_214: tmp_15_138_1_2_2 (13005)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12976  %tmp_15_138_1_2_2 = mul nsw i32 %A_1_load_422, %B_1_load_44

ST_214: tmp_15_138_2_1_2 (13013)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12984  %tmp_15_138_2_1_2 = mul nsw i32 %A_2_load_421, %B_2_load_41

ST_214: tmp_15_138_2_2_1 (13015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12986  %tmp_15_138_2_2_1 = mul nsw i32 %A_2_load_419, %B_2_load_43

ST_214: A_2_load_422 (13016)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12987  %A_2_load_422 = load i32* %A_2_addr_422, align 4

ST_214: tmp_15_138_2_2_2 (13017)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12988  %tmp_15_138_2_2_2 = mul nsw i32 %A_2_load_422, %B_2_load_44

ST_214: tmp3459 (13023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12994  %tmp3459 = add i32 %tmp_15_138_0_2_2, %tmp_15_138_0_2_1

ST_214: tmp3458 (13024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12995  %tmp3458 = add i32 %tmp_15_138_0_2, %tmp3459

ST_214: tmp3457 (13028)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:12999  %tmp3457 = add i32 %tmp3458, %tmp3460

ST_214: tmp3451 (13029)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13000  %tmp3451 = add i32 %tmp3452, %tmp3457

ST_214: tmp3468 (13032)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13003  %tmp3468 = add i32 %tmp_15_138_1_2_2, %tmp_15_138_1_2_1

ST_214: tmp3467 (13034)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13005  %tmp3467 = add i32 %tmp3468, %tmp3469

ST_214: tmp3464 (13035)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13006  %tmp3464 = add i32 %tmp3465, %tmp3467

ST_214: tmp3474 (13038)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13009  %tmp3474 = add i32 %tmp_15_138_2_2, %tmp_15_138_2_1_2

ST_214: tmp3475 (13039)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13010  %tmp3475 = add i32 %tmp_15_138_2_2_2, %tmp_15_138_2_2_1

ST_214: tmp3473 (13040)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13011  %tmp3473 = add i32 %tmp3474, %tmp3475

ST_214: tmp3470 (13041)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13012  %tmp3470 = add i32 %tmp3471, %tmp3473

ST_214: tmp3463 (13042)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13013  %tmp3463 = add i32 %tmp3464, %tmp3470

ST_214: result_3_138_2_2_2 (13043)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13014  %result_3_138_2_2_2 = add nsw i32 %tmp3451, %tmp3463

ST_214: tmp_15_138 (13045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13016  %tmp_15_138 = mul nsw i32 %A_0_load_417, %B_0_load_45

ST_214: tmp_15_139_0_0_1 (13046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13017  %tmp_15_139_0_0_1 = mul nsw i32 %A_0_load_420, %B_0_load_46

ST_214: A_0_load_423 (13047)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13018  %A_0_load_423 = load i32* %A_0_addr_423, align 4

ST_214: tmp_15_139_0_0_2 (13048)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13019  %tmp_15_139_0_0_2 = mul nsw i32 %A_0_load_423, %B_0_load_47

ST_214: A_0_load_424 (13051)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13022  %A_0_load_424 = load i32* %A_0_addr_424, align 4

ST_214: A_0_load_425 (13057)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13028  %A_0_load_425 = load i32* %A_0_addr_425, align 4

ST_214: B_1_load_45 (13060)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13031  %B_1_load_45 = load i32* %B_1_addr, align 4

ST_214: B_1_load_46 (13062)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13033  %B_1_load_46 = load i32* %B_1_addr_1, align 4

ST_214: A_1_load_423 (13064)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13035  %A_1_load_423 = load i32* %A_1_addr_423, align 4

ST_214: B_1_load_47 (13065)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13036  %B_1_load_47 = load i32* %B_1_addr_2, align 4

ST_214: A_1_load_424 (13071)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13042  %A_1_load_424 = load i32* %A_1_addr_424, align 4

ST_214: A_1_load_425 (13077)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13048  %A_1_load_425 = load i32* %A_1_addr_425, align 4

ST_214: A_2_load_423 (13081)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13052  %A_2_load_423 = load i32* %A_2_addr_423, align 4

ST_214: tmp_15_139_2_0_2 (13082)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13053  %tmp_15_139_2_0_2 = mul nsw i32 %A_2_load_423, %B_2_load_38

ST_214: tmp_15_139_2_1_1 (13084)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13055  %tmp_15_139_2_1_1 = mul nsw i32 %A_2_load_421, %B_2_load_40

ST_214: A_2_load_424 (13085)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13056  %A_2_load_424 = load i32* %A_2_addr_424, align 4

ST_214: tmp_15_139_2_2 (13087)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13058  %tmp_15_139_2_2 = mul nsw i32 %A_2_load_419, %B_2_load_42

ST_214: tmp_15_139_2_2_1 (13088)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13059  %tmp_15_139_2_2_1 = mul nsw i32 %A_2_load_422, %B_2_load_43

ST_214: A_2_load_425 (13089)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13060  %A_2_load_425 = load i32* %A_2_addr_425, align 4

ST_214: tmp3479 (13091)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13062  %tmp3479 = add i32 %tmp_15_139_0_0_2, %tmp_15_138

ST_214: tmp3478 (13092)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13063  %tmp3478 = add i32 %tmp_15_139_0_0_1, %tmp3479

ST_214: tmp3497 (13109)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13080  %tmp3497 = add i32 %tmp_15_139_2_1_1, %tmp_15_139_2_1

ST_214: tmp3496 (13110)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13081  %tmp3496 = add i32 %tmp_15_139_2_0_2, %tmp3497

ST_214: B_2_load_45 (13144)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13115  %B_2_load_45 = load i32* %B_2_addr, align 4


 <State 215>: 7.32ns
ST_215: tmp_156 (517)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:488  %tmp_156 = add i17 %tmp_14, 142

ST_215: tmp_158_cast (518)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:489  %tmp_158_cast = sext i17 %tmp_156 to i64

ST_215: A_0_addr_426 (519)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:490  %A_0_addr_426 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_158_cast

ST_215: A_1_addr_426 (905)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:876  %A_1_addr_426 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_158_cast

ST_215: A_2_addr_426 (1129)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1100  %A_2_addr_426 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_158_cast

ST_215: tmp_377 (1627)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1598  %tmp_377 = add i22 %tmp_239, 138

ST_215: tmp_379_cast (1628)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1599  %tmp_379_cast = sext i22 %tmp_377 to i64

ST_215: C_addr_138 (1629)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1600  %C_addr_138 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_379_cast

ST_215: tmp_606 (2319)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2290  %tmp_606 = add i17 %tmp_464, 142

ST_215: tmp_607_cast (2320)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2291  %tmp_607_cast = sext i17 %tmp_606 to i64

ST_215: A_0_addr_427 (2321)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2292  %A_0_addr_427 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_607_cast

ST_215: A_1_addr_427 (2707)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2678  %A_1_addr_427 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_607_cast

ST_215: A_2_addr_427 (2931)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2902  %A_2_addr_427 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_607_cast

ST_215: StgValue_13484 (13044)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13015  store i32 %result_3_138_2_2_2, i32* %C_addr_138, align 4

ST_215: tmp_15_139_0_1 (13049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13020  %tmp_15_139_0_1 = mul nsw i32 %A_0_load_418, %B_0_load_48

ST_215: tmp_15_139_0_1_1 (13050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13021  %tmp_15_139_0_1_1 = mul nsw i32 %A_0_load_421, %B_0_load_49

ST_215: A_0_load_424 (13051)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13022  %A_0_load_424 = load i32* %A_0_addr_424, align 4

ST_215: tmp_15_139_0_1_2 (13052)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13023  %tmp_15_139_0_1_2 = mul nsw i32 %A_0_load_424, %B_0_load_50

ST_215: B_0_load_51 (13053)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13024  %B_0_load_51 = load i32* %B_0_addr_6, align 4

ST_215: A_0_load_425 (13057)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13028  %A_0_load_425 = load i32* %A_0_addr_425, align 4

ST_215: B_1_load_46 (13062)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13033  %B_1_load_46 = load i32* %B_1_addr_1, align 4

ST_215: B_1_load_47 (13065)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13036  %B_1_load_47 = load i32* %B_1_addr_2, align 4

ST_215: B_1_load_48 (13067)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13038  %B_1_load_48 = load i32* %B_1_addr_3, align 4

ST_215: B_1_load_49 (13069)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13040  %B_1_load_49 = load i32* %B_1_addr_4, align 4

ST_215: A_1_load_424 (13071)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13042  %A_1_load_424 = load i32* %A_1_addr_424, align 4

ST_215: tmp_15_139_1_2_1 (13076)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13047  %tmp_15_139_1_2_1 = mul nsw i32 %A_1_load_422, %B_1_load_43

ST_215: A_1_load_425 (13077)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13048  %A_1_load_425 = load i32* %A_1_addr_425, align 4

ST_215: tmp_15_139_1_2_2 (13078)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13049  %tmp_15_139_1_2_2 = mul nsw i32 %A_1_load_425, %B_1_load_44

ST_215: A_2_load_424 (13085)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13056  %A_2_load_424 = load i32* %A_2_addr_424, align 4

ST_215: tmp_15_139_2_1_2 (13086)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13057  %tmp_15_139_2_1_2 = mul nsw i32 %A_2_load_424, %B_2_load_41

ST_215: A_2_load_425 (13089)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13060  %A_2_load_425 = load i32* %A_2_addr_425, align 4

ST_215: tmp_15_139_2_2_2 (13090)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13061  %tmp_15_139_2_2_2 = mul nsw i32 %A_2_load_425, %B_2_load_44

ST_215: tmp3481 (13093)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13064  %tmp3481 = add i32 %tmp_15_139_0_1_2, %tmp_15_139_0_1_1

ST_215: tmp3480 (13094)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13065  %tmp3480 = add i32 %tmp_15_139_0_1, %tmp3481

ST_215: tmp3477 (13095)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13066  %tmp3477 = add i32 %tmp3478, %tmp3480

ST_215: tmp3493 (13105)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13076  %tmp3493 = add i32 %tmp_15_139_1_2_2, %tmp_15_139_1_2_1

ST_215: tmp3499 (13111)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13082  %tmp3499 = add i32 %tmp_15_139_2_2, %tmp_15_139_2_1_2

ST_215: tmp3500 (13112)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13083  %tmp3500 = add i32 %tmp_15_139_2_2_2, %tmp_15_139_2_2_1

ST_215: tmp3498 (13113)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13084  %tmp3498 = add i32 %tmp3499, %tmp3500

ST_215: tmp3495 (13114)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13085  %tmp3495 = add i32 %tmp3496, %tmp3498

ST_215: A_0_load_426 (13120)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13091  %A_0_load_426 = load i32* %A_0_addr_426, align 4

ST_215: A_0_load_427 (13124)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13095  %A_0_load_427 = load i32* %A_0_addr_427, align 4

ST_215: A_1_load_426 (13132)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13103  %A_1_load_426 = load i32* %A_1_addr_426, align 4

ST_215: A_1_load_427 (13136)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13107  %A_1_load_427 = load i32* %A_1_addr_427, align 4

ST_215: B_2_load_45 (13144)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13115  %B_2_load_45 = load i32* %B_2_addr, align 4

ST_215: B_2_load_46 (13146)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13117  %B_2_load_46 = load i32* %B_2_addr_1, align 4

ST_215: A_2_load_426 (13148)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13119  %A_2_load_426 = load i32* %A_2_addr_426, align 4

ST_215: B_2_load_47 (13149)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13120  %B_2_load_47 = load i32* %B_2_addr_2, align 4

ST_215: A_2_load_427 (13155)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13126  %A_2_load_427 = load i32* %A_2_addr_427, align 4


 <State 216>: 7.32ns
ST_216: tmp_157 (520)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:491  %tmp_157 = add i17 %tmp_14, 143

ST_216: tmp_159_cast (521)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:492  %tmp_159_cast = sext i17 %tmp_157 to i64

ST_216: A_0_addr_429 (522)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:493  %A_0_addr_429 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_159_cast

ST_216: A_1_addr_429 (906)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:877  %A_1_addr_429 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_159_cast

ST_216: A_2_addr_429 (1130)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1101  %A_2_addr_429 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_159_cast

ST_216: tmp_832 (3453)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3424  %tmp_832 = add i17 %tmp_690, 142

ST_216: tmp_833_cast (3454)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3425  %tmp_833_cast = sext i17 %tmp_832 to i64

ST_216: A_0_addr_428 (3455)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3426  %A_0_addr_428 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_833_cast

ST_216: A_1_addr_428 (3841)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3812  %A_1_addr_428 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_833_cast

ST_216: A_2_addr_428 (4065)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4036  %A_2_addr_428 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_833_cast

ST_216: StgValue_13530 (13044)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13015  store i32 %result_3_138_2_2_2, i32* %C_addr_138, align 4

ST_216: B_0_load_51 (13053)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13024  %B_0_load_51 = load i32* %B_0_addr_6, align 4

ST_216: B_0_load_52 (13055)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13026  %B_0_load_52 = load i32* %B_0_addr_7, align 4

ST_216: B_0_load_53 (13058)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13029  %B_0_load_53 = load i32* %B_0_addr_8, align 4

ST_216: tmp_15_139_1 (13061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13032  %tmp_15_139_1 = mul nsw i32 %A_1_load_417, %B_1_load_45

ST_216: tmp_15_139_1_0_1 (13063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13034  %tmp_15_139_1_0_1 = mul nsw i32 %A_1_load_420, %B_1_load_46

ST_216: tmp_15_139_1_0_2 (13066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13037  %tmp_15_139_1_0_2 = mul nsw i32 %A_1_load_423, %B_1_load_47

ST_216: B_1_load_48 (13067)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13038  %B_1_load_48 = load i32* %B_1_addr_3, align 4

ST_216: tmp_15_139_1_1 (13068)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13039  %tmp_15_139_1_1 = mul nsw i32 %A_1_load_418, %B_1_load_48

ST_216: B_1_load_49 (13069)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13040  %B_1_load_49 = load i32* %B_1_addr_4, align 4

ST_216: B_1_load_50 (13072)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13043  %B_1_load_50 = load i32* %B_1_addr_5, align 4

ST_216: B_1_load_51 (13074)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13045  %B_1_load_51 = load i32* %B_1_addr_6, align 4

ST_216: tmp3486 (13098)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13069  %tmp3486 = add i32 %tmp_15_139_1_0_1, %tmp_15_139_1

ST_216: tmp3487 (13099)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13070  %tmp3487 = add i32 %tmp_15_139_1_1, %tmp_15_139_1_0_2

ST_216: tmp3485 (13100)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13071  %tmp3485 = add i32 %tmp3486, %tmp3487

ST_216: tmp_15_139 (13118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13089  %tmp_15_139 = mul nsw i32 %A_0_load_420, %B_0_load_45

ST_216: tmp_15_140_0_0_1 (13119)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13090  %tmp_15_140_0_0_1 = mul nsw i32 %A_0_load_423, %B_0_load_46

ST_216: A_0_load_426 (13120)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13091  %A_0_load_426 = load i32* %A_0_addr_426, align 4

ST_216: tmp_15_140_0_0_2 (13121)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13092  %tmp_15_140_0_0_2 = mul nsw i32 %A_0_load_426, %B_0_load_47

ST_216: tmp_15_140_0_1 (13122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13093  %tmp_15_140_0_1 = mul nsw i32 %A_0_load_421, %B_0_load_48

ST_216: tmp_15_140_0_1_1 (13123)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13094  %tmp_15_140_0_1_1 = mul nsw i32 %A_0_load_424, %B_0_load_49

ST_216: A_0_load_427 (13124)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13095  %A_0_load_427 = load i32* %A_0_addr_427, align 4

ST_216: tmp_15_140_0_1_2 (13125)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13096  %tmp_15_140_0_1_2 = mul nsw i32 %A_0_load_427, %B_0_load_50

ST_216: A_0_load_428 (13128)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13099  %A_0_load_428 = load i32* %A_0_addr_428, align 4

ST_216: tmp_15_140_1 (13130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13101  %tmp_15_140_1 = mul nsw i32 %A_1_load_420, %B_1_load_45

ST_216: tmp_15_140_1_0_1 (13131)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13102  %tmp_15_140_1_0_1 = mul nsw i32 %A_1_load_423, %B_1_load_46

ST_216: A_1_load_426 (13132)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13103  %A_1_load_426 = load i32* %A_1_addr_426, align 4

ST_216: tmp_15_140_1_0_2 (13133)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13104  %tmp_15_140_1_0_2 = mul nsw i32 %A_1_load_426, %B_1_load_47

ST_216: tmp_15_140_1_1 (13134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13105  %tmp_15_140_1_1 = mul nsw i32 %A_1_load_421, %B_1_load_48

ST_216: A_1_load_427 (13136)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13107  %A_1_load_427 = load i32* %A_1_addr_427, align 4

ST_216: A_1_load_428 (13141)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13112  %A_1_load_428 = load i32* %A_1_addr_428, align 4

ST_216: B_2_load_46 (13146)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13117  %B_2_load_46 = load i32* %B_2_addr_1, align 4

ST_216: A_2_load_426 (13148)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13119  %A_2_load_426 = load i32* %A_2_addr_426, align 4

ST_216: B_2_load_47 (13149)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13120  %B_2_load_47 = load i32* %B_2_addr_2, align 4

ST_216: B_2_load_48 (13151)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13122  %B_2_load_48 = load i32* %B_2_addr_3, align 4

ST_216: B_2_load_49 (13153)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13124  %B_2_load_49 = load i32* %B_2_addr_4, align 4

ST_216: A_2_load_427 (13155)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13126  %A_2_load_427 = load i32* %A_2_addr_427, align 4

ST_216: A_2_load_428 (13162)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13133  %A_2_load_428 = load i32* %A_2_addr_428, align 4

ST_216: tmp3504 (13165)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13136  %tmp3504 = add i32 %tmp_15_140_0_0_2, %tmp_15_139

ST_216: tmp3503 (13166)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13137  %tmp3503 = add i32 %tmp_15_140_0_0_1, %tmp3504

ST_216: tmp3506 (13167)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13138  %tmp3506 = add i32 %tmp_15_140_0_1_2, %tmp_15_140_0_1_1

ST_216: tmp3505 (13168)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13139  %tmp3505 = add i32 %tmp_15_140_0_1, %tmp3506

ST_216: tmp3502 (13169)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13140  %tmp3502 = add i32 %tmp3503, %tmp3505

ST_216: tmp3511 (13172)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13143  %tmp3511 = add i32 %tmp_15_140_1_0_1, %tmp_15_140_1

ST_216: tmp3512 (13173)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13144  %tmp3512 = add i32 %tmp_15_140_1_1, %tmp_15_140_1_0_2

ST_216: tmp3510 (13174)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13145  %tmp3510 = add i32 %tmp3511, %tmp3512

ST_216: A_0_load_429 (13194)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13165  %A_0_load_429 = load i32* %A_0_addr_429, align 4

ST_216: A_1_load_429 (13206)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13177  %A_1_load_429 = load i32* %A_1_addr_429, align 4

ST_216: A_2_load_429 (13218)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13189  %A_2_load_429 = load i32* %A_2_addr_429, align 4


 <State 217>: 7.45ns
ST_217: tmp_607 (2322)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2293  %tmp_607 = add i17 %tmp_464, 143

ST_217: tmp_608_cast (2323)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2294  %tmp_608_cast = sext i17 %tmp_607 to i64

ST_217: A_0_addr_430 (2324)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2295  %A_0_addr_430 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_608_cast

ST_217: A_1_addr_430 (2708)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2679  %A_1_addr_430 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_608_cast

ST_217: A_2_addr_430 (2932)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2903  %A_2_addr_430 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_608_cast

ST_217: tmp_833 (3456)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3427  %tmp_833 = add i17 %tmp_690, 143

ST_217: tmp_834_cast (3457)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3428  %tmp_834_cast = sext i17 %tmp_833 to i64

ST_217: A_0_addr_431 (3458)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3429  %A_0_addr_431 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_834_cast

ST_217: A_1_addr_431 (3842)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3813  %A_1_addr_431 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_834_cast

ST_217: A_2_addr_431 (4066)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4037  %A_2_addr_431 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_834_cast

ST_217: tmp_15_139_0_2 (13054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13025  %tmp_15_139_0_2 = mul nsw i32 %A_0_load_419, %B_0_load_51

ST_217: B_0_load_52 (13055)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13026  %B_0_load_52 = load i32* %B_0_addr_7, align 4

ST_217: tmp_15_139_0_2_1 (13056)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13027  %tmp_15_139_0_2_1 = mul nsw i32 %A_0_load_422, %B_0_load_52

ST_217: B_0_load_53 (13058)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13029  %B_0_load_53 = load i32* %B_0_addr_8, align 4

ST_217: tmp_15_139_0_2_2 (13059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13030  %tmp_15_139_0_2_2 = mul nsw i32 %A_0_load_425, %B_0_load_53

ST_217: tmp_15_139_1_1_1 (13070)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13041  %tmp_15_139_1_1_1 = mul nsw i32 %A_1_load_421, %B_1_load_49

ST_217: B_1_load_50 (13072)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13043  %B_1_load_50 = load i32* %B_1_addr_5, align 4

ST_217: tmp_15_139_1_1_2 (13073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13044  %tmp_15_139_1_1_2 = mul nsw i32 %A_1_load_424, %B_1_load_50

ST_217: B_1_load_51 (13074)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13045  %B_1_load_51 = load i32* %B_1_addr_6, align 4

ST_217: tmp_15_139_1_2 (13075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13046  %tmp_15_139_1_2 = mul nsw i32 %A_1_load_419, %B_1_load_51

ST_217: tmp3484 (13096)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13067  %tmp3484 = add i32 %tmp_15_139_0_2_2, %tmp_15_139_0_2_1

ST_217: tmp3483 (13097)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13068  %tmp3483 = add i32 %tmp_15_139_0_2, %tmp3484

ST_217: tmp3482 (13101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13072  %tmp3482 = add i32 %tmp3483, %tmp3485

ST_217: tmp3476 (13102)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13073  %tmp3476 = add i32 %tmp3477, %tmp3482

ST_217: tmp3491 (13103)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13074  %tmp3491 = add i32 %tmp_15_139_1_2, %tmp_15_139_1_1_2

ST_217: tmp3490 (13104)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13075  %tmp3490 = add i32 %tmp_15_139_1_1_1, %tmp3491

ST_217: tmp3492 (13107)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13078  %tmp3492 = add i32 %tmp3493, %tmp3494

ST_217: tmp3489 (13108)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13079  %tmp3489 = add i32 %tmp3490, %tmp3492

ST_217: tmp3488 (13115)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13086  %tmp3488 = add i32 %tmp3489, %tmp3495

ST_217: result_3_139_2_2_2 (13116)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13087  %result_3_139_2_2_2 = add nsw i32 %tmp3476, %tmp3488

ST_217: tmp_15_140_0_2 (13126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13097  %tmp_15_140_0_2 = mul nsw i32 %A_0_load_422, %B_0_load_51

ST_217: tmp_15_140_0_2_1 (13127)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13098  %tmp_15_140_0_2_1 = mul nsw i32 %A_0_load_425, %B_0_load_52

ST_217: A_0_load_428 (13128)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13099  %A_0_load_428 = load i32* %A_0_addr_428, align 4

ST_217: tmp_15_140_0_2_2 (13129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13100  %tmp_15_140_0_2_2 = mul nsw i32 %A_0_load_428, %B_0_load_53

ST_217: tmp_15_140_1_1_1 (13135)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13106  %tmp_15_140_1_1_1 = mul nsw i32 %A_1_load_424, %B_1_load_49

ST_217: tmp_15_140_1_1_2 (13137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13108  %tmp_15_140_1_1_2 = mul nsw i32 %A_1_load_427, %B_1_load_50

ST_217: tmp_15_140_1_2 (13138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13109  %tmp_15_140_1_2 = mul nsw i32 %A_1_load_422, %B_1_load_51

ST_217: A_1_load_428 (13141)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13112  %A_1_load_428 = load i32* %A_1_addr_428, align 4

ST_217: B_2_load_48 (13151)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13122  %B_2_load_48 = load i32* %B_2_addr_3, align 4

ST_217: B_2_load_49 (13153)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13124  %B_2_load_49 = load i32* %B_2_addr_4, align 4

ST_217: B_2_load_50 (13156)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13127  %B_2_load_50 = load i32* %B_2_addr_5, align 4

ST_217: B_2_load_51 (13158)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13129  %B_2_load_51 = load i32* %B_2_addr_6, align 4

ST_217: A_2_load_428 (13162)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13133  %A_2_load_428 = load i32* %A_2_addr_428, align 4

ST_217: tmp3509 (13170)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13141  %tmp3509 = add i32 %tmp_15_140_0_2_2, %tmp_15_140_0_2_1

ST_217: tmp3508 (13171)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13142  %tmp3508 = add i32 %tmp_15_140_0_2, %tmp3509

ST_217: tmp3507 (13175)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13146  %tmp3507 = add i32 %tmp3508, %tmp3510

ST_217: tmp3501 (13176)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13147  %tmp3501 = add i32 %tmp3502, %tmp3507

ST_217: tmp3516 (13177)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13148  %tmp3516 = add i32 %tmp_15_140_1_2, %tmp_15_140_1_1_2

ST_217: tmp3515 (13178)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13149  %tmp3515 = add i32 %tmp_15_140_1_1_1, %tmp3516

ST_217: A_0_load_429 (13194)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13165  %A_0_load_429 = load i32* %A_0_addr_429, align 4

ST_217: A_0_load_430 (13198)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13169  %A_0_load_430 = load i32* %A_0_addr_430, align 4

ST_217: A_0_load_431 (13202)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13173  %A_0_load_431 = load i32* %A_0_addr_431, align 4

ST_217: tmp_15_141_1 (13204)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13175  %tmp_15_141_1 = mul nsw i32 %A_1_load_423, %B_1_load_45

ST_217: tmp_15_141_1_0_1 (13205)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13176  %tmp_15_141_1_0_1 = mul nsw i32 %A_1_load_426, %B_1_load_46

ST_217: A_1_load_429 (13206)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13177  %A_1_load_429 = load i32* %A_1_addr_429, align 4

ST_217: tmp_15_141_1_0_2 (13207)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13178  %tmp_15_141_1_0_2 = mul nsw i32 %A_1_load_429, %B_1_load_47

ST_217: tmp_15_141_1_1 (13208)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13179  %tmp_15_141_1_1 = mul nsw i32 %A_1_load_424, %B_1_load_48

ST_217: A_1_load_430 (13210)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13181  %A_1_load_430 = load i32* %A_1_addr_430, align 4

ST_217: A_1_load_431 (13214)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13185  %A_1_load_431 = load i32* %A_1_addr_431, align 4

ST_217: A_2_load_429 (13218)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13189  %A_2_load_429 = load i32* %A_2_addr_429, align 4

ST_217: A_2_load_430 (13222)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13193  %A_2_load_430 = load i32* %A_2_addr_430, align 4

ST_217: A_2_load_431 (13226)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13197  %A_2_load_431 = load i32* %A_2_addr_431, align 4

ST_217: tmp3536 (13235)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13206  %tmp3536 = add i32 %tmp_15_141_1_0_1, %tmp_15_141_1

ST_217: tmp3537 (13236)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13207  %tmp3537 = add i32 %tmp_15_141_1_1, %tmp_15_141_1_0_2

ST_217: tmp3535 (13237)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13208  %tmp3535 = add i32 %tmp3536, %tmp3537


 <State 218>: 7.77ns
ST_218: tmp_158 (523)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:494  %tmp_158 = add i17 %tmp_14, 144

ST_218: tmp_160_cast (524)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:495  %tmp_160_cast = sext i17 %tmp_158 to i64

ST_218: A_0_addr_432 (525)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:496  %A_0_addr_432 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_160_cast

ST_218: A_1_addr_432 (907)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:878  %A_1_addr_432 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_160_cast

ST_218: A_2_addr_432 (1131)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1102  %A_2_addr_432 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_160_cast

ST_218: tmp_378 (1630)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1601  %tmp_378 = add i22 %tmp_239, 139

ST_218: tmp_380_cast (1631)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1602  %tmp_380_cast = sext i22 %tmp_378 to i64

ST_218: C_addr_139 (1632)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1603  %C_addr_139 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_380_cast

ST_218: tmp_608 (2325)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2296  %tmp_608 = add i17 %tmp_464, 144

ST_218: tmp_609_cast (2326)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2297  %tmp_609_cast = sext i17 %tmp_608 to i64

ST_218: A_0_addr_433 (2327)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2298  %A_0_addr_433 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_609_cast

ST_218: A_1_addr_433 (2709)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2680  %A_1_addr_433 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_609_cast

ST_218: A_2_addr_433 (2933)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2904  %A_2_addr_433 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_609_cast

ST_218: StgValue_13657 (13117)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13088  store i32 %result_3_139_2_2_2, i32* %C_addr_139, align 4

ST_218: B_1_load_52 (13139)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13110  %B_1_load_52 = load i32* %B_1_addr_7, align 4

ST_218: B_1_load_53 (13142)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13113  %B_1_load_53 = load i32* %B_1_addr_8, align 4

ST_218: B_2_load_50 (13156)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13127  %B_2_load_50 = load i32* %B_2_addr_5, align 4

ST_218: B_2_load_51 (13158)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13129  %B_2_load_51 = load i32* %B_2_addr_6, align 4

ST_218: B_2_load_52 (13160)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13131  %B_2_load_52 = load i32* %B_2_addr_7, align 4

ST_218: B_2_load_53 (13163)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13134  %B_2_load_53 = load i32* %B_2_addr_8, align 4

ST_218: tmp_15_140 (13192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13163  %tmp_15_140 = mul nsw i32 %A_0_load_423, %B_0_load_45

ST_218: tmp_15_141_0_0_1 (13193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13164  %tmp_15_141_0_0_1 = mul nsw i32 %A_0_load_426, %B_0_load_46

ST_218: tmp_15_141_0_0_2 (13195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13166  %tmp_15_141_0_0_2 = mul nsw i32 %A_0_load_429, %B_0_load_47

ST_218: tmp_15_141_0_1 (13196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13167  %tmp_15_141_0_1 = mul nsw i32 %A_0_load_424, %B_0_load_48

ST_218: tmp_15_141_0_1_1 (13197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13168  %tmp_15_141_0_1_1 = mul nsw i32 %A_0_load_427, %B_0_load_49

ST_218: A_0_load_430 (13198)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13169  %A_0_load_430 = load i32* %A_0_addr_430, align 4

ST_218: tmp_15_141_0_1_2 (13199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13170  %tmp_15_141_0_1_2 = mul nsw i32 %A_0_load_430, %B_0_load_50

ST_218: tmp_15_141_0_2 (13200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13171  %tmp_15_141_0_2 = mul nsw i32 %A_0_load_425, %B_0_load_51

ST_218: tmp_15_141_0_2_1 (13201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13172  %tmp_15_141_0_2_1 = mul nsw i32 %A_0_load_428, %B_0_load_52

ST_218: A_0_load_431 (13202)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13173  %A_0_load_431 = load i32* %A_0_addr_431, align 4

ST_218: tmp_15_141_0_2_2 (13203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13174  %tmp_15_141_0_2_2 = mul nsw i32 %A_0_load_431, %B_0_load_53

ST_218: A_1_load_430 (13210)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13181  %A_1_load_430 = load i32* %A_1_addr_430, align 4

ST_218: A_1_load_431 (13214)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13185  %A_1_load_431 = load i32* %A_1_addr_431, align 4

ST_218: A_2_load_430 (13222)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13193  %A_2_load_430 = load i32* %A_2_addr_430, align 4

ST_218: A_2_load_431 (13226)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13197  %A_2_load_431 = load i32* %A_2_addr_431, align 4

ST_218: tmp3529 (13228)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13199  %tmp3529 = add i32 %tmp_15_141_0_0_2, %tmp_15_140

ST_218: tmp3528 (13229)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13200  %tmp3528 = add i32 %tmp_15_141_0_0_1, %tmp3529

ST_218: tmp3531 (13230)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13201  %tmp3531 = add i32 %tmp_15_141_0_1_2, %tmp_15_141_0_1_1

ST_218: tmp3530 (13231)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13202  %tmp3530 = add i32 %tmp_15_141_0_1, %tmp3531

ST_218: tmp3527 (13232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13203  %tmp3527 = add i32 %tmp3528, %tmp3530

ST_218: tmp3534 (13233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13204  %tmp3534 = add i32 %tmp_15_141_0_2_2, %tmp_15_141_0_2_1

ST_218: tmp3533 (13234)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13205  %tmp3533 = add i32 %tmp_15_141_0_2, %tmp3534

ST_218: tmp3532 (13238)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13209  %tmp3532 = add i32 %tmp3533, %tmp3535

ST_218: tmp3526 (13239)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13210  %tmp3526 = add i32 %tmp3527, %tmp3532

ST_218: A_0_load_432 (13257)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13228  %A_0_load_432 = load i32* %A_0_addr_432, align 4

ST_218: A_0_load_433 (13261)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13232  %A_0_load_433 = load i32* %A_0_addr_433, align 4

ST_218: A_1_load_432 (13269)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13240  %A_1_load_432 = load i32* %A_1_addr_432, align 4

ST_218: A_1_load_433 (13273)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13244  %A_1_load_433 = load i32* %A_1_addr_433, align 4

ST_218: A_2_load_432 (13281)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13252  %A_2_load_432 = load i32* %A_2_addr_432, align 4

ST_218: A_2_load_433 (13285)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13256  %A_2_load_433 = load i32* %A_2_addr_433, align 4


 <State 219>: 8.21ns
ST_219: tmp_159 (526)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:497  %tmp_159 = add i17 %tmp_14, 145

ST_219: tmp_161_cast (527)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:498  %tmp_161_cast = sext i17 %tmp_159 to i64

ST_219: A_0_addr_435 (528)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:499  %A_0_addr_435 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_161_cast

ST_219: A_1_addr_435 (908)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:879  %A_1_addr_435 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_161_cast

ST_219: A_2_addr_435 (1132)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1103  %A_2_addr_435 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_161_cast

ST_219: tmp_834 (3459)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3430  %tmp_834 = add i17 %tmp_690, 144

ST_219: tmp_835_cast (3460)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3431  %tmp_835_cast = sext i17 %tmp_834 to i64

ST_219: A_0_addr_434 (3461)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3432  %A_0_addr_434 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_835_cast

ST_219: A_1_addr_434 (3843)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3814  %A_1_addr_434 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_835_cast

ST_219: A_2_addr_434 (4067)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4038  %A_2_addr_434 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_835_cast

ST_219: StgValue_13704 (13117)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13088  store i32 %result_3_139_2_2_2, i32* %C_addr_139, align 4

ST_219: B_1_load_52 (13139)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13110  %B_1_load_52 = load i32* %B_1_addr_7, align 4

ST_219: tmp_15_140_1_2_1 (13140)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13111  %tmp_15_140_1_2_1 = mul nsw i32 %A_1_load_425, %B_1_load_52

ST_219: B_1_load_53 (13142)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13113  %B_1_load_53 = load i32* %B_1_addr_8, align 4

ST_219: tmp_15_140_1_2_2 (13143)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13114  %tmp_15_140_1_2_2 = mul nsw i32 %A_1_load_428, %B_1_load_53

ST_219: tmp_15_140_2 (13145)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13116  %tmp_15_140_2 = mul nsw i32 %A_2_load_420, %B_2_load_45

ST_219: tmp_15_140_2_0_1 (13147)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13118  %tmp_15_140_2_0_1 = mul nsw i32 %A_2_load_423, %B_2_load_46

ST_219: tmp_15_140_2_0_2 (13150)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13121  %tmp_15_140_2_0_2 = mul nsw i32 %A_2_load_426, %B_2_load_47

ST_219: tmp_15_140_2_1 (13152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13123  %tmp_15_140_2_1 = mul nsw i32 %A_2_load_421, %B_2_load_48

ST_219: tmp_15_140_2_1_1 (13154)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13125  %tmp_15_140_2_1_1 = mul nsw i32 %A_2_load_424, %B_2_load_49

ST_219: tmp_15_140_2_1_2 (13157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13128  %tmp_15_140_2_1_2 = mul nsw i32 %A_2_load_427, %B_2_load_50

ST_219: tmp_15_140_2_2 (13159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13130  %tmp_15_140_2_2 = mul nsw i32 %A_2_load_422, %B_2_load_51

ST_219: B_2_load_52 (13160)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13131  %B_2_load_52 = load i32* %B_2_addr_7, align 4

ST_219: tmp_15_140_2_2_1 (13161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13132  %tmp_15_140_2_2_1 = mul nsw i32 %A_2_load_425, %B_2_load_52

ST_219: B_2_load_53 (13163)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13134  %B_2_load_53 = load i32* %B_2_addr_8, align 4

ST_219: tmp_15_140_2_2_2 (13164)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13135  %tmp_15_140_2_2_2 = mul nsw i32 %A_2_load_428, %B_2_load_53

ST_219: tmp3518 (13179)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13150  %tmp3518 = add i32 %tmp_15_140_1_2_2, %tmp_15_140_1_2_1

ST_219: tmp3519 (13180)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13151  %tmp3519 = add i32 %tmp_15_140_2_0_1, %tmp_15_140_2

ST_219: tmp3517 (13181)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13152  %tmp3517 = add i32 %tmp3518, %tmp3519

ST_219: tmp3514 (13182)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13153  %tmp3514 = add i32 %tmp3515, %tmp3517

ST_219: tmp3522 (13183)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13154  %tmp3522 = add i32 %tmp_15_140_2_1_1, %tmp_15_140_2_1

ST_219: tmp3521 (13184)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13155  %tmp3521 = add i32 %tmp_15_140_2_0_2, %tmp3522

ST_219: tmp3524 (13185)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13156  %tmp3524 = add i32 %tmp_15_140_2_2, %tmp_15_140_2_1_2

ST_219: tmp3525 (13186)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13157  %tmp3525 = add i32 %tmp_15_140_2_2_2, %tmp_15_140_2_2_1

ST_219: tmp3523 (13187)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13158  %tmp3523 = add i32 %tmp3524, %tmp3525

ST_219: tmp3520 (13188)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13159  %tmp3520 = add i32 %tmp3521, %tmp3523

ST_219: tmp3513 (13189)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13160  %tmp3513 = add i32 %tmp3514, %tmp3520

ST_219: result_3_140_2_2_2 (13190)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13161  %result_3_140_2_2_2 = add nsw i32 %tmp3501, %tmp3513

ST_219: tmp_15_141_1_1_1 (13209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13180  %tmp_15_141_1_1_1 = mul nsw i32 %A_1_load_427, %B_1_load_49

ST_219: tmp_15_141_1_1_2 (13211)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13182  %tmp_15_141_1_1_2 = mul nsw i32 %A_1_load_430, %B_1_load_50

ST_219: tmp_15_141_1_2 (13212)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13183  %tmp_15_141_1_2 = mul nsw i32 %A_1_load_425, %B_1_load_51

ST_219: tmp_15_141_1_2_1 (13213)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13184  %tmp_15_141_1_2_1 = mul nsw i32 %A_1_load_428, %B_1_load_52

ST_219: tmp_15_141_1_2_2 (13215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13186  %tmp_15_141_1_2_2 = mul nsw i32 %A_1_load_431, %B_1_load_53

ST_219: tmp_15_141_2 (13216)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13187  %tmp_15_141_2 = mul nsw i32 %A_2_load_423, %B_2_load_45

ST_219: tmp_15_141_2_0_1 (13217)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13188  %tmp_15_141_2_0_1 = mul nsw i32 %A_2_load_426, %B_2_load_46

ST_219: tmp_15_141_2_0_2 (13219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13190  %tmp_15_141_2_0_2 = mul nsw i32 %A_2_load_429, %B_2_load_47

ST_219: tmp_15_141_2_1 (13220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13191  %tmp_15_141_2_1 = mul nsw i32 %A_2_load_424, %B_2_load_48

ST_219: tmp_15_141_2_1_1 (13221)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13192  %tmp_15_141_2_1_1 = mul nsw i32 %A_2_load_427, %B_2_load_49

ST_219: tmp_15_141_2_1_2 (13223)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13194  %tmp_15_141_2_1_2 = mul nsw i32 %A_2_load_430, %B_2_load_50

ST_219: tmp_15_141_2_2 (13224)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13195  %tmp_15_141_2_2 = mul nsw i32 %A_2_load_425, %B_2_load_51

ST_219: tmp_15_141_2_2_1 (13225)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13196  %tmp_15_141_2_2_1 = mul nsw i32 %A_2_load_428, %B_2_load_52

ST_219: tmp_15_141_2_2_2 (13227)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13198  %tmp_15_141_2_2_2 = mul nsw i32 %A_2_load_431, %B_2_load_53

ST_219: tmp3541 (13240)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13211  %tmp3541 = add i32 %tmp_15_141_1_2, %tmp_15_141_1_1_2

ST_219: tmp3540 (13241)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13212  %tmp3540 = add i32 %tmp_15_141_1_1_1, %tmp3541

ST_219: tmp3543 (13242)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13213  %tmp3543 = add i32 %tmp_15_141_1_2_2, %tmp_15_141_1_2_1

ST_219: tmp3544 (13243)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13214  %tmp3544 = add i32 %tmp_15_141_2_0_1, %tmp_15_141_2

ST_219: tmp3542 (13244)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13215  %tmp3542 = add i32 %tmp3543, %tmp3544

ST_219: tmp3539 (13245)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13216  %tmp3539 = add i32 %tmp3540, %tmp3542

ST_219: tmp3547 (13246)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13217  %tmp3547 = add i32 %tmp_15_141_2_1_1, %tmp_15_141_2_1

ST_219: tmp3546 (13247)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13218  %tmp3546 = add i32 %tmp_15_141_2_0_2, %tmp3547

ST_219: tmp3549 (13248)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13219  %tmp3549 = add i32 %tmp_15_141_2_2, %tmp_15_141_2_1_2

ST_219: tmp3550 (13249)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13220  %tmp3550 = add i32 %tmp_15_141_2_2_2, %tmp_15_141_2_2_1

ST_219: tmp3548 (13250)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13221  %tmp3548 = add i32 %tmp3549, %tmp3550

ST_219: tmp3545 (13251)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13222  %tmp3545 = add i32 %tmp3546, %tmp3548

ST_219: tmp3538 (13252)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13223  %tmp3538 = add i32 %tmp3539, %tmp3545

ST_219: result_3_141_2_2_2 (13253)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13224  %result_3_141_2_2_2 = add nsw i32 %tmp3526, %tmp3538

ST_219: tmp_15_141 (13255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13226  %tmp_15_141 = mul nsw i32 %A_0_load_426, %B_0_load_45

ST_219: tmp_15_142_0_0_1 (13256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13227  %tmp_15_142_0_0_1 = mul nsw i32 %A_0_load_429, %B_0_load_46

ST_219: A_0_load_432 (13257)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13228  %A_0_load_432 = load i32* %A_0_addr_432, align 4

ST_219: tmp_15_142_0_0_2 (13258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13229  %tmp_15_142_0_0_2 = mul nsw i32 %A_0_load_432, %B_0_load_47

ST_219: tmp_15_142_0_1 (13259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13230  %tmp_15_142_0_1 = mul nsw i32 %A_0_load_427, %B_0_load_48

ST_219: tmp_15_142_0_1_1 (13260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13231  %tmp_15_142_0_1_1 = mul nsw i32 %A_0_load_430, %B_0_load_49

ST_219: A_0_load_433 (13261)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13232  %A_0_load_433 = load i32* %A_0_addr_433, align 4

ST_219: tmp_15_142_0_1_2 (13262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13233  %tmp_15_142_0_1_2 = mul nsw i32 %A_0_load_433, %B_0_load_50

ST_219: A_0_load_434 (13265)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13236  %A_0_load_434 = load i32* %A_0_addr_434, align 4

ST_219: tmp_15_142_1 (13267)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13238  %tmp_15_142_1 = mul nsw i32 %A_1_load_426, %B_1_load_45

ST_219: tmp_15_142_1_0_1 (13268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13239  %tmp_15_142_1_0_1 = mul nsw i32 %A_1_load_429, %B_1_load_46

ST_219: A_1_load_432 (13269)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13240  %A_1_load_432 = load i32* %A_1_addr_432, align 4

ST_219: tmp_15_142_1_0_2 (13270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13241  %tmp_15_142_1_0_2 = mul nsw i32 %A_1_load_432, %B_1_load_47

ST_219: tmp_15_142_1_1 (13271)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13242  %tmp_15_142_1_1 = mul nsw i32 %A_1_load_427, %B_1_load_48

ST_219: A_1_load_433 (13273)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13244  %A_1_load_433 = load i32* %A_1_addr_433, align 4

ST_219: A_1_load_434 (13277)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13248  %A_1_load_434 = load i32* %A_1_addr_434, align 4

ST_219: A_2_load_432 (13281)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13252  %A_2_load_432 = load i32* %A_2_addr_432, align 4

ST_219: A_2_load_433 (13285)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13256  %A_2_load_433 = load i32* %A_2_addr_433, align 4

ST_219: A_2_load_434 (13289)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13260  %A_2_load_434 = load i32* %A_2_addr_434, align 4

ST_219: tmp3554 (13291)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13262  %tmp3554 = add i32 %tmp_15_142_0_0_2, %tmp_15_141

ST_219: tmp3553 (13292)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13263  %tmp3553 = add i32 %tmp_15_142_0_0_1, %tmp3554

ST_219: tmp3556 (13293)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13264  %tmp3556 = add i32 %tmp_15_142_0_1_2, %tmp_15_142_0_1_1

ST_219: tmp3555 (13294)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13265  %tmp3555 = add i32 %tmp_15_142_0_1, %tmp3556

ST_219: tmp3552 (13295)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13266  %tmp3552 = add i32 %tmp3553, %tmp3555

ST_219: tmp3561 (13298)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13269  %tmp3561 = add i32 %tmp_15_142_1_0_1, %tmp_15_142_1

ST_219: tmp3562 (13299)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13270  %tmp3562 = add i32 %tmp_15_142_1_1, %tmp_15_142_1_0_2

ST_219: tmp3560 (13300)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13271  %tmp3560 = add i32 %tmp3561, %tmp3562

ST_219: A_0_load_435 (13320)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13291  %A_0_load_435 = load i32* %A_0_addr_435, align 4

ST_219: A_1_load_435 (13332)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13303  %A_1_load_435 = load i32* %A_1_addr_435, align 4

ST_219: A_2_load_435 (13344)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13315  %A_2_load_435 = load i32* %A_2_addr_435, align 4


 <State 220>: 8.21ns
ST_220: tmp_379 (1633)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1604  %tmp_379 = add i22 %tmp_239, 140

ST_220: tmp_381_cast (1634)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1605  %tmp_381_cast = sext i22 %tmp_379 to i64

ST_220: C_addr_140 (1635)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1606  %C_addr_140 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_381_cast

ST_220: tmp_380 (1636)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1607  %tmp_380 = add i22 %tmp_239, 141

ST_220: tmp_382_cast (1637)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1608  %tmp_382_cast = sext i22 %tmp_380 to i64

ST_220: C_addr_141 (1638)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1609  %C_addr_141 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_382_cast

ST_220: tmp_609 (2328)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2299  %tmp_609 = add i17 %tmp_464, 145

ST_220: tmp_610_cast (2329)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2300  %tmp_610_cast = sext i17 %tmp_609 to i64

ST_220: A_0_addr_436 (2330)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2301  %A_0_addr_436 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_610_cast

ST_220: A_1_addr_436 (2710)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2681  %A_1_addr_436 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_610_cast

ST_220: A_2_addr_436 (2934)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2905  %A_2_addr_436 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_610_cast

ST_220: tmp_835 (3462)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3433  %tmp_835 = add i17 %tmp_690, 145

ST_220: tmp_836_cast (3463)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3434  %tmp_836_cast = sext i17 %tmp_835 to i64

ST_220: A_0_addr_437 (3464)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3435  %A_0_addr_437 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_836_cast

ST_220: A_1_addr_437 (3844)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3815  %A_1_addr_437 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_836_cast

ST_220: A_2_addr_437 (4068)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4039  %A_2_addr_437 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_836_cast

ST_220: StgValue_13806 (13191)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13162  store i32 %result_3_140_2_2_2, i32* %C_addr_140, align 4

ST_220: StgValue_13807 (13254)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13225  store i32 %result_3_141_2_2_2, i32* %C_addr_141, align 4

ST_220: tmp_15_142_0_2 (13263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13234  %tmp_15_142_0_2 = mul nsw i32 %A_0_load_428, %B_0_load_51

ST_220: tmp_15_142_0_2_1 (13264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13235  %tmp_15_142_0_2_1 = mul nsw i32 %A_0_load_431, %B_0_load_52

ST_220: A_0_load_434 (13265)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13236  %A_0_load_434 = load i32* %A_0_addr_434, align 4

ST_220: tmp_15_142_0_2_2 (13266)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13237  %tmp_15_142_0_2_2 = mul nsw i32 %A_0_load_434, %B_0_load_53

ST_220: tmp_15_142_1_1_1 (13272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13243  %tmp_15_142_1_1_1 = mul nsw i32 %A_1_load_430, %B_1_load_49

ST_220: tmp_15_142_1_1_2 (13274)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13245  %tmp_15_142_1_1_2 = mul nsw i32 %A_1_load_433, %B_1_load_50

ST_220: tmp_15_142_1_2 (13275)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13246  %tmp_15_142_1_2 = mul nsw i32 %A_1_load_428, %B_1_load_51

ST_220: tmp_15_142_1_2_1 (13276)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13247  %tmp_15_142_1_2_1 = mul nsw i32 %A_1_load_431, %B_1_load_52

ST_220: A_1_load_434 (13277)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13248  %A_1_load_434 = load i32* %A_1_addr_434, align 4

ST_220: tmp_15_142_1_2_2 (13278)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13249  %tmp_15_142_1_2_2 = mul nsw i32 %A_1_load_434, %B_1_load_53

ST_220: tmp_15_142_2 (13279)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13250  %tmp_15_142_2 = mul nsw i32 %A_2_load_426, %B_2_load_45

ST_220: tmp_15_142_2_0_1 (13280)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13251  %tmp_15_142_2_0_1 = mul nsw i32 %A_2_load_429, %B_2_load_46

ST_220: tmp_15_142_2_0_2 (13282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13253  %tmp_15_142_2_0_2 = mul nsw i32 %A_2_load_432, %B_2_load_47

ST_220: tmp_15_142_2_1 (13283)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13254  %tmp_15_142_2_1 = mul nsw i32 %A_2_load_427, %B_2_load_48

ST_220: tmp_15_142_2_1_1 (13284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13255  %tmp_15_142_2_1_1 = mul nsw i32 %A_2_load_430, %B_2_load_49

ST_220: tmp_15_142_2_1_2 (13286)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13257  %tmp_15_142_2_1_2 = mul nsw i32 %A_2_load_433, %B_2_load_50

ST_220: tmp_15_142_2_2 (13287)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13258  %tmp_15_142_2_2 = mul nsw i32 %A_2_load_428, %B_2_load_51

ST_220: tmp_15_142_2_2_1 (13288)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13259  %tmp_15_142_2_2_1 = mul nsw i32 %A_2_load_431, %B_2_load_52

ST_220: A_2_load_434 (13289)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13260  %A_2_load_434 = load i32* %A_2_addr_434, align 4

ST_220: tmp_15_142_2_2_2 (13290)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13261  %tmp_15_142_2_2_2 = mul nsw i32 %A_2_load_434, %B_2_load_53

ST_220: tmp3559 (13296)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13267  %tmp3559 = add i32 %tmp_15_142_0_2_2, %tmp_15_142_0_2_1

ST_220: tmp3558 (13297)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13268  %tmp3558 = add i32 %tmp_15_142_0_2, %tmp3559

ST_220: tmp3557 (13301)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13272  %tmp3557 = add i32 %tmp3558, %tmp3560

ST_220: tmp3551 (13302)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13273  %tmp3551 = add i32 %tmp3552, %tmp3557

ST_220: tmp3566 (13303)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13274  %tmp3566 = add i32 %tmp_15_142_1_2, %tmp_15_142_1_1_2

ST_220: tmp3565 (13304)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13275  %tmp3565 = add i32 %tmp_15_142_1_1_1, %tmp3566

ST_220: tmp3568 (13305)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13276  %tmp3568 = add i32 %tmp_15_142_1_2_2, %tmp_15_142_1_2_1

ST_220: tmp3569 (13306)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13277  %tmp3569 = add i32 %tmp_15_142_2_0_1, %tmp_15_142_2

ST_220: tmp3567 (13307)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13278  %tmp3567 = add i32 %tmp3568, %tmp3569

ST_220: tmp3564 (13308)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13279  %tmp3564 = add i32 %tmp3565, %tmp3567

ST_220: tmp3572 (13309)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13280  %tmp3572 = add i32 %tmp_15_142_2_1_1, %tmp_15_142_2_1

ST_220: tmp3571 (13310)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13281  %tmp3571 = add i32 %tmp_15_142_2_0_2, %tmp3572

ST_220: tmp3574 (13311)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13282  %tmp3574 = add i32 %tmp_15_142_2_2, %tmp_15_142_2_1_2

ST_220: tmp3575 (13312)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13283  %tmp3575 = add i32 %tmp_15_142_2_2_2, %tmp_15_142_2_2_1

ST_220: tmp3573 (13313)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13284  %tmp3573 = add i32 %tmp3574, %tmp3575

ST_220: tmp3570 (13314)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13285  %tmp3570 = add i32 %tmp3571, %tmp3573

ST_220: tmp3563 (13315)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13286  %tmp3563 = add i32 %tmp3564, %tmp3570

ST_220: result_3_142_2_2_2 (13316)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13287  %result_3_142_2_2_2 = add nsw i32 %tmp3551, %tmp3563

ST_220: A_0_load_435 (13320)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13291  %A_0_load_435 = load i32* %A_0_addr_435, align 4

ST_220: A_0_load_436 (13324)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13295  %A_0_load_436 = load i32* %A_0_addr_436, align 4

ST_220: A_0_load_437 (13328)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13299  %A_0_load_437 = load i32* %A_0_addr_437, align 4

ST_220: tmp_15_143_1 (13330)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13301  %tmp_15_143_1 = mul nsw i32 %A_1_load_429, %B_1_load_45

ST_220: tmp_15_143_1_0_1 (13331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13302  %tmp_15_143_1_0_1 = mul nsw i32 %A_1_load_432, %B_1_load_46

ST_220: A_1_load_435 (13332)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13303  %A_1_load_435 = load i32* %A_1_addr_435, align 4

ST_220: tmp_15_143_1_0_2 (13333)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13304  %tmp_15_143_1_0_2 = mul nsw i32 %A_1_load_435, %B_1_load_47

ST_220: tmp_15_143_1_1 (13334)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13305  %tmp_15_143_1_1 = mul nsw i32 %A_1_load_430, %B_1_load_48

ST_220: A_1_load_436 (13336)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13307  %A_1_load_436 = load i32* %A_1_addr_436, align 4

ST_220: A_1_load_437 (13340)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13311  %A_1_load_437 = load i32* %A_1_addr_437, align 4

ST_220: tmp_15_143_2 (13342)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13313  %tmp_15_143_2 = mul nsw i32 %A_2_load_429, %B_2_load_45

ST_220: tmp_15_143_2_0_1 (13343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13314  %tmp_15_143_2_0_1 = mul nsw i32 %A_2_load_432, %B_2_load_46

ST_220: A_2_load_435 (13344)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13315  %A_2_load_435 = load i32* %A_2_addr_435, align 4

ST_220: A_2_load_436 (13348)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13319  %A_2_load_436 = load i32* %A_2_addr_436, align 4

ST_220: A_2_load_437 (13352)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13323  %A_2_load_437 = load i32* %A_2_addr_437, align 4

ST_220: tmp3586 (13361)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13332  %tmp3586 = add i32 %tmp_15_143_1_0_1, %tmp_15_143_1

ST_220: tmp3587 (13362)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13333  %tmp3587 = add i32 %tmp_15_143_1_1, %tmp_15_143_1_0_2

ST_220: tmp3585 (13363)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13334  %tmp3585 = add i32 %tmp3586, %tmp3587

ST_220: tmp3594 (13369)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13340  %tmp3594 = add i32 %tmp_15_143_2_0_1, %tmp_15_143_2


 <State 221>: 8.21ns
ST_221: tmp_160 (529)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:500  %tmp_160 = add i17 %tmp_14, 146

ST_221: tmp_162_cast (530)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:501  %tmp_162_cast = sext i17 %tmp_160 to i64

ST_221: A_0_addr_438 (531)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:502  %A_0_addr_438 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_162_cast

ST_221: A_1_addr_438 (909)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:880  %A_1_addr_438 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_162_cast

ST_221: A_2_addr_438 (1133)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1104  %A_2_addr_438 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_162_cast

ST_221: tmp_381 (1639)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1610  %tmp_381 = add i22 %tmp_239, 142

ST_221: tmp_383_cast (1640)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1611  %tmp_383_cast = sext i22 %tmp_381 to i64

ST_221: C_addr_142 (1641)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1612  %C_addr_142 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_383_cast

ST_221: tmp_610 (2331)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2302  %tmp_610 = add i17 %tmp_464, 146

ST_221: tmp_611_cast (2332)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2303  %tmp_611_cast = sext i17 %tmp_610 to i64

ST_221: A_0_addr_439 (2333)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2304  %A_0_addr_439 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_611_cast

ST_221: A_1_addr_439 (2711)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2682  %A_1_addr_439 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_611_cast

ST_221: A_2_addr_439 (2935)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2906  %A_2_addr_439 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_611_cast

ST_221: StgValue_13878 (13191)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13162  store i32 %result_3_140_2_2_2, i32* %C_addr_140, align 4

ST_221: StgValue_13879 (13254)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13225  store i32 %result_3_141_2_2_2, i32* %C_addr_141, align 4

ST_221: StgValue_13880 (13317)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13288  store i32 %result_3_142_2_2_2, i32* %C_addr_142, align 4

ST_221: tmp_15_142 (13318)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13289  %tmp_15_142 = mul nsw i32 %A_0_load_429, %B_0_load_45

ST_221: tmp_15_143_0_0_1 (13319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13290  %tmp_15_143_0_0_1 = mul nsw i32 %A_0_load_432, %B_0_load_46

ST_221: tmp_15_143_0_0_2 (13321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13292  %tmp_15_143_0_0_2 = mul nsw i32 %A_0_load_435, %B_0_load_47

ST_221: tmp_15_143_0_1 (13322)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13293  %tmp_15_143_0_1 = mul nsw i32 %A_0_load_430, %B_0_load_48

ST_221: tmp_15_143_0_1_1 (13323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13294  %tmp_15_143_0_1_1 = mul nsw i32 %A_0_load_433, %B_0_load_49

ST_221: A_0_load_436 (13324)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13295  %A_0_load_436 = load i32* %A_0_addr_436, align 4

ST_221: tmp_15_143_0_1_2 (13325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13296  %tmp_15_143_0_1_2 = mul nsw i32 %A_0_load_436, %B_0_load_50

ST_221: tmp_15_143_0_2 (13326)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13297  %tmp_15_143_0_2 = mul nsw i32 %A_0_load_431, %B_0_load_51

ST_221: tmp_15_143_0_2_1 (13327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13298  %tmp_15_143_0_2_1 = mul nsw i32 %A_0_load_434, %B_0_load_52

ST_221: A_0_load_437 (13328)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13299  %A_0_load_437 = load i32* %A_0_addr_437, align 4

ST_221: tmp_15_143_0_2_2 (13329)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13300  %tmp_15_143_0_2_2 = mul nsw i32 %A_0_load_437, %B_0_load_53

ST_221: tmp_15_143_1_1_1 (13335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13306  %tmp_15_143_1_1_1 = mul nsw i32 %A_1_load_433, %B_1_load_49

ST_221: A_1_load_436 (13336)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13307  %A_1_load_436 = load i32* %A_1_addr_436, align 4

ST_221: tmp_15_143_1_1_2 (13337)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13308  %tmp_15_143_1_1_2 = mul nsw i32 %A_1_load_436, %B_1_load_50

ST_221: tmp_15_143_1_2 (13338)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13309  %tmp_15_143_1_2 = mul nsw i32 %A_1_load_431, %B_1_load_51

ST_221: tmp_15_143_1_2_1 (13339)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13310  %tmp_15_143_1_2_1 = mul nsw i32 %A_1_load_434, %B_1_load_52

ST_221: A_1_load_437 (13340)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13311  %A_1_load_437 = load i32* %A_1_addr_437, align 4

ST_221: tmp_15_143_1_2_2 (13341)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13312  %tmp_15_143_1_2_2 = mul nsw i32 %A_1_load_437, %B_1_load_53

ST_221: tmp_15_143_2_0_2 (13345)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13316  %tmp_15_143_2_0_2 = mul nsw i32 %A_2_load_435, %B_2_load_47

ST_221: tmp_15_143_2_1 (13346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13317  %tmp_15_143_2_1 = mul nsw i32 %A_2_load_430, %B_2_load_48

ST_221: tmp_15_143_2_1_1 (13347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13318  %tmp_15_143_2_1_1 = mul nsw i32 %A_2_load_433, %B_2_load_49

ST_221: A_2_load_436 (13348)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13319  %A_2_load_436 = load i32* %A_2_addr_436, align 4

ST_221: tmp_15_143_2_1_2 (13349)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13320  %tmp_15_143_2_1_2 = mul nsw i32 %A_2_load_436, %B_2_load_50

ST_221: tmp_15_143_2_2 (13350)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13321  %tmp_15_143_2_2 = mul nsw i32 %A_2_load_431, %B_2_load_51

ST_221: tmp_15_143_2_2_1 (13351)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13322  %tmp_15_143_2_2_1 = mul nsw i32 %A_2_load_434, %B_2_load_52

ST_221: A_2_load_437 (13352)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13323  %A_2_load_437 = load i32* %A_2_addr_437, align 4

ST_221: tmp_15_143_2_2_2 (13353)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13324  %tmp_15_143_2_2_2 = mul nsw i32 %A_2_load_437, %B_2_load_53

ST_221: tmp3579 (13354)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13325  %tmp3579 = add i32 %tmp_15_143_0_0_2, %tmp_15_142

ST_221: tmp3578 (13355)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13326  %tmp3578 = add i32 %tmp_15_143_0_0_1, %tmp3579

ST_221: tmp3581 (13356)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13327  %tmp3581 = add i32 %tmp_15_143_0_1_2, %tmp_15_143_0_1_1

ST_221: tmp3580 (13357)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13328  %tmp3580 = add i32 %tmp_15_143_0_1, %tmp3581

ST_221: tmp3577 (13358)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13329  %tmp3577 = add i32 %tmp3578, %tmp3580

ST_221: tmp3584 (13359)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13330  %tmp3584 = add i32 %tmp_15_143_0_2_2, %tmp_15_143_0_2_1

ST_221: tmp3583 (13360)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13331  %tmp3583 = add i32 %tmp_15_143_0_2, %tmp3584

ST_221: tmp3582 (13364)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13335  %tmp3582 = add i32 %tmp3583, %tmp3585

ST_221: tmp3576 (13365)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13336  %tmp3576 = add i32 %tmp3577, %tmp3582

ST_221: tmp3591 (13366)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13337  %tmp3591 = add i32 %tmp_15_143_1_2, %tmp_15_143_1_1_2

ST_221: tmp3590 (13367)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13338  %tmp3590 = add i32 %tmp_15_143_1_1_1, %tmp3591

ST_221: tmp3593 (13368)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13339  %tmp3593 = add i32 %tmp_15_143_1_2_2, %tmp_15_143_1_2_1

ST_221: tmp3592 (13370)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13341  %tmp3592 = add i32 %tmp3593, %tmp3594

ST_221: tmp3589 (13371)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13342  %tmp3589 = add i32 %tmp3590, %tmp3592

ST_221: tmp3597 (13372)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13343  %tmp3597 = add i32 %tmp_15_143_2_1_1, %tmp_15_143_2_1

ST_221: tmp3596 (13373)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13344  %tmp3596 = add i32 %tmp_15_143_2_0_2, %tmp3597

ST_221: tmp3599 (13374)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13345  %tmp3599 = add i32 %tmp_15_143_2_2, %tmp_15_143_2_1_2

ST_221: tmp3600 (13375)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13346  %tmp3600 = add i32 %tmp_15_143_2_2_2, %tmp_15_143_2_2_1

ST_221: tmp3598 (13376)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13347  %tmp3598 = add i32 %tmp3599, %tmp3600

ST_221: tmp3595 (13377)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13348  %tmp3595 = add i32 %tmp3596, %tmp3598

ST_221: tmp3588 (13378)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13349  %tmp3588 = add i32 %tmp3589, %tmp3595

ST_221: result_3_143_2_2_2 (13379)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13350  %result_3_143_2_2_2 = add nsw i32 %tmp3576, %tmp3588

ST_221: A_0_load_438 (13383)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13354  %A_0_load_438 = load i32* %A_0_addr_438, align 4

ST_221: A_0_load_439 (13387)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13358  %A_0_load_439 = load i32* %A_0_addr_439, align 4

ST_221: A_1_load_438 (13395)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13366  %A_1_load_438 = load i32* %A_1_addr_438, align 4

ST_221: A_1_load_439 (13399)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13370  %A_1_load_439 = load i32* %A_1_addr_439, align 4

ST_221: A_2_load_438 (13407)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13378  %A_2_load_438 = load i32* %A_2_addr_438, align 4

ST_221: A_2_load_439 (13411)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13382  %A_2_load_439 = load i32* %A_2_addr_439, align 4


 <State 222>: 7.32ns
ST_222: tmp_161 (532)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:503  %tmp_161 = add i17 %tmp_14, 147

ST_222: tmp_163_cast (533)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:504  %tmp_163_cast = sext i17 %tmp_161 to i64

ST_222: A_0_addr_441 (534)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:505  %A_0_addr_441 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_163_cast

ST_222: A_1_addr_441 (910)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:881  %A_1_addr_441 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_163_cast

ST_222: A_2_addr_441 (1134)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1105  %A_2_addr_441 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_163_cast

ST_222: tmp_382 (1642)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1613  %tmp_382 = add i22 %tmp_239, 143

ST_222: tmp_384_cast (1643)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1614  %tmp_384_cast = sext i22 %tmp_382 to i64

ST_222: C_addr_143 (1644)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1615  %C_addr_143 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_384_cast

ST_222: tmp_836 (3465)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3436  %tmp_836 = add i17 %tmp_690, 146

ST_222: tmp_837_cast (3466)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3437  %tmp_837_cast = sext i17 %tmp_836 to i64

ST_222: A_0_addr_440 (3467)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3438  %A_0_addr_440 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_837_cast

ST_222: A_1_addr_440 (3845)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3816  %A_1_addr_440 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_837_cast

ST_222: A_2_addr_440 (4069)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4040  %A_2_addr_440 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_837_cast

ST_222: StgValue_13949 (13317)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13288  store i32 %result_3_142_2_2_2, i32* %C_addr_142, align 4

ST_222: StgValue_13950 (13380)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13351  store i32 %result_3_143_2_2_2, i32* %C_addr_143, align 4

ST_222: tmp_15_143 (13381)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13352  %tmp_15_143 = mul nsw i32 %A_0_load_432, %B_0_load_45

ST_222: tmp_15_144_0_0_1 (13382)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13353  %tmp_15_144_0_0_1 = mul nsw i32 %A_0_load_435, %B_0_load_46

ST_222: A_0_load_438 (13383)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13354  %A_0_load_438 = load i32* %A_0_addr_438, align 4

ST_222: tmp_15_144_0_0_2 (13384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13355  %tmp_15_144_0_0_2 = mul nsw i32 %A_0_load_438, %B_0_load_47

ST_222: tmp_15_144_0_1 (13385)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13356  %tmp_15_144_0_1 = mul nsw i32 %A_0_load_433, %B_0_load_48

ST_222: tmp_15_144_0_1_1 (13386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13357  %tmp_15_144_0_1_1 = mul nsw i32 %A_0_load_436, %B_0_load_49

ST_222: A_0_load_439 (13387)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13358  %A_0_load_439 = load i32* %A_0_addr_439, align 4

ST_222: tmp_15_144_0_1_2 (13388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13359  %tmp_15_144_0_1_2 = mul nsw i32 %A_0_load_439, %B_0_load_50

ST_222: A_0_load_440 (13391)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13362  %A_0_load_440 = load i32* %A_0_addr_440, align 4

ST_222: tmp_15_144_1 (13393)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13364  %tmp_15_144_1 = mul nsw i32 %A_1_load_432, %B_1_load_45

ST_222: tmp_15_144_1_0_1 (13394)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13365  %tmp_15_144_1_0_1 = mul nsw i32 %A_1_load_435, %B_1_load_46

ST_222: A_1_load_438 (13395)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13366  %A_1_load_438 = load i32* %A_1_addr_438, align 4

ST_222: tmp_15_144_1_0_2 (13396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13367  %tmp_15_144_1_0_2 = mul nsw i32 %A_1_load_438, %B_1_load_47

ST_222: tmp_15_144_1_1 (13397)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13368  %tmp_15_144_1_1 = mul nsw i32 %A_1_load_433, %B_1_load_48

ST_222: A_1_load_439 (13399)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13370  %A_1_load_439 = load i32* %A_1_addr_439, align 4

ST_222: A_1_load_440 (13403)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13374  %A_1_load_440 = load i32* %A_1_addr_440, align 4

ST_222: tmp_15_144_2 (13405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13376  %tmp_15_144_2 = mul nsw i32 %A_2_load_432, %B_2_load_45

ST_222: tmp_15_144_2_0_1 (13406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13377  %tmp_15_144_2_0_1 = mul nsw i32 %A_2_load_435, %B_2_load_46

ST_222: A_2_load_438 (13407)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13378  %A_2_load_438 = load i32* %A_2_addr_438, align 4

ST_222: A_2_load_439 (13411)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13382  %A_2_load_439 = load i32* %A_2_addr_439, align 4

ST_222: A_2_load_440 (13415)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13386  %A_2_load_440 = load i32* %A_2_addr_440, align 4

ST_222: tmp3604 (13417)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13388  %tmp3604 = add i32 %tmp_15_144_0_0_2, %tmp_15_143

ST_222: tmp3603 (13418)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13389  %tmp3603 = add i32 %tmp_15_144_0_0_1, %tmp3604

ST_222: tmp3606 (13419)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13390  %tmp3606 = add i32 %tmp_15_144_0_1_2, %tmp_15_144_0_1_1

ST_222: tmp3605 (13420)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13391  %tmp3605 = add i32 %tmp_15_144_0_1, %tmp3606

ST_222: tmp3602 (13421)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13392  %tmp3602 = add i32 %tmp3603, %tmp3605

ST_222: tmp3611 (13424)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13395  %tmp3611 = add i32 %tmp_15_144_1_0_1, %tmp_15_144_1

ST_222: tmp3612 (13425)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13396  %tmp3612 = add i32 %tmp_15_144_1_1, %tmp_15_144_1_0_2

ST_222: tmp3610 (13426)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13397  %tmp3610 = add i32 %tmp3611, %tmp3612

ST_222: tmp3619 (13432)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13403  %tmp3619 = add i32 %tmp_15_144_2_0_1, %tmp_15_144_2

ST_222: A_0_load_441 (13446)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13417  %A_0_load_441 = load i32* %A_0_addr_441, align 4

ST_222: A_1_load_441 (13458)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13429  %A_1_load_441 = load i32* %A_1_addr_441, align 4

ST_222: tmp_15_145_2 (13468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13439  %tmp_15_145_2 = mul nsw i32 %A_2_load_435, %B_2_load_45

ST_222: tmp_15_145_2_0_1 (13469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13440  %tmp_15_145_2_0_1 = mul nsw i32 %A_2_load_438, %B_2_load_46

ST_222: A_2_load_441 (13470)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13441  %A_2_load_441 = load i32* %A_2_addr_441, align 4

ST_222: tmp3644 (13495)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13466  %tmp3644 = add i32 %tmp_15_145_2_0_1, %tmp_15_145_2


 <State 223>: 8.21ns
ST_223: tmp_611 (2334)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2305  %tmp_611 = add i17 %tmp_464, 147

ST_223: tmp_612_cast (2335)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2306  %tmp_612_cast = sext i17 %tmp_611 to i64

ST_223: A_0_addr_442 (2336)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2307  %A_0_addr_442 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_612_cast

ST_223: A_1_addr_442 (2712)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2683  %A_1_addr_442 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_612_cast

ST_223: A_2_addr_442 (2936)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2907  %A_2_addr_442 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_612_cast

ST_223: tmp_837 (3468)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3439  %tmp_837 = add i17 %tmp_690, 147

ST_223: tmp_838_cast (3469)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3440  %tmp_838_cast = sext i17 %tmp_837 to i64

ST_223: A_0_addr_443 (3470)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3441  %A_0_addr_443 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_838_cast

ST_223: A_1_addr_443 (3846)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3817  %A_1_addr_443 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_838_cast

ST_223: A_2_addr_443 (4070)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4041  %A_2_addr_443 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_838_cast

ST_223: StgValue_13997 (13380)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13351  store i32 %result_3_143_2_2_2, i32* %C_addr_143, align 4

ST_223: tmp_15_144_0_2 (13389)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13360  %tmp_15_144_0_2 = mul nsw i32 %A_0_load_434, %B_0_load_51

ST_223: tmp_15_144_0_2_1 (13390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13361  %tmp_15_144_0_2_1 = mul nsw i32 %A_0_load_437, %B_0_load_52

ST_223: A_0_load_440 (13391)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13362  %A_0_load_440 = load i32* %A_0_addr_440, align 4

ST_223: tmp_15_144_0_2_2 (13392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13363  %tmp_15_144_0_2_2 = mul nsw i32 %A_0_load_440, %B_0_load_53

ST_223: tmp_15_144_1_1_1 (13398)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13369  %tmp_15_144_1_1_1 = mul nsw i32 %A_1_load_436, %B_1_load_49

ST_223: tmp_15_144_1_1_2 (13400)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13371  %tmp_15_144_1_1_2 = mul nsw i32 %A_1_load_439, %B_1_load_50

ST_223: tmp_15_144_1_2 (13401)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13372  %tmp_15_144_1_2 = mul nsw i32 %A_1_load_434, %B_1_load_51

ST_223: tmp_15_144_1_2_1 (13402)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13373  %tmp_15_144_1_2_1 = mul nsw i32 %A_1_load_437, %B_1_load_52

ST_223: A_1_load_440 (13403)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13374  %A_1_load_440 = load i32* %A_1_addr_440, align 4

ST_223: tmp_15_144_1_2_2 (13404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13375  %tmp_15_144_1_2_2 = mul nsw i32 %A_1_load_440, %B_1_load_53

ST_223: tmp_15_144_2_0_2 (13408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13379  %tmp_15_144_2_0_2 = mul nsw i32 %A_2_load_438, %B_2_load_47

ST_223: tmp_15_144_2_1 (13409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13380  %tmp_15_144_2_1 = mul nsw i32 %A_2_load_433, %B_2_load_48

ST_223: tmp_15_144_2_1_1 (13410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13381  %tmp_15_144_2_1_1 = mul nsw i32 %A_2_load_436, %B_2_load_49

ST_223: tmp_15_144_2_1_2 (13412)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13383  %tmp_15_144_2_1_2 = mul nsw i32 %A_2_load_439, %B_2_load_50

ST_223: tmp_15_144_2_2 (13413)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13384  %tmp_15_144_2_2 = mul nsw i32 %A_2_load_434, %B_2_load_51

ST_223: tmp_15_144_2_2_1 (13414)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13385  %tmp_15_144_2_2_1 = mul nsw i32 %A_2_load_437, %B_2_load_52

ST_223: A_2_load_440 (13415)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13386  %A_2_load_440 = load i32* %A_2_addr_440, align 4

ST_223: tmp_15_144_2_2_2 (13416)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13387  %tmp_15_144_2_2_2 = mul nsw i32 %A_2_load_440, %B_2_load_53

ST_223: tmp3609 (13422)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13393  %tmp3609 = add i32 %tmp_15_144_0_2_2, %tmp_15_144_0_2_1

ST_223: tmp3608 (13423)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13394  %tmp3608 = add i32 %tmp_15_144_0_2, %tmp3609

ST_223: tmp3607 (13427)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13398  %tmp3607 = add i32 %tmp3608, %tmp3610

ST_223: tmp3601 (13428)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13399  %tmp3601 = add i32 %tmp3602, %tmp3607

ST_223: tmp3616 (13429)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13400  %tmp3616 = add i32 %tmp_15_144_1_2, %tmp_15_144_1_1_2

ST_223: tmp3615 (13430)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13401  %tmp3615 = add i32 %tmp_15_144_1_1_1, %tmp3616

ST_223: tmp3618 (13431)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13402  %tmp3618 = add i32 %tmp_15_144_1_2_2, %tmp_15_144_1_2_1

ST_223: tmp3617 (13433)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13404  %tmp3617 = add i32 %tmp3618, %tmp3619

ST_223: tmp3614 (13434)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13405  %tmp3614 = add i32 %tmp3615, %tmp3617

ST_223: tmp3622 (13435)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13406  %tmp3622 = add i32 %tmp_15_144_2_1_1, %tmp_15_144_2_1

ST_223: tmp3621 (13436)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13407  %tmp3621 = add i32 %tmp_15_144_2_0_2, %tmp3622

ST_223: tmp3624 (13437)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13408  %tmp3624 = add i32 %tmp_15_144_2_2, %tmp_15_144_2_1_2

ST_223: tmp3625 (13438)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13409  %tmp3625 = add i32 %tmp_15_144_2_2_2, %tmp_15_144_2_2_1

ST_223: tmp3623 (13439)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13410  %tmp3623 = add i32 %tmp3624, %tmp3625

ST_223: tmp3620 (13440)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13411  %tmp3620 = add i32 %tmp3621, %tmp3623

ST_223: tmp3613 (13441)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13412  %tmp3613 = add i32 %tmp3614, %tmp3620

ST_223: result_3_144_2_2_2 (13442)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13413  %result_3_144_2_2_2 = add nsw i32 %tmp3601, %tmp3613

ST_223: A_0_load_441 (13446)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13417  %A_0_load_441 = load i32* %A_0_addr_441, align 4

ST_223: A_0_load_442 (13450)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13421  %A_0_load_442 = load i32* %A_0_addr_442, align 4

ST_223: tmp_15_145_0_2 (13452)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13423  %tmp_15_145_0_2 = mul nsw i32 %A_0_load_437, %B_0_load_51

ST_223: A_0_load_443 (13454)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13425  %A_0_load_443 = load i32* %A_0_addr_443, align 4

ST_223: tmp_15_145_1 (13456)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13427  %tmp_15_145_1 = mul nsw i32 %A_1_load_435, %B_1_load_45

ST_223: tmp_15_145_1_0_1 (13457)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13428  %tmp_15_145_1_0_1 = mul nsw i32 %A_1_load_438, %B_1_load_46

ST_223: A_1_load_441 (13458)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13429  %A_1_load_441 = load i32* %A_1_addr_441, align 4

ST_223: tmp_15_145_1_0_2 (13459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13430  %tmp_15_145_1_0_2 = mul nsw i32 %A_1_load_441, %B_1_load_47

ST_223: tmp_15_145_1_1 (13460)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13431  %tmp_15_145_1_1 = mul nsw i32 %A_1_load_436, %B_1_load_48

ST_223: A_1_load_442 (13462)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13433  %A_1_load_442 = load i32* %A_1_addr_442, align 4

ST_223: A_1_load_443 (13466)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13437  %A_1_load_443 = load i32* %A_1_addr_443, align 4

ST_223: A_2_load_441 (13470)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13441  %A_2_load_441 = load i32* %A_2_addr_441, align 4

ST_223: A_2_load_442 (13474)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13445  %A_2_load_442 = load i32* %A_2_addr_442, align 4

ST_223: A_2_load_443 (13478)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13449  %A_2_load_443 = load i32* %A_2_addr_443, align 4

ST_223: tmp3636 (13487)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13458  %tmp3636 = add i32 %tmp_15_145_1_0_1, %tmp_15_145_1

ST_223: tmp3637 (13488)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13459  %tmp3637 = add i32 %tmp_15_145_1_1, %tmp_15_145_1_0_2

ST_223: tmp3635 (13489)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13460  %tmp3635 = add i32 %tmp3636, %tmp3637


 <State 224>: 8.21ns
ST_224: tmp_162 (535)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:506  %tmp_162 = add i17 %tmp_14, 148

ST_224: tmp_164_cast (536)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:507  %tmp_164_cast = sext i17 %tmp_162 to i64

ST_224: A_0_addr_444 (537)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:508  %A_0_addr_444 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_164_cast

ST_224: A_1_addr_444 (911)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:882  %A_1_addr_444 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_164_cast

ST_224: A_2_addr_444 (1135)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1106  %A_2_addr_444 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_164_cast

ST_224: tmp_383 (1645)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1616  %tmp_383 = add i22 %tmp_239, 144

ST_224: tmp_385_cast (1646)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1617  %tmp_385_cast = sext i22 %tmp_383 to i64

ST_224: C_addr_144 (1647)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1618  %C_addr_144 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_385_cast

ST_224: tmp_612 (2337)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2308  %tmp_612 = add i17 %tmp_464, 148

ST_224: tmp_613_cast (2338)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2309  %tmp_613_cast = sext i17 %tmp_612 to i64

ST_224: A_0_addr_445 (2339)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2310  %A_0_addr_445 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_613_cast

ST_224: A_1_addr_445 (2713)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2684  %A_1_addr_445 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_613_cast

ST_224: A_2_addr_445 (2937)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2908  %A_2_addr_445 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_613_cast

ST_224: StgValue_14063 (13443)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13414  store i32 %result_3_144_2_2_2, i32* %C_addr_144, align 4

ST_224: tmp_15_144 (13444)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13415  %tmp_15_144 = mul nsw i32 %A_0_load_435, %B_0_load_45

ST_224: tmp_15_145_0_0_1 (13445)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13416  %tmp_15_145_0_0_1 = mul nsw i32 %A_0_load_438, %B_0_load_46

ST_224: tmp_15_145_0_0_2 (13447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13418  %tmp_15_145_0_0_2 = mul nsw i32 %A_0_load_441, %B_0_load_47

ST_224: tmp_15_145_0_1 (13448)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13419  %tmp_15_145_0_1 = mul nsw i32 %A_0_load_436, %B_0_load_48

ST_224: tmp_15_145_0_1_1 (13449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13420  %tmp_15_145_0_1_1 = mul nsw i32 %A_0_load_439, %B_0_load_49

ST_224: A_0_load_442 (13450)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13421  %A_0_load_442 = load i32* %A_0_addr_442, align 4

ST_224: tmp_15_145_0_1_2 (13451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13422  %tmp_15_145_0_1_2 = mul nsw i32 %A_0_load_442, %B_0_load_50

ST_224: tmp_15_145_0_2_1 (13453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13424  %tmp_15_145_0_2_1 = mul nsw i32 %A_0_load_440, %B_0_load_52

ST_224: A_0_load_443 (13454)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13425  %A_0_load_443 = load i32* %A_0_addr_443, align 4

ST_224: tmp_15_145_0_2_2 (13455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13426  %tmp_15_145_0_2_2 = mul nsw i32 %A_0_load_443, %B_0_load_53

ST_224: tmp_15_145_1_1_1 (13461)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13432  %tmp_15_145_1_1_1 = mul nsw i32 %A_1_load_439, %B_1_load_49

ST_224: A_1_load_442 (13462)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13433  %A_1_load_442 = load i32* %A_1_addr_442, align 4

ST_224: tmp_15_145_1_1_2 (13463)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13434  %tmp_15_145_1_1_2 = mul nsw i32 %A_1_load_442, %B_1_load_50

ST_224: tmp_15_145_1_2 (13464)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13435  %tmp_15_145_1_2 = mul nsw i32 %A_1_load_437, %B_1_load_51

ST_224: tmp_15_145_1_2_1 (13465)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13436  %tmp_15_145_1_2_1 = mul nsw i32 %A_1_load_440, %B_1_load_52

ST_224: A_1_load_443 (13466)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13437  %A_1_load_443 = load i32* %A_1_addr_443, align 4

ST_224: tmp_15_145_1_2_2 (13467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13438  %tmp_15_145_1_2_2 = mul nsw i32 %A_1_load_443, %B_1_load_53

ST_224: tmp_15_145_2_0_2 (13471)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13442  %tmp_15_145_2_0_2 = mul nsw i32 %A_2_load_441, %B_2_load_47

ST_224: tmp_15_145_2_1 (13472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13443  %tmp_15_145_2_1 = mul nsw i32 %A_2_load_436, %B_2_load_48

ST_224: tmp_15_145_2_1_1 (13473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13444  %tmp_15_145_2_1_1 = mul nsw i32 %A_2_load_439, %B_2_load_49

ST_224: A_2_load_442 (13474)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13445  %A_2_load_442 = load i32* %A_2_addr_442, align 4

ST_224: tmp_15_145_2_1_2 (13475)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13446  %tmp_15_145_2_1_2 = mul nsw i32 %A_2_load_442, %B_2_load_50

ST_224: tmp_15_145_2_2 (13476)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13447  %tmp_15_145_2_2 = mul nsw i32 %A_2_load_437, %B_2_load_51

ST_224: tmp_15_145_2_2_1 (13477)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13448  %tmp_15_145_2_2_1 = mul nsw i32 %A_2_load_440, %B_2_load_52

ST_224: A_2_load_443 (13478)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13449  %A_2_load_443 = load i32* %A_2_addr_443, align 4

ST_224: tmp_15_145_2_2_2 (13479)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13450  %tmp_15_145_2_2_2 = mul nsw i32 %A_2_load_443, %B_2_load_53

ST_224: tmp3629 (13480)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13451  %tmp3629 = add i32 %tmp_15_145_0_0_2, %tmp_15_144

ST_224: tmp3628 (13481)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13452  %tmp3628 = add i32 %tmp_15_145_0_0_1, %tmp3629

ST_224: tmp3631 (13482)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13453  %tmp3631 = add i32 %tmp_15_145_0_1_2, %tmp_15_145_0_1_1

ST_224: tmp3630 (13483)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13454  %tmp3630 = add i32 %tmp_15_145_0_1, %tmp3631

ST_224: tmp3627 (13484)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13455  %tmp3627 = add i32 %tmp3628, %tmp3630

ST_224: tmp3634 (13485)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13456  %tmp3634 = add i32 %tmp_15_145_0_2_2, %tmp_15_145_0_2_1

ST_224: tmp3633 (13486)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13457  %tmp3633 = add i32 %tmp_15_145_0_2, %tmp3634

ST_224: tmp3632 (13490)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13461  %tmp3632 = add i32 %tmp3633, %tmp3635

ST_224: tmp3626 (13491)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13462  %tmp3626 = add i32 %tmp3627, %tmp3632

ST_224: tmp3641 (13492)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13463  %tmp3641 = add i32 %tmp_15_145_1_2, %tmp_15_145_1_1_2

ST_224: tmp3640 (13493)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13464  %tmp3640 = add i32 %tmp_15_145_1_1_1, %tmp3641

ST_224: tmp3643 (13494)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13465  %tmp3643 = add i32 %tmp_15_145_1_2_2, %tmp_15_145_1_2_1

ST_224: tmp3642 (13496)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13467  %tmp3642 = add i32 %tmp3643, %tmp3644

ST_224: tmp3639 (13497)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13468  %tmp3639 = add i32 %tmp3640, %tmp3642

ST_224: tmp3647 (13498)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13469  %tmp3647 = add i32 %tmp_15_145_2_1_1, %tmp_15_145_2_1

ST_224: tmp3646 (13499)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13470  %tmp3646 = add i32 %tmp_15_145_2_0_2, %tmp3647

ST_224: tmp3649 (13500)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13471  %tmp3649 = add i32 %tmp_15_145_2_2, %tmp_15_145_2_1_2

ST_224: tmp3650 (13501)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13472  %tmp3650 = add i32 %tmp_15_145_2_2_2, %tmp_15_145_2_2_1

ST_224: tmp3648 (13502)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13473  %tmp3648 = add i32 %tmp3649, %tmp3650

ST_224: tmp3645 (13503)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13474  %tmp3645 = add i32 %tmp3646, %tmp3648

ST_224: tmp3638 (13504)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13475  %tmp3638 = add i32 %tmp3639, %tmp3645

ST_224: result_3_145_2_2_2 (13505)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13476  %result_3_145_2_2_2 = add nsw i32 %tmp3626, %tmp3638

ST_224: A_0_load_444 (13509)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13480  %A_0_load_444 = load i32* %A_0_addr_444, align 4

ST_224: A_0_load_445 (13513)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13484  %A_0_load_445 = load i32* %A_0_addr_445, align 4

ST_224: A_1_load_444 (13521)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13492  %A_1_load_444 = load i32* %A_1_addr_444, align 4

ST_224: A_1_load_445 (13525)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13496  %A_1_load_445 = load i32* %A_1_addr_445, align 4

ST_224: A_2_load_444 (13533)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13504  %A_2_load_444 = load i32* %A_2_addr_444, align 4

ST_224: A_2_load_445 (13537)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13508  %A_2_load_445 = load i32* %A_2_addr_445, align 4


 <State 225>: 7.32ns
ST_225: tmp_163 (538)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:509  %tmp_163 = add i17 %tmp_14, 149

ST_225: tmp_165_cast (539)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:510  %tmp_165_cast = sext i17 %tmp_163 to i64

ST_225: A_0_addr_447 (540)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:511  %A_0_addr_447 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_165_cast

ST_225: A_1_addr_447 (912)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:883  %A_1_addr_447 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_165_cast

ST_225: A_2_addr_447 (1136)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1107  %A_2_addr_447 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_165_cast

ST_225: tmp_384 (1648)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1619  %tmp_384 = add i22 %tmp_239, 145

ST_225: tmp_386_cast (1649)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1620  %tmp_386_cast = sext i22 %tmp_384 to i64

ST_225: C_addr_145 (1650)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1621  %C_addr_145 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_386_cast

ST_225: tmp_838 (3471)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3442  %tmp_838 = add i17 %tmp_690, 148

ST_225: tmp_839_cast (3472)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3443  %tmp_839_cast = sext i17 %tmp_838 to i64

ST_225: A_0_addr_446 (3473)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3444  %A_0_addr_446 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_839_cast

ST_225: A_1_addr_446 (3847)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3818  %A_1_addr_446 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_839_cast

ST_225: A_2_addr_446 (4071)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4042  %A_2_addr_446 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_839_cast

ST_225: StgValue_14131 (13443)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13414  store i32 %result_3_144_2_2_2, i32* %C_addr_144, align 4

ST_225: StgValue_14132 (13506)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13477  store i32 %result_3_145_2_2_2, i32* %C_addr_145, align 4

ST_225: tmp_15_145 (13507)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13478  %tmp_15_145 = mul nsw i32 %A_0_load_438, %B_0_load_45

ST_225: tmp_15_146_0_0_1 (13508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13479  %tmp_15_146_0_0_1 = mul nsw i32 %A_0_load_441, %B_0_load_46

ST_225: A_0_load_444 (13509)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13480  %A_0_load_444 = load i32* %A_0_addr_444, align 4

ST_225: tmp_15_146_0_0_2 (13510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13481  %tmp_15_146_0_0_2 = mul nsw i32 %A_0_load_444, %B_0_load_47

ST_225: tmp_15_146_0_1 (13511)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13482  %tmp_15_146_0_1 = mul nsw i32 %A_0_load_439, %B_0_load_48

ST_225: tmp_15_146_0_1_1 (13512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13483  %tmp_15_146_0_1_1 = mul nsw i32 %A_0_load_442, %B_0_load_49

ST_225: A_0_load_445 (13513)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13484  %A_0_load_445 = load i32* %A_0_addr_445, align 4

ST_225: tmp_15_146_0_1_2 (13514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13485  %tmp_15_146_0_1_2 = mul nsw i32 %A_0_load_445, %B_0_load_50

ST_225: A_0_load_446 (13517)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13488  %A_0_load_446 = load i32* %A_0_addr_446, align 4

ST_225: tmp_15_146_1 (13519)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13490  %tmp_15_146_1 = mul nsw i32 %A_1_load_438, %B_1_load_45

ST_225: tmp_15_146_1_0_1 (13520)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13491  %tmp_15_146_1_0_1 = mul nsw i32 %A_1_load_441, %B_1_load_46

ST_225: A_1_load_444 (13521)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13492  %A_1_load_444 = load i32* %A_1_addr_444, align 4

ST_225: tmp_15_146_1_0_2 (13522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13493  %tmp_15_146_1_0_2 = mul nsw i32 %A_1_load_444, %B_1_load_47

ST_225: tmp_15_146_1_1 (13523)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13494  %tmp_15_146_1_1 = mul nsw i32 %A_1_load_439, %B_1_load_48

ST_225: A_1_load_445 (13525)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13496  %A_1_load_445 = load i32* %A_1_addr_445, align 4

ST_225: A_1_load_446 (13529)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13500  %A_1_load_446 = load i32* %A_1_addr_446, align 4

ST_225: A_2_load_444 (13533)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13504  %A_2_load_444 = load i32* %A_2_addr_444, align 4

ST_225: A_2_load_445 (13537)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13508  %A_2_load_445 = load i32* %A_2_addr_445, align 4

ST_225: A_2_load_446 (13541)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13512  %A_2_load_446 = load i32* %A_2_addr_446, align 4

ST_225: tmp3654 (13543)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13514  %tmp3654 = add i32 %tmp_15_146_0_0_2, %tmp_15_145

ST_225: tmp3653 (13544)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13515  %tmp3653 = add i32 %tmp_15_146_0_0_1, %tmp3654

ST_225: tmp3656 (13545)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13516  %tmp3656 = add i32 %tmp_15_146_0_1_2, %tmp_15_146_0_1_1

ST_225: tmp3655 (13546)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13517  %tmp3655 = add i32 %tmp_15_146_0_1, %tmp3656

ST_225: tmp3652 (13547)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13518  %tmp3652 = add i32 %tmp3653, %tmp3655

ST_225: tmp3661 (13550)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13521  %tmp3661 = add i32 %tmp_15_146_1_0_1, %tmp_15_146_1

ST_225: tmp3662 (13551)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13522  %tmp3662 = add i32 %tmp_15_146_1_1, %tmp_15_146_1_0_2

ST_225: tmp3660 (13552)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13523  %tmp3660 = add i32 %tmp3661, %tmp3662

ST_225: A_0_load_447 (13572)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13543  %A_0_load_447 = load i32* %A_0_addr_447, align 4

ST_225: A_1_load_447 (13584)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13555  %A_1_load_447 = load i32* %A_1_addr_447, align 4

ST_225: A_2_load_447 (13596)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13567  %A_2_load_447 = load i32* %A_2_addr_447, align 4


 <State 226>: 8.21ns
ST_226: tmp_613 (2340)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2311  %tmp_613 = add i17 %tmp_464, 149

ST_226: tmp_614_cast (2341)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2312  %tmp_614_cast = sext i17 %tmp_613 to i64

ST_226: A_0_addr_448 (2342)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2313  %A_0_addr_448 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_614_cast

ST_226: A_1_addr_448 (2714)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2685  %A_1_addr_448 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_614_cast

ST_226: A_2_addr_448 (2938)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2909  %A_2_addr_448 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_614_cast

ST_226: tmp_839 (3474)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3445  %tmp_839 = add i17 %tmp_690, 149

ST_226: tmp_840_cast (3475)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3446  %tmp_840_cast = sext i17 %tmp_839 to i64

ST_226: A_0_addr_449 (3476)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3447  %A_0_addr_449 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_840_cast

ST_226: A_1_addr_449 (3848)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3819  %A_1_addr_449 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_840_cast

ST_226: A_2_addr_449 (4072)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4043  %A_2_addr_449 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_840_cast

ST_226: StgValue_14173 (13506)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13477  store i32 %result_3_145_2_2_2, i32* %C_addr_145, align 4

ST_226: tmp_15_146_0_2 (13515)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13486  %tmp_15_146_0_2 = mul nsw i32 %A_0_load_440, %B_0_load_51

ST_226: tmp_15_146_0_2_1 (13516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13487  %tmp_15_146_0_2_1 = mul nsw i32 %A_0_load_443, %B_0_load_52

ST_226: A_0_load_446 (13517)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13488  %A_0_load_446 = load i32* %A_0_addr_446, align 4

ST_226: tmp_15_146_0_2_2 (13518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13489  %tmp_15_146_0_2_2 = mul nsw i32 %A_0_load_446, %B_0_load_53

ST_226: tmp_15_146_1_1_1 (13524)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13495  %tmp_15_146_1_1_1 = mul nsw i32 %A_1_load_442, %B_1_load_49

ST_226: tmp_15_146_1_1_2 (13526)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13497  %tmp_15_146_1_1_2 = mul nsw i32 %A_1_load_445, %B_1_load_50

ST_226: tmp_15_146_1_2 (13527)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13498  %tmp_15_146_1_2 = mul nsw i32 %A_1_load_440, %B_1_load_51

ST_226: tmp_15_146_1_2_1 (13528)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13499  %tmp_15_146_1_2_1 = mul nsw i32 %A_1_load_443, %B_1_load_52

ST_226: A_1_load_446 (13529)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13500  %A_1_load_446 = load i32* %A_1_addr_446, align 4

ST_226: tmp_15_146_1_2_2 (13530)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13501  %tmp_15_146_1_2_2 = mul nsw i32 %A_1_load_446, %B_1_load_53

ST_226: tmp_15_146_2 (13531)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13502  %tmp_15_146_2 = mul nsw i32 %A_2_load_438, %B_2_load_45

ST_226: tmp_15_146_2_0_1 (13532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13503  %tmp_15_146_2_0_1 = mul nsw i32 %A_2_load_441, %B_2_load_46

ST_226: tmp_15_146_2_0_2 (13534)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13505  %tmp_15_146_2_0_2 = mul nsw i32 %A_2_load_444, %B_2_load_47

ST_226: tmp_15_146_2_1 (13535)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13506  %tmp_15_146_2_1 = mul nsw i32 %A_2_load_439, %B_2_load_48

ST_226: tmp_15_146_2_1_1 (13536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13507  %tmp_15_146_2_1_1 = mul nsw i32 %A_2_load_442, %B_2_load_49

ST_226: tmp_15_146_2_1_2 (13538)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13509  %tmp_15_146_2_1_2 = mul nsw i32 %A_2_load_445, %B_2_load_50

ST_226: tmp_15_146_2_2 (13539)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13510  %tmp_15_146_2_2 = mul nsw i32 %A_2_load_440, %B_2_load_51

ST_226: tmp_15_146_2_2_1 (13540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13511  %tmp_15_146_2_2_1 = mul nsw i32 %A_2_load_443, %B_2_load_52

ST_226: A_2_load_446 (13541)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13512  %A_2_load_446 = load i32* %A_2_addr_446, align 4

ST_226: tmp_15_146_2_2_2 (13542)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13513  %tmp_15_146_2_2_2 = mul nsw i32 %A_2_load_446, %B_2_load_53

ST_226: tmp3659 (13548)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13519  %tmp3659 = add i32 %tmp_15_146_0_2_2, %tmp_15_146_0_2_1

ST_226: tmp3658 (13549)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13520  %tmp3658 = add i32 %tmp_15_146_0_2, %tmp3659

ST_226: tmp3657 (13553)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13524  %tmp3657 = add i32 %tmp3658, %tmp3660

ST_226: tmp3651 (13554)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13525  %tmp3651 = add i32 %tmp3652, %tmp3657

ST_226: tmp3666 (13555)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13526  %tmp3666 = add i32 %tmp_15_146_1_2, %tmp_15_146_1_1_2

ST_226: tmp3665 (13556)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13527  %tmp3665 = add i32 %tmp_15_146_1_1_1, %tmp3666

ST_226: tmp3668 (13557)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13528  %tmp3668 = add i32 %tmp_15_146_1_2_2, %tmp_15_146_1_2_1

ST_226: tmp3669 (13558)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13529  %tmp3669 = add i32 %tmp_15_146_2_0_1, %tmp_15_146_2

ST_226: tmp3667 (13559)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13530  %tmp3667 = add i32 %tmp3668, %tmp3669

ST_226: tmp3664 (13560)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13531  %tmp3664 = add i32 %tmp3665, %tmp3667

ST_226: tmp3672 (13561)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13532  %tmp3672 = add i32 %tmp_15_146_2_1_1, %tmp_15_146_2_1

ST_226: tmp3671 (13562)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13533  %tmp3671 = add i32 %tmp_15_146_2_0_2, %tmp3672

ST_226: tmp3674 (13563)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13534  %tmp3674 = add i32 %tmp_15_146_2_2, %tmp_15_146_2_1_2

ST_226: tmp3675 (13564)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13535  %tmp3675 = add i32 %tmp_15_146_2_2_2, %tmp_15_146_2_2_1

ST_226: tmp3673 (13565)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13536  %tmp3673 = add i32 %tmp3674, %tmp3675

ST_226: tmp3670 (13566)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13537  %tmp3670 = add i32 %tmp3671, %tmp3673

ST_226: tmp3663 (13567)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13538  %tmp3663 = add i32 %tmp3664, %tmp3670

ST_226: result_3_146_2_2_2 (13568)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13539  %result_3_146_2_2_2 = add nsw i32 %tmp3651, %tmp3663

ST_226: A_0_load_447 (13572)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13543  %A_0_load_447 = load i32* %A_0_addr_447, align 4

ST_226: A_0_load_448 (13576)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13547  %A_0_load_448 = load i32* %A_0_addr_448, align 4

ST_226: A_0_load_449 (13580)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13551  %A_0_load_449 = load i32* %A_0_addr_449, align 4

ST_226: tmp_15_147_1 (13582)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13553  %tmp_15_147_1 = mul nsw i32 %A_1_load_441, %B_1_load_45

ST_226: tmp_15_147_1_0_1 (13583)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13554  %tmp_15_147_1_0_1 = mul nsw i32 %A_1_load_444, %B_1_load_46

ST_226: A_1_load_447 (13584)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13555  %A_1_load_447 = load i32* %A_1_addr_447, align 4

ST_226: tmp_15_147_1_0_2 (13585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13556  %tmp_15_147_1_0_2 = mul nsw i32 %A_1_load_447, %B_1_load_47

ST_226: tmp_15_147_1_1 (13586)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13557  %tmp_15_147_1_1 = mul nsw i32 %A_1_load_442, %B_1_load_48

ST_226: A_1_load_448 (13588)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13559  %A_1_load_448 = load i32* %A_1_addr_448, align 4

ST_226: A_1_load_449 (13592)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13563  %A_1_load_449 = load i32* %A_1_addr_449, align 4

ST_226: tmp_15_147_2 (13594)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13565  %tmp_15_147_2 = mul nsw i32 %A_2_load_441, %B_2_load_45

ST_226: A_2_load_447 (13596)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13567  %A_2_load_447 = load i32* %A_2_addr_447, align 4

ST_226: A_2_load_448 (13600)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13571  %A_2_load_448 = load i32* %A_2_addr_448, align 4

ST_226: A_2_load_449 (13604)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13575  %A_2_load_449 = load i32* %A_2_addr_449, align 4

ST_226: tmp3686 (13613)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13584  %tmp3686 = add i32 %tmp_15_147_1_0_1, %tmp_15_147_1

ST_226: tmp3687 (13614)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13585  %tmp3687 = add i32 %tmp_15_147_1_1, %tmp_15_147_1_0_2

ST_226: tmp3685 (13615)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13586  %tmp3685 = add i32 %tmp3686, %tmp3687


 <State 227>: 8.21ns
ST_227: tmp_164 (541)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:512  %tmp_164 = add i17 %tmp_14, 150

ST_227: tmp_166_cast (542)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:513  %tmp_166_cast = sext i17 %tmp_164 to i64

ST_227: A_0_addr_450 (543)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:514  %A_0_addr_450 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_166_cast

ST_227: A_1_addr_450 (913)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:884  %A_1_addr_450 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_166_cast

ST_227: A_2_addr_450 (1137)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1108  %A_2_addr_450 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_166_cast

ST_227: tmp_385 (1651)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1622  %tmp_385 = add i22 %tmp_239, 146

ST_227: tmp_387_cast (1652)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1623  %tmp_387_cast = sext i22 %tmp_385 to i64

ST_227: C_addr_146 (1653)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1624  %C_addr_146 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_387_cast

ST_227: tmp_614 (2343)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2314  %tmp_614 = add i17 %tmp_464, 150

ST_227: tmp_615_cast (2344)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2315  %tmp_615_cast = sext i17 %tmp_614 to i64

ST_227: A_0_addr_451 (2345)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2316  %A_0_addr_451 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_615_cast

ST_227: A_1_addr_451 (2715)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2686  %A_1_addr_451 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_615_cast

ST_227: A_2_addr_451 (2939)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2910  %A_2_addr_451 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_615_cast

ST_227: StgValue_14242 (13569)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13540  store i32 %result_3_146_2_2_2, i32* %C_addr_146, align 4

ST_227: tmp_15_146 (13570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13541  %tmp_15_146 = mul nsw i32 %A_0_load_441, %B_0_load_45

ST_227: tmp_15_147_0_0_1 (13571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13542  %tmp_15_147_0_0_1 = mul nsw i32 %A_0_load_444, %B_0_load_46

ST_227: tmp_15_147_0_0_2 (13573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13544  %tmp_15_147_0_0_2 = mul nsw i32 %A_0_load_447, %B_0_load_47

ST_227: tmp_15_147_0_1 (13574)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13545  %tmp_15_147_0_1 = mul nsw i32 %A_0_load_442, %B_0_load_48

ST_227: tmp_15_147_0_1_1 (13575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13546  %tmp_15_147_0_1_1 = mul nsw i32 %A_0_load_445, %B_0_load_49

ST_227: A_0_load_448 (13576)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13547  %A_0_load_448 = load i32* %A_0_addr_448, align 4

ST_227: tmp_15_147_0_1_2 (13577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13548  %tmp_15_147_0_1_2 = mul nsw i32 %A_0_load_448, %B_0_load_50

ST_227: tmp_15_147_0_2 (13578)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13549  %tmp_15_147_0_2 = mul nsw i32 %A_0_load_443, %B_0_load_51

ST_227: tmp_15_147_0_2_1 (13579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13550  %tmp_15_147_0_2_1 = mul nsw i32 %A_0_load_446, %B_0_load_52

ST_227: A_0_load_449 (13580)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13551  %A_0_load_449 = load i32* %A_0_addr_449, align 4

ST_227: tmp_15_147_0_2_2 (13581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13552  %tmp_15_147_0_2_2 = mul nsw i32 %A_0_load_449, %B_0_load_53

ST_227: tmp_15_147_1_1_1 (13587)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13558  %tmp_15_147_1_1_1 = mul nsw i32 %A_1_load_445, %B_1_load_49

ST_227: A_1_load_448 (13588)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13559  %A_1_load_448 = load i32* %A_1_addr_448, align 4

ST_227: tmp_15_147_1_1_2 (13589)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13560  %tmp_15_147_1_1_2 = mul nsw i32 %A_1_load_448, %B_1_load_50

ST_227: tmp_15_147_1_2 (13590)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13561  %tmp_15_147_1_2 = mul nsw i32 %A_1_load_443, %B_1_load_51

ST_227: tmp_15_147_1_2_1 (13591)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13562  %tmp_15_147_1_2_1 = mul nsw i32 %A_1_load_446, %B_1_load_52

ST_227: A_1_load_449 (13592)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13563  %A_1_load_449 = load i32* %A_1_addr_449, align 4

ST_227: tmp_15_147_1_2_2 (13593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13564  %tmp_15_147_1_2_2 = mul nsw i32 %A_1_load_449, %B_1_load_53

ST_227: tmp_15_147_2_0_1 (13595)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13566  %tmp_15_147_2_0_1 = mul nsw i32 %A_2_load_444, %B_2_load_46

ST_227: tmp_15_147_2_0_2 (13597)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13568  %tmp_15_147_2_0_2 = mul nsw i32 %A_2_load_447, %B_2_load_47

ST_227: tmp_15_147_2_1 (13598)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13569  %tmp_15_147_2_1 = mul nsw i32 %A_2_load_442, %B_2_load_48

ST_227: tmp_15_147_2_1_1 (13599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13570  %tmp_15_147_2_1_1 = mul nsw i32 %A_2_load_445, %B_2_load_49

ST_227: A_2_load_448 (13600)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13571  %A_2_load_448 = load i32* %A_2_addr_448, align 4

ST_227: tmp_15_147_2_1_2 (13601)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13572  %tmp_15_147_2_1_2 = mul nsw i32 %A_2_load_448, %B_2_load_50

ST_227: tmp_15_147_2_2 (13602)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13573  %tmp_15_147_2_2 = mul nsw i32 %A_2_load_443, %B_2_load_51

ST_227: tmp_15_147_2_2_1 (13603)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13574  %tmp_15_147_2_2_1 = mul nsw i32 %A_2_load_446, %B_2_load_52

ST_227: A_2_load_449 (13604)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13575  %A_2_load_449 = load i32* %A_2_addr_449, align 4

ST_227: tmp_15_147_2_2_2 (13605)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13576  %tmp_15_147_2_2_2 = mul nsw i32 %A_2_load_449, %B_2_load_53

ST_227: tmp3679 (13606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13577  %tmp3679 = add i32 %tmp_15_147_0_0_2, %tmp_15_146

ST_227: tmp3678 (13607)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13578  %tmp3678 = add i32 %tmp_15_147_0_0_1, %tmp3679

ST_227: tmp3681 (13608)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13579  %tmp3681 = add i32 %tmp_15_147_0_1_2, %tmp_15_147_0_1_1

ST_227: tmp3680 (13609)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13580  %tmp3680 = add i32 %tmp_15_147_0_1, %tmp3681

ST_227: tmp3677 (13610)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13581  %tmp3677 = add i32 %tmp3678, %tmp3680

ST_227: tmp3684 (13611)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13582  %tmp3684 = add i32 %tmp_15_147_0_2_2, %tmp_15_147_0_2_1

ST_227: tmp3683 (13612)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13583  %tmp3683 = add i32 %tmp_15_147_0_2, %tmp3684

ST_227: tmp3682 (13616)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13587  %tmp3682 = add i32 %tmp3683, %tmp3685

ST_227: tmp3676 (13617)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13588  %tmp3676 = add i32 %tmp3677, %tmp3682

ST_227: tmp3691 (13618)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13589  %tmp3691 = add i32 %tmp_15_147_1_2, %tmp_15_147_1_1_2

ST_227: tmp3690 (13619)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13590  %tmp3690 = add i32 %tmp_15_147_1_1_1, %tmp3691

ST_227: tmp3693 (13620)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13591  %tmp3693 = add i32 %tmp_15_147_1_2_2, %tmp_15_147_1_2_1

ST_227: tmp3694 (13621)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13592  %tmp3694 = add i32 %tmp_15_147_2_0_1, %tmp_15_147_2

ST_227: tmp3692 (13622)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13593  %tmp3692 = add i32 %tmp3693, %tmp3694

ST_227: tmp3689 (13623)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13594  %tmp3689 = add i32 %tmp3690, %tmp3692

ST_227: tmp3697 (13624)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13595  %tmp3697 = add i32 %tmp_15_147_2_1_1, %tmp_15_147_2_1

ST_227: tmp3696 (13625)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13596  %tmp3696 = add i32 %tmp_15_147_2_0_2, %tmp3697

ST_227: tmp3699 (13626)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13597  %tmp3699 = add i32 %tmp_15_147_2_2, %tmp_15_147_2_1_2

ST_227: tmp3700 (13627)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13598  %tmp3700 = add i32 %tmp_15_147_2_2_2, %tmp_15_147_2_2_1

ST_227: tmp3698 (13628)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13599  %tmp3698 = add i32 %tmp3699, %tmp3700

ST_227: tmp3695 (13629)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13600  %tmp3695 = add i32 %tmp3696, %tmp3698

ST_227: tmp3688 (13630)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13601  %tmp3688 = add i32 %tmp3689, %tmp3695

ST_227: result_3_147_2_2_2 (13631)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13602  %result_3_147_2_2_2 = add nsw i32 %tmp3676, %tmp3688

ST_227: A_0_load_450 (13635)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13606  %A_0_load_450 = load i32* %A_0_addr_450, align 4

ST_227: A_0_load_451 (13639)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13610  %A_0_load_451 = load i32* %A_0_addr_451, align 4

ST_227: A_1_load_450 (13647)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13618  %A_1_load_450 = load i32* %A_1_addr_450, align 4

ST_227: A_1_load_451 (13651)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13622  %A_1_load_451 = load i32* %A_1_addr_451, align 4

ST_227: A_2_load_450 (13659)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13630  %A_2_load_450 = load i32* %A_2_addr_450, align 4

ST_227: A_2_load_451 (13663)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13634  %A_2_load_451 = load i32* %A_2_addr_451, align 4


 <State 228>: 7.32ns
ST_228: tmp_165 (544)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:515  %tmp_165 = add i17 %tmp_14, 151

ST_228: tmp_167_cast (545)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:516  %tmp_167_cast = sext i17 %tmp_165 to i64

ST_228: A_0_addr_453 (546)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:517  %A_0_addr_453 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_167_cast

ST_228: A_1_addr_453 (914)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:885  %A_1_addr_453 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_167_cast

ST_228: A_2_addr_453 (1138)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1109  %A_2_addr_453 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_167_cast

ST_228: tmp_386 (1654)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1625  %tmp_386 = add i22 %tmp_239, 147

ST_228: tmp_388_cast (1655)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1626  %tmp_388_cast = sext i22 %tmp_386 to i64

ST_228: C_addr_147 (1656)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1627  %C_addr_147 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_388_cast

ST_228: tmp_840 (3477)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3448  %tmp_840 = add i17 %tmp_690, 150

ST_228: tmp_841_cast (3478)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3449  %tmp_841_cast = sext i17 %tmp_840 to i64

ST_228: A_0_addr_452 (3479)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3450  %A_0_addr_452 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_841_cast

ST_228: A_1_addr_452 (3849)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3820  %A_1_addr_452 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_841_cast

ST_228: A_2_addr_452 (4073)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4044  %A_2_addr_452 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_841_cast

ST_228: StgValue_14313 (13569)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13540  store i32 %result_3_146_2_2_2, i32* %C_addr_146, align 4

ST_228: StgValue_14314 (13632)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13603  store i32 %result_3_147_2_2_2, i32* %C_addr_147, align 4

ST_228: tmp_15_147 (13633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13604  %tmp_15_147 = mul nsw i32 %A_0_load_444, %B_0_load_45

ST_228: tmp_15_148_0_0_1 (13634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13605  %tmp_15_148_0_0_1 = mul nsw i32 %A_0_load_447, %B_0_load_46

ST_228: A_0_load_450 (13635)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13606  %A_0_load_450 = load i32* %A_0_addr_450, align 4

ST_228: tmp_15_148_0_0_2 (13636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13607  %tmp_15_148_0_0_2 = mul nsw i32 %A_0_load_450, %B_0_load_47

ST_228: tmp_15_148_0_1 (13637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13608  %tmp_15_148_0_1 = mul nsw i32 %A_0_load_445, %B_0_load_48

ST_228: tmp_15_148_0_1_1 (13638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13609  %tmp_15_148_0_1_1 = mul nsw i32 %A_0_load_448, %B_0_load_49

ST_228: A_0_load_451 (13639)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13610  %A_0_load_451 = load i32* %A_0_addr_451, align 4

ST_228: tmp_15_148_0_1_2 (13640)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13611  %tmp_15_148_0_1_2 = mul nsw i32 %A_0_load_451, %B_0_load_50

ST_228: A_0_load_452 (13643)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13614  %A_0_load_452 = load i32* %A_0_addr_452, align 4

ST_228: tmp_15_148_1 (13645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13616  %tmp_15_148_1 = mul nsw i32 %A_1_load_444, %B_1_load_45

ST_228: tmp_15_148_1_0_1 (13646)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13617  %tmp_15_148_1_0_1 = mul nsw i32 %A_1_load_447, %B_1_load_46

ST_228: A_1_load_450 (13647)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13618  %A_1_load_450 = load i32* %A_1_addr_450, align 4

ST_228: tmp_15_148_1_0_2 (13648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13619  %tmp_15_148_1_0_2 = mul nsw i32 %A_1_load_450, %B_1_load_47

ST_228: tmp_15_148_1_1 (13649)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13620  %tmp_15_148_1_1 = mul nsw i32 %A_1_load_445, %B_1_load_48

ST_228: A_1_load_451 (13651)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13622  %A_1_load_451 = load i32* %A_1_addr_451, align 4

ST_228: A_1_load_452 (13655)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13626  %A_1_load_452 = load i32* %A_1_addr_452, align 4

ST_228: A_2_load_450 (13659)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13630  %A_2_load_450 = load i32* %A_2_addr_450, align 4

ST_228: A_2_load_451 (13663)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13634  %A_2_load_451 = load i32* %A_2_addr_451, align 4

ST_228: A_2_load_452 (13667)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13638  %A_2_load_452 = load i32* %A_2_addr_452, align 4

ST_228: tmp3704 (13669)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13640  %tmp3704 = add i32 %tmp_15_148_0_0_2, %tmp_15_147

ST_228: tmp3703 (13670)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13641  %tmp3703 = add i32 %tmp_15_148_0_0_1, %tmp3704

ST_228: tmp3706 (13671)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13642  %tmp3706 = add i32 %tmp_15_148_0_1_2, %tmp_15_148_0_1_1

ST_228: tmp3705 (13672)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13643  %tmp3705 = add i32 %tmp_15_148_0_1, %tmp3706

ST_228: tmp3702 (13673)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13644  %tmp3702 = add i32 %tmp3703, %tmp3705

ST_228: tmp3711 (13676)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13647  %tmp3711 = add i32 %tmp_15_148_1_0_1, %tmp_15_148_1

ST_228: tmp3712 (13677)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13648  %tmp3712 = add i32 %tmp_15_148_1_1, %tmp_15_148_1_0_2

ST_228: tmp3710 (13678)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13649  %tmp3710 = add i32 %tmp3711, %tmp3712

ST_228: A_0_load_453 (13698)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13669  %A_0_load_453 = load i32* %A_0_addr_453, align 4

ST_228: A_1_load_453 (13710)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13681  %A_1_load_453 = load i32* %A_1_addr_453, align 4

ST_228: A_2_load_453 (13722)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13693  %A_2_load_453 = load i32* %A_2_addr_453, align 4


 <State 229>: 8.21ns
ST_229: tmp_615 (2346)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2317  %tmp_615 = add i17 %tmp_464, 151

ST_229: tmp_616_cast (2347)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2318  %tmp_616_cast = sext i17 %tmp_615 to i64

ST_229: A_0_addr_454 (2348)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2319  %A_0_addr_454 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_616_cast

ST_229: A_1_addr_454 (2716)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2687  %A_1_addr_454 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_616_cast

ST_229: A_2_addr_454 (2940)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2911  %A_2_addr_454 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_616_cast

ST_229: tmp_841 (3480)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3451  %tmp_841 = add i17 %tmp_690, 151

ST_229: tmp_842_cast (3481)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3452  %tmp_842_cast = sext i17 %tmp_841 to i64

ST_229: A_0_addr_455 (3482)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3453  %A_0_addr_455 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_842_cast

ST_229: A_1_addr_455 (3850)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3821  %A_1_addr_455 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_842_cast

ST_229: A_2_addr_455 (4074)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4045  %A_2_addr_455 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_842_cast

ST_229: StgValue_14355 (13632)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13603  store i32 %result_3_147_2_2_2, i32* %C_addr_147, align 4

ST_229: tmp_15_148_0_2 (13641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13612  %tmp_15_148_0_2 = mul nsw i32 %A_0_load_446, %B_0_load_51

ST_229: tmp_15_148_0_2_1 (13642)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13613  %tmp_15_148_0_2_1 = mul nsw i32 %A_0_load_449, %B_0_load_52

ST_229: A_0_load_452 (13643)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13614  %A_0_load_452 = load i32* %A_0_addr_452, align 4

ST_229: tmp_15_148_0_2_2 (13644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13615  %tmp_15_148_0_2_2 = mul nsw i32 %A_0_load_452, %B_0_load_53

ST_229: tmp_15_148_1_1_1 (13650)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13621  %tmp_15_148_1_1_1 = mul nsw i32 %A_1_load_448, %B_1_load_49

ST_229: tmp_15_148_1_1_2 (13652)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13623  %tmp_15_148_1_1_2 = mul nsw i32 %A_1_load_451, %B_1_load_50

ST_229: tmp_15_148_1_2 (13653)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13624  %tmp_15_148_1_2 = mul nsw i32 %A_1_load_446, %B_1_load_51

ST_229: tmp_15_148_1_2_1 (13654)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13625  %tmp_15_148_1_2_1 = mul nsw i32 %A_1_load_449, %B_1_load_52

ST_229: A_1_load_452 (13655)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13626  %A_1_load_452 = load i32* %A_1_addr_452, align 4

ST_229: tmp_15_148_1_2_2 (13656)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13627  %tmp_15_148_1_2_2 = mul nsw i32 %A_1_load_452, %B_1_load_53

ST_229: tmp_15_148_2 (13657)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13628  %tmp_15_148_2 = mul nsw i32 %A_2_load_444, %B_2_load_45

ST_229: tmp_15_148_2_0_1 (13658)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13629  %tmp_15_148_2_0_1 = mul nsw i32 %A_2_load_447, %B_2_load_46

ST_229: tmp_15_148_2_0_2 (13660)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13631  %tmp_15_148_2_0_2 = mul nsw i32 %A_2_load_450, %B_2_load_47

ST_229: tmp_15_148_2_1 (13661)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13632  %tmp_15_148_2_1 = mul nsw i32 %A_2_load_445, %B_2_load_48

ST_229: tmp_15_148_2_1_1 (13662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13633  %tmp_15_148_2_1_1 = mul nsw i32 %A_2_load_448, %B_2_load_49

ST_229: tmp_15_148_2_1_2 (13664)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13635  %tmp_15_148_2_1_2 = mul nsw i32 %A_2_load_451, %B_2_load_50

ST_229: tmp_15_148_2_2 (13665)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13636  %tmp_15_148_2_2 = mul nsw i32 %A_2_load_446, %B_2_load_51

ST_229: tmp_15_148_2_2_1 (13666)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13637  %tmp_15_148_2_2_1 = mul nsw i32 %A_2_load_449, %B_2_load_52

ST_229: A_2_load_452 (13667)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13638  %A_2_load_452 = load i32* %A_2_addr_452, align 4

ST_229: tmp_15_148_2_2_2 (13668)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13639  %tmp_15_148_2_2_2 = mul nsw i32 %A_2_load_452, %B_2_load_53

ST_229: tmp3709 (13674)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13645  %tmp3709 = add i32 %tmp_15_148_0_2_2, %tmp_15_148_0_2_1

ST_229: tmp3708 (13675)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13646  %tmp3708 = add i32 %tmp_15_148_0_2, %tmp3709

ST_229: tmp3707 (13679)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13650  %tmp3707 = add i32 %tmp3708, %tmp3710

ST_229: tmp3701 (13680)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13651  %tmp3701 = add i32 %tmp3702, %tmp3707

ST_229: tmp3716 (13681)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13652  %tmp3716 = add i32 %tmp_15_148_1_2, %tmp_15_148_1_1_2

ST_229: tmp3715 (13682)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13653  %tmp3715 = add i32 %tmp_15_148_1_1_1, %tmp3716

ST_229: tmp3718 (13683)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13654  %tmp3718 = add i32 %tmp_15_148_1_2_2, %tmp_15_148_1_2_1

ST_229: tmp3719 (13684)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13655  %tmp3719 = add i32 %tmp_15_148_2_0_1, %tmp_15_148_2

ST_229: tmp3717 (13685)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13656  %tmp3717 = add i32 %tmp3718, %tmp3719

ST_229: tmp3714 (13686)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13657  %tmp3714 = add i32 %tmp3715, %tmp3717

ST_229: tmp3722 (13687)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13658  %tmp3722 = add i32 %tmp_15_148_2_1_1, %tmp_15_148_2_1

ST_229: tmp3721 (13688)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13659  %tmp3721 = add i32 %tmp_15_148_2_0_2, %tmp3722

ST_229: tmp3724 (13689)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13660  %tmp3724 = add i32 %tmp_15_148_2_2, %tmp_15_148_2_1_2

ST_229: tmp3725 (13690)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13661  %tmp3725 = add i32 %tmp_15_148_2_2_2, %tmp_15_148_2_2_1

ST_229: tmp3723 (13691)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13662  %tmp3723 = add i32 %tmp3724, %tmp3725

ST_229: tmp3720 (13692)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13663  %tmp3720 = add i32 %tmp3721, %tmp3723

ST_229: tmp3713 (13693)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13664  %tmp3713 = add i32 %tmp3714, %tmp3720

ST_229: result_3_148_2_2_2 (13694)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13665  %result_3_148_2_2_2 = add nsw i32 %tmp3701, %tmp3713

ST_229: A_0_load_453 (13698)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13669  %A_0_load_453 = load i32* %A_0_addr_453, align 4

ST_229: A_0_load_454 (13702)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13673  %A_0_load_454 = load i32* %A_0_addr_454, align 4

ST_229: A_0_load_455 (13706)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13677  %A_0_load_455 = load i32* %A_0_addr_455, align 4

ST_229: tmp_15_149_1 (13708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13679  %tmp_15_149_1 = mul nsw i32 %A_1_load_447, %B_1_load_45

ST_229: tmp_15_149_1_0_1 (13709)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13680  %tmp_15_149_1_0_1 = mul nsw i32 %A_1_load_450, %B_1_load_46

ST_229: A_1_load_453 (13710)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13681  %A_1_load_453 = load i32* %A_1_addr_453, align 4

ST_229: tmp_15_149_1_0_2 (13711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13682  %tmp_15_149_1_0_2 = mul nsw i32 %A_1_load_453, %B_1_load_47

ST_229: tmp_15_149_1_1 (13712)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13683  %tmp_15_149_1_1 = mul nsw i32 %A_1_load_448, %B_1_load_48

ST_229: A_1_load_454 (13714)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13685  %A_1_load_454 = load i32* %A_1_addr_454, align 4

ST_229: A_1_load_455 (13718)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13689  %A_1_load_455 = load i32* %A_1_addr_455, align 4

ST_229: A_2_load_453 (13722)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13693  %A_2_load_453 = load i32* %A_2_addr_453, align 4

ST_229: A_2_load_454 (13726)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13697  %A_2_load_454 = load i32* %A_2_addr_454, align 4

ST_229: A_2_load_455 (13730)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13701  %A_2_load_455 = load i32* %A_2_addr_455, align 4

ST_229: tmp3736 (13739)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13710  %tmp3736 = add i32 %tmp_15_149_1_0_1, %tmp_15_149_1

ST_229: tmp3737 (13740)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13711  %tmp3737 = add i32 %tmp_15_149_1_1, %tmp_15_149_1_0_2

ST_229: tmp3735 (13741)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13712  %tmp3735 = add i32 %tmp3736, %tmp3737


 <State 230>: 8.21ns
ST_230: tmp_166 (547)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:518  %tmp_166 = add i17 %tmp_14, 152

ST_230: tmp_168_cast (548)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:519  %tmp_168_cast = sext i17 %tmp_166 to i64

ST_230: A_0_addr_456 (549)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:520  %A_0_addr_456 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_168_cast

ST_230: A_1_addr_456 (915)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:886  %A_1_addr_456 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_168_cast

ST_230: A_2_addr_456 (1139)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1110  %A_2_addr_456 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_168_cast

ST_230: tmp_387 (1657)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1628  %tmp_387 = add i22 %tmp_239, 148

ST_230: tmp_389_cast (1658)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1629  %tmp_389_cast = sext i22 %tmp_387 to i64

ST_230: C_addr_148 (1659)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1630  %C_addr_148 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_389_cast

ST_230: tmp_616 (2349)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2320  %tmp_616 = add i17 %tmp_464, 152

ST_230: tmp_617_cast (2350)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2321  %tmp_617_cast = sext i17 %tmp_616 to i64

ST_230: A_0_addr_457 (2351)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2322  %A_0_addr_457 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_617_cast

ST_230: A_1_addr_457 (2717)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2688  %A_1_addr_457 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_617_cast

ST_230: A_2_addr_457 (2941)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2912  %A_2_addr_457 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_617_cast

ST_230: StgValue_14423 (13695)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13666  store i32 %result_3_148_2_2_2, i32* %C_addr_148, align 4

ST_230: tmp_15_148 (13696)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13667  %tmp_15_148 = mul nsw i32 %A_0_load_447, %B_0_load_45

ST_230: tmp_15_149_0_0_1 (13697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13668  %tmp_15_149_0_0_1 = mul nsw i32 %A_0_load_450, %B_0_load_46

ST_230: tmp_15_149_0_0_2 (13699)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13670  %tmp_15_149_0_0_2 = mul nsw i32 %A_0_load_453, %B_0_load_47

ST_230: tmp_15_149_0_1 (13700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13671  %tmp_15_149_0_1 = mul nsw i32 %A_0_load_448, %B_0_load_48

ST_230: tmp_15_149_0_1_1 (13701)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13672  %tmp_15_149_0_1_1 = mul nsw i32 %A_0_load_451, %B_0_load_49

ST_230: A_0_load_454 (13702)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13673  %A_0_load_454 = load i32* %A_0_addr_454, align 4

ST_230: tmp_15_149_0_1_2 (13703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13674  %tmp_15_149_0_1_2 = mul nsw i32 %A_0_load_454, %B_0_load_50

ST_230: tmp_15_149_0_2 (13704)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13675  %tmp_15_149_0_2 = mul nsw i32 %A_0_load_449, %B_0_load_51

ST_230: tmp_15_149_0_2_1 (13705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13676  %tmp_15_149_0_2_1 = mul nsw i32 %A_0_load_452, %B_0_load_52

ST_230: A_0_load_455 (13706)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13677  %A_0_load_455 = load i32* %A_0_addr_455, align 4

ST_230: tmp_15_149_0_2_2 (13707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13678  %tmp_15_149_0_2_2 = mul nsw i32 %A_0_load_455, %B_0_load_53

ST_230: tmp_15_149_1_1_1 (13713)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13684  %tmp_15_149_1_1_1 = mul nsw i32 %A_1_load_451, %B_1_load_49

ST_230: A_1_load_454 (13714)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13685  %A_1_load_454 = load i32* %A_1_addr_454, align 4

ST_230: tmp_15_149_1_1_2 (13715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13686  %tmp_15_149_1_1_2 = mul nsw i32 %A_1_load_454, %B_1_load_50

ST_230: tmp_15_149_1_2 (13716)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13687  %tmp_15_149_1_2 = mul nsw i32 %A_1_load_449, %B_1_load_51

ST_230: tmp_15_149_1_2_1 (13717)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13688  %tmp_15_149_1_2_1 = mul nsw i32 %A_1_load_452, %B_1_load_52

ST_230: A_1_load_455 (13718)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13689  %A_1_load_455 = load i32* %A_1_addr_455, align 4

ST_230: tmp_15_149_1_2_2 (13719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13690  %tmp_15_149_1_2_2 = mul nsw i32 %A_1_load_455, %B_1_load_53

ST_230: tmp_15_149_2 (13720)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13691  %tmp_15_149_2 = mul nsw i32 %A_2_load_447, %B_2_load_45

ST_230: tmp_15_149_2_0_1 (13721)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13692  %tmp_15_149_2_0_1 = mul nsw i32 %A_2_load_450, %B_2_load_46

ST_230: tmp_15_149_2_0_2 (13723)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13694  %tmp_15_149_2_0_2 = mul nsw i32 %A_2_load_453, %B_2_load_47

ST_230: tmp_15_149_2_1 (13724)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13695  %tmp_15_149_2_1 = mul nsw i32 %A_2_load_448, %B_2_load_48

ST_230: tmp_15_149_2_1_1 (13725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13696  %tmp_15_149_2_1_1 = mul nsw i32 %A_2_load_451, %B_2_load_49

ST_230: A_2_load_454 (13726)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13697  %A_2_load_454 = load i32* %A_2_addr_454, align 4

ST_230: tmp_15_149_2_1_2 (13727)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13698  %tmp_15_149_2_1_2 = mul nsw i32 %A_2_load_454, %B_2_load_50

ST_230: tmp_15_149_2_2 (13728)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13699  %tmp_15_149_2_2 = mul nsw i32 %A_2_load_449, %B_2_load_51

ST_230: tmp_15_149_2_2_1 (13729)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13700  %tmp_15_149_2_2_1 = mul nsw i32 %A_2_load_452, %B_2_load_52

ST_230: A_2_load_455 (13730)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13701  %A_2_load_455 = load i32* %A_2_addr_455, align 4

ST_230: tmp_15_149_2_2_2 (13731)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13702  %tmp_15_149_2_2_2 = mul nsw i32 %A_2_load_455, %B_2_load_53

ST_230: tmp3729 (13732)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13703  %tmp3729 = add i32 %tmp_15_149_0_0_2, %tmp_15_148

ST_230: tmp3728 (13733)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13704  %tmp3728 = add i32 %tmp_15_149_0_0_1, %tmp3729

ST_230: tmp3731 (13734)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13705  %tmp3731 = add i32 %tmp_15_149_0_1_2, %tmp_15_149_0_1_1

ST_230: tmp3730 (13735)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13706  %tmp3730 = add i32 %tmp_15_149_0_1, %tmp3731

ST_230: tmp3727 (13736)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13707  %tmp3727 = add i32 %tmp3728, %tmp3730

ST_230: tmp3734 (13737)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13708  %tmp3734 = add i32 %tmp_15_149_0_2_2, %tmp_15_149_0_2_1

ST_230: tmp3733 (13738)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13709  %tmp3733 = add i32 %tmp_15_149_0_2, %tmp3734

ST_230: tmp3732 (13742)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13713  %tmp3732 = add i32 %tmp3733, %tmp3735

ST_230: tmp3726 (13743)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13714  %tmp3726 = add i32 %tmp3727, %tmp3732

ST_230: tmp3741 (13744)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13715  %tmp3741 = add i32 %tmp_15_149_1_2, %tmp_15_149_1_1_2

ST_230: tmp3740 (13745)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13716  %tmp3740 = add i32 %tmp_15_149_1_1_1, %tmp3741

ST_230: tmp3743 (13746)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13717  %tmp3743 = add i32 %tmp_15_149_1_2_2, %tmp_15_149_1_2_1

ST_230: tmp3744 (13747)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13718  %tmp3744 = add i32 %tmp_15_149_2_0_1, %tmp_15_149_2

ST_230: tmp3742 (13748)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13719  %tmp3742 = add i32 %tmp3743, %tmp3744

ST_230: tmp3739 (13749)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13720  %tmp3739 = add i32 %tmp3740, %tmp3742

ST_230: tmp3747 (13750)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13721  %tmp3747 = add i32 %tmp_15_149_2_1_1, %tmp_15_149_2_1

ST_230: tmp3746 (13751)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13722  %tmp3746 = add i32 %tmp_15_149_2_0_2, %tmp3747

ST_230: tmp3749 (13752)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13723  %tmp3749 = add i32 %tmp_15_149_2_2, %tmp_15_149_2_1_2

ST_230: tmp3750 (13753)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13724  %tmp3750 = add i32 %tmp_15_149_2_2_2, %tmp_15_149_2_2_1

ST_230: tmp3748 (13754)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13725  %tmp3748 = add i32 %tmp3749, %tmp3750

ST_230: tmp3745 (13755)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13726  %tmp3745 = add i32 %tmp3746, %tmp3748

ST_230: tmp3738 (13756)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13727  %tmp3738 = add i32 %tmp3739, %tmp3745

ST_230: result_3_149_2_2_2 (13757)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13728  %result_3_149_2_2_2 = add nsw i32 %tmp3726, %tmp3738

ST_230: A_0_load_456 (13761)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13732  %A_0_load_456 = load i32* %A_0_addr_456, align 4

ST_230: A_0_load_457 (13765)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13736  %A_0_load_457 = load i32* %A_0_addr_457, align 4

ST_230: A_1_load_456 (13773)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13744  %A_1_load_456 = load i32* %A_1_addr_456, align 4

ST_230: A_1_load_457 (13777)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13748  %A_1_load_457 = load i32* %A_1_addr_457, align 4

ST_230: tmp_15_150_2 (13783)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13754  %tmp_15_150_2 = mul nsw i32 %A_2_load_450, %B_2_load_45

ST_230: tmp_15_150_2_0_1 (13784)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13755  %tmp_15_150_2_0_1 = mul nsw i32 %A_2_load_453, %B_2_load_46

ST_230: A_2_load_456 (13785)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13756  %A_2_load_456 = load i32* %A_2_addr_456, align 4

ST_230: A_2_load_457 (13789)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13760  %A_2_load_457 = load i32* %A_2_addr_457, align 4

ST_230: tmp3769 (13810)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13781  %tmp3769 = add i32 %tmp_15_150_2_0_1, %tmp_15_150_2


 <State 231>: 7.32ns
ST_231: tmp_167 (550)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:521  %tmp_167 = add i17 %tmp_14, 153

ST_231: tmp_169_cast (551)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:522  %tmp_169_cast = sext i17 %tmp_167 to i64

ST_231: A_0_addr_459 (552)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:523  %A_0_addr_459 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_169_cast

ST_231: A_1_addr_459 (916)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:887  %A_1_addr_459 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_169_cast

ST_231: A_2_addr_459 (1140)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1111  %A_2_addr_459 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_169_cast

ST_231: tmp_388 (1660)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1631  %tmp_388 = add i22 %tmp_239, 149

ST_231: tmp_390_cast (1661)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1632  %tmp_390_cast = sext i22 %tmp_388 to i64

ST_231: C_addr_149 (1662)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1633  %C_addr_149 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_390_cast

ST_231: tmp_842 (3483)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3454  %tmp_842 = add i17 %tmp_690, 152

ST_231: tmp_843_cast (3484)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3455  %tmp_843_cast = sext i17 %tmp_842 to i64

ST_231: A_0_addr_458 (3485)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3456  %A_0_addr_458 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_843_cast

ST_231: A_1_addr_458 (3851)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3822  %A_1_addr_458 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_843_cast

ST_231: A_2_addr_458 (4075)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4046  %A_2_addr_458 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_843_cast

ST_231: StgValue_14498 (13695)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13666  store i32 %result_3_148_2_2_2, i32* %C_addr_148, align 4

ST_231: StgValue_14499 (13758)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13729  store i32 %result_3_149_2_2_2, i32* %C_addr_149, align 4

ST_231: tmp_15_149 (13759)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13730  %tmp_15_149 = mul nsw i32 %A_0_load_450, %B_0_load_45

ST_231: tmp_15_150_0_0_1 (13760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13731  %tmp_15_150_0_0_1 = mul nsw i32 %A_0_load_453, %B_0_load_46

ST_231: A_0_load_456 (13761)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13732  %A_0_load_456 = load i32* %A_0_addr_456, align 4

ST_231: tmp_15_150_0_0_2 (13762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13733  %tmp_15_150_0_0_2 = mul nsw i32 %A_0_load_456, %B_0_load_47

ST_231: tmp_15_150_0_1 (13763)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13734  %tmp_15_150_0_1 = mul nsw i32 %A_0_load_451, %B_0_load_48

ST_231: tmp_15_150_0_1_1 (13764)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13735  %tmp_15_150_0_1_1 = mul nsw i32 %A_0_load_454, %B_0_load_49

ST_231: A_0_load_457 (13765)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13736  %A_0_load_457 = load i32* %A_0_addr_457, align 4

ST_231: tmp_15_150_0_1_2 (13766)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13737  %tmp_15_150_0_1_2 = mul nsw i32 %A_0_load_457, %B_0_load_50

ST_231: A_0_load_458 (13769)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13740  %A_0_load_458 = load i32* %A_0_addr_458, align 4

ST_231: tmp_15_150_1 (13771)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13742  %tmp_15_150_1 = mul nsw i32 %A_1_load_450, %B_1_load_45

ST_231: tmp_15_150_1_0_1 (13772)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13743  %tmp_15_150_1_0_1 = mul nsw i32 %A_1_load_453, %B_1_load_46

ST_231: A_1_load_456 (13773)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13744  %A_1_load_456 = load i32* %A_1_addr_456, align 4

ST_231: tmp_15_150_1_0_2 (13774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13745  %tmp_15_150_1_0_2 = mul nsw i32 %A_1_load_456, %B_1_load_47

ST_231: tmp_15_150_1_1 (13775)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13746  %tmp_15_150_1_1 = mul nsw i32 %A_1_load_451, %B_1_load_48

ST_231: A_1_load_457 (13777)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13748  %A_1_load_457 = load i32* %A_1_addr_457, align 4

ST_231: A_1_load_458 (13781)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13752  %A_1_load_458 = load i32* %A_1_addr_458, align 4

ST_231: A_2_load_456 (13785)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13756  %A_2_load_456 = load i32* %A_2_addr_456, align 4

ST_231: tmp_15_150_2_0_2 (13786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13757  %tmp_15_150_2_0_2 = mul nsw i32 %A_2_load_456, %B_2_load_47

ST_231: tmp_15_150_2_1 (13787)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13758  %tmp_15_150_2_1 = mul nsw i32 %A_2_load_451, %B_2_load_48

ST_231: tmp_15_150_2_1_1 (13788)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13759  %tmp_15_150_2_1_1 = mul nsw i32 %A_2_load_454, %B_2_load_49

ST_231: A_2_load_457 (13789)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13760  %A_2_load_457 = load i32* %A_2_addr_457, align 4

ST_231: A_2_load_458 (13793)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13764  %A_2_load_458 = load i32* %A_2_addr_458, align 4

ST_231: tmp3754 (13795)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13766  %tmp3754 = add i32 %tmp_15_150_0_0_2, %tmp_15_149

ST_231: tmp3753 (13796)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13767  %tmp3753 = add i32 %tmp_15_150_0_0_1, %tmp3754

ST_231: tmp3756 (13797)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13768  %tmp3756 = add i32 %tmp_15_150_0_1_2, %tmp_15_150_0_1_1

ST_231: tmp3755 (13798)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13769  %tmp3755 = add i32 %tmp_15_150_0_1, %tmp3756

ST_231: tmp3752 (13799)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13770  %tmp3752 = add i32 %tmp3753, %tmp3755

ST_231: tmp3761 (13802)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13773  %tmp3761 = add i32 %tmp_15_150_1_0_1, %tmp_15_150_1

ST_231: tmp3762 (13803)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13774  %tmp3762 = add i32 %tmp_15_150_1_1, %tmp_15_150_1_0_2

ST_231: tmp3760 (13804)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13775  %tmp3760 = add i32 %tmp3761, %tmp3762

ST_231: tmp3772 (13813)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13784  %tmp3772 = add i32 %tmp_15_150_2_1_1, %tmp_15_150_2_1

ST_231: tmp3771 (13814)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13785  %tmp3771 = add i32 %tmp_15_150_2_0_2, %tmp3772

ST_231: A_0_load_459 (13824)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13795  %A_0_load_459 = load i32* %A_0_addr_459, align 4

ST_231: A_1_load_459 (13836)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13807  %A_1_load_459 = load i32* %A_1_addr_459, align 4

ST_231: A_2_load_459 (13848)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13819  %A_2_load_459 = load i32* %A_2_addr_459, align 4


 <State 232>: 8.21ns
ST_232: tmp_617 (2352)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2323  %tmp_617 = add i17 %tmp_464, 153

ST_232: tmp_618_cast (2353)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2324  %tmp_618_cast = sext i17 %tmp_617 to i64

ST_232: A_0_addr_460 (2354)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2325  %A_0_addr_460 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_618_cast

ST_232: A_1_addr_460 (2718)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2689  %A_1_addr_460 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_618_cast

ST_232: A_2_addr_460 (2942)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2913  %A_2_addr_460 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_618_cast

ST_232: tmp_843 (3486)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3457  %tmp_843 = add i17 %tmp_690, 153

ST_232: tmp_844_cast (3487)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3458  %tmp_844_cast = sext i17 %tmp_843 to i64

ST_232: A_0_addr_461 (3488)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3459  %A_0_addr_461 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_844_cast

ST_232: A_1_addr_461 (3852)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3823  %A_1_addr_461 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_844_cast

ST_232: A_2_addr_461 (4076)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4047  %A_2_addr_461 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_844_cast

ST_232: StgValue_14545 (13758)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13729  store i32 %result_3_149_2_2_2, i32* %C_addr_149, align 4

ST_232: tmp_15_150_0_2 (13767)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13738  %tmp_15_150_0_2 = mul nsw i32 %A_0_load_452, %B_0_load_51

ST_232: tmp_15_150_0_2_1 (13768)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13739  %tmp_15_150_0_2_1 = mul nsw i32 %A_0_load_455, %B_0_load_52

ST_232: A_0_load_458 (13769)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13740  %A_0_load_458 = load i32* %A_0_addr_458, align 4

ST_232: tmp_15_150_0_2_2 (13770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13741  %tmp_15_150_0_2_2 = mul nsw i32 %A_0_load_458, %B_0_load_53

ST_232: tmp_15_150_1_1_1 (13776)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13747  %tmp_15_150_1_1_1 = mul nsw i32 %A_1_load_454, %B_1_load_49

ST_232: tmp_15_150_1_1_2 (13778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13749  %tmp_15_150_1_1_2 = mul nsw i32 %A_1_load_457, %B_1_load_50

ST_232: tmp_15_150_1_2 (13779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13750  %tmp_15_150_1_2 = mul nsw i32 %A_1_load_452, %B_1_load_51

ST_232: tmp_15_150_1_2_1 (13780)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13751  %tmp_15_150_1_2_1 = mul nsw i32 %A_1_load_455, %B_1_load_52

ST_232: A_1_load_458 (13781)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13752  %A_1_load_458 = load i32* %A_1_addr_458, align 4

ST_232: tmp_15_150_1_2_2 (13782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13753  %tmp_15_150_1_2_2 = mul nsw i32 %A_1_load_458, %B_1_load_53

ST_232: tmp_15_150_2_1_2 (13790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13761  %tmp_15_150_2_1_2 = mul nsw i32 %A_2_load_457, %B_2_load_50

ST_232: tmp_15_150_2_2 (13791)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13762  %tmp_15_150_2_2 = mul nsw i32 %A_2_load_452, %B_2_load_51

ST_232: tmp_15_150_2_2_1 (13792)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13763  %tmp_15_150_2_2_1 = mul nsw i32 %A_2_load_455, %B_2_load_52

ST_232: A_2_load_458 (13793)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13764  %A_2_load_458 = load i32* %A_2_addr_458, align 4

ST_232: tmp_15_150_2_2_2 (13794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13765  %tmp_15_150_2_2_2 = mul nsw i32 %A_2_load_458, %B_2_load_53

ST_232: tmp3759 (13800)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13771  %tmp3759 = add i32 %tmp_15_150_0_2_2, %tmp_15_150_0_2_1

ST_232: tmp3758 (13801)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13772  %tmp3758 = add i32 %tmp_15_150_0_2, %tmp3759

ST_232: tmp3757 (13805)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13776  %tmp3757 = add i32 %tmp3758, %tmp3760

ST_232: tmp3751 (13806)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13777  %tmp3751 = add i32 %tmp3752, %tmp3757

ST_232: tmp3766 (13807)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13778  %tmp3766 = add i32 %tmp_15_150_1_2, %tmp_15_150_1_1_2

ST_232: tmp3765 (13808)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13779  %tmp3765 = add i32 %tmp_15_150_1_1_1, %tmp3766

ST_232: tmp3768 (13809)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13780  %tmp3768 = add i32 %tmp_15_150_1_2_2, %tmp_15_150_1_2_1

ST_232: tmp3767 (13811)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13782  %tmp3767 = add i32 %tmp3768, %tmp3769

ST_232: tmp3764 (13812)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13783  %tmp3764 = add i32 %tmp3765, %tmp3767

ST_232: tmp3774 (13815)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13786  %tmp3774 = add i32 %tmp_15_150_2_2, %tmp_15_150_2_1_2

ST_232: tmp3775 (13816)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13787  %tmp3775 = add i32 %tmp_15_150_2_2_2, %tmp_15_150_2_2_1

ST_232: tmp3773 (13817)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13788  %tmp3773 = add i32 %tmp3774, %tmp3775

ST_232: tmp3770 (13818)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13789  %tmp3770 = add i32 %tmp3771, %tmp3773

ST_232: tmp3763 (13819)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13790  %tmp3763 = add i32 %tmp3764, %tmp3770

ST_232: result_3_150_2_2_2 (13820)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13791  %result_3_150_2_2_2 = add nsw i32 %tmp3751, %tmp3763

ST_232: tmp_15_150 (13822)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13793  %tmp_15_150 = mul nsw i32 %A_0_load_453, %B_0_load_45

ST_232: tmp_15_151_0_0_1 (13823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13794  %tmp_15_151_0_0_1 = mul nsw i32 %A_0_load_456, %B_0_load_46

ST_232: A_0_load_459 (13824)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13795  %A_0_load_459 = load i32* %A_0_addr_459, align 4

ST_232: tmp_15_151_0_0_2 (13825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13796  %tmp_15_151_0_0_2 = mul nsw i32 %A_0_load_459, %B_0_load_47

ST_232: A_0_load_460 (13828)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13799  %A_0_load_460 = load i32* %A_0_addr_460, align 4

ST_232: A_0_load_461 (13832)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13803  %A_0_load_461 = load i32* %A_0_addr_461, align 4

ST_232: tmp_15_151_1 (13834)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13805  %tmp_15_151_1 = mul nsw i32 %A_1_load_453, %B_1_load_45

ST_232: tmp_15_151_1_0_1 (13835)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13806  %tmp_15_151_1_0_1 = mul nsw i32 %A_1_load_456, %B_1_load_46

ST_232: A_1_load_459 (13836)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13807  %A_1_load_459 = load i32* %A_1_addr_459, align 4

ST_232: tmp_15_151_1_0_2 (13837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13808  %tmp_15_151_1_0_2 = mul nsw i32 %A_1_load_459, %B_1_load_47

ST_232: tmp_15_151_1_1 (13838)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13809  %tmp_15_151_1_1 = mul nsw i32 %A_1_load_454, %B_1_load_48

ST_232: A_1_load_460 (13840)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13811  %A_1_load_460 = load i32* %A_1_addr_460, align 4

ST_232: A_1_load_461 (13844)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13815  %A_1_load_461 = load i32* %A_1_addr_461, align 4

ST_232: A_2_load_459 (13848)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13819  %A_2_load_459 = load i32* %A_2_addr_459, align 4

ST_232: A_2_load_460 (13852)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13823  %A_2_load_460 = load i32* %A_2_addr_460, align 4

ST_232: A_2_load_461 (13856)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13827  %A_2_load_461 = load i32* %A_2_addr_461, align 4

ST_232: tmp3779 (13858)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13829  %tmp3779 = add i32 %tmp_15_151_0_0_2, %tmp_15_150

ST_232: tmp3778 (13859)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13830  %tmp3778 = add i32 %tmp_15_151_0_0_1, %tmp3779

ST_232: tmp3786 (13865)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13836  %tmp3786 = add i32 %tmp_15_151_1_0_1, %tmp_15_151_1

ST_232: tmp3787 (13866)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13837  %tmp3787 = add i32 %tmp_15_151_1_1, %tmp_15_151_1_0_2

ST_232: tmp3785 (13867)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13838  %tmp3785 = add i32 %tmp3786, %tmp3787

ST_232: tmp_15_151 (13885)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13856  %tmp_15_151 = mul nsw i32 %A_0_load_456, %B_0_load_45


 <State 233>: 8.21ns
ST_233: tmp_168 (553)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:524  %tmp_168 = add i17 %tmp_14, 154

ST_233: tmp_170_cast (554)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:525  %tmp_170_cast = sext i17 %tmp_168 to i64

ST_233: A_0_addr_462 (555)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:526  %A_0_addr_462 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_170_cast

ST_233: A_1_addr_462 (917)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:888  %A_1_addr_462 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_170_cast

ST_233: A_2_addr_462 (1141)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1112  %A_2_addr_462 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_170_cast

ST_233: tmp_389 (1663)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1634  %tmp_389 = add i22 %tmp_239, 150

ST_233: tmp_391_cast (1664)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1635  %tmp_391_cast = sext i22 %tmp_389 to i64

ST_233: C_addr_150 (1665)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1636  %C_addr_150 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_391_cast

ST_233: tmp_618 (2355)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2326  %tmp_618 = add i17 %tmp_464, 154

ST_233: tmp_619_cast (2356)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2327  %tmp_619_cast = sext i17 %tmp_618 to i64

ST_233: A_0_addr_463 (2357)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2328  %A_0_addr_463 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_619_cast

ST_233: A_1_addr_463 (2719)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2690  %A_1_addr_463 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_619_cast

ST_233: A_2_addr_463 (2943)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2914  %A_2_addr_463 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_619_cast

ST_233: StgValue_14611 (13821)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13792  store i32 %result_3_150_2_2_2, i32* %C_addr_150, align 4

ST_233: tmp_15_151_0_1 (13826)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13797  %tmp_15_151_0_1 = mul nsw i32 %A_0_load_454, %B_0_load_48

ST_233: tmp_15_151_0_1_1 (13827)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13798  %tmp_15_151_0_1_1 = mul nsw i32 %A_0_load_457, %B_0_load_49

ST_233: A_0_load_460 (13828)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13799  %A_0_load_460 = load i32* %A_0_addr_460, align 4

ST_233: tmp_15_151_0_1_2 (13829)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13800  %tmp_15_151_0_1_2 = mul nsw i32 %A_0_load_460, %B_0_load_50

ST_233: tmp_15_151_0_2 (13830)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13801  %tmp_15_151_0_2 = mul nsw i32 %A_0_load_455, %B_0_load_51

ST_233: tmp_15_151_0_2_1 (13831)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13802  %tmp_15_151_0_2_1 = mul nsw i32 %A_0_load_458, %B_0_load_52

ST_233: A_0_load_461 (13832)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13803  %A_0_load_461 = load i32* %A_0_addr_461, align 4

ST_233: tmp_15_151_0_2_2 (13833)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13804  %tmp_15_151_0_2_2 = mul nsw i32 %A_0_load_461, %B_0_load_53

ST_233: tmp_15_151_1_1_1 (13839)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13810  %tmp_15_151_1_1_1 = mul nsw i32 %A_1_load_457, %B_1_load_49

ST_233: A_1_load_460 (13840)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13811  %A_1_load_460 = load i32* %A_1_addr_460, align 4

ST_233: tmp_15_151_1_1_2 (13841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13812  %tmp_15_151_1_1_2 = mul nsw i32 %A_1_load_460, %B_1_load_50

ST_233: tmp_15_151_1_2 (13842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13813  %tmp_15_151_1_2 = mul nsw i32 %A_1_load_455, %B_1_load_51

ST_233: tmp_15_151_1_2_1 (13843)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13814  %tmp_15_151_1_2_1 = mul nsw i32 %A_1_load_458, %B_1_load_52

ST_233: A_1_load_461 (13844)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13815  %A_1_load_461 = load i32* %A_1_addr_461, align 4

ST_233: tmp_15_151_1_2_2 (13845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13816  %tmp_15_151_1_2_2 = mul nsw i32 %A_1_load_461, %B_1_load_53

ST_233: tmp_15_151_2 (13846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13817  %tmp_15_151_2 = mul nsw i32 %A_2_load_453, %B_2_load_45

ST_233: tmp_15_151_2_0_1 (13847)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13818  %tmp_15_151_2_0_1 = mul nsw i32 %A_2_load_456, %B_2_load_46

ST_233: tmp_15_151_2_0_2 (13849)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13820  %tmp_15_151_2_0_2 = mul nsw i32 %A_2_load_459, %B_2_load_47

ST_233: tmp_15_151_2_1 (13850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13821  %tmp_15_151_2_1 = mul nsw i32 %A_2_load_454, %B_2_load_48

ST_233: tmp_15_151_2_1_1 (13851)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13822  %tmp_15_151_2_1_1 = mul nsw i32 %A_2_load_457, %B_2_load_49

ST_233: A_2_load_460 (13852)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13823  %A_2_load_460 = load i32* %A_2_addr_460, align 4

ST_233: tmp_15_151_2_1_2 (13853)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13824  %tmp_15_151_2_1_2 = mul nsw i32 %A_2_load_460, %B_2_load_50

ST_233: tmp_15_151_2_2 (13854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13825  %tmp_15_151_2_2 = mul nsw i32 %A_2_load_455, %B_2_load_51

ST_233: tmp_15_151_2_2_1 (13855)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13826  %tmp_15_151_2_2_1 = mul nsw i32 %A_2_load_458, %B_2_load_52

ST_233: A_2_load_461 (13856)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13827  %A_2_load_461 = load i32* %A_2_addr_461, align 4

ST_233: tmp_15_151_2_2_2 (13857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13828  %tmp_15_151_2_2_2 = mul nsw i32 %A_2_load_461, %B_2_load_53

ST_233: tmp3781 (13860)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13831  %tmp3781 = add i32 %tmp_15_151_0_1_2, %tmp_15_151_0_1_1

ST_233: tmp3780 (13861)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13832  %tmp3780 = add i32 %tmp_15_151_0_1, %tmp3781

ST_233: tmp3777 (13862)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13833  %tmp3777 = add i32 %tmp3778, %tmp3780

ST_233: tmp3784 (13863)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13834  %tmp3784 = add i32 %tmp_15_151_0_2_2, %tmp_15_151_0_2_1

ST_233: tmp3783 (13864)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13835  %tmp3783 = add i32 %tmp_15_151_0_2, %tmp3784

ST_233: tmp3782 (13868)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13839  %tmp3782 = add i32 %tmp3783, %tmp3785

ST_233: tmp3776 (13869)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13840  %tmp3776 = add i32 %tmp3777, %tmp3782

ST_233: tmp3791 (13870)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13841  %tmp3791 = add i32 %tmp_15_151_1_2, %tmp_15_151_1_1_2

ST_233: tmp3790 (13871)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13842  %tmp3790 = add i32 %tmp_15_151_1_1_1, %tmp3791

ST_233: tmp3793 (13872)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13843  %tmp3793 = add i32 %tmp_15_151_1_2_2, %tmp_15_151_1_2_1

ST_233: tmp3794 (13873)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13844  %tmp3794 = add i32 %tmp_15_151_2_0_1, %tmp_15_151_2

ST_233: tmp3792 (13874)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13845  %tmp3792 = add i32 %tmp3793, %tmp3794

ST_233: tmp3789 (13875)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13846  %tmp3789 = add i32 %tmp3790, %tmp3792

ST_233: tmp3797 (13876)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13847  %tmp3797 = add i32 %tmp_15_151_2_1_1, %tmp_15_151_2_1

ST_233: tmp3796 (13877)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13848  %tmp3796 = add i32 %tmp_15_151_2_0_2, %tmp3797

ST_233: tmp3799 (13878)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13849  %tmp3799 = add i32 %tmp_15_151_2_2, %tmp_15_151_2_1_2

ST_233: tmp3800 (13879)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13850  %tmp3800 = add i32 %tmp_15_151_2_2_2, %tmp_15_151_2_2_1

ST_233: tmp3798 (13880)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13851  %tmp3798 = add i32 %tmp3799, %tmp3800

ST_233: tmp3795 (13881)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13852  %tmp3795 = add i32 %tmp3796, %tmp3798

ST_233: tmp3788 (13882)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13853  %tmp3788 = add i32 %tmp3789, %tmp3795

ST_233: result_3_151_2_2_2 (13883)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13854  %result_3_151_2_2_2 = add nsw i32 %tmp3776, %tmp3788

ST_233: A_0_load_462 (13887)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13858  %A_0_load_462 = load i32* %A_0_addr_462, align 4

ST_233: tmp_15_152_0_1 (13889)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13860  %tmp_15_152_0_1 = mul nsw i32 %A_0_load_457, %B_0_load_48

ST_233: A_0_load_463 (13891)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13862  %A_0_load_463 = load i32* %A_0_addr_463, align 4

ST_233: A_1_load_462 (13899)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13870  %A_1_load_462 = load i32* %A_1_addr_462, align 4

ST_233: A_1_load_463 (13903)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13874  %A_1_load_463 = load i32* %A_1_addr_463, align 4

ST_233: A_2_load_462 (13911)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13882  %A_2_load_462 = load i32* %A_2_addr_462, align 4

ST_233: A_2_load_463 (13915)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13886  %A_2_load_463 = load i32* %A_2_addr_463, align 4

ST_233: B_0_load_54 (13948)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13919  %B_0_load_54 = load i32* %B_0_addr, align 4

ST_233: B_0_load_55 (13950)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13921  %B_0_load_55 = load i32* %B_0_addr_1, align 4


 <State 234>: 7.32ns
ST_234: tmp_169 (556)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:527  %tmp_169 = add i17 %tmp_14, 155

ST_234: tmp_171_cast (557)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:528  %tmp_171_cast = sext i17 %tmp_169 to i64

ST_234: A_0_addr_465 (558)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:529  %A_0_addr_465 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_171_cast

ST_234: A_1_addr_465 (918)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:889  %A_1_addr_465 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_171_cast

ST_234: A_2_addr_465 (1142)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1113  %A_2_addr_465 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_171_cast

ST_234: tmp_390 (1666)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1637  %tmp_390 = add i22 %tmp_239, 151

ST_234: tmp_392_cast (1667)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1638  %tmp_392_cast = sext i22 %tmp_390 to i64

ST_234: C_addr_151 (1668)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1639  %C_addr_151 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_392_cast

ST_234: tmp_844 (3489)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3460  %tmp_844 = add i17 %tmp_690, 154

ST_234: tmp_845_cast (3490)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3461  %tmp_845_cast = sext i17 %tmp_844 to i64

ST_234: A_0_addr_464 (3491)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3462  %A_0_addr_464 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_845_cast

ST_234: A_1_addr_464 (3853)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3824  %A_1_addr_464 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_845_cast

ST_234: A_2_addr_464 (4077)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4048  %A_2_addr_464 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_845_cast

ST_234: StgValue_14681 (13821)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13792  store i32 %result_3_150_2_2_2, i32* %C_addr_150, align 4

ST_234: StgValue_14682 (13884)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13855  store i32 %result_3_151_2_2_2, i32* %C_addr_151, align 4

ST_234: tmp_15_152_0_0_1 (13886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13857  %tmp_15_152_0_0_1 = mul nsw i32 %A_0_load_459, %B_0_load_46

ST_234: A_0_load_462 (13887)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13858  %A_0_load_462 = load i32* %A_0_addr_462, align 4

ST_234: tmp_15_152_0_0_2 (13888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13859  %tmp_15_152_0_0_2 = mul nsw i32 %A_0_load_462, %B_0_load_47

ST_234: tmp_15_152_0_1_1 (13890)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13861  %tmp_15_152_0_1_1 = mul nsw i32 %A_0_load_460, %B_0_load_49

ST_234: A_0_load_463 (13891)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13862  %A_0_load_463 = load i32* %A_0_addr_463, align 4

ST_234: tmp_15_152_0_1_2 (13892)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13863  %tmp_15_152_0_1_2 = mul nsw i32 %A_0_load_463, %B_0_load_50

ST_234: A_0_load_464 (13895)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13866  %A_0_load_464 = load i32* %A_0_addr_464, align 4

ST_234: tmp_15_152_1 (13897)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13868  %tmp_15_152_1 = mul nsw i32 %A_1_load_456, %B_1_load_45

ST_234: tmp_15_152_1_0_1 (13898)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13869  %tmp_15_152_1_0_1 = mul nsw i32 %A_1_load_459, %B_1_load_46

ST_234: A_1_load_462 (13899)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13870  %A_1_load_462 = load i32* %A_1_addr_462, align 4

ST_234: tmp_15_152_1_0_2 (13900)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13871  %tmp_15_152_1_0_2 = mul nsw i32 %A_1_load_462, %B_1_load_47

ST_234: tmp_15_152_1_1 (13901)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13872  %tmp_15_152_1_1 = mul nsw i32 %A_1_load_457, %B_1_load_48

ST_234: A_1_load_463 (13903)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13874  %A_1_load_463 = load i32* %A_1_addr_463, align 4

ST_234: A_1_load_464 (13907)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13878  %A_1_load_464 = load i32* %A_1_addr_464, align 4

ST_234: A_2_load_462 (13911)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13882  %A_2_load_462 = load i32* %A_2_addr_462, align 4

ST_234: tmp_15_152_2_0_2 (13912)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13883  %tmp_15_152_2_0_2 = mul nsw i32 %A_2_load_462, %B_2_load_47

ST_234: tmp_15_152_2_1 (13913)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13884  %tmp_15_152_2_1 = mul nsw i32 %A_2_load_457, %B_2_load_48

ST_234: tmp_15_152_2_1_1 (13914)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13885  %tmp_15_152_2_1_1 = mul nsw i32 %A_2_load_460, %B_2_load_49

ST_234: A_2_load_463 (13915)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13886  %A_2_load_463 = load i32* %A_2_addr_463, align 4

ST_234: A_2_load_464 (13919)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13890  %A_2_load_464 = load i32* %A_2_addr_464, align 4

ST_234: tmp3804 (13921)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13892  %tmp3804 = add i32 %tmp_15_152_0_0_2, %tmp_15_151

ST_234: tmp3803 (13922)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13893  %tmp3803 = add i32 %tmp_15_152_0_0_1, %tmp3804

ST_234: tmp3806 (13923)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13894  %tmp3806 = add i32 %tmp_15_152_0_1_2, %tmp_15_152_0_1_1

ST_234: tmp3805 (13924)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13895  %tmp3805 = add i32 %tmp_15_152_0_1, %tmp3806

ST_234: tmp3802 (13925)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13896  %tmp3802 = add i32 %tmp3803, %tmp3805

ST_234: tmp3811 (13928)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13899  %tmp3811 = add i32 %tmp_15_152_1_0_1, %tmp_15_152_1

ST_234: tmp3812 (13929)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13900  %tmp3812 = add i32 %tmp_15_152_1_1, %tmp_15_152_1_0_2

ST_234: tmp3810 (13930)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13901  %tmp3810 = add i32 %tmp3811, %tmp3812

ST_234: tmp3822 (13939)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13910  %tmp3822 = add i32 %tmp_15_152_2_1_1, %tmp_15_152_2_1

ST_234: tmp3821 (13940)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13911  %tmp3821 = add i32 %tmp_15_152_2_0_2, %tmp3822

ST_234: B_0_load_54 (13948)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13919  %B_0_load_54 = load i32* %B_0_addr, align 4

ST_234: B_0_load_55 (13950)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13921  %B_0_load_55 = load i32* %B_0_addr_1, align 4

ST_234: A_0_load_465 (13952)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13923  %A_0_load_465 = load i32* %A_0_addr_465, align 4

ST_234: B_0_load_56 (13953)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13924  %B_0_load_56 = load i32* %B_0_addr_2, align 4

ST_234: B_0_load_57 (13955)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13926  %B_0_load_57 = load i32* %B_0_addr_3, align 4

ST_234: A_1_load_465 (13968)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13939  %A_1_load_465 = load i32* %A_1_addr_465, align 4

ST_234: A_2_load_465 (13980)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13951  %A_2_load_465 = load i32* %A_2_addr_465, align 4


 <State 235>: 8.21ns
ST_235: tmp_619 (2358)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2329  %tmp_619 = add i17 %tmp_464, 155

ST_235: tmp_620_cast (2359)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2330  %tmp_620_cast = sext i17 %tmp_619 to i64

ST_235: A_0_addr_466 (2360)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2331  %A_0_addr_466 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_620_cast

ST_235: A_1_addr_466 (2720)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2691  %A_1_addr_466 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_620_cast

ST_235: A_2_addr_466 (2944)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2915  %A_2_addr_466 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_620_cast

ST_235: tmp_845 (3492)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3463  %tmp_845 = add i17 %tmp_690, 155

ST_235: tmp_846_cast (3493)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3464  %tmp_846_cast = sext i17 %tmp_845 to i64

ST_235: A_0_addr_467 (3494)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3465  %A_0_addr_467 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_846_cast

ST_235: A_1_addr_467 (3854)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3825  %A_1_addr_467 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_846_cast

ST_235: A_2_addr_467 (4078)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4049  %A_2_addr_467 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_846_cast

ST_235: StgValue_14730 (13884)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13855  store i32 %result_3_151_2_2_2, i32* %C_addr_151, align 4

ST_235: tmp_15_152_0_2 (13893)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13864  %tmp_15_152_0_2 = mul nsw i32 %A_0_load_458, %B_0_load_51

ST_235: tmp_15_152_0_2_1 (13894)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13865  %tmp_15_152_0_2_1 = mul nsw i32 %A_0_load_461, %B_0_load_52

ST_235: A_0_load_464 (13895)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13866  %A_0_load_464 = load i32* %A_0_addr_464, align 4

ST_235: tmp_15_152_0_2_2 (13896)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13867  %tmp_15_152_0_2_2 = mul nsw i32 %A_0_load_464, %B_0_load_53

ST_235: tmp_15_152_1_1_1 (13902)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13873  %tmp_15_152_1_1_1 = mul nsw i32 %A_1_load_460, %B_1_load_49

ST_235: tmp_15_152_1_1_2 (13904)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13875  %tmp_15_152_1_1_2 = mul nsw i32 %A_1_load_463, %B_1_load_50

ST_235: tmp_15_152_1_2 (13905)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13876  %tmp_15_152_1_2 = mul nsw i32 %A_1_load_458, %B_1_load_51

ST_235: tmp_15_152_1_2_1 (13906)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13877  %tmp_15_152_1_2_1 = mul nsw i32 %A_1_load_461, %B_1_load_52

ST_235: A_1_load_464 (13907)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13878  %A_1_load_464 = load i32* %A_1_addr_464, align 4

ST_235: tmp_15_152_1_2_2 (13908)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13879  %tmp_15_152_1_2_2 = mul nsw i32 %A_1_load_464, %B_1_load_53

ST_235: tmp_15_152_2 (13909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13880  %tmp_15_152_2 = mul nsw i32 %A_2_load_456, %B_2_load_45

ST_235: tmp_15_152_2_0_1 (13910)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13881  %tmp_15_152_2_0_1 = mul nsw i32 %A_2_load_459, %B_2_load_46

ST_235: tmp_15_152_2_1_2 (13916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13887  %tmp_15_152_2_1_2 = mul nsw i32 %A_2_load_463, %B_2_load_50

ST_235: tmp_15_152_2_2 (13917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13888  %tmp_15_152_2_2 = mul nsw i32 %A_2_load_458, %B_2_load_51

ST_235: tmp_15_152_2_2_1 (13918)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13889  %tmp_15_152_2_2_1 = mul nsw i32 %A_2_load_461, %B_2_load_52

ST_235: A_2_load_464 (13919)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13890  %A_2_load_464 = load i32* %A_2_addr_464, align 4

ST_235: tmp_15_152_2_2_2 (13920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13891  %tmp_15_152_2_2_2 = mul nsw i32 %A_2_load_464, %B_2_load_53

ST_235: tmp3809 (13926)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13897  %tmp3809 = add i32 %tmp_15_152_0_2_2, %tmp_15_152_0_2_1

ST_235: tmp3808 (13927)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13898  %tmp3808 = add i32 %tmp_15_152_0_2, %tmp3809

ST_235: tmp3807 (13931)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13902  %tmp3807 = add i32 %tmp3808, %tmp3810

ST_235: tmp3801 (13932)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13903  %tmp3801 = add i32 %tmp3802, %tmp3807

ST_235: tmp3816 (13933)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13904  %tmp3816 = add i32 %tmp_15_152_1_2, %tmp_15_152_1_1_2

ST_235: tmp3815 (13934)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13905  %tmp3815 = add i32 %tmp_15_152_1_1_1, %tmp3816

ST_235: tmp3818 (13935)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13906  %tmp3818 = add i32 %tmp_15_152_1_2_2, %tmp_15_152_1_2_1

ST_235: tmp3819 (13936)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13907  %tmp3819 = add i32 %tmp_15_152_2_0_1, %tmp_15_152_2

ST_235: tmp3817 (13937)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13908  %tmp3817 = add i32 %tmp3818, %tmp3819

ST_235: tmp3814 (13938)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13909  %tmp3814 = add i32 %tmp3815, %tmp3817

ST_235: tmp3824 (13941)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13912  %tmp3824 = add i32 %tmp_15_152_2_2, %tmp_15_152_2_1_2

ST_235: tmp3825 (13942)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13913  %tmp3825 = add i32 %tmp_15_152_2_2_2, %tmp_15_152_2_2_1

ST_235: tmp3823 (13943)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13914  %tmp3823 = add i32 %tmp3824, %tmp3825

ST_235: tmp3820 (13944)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13915  %tmp3820 = add i32 %tmp3821, %tmp3823

ST_235: tmp3813 (13945)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13916  %tmp3813 = add i32 %tmp3814, %tmp3820

ST_235: result_3_152_2_2_2 (13946)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13917  %result_3_152_2_2_2 = add nsw i32 %tmp3801, %tmp3813

ST_235: A_0_load_465 (13952)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13923  %A_0_load_465 = load i32* %A_0_addr_465, align 4

ST_235: B_0_load_56 (13953)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13924  %B_0_load_56 = load i32* %B_0_addr_2, align 4

ST_235: B_0_load_57 (13955)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13926  %B_0_load_57 = load i32* %B_0_addr_3, align 4

ST_235: B_0_load_58 (13957)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13928  %B_0_load_58 = load i32* %B_0_addr_4, align 4

ST_235: A_0_load_466 (13959)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13930  %A_0_load_466 = load i32* %A_0_addr_466, align 4

ST_235: B_0_load_59 (13960)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13931  %B_0_load_59 = load i32* %B_0_addr_5, align 4

ST_235: A_0_load_467 (13964)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13935  %A_0_load_467 = load i32* %A_0_addr_467, align 4

ST_235: tmp_15_153_1 (13966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13937  %tmp_15_153_1 = mul nsw i32 %A_1_load_459, %B_1_load_45

ST_235: tmp_15_153_1_0_1 (13967)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13938  %tmp_15_153_1_0_1 = mul nsw i32 %A_1_load_462, %B_1_load_46

ST_235: A_1_load_465 (13968)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13939  %A_1_load_465 = load i32* %A_1_addr_465, align 4

ST_235: tmp_15_153_1_0_2 (13969)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13940  %tmp_15_153_1_0_2 = mul nsw i32 %A_1_load_465, %B_1_load_47

ST_235: tmp_15_153_1_1 (13970)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13941  %tmp_15_153_1_1 = mul nsw i32 %A_1_load_460, %B_1_load_48

ST_235: A_1_load_466 (13972)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13943  %A_1_load_466 = load i32* %A_1_addr_466, align 4

ST_235: A_1_load_467 (13976)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13947  %A_1_load_467 = load i32* %A_1_addr_467, align 4

ST_235: tmp_15_153_2 (13978)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13949  %tmp_15_153_2 = mul nsw i32 %A_2_load_459, %B_2_load_45

ST_235: tmp_15_153_2_0_1 (13979)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13950  %tmp_15_153_2_0_1 = mul nsw i32 %A_2_load_462, %B_2_load_46

ST_235: A_2_load_465 (13980)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13951  %A_2_load_465 = load i32* %A_2_addr_465, align 4

ST_235: A_2_load_466 (13984)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13955  %A_2_load_466 = load i32* %A_2_addr_466, align 4

ST_235: A_2_load_467 (13988)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13959  %A_2_load_467 = load i32* %A_2_addr_467, align 4

ST_235: tmp3836 (13997)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13968  %tmp3836 = add i32 %tmp_15_153_1_0_1, %tmp_15_153_1

ST_235: tmp3837 (13998)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13969  %tmp3837 = add i32 %tmp_15_153_1_1, %tmp_15_153_1_0_2

ST_235: tmp3835 (13999)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13970  %tmp3835 = add i32 %tmp3836, %tmp3837

ST_235: tmp3844 (14005)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13976  %tmp3844 = add i32 %tmp_15_153_2_0_1, %tmp_15_153_2


 <State 236>: 8.21ns
ST_236: tmp_170 (559)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:530  %tmp_170 = add i17 %tmp_14, 156

ST_236: tmp_172_cast (560)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:531  %tmp_172_cast = sext i17 %tmp_170 to i64

ST_236: A_0_addr_468 (561)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:532  %A_0_addr_468 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_172_cast

ST_236: A_1_addr_468 (919)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:890  %A_1_addr_468 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_172_cast

ST_236: A_2_addr_468 (1143)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1114  %A_2_addr_468 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_172_cast

ST_236: tmp_391 (1669)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1640  %tmp_391 = add i22 %tmp_239, 152

ST_236: tmp_393_cast (1670)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1641  %tmp_393_cast = sext i22 %tmp_391 to i64

ST_236: C_addr_152 (1671)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1642  %C_addr_152 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_393_cast

ST_236: tmp_620 (2361)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2332  %tmp_620 = add i17 %tmp_464, 156

ST_236: tmp_621_cast (2362)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2333  %tmp_621_cast = sext i17 %tmp_620 to i64

ST_236: A_0_addr_469 (2363)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2334  %A_0_addr_469 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_621_cast

ST_236: A_1_addr_469 (2721)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2692  %A_1_addr_469 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_621_cast

ST_236: A_2_addr_469 (2945)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2916  %A_2_addr_469 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_621_cast

ST_236: StgValue_14800 (13947)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13918  store i32 %result_3_152_2_2_2, i32* %C_addr_152, align 4

ST_236: tmp_15_152 (13949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13920  %tmp_15_152 = mul nsw i32 %A_0_load_459, %B_0_load_54

ST_236: tmp_15_153_0_0_1 (13951)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13922  %tmp_15_153_0_0_1 = mul nsw i32 %A_0_load_462, %B_0_load_55

ST_236: tmp_15_153_0_0_2 (13954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13925  %tmp_15_153_0_0_2 = mul nsw i32 %A_0_load_465, %B_0_load_56

ST_236: tmp_15_153_0_1 (13956)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13927  %tmp_15_153_0_1 = mul nsw i32 %A_0_load_460, %B_0_load_57

ST_236: B_0_load_58 (13957)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13928  %B_0_load_58 = load i32* %B_0_addr_4, align 4

ST_236: tmp_15_153_0_1_1 (13958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13929  %tmp_15_153_0_1_1 = mul nsw i32 %A_0_load_463, %B_0_load_58

ST_236: A_0_load_466 (13959)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13930  %A_0_load_466 = load i32* %A_0_addr_466, align 4

ST_236: B_0_load_59 (13960)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13931  %B_0_load_59 = load i32* %B_0_addr_5, align 4

ST_236: tmp_15_153_0_1_2 (13961)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13932  %tmp_15_153_0_1_2 = mul nsw i32 %A_0_load_466, %B_0_load_59

ST_236: tmp_15_153_0_2 (13962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13933  %tmp_15_153_0_2 = mul nsw i32 %A_0_load_461, %B_0_load_51

ST_236: tmp_15_153_0_2_1 (13963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13934  %tmp_15_153_0_2_1 = mul nsw i32 %A_0_load_464, %B_0_load_52

ST_236: A_0_load_467 (13964)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13935  %A_0_load_467 = load i32* %A_0_addr_467, align 4

ST_236: tmp_15_153_0_2_2 (13965)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13936  %tmp_15_153_0_2_2 = mul nsw i32 %A_0_load_467, %B_0_load_53

ST_236: tmp_15_153_1_1_1 (13971)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13942  %tmp_15_153_1_1_1 = mul nsw i32 %A_1_load_463, %B_1_load_49

ST_236: A_1_load_466 (13972)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13943  %A_1_load_466 = load i32* %A_1_addr_466, align 4

ST_236: tmp_15_153_1_1_2 (13973)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13944  %tmp_15_153_1_1_2 = mul nsw i32 %A_1_load_466, %B_1_load_50

ST_236: tmp_15_153_1_2 (13974)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13945  %tmp_15_153_1_2 = mul nsw i32 %A_1_load_461, %B_1_load_51

ST_236: tmp_15_153_1_2_1 (13975)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13946  %tmp_15_153_1_2_1 = mul nsw i32 %A_1_load_464, %B_1_load_52

ST_236: A_1_load_467 (13976)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13947  %A_1_load_467 = load i32* %A_1_addr_467, align 4

ST_236: tmp_15_153_1_2_2 (13977)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13948  %tmp_15_153_1_2_2 = mul nsw i32 %A_1_load_467, %B_1_load_53

ST_236: tmp_15_153_2_0_2 (13981)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13952  %tmp_15_153_2_0_2 = mul nsw i32 %A_2_load_465, %B_2_load_47

ST_236: tmp_15_153_2_1 (13982)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13953  %tmp_15_153_2_1 = mul nsw i32 %A_2_load_460, %B_2_load_48

ST_236: tmp_15_153_2_1_1 (13983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13954  %tmp_15_153_2_1_1 = mul nsw i32 %A_2_load_463, %B_2_load_49

ST_236: A_2_load_466 (13984)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13955  %A_2_load_466 = load i32* %A_2_addr_466, align 4

ST_236: tmp_15_153_2_1_2 (13985)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13956  %tmp_15_153_2_1_2 = mul nsw i32 %A_2_load_466, %B_2_load_50

ST_236: tmp_15_153_2_2 (13986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13957  %tmp_15_153_2_2 = mul nsw i32 %A_2_load_461, %B_2_load_51

ST_236: tmp_15_153_2_2_1 (13987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13958  %tmp_15_153_2_2_1 = mul nsw i32 %A_2_load_464, %B_2_load_52

ST_236: A_2_load_467 (13988)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13959  %A_2_load_467 = load i32* %A_2_addr_467, align 4

ST_236: tmp_15_153_2_2_2 (13989)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13960  %tmp_15_153_2_2_2 = mul nsw i32 %A_2_load_467, %B_2_load_53

ST_236: tmp3829 (13990)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13961  %tmp3829 = add i32 %tmp_15_153_0_0_2, %tmp_15_152

ST_236: tmp3828 (13991)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13962  %tmp3828 = add i32 %tmp_15_153_0_0_1, %tmp3829

ST_236: tmp3831 (13992)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13963  %tmp3831 = add i32 %tmp_15_153_0_1_2, %tmp_15_153_0_1_1

ST_236: tmp3830 (13993)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13964  %tmp3830 = add i32 %tmp_15_153_0_1, %tmp3831

ST_236: tmp3827 (13994)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13965  %tmp3827 = add i32 %tmp3828, %tmp3830

ST_236: tmp3834 (13995)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13966  %tmp3834 = add i32 %tmp_15_153_0_2_2, %tmp_15_153_0_2_1

ST_236: tmp3833 (13996)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13967  %tmp3833 = add i32 %tmp_15_153_0_2, %tmp3834

ST_236: tmp3832 (14000)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13971  %tmp3832 = add i32 %tmp3833, %tmp3835

ST_236: tmp3826 (14001)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13972  %tmp3826 = add i32 %tmp3827, %tmp3832

ST_236: tmp3841 (14002)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13973  %tmp3841 = add i32 %tmp_15_153_1_2, %tmp_15_153_1_1_2

ST_236: tmp3840 (14003)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13974  %tmp3840 = add i32 %tmp_15_153_1_1_1, %tmp3841

ST_236: tmp3843 (14004)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13975  %tmp3843 = add i32 %tmp_15_153_1_2_2, %tmp_15_153_1_2_1

ST_236: tmp3842 (14006)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13977  %tmp3842 = add i32 %tmp3843, %tmp3844

ST_236: tmp3839 (14007)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13978  %tmp3839 = add i32 %tmp3840, %tmp3842

ST_236: tmp3847 (14008)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13979  %tmp3847 = add i32 %tmp_15_153_2_1_1, %tmp_15_153_2_1

ST_236: tmp3846 (14009)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13980  %tmp3846 = add i32 %tmp_15_153_2_0_2, %tmp3847

ST_236: tmp3849 (14010)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13981  %tmp3849 = add i32 %tmp_15_153_2_2, %tmp_15_153_2_1_2

ST_236: tmp3850 (14011)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13982  %tmp3850 = add i32 %tmp_15_153_2_2_2, %tmp_15_153_2_2_1

ST_236: tmp3848 (14012)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13983  %tmp3848 = add i32 %tmp3849, %tmp3850

ST_236: tmp3845 (14013)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13984  %tmp3845 = add i32 %tmp3846, %tmp3848

ST_236: tmp3838 (14014)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13985  %tmp3838 = add i32 %tmp3839, %tmp3845

ST_236: result_3_153_2_2_2 (14015)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13986  %result_3_153_2_2_2 = add nsw i32 %tmp3826, %tmp3838

ST_236: A_0_load_468 (14019)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13990  %A_0_load_468 = load i32* %A_0_addr_468, align 4

ST_236: A_0_load_469 (14023)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13994  %A_0_load_469 = load i32* %A_0_addr_469, align 4

ST_236: A_1_load_468 (14031)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14002  %A_1_load_468 = load i32* %A_1_addr_468, align 4

ST_236: A_1_load_469 (14035)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14006  %A_1_load_469 = load i32* %A_1_addr_469, align 4

ST_236: A_2_load_468 (14043)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14014  %A_2_load_468 = load i32* %A_2_addr_468, align 4

ST_236: A_2_load_469 (14047)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14018  %A_2_load_469 = load i32* %A_2_addr_469, align 4


 <State 237>: 7.32ns
ST_237: tmp_171 (562)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:533  %tmp_171 = add i17 %tmp_14, 157

ST_237: tmp_173_cast (563)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:534  %tmp_173_cast = sext i17 %tmp_171 to i64

ST_237: A_0_addr_471 (564)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:535  %A_0_addr_471 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_173_cast

ST_237: A_1_addr_471 (920)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:891  %A_1_addr_471 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_173_cast

ST_237: A_2_addr_471 (1144)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1115  %A_2_addr_471 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_173_cast

ST_237: tmp_392 (1672)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1643  %tmp_392 = add i22 %tmp_239, 153

ST_237: tmp_394_cast (1673)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1644  %tmp_394_cast = sext i22 %tmp_392 to i64

ST_237: C_addr_153 (1674)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1645  %C_addr_153 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_394_cast

ST_237: tmp_846 (3495)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3466  %tmp_846 = add i17 %tmp_690, 156

ST_237: tmp_847_cast (3496)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3467  %tmp_847_cast = sext i17 %tmp_846 to i64

ST_237: A_0_addr_470 (3497)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3468  %A_0_addr_470 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_847_cast

ST_237: A_1_addr_470 (3855)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3826  %A_1_addr_470 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_847_cast

ST_237: A_2_addr_470 (4079)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4050  %A_2_addr_470 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_847_cast

ST_237: StgValue_14871 (13947)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13918  store i32 %result_3_152_2_2_2, i32* %C_addr_152, align 4

ST_237: StgValue_14872 (14016)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13987  store i32 %result_3_153_2_2_2, i32* %C_addr_153, align 4

ST_237: tmp_15_153 (14017)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13988  %tmp_15_153 = mul nsw i32 %A_0_load_462, %B_0_load_54

ST_237: tmp_15_154_0_0_1 (14018)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13989  %tmp_15_154_0_0_1 = mul nsw i32 %A_0_load_465, %B_0_load_55

ST_237: A_0_load_468 (14019)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13990  %A_0_load_468 = load i32* %A_0_addr_468, align 4

ST_237: tmp_15_154_0_0_2 (14020)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13991  %tmp_15_154_0_0_2 = mul nsw i32 %A_0_load_468, %B_0_load_56

ST_237: tmp_15_154_0_1 (14021)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13992  %tmp_15_154_0_1 = mul nsw i32 %A_0_load_463, %B_0_load_57

ST_237: tmp_15_154_0_1_1 (14022)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13993  %tmp_15_154_0_1_1 = mul nsw i32 %A_0_load_466, %B_0_load_58

ST_237: A_0_load_469 (14023)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13994  %A_0_load_469 = load i32* %A_0_addr_469, align 4

ST_237: tmp_15_154_0_1_2 (14024)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13995  %tmp_15_154_0_1_2 = mul nsw i32 %A_0_load_469, %B_0_load_59

ST_237: A_0_load_470 (14027)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13998  %A_0_load_470 = load i32* %A_0_addr_470, align 4

ST_237: tmp_15_154_1 (14029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14000  %tmp_15_154_1 = mul nsw i32 %A_1_load_462, %B_1_load_45

ST_237: tmp_15_154_1_0_1 (14030)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14001  %tmp_15_154_1_0_1 = mul nsw i32 %A_1_load_465, %B_1_load_46

ST_237: A_1_load_468 (14031)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14002  %A_1_load_468 = load i32* %A_1_addr_468, align 4

ST_237: tmp_15_154_1_0_2 (14032)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14003  %tmp_15_154_1_0_2 = mul nsw i32 %A_1_load_468, %B_1_load_47

ST_237: tmp_15_154_1_1 (14033)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14004  %tmp_15_154_1_1 = mul nsw i32 %A_1_load_463, %B_1_load_48

ST_237: A_1_load_469 (14035)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14006  %A_1_load_469 = load i32* %A_1_addr_469, align 4

ST_237: A_1_load_470 (14039)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14010  %A_1_load_470 = load i32* %A_1_addr_470, align 4

ST_237: A_2_load_468 (14043)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14014  %A_2_load_468 = load i32* %A_2_addr_468, align 4

ST_237: A_2_load_469 (14047)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14018  %A_2_load_469 = load i32* %A_2_addr_469, align 4

ST_237: A_2_load_470 (14051)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14022  %A_2_load_470 = load i32* %A_2_addr_470, align 4

ST_237: tmp3854 (14053)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14024  %tmp3854 = add i32 %tmp_15_154_0_0_2, %tmp_15_153

ST_237: tmp3853 (14054)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14025  %tmp3853 = add i32 %tmp_15_154_0_0_1, %tmp3854

ST_237: tmp3856 (14055)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14026  %tmp3856 = add i32 %tmp_15_154_0_1_2, %tmp_15_154_0_1_1

ST_237: tmp3855 (14056)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14027  %tmp3855 = add i32 %tmp_15_154_0_1, %tmp3856

ST_237: tmp3852 (14057)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14028  %tmp3852 = add i32 %tmp3853, %tmp3855

ST_237: tmp3861 (14060)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14031  %tmp3861 = add i32 %tmp_15_154_1_0_1, %tmp_15_154_1

ST_237: tmp3862 (14061)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14032  %tmp3862 = add i32 %tmp_15_154_1_1, %tmp_15_154_1_0_2

ST_237: tmp3860 (14062)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14033  %tmp3860 = add i32 %tmp3861, %tmp3862

ST_237: A_0_load_471 (14082)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14053  %A_0_load_471 = load i32* %A_0_addr_471, align 4

ST_237: A_1_load_471 (14094)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14065  %A_1_load_471 = load i32* %A_1_addr_471, align 4

ST_237: A_2_load_471 (14106)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14077  %A_2_load_471 = load i32* %A_2_addr_471, align 4


 <State 238>: 8.21ns
ST_238: tmp_621 (2364)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2335  %tmp_621 = add i17 %tmp_464, 157

ST_238: tmp_622_cast (2365)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2336  %tmp_622_cast = sext i17 %tmp_621 to i64

ST_238: A_0_addr_472 (2366)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2337  %A_0_addr_472 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_622_cast

ST_238: A_1_addr_472 (2722)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2693  %A_1_addr_472 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_622_cast

ST_238: A_2_addr_472 (2946)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2917  %A_2_addr_472 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_622_cast

ST_238: tmp_847 (3498)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3469  %tmp_847 = add i17 %tmp_690, 157

ST_238: tmp_848_cast (3499)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3470  %tmp_848_cast = sext i17 %tmp_847 to i64

ST_238: A_0_addr_473 (3500)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3471  %A_0_addr_473 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_848_cast

ST_238: A_1_addr_473 (3856)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3827  %A_1_addr_473 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_848_cast

ST_238: A_2_addr_473 (4080)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4051  %A_2_addr_473 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_848_cast

ST_238: StgValue_14913 (14016)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:13987  store i32 %result_3_153_2_2_2, i32* %C_addr_153, align 4

ST_238: tmp_15_154_0_2 (14025)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13996  %tmp_15_154_0_2 = mul nsw i32 %A_0_load_464, %B_0_load_51

ST_238: tmp_15_154_0_2_1 (14026)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13997  %tmp_15_154_0_2_1 = mul nsw i32 %A_0_load_467, %B_0_load_52

ST_238: A_0_load_470 (14027)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13998  %A_0_load_470 = load i32* %A_0_addr_470, align 4

ST_238: tmp_15_154_0_2_2 (14028)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:13999  %tmp_15_154_0_2_2 = mul nsw i32 %A_0_load_470, %B_0_load_53

ST_238: tmp_15_154_1_1_1 (14034)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14005  %tmp_15_154_1_1_1 = mul nsw i32 %A_1_load_466, %B_1_load_49

ST_238: tmp_15_154_1_1_2 (14036)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14007  %tmp_15_154_1_1_2 = mul nsw i32 %A_1_load_469, %B_1_load_50

ST_238: tmp_15_154_1_2 (14037)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14008  %tmp_15_154_1_2 = mul nsw i32 %A_1_load_464, %B_1_load_51

ST_238: tmp_15_154_1_2_1 (14038)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14009  %tmp_15_154_1_2_1 = mul nsw i32 %A_1_load_467, %B_1_load_52

ST_238: A_1_load_470 (14039)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14010  %A_1_load_470 = load i32* %A_1_addr_470, align 4

ST_238: tmp_15_154_1_2_2 (14040)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14011  %tmp_15_154_1_2_2 = mul nsw i32 %A_1_load_470, %B_1_load_53

ST_238: tmp_15_154_2 (14041)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14012  %tmp_15_154_2 = mul nsw i32 %A_2_load_462, %B_2_load_45

ST_238: tmp_15_154_2_0_1 (14042)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14013  %tmp_15_154_2_0_1 = mul nsw i32 %A_2_load_465, %B_2_load_46

ST_238: tmp_15_154_2_0_2 (14044)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14015  %tmp_15_154_2_0_2 = mul nsw i32 %A_2_load_468, %B_2_load_47

ST_238: tmp_15_154_2_1 (14045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14016  %tmp_15_154_2_1 = mul nsw i32 %A_2_load_463, %B_2_load_48

ST_238: tmp_15_154_2_1_1 (14046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14017  %tmp_15_154_2_1_1 = mul nsw i32 %A_2_load_466, %B_2_load_49

ST_238: tmp_15_154_2_1_2 (14048)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14019  %tmp_15_154_2_1_2 = mul nsw i32 %A_2_load_469, %B_2_load_50

ST_238: tmp_15_154_2_2 (14049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14020  %tmp_15_154_2_2 = mul nsw i32 %A_2_load_464, %B_2_load_51

ST_238: tmp_15_154_2_2_1 (14050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14021  %tmp_15_154_2_2_1 = mul nsw i32 %A_2_load_467, %B_2_load_52

ST_238: A_2_load_470 (14051)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14022  %A_2_load_470 = load i32* %A_2_addr_470, align 4

ST_238: tmp_15_154_2_2_2 (14052)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14023  %tmp_15_154_2_2_2 = mul nsw i32 %A_2_load_470, %B_2_load_53

ST_238: tmp3859 (14058)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14029  %tmp3859 = add i32 %tmp_15_154_0_2_2, %tmp_15_154_0_2_1

ST_238: tmp3858 (14059)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14030  %tmp3858 = add i32 %tmp_15_154_0_2, %tmp3859

ST_238: tmp3857 (14063)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14034  %tmp3857 = add i32 %tmp3858, %tmp3860

ST_238: tmp3851 (14064)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14035  %tmp3851 = add i32 %tmp3852, %tmp3857

ST_238: tmp3866 (14065)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14036  %tmp3866 = add i32 %tmp_15_154_1_2, %tmp_15_154_1_1_2

ST_238: tmp3865 (14066)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14037  %tmp3865 = add i32 %tmp_15_154_1_1_1, %tmp3866

ST_238: tmp3868 (14067)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14038  %tmp3868 = add i32 %tmp_15_154_1_2_2, %tmp_15_154_1_2_1

ST_238: tmp3869 (14068)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14039  %tmp3869 = add i32 %tmp_15_154_2_0_1, %tmp_15_154_2

ST_238: tmp3867 (14069)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14040  %tmp3867 = add i32 %tmp3868, %tmp3869

ST_238: tmp3864 (14070)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14041  %tmp3864 = add i32 %tmp3865, %tmp3867

ST_238: tmp3872 (14071)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14042  %tmp3872 = add i32 %tmp_15_154_2_1_1, %tmp_15_154_2_1

ST_238: tmp3871 (14072)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14043  %tmp3871 = add i32 %tmp_15_154_2_0_2, %tmp3872

ST_238: tmp3874 (14073)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14044  %tmp3874 = add i32 %tmp_15_154_2_2, %tmp_15_154_2_1_2

ST_238: tmp3875 (14074)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14045  %tmp3875 = add i32 %tmp_15_154_2_2_2, %tmp_15_154_2_2_1

ST_238: tmp3873 (14075)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14046  %tmp3873 = add i32 %tmp3874, %tmp3875

ST_238: tmp3870 (14076)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14047  %tmp3870 = add i32 %tmp3871, %tmp3873

ST_238: tmp3863 (14077)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14048  %tmp3863 = add i32 %tmp3864, %tmp3870

ST_238: result_3_154_2_2_2 (14078)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14049  %result_3_154_2_2_2 = add nsw i32 %tmp3851, %tmp3863

ST_238: A_0_load_471 (14082)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14053  %A_0_load_471 = load i32* %A_0_addr_471, align 4

ST_238: A_0_load_472 (14086)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14057  %A_0_load_472 = load i32* %A_0_addr_472, align 4

ST_238: A_0_load_473 (14090)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14061  %A_0_load_473 = load i32* %A_0_addr_473, align 4

ST_238: tmp_15_155_1 (14092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14063  %tmp_15_155_1 = mul nsw i32 %A_1_load_465, %B_1_load_45

ST_238: tmp_15_155_1_0_1 (14093)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14064  %tmp_15_155_1_0_1 = mul nsw i32 %A_1_load_468, %B_1_load_46

ST_238: A_1_load_471 (14094)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14065  %A_1_load_471 = load i32* %A_1_addr_471, align 4

ST_238: tmp_15_155_1_0_2 (14095)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14066  %tmp_15_155_1_0_2 = mul nsw i32 %A_1_load_471, %B_1_load_47

ST_238: tmp_15_155_1_1 (14096)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14067  %tmp_15_155_1_1 = mul nsw i32 %A_1_load_466, %B_1_load_48

ST_238: A_1_load_472 (14098)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14069  %A_1_load_472 = load i32* %A_1_addr_472, align 4

ST_238: A_1_load_473 (14102)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14073  %A_1_load_473 = load i32* %A_1_addr_473, align 4

ST_238: A_2_load_471 (14106)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14077  %A_2_load_471 = load i32* %A_2_addr_471, align 4

ST_238: A_2_load_472 (14110)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14081  %A_2_load_472 = load i32* %A_2_addr_472, align 4

ST_238: A_2_load_473 (14114)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14085  %A_2_load_473 = load i32* %A_2_addr_473, align 4

ST_238: tmp3886 (14123)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14094  %tmp3886 = add i32 %tmp_15_155_1_0_1, %tmp_15_155_1

ST_238: tmp3887 (14124)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14095  %tmp3887 = add i32 %tmp_15_155_1_1, %tmp_15_155_1_0_2

ST_238: tmp3885 (14125)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14096  %tmp3885 = add i32 %tmp3886, %tmp3887


 <State 239>: 8.21ns
ST_239: tmp_172 (565)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:536  %tmp_172 = add i17 %tmp_14, 158

ST_239: tmp_174_cast (566)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:537  %tmp_174_cast = sext i17 %tmp_172 to i64

ST_239: A_0_addr_474 (567)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:538  %A_0_addr_474 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_174_cast

ST_239: A_1_addr_474 (921)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:892  %A_1_addr_474 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_174_cast

ST_239: A_2_addr_474 (1145)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1116  %A_2_addr_474 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_174_cast

ST_239: tmp_393 (1675)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1646  %tmp_393 = add i22 %tmp_239, 154

ST_239: tmp_395_cast (1676)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1647  %tmp_395_cast = sext i22 %tmp_393 to i64

ST_239: C_addr_154 (1677)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1648  %C_addr_154 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_395_cast

ST_239: tmp_622 (2367)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2338  %tmp_622 = add i17 %tmp_464, 158

ST_239: tmp_623_cast (2368)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2339  %tmp_623_cast = sext i17 %tmp_622 to i64

ST_239: A_0_addr_475 (2369)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2340  %A_0_addr_475 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_623_cast

ST_239: A_1_addr_475 (2723)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2694  %A_1_addr_475 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_623_cast

ST_239: A_2_addr_475 (2947)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2918  %A_2_addr_475 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_623_cast

ST_239: StgValue_14981 (14079)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14050  store i32 %result_3_154_2_2_2, i32* %C_addr_154, align 4

ST_239: tmp_15_154 (14080)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14051  %tmp_15_154 = mul nsw i32 %A_0_load_465, %B_0_load_54

ST_239: tmp_15_155_0_0_1 (14081)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14052  %tmp_15_155_0_0_1 = mul nsw i32 %A_0_load_468, %B_0_load_55

ST_239: tmp_15_155_0_0_2 (14083)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14054  %tmp_15_155_0_0_2 = mul nsw i32 %A_0_load_471, %B_0_load_56

ST_239: tmp_15_155_0_1 (14084)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14055  %tmp_15_155_0_1 = mul nsw i32 %A_0_load_466, %B_0_load_57

ST_239: tmp_15_155_0_1_1 (14085)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14056  %tmp_15_155_0_1_1 = mul nsw i32 %A_0_load_469, %B_0_load_58

ST_239: A_0_load_472 (14086)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14057  %A_0_load_472 = load i32* %A_0_addr_472, align 4

ST_239: tmp_15_155_0_1_2 (14087)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14058  %tmp_15_155_0_1_2 = mul nsw i32 %A_0_load_472, %B_0_load_59

ST_239: tmp_15_155_0_2 (14088)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14059  %tmp_15_155_0_2 = mul nsw i32 %A_0_load_467, %B_0_load_51

ST_239: tmp_15_155_0_2_1 (14089)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14060  %tmp_15_155_0_2_1 = mul nsw i32 %A_0_load_470, %B_0_load_52

ST_239: A_0_load_473 (14090)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14061  %A_0_load_473 = load i32* %A_0_addr_473, align 4

ST_239: tmp_15_155_0_2_2 (14091)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14062  %tmp_15_155_0_2_2 = mul nsw i32 %A_0_load_473, %B_0_load_53

ST_239: tmp_15_155_1_1_1 (14097)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14068  %tmp_15_155_1_1_1 = mul nsw i32 %A_1_load_469, %B_1_load_49

ST_239: A_1_load_472 (14098)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14069  %A_1_load_472 = load i32* %A_1_addr_472, align 4

ST_239: tmp_15_155_1_1_2 (14099)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14070  %tmp_15_155_1_1_2 = mul nsw i32 %A_1_load_472, %B_1_load_50

ST_239: tmp_15_155_1_2 (14100)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14071  %tmp_15_155_1_2 = mul nsw i32 %A_1_load_467, %B_1_load_51

ST_239: tmp_15_155_1_2_1 (14101)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14072  %tmp_15_155_1_2_1 = mul nsw i32 %A_1_load_470, %B_1_load_52

ST_239: A_1_load_473 (14102)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14073  %A_1_load_473 = load i32* %A_1_addr_473, align 4

ST_239: tmp_15_155_1_2_2 (14103)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14074  %tmp_15_155_1_2_2 = mul nsw i32 %A_1_load_473, %B_1_load_53

ST_239: tmp_15_155_2 (14104)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14075  %tmp_15_155_2 = mul nsw i32 %A_2_load_465, %B_2_load_45

ST_239: tmp_15_155_2_0_1 (14105)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14076  %tmp_15_155_2_0_1 = mul nsw i32 %A_2_load_468, %B_2_load_46

ST_239: tmp_15_155_2_0_2 (14107)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14078  %tmp_15_155_2_0_2 = mul nsw i32 %A_2_load_471, %B_2_load_47

ST_239: tmp_15_155_2_1 (14108)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14079  %tmp_15_155_2_1 = mul nsw i32 %A_2_load_466, %B_2_load_48

ST_239: tmp_15_155_2_1_1 (14109)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14080  %tmp_15_155_2_1_1 = mul nsw i32 %A_2_load_469, %B_2_load_49

ST_239: A_2_load_472 (14110)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14081  %A_2_load_472 = load i32* %A_2_addr_472, align 4

ST_239: tmp_15_155_2_1_2 (14111)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14082  %tmp_15_155_2_1_2 = mul nsw i32 %A_2_load_472, %B_2_load_50

ST_239: tmp_15_155_2_2 (14112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14083  %tmp_15_155_2_2 = mul nsw i32 %A_2_load_467, %B_2_load_51

ST_239: tmp_15_155_2_2_1 (14113)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14084  %tmp_15_155_2_2_1 = mul nsw i32 %A_2_load_470, %B_2_load_52

ST_239: A_2_load_473 (14114)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14085  %A_2_load_473 = load i32* %A_2_addr_473, align 4

ST_239: tmp_15_155_2_2_2 (14115)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14086  %tmp_15_155_2_2_2 = mul nsw i32 %A_2_load_473, %B_2_load_53

ST_239: tmp3879 (14116)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14087  %tmp3879 = add i32 %tmp_15_155_0_0_2, %tmp_15_154

ST_239: tmp3878 (14117)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14088  %tmp3878 = add i32 %tmp_15_155_0_0_1, %tmp3879

ST_239: tmp3881 (14118)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14089  %tmp3881 = add i32 %tmp_15_155_0_1_2, %tmp_15_155_0_1_1

ST_239: tmp3880 (14119)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14090  %tmp3880 = add i32 %tmp_15_155_0_1, %tmp3881

ST_239: tmp3877 (14120)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14091  %tmp3877 = add i32 %tmp3878, %tmp3880

ST_239: tmp3884 (14121)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14092  %tmp3884 = add i32 %tmp_15_155_0_2_2, %tmp_15_155_0_2_1

ST_239: tmp3883 (14122)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14093  %tmp3883 = add i32 %tmp_15_155_0_2, %tmp3884

ST_239: tmp3882 (14126)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14097  %tmp3882 = add i32 %tmp3883, %tmp3885

ST_239: tmp3876 (14127)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14098  %tmp3876 = add i32 %tmp3877, %tmp3882

ST_239: tmp3891 (14128)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14099  %tmp3891 = add i32 %tmp_15_155_1_2, %tmp_15_155_1_1_2

ST_239: tmp3890 (14129)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14100  %tmp3890 = add i32 %tmp_15_155_1_1_1, %tmp3891

ST_239: tmp3893 (14130)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14101  %tmp3893 = add i32 %tmp_15_155_1_2_2, %tmp_15_155_1_2_1

ST_239: tmp3894 (14131)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14102  %tmp3894 = add i32 %tmp_15_155_2_0_1, %tmp_15_155_2

ST_239: tmp3892 (14132)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14103  %tmp3892 = add i32 %tmp3893, %tmp3894

ST_239: tmp3889 (14133)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14104  %tmp3889 = add i32 %tmp3890, %tmp3892

ST_239: tmp3897 (14134)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14105  %tmp3897 = add i32 %tmp_15_155_2_1_1, %tmp_15_155_2_1

ST_239: tmp3896 (14135)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14106  %tmp3896 = add i32 %tmp_15_155_2_0_2, %tmp3897

ST_239: tmp3899 (14136)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14107  %tmp3899 = add i32 %tmp_15_155_2_2, %tmp_15_155_2_1_2

ST_239: tmp3900 (14137)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14108  %tmp3900 = add i32 %tmp_15_155_2_2_2, %tmp_15_155_2_2_1

ST_239: tmp3898 (14138)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14109  %tmp3898 = add i32 %tmp3899, %tmp3900

ST_239: tmp3895 (14139)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14110  %tmp3895 = add i32 %tmp3896, %tmp3898

ST_239: tmp3888 (14140)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14111  %tmp3888 = add i32 %tmp3889, %tmp3895

ST_239: result_3_155_2_2_2 (14141)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14112  %result_3_155_2_2_2 = add nsw i32 %tmp3876, %tmp3888

ST_239: A_0_load_474 (14145)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14116  %A_0_load_474 = load i32* %A_0_addr_474, align 4

ST_239: A_0_load_475 (14149)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14120  %A_0_load_475 = load i32* %A_0_addr_475, align 4

ST_239: A_1_load_474 (14157)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14128  %A_1_load_474 = load i32* %A_1_addr_474, align 4

ST_239: A_1_load_475 (14161)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14132  %A_1_load_475 = load i32* %A_1_addr_475, align 4

ST_239: A_2_load_474 (14169)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14140  %A_2_load_474 = load i32* %A_2_addr_474, align 4

ST_239: A_2_load_475 (14173)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14144  %A_2_load_475 = load i32* %A_2_addr_475, align 4


 <State 240>: 7.32ns
ST_240: tmp_173 (568)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:539  %tmp_173 = add i17 %tmp_14, 159

ST_240: tmp_175_cast (569)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:540  %tmp_175_cast = sext i17 %tmp_173 to i64

ST_240: A_0_addr_477 (570)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:541  %A_0_addr_477 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_175_cast

ST_240: A_1_addr_477 (922)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:893  %A_1_addr_477 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_175_cast

ST_240: A_2_addr_477 (1146)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1117  %A_2_addr_477 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_175_cast

ST_240: tmp_394 (1678)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1649  %tmp_394 = add i22 %tmp_239, 155

ST_240: tmp_396_cast (1679)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1650  %tmp_396_cast = sext i22 %tmp_394 to i64

ST_240: C_addr_155 (1680)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1651  %C_addr_155 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_396_cast

ST_240: tmp_848 (3501)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3472  %tmp_848 = add i17 %tmp_690, 158

ST_240: tmp_849_cast (3502)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3473  %tmp_849_cast = sext i17 %tmp_848 to i64

ST_240: A_0_addr_476 (3503)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3474  %A_0_addr_476 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_849_cast

ST_240: A_1_addr_476 (3857)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3828  %A_1_addr_476 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_849_cast

ST_240: A_2_addr_476 (4081)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4052  %A_2_addr_476 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_849_cast

ST_240: StgValue_15053 (14079)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14050  store i32 %result_3_154_2_2_2, i32* %C_addr_154, align 4

ST_240: StgValue_15054 (14142)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14113  store i32 %result_3_155_2_2_2, i32* %C_addr_155, align 4

ST_240: tmp_15_155 (14143)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14114  %tmp_15_155 = mul nsw i32 %A_0_load_468, %B_0_load_54

ST_240: tmp_15_156_0_0_1 (14144)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14115  %tmp_15_156_0_0_1 = mul nsw i32 %A_0_load_471, %B_0_load_55

ST_240: A_0_load_474 (14145)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14116  %A_0_load_474 = load i32* %A_0_addr_474, align 4

ST_240: tmp_15_156_0_0_2 (14146)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14117  %tmp_15_156_0_0_2 = mul nsw i32 %A_0_load_474, %B_0_load_56

ST_240: tmp_15_156_0_1 (14147)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14118  %tmp_15_156_0_1 = mul nsw i32 %A_0_load_469, %B_0_load_57

ST_240: tmp_15_156_0_1_1 (14148)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14119  %tmp_15_156_0_1_1 = mul nsw i32 %A_0_load_472, %B_0_load_58

ST_240: A_0_load_475 (14149)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14120  %A_0_load_475 = load i32* %A_0_addr_475, align 4

ST_240: tmp_15_156_0_1_2 (14150)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14121  %tmp_15_156_0_1_2 = mul nsw i32 %A_0_load_475, %B_0_load_59

ST_240: A_0_load_476 (14153)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14124  %A_0_load_476 = load i32* %A_0_addr_476, align 4

ST_240: tmp_15_156_1 (14155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14126  %tmp_15_156_1 = mul nsw i32 %A_1_load_468, %B_1_load_45

ST_240: tmp_15_156_1_0_1 (14156)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14127  %tmp_15_156_1_0_1 = mul nsw i32 %A_1_load_471, %B_1_load_46

ST_240: A_1_load_474 (14157)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14128  %A_1_load_474 = load i32* %A_1_addr_474, align 4

ST_240: tmp_15_156_1_0_2 (14158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14129  %tmp_15_156_1_0_2 = mul nsw i32 %A_1_load_474, %B_1_load_47

ST_240: tmp_15_156_1_1 (14159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14130  %tmp_15_156_1_1 = mul nsw i32 %A_1_load_469, %B_1_load_48

ST_240: tmp_15_156_1_1_1 (14160)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14131  %tmp_15_156_1_1_1 = mul nsw i32 %A_1_load_472, %B_1_load_49

ST_240: A_1_load_475 (14161)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14132  %A_1_load_475 = load i32* %A_1_addr_475, align 4

ST_240: tmp_15_156_1_1_2 (14162)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14133  %tmp_15_156_1_1_2 = mul nsw i32 %A_1_load_475, %B_1_load_50

ST_240: tmp_15_156_1_2 (14163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14134  %tmp_15_156_1_2 = mul nsw i32 %A_1_load_470, %B_1_load_51

ST_240: A_1_load_476 (14165)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14136  %A_1_load_476 = load i32* %A_1_addr_476, align 4

ST_240: A_2_load_474 (14169)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14140  %A_2_load_474 = load i32* %A_2_addr_474, align 4

ST_240: A_2_load_475 (14173)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14144  %A_2_load_475 = load i32* %A_2_addr_475, align 4

ST_240: A_2_load_476 (14177)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14148  %A_2_load_476 = load i32* %A_2_addr_476, align 4

ST_240: tmp3904 (14179)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14150  %tmp3904 = add i32 %tmp_15_156_0_0_2, %tmp_15_155

ST_240: tmp3903 (14180)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14151  %tmp3903 = add i32 %tmp_15_156_0_0_1, %tmp3904

ST_240: tmp3906 (14181)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14152  %tmp3906 = add i32 %tmp_15_156_0_1_2, %tmp_15_156_0_1_1

ST_240: tmp3905 (14182)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14153  %tmp3905 = add i32 %tmp_15_156_0_1, %tmp3906

ST_240: tmp3902 (14183)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14154  %tmp3902 = add i32 %tmp3903, %tmp3905

ST_240: tmp3911 (14186)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14157  %tmp3911 = add i32 %tmp_15_156_1_0_1, %tmp_15_156_1

ST_240: tmp3912 (14187)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14158  %tmp3912 = add i32 %tmp_15_156_1_1, %tmp_15_156_1_0_2

ST_240: tmp3910 (14188)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14159  %tmp3910 = add i32 %tmp3911, %tmp3912

ST_240: tmp3916 (14191)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14162  %tmp3916 = add i32 %tmp_15_156_1_2, %tmp_15_156_1_1_2

ST_240: tmp3915 (14192)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14163  %tmp3915 = add i32 %tmp_15_156_1_1_1, %tmp3916

ST_240: A_0_load_477 (14208)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14179  %A_0_load_477 = load i32* %A_0_addr_477, align 4

ST_240: A_1_load_477 (14220)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14191  %A_1_load_477 = load i32* %A_1_addr_477, align 4

ST_240: A_2_load_477 (14232)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14203  %A_2_load_477 = load i32* %A_2_addr_477, align 4


 <State 241>: 8.21ns
ST_241: tmp_623 (2370)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2341  %tmp_623 = add i17 %tmp_464, 159

ST_241: tmp_624_cast (2371)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2342  %tmp_624_cast = sext i17 %tmp_623 to i64

ST_241: A_0_addr_478 (2372)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2343  %A_0_addr_478 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_624_cast

ST_241: A_1_addr_478 (2724)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2695  %A_1_addr_478 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_624_cast

ST_241: A_2_addr_478 (2948)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2919  %A_2_addr_478 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_624_cast

ST_241: tmp_849 (3504)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3475  %tmp_849 = add i17 %tmp_690, 159

ST_241: tmp_850_cast (3505)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3476  %tmp_850_cast = sext i17 %tmp_849 to i64

ST_241: A_0_addr_479 (3506)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3477  %A_0_addr_479 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_850_cast

ST_241: A_1_addr_479 (3858)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3829  %A_1_addr_479 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_850_cast

ST_241: A_2_addr_479 (4082)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4053  %A_2_addr_479 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_850_cast

ST_241: StgValue_15100 (14142)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14113  store i32 %result_3_155_2_2_2, i32* %C_addr_155, align 4

ST_241: tmp_15_156_0_2 (14151)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14122  %tmp_15_156_0_2 = mul nsw i32 %A_0_load_470, %B_0_load_51

ST_241: tmp_15_156_0_2_1 (14152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14123  %tmp_15_156_0_2_1 = mul nsw i32 %A_0_load_473, %B_0_load_52

ST_241: A_0_load_476 (14153)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14124  %A_0_load_476 = load i32* %A_0_addr_476, align 4

ST_241: tmp_15_156_0_2_2 (14154)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14125  %tmp_15_156_0_2_2 = mul nsw i32 %A_0_load_476, %B_0_load_53

ST_241: tmp_15_156_1_2_1 (14164)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14135  %tmp_15_156_1_2_1 = mul nsw i32 %A_1_load_473, %B_1_load_52

ST_241: A_1_load_476 (14165)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14136  %A_1_load_476 = load i32* %A_1_addr_476, align 4

ST_241: tmp_15_156_1_2_2 (14166)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14137  %tmp_15_156_1_2_2 = mul nsw i32 %A_1_load_476, %B_1_load_53

ST_241: tmp_15_156_2 (14167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14138  %tmp_15_156_2 = mul nsw i32 %A_2_load_468, %B_2_load_45

ST_241: tmp_15_156_2_0_1 (14168)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14139  %tmp_15_156_2_0_1 = mul nsw i32 %A_2_load_471, %B_2_load_46

ST_241: tmp_15_156_2_0_2 (14170)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14141  %tmp_15_156_2_0_2 = mul nsw i32 %A_2_load_474, %B_2_load_47

ST_241: tmp_15_156_2_1 (14171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14142  %tmp_15_156_2_1 = mul nsw i32 %A_2_load_469, %B_2_load_48

ST_241: tmp_15_156_2_1_1 (14172)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14143  %tmp_15_156_2_1_1 = mul nsw i32 %A_2_load_472, %B_2_load_49

ST_241: tmp_15_156_2_1_2 (14174)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14145  %tmp_15_156_2_1_2 = mul nsw i32 %A_2_load_475, %B_2_load_50

ST_241: tmp_15_156_2_2 (14175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14146  %tmp_15_156_2_2 = mul nsw i32 %A_2_load_470, %B_2_load_51

ST_241: tmp_15_156_2_2_1 (14176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14147  %tmp_15_156_2_2_1 = mul nsw i32 %A_2_load_473, %B_2_load_52

ST_241: A_2_load_476 (14177)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14148  %A_2_load_476 = load i32* %A_2_addr_476, align 4

ST_241: tmp_15_156_2_2_2 (14178)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14149  %tmp_15_156_2_2_2 = mul nsw i32 %A_2_load_476, %B_2_load_53

ST_241: tmp3909 (14184)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14155  %tmp3909 = add i32 %tmp_15_156_0_2_2, %tmp_15_156_0_2_1

ST_241: tmp3908 (14185)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14156  %tmp3908 = add i32 %tmp_15_156_0_2, %tmp3909

ST_241: tmp3907 (14189)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14160  %tmp3907 = add i32 %tmp3908, %tmp3910

ST_241: tmp3901 (14190)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14161  %tmp3901 = add i32 %tmp3902, %tmp3907

ST_241: tmp3918 (14193)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14164  %tmp3918 = add i32 %tmp_15_156_1_2_2, %tmp_15_156_1_2_1

ST_241: tmp3919 (14194)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14165  %tmp3919 = add i32 %tmp_15_156_2_0_1, %tmp_15_156_2

ST_241: tmp3917 (14195)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14166  %tmp3917 = add i32 %tmp3918, %tmp3919

ST_241: tmp3914 (14196)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14167  %tmp3914 = add i32 %tmp3915, %tmp3917

ST_241: tmp3922 (14197)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14168  %tmp3922 = add i32 %tmp_15_156_2_1_1, %tmp_15_156_2_1

ST_241: tmp3921 (14198)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14169  %tmp3921 = add i32 %tmp_15_156_2_0_2, %tmp3922

ST_241: tmp3924 (14199)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14170  %tmp3924 = add i32 %tmp_15_156_2_2, %tmp_15_156_2_1_2

ST_241: tmp3925 (14200)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14171  %tmp3925 = add i32 %tmp_15_156_2_2_2, %tmp_15_156_2_2_1

ST_241: tmp3923 (14201)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14172  %tmp3923 = add i32 %tmp3924, %tmp3925

ST_241: tmp3920 (14202)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14173  %tmp3920 = add i32 %tmp3921, %tmp3923

ST_241: tmp3913 (14203)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14174  %tmp3913 = add i32 %tmp3914, %tmp3920

ST_241: result_3_156_2_2_2 (14204)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14175  %result_3_156_2_2_2 = add nsw i32 %tmp3901, %tmp3913

ST_241: A_0_load_477 (14208)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14179  %A_0_load_477 = load i32* %A_0_addr_477, align 4

ST_241: A_0_load_478 (14212)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14183  %A_0_load_478 = load i32* %A_0_addr_478, align 4

ST_241: A_0_load_479 (14216)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14187  %A_0_load_479 = load i32* %A_0_addr_479, align 4

ST_241: tmp_15_157_1 (14218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14189  %tmp_15_157_1 = mul nsw i32 %A_1_load_471, %B_1_load_45

ST_241: tmp_15_157_1_0_1 (14219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14190  %tmp_15_157_1_0_1 = mul nsw i32 %A_1_load_474, %B_1_load_46

ST_241: A_1_load_477 (14220)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14191  %A_1_load_477 = load i32* %A_1_addr_477, align 4

ST_241: tmp_15_157_1_0_2 (14221)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14192  %tmp_15_157_1_0_2 = mul nsw i32 %A_1_load_477, %B_1_load_47

ST_241: tmp_15_157_1_1 (14222)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14193  %tmp_15_157_1_1 = mul nsw i32 %A_1_load_472, %B_1_load_48

ST_241: A_1_load_478 (14224)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14195  %A_1_load_478 = load i32* %A_1_addr_478, align 4

ST_241: A_1_load_479 (14228)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14199  %A_1_load_479 = load i32* %A_1_addr_479, align 4

ST_241: A_2_load_477 (14232)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14203  %A_2_load_477 = load i32* %A_2_addr_477, align 4

ST_241: tmp_15_157_2_0_2 (14233)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14204  %tmp_15_157_2_0_2 = mul nsw i32 %A_2_load_477, %B_2_load_47

ST_241: tmp_15_157_2_1 (14234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14205  %tmp_15_157_2_1 = mul nsw i32 %A_2_load_472, %B_2_load_48

ST_241: tmp_15_157_2_1_1 (14235)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14206  %tmp_15_157_2_1_1 = mul nsw i32 %A_2_load_475, %B_2_load_49

ST_241: A_2_load_478 (14236)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14207  %A_2_load_478 = load i32* %A_2_addr_478, align 4

ST_241: A_2_load_479 (14240)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14211  %A_2_load_479 = load i32* %A_2_addr_479, align 4

ST_241: tmp3936 (14249)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14220  %tmp3936 = add i32 %tmp_15_157_1_0_1, %tmp_15_157_1

ST_241: tmp3937 (14250)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14221  %tmp3937 = add i32 %tmp_15_157_1_1, %tmp_15_157_1_0_2

ST_241: tmp3935 (14251)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14222  %tmp3935 = add i32 %tmp3936, %tmp3937

ST_241: tmp3947 (14260)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14231  %tmp3947 = add i32 %tmp_15_157_2_1_1, %tmp_15_157_2_1

ST_241: tmp3946 (14261)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14232  %tmp3946 = add i32 %tmp_15_157_2_0_2, %tmp3947


 <State 242>: 8.21ns
ST_242: tmp_174 (571)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:542  %tmp_174 = add i17 %tmp_14, 160

ST_242: tmp_176_cast (572)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:543  %tmp_176_cast = sext i17 %tmp_174 to i64

ST_242: A_0_addr_480 (573)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:544  %A_0_addr_480 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_176_cast

ST_242: A_1_addr_480 (923)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:894  %A_1_addr_480 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_176_cast

ST_242: A_2_addr_480 (1147)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1118  %A_2_addr_480 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_176_cast

ST_242: tmp_395 (1681)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1652  %tmp_395 = add i22 %tmp_239, 156

ST_242: tmp_397_cast (1682)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1653  %tmp_397_cast = sext i22 %tmp_395 to i64

ST_242: C_addr_156 (1683)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1654  %C_addr_156 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_397_cast

ST_242: tmp_624 (2373)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2344  %tmp_624 = add i17 %tmp_464, 160

ST_242: tmp_625_cast (2374)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2345  %tmp_625_cast = sext i17 %tmp_624 to i64

ST_242: A_0_addr_481 (2375)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2346  %A_0_addr_481 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_625_cast

ST_242: A_1_addr_481 (2725)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2696  %A_1_addr_481 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_625_cast

ST_242: A_2_addr_481 (2949)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2920  %A_2_addr_481 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_625_cast

ST_242: StgValue_15168 (14205)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14176  store i32 %result_3_156_2_2_2, i32* %C_addr_156, align 4

ST_242: tmp_15_156 (14206)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14177  %tmp_15_156 = mul nsw i32 %A_0_load_471, %B_0_load_54

ST_242: tmp_15_157_0_0_1 (14207)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14178  %tmp_15_157_0_0_1 = mul nsw i32 %A_0_load_474, %B_0_load_55

ST_242: tmp_15_157_0_0_2 (14209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14180  %tmp_15_157_0_0_2 = mul nsw i32 %A_0_load_477, %B_0_load_56

ST_242: tmp_15_157_0_1 (14210)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14181  %tmp_15_157_0_1 = mul nsw i32 %A_0_load_472, %B_0_load_57

ST_242: tmp_15_157_0_1_1 (14211)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14182  %tmp_15_157_0_1_1 = mul nsw i32 %A_0_load_475, %B_0_load_58

ST_242: A_0_load_478 (14212)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14183  %A_0_load_478 = load i32* %A_0_addr_478, align 4

ST_242: tmp_15_157_0_1_2 (14213)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14184  %tmp_15_157_0_1_2 = mul nsw i32 %A_0_load_478, %B_0_load_59

ST_242: tmp_15_157_0_2 (14214)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14185  %tmp_15_157_0_2 = mul nsw i32 %A_0_load_473, %B_0_load_51

ST_242: tmp_15_157_0_2_1 (14215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14186  %tmp_15_157_0_2_1 = mul nsw i32 %A_0_load_476, %B_0_load_52

ST_242: A_0_load_479 (14216)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14187  %A_0_load_479 = load i32* %A_0_addr_479, align 4

ST_242: tmp_15_157_0_2_2 (14217)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14188  %tmp_15_157_0_2_2 = mul nsw i32 %A_0_load_479, %B_0_load_53

ST_242: tmp_15_157_1_1_1 (14223)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14194  %tmp_15_157_1_1_1 = mul nsw i32 %A_1_load_475, %B_1_load_49

ST_242: A_1_load_478 (14224)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14195  %A_1_load_478 = load i32* %A_1_addr_478, align 4

ST_242: tmp_15_157_1_1_2 (14225)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14196  %tmp_15_157_1_1_2 = mul nsw i32 %A_1_load_478, %B_1_load_50

ST_242: tmp_15_157_1_2 (14226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14197  %tmp_15_157_1_2 = mul nsw i32 %A_1_load_473, %B_1_load_51

ST_242: tmp_15_157_1_2_1 (14227)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14198  %tmp_15_157_1_2_1 = mul nsw i32 %A_1_load_476, %B_1_load_52

ST_242: A_1_load_479 (14228)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14199  %A_1_load_479 = load i32* %A_1_addr_479, align 4

ST_242: tmp_15_157_1_2_2 (14229)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14200  %tmp_15_157_1_2_2 = mul nsw i32 %A_1_load_479, %B_1_load_53

ST_242: tmp_15_157_2 (14230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14201  %tmp_15_157_2 = mul nsw i32 %A_2_load_471, %B_2_load_45

ST_242: tmp_15_157_2_0_1 (14231)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14202  %tmp_15_157_2_0_1 = mul nsw i32 %A_2_load_474, %B_2_load_46

ST_242: A_2_load_478 (14236)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14207  %A_2_load_478 = load i32* %A_2_addr_478, align 4

ST_242: tmp_15_157_2_1_2 (14237)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14208  %tmp_15_157_2_1_2 = mul nsw i32 %A_2_load_478, %B_2_load_50

ST_242: tmp_15_157_2_2 (14238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14209  %tmp_15_157_2_2 = mul nsw i32 %A_2_load_473, %B_2_load_51

ST_242: tmp_15_157_2_2_1 (14239)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14210  %tmp_15_157_2_2_1 = mul nsw i32 %A_2_load_476, %B_2_load_52

ST_242: A_2_load_479 (14240)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14211  %A_2_load_479 = load i32* %A_2_addr_479, align 4

ST_242: tmp_15_157_2_2_2 (14241)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14212  %tmp_15_157_2_2_2 = mul nsw i32 %A_2_load_479, %B_2_load_53

ST_242: tmp3929 (14242)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14213  %tmp3929 = add i32 %tmp_15_157_0_0_2, %tmp_15_156

ST_242: tmp3928 (14243)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14214  %tmp3928 = add i32 %tmp_15_157_0_0_1, %tmp3929

ST_242: tmp3931 (14244)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14215  %tmp3931 = add i32 %tmp_15_157_0_1_2, %tmp_15_157_0_1_1

ST_242: tmp3930 (14245)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14216  %tmp3930 = add i32 %tmp_15_157_0_1, %tmp3931

ST_242: tmp3927 (14246)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14217  %tmp3927 = add i32 %tmp3928, %tmp3930

ST_242: tmp3934 (14247)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14218  %tmp3934 = add i32 %tmp_15_157_0_2_2, %tmp_15_157_0_2_1

ST_242: tmp3933 (14248)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14219  %tmp3933 = add i32 %tmp_15_157_0_2, %tmp3934

ST_242: tmp3932 (14252)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14223  %tmp3932 = add i32 %tmp3933, %tmp3935

ST_242: tmp3926 (14253)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14224  %tmp3926 = add i32 %tmp3927, %tmp3932

ST_242: tmp3941 (14254)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14225  %tmp3941 = add i32 %tmp_15_157_1_2, %tmp_15_157_1_1_2

ST_242: tmp3940 (14255)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14226  %tmp3940 = add i32 %tmp_15_157_1_1_1, %tmp3941

ST_242: tmp3943 (14256)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14227  %tmp3943 = add i32 %tmp_15_157_1_2_2, %tmp_15_157_1_2_1

ST_242: tmp3944 (14257)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14228  %tmp3944 = add i32 %tmp_15_157_2_0_1, %tmp_15_157_2

ST_242: tmp3942 (14258)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14229  %tmp3942 = add i32 %tmp3943, %tmp3944

ST_242: tmp3939 (14259)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14230  %tmp3939 = add i32 %tmp3940, %tmp3942

ST_242: tmp3949 (14262)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14233  %tmp3949 = add i32 %tmp_15_157_2_2, %tmp_15_157_2_1_2

ST_242: tmp3950 (14263)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14234  %tmp3950 = add i32 %tmp_15_157_2_2_2, %tmp_15_157_2_2_1

ST_242: tmp3948 (14264)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14235  %tmp3948 = add i32 %tmp3949, %tmp3950

ST_242: tmp3945 (14265)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14236  %tmp3945 = add i32 %tmp3946, %tmp3948

ST_242: tmp3938 (14266)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14237  %tmp3938 = add i32 %tmp3939, %tmp3945

ST_242: result_3_157_2_2_2 (14267)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14238  %result_3_157_2_2_2 = add nsw i32 %tmp3926, %tmp3938

ST_242: A_0_load_480 (14271)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14242  %A_0_load_480 = load i32* %A_0_addr_480, align 4

ST_242: A_0_load_481 (14275)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14246  %A_0_load_481 = load i32* %A_0_addr_481, align 4

ST_242: A_1_load_480 (14283)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14254  %A_1_load_480 = load i32* %A_1_addr_480, align 4

ST_242: A_1_load_481 (14287)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14258  %A_1_load_481 = load i32* %A_1_addr_481, align 4

ST_242: A_2_load_480 (14295)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14266  %A_2_load_480 = load i32* %A_2_addr_480, align 4

ST_242: A_2_load_481 (14299)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14270  %A_2_load_481 = load i32* %A_2_addr_481, align 4


 <State 243>: 7.32ns
ST_243: tmp_175 (574)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:545  %tmp_175 = add i17 %tmp_14, 161

ST_243: tmp_177_cast (575)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:546  %tmp_177_cast = sext i17 %tmp_175 to i64

ST_243: A_0_addr_483 (576)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:547  %A_0_addr_483 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_177_cast

ST_243: A_1_addr_483 (924)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:895  %A_1_addr_483 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_177_cast

ST_243: A_2_addr_483 (1148)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1119  %A_2_addr_483 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_177_cast

ST_243: tmp_396 (1684)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1655  %tmp_396 = add i22 %tmp_239, 157

ST_243: tmp_398_cast (1685)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1656  %tmp_398_cast = sext i22 %tmp_396 to i64

ST_243: C_addr_157 (1686)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1657  %C_addr_157 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_398_cast

ST_243: tmp_850 (3507)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3478  %tmp_850 = add i17 %tmp_690, 160

ST_243: tmp_851_cast (3508)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3479  %tmp_851_cast = sext i17 %tmp_850 to i64

ST_243: A_0_addr_482 (3509)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3480  %A_0_addr_482 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_851_cast

ST_243: A_1_addr_482 (3859)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3830  %A_1_addr_482 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_851_cast

ST_243: A_2_addr_482 (4083)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4054  %A_2_addr_482 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_851_cast

ST_243: StgValue_15235 (14205)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14176  store i32 %result_3_156_2_2_2, i32* %C_addr_156, align 4

ST_243: StgValue_15236 (14268)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14239  store i32 %result_3_157_2_2_2, i32* %C_addr_157, align 4

ST_243: tmp_15_157 (14269)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14240  %tmp_15_157 = mul nsw i32 %A_0_load_474, %B_0_load_54

ST_243: tmp_15_158_0_0_1 (14270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14241  %tmp_15_158_0_0_1 = mul nsw i32 %A_0_load_477, %B_0_load_55

ST_243: A_0_load_480 (14271)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14242  %A_0_load_480 = load i32* %A_0_addr_480, align 4

ST_243: tmp_15_158_0_0_2 (14272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14243  %tmp_15_158_0_0_2 = mul nsw i32 %A_0_load_480, %B_0_load_56

ST_243: tmp_15_158_0_1 (14273)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14244  %tmp_15_158_0_1 = mul nsw i32 %A_0_load_475, %B_0_load_57

ST_243: tmp_15_158_0_1_1 (14274)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14245  %tmp_15_158_0_1_1 = mul nsw i32 %A_0_load_478, %B_0_load_58

ST_243: A_0_load_481 (14275)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14246  %A_0_load_481 = load i32* %A_0_addr_481, align 4

ST_243: tmp_15_158_0_1_2 (14276)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14247  %tmp_15_158_0_1_2 = mul nsw i32 %A_0_load_481, %B_0_load_59

ST_243: A_0_load_482 (14279)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14250  %A_0_load_482 = load i32* %A_0_addr_482, align 4

ST_243: tmp_15_158_1 (14281)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14252  %tmp_15_158_1 = mul nsw i32 %A_1_load_474, %B_1_load_45

ST_243: tmp_15_158_1_0_1 (14282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14253  %tmp_15_158_1_0_1 = mul nsw i32 %A_1_load_477, %B_1_load_46

ST_243: A_1_load_480 (14283)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14254  %A_1_load_480 = load i32* %A_1_addr_480, align 4

ST_243: tmp_15_158_1_0_2 (14284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14255  %tmp_15_158_1_0_2 = mul nsw i32 %A_1_load_480, %B_1_load_47

ST_243: tmp_15_158_1_1 (14285)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14256  %tmp_15_158_1_1 = mul nsw i32 %A_1_load_475, %B_1_load_48

ST_243: A_1_load_481 (14287)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14258  %A_1_load_481 = load i32* %A_1_addr_481, align 4

ST_243: A_1_load_482 (14291)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14262  %A_1_load_482 = load i32* %A_1_addr_482, align 4

ST_243: A_2_load_480 (14295)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14266  %A_2_load_480 = load i32* %A_2_addr_480, align 4

ST_243: A_2_load_481 (14299)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14270  %A_2_load_481 = load i32* %A_2_addr_481, align 4

ST_243: A_2_load_482 (14303)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14274  %A_2_load_482 = load i32* %A_2_addr_482, align 4

ST_243: tmp3954 (14305)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14276  %tmp3954 = add i32 %tmp_15_158_0_0_2, %tmp_15_157

ST_243: tmp3953 (14306)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14277  %tmp3953 = add i32 %tmp_15_158_0_0_1, %tmp3954

ST_243: tmp3956 (14307)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14278  %tmp3956 = add i32 %tmp_15_158_0_1_2, %tmp_15_158_0_1_1

ST_243: tmp3955 (14308)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14279  %tmp3955 = add i32 %tmp_15_158_0_1, %tmp3956

ST_243: tmp3952 (14309)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14280  %tmp3952 = add i32 %tmp3953, %tmp3955

ST_243: tmp3961 (14312)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14283  %tmp3961 = add i32 %tmp_15_158_1_0_1, %tmp_15_158_1

ST_243: tmp3962 (14313)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14284  %tmp3962 = add i32 %tmp_15_158_1_1, %tmp_15_158_1_0_2

ST_243: tmp3960 (14314)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14285  %tmp3960 = add i32 %tmp3961, %tmp3962

ST_243: A_0_load_483 (14334)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14305  %A_0_load_483 = load i32* %A_0_addr_483, align 4

ST_243: A_1_load_483 (14346)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14317  %A_1_load_483 = load i32* %A_1_addr_483, align 4

ST_243: A_2_load_483 (14358)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14329  %A_2_load_483 = load i32* %A_2_addr_483, align 4


 <State 244>: 8.21ns
ST_244: tmp_625 (2376)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2347  %tmp_625 = add i17 %tmp_464, 161

ST_244: tmp_626_cast (2377)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2348  %tmp_626_cast = sext i17 %tmp_625 to i64

ST_244: A_0_addr_484 (2378)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2349  %A_0_addr_484 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_626_cast

ST_244: A_1_addr_484 (2726)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2697  %A_1_addr_484 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_626_cast

ST_244: A_2_addr_484 (2950)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2921  %A_2_addr_484 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_626_cast

ST_244: tmp_851 (3510)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3481  %tmp_851 = add i17 %tmp_690, 161

ST_244: tmp_852_cast (3511)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3482  %tmp_852_cast = sext i17 %tmp_851 to i64

ST_244: A_0_addr_485 (3512)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3483  %A_0_addr_485 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_852_cast

ST_244: A_1_addr_485 (3860)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3831  %A_1_addr_485 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_852_cast

ST_244: A_2_addr_485 (4084)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4055  %A_2_addr_485 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_852_cast

ST_244: StgValue_15277 (14268)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14239  store i32 %result_3_157_2_2_2, i32* %C_addr_157, align 4

ST_244: tmp_15_158_0_2 (14277)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14248  %tmp_15_158_0_2 = mul nsw i32 %A_0_load_476, %B_0_load_51

ST_244: tmp_15_158_0_2_1 (14278)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14249  %tmp_15_158_0_2_1 = mul nsw i32 %A_0_load_479, %B_0_load_52

ST_244: A_0_load_482 (14279)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14250  %A_0_load_482 = load i32* %A_0_addr_482, align 4

ST_244: tmp_15_158_0_2_2 (14280)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14251  %tmp_15_158_0_2_2 = mul nsw i32 %A_0_load_482, %B_0_load_53

ST_244: tmp_15_158_1_1_1 (14286)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14257  %tmp_15_158_1_1_1 = mul nsw i32 %A_1_load_478, %B_1_load_49

ST_244: tmp_15_158_1_1_2 (14288)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14259  %tmp_15_158_1_1_2 = mul nsw i32 %A_1_load_481, %B_1_load_50

ST_244: tmp_15_158_1_2 (14289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14260  %tmp_15_158_1_2 = mul nsw i32 %A_1_load_476, %B_1_load_51

ST_244: tmp_15_158_1_2_1 (14290)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14261  %tmp_15_158_1_2_1 = mul nsw i32 %A_1_load_479, %B_1_load_52

ST_244: A_1_load_482 (14291)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14262  %A_1_load_482 = load i32* %A_1_addr_482, align 4

ST_244: tmp_15_158_1_2_2 (14292)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14263  %tmp_15_158_1_2_2 = mul nsw i32 %A_1_load_482, %B_1_load_53

ST_244: tmp_15_158_2 (14293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14264  %tmp_15_158_2 = mul nsw i32 %A_2_load_474, %B_2_load_45

ST_244: tmp_15_158_2_0_1 (14294)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14265  %tmp_15_158_2_0_1 = mul nsw i32 %A_2_load_477, %B_2_load_46

ST_244: tmp_15_158_2_0_2 (14296)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14267  %tmp_15_158_2_0_2 = mul nsw i32 %A_2_load_480, %B_2_load_47

ST_244: tmp_15_158_2_1 (14297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14268  %tmp_15_158_2_1 = mul nsw i32 %A_2_load_475, %B_2_load_48

ST_244: tmp_15_158_2_1_1 (14298)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14269  %tmp_15_158_2_1_1 = mul nsw i32 %A_2_load_478, %B_2_load_49

ST_244: tmp_15_158_2_1_2 (14300)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14271  %tmp_15_158_2_1_2 = mul nsw i32 %A_2_load_481, %B_2_load_50

ST_244: tmp_15_158_2_2 (14301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14272  %tmp_15_158_2_2 = mul nsw i32 %A_2_load_476, %B_2_load_51

ST_244: tmp_15_158_2_2_1 (14302)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14273  %tmp_15_158_2_2_1 = mul nsw i32 %A_2_load_479, %B_2_load_52

ST_244: A_2_load_482 (14303)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14274  %A_2_load_482 = load i32* %A_2_addr_482, align 4

ST_244: tmp_15_158_2_2_2 (14304)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14275  %tmp_15_158_2_2_2 = mul nsw i32 %A_2_load_482, %B_2_load_53

ST_244: tmp3959 (14310)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14281  %tmp3959 = add i32 %tmp_15_158_0_2_2, %tmp_15_158_0_2_1

ST_244: tmp3958 (14311)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14282  %tmp3958 = add i32 %tmp_15_158_0_2, %tmp3959

ST_244: tmp3957 (14315)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14286  %tmp3957 = add i32 %tmp3958, %tmp3960

ST_244: tmp3951 (14316)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14287  %tmp3951 = add i32 %tmp3952, %tmp3957

ST_244: tmp3966 (14317)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14288  %tmp3966 = add i32 %tmp_15_158_1_2, %tmp_15_158_1_1_2

ST_244: tmp3965 (14318)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14289  %tmp3965 = add i32 %tmp_15_158_1_1_1, %tmp3966

ST_244: tmp3968 (14319)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14290  %tmp3968 = add i32 %tmp_15_158_1_2_2, %tmp_15_158_1_2_1

ST_244: tmp3969 (14320)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14291  %tmp3969 = add i32 %tmp_15_158_2_0_1, %tmp_15_158_2

ST_244: tmp3967 (14321)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14292  %tmp3967 = add i32 %tmp3968, %tmp3969

ST_244: tmp3964 (14322)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14293  %tmp3964 = add i32 %tmp3965, %tmp3967

ST_244: tmp3972 (14323)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14294  %tmp3972 = add i32 %tmp_15_158_2_1_1, %tmp_15_158_2_1

ST_244: tmp3971 (14324)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14295  %tmp3971 = add i32 %tmp_15_158_2_0_2, %tmp3972

ST_244: tmp3974 (14325)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14296  %tmp3974 = add i32 %tmp_15_158_2_2, %tmp_15_158_2_1_2

ST_244: tmp3975 (14326)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14297  %tmp3975 = add i32 %tmp_15_158_2_2_2, %tmp_15_158_2_2_1

ST_244: tmp3973 (14327)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14298  %tmp3973 = add i32 %tmp3974, %tmp3975

ST_244: tmp3970 (14328)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14299  %tmp3970 = add i32 %tmp3971, %tmp3973

ST_244: tmp3963 (14329)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14300  %tmp3963 = add i32 %tmp3964, %tmp3970

ST_244: result_3_158_2_2_2 (14330)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14301  %result_3_158_2_2_2 = add nsw i32 %tmp3951, %tmp3963

ST_244: A_0_load_483 (14334)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14305  %A_0_load_483 = load i32* %A_0_addr_483, align 4

ST_244: A_0_load_484 (14338)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14309  %A_0_load_484 = load i32* %A_0_addr_484, align 4

ST_244: A_0_load_485 (14342)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14313  %A_0_load_485 = load i32* %A_0_addr_485, align 4

ST_244: tmp_15_159_1 (14344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14315  %tmp_15_159_1 = mul nsw i32 %A_1_load_477, %B_1_load_45

ST_244: tmp_15_159_1_0_1 (14345)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14316  %tmp_15_159_1_0_1 = mul nsw i32 %A_1_load_480, %B_1_load_46

ST_244: A_1_load_483 (14346)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14317  %A_1_load_483 = load i32* %A_1_addr_483, align 4

ST_244: tmp_15_159_1_0_2 (14347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14318  %tmp_15_159_1_0_2 = mul nsw i32 %A_1_load_483, %B_1_load_47

ST_244: tmp_15_159_1_1 (14348)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14319  %tmp_15_159_1_1 = mul nsw i32 %A_1_load_478, %B_1_load_48

ST_244: A_1_load_484 (14350)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14321  %A_1_load_484 = load i32* %A_1_addr_484, align 4

ST_244: A_1_load_485 (14354)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14325  %A_1_load_485 = load i32* %A_1_addr_485, align 4

ST_244: tmp_15_159_2 (14356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14327  %tmp_15_159_2 = mul nsw i32 %A_2_load_477, %B_2_load_45

ST_244: tmp_15_159_2_0_1 (14357)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14328  %tmp_15_159_2_0_1 = mul nsw i32 %A_2_load_480, %B_2_load_46

ST_244: A_2_load_483 (14358)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14329  %A_2_load_483 = load i32* %A_2_addr_483, align 4

ST_244: A_2_load_484 (14362)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14333  %A_2_load_484 = load i32* %A_2_addr_484, align 4

ST_244: A_2_load_485 (14366)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14337  %A_2_load_485 = load i32* %A_2_addr_485, align 4

ST_244: tmp3986 (14375)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14346  %tmp3986 = add i32 %tmp_15_159_1_0_1, %tmp_15_159_1

ST_244: tmp3987 (14376)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14347  %tmp3987 = add i32 %tmp_15_159_1_1, %tmp_15_159_1_0_2

ST_244: tmp3985 (14377)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14348  %tmp3985 = add i32 %tmp3986, %tmp3987

ST_244: tmp3994 (14383)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14354  %tmp3994 = add i32 %tmp_15_159_2_0_1, %tmp_15_159_2

ST_244: tmp_15_160_2 (14419)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14390  %tmp_15_160_2 = mul nsw i32 %A_2_load_480, %B_2_load_45

ST_244: tmp_15_160_2_0_1 (14420)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14391  %tmp_15_160_2_0_1 = mul nsw i32 %A_2_load_483, %B_2_load_46

ST_244: tmp4019 (14446)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14417  %tmp4019 = add i32 %tmp_15_160_2_0_1, %tmp_15_160_2


 <State 245>: 8.21ns
ST_245: tmp_176 (577)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:548  %tmp_176 = add i17 %tmp_14, 162

ST_245: tmp_178_cast (578)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:549  %tmp_178_cast = sext i17 %tmp_176 to i64

ST_245: A_0_addr_486 (579)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:550  %A_0_addr_486 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_178_cast

ST_245: A_1_addr_486 (925)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:896  %A_1_addr_486 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_178_cast

ST_245: A_2_addr_486 (1149)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1120  %A_2_addr_486 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_178_cast

ST_245: tmp_397 (1687)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1658  %tmp_397 = add i22 %tmp_239, 158

ST_245: tmp_399_cast (1688)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1659  %tmp_399_cast = sext i22 %tmp_397 to i64

ST_245: C_addr_158 (1689)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1660  %C_addr_158 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_399_cast

ST_245: tmp_626 (2379)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2350  %tmp_626 = add i17 %tmp_464, 162

ST_245: tmp_627_cast (2380)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2351  %tmp_627_cast = sext i17 %tmp_626 to i64

ST_245: A_0_addr_487 (2381)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2352  %A_0_addr_487 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_627_cast

ST_245: A_1_addr_487 (2727)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2698  %A_1_addr_487 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_627_cast

ST_245: A_2_addr_487 (2951)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2922  %A_2_addr_487 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_627_cast

ST_245: StgValue_15351 (14331)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14302  store i32 %result_3_158_2_2_2, i32* %C_addr_158, align 4

ST_245: tmp_15_158 (14332)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14303  %tmp_15_158 = mul nsw i32 %A_0_load_477, %B_0_load_54

ST_245: tmp_15_159_0_0_1 (14333)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14304  %tmp_15_159_0_0_1 = mul nsw i32 %A_0_load_480, %B_0_load_55

ST_245: tmp_15_159_0_0_2 (14335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14306  %tmp_15_159_0_0_2 = mul nsw i32 %A_0_load_483, %B_0_load_56

ST_245: tmp_15_159_0_1 (14336)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14307  %tmp_15_159_0_1 = mul nsw i32 %A_0_load_478, %B_0_load_57

ST_245: tmp_15_159_0_1_1 (14337)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14308  %tmp_15_159_0_1_1 = mul nsw i32 %A_0_load_481, %B_0_load_58

ST_245: A_0_load_484 (14338)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14309  %A_0_load_484 = load i32* %A_0_addr_484, align 4

ST_245: tmp_15_159_0_1_2 (14339)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14310  %tmp_15_159_0_1_2 = mul nsw i32 %A_0_load_484, %B_0_load_59

ST_245: tmp_15_159_0_2 (14340)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14311  %tmp_15_159_0_2 = mul nsw i32 %A_0_load_479, %B_0_load_51

ST_245: tmp_15_159_0_2_1 (14341)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14312  %tmp_15_159_0_2_1 = mul nsw i32 %A_0_load_482, %B_0_load_52

ST_245: A_0_load_485 (14342)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14313  %A_0_load_485 = load i32* %A_0_addr_485, align 4

ST_245: tmp_15_159_0_2_2 (14343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14314  %tmp_15_159_0_2_2 = mul nsw i32 %A_0_load_485, %B_0_load_53

ST_245: tmp_15_159_1_1_1 (14349)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14320  %tmp_15_159_1_1_1 = mul nsw i32 %A_1_load_481, %B_1_load_49

ST_245: A_1_load_484 (14350)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14321  %A_1_load_484 = load i32* %A_1_addr_484, align 4

ST_245: tmp_15_159_1_1_2 (14351)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14322  %tmp_15_159_1_1_2 = mul nsw i32 %A_1_load_484, %B_1_load_50

ST_245: tmp_15_159_1_2 (14352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14323  %tmp_15_159_1_2 = mul nsw i32 %A_1_load_479, %B_1_load_51

ST_245: tmp_15_159_1_2_1 (14353)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14324  %tmp_15_159_1_2_1 = mul nsw i32 %A_1_load_482, %B_1_load_52

ST_245: A_1_load_485 (14354)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14325  %A_1_load_485 = load i32* %A_1_addr_485, align 4

ST_245: tmp_15_159_1_2_2 (14355)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14326  %tmp_15_159_1_2_2 = mul nsw i32 %A_1_load_485, %B_1_load_53

ST_245: tmp_15_159_2_0_2 (14359)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14330  %tmp_15_159_2_0_2 = mul nsw i32 %A_2_load_483, %B_2_load_47

ST_245: tmp_15_159_2_1 (14360)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14331  %tmp_15_159_2_1 = mul nsw i32 %A_2_load_478, %B_2_load_48

ST_245: tmp_15_159_2_1_1 (14361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14332  %tmp_15_159_2_1_1 = mul nsw i32 %A_2_load_481, %B_2_load_49

ST_245: A_2_load_484 (14362)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14333  %A_2_load_484 = load i32* %A_2_addr_484, align 4

ST_245: tmp_15_159_2_1_2 (14363)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14334  %tmp_15_159_2_1_2 = mul nsw i32 %A_2_load_484, %B_2_load_50

ST_245: tmp_15_159_2_2 (14364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14335  %tmp_15_159_2_2 = mul nsw i32 %A_2_load_479, %B_2_load_51

ST_245: tmp_15_159_2_2_1 (14365)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14336  %tmp_15_159_2_2_1 = mul nsw i32 %A_2_load_482, %B_2_load_52

ST_245: A_2_load_485 (14366)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14337  %A_2_load_485 = load i32* %A_2_addr_485, align 4

ST_245: tmp_15_159_2_2_2 (14367)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14338  %tmp_15_159_2_2_2 = mul nsw i32 %A_2_load_485, %B_2_load_53

ST_245: tmp3979 (14368)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14339  %tmp3979 = add i32 %tmp_15_159_0_0_2, %tmp_15_158

ST_245: tmp3978 (14369)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14340  %tmp3978 = add i32 %tmp_15_159_0_0_1, %tmp3979

ST_245: tmp3981 (14370)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14341  %tmp3981 = add i32 %tmp_15_159_0_1_2, %tmp_15_159_0_1_1

ST_245: tmp3980 (14371)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14342  %tmp3980 = add i32 %tmp_15_159_0_1, %tmp3981

ST_245: tmp3977 (14372)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14343  %tmp3977 = add i32 %tmp3978, %tmp3980

ST_245: tmp3984 (14373)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14344  %tmp3984 = add i32 %tmp_15_159_0_2_2, %tmp_15_159_0_2_1

ST_245: tmp3983 (14374)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14345  %tmp3983 = add i32 %tmp_15_159_0_2, %tmp3984

ST_245: tmp3982 (14378)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14349  %tmp3982 = add i32 %tmp3983, %tmp3985

ST_245: tmp3976 (14379)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14350  %tmp3976 = add i32 %tmp3977, %tmp3982

ST_245: tmp3991 (14380)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14351  %tmp3991 = add i32 %tmp_15_159_1_2, %tmp_15_159_1_1_2

ST_245: tmp3990 (14381)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14352  %tmp3990 = add i32 %tmp_15_159_1_1_1, %tmp3991

ST_245: tmp3993 (14382)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14353  %tmp3993 = add i32 %tmp_15_159_1_2_2, %tmp_15_159_1_2_1

ST_245: tmp3992 (14384)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14355  %tmp3992 = add i32 %tmp3993, %tmp3994

ST_245: tmp3989 (14385)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14356  %tmp3989 = add i32 %tmp3990, %tmp3992

ST_245: tmp3997 (14386)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14357  %tmp3997 = add i32 %tmp_15_159_2_1_1, %tmp_15_159_2_1

ST_245: tmp3996 (14387)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14358  %tmp3996 = add i32 %tmp_15_159_2_0_2, %tmp3997

ST_245: tmp3999 (14388)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14359  %tmp3999 = add i32 %tmp_15_159_2_2, %tmp_15_159_2_1_2

ST_245: tmp4000 (14389)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14360  %tmp4000 = add i32 %tmp_15_159_2_2_2, %tmp_15_159_2_2_1

ST_245: tmp3998 (14390)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14361  %tmp3998 = add i32 %tmp3999, %tmp4000

ST_245: tmp3995 (14391)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14362  %tmp3995 = add i32 %tmp3996, %tmp3998

ST_245: tmp3988 (14392)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14363  %tmp3988 = add i32 %tmp3989, %tmp3995

ST_245: result_3_159_2_2_2 (14393)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14364  %result_3_159_2_2_2 = add nsw i32 %tmp3976, %tmp3988

ST_245: A_0_load_486 (14397)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14368  %A_0_load_486 = load i32* %A_0_addr_486, align 4

ST_245: A_0_load_487 (14401)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14372  %A_0_load_487 = load i32* %A_0_addr_487, align 4

ST_245: A_1_load_486 (14409)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14380  %A_1_load_486 = load i32* %A_1_addr_486, align 4

ST_245: A_1_load_487 (14413)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14384  %A_1_load_487 = load i32* %A_1_addr_487, align 4

ST_245: A_2_load_486 (14421)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14392  %A_2_load_486 = load i32* %A_2_addr_486, align 4

ST_245: A_2_load_487 (14425)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14396  %A_2_load_487 = load i32* %A_2_addr_487, align 4


 <State 246>: 7.32ns
ST_246: tmp_177 (580)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:551  %tmp_177 = add i17 %tmp_14, 163

ST_246: tmp_179_cast (581)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:552  %tmp_179_cast = sext i17 %tmp_177 to i64

ST_246: A_0_addr_489 (582)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:553  %A_0_addr_489 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_179_cast

ST_246: A_1_addr_489 (926)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:897  %A_1_addr_489 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_179_cast

ST_246: A_2_addr_489 (1150)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1121  %A_2_addr_489 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_179_cast

ST_246: tmp_398 (1690)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1661  %tmp_398 = add i22 %tmp_239, 159

ST_246: tmp_400_cast (1691)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1662  %tmp_400_cast = sext i22 %tmp_398 to i64

ST_246: C_addr_159 (1692)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1663  %C_addr_159 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_400_cast

ST_246: tmp_852 (3513)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3484  %tmp_852 = add i17 %tmp_690, 162

ST_246: tmp_853_cast (3514)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3485  %tmp_853_cast = sext i17 %tmp_852 to i64

ST_246: A_0_addr_488 (3515)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3486  %A_0_addr_488 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_853_cast

ST_246: A_1_addr_488 (3861)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3832  %A_1_addr_488 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_853_cast

ST_246: A_2_addr_488 (4085)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4056  %A_2_addr_488 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_853_cast

ST_246: StgValue_15420 (14331)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14302  store i32 %result_3_158_2_2_2, i32* %C_addr_158, align 4

ST_246: StgValue_15421 (14394)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14365  store i32 %result_3_159_2_2_2, i32* %C_addr_159, align 4

ST_246: tmp_15_159 (14395)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14366  %tmp_15_159 = mul nsw i32 %A_0_load_480, %B_0_load_54

ST_246: tmp_15_160_0_0_1 (14396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14367  %tmp_15_160_0_0_1 = mul nsw i32 %A_0_load_483, %B_0_load_55

ST_246: A_0_load_486 (14397)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14368  %A_0_load_486 = load i32* %A_0_addr_486, align 4

ST_246: tmp_15_160_0_0_2 (14398)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14369  %tmp_15_160_0_0_2 = mul nsw i32 %A_0_load_486, %B_0_load_56

ST_246: tmp_15_160_0_1 (14399)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14370  %tmp_15_160_0_1 = mul nsw i32 %A_0_load_481, %B_0_load_57

ST_246: tmp_15_160_0_1_1 (14400)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14371  %tmp_15_160_0_1_1 = mul nsw i32 %A_0_load_484, %B_0_load_58

ST_246: A_0_load_487 (14401)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14372  %A_0_load_487 = load i32* %A_0_addr_487, align 4

ST_246: tmp_15_160_0_1_2 (14402)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14373  %tmp_15_160_0_1_2 = mul nsw i32 %A_0_load_487, %B_0_load_59

ST_246: A_0_load_488 (14405)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14376  %A_0_load_488 = load i32* %A_0_addr_488, align 4

ST_246: tmp_15_160_1 (14407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14378  %tmp_15_160_1 = mul nsw i32 %A_1_load_480, %B_1_load_45

ST_246: tmp_15_160_1_0_1 (14408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14379  %tmp_15_160_1_0_1 = mul nsw i32 %A_1_load_483, %B_1_load_46

ST_246: A_1_load_486 (14409)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14380  %A_1_load_486 = load i32* %A_1_addr_486, align 4

ST_246: tmp_15_160_1_0_2 (14410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14381  %tmp_15_160_1_0_2 = mul nsw i32 %A_1_load_486, %B_1_load_47

ST_246: tmp_15_160_1_1 (14411)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14382  %tmp_15_160_1_1 = mul nsw i32 %A_1_load_481, %B_1_load_48

ST_246: A_1_load_487 (14413)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14384  %A_1_load_487 = load i32* %A_1_addr_487, align 4

ST_246: A_1_load_488 (14417)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14388  %A_1_load_488 = load i32* %A_1_addr_488, align 4

ST_246: A_2_load_486 (14421)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14392  %A_2_load_486 = load i32* %A_2_addr_486, align 4

ST_246: A_2_load_487 (14425)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14396  %A_2_load_487 = load i32* %A_2_addr_487, align 4

ST_246: A_2_load_488 (14429)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14400  %A_2_load_488 = load i32* %A_2_addr_488, align 4

ST_246: tmp4004 (14431)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14402  %tmp4004 = add i32 %tmp_15_160_0_0_2, %tmp_15_159

ST_246: tmp4003 (14432)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14403  %tmp4003 = add i32 %tmp_15_160_0_0_1, %tmp4004

ST_246: tmp4006 (14433)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14404  %tmp4006 = add i32 %tmp_15_160_0_1_2, %tmp_15_160_0_1_1

ST_246: tmp4005 (14434)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14405  %tmp4005 = add i32 %tmp_15_160_0_1, %tmp4006

ST_246: tmp4002 (14435)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14406  %tmp4002 = add i32 %tmp4003, %tmp4005

ST_246: tmp4011 (14438)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14409  %tmp4011 = add i32 %tmp_15_160_1_0_1, %tmp_15_160_1

ST_246: tmp4012 (14439)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14410  %tmp4012 = add i32 %tmp_15_160_1_1, %tmp_15_160_1_0_2

ST_246: tmp4010 (14440)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14411  %tmp4010 = add i32 %tmp4011, %tmp4012

ST_246: A_0_load_489 (14460)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14431  %A_0_load_489 = load i32* %A_0_addr_489, align 4

ST_246: A_1_load_489 (14472)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14443  %A_1_load_489 = load i32* %A_1_addr_489, align 4

ST_246: A_2_load_489 (14484)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14455  %A_2_load_489 = load i32* %A_2_addr_489, align 4


 <State 247>: 8.21ns
ST_247: tmp_627 (2382)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2353  %tmp_627 = add i17 %tmp_464, 163

ST_247: tmp_628_cast (2383)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2354  %tmp_628_cast = sext i17 %tmp_627 to i64

ST_247: A_0_addr_490 (2384)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2355  %A_0_addr_490 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_628_cast

ST_247: A_1_addr_490 (2728)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2699  %A_1_addr_490 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_628_cast

ST_247: A_2_addr_490 (2952)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2923  %A_2_addr_490 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_628_cast

ST_247: tmp_853 (3516)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3487  %tmp_853 = add i17 %tmp_690, 163

ST_247: tmp_854_cast (3517)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3488  %tmp_854_cast = sext i17 %tmp_853 to i64

ST_247: A_0_addr_491 (3518)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3489  %A_0_addr_491 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_854_cast

ST_247: A_1_addr_491 (3862)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3833  %A_1_addr_491 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_854_cast

ST_247: A_2_addr_491 (4086)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4057  %A_2_addr_491 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_854_cast

ST_247: StgValue_15462 (14394)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14365  store i32 %result_3_159_2_2_2, i32* %C_addr_159, align 4

ST_247: tmp_15_160_0_2 (14403)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14374  %tmp_15_160_0_2 = mul nsw i32 %A_0_load_482, %B_0_load_51

ST_247: tmp_15_160_0_2_1 (14404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14375  %tmp_15_160_0_2_1 = mul nsw i32 %A_0_load_485, %B_0_load_52

ST_247: A_0_load_488 (14405)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14376  %A_0_load_488 = load i32* %A_0_addr_488, align 4

ST_247: tmp_15_160_0_2_2 (14406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14377  %tmp_15_160_0_2_2 = mul nsw i32 %A_0_load_488, %B_0_load_53

ST_247: tmp_15_160_1_1_1 (14412)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14383  %tmp_15_160_1_1_1 = mul nsw i32 %A_1_load_484, %B_1_load_49

ST_247: tmp_15_160_1_1_2 (14414)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14385  %tmp_15_160_1_1_2 = mul nsw i32 %A_1_load_487, %B_1_load_50

ST_247: tmp_15_160_1_2 (14415)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14386  %tmp_15_160_1_2 = mul nsw i32 %A_1_load_482, %B_1_load_51

ST_247: tmp_15_160_1_2_1 (14416)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14387  %tmp_15_160_1_2_1 = mul nsw i32 %A_1_load_485, %B_1_load_52

ST_247: A_1_load_488 (14417)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14388  %A_1_load_488 = load i32* %A_1_addr_488, align 4

ST_247: tmp_15_160_1_2_2 (14418)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14389  %tmp_15_160_1_2_2 = mul nsw i32 %A_1_load_488, %B_1_load_53

ST_247: tmp_15_160_2_0_2 (14422)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14393  %tmp_15_160_2_0_2 = mul nsw i32 %A_2_load_486, %B_2_load_47

ST_247: tmp_15_160_2_1 (14423)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14394  %tmp_15_160_2_1 = mul nsw i32 %A_2_load_481, %B_2_load_48

ST_247: tmp_15_160_2_1_1 (14424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14395  %tmp_15_160_2_1_1 = mul nsw i32 %A_2_load_484, %B_2_load_49

ST_247: tmp_15_160_2_1_2 (14426)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14397  %tmp_15_160_2_1_2 = mul nsw i32 %A_2_load_487, %B_2_load_50

ST_247: tmp_15_160_2_2 (14427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14398  %tmp_15_160_2_2 = mul nsw i32 %A_2_load_482, %B_2_load_51

ST_247: tmp_15_160_2_2_1 (14428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14399  %tmp_15_160_2_2_1 = mul nsw i32 %A_2_load_485, %B_2_load_52

ST_247: A_2_load_488 (14429)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14400  %A_2_load_488 = load i32* %A_2_addr_488, align 4

ST_247: tmp_15_160_2_2_2 (14430)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14401  %tmp_15_160_2_2_2 = mul nsw i32 %A_2_load_488, %B_2_load_53

ST_247: tmp4009 (14436)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14407  %tmp4009 = add i32 %tmp_15_160_0_2_2, %tmp_15_160_0_2_1

ST_247: tmp4008 (14437)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14408  %tmp4008 = add i32 %tmp_15_160_0_2, %tmp4009

ST_247: tmp4007 (14441)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14412  %tmp4007 = add i32 %tmp4008, %tmp4010

ST_247: tmp4001 (14442)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14413  %tmp4001 = add i32 %tmp4002, %tmp4007

ST_247: tmp4016 (14443)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14414  %tmp4016 = add i32 %tmp_15_160_1_2, %tmp_15_160_1_1_2

ST_247: tmp4015 (14444)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14415  %tmp4015 = add i32 %tmp_15_160_1_1_1, %tmp4016

ST_247: tmp4018 (14445)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14416  %tmp4018 = add i32 %tmp_15_160_1_2_2, %tmp_15_160_1_2_1

ST_247: tmp4017 (14447)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14418  %tmp4017 = add i32 %tmp4018, %tmp4019

ST_247: tmp4014 (14448)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14419  %tmp4014 = add i32 %tmp4015, %tmp4017

ST_247: tmp4022 (14449)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14420  %tmp4022 = add i32 %tmp_15_160_2_1_1, %tmp_15_160_2_1

ST_247: tmp4021 (14450)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14421  %tmp4021 = add i32 %tmp_15_160_2_0_2, %tmp4022

ST_247: tmp4024 (14451)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14422  %tmp4024 = add i32 %tmp_15_160_2_2, %tmp_15_160_2_1_2

ST_247: tmp4025 (14452)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14423  %tmp4025 = add i32 %tmp_15_160_2_2_2, %tmp_15_160_2_2_1

ST_247: tmp4023 (14453)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14424  %tmp4023 = add i32 %tmp4024, %tmp4025

ST_247: tmp4020 (14454)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14425  %tmp4020 = add i32 %tmp4021, %tmp4023

ST_247: tmp4013 (14455)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14426  %tmp4013 = add i32 %tmp4014, %tmp4020

ST_247: result_3_160_2_2_2 (14456)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14427  %result_3_160_2_2_2 = add nsw i32 %tmp4001, %tmp4013

ST_247: A_0_load_489 (14460)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14431  %A_0_load_489 = load i32* %A_0_addr_489, align 4

ST_247: A_0_load_490 (14464)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14435  %A_0_load_490 = load i32* %A_0_addr_490, align 4

ST_247: A_0_load_491 (14468)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14439  %A_0_load_491 = load i32* %A_0_addr_491, align 4

ST_247: tmp_15_161_1 (14470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14441  %tmp_15_161_1 = mul nsw i32 %A_1_load_483, %B_1_load_45

ST_247: tmp_15_161_1_0_1 (14471)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14442  %tmp_15_161_1_0_1 = mul nsw i32 %A_1_load_486, %B_1_load_46

ST_247: A_1_load_489 (14472)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14443  %A_1_load_489 = load i32* %A_1_addr_489, align 4

ST_247: tmp_15_161_1_0_2 (14473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14444  %tmp_15_161_1_0_2 = mul nsw i32 %A_1_load_489, %B_1_load_47

ST_247: tmp_15_161_1_1 (14474)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14445  %tmp_15_161_1_1 = mul nsw i32 %A_1_load_484, %B_1_load_48

ST_247: A_1_load_490 (14476)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14447  %A_1_load_490 = load i32* %A_1_addr_490, align 4

ST_247: A_1_load_491 (14480)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14451  %A_1_load_491 = load i32* %A_1_addr_491, align 4

ST_247: A_2_load_489 (14484)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14455  %A_2_load_489 = load i32* %A_2_addr_489, align 4

ST_247: A_2_load_490 (14488)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14459  %A_2_load_490 = load i32* %A_2_addr_490, align 4

ST_247: A_2_load_491 (14492)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14463  %A_2_load_491 = load i32* %A_2_addr_491, align 4

ST_247: tmp4036 (14501)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14472  %tmp4036 = add i32 %tmp_15_161_1_0_1, %tmp_15_161_1

ST_247: tmp4037 (14502)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14473  %tmp4037 = add i32 %tmp_15_161_1_1, %tmp_15_161_1_0_2

ST_247: tmp4035 (14503)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14474  %tmp4035 = add i32 %tmp4036, %tmp4037


 <State 248>: 8.21ns
ST_248: tmp_178 (583)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:554  %tmp_178 = add i17 %tmp_14, 164

ST_248: tmp_180_cast (584)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:555  %tmp_180_cast = sext i17 %tmp_178 to i64

ST_248: A_0_addr_492 (585)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:556  %A_0_addr_492 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_180_cast

ST_248: A_1_addr_492 (927)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:898  %A_1_addr_492 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_180_cast

ST_248: A_2_addr_492 (1151)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1122  %A_2_addr_492 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_180_cast

ST_248: tmp_399 (1693)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1664  %tmp_399 = add i22 %tmp_239, 160

ST_248: tmp_401_cast (1694)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1665  %tmp_401_cast = sext i22 %tmp_399 to i64

ST_248: C_addr_160 (1695)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1666  %C_addr_160 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_401_cast

ST_248: tmp_628 (2385)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2356  %tmp_628 = add i17 %tmp_464, 164

ST_248: tmp_629_cast (2386)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2357  %tmp_629_cast = sext i17 %tmp_628 to i64

ST_248: A_0_addr_493 (2387)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2358  %A_0_addr_493 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_629_cast

ST_248: A_1_addr_493 (2729)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2700  %A_1_addr_493 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_629_cast

ST_248: A_2_addr_493 (2953)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2924  %A_2_addr_493 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_629_cast

ST_248: StgValue_15527 (14457)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14428  store i32 %result_3_160_2_2_2, i32* %C_addr_160, align 4

ST_248: tmp_15_160 (14458)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14429  %tmp_15_160 = mul nsw i32 %A_0_load_483, %B_0_load_54

ST_248: tmp_15_161_0_0_1 (14459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14430  %tmp_15_161_0_0_1 = mul nsw i32 %A_0_load_486, %B_0_load_55

ST_248: tmp_15_161_0_0_2 (14461)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14432  %tmp_15_161_0_0_2 = mul nsw i32 %A_0_load_489, %B_0_load_56

ST_248: tmp_15_161_0_1 (14462)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14433  %tmp_15_161_0_1 = mul nsw i32 %A_0_load_484, %B_0_load_57

ST_248: tmp_15_161_0_1_1 (14463)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14434  %tmp_15_161_0_1_1 = mul nsw i32 %A_0_load_487, %B_0_load_58

ST_248: A_0_load_490 (14464)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14435  %A_0_load_490 = load i32* %A_0_addr_490, align 4

ST_248: tmp_15_161_0_1_2 (14465)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14436  %tmp_15_161_0_1_2 = mul nsw i32 %A_0_load_490, %B_0_load_59

ST_248: tmp_15_161_0_2 (14466)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14437  %tmp_15_161_0_2 = mul nsw i32 %A_0_load_485, %B_0_load_51

ST_248: tmp_15_161_0_2_1 (14467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14438  %tmp_15_161_0_2_1 = mul nsw i32 %A_0_load_488, %B_0_load_52

ST_248: A_0_load_491 (14468)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14439  %A_0_load_491 = load i32* %A_0_addr_491, align 4

ST_248: tmp_15_161_0_2_2 (14469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14440  %tmp_15_161_0_2_2 = mul nsw i32 %A_0_load_491, %B_0_load_53

ST_248: tmp_15_161_1_1_1 (14475)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14446  %tmp_15_161_1_1_1 = mul nsw i32 %A_1_load_487, %B_1_load_49

ST_248: A_1_load_490 (14476)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14447  %A_1_load_490 = load i32* %A_1_addr_490, align 4

ST_248: tmp_15_161_1_1_2 (14477)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14448  %tmp_15_161_1_1_2 = mul nsw i32 %A_1_load_490, %B_1_load_50

ST_248: tmp_15_161_1_2 (14478)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14449  %tmp_15_161_1_2 = mul nsw i32 %A_1_load_485, %B_1_load_51

ST_248: tmp_15_161_1_2_1 (14479)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14450  %tmp_15_161_1_2_1 = mul nsw i32 %A_1_load_488, %B_1_load_52

ST_248: A_1_load_491 (14480)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14451  %A_1_load_491 = load i32* %A_1_addr_491, align 4

ST_248: tmp_15_161_1_2_2 (14481)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14452  %tmp_15_161_1_2_2 = mul nsw i32 %A_1_load_491, %B_1_load_53

ST_248: tmp_15_161_2 (14482)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14453  %tmp_15_161_2 = mul nsw i32 %A_2_load_483, %B_2_load_45

ST_248: tmp_15_161_2_0_1 (14483)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14454  %tmp_15_161_2_0_1 = mul nsw i32 %A_2_load_486, %B_2_load_46

ST_248: tmp_15_161_2_0_2 (14485)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14456  %tmp_15_161_2_0_2 = mul nsw i32 %A_2_load_489, %B_2_load_47

ST_248: tmp_15_161_2_1 (14486)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14457  %tmp_15_161_2_1 = mul nsw i32 %A_2_load_484, %B_2_load_48

ST_248: tmp_15_161_2_1_1 (14487)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14458  %tmp_15_161_2_1_1 = mul nsw i32 %A_2_load_487, %B_2_load_49

ST_248: A_2_load_490 (14488)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14459  %A_2_load_490 = load i32* %A_2_addr_490, align 4

ST_248: tmp_15_161_2_1_2 (14489)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14460  %tmp_15_161_2_1_2 = mul nsw i32 %A_2_load_490, %B_2_load_50

ST_248: tmp_15_161_2_2 (14490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14461  %tmp_15_161_2_2 = mul nsw i32 %A_2_load_485, %B_2_load_51

ST_248: tmp_15_161_2_2_1 (14491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14462  %tmp_15_161_2_2_1 = mul nsw i32 %A_2_load_488, %B_2_load_52

ST_248: A_2_load_491 (14492)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14463  %A_2_load_491 = load i32* %A_2_addr_491, align 4

ST_248: tmp_15_161_2_2_2 (14493)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14464  %tmp_15_161_2_2_2 = mul nsw i32 %A_2_load_491, %B_2_load_53

ST_248: tmp4029 (14494)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14465  %tmp4029 = add i32 %tmp_15_161_0_0_2, %tmp_15_160

ST_248: tmp4028 (14495)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14466  %tmp4028 = add i32 %tmp_15_161_0_0_1, %tmp4029

ST_248: tmp4031 (14496)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14467  %tmp4031 = add i32 %tmp_15_161_0_1_2, %tmp_15_161_0_1_1

ST_248: tmp4030 (14497)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14468  %tmp4030 = add i32 %tmp_15_161_0_1, %tmp4031

ST_248: tmp4027 (14498)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14469  %tmp4027 = add i32 %tmp4028, %tmp4030

ST_248: tmp4034 (14499)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14470  %tmp4034 = add i32 %tmp_15_161_0_2_2, %tmp_15_161_0_2_1

ST_248: tmp4033 (14500)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14471  %tmp4033 = add i32 %tmp_15_161_0_2, %tmp4034

ST_248: tmp4032 (14504)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14475  %tmp4032 = add i32 %tmp4033, %tmp4035

ST_248: tmp4026 (14505)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14476  %tmp4026 = add i32 %tmp4027, %tmp4032

ST_248: tmp4041 (14506)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14477  %tmp4041 = add i32 %tmp_15_161_1_2, %tmp_15_161_1_1_2

ST_248: tmp4040 (14507)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14478  %tmp4040 = add i32 %tmp_15_161_1_1_1, %tmp4041

ST_248: tmp4043 (14508)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14479  %tmp4043 = add i32 %tmp_15_161_1_2_2, %tmp_15_161_1_2_1

ST_248: tmp4044 (14509)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14480  %tmp4044 = add i32 %tmp_15_161_2_0_1, %tmp_15_161_2

ST_248: tmp4042 (14510)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14481  %tmp4042 = add i32 %tmp4043, %tmp4044

ST_248: tmp4039 (14511)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14482  %tmp4039 = add i32 %tmp4040, %tmp4042

ST_248: tmp4047 (14512)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14483  %tmp4047 = add i32 %tmp_15_161_2_1_1, %tmp_15_161_2_1

ST_248: tmp4046 (14513)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14484  %tmp4046 = add i32 %tmp_15_161_2_0_2, %tmp4047

ST_248: tmp4049 (14514)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14485  %tmp4049 = add i32 %tmp_15_161_2_2, %tmp_15_161_2_1_2

ST_248: tmp4050 (14515)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14486  %tmp4050 = add i32 %tmp_15_161_2_2_2, %tmp_15_161_2_2_1

ST_248: tmp4048 (14516)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14487  %tmp4048 = add i32 %tmp4049, %tmp4050

ST_248: tmp4045 (14517)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14488  %tmp4045 = add i32 %tmp4046, %tmp4048

ST_248: tmp4038 (14518)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14489  %tmp4038 = add i32 %tmp4039, %tmp4045

ST_248: result_3_161_2_2_2 (14519)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14490  %result_3_161_2_2_2 = add nsw i32 %tmp4026, %tmp4038

ST_248: A_0_load_492 (14523)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14494  %A_0_load_492 = load i32* %A_0_addr_492, align 4

ST_248: A_0_load_493 (14527)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14498  %A_0_load_493 = load i32* %A_0_addr_493, align 4

ST_248: A_1_load_492 (14535)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14506  %A_1_load_492 = load i32* %A_1_addr_492, align 4

ST_248: A_1_load_493 (14539)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14510  %A_1_load_493 = load i32* %A_1_addr_493, align 4

ST_248: tmp_15_162_2 (14545)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14516  %tmp_15_162_2 = mul nsw i32 %A_2_load_486, %B_2_load_45

ST_248: tmp_15_162_2_0_1 (14546)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14517  %tmp_15_162_2_0_1 = mul nsw i32 %A_2_load_489, %B_2_load_46

ST_248: A_2_load_492 (14547)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14518  %A_2_load_492 = load i32* %A_2_addr_492, align 4

ST_248: A_2_load_493 (14551)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14522  %A_2_load_493 = load i32* %A_2_addr_493, align 4

ST_248: tmp4069 (14572)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14543  %tmp4069 = add i32 %tmp_15_162_2_0_1, %tmp_15_162_2


 <State 249>: 7.32ns
ST_249: tmp_179 (586)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:557  %tmp_179 = add i17 %tmp_14, 165

ST_249: tmp_181_cast (587)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:558  %tmp_181_cast = sext i17 %tmp_179 to i64

ST_249: A_0_addr_495 (588)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:559  %A_0_addr_495 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_181_cast

ST_249: A_1_addr_495 (928)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:899  %A_1_addr_495 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_181_cast

ST_249: A_2_addr_495 (1152)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1123  %A_2_addr_495 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_181_cast

ST_249: tmp_400 (1696)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1667  %tmp_400 = add i22 %tmp_239, 161

ST_249: tmp_402_cast (1697)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1668  %tmp_402_cast = sext i22 %tmp_400 to i64

ST_249: C_addr_161 (1698)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1669  %C_addr_161 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_402_cast

ST_249: tmp_854 (3519)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3490  %tmp_854 = add i17 %tmp_690, 164

ST_249: tmp_855_cast (3520)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3491  %tmp_855_cast = sext i17 %tmp_854 to i64

ST_249: A_0_addr_494 (3521)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3492  %A_0_addr_494 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_855_cast

ST_249: A_1_addr_494 (3863)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3834  %A_1_addr_494 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_855_cast

ST_249: A_2_addr_494 (4087)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4058  %A_2_addr_494 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_855_cast

ST_249: StgValue_15602 (14457)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14428  store i32 %result_3_160_2_2_2, i32* %C_addr_160, align 4

ST_249: StgValue_15603 (14520)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14491  store i32 %result_3_161_2_2_2, i32* %C_addr_161, align 4

ST_249: tmp_15_161 (14521)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14492  %tmp_15_161 = mul nsw i32 %A_0_load_486, %B_0_load_54

ST_249: tmp_15_162_0_0_1 (14522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14493  %tmp_15_162_0_0_1 = mul nsw i32 %A_0_load_489, %B_0_load_55

ST_249: A_0_load_492 (14523)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14494  %A_0_load_492 = load i32* %A_0_addr_492, align 4

ST_249: tmp_15_162_0_0_2 (14524)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14495  %tmp_15_162_0_0_2 = mul nsw i32 %A_0_load_492, %B_0_load_56

ST_249: tmp_15_162_0_1 (14525)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14496  %tmp_15_162_0_1 = mul nsw i32 %A_0_load_487, %B_0_load_57

ST_249: tmp_15_162_0_1_1 (14526)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14497  %tmp_15_162_0_1_1 = mul nsw i32 %A_0_load_490, %B_0_load_58

ST_249: A_0_load_493 (14527)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14498  %A_0_load_493 = load i32* %A_0_addr_493, align 4

ST_249: tmp_15_162_0_1_2 (14528)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14499  %tmp_15_162_0_1_2 = mul nsw i32 %A_0_load_493, %B_0_load_59

ST_249: A_0_load_494 (14531)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14502  %A_0_load_494 = load i32* %A_0_addr_494, align 4

ST_249: tmp_15_162_1 (14533)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14504  %tmp_15_162_1 = mul nsw i32 %A_1_load_486, %B_1_load_45

ST_249: tmp_15_162_1_0_1 (14534)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14505  %tmp_15_162_1_0_1 = mul nsw i32 %A_1_load_489, %B_1_load_46

ST_249: A_1_load_492 (14535)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14506  %A_1_load_492 = load i32* %A_1_addr_492, align 4

ST_249: tmp_15_162_1_0_2 (14536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14507  %tmp_15_162_1_0_2 = mul nsw i32 %A_1_load_492, %B_1_load_47

ST_249: tmp_15_162_1_1 (14537)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14508  %tmp_15_162_1_1 = mul nsw i32 %A_1_load_487, %B_1_load_48

ST_249: A_1_load_493 (14539)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14510  %A_1_load_493 = load i32* %A_1_addr_493, align 4

ST_249: A_1_load_494 (14543)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14514  %A_1_load_494 = load i32* %A_1_addr_494, align 4

ST_249: A_2_load_492 (14547)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14518  %A_2_load_492 = load i32* %A_2_addr_492, align 4

ST_249: A_2_load_493 (14551)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14522  %A_2_load_493 = load i32* %A_2_addr_493, align 4

ST_249: A_2_load_494 (14555)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14526  %A_2_load_494 = load i32* %A_2_addr_494, align 4

ST_249: tmp4054 (14557)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14528  %tmp4054 = add i32 %tmp_15_162_0_0_2, %tmp_15_161

ST_249: tmp4053 (14558)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14529  %tmp4053 = add i32 %tmp_15_162_0_0_1, %tmp4054

ST_249: tmp4056 (14559)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14530  %tmp4056 = add i32 %tmp_15_162_0_1_2, %tmp_15_162_0_1_1

ST_249: tmp4055 (14560)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14531  %tmp4055 = add i32 %tmp_15_162_0_1, %tmp4056

ST_249: tmp4052 (14561)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14532  %tmp4052 = add i32 %tmp4053, %tmp4055

ST_249: tmp4061 (14564)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14535  %tmp4061 = add i32 %tmp_15_162_1_0_1, %tmp_15_162_1

ST_249: tmp4062 (14565)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14536  %tmp4062 = add i32 %tmp_15_162_1_1, %tmp_15_162_1_0_2

ST_249: tmp4060 (14566)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14537  %tmp4060 = add i32 %tmp4061, %tmp4062

ST_249: A_0_load_495 (14586)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14557  %A_0_load_495 = load i32* %A_0_addr_495, align 4

ST_249: A_1_load_495 (14598)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14569  %A_1_load_495 = load i32* %A_1_addr_495, align 4

ST_249: A_2_load_495 (14610)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14581  %A_2_load_495 = load i32* %A_2_addr_495, align 4


 <State 250>: 8.21ns
ST_250: tmp_629 (2388)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2359  %tmp_629 = add i17 %tmp_464, 165

ST_250: tmp_630_cast (2389)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2360  %tmp_630_cast = sext i17 %tmp_629 to i64

ST_250: A_0_addr_496 (2390)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2361  %A_0_addr_496 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_630_cast

ST_250: A_1_addr_496 (2730)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2701  %A_1_addr_496 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_630_cast

ST_250: A_2_addr_496 (2954)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2925  %A_2_addr_496 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_630_cast

ST_250: tmp_855 (3522)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3493  %tmp_855 = add i17 %tmp_690, 165

ST_250: tmp_856_cast (3523)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3494  %tmp_856_cast = sext i17 %tmp_855 to i64

ST_250: A_0_addr_497 (3524)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3495  %A_0_addr_497 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_856_cast

ST_250: A_1_addr_497 (3864)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3835  %A_1_addr_497 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_856_cast

ST_250: A_2_addr_497 (4088)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4059  %A_2_addr_497 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_856_cast

ST_250: StgValue_15644 (14520)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14491  store i32 %result_3_161_2_2_2, i32* %C_addr_161, align 4

ST_250: tmp_15_162_0_2 (14529)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14500  %tmp_15_162_0_2 = mul nsw i32 %A_0_load_488, %B_0_load_51

ST_250: tmp_15_162_0_2_1 (14530)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14501  %tmp_15_162_0_2_1 = mul nsw i32 %A_0_load_491, %B_0_load_52

ST_250: A_0_load_494 (14531)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14502  %A_0_load_494 = load i32* %A_0_addr_494, align 4

ST_250: tmp_15_162_0_2_2 (14532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14503  %tmp_15_162_0_2_2 = mul nsw i32 %A_0_load_494, %B_0_load_53

ST_250: tmp_15_162_1_1_1 (14538)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14509  %tmp_15_162_1_1_1 = mul nsw i32 %A_1_load_490, %B_1_load_49

ST_250: tmp_15_162_1_1_2 (14540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14511  %tmp_15_162_1_1_2 = mul nsw i32 %A_1_load_493, %B_1_load_50

ST_250: tmp_15_162_1_2 (14541)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14512  %tmp_15_162_1_2 = mul nsw i32 %A_1_load_488, %B_1_load_51

ST_250: tmp_15_162_1_2_1 (14542)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14513  %tmp_15_162_1_2_1 = mul nsw i32 %A_1_load_491, %B_1_load_52

ST_250: A_1_load_494 (14543)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14514  %A_1_load_494 = load i32* %A_1_addr_494, align 4

ST_250: tmp_15_162_1_2_2 (14544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14515  %tmp_15_162_1_2_2 = mul nsw i32 %A_1_load_494, %B_1_load_53

ST_250: tmp_15_162_2_0_2 (14548)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14519  %tmp_15_162_2_0_2 = mul nsw i32 %A_2_load_492, %B_2_load_47

ST_250: tmp_15_162_2_1 (14549)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14520  %tmp_15_162_2_1 = mul nsw i32 %A_2_load_487, %B_2_load_48

ST_250: tmp_15_162_2_1_1 (14550)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14521  %tmp_15_162_2_1_1 = mul nsw i32 %A_2_load_490, %B_2_load_49

ST_250: tmp_15_162_2_1_2 (14552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14523  %tmp_15_162_2_1_2 = mul nsw i32 %A_2_load_493, %B_2_load_50

ST_250: tmp_15_162_2_2 (14553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14524  %tmp_15_162_2_2 = mul nsw i32 %A_2_load_488, %B_2_load_51

ST_250: tmp_15_162_2_2_1 (14554)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14525  %tmp_15_162_2_2_1 = mul nsw i32 %A_2_load_491, %B_2_load_52

ST_250: A_2_load_494 (14555)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14526  %A_2_load_494 = load i32* %A_2_addr_494, align 4

ST_250: tmp_15_162_2_2_2 (14556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14527  %tmp_15_162_2_2_2 = mul nsw i32 %A_2_load_494, %B_2_load_53

ST_250: tmp4059 (14562)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14533  %tmp4059 = add i32 %tmp_15_162_0_2_2, %tmp_15_162_0_2_1

ST_250: tmp4058 (14563)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14534  %tmp4058 = add i32 %tmp_15_162_0_2, %tmp4059

ST_250: tmp4057 (14567)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14538  %tmp4057 = add i32 %tmp4058, %tmp4060

ST_250: tmp4051 (14568)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14539  %tmp4051 = add i32 %tmp4052, %tmp4057

ST_250: tmp4066 (14569)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14540  %tmp4066 = add i32 %tmp_15_162_1_2, %tmp_15_162_1_1_2

ST_250: tmp4065 (14570)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14541  %tmp4065 = add i32 %tmp_15_162_1_1_1, %tmp4066

ST_250: tmp4068 (14571)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14542  %tmp4068 = add i32 %tmp_15_162_1_2_2, %tmp_15_162_1_2_1

ST_250: tmp4067 (14573)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14544  %tmp4067 = add i32 %tmp4068, %tmp4069

ST_250: tmp4064 (14574)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14545  %tmp4064 = add i32 %tmp4065, %tmp4067

ST_250: tmp4072 (14575)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14546  %tmp4072 = add i32 %tmp_15_162_2_1_1, %tmp_15_162_2_1

ST_250: tmp4071 (14576)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14547  %tmp4071 = add i32 %tmp_15_162_2_0_2, %tmp4072

ST_250: tmp4074 (14577)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14548  %tmp4074 = add i32 %tmp_15_162_2_2, %tmp_15_162_2_1_2

ST_250: tmp4075 (14578)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14549  %tmp4075 = add i32 %tmp_15_162_2_2_2, %tmp_15_162_2_2_1

ST_250: tmp4073 (14579)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14550  %tmp4073 = add i32 %tmp4074, %tmp4075

ST_250: tmp4070 (14580)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14551  %tmp4070 = add i32 %tmp4071, %tmp4073

ST_250: tmp4063 (14581)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14552  %tmp4063 = add i32 %tmp4064, %tmp4070

ST_250: result_3_162_2_2_2 (14582)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14553  %result_3_162_2_2_2 = add nsw i32 %tmp4051, %tmp4063

ST_250: A_0_load_495 (14586)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14557  %A_0_load_495 = load i32* %A_0_addr_495, align 4

ST_250: A_0_load_496 (14590)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14561  %A_0_load_496 = load i32* %A_0_addr_496, align 4

ST_250: A_0_load_497 (14594)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14565  %A_0_load_497 = load i32* %A_0_addr_497, align 4

ST_250: tmp_15_163_1 (14596)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14567  %tmp_15_163_1 = mul nsw i32 %A_1_load_489, %B_1_load_45

ST_250: tmp_15_163_1_0_1 (14597)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14568  %tmp_15_163_1_0_1 = mul nsw i32 %A_1_load_492, %B_1_load_46

ST_250: A_1_load_495 (14598)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14569  %A_1_load_495 = load i32* %A_1_addr_495, align 4

ST_250: tmp_15_163_1_0_2 (14599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14570  %tmp_15_163_1_0_2 = mul nsw i32 %A_1_load_495, %B_1_load_47

ST_250: tmp_15_163_1_1 (14600)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14571  %tmp_15_163_1_1 = mul nsw i32 %A_1_load_490, %B_1_load_48

ST_250: A_1_load_496 (14602)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14573  %A_1_load_496 = load i32* %A_1_addr_496, align 4

ST_250: A_1_load_497 (14606)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14577  %A_1_load_497 = load i32* %A_1_addr_497, align 4

ST_250: A_2_load_495 (14610)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14581  %A_2_load_495 = load i32* %A_2_addr_495, align 4

ST_250: A_2_load_496 (14614)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14585  %A_2_load_496 = load i32* %A_2_addr_496, align 4

ST_250: A_2_load_497 (14618)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14589  %A_2_load_497 = load i32* %A_2_addr_497, align 4

ST_250: tmp4086 (14627)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14598  %tmp4086 = add i32 %tmp_15_163_1_0_1, %tmp_15_163_1

ST_250: tmp4087 (14628)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14599  %tmp4087 = add i32 %tmp_15_163_1_1, %tmp_15_163_1_0_2

ST_250: tmp4085 (14629)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14600  %tmp4085 = add i32 %tmp4086, %tmp4087


 <State 251>: 8.21ns
ST_251: tmp_180 (589)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:560  %tmp_180 = add i17 %tmp_14, 166

ST_251: tmp_182_cast (590)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:561  %tmp_182_cast = sext i17 %tmp_180 to i64

ST_251: A_0_addr_498 (591)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:562  %A_0_addr_498 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_182_cast

ST_251: A_1_addr_498 (929)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:900  %A_1_addr_498 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_182_cast

ST_251: A_2_addr_498 (1153)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1124  %A_2_addr_498 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_182_cast

ST_251: tmp_401 (1699)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1670  %tmp_401 = add i22 %tmp_239, 162

ST_251: tmp_403_cast (1700)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1671  %tmp_403_cast = sext i22 %tmp_401 to i64

ST_251: C_addr_162 (1701)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1672  %C_addr_162 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_403_cast

ST_251: tmp_630 (2391)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2362  %tmp_630 = add i17 %tmp_464, 166

ST_251: tmp_631_cast (2392)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2363  %tmp_631_cast = sext i17 %tmp_630 to i64

ST_251: A_0_addr_499 (2393)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2364  %A_0_addr_499 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_631_cast

ST_251: A_1_addr_499 (2731)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2702  %A_1_addr_499 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_631_cast

ST_251: A_2_addr_499 (2955)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2926  %A_2_addr_499 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_631_cast

ST_251: StgValue_15709 (14583)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14554  store i32 %result_3_162_2_2_2, i32* %C_addr_162, align 4

ST_251: tmp_15_162 (14584)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14555  %tmp_15_162 = mul nsw i32 %A_0_load_489, %B_0_load_54

ST_251: tmp_15_163_0_0_1 (14585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14556  %tmp_15_163_0_0_1 = mul nsw i32 %A_0_load_492, %B_0_load_55

ST_251: tmp_15_163_0_0_2 (14587)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14558  %tmp_15_163_0_0_2 = mul nsw i32 %A_0_load_495, %B_0_load_56

ST_251: tmp_15_163_0_1 (14588)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14559  %tmp_15_163_0_1 = mul nsw i32 %A_0_load_490, %B_0_load_57

ST_251: tmp_15_163_0_1_1 (14589)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14560  %tmp_15_163_0_1_1 = mul nsw i32 %A_0_load_493, %B_0_load_58

ST_251: A_0_load_496 (14590)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14561  %A_0_load_496 = load i32* %A_0_addr_496, align 4

ST_251: tmp_15_163_0_1_2 (14591)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14562  %tmp_15_163_0_1_2 = mul nsw i32 %A_0_load_496, %B_0_load_59

ST_251: tmp_15_163_0_2 (14592)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14563  %tmp_15_163_0_2 = mul nsw i32 %A_0_load_491, %B_0_load_51

ST_251: tmp_15_163_0_2_1 (14593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14564  %tmp_15_163_0_2_1 = mul nsw i32 %A_0_load_494, %B_0_load_52

ST_251: A_0_load_497 (14594)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14565  %A_0_load_497 = load i32* %A_0_addr_497, align 4

ST_251: tmp_15_163_0_2_2 (14595)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14566  %tmp_15_163_0_2_2 = mul nsw i32 %A_0_load_497, %B_0_load_53

ST_251: tmp_15_163_1_1_1 (14601)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14572  %tmp_15_163_1_1_1 = mul nsw i32 %A_1_load_493, %B_1_load_49

ST_251: A_1_load_496 (14602)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14573  %A_1_load_496 = load i32* %A_1_addr_496, align 4

ST_251: tmp_15_163_1_1_2 (14603)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14574  %tmp_15_163_1_1_2 = mul nsw i32 %A_1_load_496, %B_1_load_50

ST_251: tmp_15_163_1_2 (14604)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14575  %tmp_15_163_1_2 = mul nsw i32 %A_1_load_491, %B_1_load_51

ST_251: tmp_15_163_1_2_1 (14605)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14576  %tmp_15_163_1_2_1 = mul nsw i32 %A_1_load_494, %B_1_load_52

ST_251: A_1_load_497 (14606)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14577  %A_1_load_497 = load i32* %A_1_addr_497, align 4

ST_251: tmp_15_163_1_2_2 (14607)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14578  %tmp_15_163_1_2_2 = mul nsw i32 %A_1_load_497, %B_1_load_53

ST_251: tmp_15_163_2 (14608)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14579  %tmp_15_163_2 = mul nsw i32 %A_2_load_489, %B_2_load_45

ST_251: tmp_15_163_2_0_1 (14609)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14580  %tmp_15_163_2_0_1 = mul nsw i32 %A_2_load_492, %B_2_load_46

ST_251: tmp_15_163_2_0_2 (14611)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14582  %tmp_15_163_2_0_2 = mul nsw i32 %A_2_load_495, %B_2_load_47

ST_251: tmp_15_163_2_1 (14612)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14583  %tmp_15_163_2_1 = mul nsw i32 %A_2_load_490, %B_2_load_48

ST_251: tmp_15_163_2_1_1 (14613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14584  %tmp_15_163_2_1_1 = mul nsw i32 %A_2_load_493, %B_2_load_49

ST_251: A_2_load_496 (14614)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14585  %A_2_load_496 = load i32* %A_2_addr_496, align 4

ST_251: tmp_15_163_2_1_2 (14615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14586  %tmp_15_163_2_1_2 = mul nsw i32 %A_2_load_496, %B_2_load_50

ST_251: tmp_15_163_2_2 (14616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14587  %tmp_15_163_2_2 = mul nsw i32 %A_2_load_491, %B_2_load_51

ST_251: tmp_15_163_2_2_1 (14617)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14588  %tmp_15_163_2_2_1 = mul nsw i32 %A_2_load_494, %B_2_load_52

ST_251: A_2_load_497 (14618)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14589  %A_2_load_497 = load i32* %A_2_addr_497, align 4

ST_251: tmp_15_163_2_2_2 (14619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14590  %tmp_15_163_2_2_2 = mul nsw i32 %A_2_load_497, %B_2_load_53

ST_251: tmp4079 (14620)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14591  %tmp4079 = add i32 %tmp_15_163_0_0_2, %tmp_15_162

ST_251: tmp4078 (14621)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14592  %tmp4078 = add i32 %tmp_15_163_0_0_1, %tmp4079

ST_251: tmp4081 (14622)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14593  %tmp4081 = add i32 %tmp_15_163_0_1_2, %tmp_15_163_0_1_1

ST_251: tmp4080 (14623)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14594  %tmp4080 = add i32 %tmp_15_163_0_1, %tmp4081

ST_251: tmp4077 (14624)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14595  %tmp4077 = add i32 %tmp4078, %tmp4080

ST_251: tmp4084 (14625)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14596  %tmp4084 = add i32 %tmp_15_163_0_2_2, %tmp_15_163_0_2_1

ST_251: tmp4083 (14626)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14597  %tmp4083 = add i32 %tmp_15_163_0_2, %tmp4084

ST_251: tmp4082 (14630)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14601  %tmp4082 = add i32 %tmp4083, %tmp4085

ST_251: tmp4076 (14631)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14602  %tmp4076 = add i32 %tmp4077, %tmp4082

ST_251: tmp4091 (14632)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14603  %tmp4091 = add i32 %tmp_15_163_1_2, %tmp_15_163_1_1_2

ST_251: tmp4090 (14633)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14604  %tmp4090 = add i32 %tmp_15_163_1_1_1, %tmp4091

ST_251: tmp4093 (14634)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14605  %tmp4093 = add i32 %tmp_15_163_1_2_2, %tmp_15_163_1_2_1

ST_251: tmp4094 (14635)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14606  %tmp4094 = add i32 %tmp_15_163_2_0_1, %tmp_15_163_2

ST_251: tmp4092 (14636)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14607  %tmp4092 = add i32 %tmp4093, %tmp4094

ST_251: tmp4089 (14637)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14608  %tmp4089 = add i32 %tmp4090, %tmp4092

ST_251: tmp4097 (14638)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14609  %tmp4097 = add i32 %tmp_15_163_2_1_1, %tmp_15_163_2_1

ST_251: tmp4096 (14639)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14610  %tmp4096 = add i32 %tmp_15_163_2_0_2, %tmp4097

ST_251: tmp4099 (14640)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14611  %tmp4099 = add i32 %tmp_15_163_2_2, %tmp_15_163_2_1_2

ST_251: tmp4100 (14641)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14612  %tmp4100 = add i32 %tmp_15_163_2_2_2, %tmp_15_163_2_2_1

ST_251: tmp4098 (14642)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14613  %tmp4098 = add i32 %tmp4099, %tmp4100

ST_251: tmp4095 (14643)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14614  %tmp4095 = add i32 %tmp4096, %tmp4098

ST_251: tmp4088 (14644)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14615  %tmp4088 = add i32 %tmp4089, %tmp4095

ST_251: result_3_163_2_2_2 (14645)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14616  %result_3_163_2_2_2 = add nsw i32 %tmp4076, %tmp4088

ST_251: A_0_load_498 (14649)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14620  %A_0_load_498 = load i32* %A_0_addr_498, align 4

ST_251: A_0_load_499 (14653)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14624  %A_0_load_499 = load i32* %A_0_addr_499, align 4

ST_251: A_1_load_498 (14661)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14632  %A_1_load_498 = load i32* %A_1_addr_498, align 4

ST_251: A_1_load_499 (14665)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14636  %A_1_load_499 = load i32* %A_1_addr_499, align 4

ST_251: A_2_load_498 (14673)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14644  %A_2_load_498 = load i32* %A_2_addr_498, align 4

ST_251: A_2_load_499 (14677)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14648  %A_2_load_499 = load i32* %A_2_addr_499, align 4


 <State 252>: 7.32ns
ST_252: tmp_181 (592)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:563  %tmp_181 = add i17 %tmp_14, 167

ST_252: tmp_183_cast (593)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:564  %tmp_183_cast = sext i17 %tmp_181 to i64

ST_252: A_0_addr_501 (594)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:565  %A_0_addr_501 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_183_cast

ST_252: A_1_addr_501 (930)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:901  %A_1_addr_501 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_183_cast

ST_252: A_2_addr_501 (1154)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1125  %A_2_addr_501 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_183_cast

ST_252: tmp_402 (1702)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1673  %tmp_402 = add i22 %tmp_239, 163

ST_252: tmp_404_cast (1703)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1674  %tmp_404_cast = sext i22 %tmp_402 to i64

ST_252: C_addr_163 (1704)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1675  %C_addr_163 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_404_cast

ST_252: tmp_856 (3525)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3496  %tmp_856 = add i17 %tmp_690, 166

ST_252: tmp_857_cast (3526)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3497  %tmp_857_cast = sext i17 %tmp_856 to i64

ST_252: A_0_addr_500 (3527)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3498  %A_0_addr_500 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_857_cast

ST_252: A_1_addr_500 (3865)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3836  %A_1_addr_500 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_857_cast

ST_252: A_2_addr_500 (4089)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4060  %A_2_addr_500 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_857_cast

ST_252: StgValue_15781 (14583)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14554  store i32 %result_3_162_2_2_2, i32* %C_addr_162, align 4

ST_252: StgValue_15782 (14646)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14617  store i32 %result_3_163_2_2_2, i32* %C_addr_163, align 4

ST_252: tmp_15_163 (14647)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14618  %tmp_15_163 = mul nsw i32 %A_0_load_492, %B_0_load_54

ST_252: tmp_15_164_0_0_1 (14648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14619  %tmp_15_164_0_0_1 = mul nsw i32 %A_0_load_495, %B_0_load_55

ST_252: A_0_load_498 (14649)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14620  %A_0_load_498 = load i32* %A_0_addr_498, align 4

ST_252: tmp_15_164_0_0_2 (14650)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14621  %tmp_15_164_0_0_2 = mul nsw i32 %A_0_load_498, %B_0_load_56

ST_252: tmp_15_164_0_1 (14651)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14622  %tmp_15_164_0_1 = mul nsw i32 %A_0_load_493, %B_0_load_57

ST_252: tmp_15_164_0_1_1 (14652)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14623  %tmp_15_164_0_1_1 = mul nsw i32 %A_0_load_496, %B_0_load_58

ST_252: A_0_load_499 (14653)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14624  %A_0_load_499 = load i32* %A_0_addr_499, align 4

ST_252: tmp_15_164_0_1_2 (14654)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14625  %tmp_15_164_0_1_2 = mul nsw i32 %A_0_load_499, %B_0_load_59

ST_252: A_0_load_500 (14657)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14628  %A_0_load_500 = load i32* %A_0_addr_500, align 4

ST_252: tmp_15_164_1 (14659)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14630  %tmp_15_164_1 = mul nsw i32 %A_1_load_492, %B_1_load_45

ST_252: tmp_15_164_1_0_1 (14660)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14631  %tmp_15_164_1_0_1 = mul nsw i32 %A_1_load_495, %B_1_load_46

ST_252: A_1_load_498 (14661)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14632  %A_1_load_498 = load i32* %A_1_addr_498, align 4

ST_252: tmp_15_164_1_0_2 (14662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14633  %tmp_15_164_1_0_2 = mul nsw i32 %A_1_load_498, %B_1_load_47

ST_252: tmp_15_164_1_1 (14663)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14634  %tmp_15_164_1_1 = mul nsw i32 %A_1_load_493, %B_1_load_48

ST_252: A_1_load_499 (14665)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14636  %A_1_load_499 = load i32* %A_1_addr_499, align 4

ST_252: A_1_load_500 (14669)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14640  %A_1_load_500 = load i32* %A_1_addr_500, align 4

ST_252: A_2_load_498 (14673)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14644  %A_2_load_498 = load i32* %A_2_addr_498, align 4

ST_252: A_2_load_499 (14677)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14648  %A_2_load_499 = load i32* %A_2_addr_499, align 4

ST_252: A_2_load_500 (14681)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14652  %A_2_load_500 = load i32* %A_2_addr_500, align 4

ST_252: tmp4104 (14683)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14654  %tmp4104 = add i32 %tmp_15_164_0_0_2, %tmp_15_163

ST_252: tmp4103 (14684)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14655  %tmp4103 = add i32 %tmp_15_164_0_0_1, %tmp4104

ST_252: tmp4106 (14685)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14656  %tmp4106 = add i32 %tmp_15_164_0_1_2, %tmp_15_164_0_1_1

ST_252: tmp4105 (14686)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14657  %tmp4105 = add i32 %tmp_15_164_0_1, %tmp4106

ST_252: tmp4102 (14687)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14658  %tmp4102 = add i32 %tmp4103, %tmp4105

ST_252: tmp4111 (14690)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14661  %tmp4111 = add i32 %tmp_15_164_1_0_1, %tmp_15_164_1

ST_252: tmp4112 (14691)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14662  %tmp4112 = add i32 %tmp_15_164_1_1, %tmp_15_164_1_0_2

ST_252: tmp4110 (14692)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14663  %tmp4110 = add i32 %tmp4111, %tmp4112

ST_252: A_0_load_501 (14712)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14683  %A_0_load_501 = load i32* %A_0_addr_501, align 4

ST_252: tmp_15_165_1 (14722)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14693  %tmp_15_165_1 = mul nsw i32 %A_1_load_495, %B_1_load_45

ST_252: tmp_15_165_1_0_1 (14723)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14694  %tmp_15_165_1_0_1 = mul nsw i32 %A_1_load_498, %B_1_load_46

ST_252: A_1_load_501 (14724)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14695  %A_1_load_501 = load i32* %A_1_addr_501, align 4

ST_252: A_2_load_501 (14736)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14707  %A_2_load_501 = load i32* %A_2_addr_501, align 4

ST_252: tmp4136 (14753)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14724  %tmp4136 = add i32 %tmp_15_165_1_0_1, %tmp_15_165_1

ST_252: tmp_15_166_1 (14785)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14756  %tmp_15_166_1 = mul nsw i32 %A_1_load_498, %B_1_load_45


 <State 253>: 8.21ns
ST_253: tmp_631 (2394)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2365  %tmp_631 = add i17 %tmp_464, 167

ST_253: tmp_632_cast (2395)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2366  %tmp_632_cast = sext i17 %tmp_631 to i64

ST_253: A_0_addr_502 (2396)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2367  %A_0_addr_502 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_632_cast

ST_253: A_1_addr_502 (2732)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2703  %A_1_addr_502 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_632_cast

ST_253: A_2_addr_502 (2956)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2927  %A_2_addr_502 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_632_cast

ST_253: tmp_857 (3528)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3499  %tmp_857 = add i17 %tmp_690, 167

ST_253: tmp_858_cast (3529)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3500  %tmp_858_cast = sext i17 %tmp_857 to i64

ST_253: A_0_addr_503 (3530)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3501  %A_0_addr_503 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_858_cast

ST_253: A_1_addr_503 (3866)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3837  %A_1_addr_503 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_858_cast

ST_253: A_2_addr_503 (4090)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4061  %A_2_addr_503 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_858_cast

ST_253: StgValue_15827 (14646)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14617  store i32 %result_3_163_2_2_2, i32* %C_addr_163, align 4

ST_253: tmp_15_164_0_2 (14655)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14626  %tmp_15_164_0_2 = mul nsw i32 %A_0_load_494, %B_0_load_51

ST_253: tmp_15_164_0_2_1 (14656)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14627  %tmp_15_164_0_2_1 = mul nsw i32 %A_0_load_497, %B_0_load_52

ST_253: A_0_load_500 (14657)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14628  %A_0_load_500 = load i32* %A_0_addr_500, align 4

ST_253: tmp_15_164_0_2_2 (14658)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14629  %tmp_15_164_0_2_2 = mul nsw i32 %A_0_load_500, %B_0_load_53

ST_253: tmp_15_164_1_1_1 (14664)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14635  %tmp_15_164_1_1_1 = mul nsw i32 %A_1_load_496, %B_1_load_49

ST_253: tmp_15_164_1_1_2 (14666)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14637  %tmp_15_164_1_1_2 = mul nsw i32 %A_1_load_499, %B_1_load_50

ST_253: tmp_15_164_1_2 (14667)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14638  %tmp_15_164_1_2 = mul nsw i32 %A_1_load_494, %B_1_load_51

ST_253: tmp_15_164_1_2_1 (14668)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14639  %tmp_15_164_1_2_1 = mul nsw i32 %A_1_load_497, %B_1_load_52

ST_253: A_1_load_500 (14669)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14640  %A_1_load_500 = load i32* %A_1_addr_500, align 4

ST_253: tmp_15_164_1_2_2 (14670)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14641  %tmp_15_164_1_2_2 = mul nsw i32 %A_1_load_500, %B_1_load_53

ST_253: tmp_15_164_2 (14671)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14642  %tmp_15_164_2 = mul nsw i32 %A_2_load_492, %B_2_load_45

ST_253: tmp_15_164_2_0_1 (14672)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14643  %tmp_15_164_2_0_1 = mul nsw i32 %A_2_load_495, %B_2_load_46

ST_253: tmp_15_164_2_0_2 (14674)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14645  %tmp_15_164_2_0_2 = mul nsw i32 %A_2_load_498, %B_2_load_47

ST_253: tmp_15_164_2_1 (14675)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14646  %tmp_15_164_2_1 = mul nsw i32 %A_2_load_493, %B_2_load_48

ST_253: tmp_15_164_2_1_1 (14676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14647  %tmp_15_164_2_1_1 = mul nsw i32 %A_2_load_496, %B_2_load_49

ST_253: tmp_15_164_2_1_2 (14678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14649  %tmp_15_164_2_1_2 = mul nsw i32 %A_2_load_499, %B_2_load_50

ST_253: tmp_15_164_2_2 (14679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14650  %tmp_15_164_2_2 = mul nsw i32 %A_2_load_494, %B_2_load_51

ST_253: tmp_15_164_2_2_1 (14680)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14651  %tmp_15_164_2_2_1 = mul nsw i32 %A_2_load_497, %B_2_load_52

ST_253: A_2_load_500 (14681)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14652  %A_2_load_500 = load i32* %A_2_addr_500, align 4

ST_253: tmp_15_164_2_2_2 (14682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14653  %tmp_15_164_2_2_2 = mul nsw i32 %A_2_load_500, %B_2_load_53

ST_253: tmp4109 (14688)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14659  %tmp4109 = add i32 %tmp_15_164_0_2_2, %tmp_15_164_0_2_1

ST_253: tmp4108 (14689)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14660  %tmp4108 = add i32 %tmp_15_164_0_2, %tmp4109

ST_253: tmp4107 (14693)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14664  %tmp4107 = add i32 %tmp4108, %tmp4110

ST_253: tmp4101 (14694)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14665  %tmp4101 = add i32 %tmp4102, %tmp4107

ST_253: tmp4116 (14695)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14666  %tmp4116 = add i32 %tmp_15_164_1_2, %tmp_15_164_1_1_2

ST_253: tmp4115 (14696)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14667  %tmp4115 = add i32 %tmp_15_164_1_1_1, %tmp4116

ST_253: tmp4118 (14697)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14668  %tmp4118 = add i32 %tmp_15_164_1_2_2, %tmp_15_164_1_2_1

ST_253: tmp4119 (14698)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14669  %tmp4119 = add i32 %tmp_15_164_2_0_1, %tmp_15_164_2

ST_253: tmp4117 (14699)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14670  %tmp4117 = add i32 %tmp4118, %tmp4119

ST_253: tmp4114 (14700)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14671  %tmp4114 = add i32 %tmp4115, %tmp4117

ST_253: tmp4122 (14701)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14672  %tmp4122 = add i32 %tmp_15_164_2_1_1, %tmp_15_164_2_1

ST_253: tmp4121 (14702)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14673  %tmp4121 = add i32 %tmp_15_164_2_0_2, %tmp4122

ST_253: tmp4124 (14703)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14674  %tmp4124 = add i32 %tmp_15_164_2_2, %tmp_15_164_2_1_2

ST_253: tmp4125 (14704)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14675  %tmp4125 = add i32 %tmp_15_164_2_2_2, %tmp_15_164_2_2_1

ST_253: tmp4123 (14705)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14676  %tmp4123 = add i32 %tmp4124, %tmp4125

ST_253: tmp4120 (14706)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14677  %tmp4120 = add i32 %tmp4121, %tmp4123

ST_253: tmp4113 (14707)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14678  %tmp4113 = add i32 %tmp4114, %tmp4120

ST_253: result_3_164_2_2_2 (14708)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14679  %result_3_164_2_2_2 = add nsw i32 %tmp4101, %tmp4113

ST_253: A_0_load_501 (14712)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14683  %A_0_load_501 = load i32* %A_0_addr_501, align 4

ST_253: A_0_load_502 (14716)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14687  %A_0_load_502 = load i32* %A_0_addr_502, align 4

ST_253: A_0_load_503 (14720)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14691  %A_0_load_503 = load i32* %A_0_addr_503, align 4

ST_253: A_1_load_501 (14724)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14695  %A_1_load_501 = load i32* %A_1_addr_501, align 4

ST_253: tmp_15_165_1_0_2 (14725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14696  %tmp_15_165_1_0_2 = mul nsw i32 %A_1_load_501, %B_1_load_47

ST_253: tmp_15_165_1_1 (14726)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14697  %tmp_15_165_1_1 = mul nsw i32 %A_1_load_496, %B_1_load_48

ST_253: tmp_15_165_1_1_1 (14727)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14698  %tmp_15_165_1_1_1 = mul nsw i32 %A_1_load_499, %B_1_load_49

ST_253: A_1_load_502 (14728)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14699  %A_1_load_502 = load i32* %A_1_addr_502, align 4

ST_253: tmp_15_165_1_2 (14730)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14701  %tmp_15_165_1_2 = mul nsw i32 %A_1_load_497, %B_1_load_51

ST_253: A_1_load_503 (14732)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14703  %A_1_load_503 = load i32* %A_1_addr_503, align 4

ST_253: tmp_15_165_2 (14734)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14705  %tmp_15_165_2 = mul nsw i32 %A_2_load_495, %B_2_load_45

ST_253: tmp_15_165_2_0_1 (14735)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14706  %tmp_15_165_2_0_1 = mul nsw i32 %A_2_load_498, %B_2_load_46

ST_253: A_2_load_501 (14736)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14707  %A_2_load_501 = load i32* %A_2_addr_501, align 4

ST_253: tmp_15_165_2_0_2 (14737)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14708  %tmp_15_165_2_0_2 = mul nsw i32 %A_2_load_501, %B_2_load_47

ST_253: tmp_15_165_2_1 (14738)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14709  %tmp_15_165_2_1 = mul nsw i32 %A_2_load_496, %B_2_load_48

ST_253: tmp_15_165_2_1_1 (14739)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14710  %tmp_15_165_2_1_1 = mul nsw i32 %A_2_load_499, %B_2_load_49

ST_253: A_2_load_502 (14740)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14711  %A_2_load_502 = load i32* %A_2_addr_502, align 4

ST_253: A_2_load_503 (14744)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14715  %A_2_load_503 = load i32* %A_2_addr_503, align 4

ST_253: tmp4137 (14754)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14725  %tmp4137 = add i32 %tmp_15_165_1_1, %tmp_15_165_1_0_2

ST_253: tmp4135 (14755)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14726  %tmp4135 = add i32 %tmp4136, %tmp4137

ST_253: tmp4144 (14761)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14732  %tmp4144 = add i32 %tmp_15_165_2_0_1, %tmp_15_165_2

ST_253: tmp4147 (14764)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14735  %tmp4147 = add i32 %tmp_15_165_2_1_1, %tmp_15_165_2_1

ST_253: tmp4146 (14765)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14736  %tmp4146 = add i32 %tmp_15_165_2_0_2, %tmp4147

ST_253: tmp_15_166_1_0_1 (14786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14757  %tmp_15_166_1_0_1 = mul nsw i32 %A_1_load_501, %B_1_load_46

ST_253: tmp_15_166_1_1 (14789)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14760  %tmp_15_166_1_1 = mul nsw i32 %A_1_load_499, %B_1_load_48

ST_253: tmp_15_166_1_2 (14793)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14764  %tmp_15_166_1_2 = mul nsw i32 %A_1_load_500, %B_1_load_51

ST_253: tmp_15_166_2 (14797)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14768  %tmp_15_166_2 = mul nsw i32 %A_2_load_498, %B_2_load_45

ST_253: tmp_15_166_2_0_1 (14798)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14769  %tmp_15_166_2_0_1 = mul nsw i32 %A_2_load_501, %B_2_load_46

ST_253: tmp4161 (14816)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14787  %tmp4161 = add i32 %tmp_15_166_1_0_1, %tmp_15_166_1

ST_253: tmp4169 (14824)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14795  %tmp4169 = add i32 %tmp_15_166_2_0_1, %tmp_15_166_2

ST_253: tmp_15_167_2 (14870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14841  %tmp_15_167_2 = mul nsw i32 %A_2_load_501, %B_2_load_45


 <State 254>: 8.21ns
ST_254: tmp_182 (595)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:566  %tmp_182 = add i17 %tmp_14, 168

ST_254: tmp_184_cast (596)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:567  %tmp_184_cast = sext i17 %tmp_182 to i64

ST_254: A_0_addr_504 (597)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:568  %A_0_addr_504 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_184_cast

ST_254: A_1_addr_504 (931)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:902  %A_1_addr_504 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_184_cast

ST_254: A_2_addr_504 (1155)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1126  %A_2_addr_504 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_184_cast

ST_254: tmp_403 (1705)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1676  %tmp_403 = add i22 %tmp_239, 164

ST_254: tmp_405_cast (1706)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1677  %tmp_405_cast = sext i22 %tmp_403 to i64

ST_254: C_addr_164 (1707)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1678  %C_addr_164 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_405_cast

ST_254: tmp_632 (2397)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2368  %tmp_632 = add i17 %tmp_464, 168

ST_254: tmp_633_cast (2398)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2369  %tmp_633_cast = sext i17 %tmp_632 to i64

ST_254: A_0_addr_505 (2399)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2370  %A_0_addr_505 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_633_cast

ST_254: A_1_addr_505 (2733)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2704  %A_1_addr_505 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_633_cast

ST_254: A_2_addr_505 (2957)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2928  %A_2_addr_505 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_633_cast

ST_254: StgValue_15910 (14709)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14680  store i32 %result_3_164_2_2_2, i32* %C_addr_164, align 4

ST_254: tmp_15_164 (14710)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14681  %tmp_15_164 = mul nsw i32 %A_0_load_495, %B_0_load_54

ST_254: tmp_15_165_0_0_1 (14711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14682  %tmp_15_165_0_0_1 = mul nsw i32 %A_0_load_498, %B_0_load_55

ST_254: tmp_15_165_0_0_2 (14713)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14684  %tmp_15_165_0_0_2 = mul nsw i32 %A_0_load_501, %B_0_load_56

ST_254: tmp_15_165_0_1 (14714)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14685  %tmp_15_165_0_1 = mul nsw i32 %A_0_load_496, %B_0_load_57

ST_254: tmp_15_165_0_1_1 (14715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14686  %tmp_15_165_0_1_1 = mul nsw i32 %A_0_load_499, %B_0_load_58

ST_254: A_0_load_502 (14716)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14687  %A_0_load_502 = load i32* %A_0_addr_502, align 4

ST_254: tmp_15_165_0_1_2 (14717)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14688  %tmp_15_165_0_1_2 = mul nsw i32 %A_0_load_502, %B_0_load_59

ST_254: tmp_15_165_0_2 (14718)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14689  %tmp_15_165_0_2 = mul nsw i32 %A_0_load_497, %B_0_load_51

ST_254: tmp_15_165_0_2_1 (14719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14690  %tmp_15_165_0_2_1 = mul nsw i32 %A_0_load_500, %B_0_load_52

ST_254: A_0_load_503 (14720)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14691  %A_0_load_503 = load i32* %A_0_addr_503, align 4

ST_254: tmp_15_165_0_2_2 (14721)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14692  %tmp_15_165_0_2_2 = mul nsw i32 %A_0_load_503, %B_0_load_53

ST_254: A_1_load_502 (14728)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14699  %A_1_load_502 = load i32* %A_1_addr_502, align 4

ST_254: tmp_15_165_1_1_2 (14729)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14700  %tmp_15_165_1_1_2 = mul nsw i32 %A_1_load_502, %B_1_load_50

ST_254: tmp_15_165_1_2_1 (14731)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14702  %tmp_15_165_1_2_1 = mul nsw i32 %A_1_load_500, %B_1_load_52

ST_254: A_1_load_503 (14732)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14703  %A_1_load_503 = load i32* %A_1_addr_503, align 4

ST_254: tmp_15_165_1_2_2 (14733)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14704  %tmp_15_165_1_2_2 = mul nsw i32 %A_1_load_503, %B_1_load_53

ST_254: A_2_load_502 (14740)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14711  %A_2_load_502 = load i32* %A_2_addr_502, align 4

ST_254: tmp_15_165_2_1_2 (14741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14712  %tmp_15_165_2_1_2 = mul nsw i32 %A_2_load_502, %B_2_load_50

ST_254: tmp_15_165_2_2 (14742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14713  %tmp_15_165_2_2 = mul nsw i32 %A_2_load_497, %B_2_load_51

ST_254: tmp_15_165_2_2_1 (14743)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14714  %tmp_15_165_2_2_1 = mul nsw i32 %A_2_load_500, %B_2_load_52

ST_254: A_2_load_503 (14744)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14715  %A_2_load_503 = load i32* %A_2_addr_503, align 4

ST_254: tmp_15_165_2_2_2 (14745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14716  %tmp_15_165_2_2_2 = mul nsw i32 %A_2_load_503, %B_2_load_53

ST_254: tmp4129 (14746)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14717  %tmp4129 = add i32 %tmp_15_165_0_0_2, %tmp_15_164

ST_254: tmp4128 (14747)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14718  %tmp4128 = add i32 %tmp_15_165_0_0_1, %tmp4129

ST_254: tmp4131 (14748)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14719  %tmp4131 = add i32 %tmp_15_165_0_1_2, %tmp_15_165_0_1_1

ST_254: tmp4130 (14749)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14720  %tmp4130 = add i32 %tmp_15_165_0_1, %tmp4131

ST_254: tmp4127 (14750)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14721  %tmp4127 = add i32 %tmp4128, %tmp4130

ST_254: tmp4134 (14751)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14722  %tmp4134 = add i32 %tmp_15_165_0_2_2, %tmp_15_165_0_2_1

ST_254: tmp4133 (14752)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14723  %tmp4133 = add i32 %tmp_15_165_0_2, %tmp4134

ST_254: tmp4132 (14756)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14727  %tmp4132 = add i32 %tmp4133, %tmp4135

ST_254: tmp4126 (14757)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14728  %tmp4126 = add i32 %tmp4127, %tmp4132

ST_254: tmp4141 (14758)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14729  %tmp4141 = add i32 %tmp_15_165_1_2, %tmp_15_165_1_1_2

ST_254: tmp4140 (14759)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14730  %tmp4140 = add i32 %tmp_15_165_1_1_1, %tmp4141

ST_254: tmp4143 (14760)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14731  %tmp4143 = add i32 %tmp_15_165_1_2_2, %tmp_15_165_1_2_1

ST_254: tmp4142 (14762)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14733  %tmp4142 = add i32 %tmp4143, %tmp4144

ST_254: tmp4139 (14763)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14734  %tmp4139 = add i32 %tmp4140, %tmp4142

ST_254: tmp4149 (14766)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14737  %tmp4149 = add i32 %tmp_15_165_2_2, %tmp_15_165_2_1_2

ST_254: tmp4150 (14767)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14738  %tmp4150 = add i32 %tmp_15_165_2_2_2, %tmp_15_165_2_2_1

ST_254: tmp4148 (14768)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14739  %tmp4148 = add i32 %tmp4149, %tmp4150

ST_254: tmp4145 (14769)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14740  %tmp4145 = add i32 %tmp4146, %tmp4148

ST_254: tmp4138 (14770)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14741  %tmp4138 = add i32 %tmp4139, %tmp4145

ST_254: result_3_165_2_2_2 (14771)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14742  %result_3_165_2_2_2 = add nsw i32 %tmp4126, %tmp4138

ST_254: A_0_load_504 (14775)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14746  %A_0_load_504 = load i32* %A_0_addr_504, align 4

ST_254: A_0_load_505 (14779)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14750  %A_0_load_505 = load i32* %A_0_addr_505, align 4

ST_254: tmp_15_166_0_2 (14781)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14752  %tmp_15_166_0_2 = mul nsw i32 %A_0_load_500, %B_0_load_51

ST_254: A_1_load_504 (14787)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14758  %A_1_load_504 = load i32* %A_1_addr_504, align 4

ST_254: A_1_load_505 (14791)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14762  %A_1_load_505 = load i32* %A_1_addr_505, align 4

ST_254: A_2_load_504 (14799)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14770  %A_2_load_504 = load i32* %A_2_addr_504, align 4

ST_254: tmp_15_166_2_1 (14801)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14772  %tmp_15_166_2_1 = mul nsw i32 %A_2_load_499, %B_2_load_48

ST_254: tmp_15_166_2_1_1 (14802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14773  %tmp_15_166_2_1_1 = mul nsw i32 %A_2_load_502, %B_2_load_49

ST_254: A_2_load_505 (14803)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14774  %A_2_load_505 = load i32* %A_2_addr_505, align 4

ST_254: tmp_15_167_2_1 (14874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14845  %tmp_15_167_2_1 = mul nsw i32 %A_2_load_502, %B_2_load_48


 <State 255>: 7.32ns
ST_255: tmp_183 (598)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:569  %tmp_183 = add i17 %tmp_14, 169

ST_255: tmp_185_cast (599)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:570  %tmp_185_cast = sext i17 %tmp_183 to i64

ST_255: A_0_addr_507 (600)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:571  %A_0_addr_507 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_185_cast

ST_255: A_1_addr_507 (932)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:903  %A_1_addr_507 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_185_cast

ST_255: A_2_addr_507 (1156)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1127  %A_2_addr_507 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_185_cast

ST_255: tmp_404 (1708)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1679  %tmp_404 = add i22 %tmp_239, 165

ST_255: tmp_406_cast (1709)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1680  %tmp_406_cast = sext i22 %tmp_404 to i64

ST_255: C_addr_165 (1710)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1681  %C_addr_165 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_406_cast

ST_255: tmp_858 (3531)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3502  %tmp_858 = add i17 %tmp_690, 168

ST_255: tmp_859_cast (3532)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3503  %tmp_859_cast = sext i17 %tmp_858 to i64

ST_255: A_0_addr_506 (3533)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3504  %A_0_addr_506 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_859_cast

ST_255: A_1_addr_506 (3867)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3838  %A_1_addr_506 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_859_cast

ST_255: A_2_addr_506 (4091)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4062  %A_2_addr_506 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_859_cast

ST_255: StgValue_15976 (14709)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14680  store i32 %result_3_164_2_2_2, i32* %C_addr_164, align 4

ST_255: StgValue_15977 (14772)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14743  store i32 %result_3_165_2_2_2, i32* %C_addr_165, align 4

ST_255: tmp_15_165 (14773)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14744  %tmp_15_165 = mul nsw i32 %A_0_load_498, %B_0_load_54

ST_255: tmp_15_166_0_0_1 (14774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14745  %tmp_15_166_0_0_1 = mul nsw i32 %A_0_load_501, %B_0_load_55

ST_255: A_0_load_504 (14775)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14746  %A_0_load_504 = load i32* %A_0_addr_504, align 4

ST_255: tmp_15_166_0_0_2 (14776)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14747  %tmp_15_166_0_0_2 = mul nsw i32 %A_0_load_504, %B_0_load_56

ST_255: tmp_15_166_0_1 (14777)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14748  %tmp_15_166_0_1 = mul nsw i32 %A_0_load_499, %B_0_load_57

ST_255: tmp_15_166_0_1_1 (14778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14749  %tmp_15_166_0_1_1 = mul nsw i32 %A_0_load_502, %B_0_load_58

ST_255: A_0_load_505 (14779)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14750  %A_0_load_505 = load i32* %A_0_addr_505, align 4

ST_255: tmp_15_166_0_1_2 (14780)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14751  %tmp_15_166_0_1_2 = mul nsw i32 %A_0_load_505, %B_0_load_59

ST_255: A_0_load_506 (14783)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14754  %A_0_load_506 = load i32* %A_0_addr_506, align 4

ST_255: A_1_load_504 (14787)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14758  %A_1_load_504 = load i32* %A_1_addr_504, align 4

ST_255: tmp_15_166_1_0_2 (14788)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14759  %tmp_15_166_1_0_2 = mul nsw i32 %A_1_load_504, %B_1_load_47

ST_255: tmp_15_166_1_1_1 (14790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14761  %tmp_15_166_1_1_1 = mul nsw i32 %A_1_load_502, %B_1_load_49

ST_255: A_1_load_505 (14791)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14762  %A_1_load_505 = load i32* %A_1_addr_505, align 4

ST_255: tmp_15_166_1_1_2 (14792)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14763  %tmp_15_166_1_1_2 = mul nsw i32 %A_1_load_505, %B_1_load_50

ST_255: A_1_load_506 (14795)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14766  %A_1_load_506 = load i32* %A_1_addr_506, align 4

ST_255: A_2_load_504 (14799)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14770  %A_2_load_504 = load i32* %A_2_addr_504, align 4

ST_255: tmp_15_166_2_0_2 (14800)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14771  %tmp_15_166_2_0_2 = mul nsw i32 %A_2_load_504, %B_2_load_47

ST_255: A_2_load_505 (14803)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14774  %A_2_load_505 = load i32* %A_2_addr_505, align 4

ST_255: A_2_load_506 (14807)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14778  %A_2_load_506 = load i32* %A_2_addr_506, align 4

ST_255: tmp4154 (14809)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14780  %tmp4154 = add i32 %tmp_15_166_0_0_2, %tmp_15_165

ST_255: tmp4153 (14810)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14781  %tmp4153 = add i32 %tmp_15_166_0_0_1, %tmp4154

ST_255: tmp4156 (14811)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14782  %tmp4156 = add i32 %tmp_15_166_0_1_2, %tmp_15_166_0_1_1

ST_255: tmp4155 (14812)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14783  %tmp4155 = add i32 %tmp_15_166_0_1, %tmp4156

ST_255: tmp4152 (14813)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14784  %tmp4152 = add i32 %tmp4153, %tmp4155

ST_255: tmp4162 (14817)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14788  %tmp4162 = add i32 %tmp_15_166_1_1, %tmp_15_166_1_0_2

ST_255: tmp4160 (14818)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14789  %tmp4160 = add i32 %tmp4161, %tmp4162

ST_255: tmp4166 (14821)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14792  %tmp4166 = add i32 %tmp_15_166_1_2, %tmp_15_166_1_1_2

ST_255: tmp4165 (14822)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14793  %tmp4165 = add i32 %tmp_15_166_1_1_1, %tmp4166

ST_255: tmp4172 (14827)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14798  %tmp4172 = add i32 %tmp_15_166_2_1_1, %tmp_15_166_2_1

ST_255: tmp4171 (14828)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14799  %tmp4171 = add i32 %tmp_15_166_2_0_2, %tmp4172

ST_255: A_0_load_507 (14838)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14809  %A_0_load_507 = load i32* %A_0_addr_507, align 4

ST_255: B_1_load_54 (14851)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14822  %B_1_load_54 = load i32* %B_1_addr, align 4

ST_255: A_1_load_507 (14855)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14826  %A_1_load_507 = load i32* %A_1_addr_507, align 4

ST_255: tmp_15_167_2_0_1 (14871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14842  %tmp_15_167_2_0_1 = mul nsw i32 %A_2_load_504, %B_2_load_46

ST_255: A_2_load_507 (14872)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14843  %A_2_load_507 = load i32* %A_2_addr_507, align 4

ST_255: tmp4194 (14897)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14868  %tmp4194 = add i32 %tmp_15_167_2_0_1, %tmp_15_167_2


 <State 256>: 8.21ns
ST_256: tmp_633 (2400)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2371  %tmp_633 = add i17 %tmp_464, 169

ST_256: tmp_634_cast (2401)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2372  %tmp_634_cast = sext i17 %tmp_633 to i64

ST_256: A_0_addr_508 (2402)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2373  %A_0_addr_508 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_634_cast

ST_256: A_1_addr_508 (2734)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2705  %A_1_addr_508 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_634_cast

ST_256: A_2_addr_508 (2958)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2929  %A_2_addr_508 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_634_cast

ST_256: tmp_859 (3534)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3505  %tmp_859 = add i17 %tmp_690, 169

ST_256: tmp_860_cast (3535)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3506  %tmp_860_cast = sext i17 %tmp_859 to i64

ST_256: A_0_addr_509 (3536)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3507  %A_0_addr_509 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_860_cast

ST_256: A_1_addr_509 (3868)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3839  %A_1_addr_509 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_860_cast

ST_256: A_2_addr_509 (4092)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4063  %A_2_addr_509 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_860_cast

ST_256: StgValue_16024 (14772)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14743  store i32 %result_3_165_2_2_2, i32* %C_addr_165, align 4

ST_256: tmp_15_166_0_2_1 (14782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14753  %tmp_15_166_0_2_1 = mul nsw i32 %A_0_load_503, %B_0_load_52

ST_256: A_0_load_506 (14783)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14754  %A_0_load_506 = load i32* %A_0_addr_506, align 4

ST_256: tmp_15_166_0_2_2 (14784)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14755  %tmp_15_166_0_2_2 = mul nsw i32 %A_0_load_506, %B_0_load_53

ST_256: tmp_15_166_1_2_1 (14794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14765  %tmp_15_166_1_2_1 = mul nsw i32 %A_1_load_503, %B_1_load_52

ST_256: A_1_load_506 (14795)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14766  %A_1_load_506 = load i32* %A_1_addr_506, align 4

ST_256: tmp_15_166_1_2_2 (14796)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14767  %tmp_15_166_1_2_2 = mul nsw i32 %A_1_load_506, %B_1_load_53

ST_256: tmp_15_166_2_1_2 (14804)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14775  %tmp_15_166_2_1_2 = mul nsw i32 %A_2_load_505, %B_2_load_50

ST_256: tmp_15_166_2_2 (14805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14776  %tmp_15_166_2_2 = mul nsw i32 %A_2_load_500, %B_2_load_51

ST_256: tmp_15_166_2_2_1 (14806)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14777  %tmp_15_166_2_2_1 = mul nsw i32 %A_2_load_503, %B_2_load_52

ST_256: A_2_load_506 (14807)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14778  %A_2_load_506 = load i32* %A_2_addr_506, align 4

ST_256: tmp_15_166_2_2_2 (14808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14779  %tmp_15_166_2_2_2 = mul nsw i32 %A_2_load_506, %B_2_load_53

ST_256: tmp4159 (14814)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14785  %tmp4159 = add i32 %tmp_15_166_0_2_2, %tmp_15_166_0_2_1

ST_256: tmp4158 (14815)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14786  %tmp4158 = add i32 %tmp_15_166_0_2, %tmp4159

ST_256: tmp4157 (14819)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14790  %tmp4157 = add i32 %tmp4158, %tmp4160

ST_256: tmp4151 (14820)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14791  %tmp4151 = add i32 %tmp4152, %tmp4157

ST_256: tmp4168 (14823)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14794  %tmp4168 = add i32 %tmp_15_166_1_2_2, %tmp_15_166_1_2_1

ST_256: tmp4167 (14825)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14796  %tmp4167 = add i32 %tmp4168, %tmp4169

ST_256: tmp4164 (14826)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14797  %tmp4164 = add i32 %tmp4165, %tmp4167

ST_256: tmp4174 (14829)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14800  %tmp4174 = add i32 %tmp_15_166_2_2, %tmp_15_166_2_1_2

ST_256: tmp4175 (14830)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14801  %tmp4175 = add i32 %tmp_15_166_2_2_2, %tmp_15_166_2_2_1

ST_256: tmp4173 (14831)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14802  %tmp4173 = add i32 %tmp4174, %tmp4175

ST_256: tmp4170 (14832)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14803  %tmp4170 = add i32 %tmp4171, %tmp4173

ST_256: tmp4163 (14833)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14804  %tmp4163 = add i32 %tmp4164, %tmp4170

ST_256: result_3_166_2_2_2 (14834)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14805  %result_3_166_2_2_2 = add nsw i32 %tmp4151, %tmp4163

ST_256: A_0_load_507 (14838)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14809  %A_0_load_507 = load i32* %A_0_addr_507, align 4

ST_256: A_0_load_508 (14842)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14813  %A_0_load_508 = load i32* %A_0_addr_508, align 4

ST_256: A_0_load_509 (14848)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14819  %A_0_load_509 = load i32* %A_0_addr_509, align 4

ST_256: B_1_load_54 (14851)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14822  %B_1_load_54 = load i32* %B_1_addr, align 4

ST_256: B_1_load_55 (14853)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14824  %B_1_load_55 = load i32* %B_1_addr_1, align 4

ST_256: A_1_load_507 (14855)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14826  %A_1_load_507 = load i32* %A_1_addr_507, align 4

ST_256: B_1_load_56 (14856)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14827  %B_1_load_56 = load i32* %B_1_addr_2, align 4

ST_256: A_1_load_508 (14862)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14833  %A_1_load_508 = load i32* %A_1_addr_508, align 4

ST_256: A_1_load_509 (14868)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14839  %A_1_load_509 = load i32* %A_1_addr_509, align 4

ST_256: A_2_load_507 (14872)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14843  %A_2_load_507 = load i32* %A_2_addr_507, align 4

ST_256: tmp_15_167_2_0_2 (14873)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14844  %tmp_15_167_2_0_2 = mul nsw i32 %A_2_load_507, %B_2_load_47

ST_256: tmp_15_167_2_1_1 (14875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14846  %tmp_15_167_2_1_1 = mul nsw i32 %A_2_load_505, %B_2_load_49

ST_256: A_2_load_508 (14876)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14847  %A_2_load_508 = load i32* %A_2_addr_508, align 4

ST_256: tmp_15_167_2_2 (14878)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14849  %tmp_15_167_2_2 = mul nsw i32 %A_2_load_503, %B_2_load_51

ST_256: A_2_load_509 (14880)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14851  %A_2_load_509 = load i32* %A_2_addr_509, align 4

ST_256: tmp4197 (14900)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14871  %tmp4197 = add i32 %tmp_15_167_2_1_1, %tmp_15_167_2_1

ST_256: tmp4196 (14901)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14872  %tmp4196 = add i32 %tmp_15_167_2_0_2, %tmp4197

ST_256: B_2_load_54 (14935)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14906  %B_2_load_54 = load i32* %B_2_addr, align 4


 <State 257>: 7.32ns
ST_257: tmp_184 (601)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:572  %tmp_184 = add i17 %tmp_14, 170

ST_257: tmp_186_cast (602)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:573  %tmp_186_cast = sext i17 %tmp_184 to i64

ST_257: A_0_addr_510 (603)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:574  %A_0_addr_510 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_186_cast

ST_257: A_1_addr_510 (933)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:904  %A_1_addr_510 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_186_cast

ST_257: A_2_addr_510 (1157)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1128  %A_2_addr_510 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_186_cast

ST_257: tmp_405 (1711)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1682  %tmp_405 = add i22 %tmp_239, 166

ST_257: tmp_407_cast (1712)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1683  %tmp_407_cast = sext i22 %tmp_405 to i64

ST_257: C_addr_166 (1713)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1684  %C_addr_166 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_407_cast

ST_257: tmp_634 (2403)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2374  %tmp_634 = add i17 %tmp_464, 170

ST_257: tmp_635_cast (2404)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2375  %tmp_635_cast = sext i17 %tmp_634 to i64

ST_257: A_0_addr_511 (2405)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2376  %A_0_addr_511 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_635_cast

ST_257: A_1_addr_511 (2735)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2706  %A_1_addr_511 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_635_cast

ST_257: A_2_addr_511 (2959)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2930  %A_2_addr_511 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_635_cast

ST_257: StgValue_16080 (14835)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14806  store i32 %result_3_166_2_2_2, i32* %C_addr_166, align 4

ST_257: tmp_15_166 (14836)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14807  %tmp_15_166 = mul nsw i32 %A_0_load_501, %B_0_load_54

ST_257: tmp_15_167_0_0_1 (14837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14808  %tmp_15_167_0_0_1 = mul nsw i32 %A_0_load_504, %B_0_load_55

ST_257: tmp_15_167_0_0_2 (14839)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14810  %tmp_15_167_0_0_2 = mul nsw i32 %A_0_load_507, %B_0_load_56

ST_257: tmp_15_167_0_1 (14840)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14811  %tmp_15_167_0_1 = mul nsw i32 %A_0_load_502, %B_0_load_57

ST_257: tmp_15_167_0_1_1 (14841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14812  %tmp_15_167_0_1_1 = mul nsw i32 %A_0_load_505, %B_0_load_58

ST_257: A_0_load_508 (14842)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14813  %A_0_load_508 = load i32* %A_0_addr_508, align 4

ST_257: tmp_15_167_0_1_2 (14843)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14814  %tmp_15_167_0_1_2 = mul nsw i32 %A_0_load_508, %B_0_load_59

ST_257: B_0_load_60 (14844)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14815  %B_0_load_60 = load i32* %B_0_addr_6, align 4

ST_257: A_0_load_509 (14848)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14819  %A_0_load_509 = load i32* %A_0_addr_509, align 4

ST_257: B_1_load_55 (14853)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14824  %B_1_load_55 = load i32* %B_1_addr_1, align 4

ST_257: B_1_load_56 (14856)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14827  %B_1_load_56 = load i32* %B_1_addr_2, align 4

ST_257: B_1_load_57 (14858)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14829  %B_1_load_57 = load i32* %B_1_addr_3, align 4

ST_257: B_1_load_58 (14860)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14831  %B_1_load_58 = load i32* %B_1_addr_4, align 4

ST_257: A_1_load_508 (14862)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14833  %A_1_load_508 = load i32* %A_1_addr_508, align 4

ST_257: tmp_15_167_1_2_1 (14867)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14838  %tmp_15_167_1_2_1 = mul nsw i32 %A_1_load_506, %B_1_load_52

ST_257: A_1_load_509 (14868)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14839  %A_1_load_509 = load i32* %A_1_addr_509, align 4

ST_257: tmp_15_167_1_2_2 (14869)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14840  %tmp_15_167_1_2_2 = mul nsw i32 %A_1_load_509, %B_1_load_53

ST_257: A_2_load_508 (14876)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14847  %A_2_load_508 = load i32* %A_2_addr_508, align 4

ST_257: tmp_15_167_2_1_2 (14877)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14848  %tmp_15_167_2_1_2 = mul nsw i32 %A_2_load_508, %B_2_load_50

ST_257: tmp_15_167_2_2_1 (14879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14850  %tmp_15_167_2_2_1 = mul nsw i32 %A_2_load_506, %B_2_load_52

ST_257: A_2_load_509 (14880)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14851  %A_2_load_509 = load i32* %A_2_addr_509, align 4

ST_257: tmp_15_167_2_2_2 (14881)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14852  %tmp_15_167_2_2_2 = mul nsw i32 %A_2_load_509, %B_2_load_53

ST_257: tmp4179 (14882)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14853  %tmp4179 = add i32 %tmp_15_167_0_0_2, %tmp_15_166

ST_257: tmp4178 (14883)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14854  %tmp4178 = add i32 %tmp_15_167_0_0_1, %tmp4179

ST_257: tmp4181 (14884)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14855  %tmp4181 = add i32 %tmp_15_167_0_1_2, %tmp_15_167_0_1_1

ST_257: tmp4180 (14885)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14856  %tmp4180 = add i32 %tmp_15_167_0_1, %tmp4181

ST_257: tmp4177 (14886)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14857  %tmp4177 = add i32 %tmp4178, %tmp4180

ST_257: tmp4193 (14896)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14867  %tmp4193 = add i32 %tmp_15_167_1_2_2, %tmp_15_167_1_2_1

ST_257: tmp4199 (14902)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14873  %tmp4199 = add i32 %tmp_15_167_2_2, %tmp_15_167_2_1_2

ST_257: tmp4200 (14903)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14874  %tmp4200 = add i32 %tmp_15_167_2_2_2, %tmp_15_167_2_2_1

ST_257: tmp4198 (14904)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14875  %tmp4198 = add i32 %tmp4199, %tmp4200

ST_257: tmp4195 (14905)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14876  %tmp4195 = add i32 %tmp4196, %tmp4198

ST_257: A_0_load_510 (14911)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14882  %A_0_load_510 = load i32* %A_0_addr_510, align 4

ST_257: A_0_load_511 (14915)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14886  %A_0_load_511 = load i32* %A_0_addr_511, align 4

ST_257: A_1_load_510 (14923)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14894  %A_1_load_510 = load i32* %A_1_addr_510, align 4

ST_257: A_1_load_511 (14927)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14898  %A_1_load_511 = load i32* %A_1_addr_511, align 4

ST_257: B_2_load_54 (14935)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14906  %B_2_load_54 = load i32* %B_2_addr, align 4

ST_257: B_2_load_55 (14937)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14908  %B_2_load_55 = load i32* %B_2_addr_1, align 4

ST_257: A_2_load_510 (14939)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14910  %A_2_load_510 = load i32* %A_2_addr_510, align 4

ST_257: B_2_load_56 (14940)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14911  %B_2_load_56 = load i32* %B_2_addr_2, align 4

ST_257: A_2_load_511 (14946)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14917  %A_2_load_511 = load i32* %A_2_addr_511, align 4


 <State 258>: 7.32ns
ST_258: tmp_185 (604)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:575  %tmp_185 = add i17 %tmp_14, 171

ST_258: tmp_187_cast (605)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:576  %tmp_187_cast = sext i17 %tmp_185 to i64

ST_258: A_0_addr_513 (606)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:577  %A_0_addr_513 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_187_cast

ST_258: A_1_addr_513 (934)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:905  %A_1_addr_513 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_187_cast

ST_258: A_2_addr_513 (1158)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1129  %A_2_addr_513 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_187_cast

ST_258: tmp_860 (3537)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3508  %tmp_860 = add i17 %tmp_690, 170

ST_258: tmp_861_cast (3538)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3509  %tmp_861_cast = sext i17 %tmp_860 to i64

ST_258: A_0_addr_512 (3539)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3510  %A_0_addr_512 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_861_cast

ST_258: A_1_addr_512 (3869)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3840  %A_1_addr_512 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_861_cast

ST_258: A_2_addr_512 (4093)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4064  %A_2_addr_512 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_861_cast

ST_258: StgValue_16132 (14835)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14806  store i32 %result_3_166_2_2_2, i32* %C_addr_166, align 4

ST_258: B_0_load_60 (14844)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14815  %B_0_load_60 = load i32* %B_0_addr_6, align 4

ST_258: B_0_load_61 (14846)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14817  %B_0_load_61 = load i32* %B_0_addr_7, align 4

ST_258: B_0_load_62 (14849)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14820  %B_0_load_62 = load i32* %B_0_addr_8, align 4

ST_258: tmp_15_167_1 (14852)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14823  %tmp_15_167_1 = mul nsw i32 %A_1_load_501, %B_1_load_54

ST_258: tmp_15_167_1_0_1 (14854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14825  %tmp_15_167_1_0_1 = mul nsw i32 %A_1_load_504, %B_1_load_55

ST_258: tmp_15_167_1_0_2 (14857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14828  %tmp_15_167_1_0_2 = mul nsw i32 %A_1_load_507, %B_1_load_56

ST_258: B_1_load_57 (14858)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14829  %B_1_load_57 = load i32* %B_1_addr_3, align 4

ST_258: tmp_15_167_1_1 (14859)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14830  %tmp_15_167_1_1 = mul nsw i32 %A_1_load_502, %B_1_load_57

ST_258: B_1_load_58 (14860)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14831  %B_1_load_58 = load i32* %B_1_addr_4, align 4

ST_258: B_1_load_59 (14863)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14834  %B_1_load_59 = load i32* %B_1_addr_5, align 4

ST_258: B_1_load_60 (14865)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14836  %B_1_load_60 = load i32* %B_1_addr_6, align 4

ST_258: tmp4186 (14889)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14860  %tmp4186 = add i32 %tmp_15_167_1_0_1, %tmp_15_167_1

ST_258: tmp4187 (14890)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14861  %tmp4187 = add i32 %tmp_15_167_1_1, %tmp_15_167_1_0_2

ST_258: tmp4185 (14891)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14862  %tmp4185 = add i32 %tmp4186, %tmp4187

ST_258: tmp_15_167 (14909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14880  %tmp_15_167 = mul nsw i32 %A_0_load_504, %B_0_load_54

ST_258: tmp_15_168_0_0_1 (14910)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14881  %tmp_15_168_0_0_1 = mul nsw i32 %A_0_load_507, %B_0_load_55

ST_258: A_0_load_510 (14911)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14882  %A_0_load_510 = load i32* %A_0_addr_510, align 4

ST_258: tmp_15_168_0_0_2 (14912)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14883  %tmp_15_168_0_0_2 = mul nsw i32 %A_0_load_510, %B_0_load_56

ST_258: tmp_15_168_0_1 (14913)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14884  %tmp_15_168_0_1 = mul nsw i32 %A_0_load_505, %B_0_load_57

ST_258: tmp_15_168_0_1_1 (14914)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14885  %tmp_15_168_0_1_1 = mul nsw i32 %A_0_load_508, %B_0_load_58

ST_258: A_0_load_511 (14915)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14886  %A_0_load_511 = load i32* %A_0_addr_511, align 4

ST_258: tmp_15_168_0_1_2 (14916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14887  %tmp_15_168_0_1_2 = mul nsw i32 %A_0_load_511, %B_0_load_59

ST_258: A_0_load_512 (14919)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14890  %A_0_load_512 = load i32* %A_0_addr_512, align 4

ST_258: A_1_load_510 (14923)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14894  %A_1_load_510 = load i32* %A_1_addr_510, align 4

ST_258: A_1_load_511 (14927)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14898  %A_1_load_511 = load i32* %A_1_addr_511, align 4

ST_258: A_1_load_512 (14932)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14903  %A_1_load_512 = load i32* %A_1_addr_512, align 4

ST_258: B_2_load_55 (14937)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14908  %B_2_load_55 = load i32* %B_2_addr_1, align 4

ST_258: A_2_load_510 (14939)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14910  %A_2_load_510 = load i32* %A_2_addr_510, align 4

ST_258: B_2_load_56 (14940)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14911  %B_2_load_56 = load i32* %B_2_addr_2, align 4

ST_258: B_2_load_57 (14942)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14913  %B_2_load_57 = load i32* %B_2_addr_3, align 4

ST_258: B_2_load_58 (14944)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14915  %B_2_load_58 = load i32* %B_2_addr_4, align 4

ST_258: A_2_load_511 (14946)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14917  %A_2_load_511 = load i32* %A_2_addr_511, align 4

ST_258: A_2_load_512 (14953)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14924  %A_2_load_512 = load i32* %A_2_addr_512, align 4

ST_258: tmp4204 (14956)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14927  %tmp4204 = add i32 %tmp_15_168_0_0_2, %tmp_15_167

ST_258: tmp4203 (14957)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14928  %tmp4203 = add i32 %tmp_15_168_0_0_1, %tmp4204

ST_258: tmp4206 (14958)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14929  %tmp4206 = add i32 %tmp_15_168_0_1_2, %tmp_15_168_0_1_1

ST_258: tmp4205 (14959)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14930  %tmp4205 = add i32 %tmp_15_168_0_1, %tmp4206

ST_258: tmp4202 (14960)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14931  %tmp4202 = add i32 %tmp4203, %tmp4205

ST_258: A_0_load_513 (14985)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14956  %A_0_load_513 = load i32* %A_0_addr_513, align 4

ST_258: A_1_load_513 (14997)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14968  %A_1_load_513 = load i32* %A_1_addr_513, align 4

ST_258: A_2_load_513 (15009)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14980  %A_2_load_513 = load i32* %A_2_addr_513, align 4


 <State 259>: 7.45ns
ST_259: tmp_635 (2406)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2377  %tmp_635 = add i17 %tmp_464, 171

ST_259: tmp_636_cast (2407)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2378  %tmp_636_cast = sext i17 %tmp_635 to i64

ST_259: A_0_addr_514 (2408)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2379  %A_0_addr_514 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_636_cast

ST_259: A_1_addr_514 (2736)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2707  %A_1_addr_514 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_636_cast

ST_259: A_2_addr_514 (2960)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2931  %A_2_addr_514 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_636_cast

ST_259: tmp_861 (3540)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3511  %tmp_861 = add i17 %tmp_690, 171

ST_259: tmp_862_cast (3541)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3512  %tmp_862_cast = sext i17 %tmp_861 to i64

ST_259: A_0_addr_515 (3542)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3513  %A_0_addr_515 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_862_cast

ST_259: A_1_addr_515 (3870)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3841  %A_1_addr_515 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_862_cast

ST_259: A_2_addr_515 (4094)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4065  %A_2_addr_515 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_862_cast

ST_259: tmp_15_167_0_2 (14845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14816  %tmp_15_167_0_2 = mul nsw i32 %A_0_load_503, %B_0_load_60

ST_259: B_0_load_61 (14846)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14817  %B_0_load_61 = load i32* %B_0_addr_7, align 4

ST_259: tmp_15_167_0_2_1 (14847)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14818  %tmp_15_167_0_2_1 = mul nsw i32 %A_0_load_506, %B_0_load_61

ST_259: B_0_load_62 (14849)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14820  %B_0_load_62 = load i32* %B_0_addr_8, align 4

ST_259: tmp_15_167_0_2_2 (14850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14821  %tmp_15_167_0_2_2 = mul nsw i32 %A_0_load_509, %B_0_load_62

ST_259: tmp_15_167_1_1_1 (14861)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14832  %tmp_15_167_1_1_1 = mul nsw i32 %A_1_load_505, %B_1_load_58

ST_259: B_1_load_59 (14863)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14834  %B_1_load_59 = load i32* %B_1_addr_5, align 4

ST_259: tmp_15_167_1_1_2 (14864)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14835  %tmp_15_167_1_1_2 = mul nsw i32 %A_1_load_508, %B_1_load_59

ST_259: B_1_load_60 (14865)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14836  %B_1_load_60 = load i32* %B_1_addr_6, align 4

ST_259: tmp_15_167_1_2 (14866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14837  %tmp_15_167_1_2 = mul nsw i32 %A_1_load_503, %B_1_load_60

ST_259: tmp4184 (14887)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14858  %tmp4184 = add i32 %tmp_15_167_0_2_2, %tmp_15_167_0_2_1

ST_259: tmp4183 (14888)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14859  %tmp4183 = add i32 %tmp_15_167_0_2, %tmp4184

ST_259: tmp4182 (14892)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14863  %tmp4182 = add i32 %tmp4183, %tmp4185

ST_259: tmp4176 (14893)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14864  %tmp4176 = add i32 %tmp4177, %tmp4182

ST_259: tmp4191 (14894)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14865  %tmp4191 = add i32 %tmp_15_167_1_2, %tmp_15_167_1_1_2

ST_259: tmp4190 (14895)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14866  %tmp4190 = add i32 %tmp_15_167_1_1_1, %tmp4191

ST_259: tmp4192 (14898)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14869  %tmp4192 = add i32 %tmp4193, %tmp4194

ST_259: tmp4189 (14899)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14870  %tmp4189 = add i32 %tmp4190, %tmp4192

ST_259: tmp4188 (14906)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14877  %tmp4188 = add i32 %tmp4189, %tmp4195

ST_259: result_3_167_2_2_2 (14907)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14878  %result_3_167_2_2_2 = add nsw i32 %tmp4176, %tmp4188

ST_259: tmp_15_168_0_2 (14917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14888  %tmp_15_168_0_2 = mul nsw i32 %A_0_load_506, %B_0_load_60

ST_259: tmp_15_168_0_2_1 (14918)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14889  %tmp_15_168_0_2_1 = mul nsw i32 %A_0_load_509, %B_0_load_61

ST_259: A_0_load_512 (14919)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14890  %A_0_load_512 = load i32* %A_0_addr_512, align 4

ST_259: tmp_15_168_0_2_2 (14920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14891  %tmp_15_168_0_2_2 = mul nsw i32 %A_0_load_512, %B_0_load_62

ST_259: tmp_15_168_1 (14921)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14892  %tmp_15_168_1 = mul nsw i32 %A_1_load_504, %B_1_load_54

ST_259: tmp_15_168_1_0_1 (14922)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14893  %tmp_15_168_1_0_1 = mul nsw i32 %A_1_load_507, %B_1_load_55

ST_259: tmp_15_168_1_0_2 (14924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14895  %tmp_15_168_1_0_2 = mul nsw i32 %A_1_load_510, %B_1_load_56

ST_259: tmp_15_168_1_1 (14925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14896  %tmp_15_168_1_1 = mul nsw i32 %A_1_load_505, %B_1_load_57

ST_259: tmp_15_168_1_1_1 (14926)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14897  %tmp_15_168_1_1_1 = mul nsw i32 %A_1_load_508, %B_1_load_58

ST_259: tmp_15_168_1_1_2 (14928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14899  %tmp_15_168_1_1_2 = mul nsw i32 %A_1_load_511, %B_1_load_59

ST_259: tmp_15_168_1_2 (14929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14900  %tmp_15_168_1_2 = mul nsw i32 %A_1_load_506, %B_1_load_60

ST_259: A_1_load_512 (14932)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14903  %A_1_load_512 = load i32* %A_1_addr_512, align 4

ST_259: B_2_load_57 (14942)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14913  %B_2_load_57 = load i32* %B_2_addr_3, align 4

ST_259: tmp_15_168_2_1 (14943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14914  %tmp_15_168_2_1 = mul nsw i32 %A_2_load_505, %B_2_load_57

ST_259: B_2_load_58 (14944)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14915  %B_2_load_58 = load i32* %B_2_addr_4, align 4

ST_259: B_2_load_59 (14947)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14918  %B_2_load_59 = load i32* %B_2_addr_5, align 4

ST_259: B_2_load_60 (14949)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14920  %B_2_load_60 = load i32* %B_2_addr_6, align 4

ST_259: A_2_load_512 (14953)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14924  %A_2_load_512 = load i32* %A_2_addr_512, align 4

ST_259: tmp4209 (14961)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14932  %tmp4209 = add i32 %tmp_15_168_0_2_2, %tmp_15_168_0_2_1

ST_259: tmp4208 (14962)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14933  %tmp4208 = add i32 %tmp_15_168_0_2, %tmp4209

ST_259: tmp4211 (14963)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14934  %tmp4211 = add i32 %tmp_15_168_1_0_1, %tmp_15_168_1

ST_259: tmp4212 (14964)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14935  %tmp4212 = add i32 %tmp_15_168_1_1, %tmp_15_168_1_0_2

ST_259: tmp4210 (14965)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14936  %tmp4210 = add i32 %tmp4211, %tmp4212

ST_259: tmp4207 (14966)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14937  %tmp4207 = add i32 %tmp4208, %tmp4210

ST_259: tmp4201 (14967)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14938  %tmp4201 = add i32 %tmp4202, %tmp4207

ST_259: tmp4216 (14968)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14939  %tmp4216 = add i32 %tmp_15_168_1_2, %tmp_15_168_1_1_2

ST_259: tmp4215 (14969)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14940  %tmp4215 = add i32 %tmp_15_168_1_1_1, %tmp4216

ST_259: A_0_load_513 (14985)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14956  %A_0_load_513 = load i32* %A_0_addr_513, align 4

ST_259: A_0_load_514 (14989)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14960  %A_0_load_514 = load i32* %A_0_addr_514, align 4

ST_259: A_0_load_515 (14993)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14964  %A_0_load_515 = load i32* %A_0_addr_515, align 4

ST_259: tmp_15_169_1 (14995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14966  %tmp_15_169_1 = mul nsw i32 %A_1_load_507, %B_1_load_54

ST_259: tmp_15_169_1_0_1 (14996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14967  %tmp_15_169_1_0_1 = mul nsw i32 %A_1_load_510, %B_1_load_55

ST_259: A_1_load_513 (14997)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14968  %A_1_load_513 = load i32* %A_1_addr_513, align 4

ST_259: tmp_15_169_1_0_2 (14998)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14969  %tmp_15_169_1_0_2 = mul nsw i32 %A_1_load_513, %B_1_load_56

ST_259: tmp_15_169_1_1 (14999)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14970  %tmp_15_169_1_1 = mul nsw i32 %A_1_load_508, %B_1_load_57

ST_259: A_1_load_514 (15001)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14972  %A_1_load_514 = load i32* %A_1_addr_514, align 4

ST_259: A_1_load_515 (15005)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14976  %A_1_load_515 = load i32* %A_1_addr_515, align 4

ST_259: A_2_load_513 (15009)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14980  %A_2_load_513 = load i32* %A_2_addr_513, align 4

ST_259: A_2_load_514 (15013)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14984  %A_2_load_514 = load i32* %A_2_addr_514, align 4

ST_259: A_2_load_515 (15017)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14988  %A_2_load_515 = load i32* %A_2_addr_515, align 4

ST_259: tmp4236 (15026)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14997  %tmp4236 = add i32 %tmp_15_169_1_0_1, %tmp_15_169_1

ST_259: tmp4237 (15027)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14998  %tmp4237 = add i32 %tmp_15_169_1_1, %tmp_15_169_1_0_2

ST_259: tmp4235 (15028)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14999  %tmp4235 = add i32 %tmp4236, %tmp4237


 <State 260>: 7.77ns
ST_260: tmp_186 (607)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:578  %tmp_186 = add i17 %tmp_14, 172

ST_260: tmp_188_cast (608)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:579  %tmp_188_cast = sext i17 %tmp_186 to i64

ST_260: A_0_addr_516 (609)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:580  %A_0_addr_516 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_188_cast

ST_260: A_1_addr_516 (935)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:906  %A_1_addr_516 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_188_cast

ST_260: A_2_addr_516 (1159)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1130  %A_2_addr_516 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_188_cast

ST_260: tmp_406 (1714)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1685  %tmp_406 = add i22 %tmp_239, 167

ST_260: tmp_408_cast (1715)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1686  %tmp_408_cast = sext i22 %tmp_406 to i64

ST_260: C_addr_167 (1716)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1687  %C_addr_167 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_408_cast

ST_260: tmp_636 (2409)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2380  %tmp_636 = add i17 %tmp_464, 172

ST_260: tmp_637_cast (2410)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2381  %tmp_637_cast = sext i17 %tmp_636 to i64

ST_260: A_0_addr_517 (2411)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2382  %A_0_addr_517 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_637_cast

ST_260: A_1_addr_517 (2737)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2708  %A_1_addr_517 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_637_cast

ST_260: A_2_addr_517 (2961)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2932  %A_2_addr_517 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_637_cast

ST_260: StgValue_16260 (14908)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14879  store i32 %result_3_167_2_2_2, i32* %C_addr_167, align 4

ST_260: B_1_load_61 (14930)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14901  %B_1_load_61 = load i32* %B_1_addr_7, align 4

ST_260: B_1_load_62 (14933)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14904  %B_1_load_62 = load i32* %B_1_addr_8, align 4

ST_260: B_2_load_59 (14947)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14918  %B_2_load_59 = load i32* %B_2_addr_5, align 4

ST_260: B_2_load_60 (14949)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14920  %B_2_load_60 = load i32* %B_2_addr_6, align 4

ST_260: B_2_load_61 (14951)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14922  %B_2_load_61 = load i32* %B_2_addr_7, align 4

ST_260: B_2_load_62 (14954)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14925  %B_2_load_62 = load i32* %B_2_addr_8, align 4

ST_260: tmp_15_168 (14983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14954  %tmp_15_168 = mul nsw i32 %A_0_load_507, %B_0_load_54

ST_260: tmp_15_169_0_0_1 (14984)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14955  %tmp_15_169_0_0_1 = mul nsw i32 %A_0_load_510, %B_0_load_55

ST_260: tmp_15_169_0_0_2 (14986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14957  %tmp_15_169_0_0_2 = mul nsw i32 %A_0_load_513, %B_0_load_56

ST_260: tmp_15_169_0_1 (14987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14958  %tmp_15_169_0_1 = mul nsw i32 %A_0_load_508, %B_0_load_57

ST_260: tmp_15_169_0_1_1 (14988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14959  %tmp_15_169_0_1_1 = mul nsw i32 %A_0_load_511, %B_0_load_58

ST_260: A_0_load_514 (14989)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14960  %A_0_load_514 = load i32* %A_0_addr_514, align 4

ST_260: tmp_15_169_0_1_2 (14990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14961  %tmp_15_169_0_1_2 = mul nsw i32 %A_0_load_514, %B_0_load_59

ST_260: tmp_15_169_0_2 (14991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14962  %tmp_15_169_0_2 = mul nsw i32 %A_0_load_509, %B_0_load_60

ST_260: tmp_15_169_0_2_1 (14992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14963  %tmp_15_169_0_2_1 = mul nsw i32 %A_0_load_512, %B_0_load_61

ST_260: A_0_load_515 (14993)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14964  %A_0_load_515 = load i32* %A_0_addr_515, align 4

ST_260: tmp_15_169_0_2_2 (14994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14965  %tmp_15_169_0_2_2 = mul nsw i32 %A_0_load_515, %B_0_load_62

ST_260: A_1_load_514 (15001)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14972  %A_1_load_514 = load i32* %A_1_addr_514, align 4

ST_260: A_1_load_515 (15005)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14976  %A_1_load_515 = load i32* %A_1_addr_515, align 4

ST_260: A_2_load_514 (15013)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14984  %A_2_load_514 = load i32* %A_2_addr_514, align 4

ST_260: A_2_load_515 (15017)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14988  %A_2_load_515 = load i32* %A_2_addr_515, align 4

ST_260: tmp4229 (15019)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14990  %tmp4229 = add i32 %tmp_15_169_0_0_2, %tmp_15_168

ST_260: tmp4228 (15020)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14991  %tmp4228 = add i32 %tmp_15_169_0_0_1, %tmp4229

ST_260: tmp4231 (15021)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14992  %tmp4231 = add i32 %tmp_15_169_0_1_2, %tmp_15_169_0_1_1

ST_260: tmp4230 (15022)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14993  %tmp4230 = add i32 %tmp_15_169_0_1, %tmp4231

ST_260: tmp4227 (15023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14994  %tmp4227 = add i32 %tmp4228, %tmp4230

ST_260: tmp4234 (15024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14995  %tmp4234 = add i32 %tmp_15_169_0_2_2, %tmp_15_169_0_2_1

ST_260: tmp4233 (15025)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14996  %tmp4233 = add i32 %tmp_15_169_0_2, %tmp4234

ST_260: tmp4232 (15029)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15000  %tmp4232 = add i32 %tmp4233, %tmp4235

ST_260: tmp4226 (15030)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15001  %tmp4226 = add i32 %tmp4227, %tmp4232

ST_260: A_0_load_516 (15048)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15019  %A_0_load_516 = load i32* %A_0_addr_516, align 4

ST_260: A_0_load_517 (15052)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15023  %A_0_load_517 = load i32* %A_0_addr_517, align 4

ST_260: A_1_load_516 (15060)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15031  %A_1_load_516 = load i32* %A_1_addr_516, align 4

ST_260: A_1_load_517 (15064)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15035  %A_1_load_517 = load i32* %A_1_addr_517, align 4

ST_260: A_2_load_516 (15072)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15043  %A_2_load_516 = load i32* %A_2_addr_516, align 4

ST_260: A_2_load_517 (15076)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15047  %A_2_load_517 = load i32* %A_2_addr_517, align 4


 <State 261>: 8.21ns
ST_261: tmp_187 (610)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:581  %tmp_187 = add i17 %tmp_14, 173

ST_261: tmp_189_cast (611)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:582  %tmp_189_cast = sext i17 %tmp_187 to i64

ST_261: A_0_addr_519 (612)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:583  %A_0_addr_519 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_189_cast

ST_261: A_1_addr_519 (936)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:907  %A_1_addr_519 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_189_cast

ST_261: A_2_addr_519 (1160)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1131  %A_2_addr_519 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_189_cast

ST_261: tmp_862 (3543)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3514  %tmp_862 = add i17 %tmp_690, 172

ST_261: tmp_863_cast (3544)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3515  %tmp_863_cast = sext i17 %tmp_862 to i64

ST_261: A_0_addr_518 (3545)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3516  %A_0_addr_518 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_863_cast

ST_261: A_1_addr_518 (3871)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3842  %A_1_addr_518 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_863_cast

ST_261: A_2_addr_518 (4095)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4066  %A_2_addr_518 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_863_cast

ST_261: StgValue_16307 (14908)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14879  store i32 %result_3_167_2_2_2, i32* %C_addr_167, align 4

ST_261: B_1_load_61 (14930)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14901  %B_1_load_61 = load i32* %B_1_addr_7, align 4

ST_261: tmp_15_168_1_2_1 (14931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14902  %tmp_15_168_1_2_1 = mul nsw i32 %A_1_load_509, %B_1_load_61

ST_261: B_1_load_62 (14933)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14904  %B_1_load_62 = load i32* %B_1_addr_8, align 4

ST_261: tmp_15_168_1_2_2 (14934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14905  %tmp_15_168_1_2_2 = mul nsw i32 %A_1_load_512, %B_1_load_62

ST_261: tmp_15_168_2 (14936)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14907  %tmp_15_168_2 = mul nsw i32 %A_2_load_504, %B_2_load_54

ST_261: tmp_15_168_2_0_1 (14938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14909  %tmp_15_168_2_0_1 = mul nsw i32 %A_2_load_507, %B_2_load_55

ST_261: tmp_15_168_2_0_2 (14941)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14912  %tmp_15_168_2_0_2 = mul nsw i32 %A_2_load_510, %B_2_load_56

ST_261: tmp_15_168_2_1_1 (14945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14916  %tmp_15_168_2_1_1 = mul nsw i32 %A_2_load_508, %B_2_load_58

ST_261: tmp_15_168_2_1_2 (14948)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14919  %tmp_15_168_2_1_2 = mul nsw i32 %A_2_load_511, %B_2_load_59

ST_261: tmp_15_168_2_2 (14950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14921  %tmp_15_168_2_2 = mul nsw i32 %A_2_load_506, %B_2_load_60

ST_261: B_2_load_61 (14951)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14922  %B_2_load_61 = load i32* %B_2_addr_7, align 4

ST_261: tmp_15_168_2_2_1 (14952)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14923  %tmp_15_168_2_2_1 = mul nsw i32 %A_2_load_509, %B_2_load_61

ST_261: B_2_load_62 (14954)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14925  %B_2_load_62 = load i32* %B_2_addr_8, align 4

ST_261: tmp_15_168_2_2_2 (14955)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14926  %tmp_15_168_2_2_2 = mul nsw i32 %A_2_load_512, %B_2_load_62

ST_261: tmp4218 (14970)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14941  %tmp4218 = add i32 %tmp_15_168_1_2_2, %tmp_15_168_1_2_1

ST_261: tmp4219 (14971)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14942  %tmp4219 = add i32 %tmp_15_168_2_0_1, %tmp_15_168_2

ST_261: tmp4217 (14972)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14943  %tmp4217 = add i32 %tmp4218, %tmp4219

ST_261: tmp4214 (14973)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14944  %tmp4214 = add i32 %tmp4215, %tmp4217

ST_261: tmp4222 (14974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14945  %tmp4222 = add i32 %tmp_15_168_2_1_1, %tmp_15_168_2_1

ST_261: tmp4221 (14975)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14946  %tmp4221 = add i32 %tmp_15_168_2_0_2, %tmp4222

ST_261: tmp4224 (14976)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14947  %tmp4224 = add i32 %tmp_15_168_2_2, %tmp_15_168_2_1_2

ST_261: tmp4225 (14977)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14948  %tmp4225 = add i32 %tmp_15_168_2_2_2, %tmp_15_168_2_2_1

ST_261: tmp4223 (14978)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14949  %tmp4223 = add i32 %tmp4224, %tmp4225

ST_261: tmp4220 (14979)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14950  %tmp4220 = add i32 %tmp4221, %tmp4223

ST_261: tmp4213 (14980)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14951  %tmp4213 = add i32 %tmp4214, %tmp4220

ST_261: result_3_168_2_2_2 (14981)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14952  %result_3_168_2_2_2 = add nsw i32 %tmp4201, %tmp4213

ST_261: tmp_15_169_1_1_1 (15000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14971  %tmp_15_169_1_1_1 = mul nsw i32 %A_1_load_511, %B_1_load_58

ST_261: tmp_15_169_1_1_2 (15002)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14973  %tmp_15_169_1_1_2 = mul nsw i32 %A_1_load_514, %B_1_load_59

ST_261: tmp_15_169_1_2 (15003)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14974  %tmp_15_169_1_2 = mul nsw i32 %A_1_load_509, %B_1_load_60

ST_261: tmp_15_169_1_2_1 (15004)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14975  %tmp_15_169_1_2_1 = mul nsw i32 %A_1_load_512, %B_1_load_61

ST_261: tmp_15_169_1_2_2 (15006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14977  %tmp_15_169_1_2_2 = mul nsw i32 %A_1_load_515, %B_1_load_62

ST_261: tmp_15_169_2 (15007)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14978  %tmp_15_169_2 = mul nsw i32 %A_2_load_507, %B_2_load_54

ST_261: tmp_15_169_2_0_1 (15008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14979  %tmp_15_169_2_0_1 = mul nsw i32 %A_2_load_510, %B_2_load_55

ST_261: tmp_15_169_2_0_2 (15010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14981  %tmp_15_169_2_0_2 = mul nsw i32 %A_2_load_513, %B_2_load_56

ST_261: tmp_15_169_2_1 (15011)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14982  %tmp_15_169_2_1 = mul nsw i32 %A_2_load_508, %B_2_load_57

ST_261: tmp_15_169_2_1_1 (15012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14983  %tmp_15_169_2_1_1 = mul nsw i32 %A_2_load_511, %B_2_load_58

ST_261: tmp_15_169_2_1_2 (15014)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14985  %tmp_15_169_2_1_2 = mul nsw i32 %A_2_load_514, %B_2_load_59

ST_261: tmp_15_169_2_2 (15015)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14986  %tmp_15_169_2_2 = mul nsw i32 %A_2_load_509, %B_2_load_60

ST_261: tmp_15_169_2_2_1 (15016)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14987  %tmp_15_169_2_2_1 = mul nsw i32 %A_2_load_512, %B_2_load_61

ST_261: tmp_15_169_2_2_2 (15018)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:14989  %tmp_15_169_2_2_2 = mul nsw i32 %A_2_load_515, %B_2_load_62

ST_261: tmp4241 (15031)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15002  %tmp4241 = add i32 %tmp_15_169_1_2, %tmp_15_169_1_1_2

ST_261: tmp4240 (15032)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15003  %tmp4240 = add i32 %tmp_15_169_1_1_1, %tmp4241

ST_261: tmp4243 (15033)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15004  %tmp4243 = add i32 %tmp_15_169_1_2_2, %tmp_15_169_1_2_1

ST_261: tmp4244 (15034)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15005  %tmp4244 = add i32 %tmp_15_169_2_0_1, %tmp_15_169_2

ST_261: tmp4242 (15035)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15006  %tmp4242 = add i32 %tmp4243, %tmp4244

ST_261: tmp4239 (15036)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15007  %tmp4239 = add i32 %tmp4240, %tmp4242

ST_261: tmp4247 (15037)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15008  %tmp4247 = add i32 %tmp_15_169_2_1_1, %tmp_15_169_2_1

ST_261: tmp4246 (15038)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15009  %tmp4246 = add i32 %tmp_15_169_2_0_2, %tmp4247

ST_261: tmp4249 (15039)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15010  %tmp4249 = add i32 %tmp_15_169_2_2, %tmp_15_169_2_1_2

ST_261: tmp4250 (15040)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15011  %tmp4250 = add i32 %tmp_15_169_2_2_2, %tmp_15_169_2_2_1

ST_261: tmp4248 (15041)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15012  %tmp4248 = add i32 %tmp4249, %tmp4250

ST_261: tmp4245 (15042)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15013  %tmp4245 = add i32 %tmp4246, %tmp4248

ST_261: tmp4238 (15043)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15014  %tmp4238 = add i32 %tmp4239, %tmp4245

ST_261: result_3_169_2_2_2 (15044)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15015  %result_3_169_2_2_2 = add nsw i32 %tmp4226, %tmp4238

ST_261: tmp_15_169 (15046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15017  %tmp_15_169 = mul nsw i32 %A_0_load_510, %B_0_load_54

ST_261: tmp_15_170_0_0_1 (15047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15018  %tmp_15_170_0_0_1 = mul nsw i32 %A_0_load_513, %B_0_load_55

ST_261: A_0_load_516 (15048)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15019  %A_0_load_516 = load i32* %A_0_addr_516, align 4

ST_261: tmp_15_170_0_0_2 (15049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15020  %tmp_15_170_0_0_2 = mul nsw i32 %A_0_load_516, %B_0_load_56

ST_261: tmp_15_170_0_1 (15050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15021  %tmp_15_170_0_1 = mul nsw i32 %A_0_load_511, %B_0_load_57

ST_261: tmp_15_170_0_1_1 (15051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15022  %tmp_15_170_0_1_1 = mul nsw i32 %A_0_load_514, %B_0_load_58

ST_261: A_0_load_517 (15052)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15023  %A_0_load_517 = load i32* %A_0_addr_517, align 4

ST_261: tmp_15_170_0_1_2 (15053)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15024  %tmp_15_170_0_1_2 = mul nsw i32 %A_0_load_517, %B_0_load_59

ST_261: A_0_load_518 (15056)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15027  %A_0_load_518 = load i32* %A_0_addr_518, align 4

ST_261: tmp_15_170_1 (15058)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15029  %tmp_15_170_1 = mul nsw i32 %A_1_load_510, %B_1_load_54

ST_261: tmp_15_170_1_0_1 (15059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15030  %tmp_15_170_1_0_1 = mul nsw i32 %A_1_load_513, %B_1_load_55

ST_261: A_1_load_516 (15060)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15031  %A_1_load_516 = load i32* %A_1_addr_516, align 4

ST_261: tmp_15_170_1_0_2 (15061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15032  %tmp_15_170_1_0_2 = mul nsw i32 %A_1_load_516, %B_1_load_56

ST_261: tmp_15_170_1_1 (15062)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15033  %tmp_15_170_1_1 = mul nsw i32 %A_1_load_511, %B_1_load_57

ST_261: A_1_load_517 (15064)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15035  %A_1_load_517 = load i32* %A_1_addr_517, align 4

ST_261: A_1_load_518 (15068)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15039  %A_1_load_518 = load i32* %A_1_addr_518, align 4

ST_261: A_2_load_516 (15072)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15043  %A_2_load_516 = load i32* %A_2_addr_516, align 4

ST_261: A_2_load_517 (15076)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15047  %A_2_load_517 = load i32* %A_2_addr_517, align 4

ST_261: A_2_load_518 (15080)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15051  %A_2_load_518 = load i32* %A_2_addr_518, align 4

ST_261: tmp4254 (15082)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15053  %tmp4254 = add i32 %tmp_15_170_0_0_2, %tmp_15_169

ST_261: tmp4253 (15083)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15054  %tmp4253 = add i32 %tmp_15_170_0_0_1, %tmp4254

ST_261: tmp4256 (15084)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15055  %tmp4256 = add i32 %tmp_15_170_0_1_2, %tmp_15_170_0_1_1

ST_261: tmp4255 (15085)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15056  %tmp4255 = add i32 %tmp_15_170_0_1, %tmp4256

ST_261: tmp4252 (15086)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15057  %tmp4252 = add i32 %tmp4253, %tmp4255

ST_261: tmp4261 (15089)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15060  %tmp4261 = add i32 %tmp_15_170_1_0_1, %tmp_15_170_1

ST_261: tmp4262 (15090)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15061  %tmp4262 = add i32 %tmp_15_170_1_1, %tmp_15_170_1_0_2

ST_261: tmp4260 (15091)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15062  %tmp4260 = add i32 %tmp4261, %tmp4262

ST_261: A_0_load_519 (15111)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15082  %A_0_load_519 = load i32* %A_0_addr_519, align 4

ST_261: tmp_15_171_1 (15121)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15092  %tmp_15_171_1 = mul nsw i32 %A_1_load_513, %B_1_load_54

ST_261: tmp_15_171_1_0_1 (15122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15093  %tmp_15_171_1_0_1 = mul nsw i32 %A_1_load_516, %B_1_load_55

ST_261: A_1_load_519 (15123)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15094  %A_1_load_519 = load i32* %A_1_addr_519, align 4

ST_261: A_2_load_519 (15135)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15106  %A_2_load_519 = load i32* %A_2_addr_519, align 4

ST_261: tmp4286 (15152)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15123  %tmp4286 = add i32 %tmp_15_171_1_0_1, %tmp_15_171_1


 <State 262>: 8.21ns
ST_262: tmp_407 (1717)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1688  %tmp_407 = add i22 %tmp_239, 168

ST_262: tmp_409_cast (1718)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1689  %tmp_409_cast = sext i22 %tmp_407 to i64

ST_262: C_addr_168 (1719)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1690  %C_addr_168 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_409_cast

ST_262: tmp_408 (1720)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1691  %tmp_408 = add i22 %tmp_239, 169

ST_262: tmp_410_cast (1721)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1692  %tmp_410_cast = sext i22 %tmp_408 to i64

ST_262: C_addr_169 (1722)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1693  %C_addr_169 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_410_cast

ST_262: tmp_637 (2412)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2383  %tmp_637 = add i17 %tmp_464, 173

ST_262: tmp_638_cast (2413)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2384  %tmp_638_cast = sext i17 %tmp_637 to i64

ST_262: A_0_addr_520 (2414)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2385  %A_0_addr_520 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_638_cast

ST_262: A_1_addr_520 (2738)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2709  %A_1_addr_520 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_638_cast

ST_262: A_2_addr_520 (2962)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2933  %A_2_addr_520 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_638_cast

ST_262: tmp_863 (3546)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3517  %tmp_863 = add i17 %tmp_690, 173

ST_262: tmp_864_cast (3547)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3518  %tmp_864_cast = sext i17 %tmp_863 to i64

ST_262: A_0_addr_521 (3548)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3519  %A_0_addr_521 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_864_cast

ST_262: A_1_addr_521 (3872)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3843  %A_1_addr_521 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_864_cast

ST_262: A_2_addr_521 (4096)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4067  %A_2_addr_521 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_864_cast

ST_262: StgValue_16411 (14982)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14953  store i32 %result_3_168_2_2_2, i32* %C_addr_168, align 4

ST_262: StgValue_16412 (15045)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15016  store i32 %result_3_169_2_2_2, i32* %C_addr_169, align 4

ST_262: tmp_15_170_0_2 (15054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15025  %tmp_15_170_0_2 = mul nsw i32 %A_0_load_512, %B_0_load_60

ST_262: tmp_15_170_0_2_1 (15055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15026  %tmp_15_170_0_2_1 = mul nsw i32 %A_0_load_515, %B_0_load_61

ST_262: A_0_load_518 (15056)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15027  %A_0_load_518 = load i32* %A_0_addr_518, align 4

ST_262: tmp_15_170_0_2_2 (15057)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15028  %tmp_15_170_0_2_2 = mul nsw i32 %A_0_load_518, %B_0_load_62

ST_262: tmp_15_170_1_1_1 (15063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15034  %tmp_15_170_1_1_1 = mul nsw i32 %A_1_load_514, %B_1_load_58

ST_262: tmp_15_170_1_1_2 (15065)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15036  %tmp_15_170_1_1_2 = mul nsw i32 %A_1_load_517, %B_1_load_59

ST_262: tmp_15_170_1_2 (15066)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15037  %tmp_15_170_1_2 = mul nsw i32 %A_1_load_512, %B_1_load_60

ST_262: tmp_15_170_1_2_1 (15067)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15038  %tmp_15_170_1_2_1 = mul nsw i32 %A_1_load_515, %B_1_load_61

ST_262: A_1_load_518 (15068)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15039  %A_1_load_518 = load i32* %A_1_addr_518, align 4

ST_262: tmp_15_170_1_2_2 (15069)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15040  %tmp_15_170_1_2_2 = mul nsw i32 %A_1_load_518, %B_1_load_62

ST_262: tmp_15_170_2 (15070)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15041  %tmp_15_170_2 = mul nsw i32 %A_2_load_510, %B_2_load_54

ST_262: tmp_15_170_2_0_1 (15071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15042  %tmp_15_170_2_0_1 = mul nsw i32 %A_2_load_513, %B_2_load_55

ST_262: tmp_15_170_2_0_2 (15073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15044  %tmp_15_170_2_0_2 = mul nsw i32 %A_2_load_516, %B_2_load_56

ST_262: tmp_15_170_2_1 (15074)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15045  %tmp_15_170_2_1 = mul nsw i32 %A_2_load_511, %B_2_load_57

ST_262: tmp_15_170_2_1_1 (15075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15046  %tmp_15_170_2_1_1 = mul nsw i32 %A_2_load_514, %B_2_load_58

ST_262: tmp_15_170_2_1_2 (15077)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15048  %tmp_15_170_2_1_2 = mul nsw i32 %A_2_load_517, %B_2_load_59

ST_262: tmp_15_170_2_2 (15078)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15049  %tmp_15_170_2_2 = mul nsw i32 %A_2_load_512, %B_2_load_60

ST_262: tmp_15_170_2_2_1 (15079)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15050  %tmp_15_170_2_2_1 = mul nsw i32 %A_2_load_515, %B_2_load_61

ST_262: A_2_load_518 (15080)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15051  %A_2_load_518 = load i32* %A_2_addr_518, align 4

ST_262: tmp_15_170_2_2_2 (15081)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15052  %tmp_15_170_2_2_2 = mul nsw i32 %A_2_load_518, %B_2_load_62

ST_262: tmp4259 (15087)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15058  %tmp4259 = add i32 %tmp_15_170_0_2_2, %tmp_15_170_0_2_1

ST_262: tmp4258 (15088)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15059  %tmp4258 = add i32 %tmp_15_170_0_2, %tmp4259

ST_262: tmp4257 (15092)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15063  %tmp4257 = add i32 %tmp4258, %tmp4260

ST_262: tmp4251 (15093)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15064  %tmp4251 = add i32 %tmp4252, %tmp4257

ST_262: tmp4266 (15094)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15065  %tmp4266 = add i32 %tmp_15_170_1_2, %tmp_15_170_1_1_2

ST_262: tmp4265 (15095)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15066  %tmp4265 = add i32 %tmp_15_170_1_1_1, %tmp4266

ST_262: tmp4268 (15096)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15067  %tmp4268 = add i32 %tmp_15_170_1_2_2, %tmp_15_170_1_2_1

ST_262: tmp4269 (15097)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15068  %tmp4269 = add i32 %tmp_15_170_2_0_1, %tmp_15_170_2

ST_262: tmp4267 (15098)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15069  %tmp4267 = add i32 %tmp4268, %tmp4269

ST_262: tmp4264 (15099)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15070  %tmp4264 = add i32 %tmp4265, %tmp4267

ST_262: tmp4272 (15100)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15071  %tmp4272 = add i32 %tmp_15_170_2_1_1, %tmp_15_170_2_1

ST_262: tmp4271 (15101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15072  %tmp4271 = add i32 %tmp_15_170_2_0_2, %tmp4272

ST_262: tmp4274 (15102)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15073  %tmp4274 = add i32 %tmp_15_170_2_2, %tmp_15_170_2_1_2

ST_262: tmp4275 (15103)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15074  %tmp4275 = add i32 %tmp_15_170_2_2_2, %tmp_15_170_2_2_1

ST_262: tmp4273 (15104)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15075  %tmp4273 = add i32 %tmp4274, %tmp4275

ST_262: tmp4270 (15105)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15076  %tmp4270 = add i32 %tmp4271, %tmp4273

ST_262: tmp4263 (15106)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15077  %tmp4263 = add i32 %tmp4264, %tmp4270

ST_262: result_3_170_2_2_2 (15107)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15078  %result_3_170_2_2_2 = add nsw i32 %tmp4251, %tmp4263

ST_262: A_0_load_519 (15111)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15082  %A_0_load_519 = load i32* %A_0_addr_519, align 4

ST_262: A_0_load_520 (15115)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15086  %A_0_load_520 = load i32* %A_0_addr_520, align 4

ST_262: A_0_load_521 (15119)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15090  %A_0_load_521 = load i32* %A_0_addr_521, align 4

ST_262: A_1_load_519 (15123)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15094  %A_1_load_519 = load i32* %A_1_addr_519, align 4

ST_262: tmp_15_171_1_0_2 (15124)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15095  %tmp_15_171_1_0_2 = mul nsw i32 %A_1_load_519, %B_1_load_56

ST_262: tmp_15_171_1_1 (15125)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15096  %tmp_15_171_1_1 = mul nsw i32 %A_1_load_514, %B_1_load_57

ST_262: A_1_load_520 (15127)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15098  %A_1_load_520 = load i32* %A_1_addr_520, align 4

ST_262: A_1_load_521 (15131)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15102  %A_1_load_521 = load i32* %A_1_addr_521, align 4

ST_262: A_2_load_519 (15135)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15106  %A_2_load_519 = load i32* %A_2_addr_519, align 4

ST_262: A_2_load_520 (15139)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15110  %A_2_load_520 = load i32* %A_2_addr_520, align 4

ST_262: A_2_load_521 (15143)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15114  %A_2_load_521 = load i32* %A_2_addr_521, align 4

ST_262: tmp4287 (15153)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15124  %tmp4287 = add i32 %tmp_15_171_1_1, %tmp_15_171_1_0_2

ST_262: tmp4285 (15154)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15125  %tmp4285 = add i32 %tmp4286, %tmp4287


 <State 263>: 8.21ns
ST_263: tmp_188 (613)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:584  %tmp_188 = add i17 %tmp_14, 174

ST_263: tmp_190_cast (614)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:585  %tmp_190_cast = sext i17 %tmp_188 to i64

ST_263: A_0_addr_522 (615)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:586  %A_0_addr_522 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_190_cast

ST_263: A_1_addr_522 (937)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:908  %A_1_addr_522 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_190_cast

ST_263: A_2_addr_522 (1161)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1132  %A_2_addr_522 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_190_cast

ST_263: tmp_409 (1723)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1694  %tmp_409 = add i22 %tmp_239, 170

ST_263: tmp_411_cast (1724)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1695  %tmp_411_cast = sext i22 %tmp_409 to i64

ST_263: C_addr_170 (1725)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1696  %C_addr_170 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_411_cast

ST_263: tmp_638 (2415)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2386  %tmp_638 = add i17 %tmp_464, 174

ST_263: tmp_639_cast (2416)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2387  %tmp_639_cast = sext i17 %tmp_638 to i64

ST_263: A_0_addr_523 (2417)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2388  %A_0_addr_523 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_639_cast

ST_263: A_1_addr_523 (2739)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2710  %A_1_addr_523 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_639_cast

ST_263: A_2_addr_523 (2963)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2934  %A_2_addr_523 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_639_cast

ST_263: StgValue_16477 (14982)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:14953  store i32 %result_3_168_2_2_2, i32* %C_addr_168, align 4

ST_263: StgValue_16478 (15045)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15016  store i32 %result_3_169_2_2_2, i32* %C_addr_169, align 4

ST_263: StgValue_16479 (15108)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15079  store i32 %result_3_170_2_2_2, i32* %C_addr_170, align 4

ST_263: tmp_15_170 (15109)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15080  %tmp_15_170 = mul nsw i32 %A_0_load_513, %B_0_load_54

ST_263: tmp_15_171_0_0_1 (15110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15081  %tmp_15_171_0_0_1 = mul nsw i32 %A_0_load_516, %B_0_load_55

ST_263: tmp_15_171_0_0_2 (15112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15083  %tmp_15_171_0_0_2 = mul nsw i32 %A_0_load_519, %B_0_load_56

ST_263: tmp_15_171_0_1 (15113)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15084  %tmp_15_171_0_1 = mul nsw i32 %A_0_load_514, %B_0_load_57

ST_263: tmp_15_171_0_1_1 (15114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15085  %tmp_15_171_0_1_1 = mul nsw i32 %A_0_load_517, %B_0_load_58

ST_263: A_0_load_520 (15115)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15086  %A_0_load_520 = load i32* %A_0_addr_520, align 4

ST_263: tmp_15_171_0_1_2 (15116)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15087  %tmp_15_171_0_1_2 = mul nsw i32 %A_0_load_520, %B_0_load_59

ST_263: tmp_15_171_0_2 (15117)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15088  %tmp_15_171_0_2 = mul nsw i32 %A_0_load_515, %B_0_load_60

ST_263: tmp_15_171_0_2_1 (15118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15089  %tmp_15_171_0_2_1 = mul nsw i32 %A_0_load_518, %B_0_load_61

ST_263: A_0_load_521 (15119)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15090  %A_0_load_521 = load i32* %A_0_addr_521, align 4

ST_263: tmp_15_171_0_2_2 (15120)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15091  %tmp_15_171_0_2_2 = mul nsw i32 %A_0_load_521, %B_0_load_62

ST_263: tmp_15_171_1_1_1 (15126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15097  %tmp_15_171_1_1_1 = mul nsw i32 %A_1_load_517, %B_1_load_58

ST_263: A_1_load_520 (15127)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15098  %A_1_load_520 = load i32* %A_1_addr_520, align 4

ST_263: tmp_15_171_1_1_2 (15128)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15099  %tmp_15_171_1_1_2 = mul nsw i32 %A_1_load_520, %B_1_load_59

ST_263: tmp_15_171_1_2 (15129)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15100  %tmp_15_171_1_2 = mul nsw i32 %A_1_load_515, %B_1_load_60

ST_263: tmp_15_171_1_2_1 (15130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15101  %tmp_15_171_1_2_1 = mul nsw i32 %A_1_load_518, %B_1_load_61

ST_263: A_1_load_521 (15131)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15102  %A_1_load_521 = load i32* %A_1_addr_521, align 4

ST_263: tmp_15_171_1_2_2 (15132)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15103  %tmp_15_171_1_2_2 = mul nsw i32 %A_1_load_521, %B_1_load_62

ST_263: tmp_15_171_2 (15133)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15104  %tmp_15_171_2 = mul nsw i32 %A_2_load_513, %B_2_load_54

ST_263: tmp_15_171_2_0_1 (15134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15105  %tmp_15_171_2_0_1 = mul nsw i32 %A_2_load_516, %B_2_load_55

ST_263: tmp_15_171_2_0_2 (15136)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15107  %tmp_15_171_2_0_2 = mul nsw i32 %A_2_load_519, %B_2_load_56

ST_263: tmp_15_171_2_1 (15137)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15108  %tmp_15_171_2_1 = mul nsw i32 %A_2_load_514, %B_2_load_57

ST_263: tmp_15_171_2_1_1 (15138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15109  %tmp_15_171_2_1_1 = mul nsw i32 %A_2_load_517, %B_2_load_58

ST_263: A_2_load_520 (15139)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15110  %A_2_load_520 = load i32* %A_2_addr_520, align 4

ST_263: tmp_15_171_2_1_2 (15140)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15111  %tmp_15_171_2_1_2 = mul nsw i32 %A_2_load_520, %B_2_load_59

ST_263: tmp_15_171_2_2 (15141)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15112  %tmp_15_171_2_2 = mul nsw i32 %A_2_load_515, %B_2_load_60

ST_263: tmp_15_171_2_2_1 (15142)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15113  %tmp_15_171_2_2_1 = mul nsw i32 %A_2_load_518, %B_2_load_61

ST_263: A_2_load_521 (15143)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15114  %A_2_load_521 = load i32* %A_2_addr_521, align 4

ST_263: tmp_15_171_2_2_2 (15144)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15115  %tmp_15_171_2_2_2 = mul nsw i32 %A_2_load_521, %B_2_load_62

ST_263: tmp4279 (15145)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15116  %tmp4279 = add i32 %tmp_15_171_0_0_2, %tmp_15_170

ST_263: tmp4278 (15146)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15117  %tmp4278 = add i32 %tmp_15_171_0_0_1, %tmp4279

ST_263: tmp4281 (15147)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15118  %tmp4281 = add i32 %tmp_15_171_0_1_2, %tmp_15_171_0_1_1

ST_263: tmp4280 (15148)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15119  %tmp4280 = add i32 %tmp_15_171_0_1, %tmp4281

ST_263: tmp4277 (15149)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15120  %tmp4277 = add i32 %tmp4278, %tmp4280

ST_263: tmp4284 (15150)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15121  %tmp4284 = add i32 %tmp_15_171_0_2_2, %tmp_15_171_0_2_1

ST_263: tmp4283 (15151)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15122  %tmp4283 = add i32 %tmp_15_171_0_2, %tmp4284

ST_263: tmp4282 (15155)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15126  %tmp4282 = add i32 %tmp4283, %tmp4285

ST_263: tmp4276 (15156)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15127  %tmp4276 = add i32 %tmp4277, %tmp4282

ST_263: tmp4291 (15157)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15128  %tmp4291 = add i32 %tmp_15_171_1_2, %tmp_15_171_1_1_2

ST_263: tmp4290 (15158)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15129  %tmp4290 = add i32 %tmp_15_171_1_1_1, %tmp4291

ST_263: tmp4293 (15159)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15130  %tmp4293 = add i32 %tmp_15_171_1_2_2, %tmp_15_171_1_2_1

ST_263: tmp4294 (15160)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15131  %tmp4294 = add i32 %tmp_15_171_2_0_1, %tmp_15_171_2

ST_263: tmp4292 (15161)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15132  %tmp4292 = add i32 %tmp4293, %tmp4294

ST_263: tmp4289 (15162)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15133  %tmp4289 = add i32 %tmp4290, %tmp4292

ST_263: tmp4297 (15163)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15134  %tmp4297 = add i32 %tmp_15_171_2_1_1, %tmp_15_171_2_1

ST_263: tmp4296 (15164)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15135  %tmp4296 = add i32 %tmp_15_171_2_0_2, %tmp4297

ST_263: tmp4299 (15165)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15136  %tmp4299 = add i32 %tmp_15_171_2_2, %tmp_15_171_2_1_2

ST_263: tmp4300 (15166)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15137  %tmp4300 = add i32 %tmp_15_171_2_2_2, %tmp_15_171_2_2_1

ST_263: tmp4298 (15167)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15138  %tmp4298 = add i32 %tmp4299, %tmp4300

ST_263: tmp4295 (15168)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15139  %tmp4295 = add i32 %tmp4296, %tmp4298

ST_263: tmp4288 (15169)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15140  %tmp4288 = add i32 %tmp4289, %tmp4295

ST_263: result_3_171_2_2_2 (15170)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15141  %result_3_171_2_2_2 = add nsw i32 %tmp4276, %tmp4288

ST_263: A_0_load_522 (15174)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15145  %A_0_load_522 = load i32* %A_0_addr_522, align 4

ST_263: A_0_load_523 (15178)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15149  %A_0_load_523 = load i32* %A_0_addr_523, align 4

ST_263: A_1_load_522 (15186)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15157  %A_1_load_522 = load i32* %A_1_addr_522, align 4

ST_263: A_1_load_523 (15190)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15161  %A_1_load_523 = load i32* %A_1_addr_523, align 4

ST_263: A_2_load_522 (15198)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15169  %A_2_load_522 = load i32* %A_2_addr_522, align 4

ST_263: A_2_load_523 (15202)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15173  %A_2_load_523 = load i32* %A_2_addr_523, align 4


 <State 264>: 7.32ns
ST_264: tmp_189 (616)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:587  %tmp_189 = add i17 %tmp_14, 175

ST_264: tmp_191_cast (617)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:588  %tmp_191_cast = sext i17 %tmp_189 to i64

ST_264: A_0_addr_525 (618)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:589  %A_0_addr_525 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_191_cast

ST_264: A_1_addr_525 (938)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:909  %A_1_addr_525 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_191_cast

ST_264: A_2_addr_525 (1162)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1133  %A_2_addr_525 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_191_cast

ST_264: tmp_410 (1726)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1697  %tmp_410 = add i22 %tmp_239, 171

ST_264: tmp_412_cast (1727)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1698  %tmp_412_cast = sext i22 %tmp_410 to i64

ST_264: C_addr_171 (1728)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1699  %C_addr_171 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_412_cast

ST_264: tmp_864 (3549)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3520  %tmp_864 = add i17 %tmp_690, 174

ST_264: tmp_865_cast (3550)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3521  %tmp_865_cast = sext i17 %tmp_864 to i64

ST_264: A_0_addr_524 (3551)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3522  %A_0_addr_524 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_865_cast

ST_264: A_1_addr_524 (3873)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3844  %A_1_addr_524 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_865_cast

ST_264: A_2_addr_524 (4097)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4068  %A_2_addr_524 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_865_cast

ST_264: StgValue_16551 (15108)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15079  store i32 %result_3_170_2_2_2, i32* %C_addr_170, align 4

ST_264: StgValue_16552 (15171)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15142  store i32 %result_3_171_2_2_2, i32* %C_addr_171, align 4

ST_264: tmp_15_171 (15172)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15143  %tmp_15_171 = mul nsw i32 %A_0_load_516, %B_0_load_54

ST_264: tmp_15_172_0_0_1 (15173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15144  %tmp_15_172_0_0_1 = mul nsw i32 %A_0_load_519, %B_0_load_55

ST_264: A_0_load_522 (15174)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15145  %A_0_load_522 = load i32* %A_0_addr_522, align 4

ST_264: tmp_15_172_0_0_2 (15175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15146  %tmp_15_172_0_0_2 = mul nsw i32 %A_0_load_522, %B_0_load_56

ST_264: tmp_15_172_0_1 (15176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15147  %tmp_15_172_0_1 = mul nsw i32 %A_0_load_517, %B_0_load_57

ST_264: tmp_15_172_0_1_1 (15177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15148  %tmp_15_172_0_1_1 = mul nsw i32 %A_0_load_520, %B_0_load_58

ST_264: A_0_load_523 (15178)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15149  %A_0_load_523 = load i32* %A_0_addr_523, align 4

ST_264: tmp_15_172_0_1_2 (15179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15150  %tmp_15_172_0_1_2 = mul nsw i32 %A_0_load_523, %B_0_load_59

ST_264: A_0_load_524 (15182)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15153  %A_0_load_524 = load i32* %A_0_addr_524, align 4

ST_264: tmp_15_172_1 (15184)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15155  %tmp_15_172_1 = mul nsw i32 %A_1_load_516, %B_1_load_54

ST_264: tmp_15_172_1_0_1 (15185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15156  %tmp_15_172_1_0_1 = mul nsw i32 %A_1_load_519, %B_1_load_55

ST_264: A_1_load_522 (15186)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15157  %A_1_load_522 = load i32* %A_1_addr_522, align 4

ST_264: tmp_15_172_1_0_2 (15187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15158  %tmp_15_172_1_0_2 = mul nsw i32 %A_1_load_522, %B_1_load_56

ST_264: tmp_15_172_1_1 (15188)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15159  %tmp_15_172_1_1 = mul nsw i32 %A_1_load_517, %B_1_load_57

ST_264: A_1_load_523 (15190)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15161  %A_1_load_523 = load i32* %A_1_addr_523, align 4

ST_264: A_1_load_524 (15194)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15165  %A_1_load_524 = load i32* %A_1_addr_524, align 4

ST_264: A_2_load_522 (15198)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15169  %A_2_load_522 = load i32* %A_2_addr_522, align 4

ST_264: A_2_load_523 (15202)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15173  %A_2_load_523 = load i32* %A_2_addr_523, align 4

ST_264: A_2_load_524 (15206)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15177  %A_2_load_524 = load i32* %A_2_addr_524, align 4

ST_264: tmp4304 (15208)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15179  %tmp4304 = add i32 %tmp_15_172_0_0_2, %tmp_15_171

ST_264: tmp4303 (15209)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15180  %tmp4303 = add i32 %tmp_15_172_0_0_1, %tmp4304

ST_264: tmp4306 (15210)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15181  %tmp4306 = add i32 %tmp_15_172_0_1_2, %tmp_15_172_0_1_1

ST_264: tmp4305 (15211)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15182  %tmp4305 = add i32 %tmp_15_172_0_1, %tmp4306

ST_264: tmp4302 (15212)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15183  %tmp4302 = add i32 %tmp4303, %tmp4305

ST_264: tmp4311 (15215)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15186  %tmp4311 = add i32 %tmp_15_172_1_0_1, %tmp_15_172_1

ST_264: tmp4312 (15216)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15187  %tmp4312 = add i32 %tmp_15_172_1_1, %tmp_15_172_1_0_2

ST_264: tmp4310 (15217)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15188  %tmp4310 = add i32 %tmp4311, %tmp4312

ST_264: A_0_load_525 (15237)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15208  %A_0_load_525 = load i32* %A_0_addr_525, align 4

ST_264: A_1_load_525 (15249)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15220  %A_1_load_525 = load i32* %A_1_addr_525, align 4

ST_264: A_2_load_525 (15261)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15232  %A_2_load_525 = load i32* %A_2_addr_525, align 4


 <State 265>: 8.21ns
ST_265: tmp_639 (2418)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2389  %tmp_639 = add i17 %tmp_464, 175

ST_265: tmp_640_cast (2419)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2390  %tmp_640_cast = sext i17 %tmp_639 to i64

ST_265: A_0_addr_526 (2420)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2391  %A_0_addr_526 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_640_cast

ST_265: A_1_addr_526 (2740)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2711  %A_1_addr_526 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_640_cast

ST_265: A_2_addr_526 (2964)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2935  %A_2_addr_526 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_640_cast

ST_265: tmp_865 (3552)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3523  %tmp_865 = add i17 %tmp_690, 175

ST_265: tmp_866_cast (3553)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3524  %tmp_866_cast = sext i17 %tmp_865 to i64

ST_265: A_0_addr_527 (3554)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3525  %A_0_addr_527 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_866_cast

ST_265: A_1_addr_527 (3874)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3845  %A_1_addr_527 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_866_cast

ST_265: A_2_addr_527 (4098)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4069  %A_2_addr_527 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_866_cast

ST_265: StgValue_16593 (15171)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15142  store i32 %result_3_171_2_2_2, i32* %C_addr_171, align 4

ST_265: tmp_15_172_0_2 (15180)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15151  %tmp_15_172_0_2 = mul nsw i32 %A_0_load_518, %B_0_load_60

ST_265: tmp_15_172_0_2_1 (15181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15152  %tmp_15_172_0_2_1 = mul nsw i32 %A_0_load_521, %B_0_load_61

ST_265: A_0_load_524 (15182)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15153  %A_0_load_524 = load i32* %A_0_addr_524, align 4

ST_265: tmp_15_172_0_2_2 (15183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15154  %tmp_15_172_0_2_2 = mul nsw i32 %A_0_load_524, %B_0_load_62

ST_265: tmp_15_172_1_1_1 (15189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15160  %tmp_15_172_1_1_1 = mul nsw i32 %A_1_load_520, %B_1_load_58

ST_265: tmp_15_172_1_1_2 (15191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15162  %tmp_15_172_1_1_2 = mul nsw i32 %A_1_load_523, %B_1_load_59

ST_265: tmp_15_172_1_2 (15192)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15163  %tmp_15_172_1_2 = mul nsw i32 %A_1_load_518, %B_1_load_60

ST_265: tmp_15_172_1_2_1 (15193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15164  %tmp_15_172_1_2_1 = mul nsw i32 %A_1_load_521, %B_1_load_61

ST_265: A_1_load_524 (15194)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15165  %A_1_load_524 = load i32* %A_1_addr_524, align 4

ST_265: tmp_15_172_1_2_2 (15195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15166  %tmp_15_172_1_2_2 = mul nsw i32 %A_1_load_524, %B_1_load_62

ST_265: tmp_15_172_2 (15196)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15167  %tmp_15_172_2 = mul nsw i32 %A_2_load_516, %B_2_load_54

ST_265: tmp_15_172_2_0_1 (15197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15168  %tmp_15_172_2_0_1 = mul nsw i32 %A_2_load_519, %B_2_load_55

ST_265: tmp_15_172_2_0_2 (15199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15170  %tmp_15_172_2_0_2 = mul nsw i32 %A_2_load_522, %B_2_load_56

ST_265: tmp_15_172_2_1 (15200)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15171  %tmp_15_172_2_1 = mul nsw i32 %A_2_load_517, %B_2_load_57

ST_265: tmp_15_172_2_1_1 (15201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15172  %tmp_15_172_2_1_1 = mul nsw i32 %A_2_load_520, %B_2_load_58

ST_265: tmp_15_172_2_1_2 (15203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15174  %tmp_15_172_2_1_2 = mul nsw i32 %A_2_load_523, %B_2_load_59

ST_265: tmp_15_172_2_2 (15204)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15175  %tmp_15_172_2_2 = mul nsw i32 %A_2_load_518, %B_2_load_60

ST_265: tmp_15_172_2_2_1 (15205)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15176  %tmp_15_172_2_2_1 = mul nsw i32 %A_2_load_521, %B_2_load_61

ST_265: A_2_load_524 (15206)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15177  %A_2_load_524 = load i32* %A_2_addr_524, align 4

ST_265: tmp_15_172_2_2_2 (15207)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15178  %tmp_15_172_2_2_2 = mul nsw i32 %A_2_load_524, %B_2_load_62

ST_265: tmp4309 (15213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15184  %tmp4309 = add i32 %tmp_15_172_0_2_2, %tmp_15_172_0_2_1

ST_265: tmp4308 (15214)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15185  %tmp4308 = add i32 %tmp_15_172_0_2, %tmp4309

ST_265: tmp4307 (15218)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15189  %tmp4307 = add i32 %tmp4308, %tmp4310

ST_265: tmp4301 (15219)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15190  %tmp4301 = add i32 %tmp4302, %tmp4307

ST_265: tmp4316 (15220)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15191  %tmp4316 = add i32 %tmp_15_172_1_2, %tmp_15_172_1_1_2

ST_265: tmp4315 (15221)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15192  %tmp4315 = add i32 %tmp_15_172_1_1_1, %tmp4316

ST_265: tmp4318 (15222)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15193  %tmp4318 = add i32 %tmp_15_172_1_2_2, %tmp_15_172_1_2_1

ST_265: tmp4319 (15223)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15194  %tmp4319 = add i32 %tmp_15_172_2_0_1, %tmp_15_172_2

ST_265: tmp4317 (15224)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15195  %tmp4317 = add i32 %tmp4318, %tmp4319

ST_265: tmp4314 (15225)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15196  %tmp4314 = add i32 %tmp4315, %tmp4317

ST_265: tmp4322 (15226)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15197  %tmp4322 = add i32 %tmp_15_172_2_1_1, %tmp_15_172_2_1

ST_265: tmp4321 (15227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15198  %tmp4321 = add i32 %tmp_15_172_2_0_2, %tmp4322

ST_265: tmp4324 (15228)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15199  %tmp4324 = add i32 %tmp_15_172_2_2, %tmp_15_172_2_1_2

ST_265: tmp4325 (15229)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15200  %tmp4325 = add i32 %tmp_15_172_2_2_2, %tmp_15_172_2_2_1

ST_265: tmp4323 (15230)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15201  %tmp4323 = add i32 %tmp4324, %tmp4325

ST_265: tmp4320 (15231)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15202  %tmp4320 = add i32 %tmp4321, %tmp4323

ST_265: tmp4313 (15232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15203  %tmp4313 = add i32 %tmp4314, %tmp4320

ST_265: result_3_172_2_2_2 (15233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15204  %result_3_172_2_2_2 = add nsw i32 %tmp4301, %tmp4313

ST_265: A_0_load_525 (15237)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15208  %A_0_load_525 = load i32* %A_0_addr_525, align 4

ST_265: A_0_load_526 (15241)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15212  %A_0_load_526 = load i32* %A_0_addr_526, align 4

ST_265: A_0_load_527 (15245)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15216  %A_0_load_527 = load i32* %A_0_addr_527, align 4

ST_265: tmp_15_173_1 (15247)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15218  %tmp_15_173_1 = mul nsw i32 %A_1_load_519, %B_1_load_54

ST_265: tmp_15_173_1_0_1 (15248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15219  %tmp_15_173_1_0_1 = mul nsw i32 %A_1_load_522, %B_1_load_55

ST_265: A_1_load_525 (15249)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15220  %A_1_load_525 = load i32* %A_1_addr_525, align 4

ST_265: tmp_15_173_1_0_2 (15250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15221  %tmp_15_173_1_0_2 = mul nsw i32 %A_1_load_525, %B_1_load_56

ST_265: tmp_15_173_1_1 (15251)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15222  %tmp_15_173_1_1 = mul nsw i32 %A_1_load_520, %B_1_load_57

ST_265: A_1_load_526 (15253)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15224  %A_1_load_526 = load i32* %A_1_addr_526, align 4

ST_265: A_1_load_527 (15257)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15228  %A_1_load_527 = load i32* %A_1_addr_527, align 4

ST_265: A_2_load_525 (15261)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15232  %A_2_load_525 = load i32* %A_2_addr_525, align 4

ST_265: A_2_load_526 (15265)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15236  %A_2_load_526 = load i32* %A_2_addr_526, align 4

ST_265: A_2_load_527 (15269)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15240  %A_2_load_527 = load i32* %A_2_addr_527, align 4

ST_265: tmp4336 (15278)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15249  %tmp4336 = add i32 %tmp_15_173_1_0_1, %tmp_15_173_1

ST_265: tmp4337 (15279)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15250  %tmp4337 = add i32 %tmp_15_173_1_1, %tmp_15_173_1_0_2

ST_265: tmp4335 (15280)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15251  %tmp4335 = add i32 %tmp4336, %tmp4337


 <State 266>: 8.21ns
ST_266: tmp_190 (619)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:590  %tmp_190 = add i17 %tmp_14, 176

ST_266: tmp_192_cast (620)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:591  %tmp_192_cast = sext i17 %tmp_190 to i64

ST_266: A_0_addr_528 (621)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:592  %A_0_addr_528 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_192_cast

ST_266: A_1_addr_528 (939)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:910  %A_1_addr_528 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_192_cast

ST_266: A_2_addr_528 (1163)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1134  %A_2_addr_528 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_192_cast

ST_266: tmp_411 (1729)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1700  %tmp_411 = add i22 %tmp_239, 172

ST_266: tmp_413_cast (1730)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1701  %tmp_413_cast = sext i22 %tmp_411 to i64

ST_266: C_addr_172 (1731)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1702  %C_addr_172 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_413_cast

ST_266: tmp_640 (2421)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2392  %tmp_640 = add i17 %tmp_464, 176

ST_266: tmp_641_cast (2422)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2393  %tmp_641_cast = sext i17 %tmp_640 to i64

ST_266: A_0_addr_529 (2423)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2394  %A_0_addr_529 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_641_cast

ST_266: A_1_addr_529 (2741)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2712  %A_1_addr_529 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_641_cast

ST_266: A_2_addr_529 (2965)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2936  %A_2_addr_529 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_641_cast

ST_266: StgValue_16661 (15234)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15205  store i32 %result_3_172_2_2_2, i32* %C_addr_172, align 4

ST_266: tmp_15_172 (15235)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15206  %tmp_15_172 = mul nsw i32 %A_0_load_519, %B_0_load_54

ST_266: tmp_15_173_0_0_1 (15236)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15207  %tmp_15_173_0_0_1 = mul nsw i32 %A_0_load_522, %B_0_load_55

ST_266: tmp_15_173_0_0_2 (15238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15209  %tmp_15_173_0_0_2 = mul nsw i32 %A_0_load_525, %B_0_load_56

ST_266: tmp_15_173_0_1 (15239)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15210  %tmp_15_173_0_1 = mul nsw i32 %A_0_load_520, %B_0_load_57

ST_266: tmp_15_173_0_1_1 (15240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15211  %tmp_15_173_0_1_1 = mul nsw i32 %A_0_load_523, %B_0_load_58

ST_266: A_0_load_526 (15241)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15212  %A_0_load_526 = load i32* %A_0_addr_526, align 4

ST_266: tmp_15_173_0_1_2 (15242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15213  %tmp_15_173_0_1_2 = mul nsw i32 %A_0_load_526, %B_0_load_59

ST_266: tmp_15_173_0_2 (15243)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15214  %tmp_15_173_0_2 = mul nsw i32 %A_0_load_521, %B_0_load_60

ST_266: tmp_15_173_0_2_1 (15244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15215  %tmp_15_173_0_2_1 = mul nsw i32 %A_0_load_524, %B_0_load_61

ST_266: A_0_load_527 (15245)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15216  %A_0_load_527 = load i32* %A_0_addr_527, align 4

ST_266: tmp_15_173_0_2_2 (15246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15217  %tmp_15_173_0_2_2 = mul nsw i32 %A_0_load_527, %B_0_load_62

ST_266: tmp_15_173_1_1_1 (15252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15223  %tmp_15_173_1_1_1 = mul nsw i32 %A_1_load_523, %B_1_load_58

ST_266: A_1_load_526 (15253)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15224  %A_1_load_526 = load i32* %A_1_addr_526, align 4

ST_266: tmp_15_173_1_1_2 (15254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15225  %tmp_15_173_1_1_2 = mul nsw i32 %A_1_load_526, %B_1_load_59

ST_266: tmp_15_173_1_2 (15255)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15226  %tmp_15_173_1_2 = mul nsw i32 %A_1_load_521, %B_1_load_60

ST_266: tmp_15_173_1_2_1 (15256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15227  %tmp_15_173_1_2_1 = mul nsw i32 %A_1_load_524, %B_1_load_61

ST_266: A_1_load_527 (15257)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15228  %A_1_load_527 = load i32* %A_1_addr_527, align 4

ST_266: tmp_15_173_1_2_2 (15258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15229  %tmp_15_173_1_2_2 = mul nsw i32 %A_1_load_527, %B_1_load_62

ST_266: tmp_15_173_2 (15259)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15230  %tmp_15_173_2 = mul nsw i32 %A_2_load_519, %B_2_load_54

ST_266: tmp_15_173_2_0_1 (15260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15231  %tmp_15_173_2_0_1 = mul nsw i32 %A_2_load_522, %B_2_load_55

ST_266: tmp_15_173_2_0_2 (15262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15233  %tmp_15_173_2_0_2 = mul nsw i32 %A_2_load_525, %B_2_load_56

ST_266: tmp_15_173_2_1 (15263)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15234  %tmp_15_173_2_1 = mul nsw i32 %A_2_load_520, %B_2_load_57

ST_266: tmp_15_173_2_1_1 (15264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15235  %tmp_15_173_2_1_1 = mul nsw i32 %A_2_load_523, %B_2_load_58

ST_266: A_2_load_526 (15265)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15236  %A_2_load_526 = load i32* %A_2_addr_526, align 4

ST_266: tmp_15_173_2_1_2 (15266)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15237  %tmp_15_173_2_1_2 = mul nsw i32 %A_2_load_526, %B_2_load_59

ST_266: tmp_15_173_2_2 (15267)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15238  %tmp_15_173_2_2 = mul nsw i32 %A_2_load_521, %B_2_load_60

ST_266: tmp_15_173_2_2_1 (15268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15239  %tmp_15_173_2_2_1 = mul nsw i32 %A_2_load_524, %B_2_load_61

ST_266: A_2_load_527 (15269)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15240  %A_2_load_527 = load i32* %A_2_addr_527, align 4

ST_266: tmp_15_173_2_2_2 (15270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15241  %tmp_15_173_2_2_2 = mul nsw i32 %A_2_load_527, %B_2_load_62

ST_266: tmp4329 (15271)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15242  %tmp4329 = add i32 %tmp_15_173_0_0_2, %tmp_15_172

ST_266: tmp4328 (15272)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15243  %tmp4328 = add i32 %tmp_15_173_0_0_1, %tmp4329

ST_266: tmp4331 (15273)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15244  %tmp4331 = add i32 %tmp_15_173_0_1_2, %tmp_15_173_0_1_1

ST_266: tmp4330 (15274)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15245  %tmp4330 = add i32 %tmp_15_173_0_1, %tmp4331

ST_266: tmp4327 (15275)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15246  %tmp4327 = add i32 %tmp4328, %tmp4330

ST_266: tmp4334 (15276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15247  %tmp4334 = add i32 %tmp_15_173_0_2_2, %tmp_15_173_0_2_1

ST_266: tmp4333 (15277)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15248  %tmp4333 = add i32 %tmp_15_173_0_2, %tmp4334

ST_266: tmp4332 (15281)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15252  %tmp4332 = add i32 %tmp4333, %tmp4335

ST_266: tmp4326 (15282)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15253  %tmp4326 = add i32 %tmp4327, %tmp4332

ST_266: tmp4341 (15283)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15254  %tmp4341 = add i32 %tmp_15_173_1_2, %tmp_15_173_1_1_2

ST_266: tmp4340 (15284)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15255  %tmp4340 = add i32 %tmp_15_173_1_1_1, %tmp4341

ST_266: tmp4343 (15285)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15256  %tmp4343 = add i32 %tmp_15_173_1_2_2, %tmp_15_173_1_2_1

ST_266: tmp4344 (15286)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15257  %tmp4344 = add i32 %tmp_15_173_2_0_1, %tmp_15_173_2

ST_266: tmp4342 (15287)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15258  %tmp4342 = add i32 %tmp4343, %tmp4344

ST_266: tmp4339 (15288)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15259  %tmp4339 = add i32 %tmp4340, %tmp4342

ST_266: tmp4347 (15289)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15260  %tmp4347 = add i32 %tmp_15_173_2_1_1, %tmp_15_173_2_1

ST_266: tmp4346 (15290)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15261  %tmp4346 = add i32 %tmp_15_173_2_0_2, %tmp4347

ST_266: tmp4349 (15291)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15262  %tmp4349 = add i32 %tmp_15_173_2_2, %tmp_15_173_2_1_2

ST_266: tmp4350 (15292)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15263  %tmp4350 = add i32 %tmp_15_173_2_2_2, %tmp_15_173_2_2_1

ST_266: tmp4348 (15293)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15264  %tmp4348 = add i32 %tmp4349, %tmp4350

ST_266: tmp4345 (15294)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15265  %tmp4345 = add i32 %tmp4346, %tmp4348

ST_266: tmp4338 (15295)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15266  %tmp4338 = add i32 %tmp4339, %tmp4345

ST_266: result_3_173_2_2_2 (15296)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15267  %result_3_173_2_2_2 = add nsw i32 %tmp4326, %tmp4338

ST_266: A_0_load_528 (15300)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15271  %A_0_load_528 = load i32* %A_0_addr_528, align 4

ST_266: A_0_load_529 (15304)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15275  %A_0_load_529 = load i32* %A_0_addr_529, align 4

ST_266: A_1_load_528 (15312)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15283  %A_1_load_528 = load i32* %A_1_addr_528, align 4

ST_266: A_1_load_529 (15316)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15287  %A_1_load_529 = load i32* %A_1_addr_529, align 4

ST_266: A_2_load_528 (15324)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15295  %A_2_load_528 = load i32* %A_2_addr_528, align 4

ST_266: A_2_load_529 (15328)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15299  %A_2_load_529 = load i32* %A_2_addr_529, align 4


 <State 267>: 7.32ns
ST_267: tmp_191 (622)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:593  %tmp_191 = add i17 %tmp_14, 177

ST_267: tmp_193_cast (623)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:594  %tmp_193_cast = sext i17 %tmp_191 to i64

ST_267: A_0_addr_531 (624)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:595  %A_0_addr_531 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_193_cast

ST_267: A_1_addr_531 (940)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:911  %A_1_addr_531 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_193_cast

ST_267: A_2_addr_531 (1164)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1135  %A_2_addr_531 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_193_cast

ST_267: tmp_412 (1732)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1703  %tmp_412 = add i22 %tmp_239, 173

ST_267: tmp_414_cast (1733)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1704  %tmp_414_cast = sext i22 %tmp_412 to i64

ST_267: C_addr_173 (1734)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1705  %C_addr_173 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_414_cast

ST_267: tmp_866 (3555)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3526  %tmp_866 = add i17 %tmp_690, 176

ST_267: tmp_867_cast (3556)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3527  %tmp_867_cast = sext i17 %tmp_866 to i64

ST_267: A_0_addr_530 (3557)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3528  %A_0_addr_530 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_867_cast

ST_267: A_1_addr_530 (3875)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3846  %A_1_addr_530 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_867_cast

ST_267: A_2_addr_530 (4099)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4070  %A_2_addr_530 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_867_cast

ST_267: StgValue_16733 (15234)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15205  store i32 %result_3_172_2_2_2, i32* %C_addr_172, align 4

ST_267: StgValue_16734 (15297)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15268  store i32 %result_3_173_2_2_2, i32* %C_addr_173, align 4

ST_267: tmp_15_173 (15298)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15269  %tmp_15_173 = mul nsw i32 %A_0_load_522, %B_0_load_54

ST_267: tmp_15_174_0_0_1 (15299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15270  %tmp_15_174_0_0_1 = mul nsw i32 %A_0_load_525, %B_0_load_55

ST_267: A_0_load_528 (15300)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15271  %A_0_load_528 = load i32* %A_0_addr_528, align 4

ST_267: tmp_15_174_0_0_2 (15301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15272  %tmp_15_174_0_0_2 = mul nsw i32 %A_0_load_528, %B_0_load_56

ST_267: tmp_15_174_0_1 (15302)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15273  %tmp_15_174_0_1 = mul nsw i32 %A_0_load_523, %B_0_load_57

ST_267: tmp_15_174_0_1_1 (15303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15274  %tmp_15_174_0_1_1 = mul nsw i32 %A_0_load_526, %B_0_load_58

ST_267: A_0_load_529 (15304)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15275  %A_0_load_529 = load i32* %A_0_addr_529, align 4

ST_267: tmp_15_174_0_1_2 (15305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15276  %tmp_15_174_0_1_2 = mul nsw i32 %A_0_load_529, %B_0_load_59

ST_267: A_0_load_530 (15308)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15279  %A_0_load_530 = load i32* %A_0_addr_530, align 4

ST_267: tmp_15_174_1 (15310)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15281  %tmp_15_174_1 = mul nsw i32 %A_1_load_522, %B_1_load_54

ST_267: tmp_15_174_1_0_1 (15311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15282  %tmp_15_174_1_0_1 = mul nsw i32 %A_1_load_525, %B_1_load_55

ST_267: A_1_load_528 (15312)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15283  %A_1_load_528 = load i32* %A_1_addr_528, align 4

ST_267: tmp_15_174_1_0_2 (15313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15284  %tmp_15_174_1_0_2 = mul nsw i32 %A_1_load_528, %B_1_load_56

ST_267: tmp_15_174_1_1 (15314)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15285  %tmp_15_174_1_1 = mul nsw i32 %A_1_load_523, %B_1_load_57

ST_267: A_1_load_529 (15316)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15287  %A_1_load_529 = load i32* %A_1_addr_529, align 4

ST_267: A_1_load_530 (15320)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15291  %A_1_load_530 = load i32* %A_1_addr_530, align 4

ST_267: A_2_load_528 (15324)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15295  %A_2_load_528 = load i32* %A_2_addr_528, align 4

ST_267: A_2_load_529 (15328)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15299  %A_2_load_529 = load i32* %A_2_addr_529, align 4

ST_267: A_2_load_530 (15332)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15303  %A_2_load_530 = load i32* %A_2_addr_530, align 4

ST_267: tmp4354 (15334)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15305  %tmp4354 = add i32 %tmp_15_174_0_0_2, %tmp_15_173

ST_267: tmp4353 (15335)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15306  %tmp4353 = add i32 %tmp_15_174_0_0_1, %tmp4354

ST_267: tmp4356 (15336)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15307  %tmp4356 = add i32 %tmp_15_174_0_1_2, %tmp_15_174_0_1_1

ST_267: tmp4355 (15337)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15308  %tmp4355 = add i32 %tmp_15_174_0_1, %tmp4356

ST_267: tmp4352 (15338)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15309  %tmp4352 = add i32 %tmp4353, %tmp4355

ST_267: tmp4361 (15341)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15312  %tmp4361 = add i32 %tmp_15_174_1_0_1, %tmp_15_174_1

ST_267: tmp4362 (15342)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15313  %tmp4362 = add i32 %tmp_15_174_1_1, %tmp_15_174_1_0_2

ST_267: tmp4360 (15343)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15314  %tmp4360 = add i32 %tmp4361, %tmp4362

ST_267: A_0_load_531 (15363)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15334  %A_0_load_531 = load i32* %A_0_addr_531, align 4

ST_267: A_1_load_531 (15375)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15346  %A_1_load_531 = load i32* %A_1_addr_531, align 4

ST_267: A_2_load_531 (15387)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15358  %A_2_load_531 = load i32* %A_2_addr_531, align 4


 <State 268>: 8.21ns
ST_268: tmp_641 (2424)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2395  %tmp_641 = add i17 %tmp_464, 177

ST_268: tmp_642_cast (2425)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2396  %tmp_642_cast = sext i17 %tmp_641 to i64

ST_268: A_0_addr_532 (2426)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2397  %A_0_addr_532 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_642_cast

ST_268: A_1_addr_532 (2742)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2713  %A_1_addr_532 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_642_cast

ST_268: A_2_addr_532 (2966)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2937  %A_2_addr_532 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_642_cast

ST_268: tmp_867 (3558)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3529  %tmp_867 = add i17 %tmp_690, 177

ST_268: tmp_868_cast (3559)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3530  %tmp_868_cast = sext i17 %tmp_867 to i64

ST_268: A_0_addr_533 (3560)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3531  %A_0_addr_533 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_868_cast

ST_268: A_1_addr_533 (3876)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3847  %A_1_addr_533 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_868_cast

ST_268: A_2_addr_533 (4100)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4071  %A_2_addr_533 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_868_cast

ST_268: StgValue_16775 (15297)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15268  store i32 %result_3_173_2_2_2, i32* %C_addr_173, align 4

ST_268: tmp_15_174_0_2 (15306)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15277  %tmp_15_174_0_2 = mul nsw i32 %A_0_load_524, %B_0_load_60

ST_268: tmp_15_174_0_2_1 (15307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15278  %tmp_15_174_0_2_1 = mul nsw i32 %A_0_load_527, %B_0_load_61

ST_268: A_0_load_530 (15308)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15279  %A_0_load_530 = load i32* %A_0_addr_530, align 4

ST_268: tmp_15_174_0_2_2 (15309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15280  %tmp_15_174_0_2_2 = mul nsw i32 %A_0_load_530, %B_0_load_62

ST_268: tmp_15_174_1_1_1 (15315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15286  %tmp_15_174_1_1_1 = mul nsw i32 %A_1_load_526, %B_1_load_58

ST_268: tmp_15_174_1_1_2 (15317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15288  %tmp_15_174_1_1_2 = mul nsw i32 %A_1_load_529, %B_1_load_59

ST_268: tmp_15_174_1_2 (15318)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15289  %tmp_15_174_1_2 = mul nsw i32 %A_1_load_524, %B_1_load_60

ST_268: tmp_15_174_1_2_1 (15319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15290  %tmp_15_174_1_2_1 = mul nsw i32 %A_1_load_527, %B_1_load_61

ST_268: A_1_load_530 (15320)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15291  %A_1_load_530 = load i32* %A_1_addr_530, align 4

ST_268: tmp_15_174_1_2_2 (15321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15292  %tmp_15_174_1_2_2 = mul nsw i32 %A_1_load_530, %B_1_load_62

ST_268: tmp_15_174_2 (15322)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15293  %tmp_15_174_2 = mul nsw i32 %A_2_load_522, %B_2_load_54

ST_268: tmp_15_174_2_0_1 (15323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15294  %tmp_15_174_2_0_1 = mul nsw i32 %A_2_load_525, %B_2_load_55

ST_268: tmp_15_174_2_0_2 (15325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15296  %tmp_15_174_2_0_2 = mul nsw i32 %A_2_load_528, %B_2_load_56

ST_268: tmp_15_174_2_1 (15326)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15297  %tmp_15_174_2_1 = mul nsw i32 %A_2_load_523, %B_2_load_57

ST_268: tmp_15_174_2_1_1 (15327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15298  %tmp_15_174_2_1_1 = mul nsw i32 %A_2_load_526, %B_2_load_58

ST_268: tmp_15_174_2_1_2 (15329)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15300  %tmp_15_174_2_1_2 = mul nsw i32 %A_2_load_529, %B_2_load_59

ST_268: tmp_15_174_2_2 (15330)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15301  %tmp_15_174_2_2 = mul nsw i32 %A_2_load_524, %B_2_load_60

ST_268: tmp_15_174_2_2_1 (15331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15302  %tmp_15_174_2_2_1 = mul nsw i32 %A_2_load_527, %B_2_load_61

ST_268: A_2_load_530 (15332)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15303  %A_2_load_530 = load i32* %A_2_addr_530, align 4

ST_268: tmp_15_174_2_2_2 (15333)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15304  %tmp_15_174_2_2_2 = mul nsw i32 %A_2_load_530, %B_2_load_62

ST_268: tmp4359 (15339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15310  %tmp4359 = add i32 %tmp_15_174_0_2_2, %tmp_15_174_0_2_1

ST_268: tmp4358 (15340)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15311  %tmp4358 = add i32 %tmp_15_174_0_2, %tmp4359

ST_268: tmp4357 (15344)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15315  %tmp4357 = add i32 %tmp4358, %tmp4360

ST_268: tmp4351 (15345)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15316  %tmp4351 = add i32 %tmp4352, %tmp4357

ST_268: tmp4366 (15346)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15317  %tmp4366 = add i32 %tmp_15_174_1_2, %tmp_15_174_1_1_2

ST_268: tmp4365 (15347)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15318  %tmp4365 = add i32 %tmp_15_174_1_1_1, %tmp4366

ST_268: tmp4368 (15348)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15319  %tmp4368 = add i32 %tmp_15_174_1_2_2, %tmp_15_174_1_2_1

ST_268: tmp4369 (15349)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15320  %tmp4369 = add i32 %tmp_15_174_2_0_1, %tmp_15_174_2

ST_268: tmp4367 (15350)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15321  %tmp4367 = add i32 %tmp4368, %tmp4369

ST_268: tmp4364 (15351)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15322  %tmp4364 = add i32 %tmp4365, %tmp4367

ST_268: tmp4372 (15352)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15323  %tmp4372 = add i32 %tmp_15_174_2_1_1, %tmp_15_174_2_1

ST_268: tmp4371 (15353)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15324  %tmp4371 = add i32 %tmp_15_174_2_0_2, %tmp4372

ST_268: tmp4374 (15354)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15325  %tmp4374 = add i32 %tmp_15_174_2_2, %tmp_15_174_2_1_2

ST_268: tmp4375 (15355)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15326  %tmp4375 = add i32 %tmp_15_174_2_2_2, %tmp_15_174_2_2_1

ST_268: tmp4373 (15356)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15327  %tmp4373 = add i32 %tmp4374, %tmp4375

ST_268: tmp4370 (15357)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15328  %tmp4370 = add i32 %tmp4371, %tmp4373

ST_268: tmp4363 (15358)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15329  %tmp4363 = add i32 %tmp4364, %tmp4370

ST_268: result_3_174_2_2_2 (15359)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15330  %result_3_174_2_2_2 = add nsw i32 %tmp4351, %tmp4363

ST_268: A_0_load_531 (15363)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15334  %A_0_load_531 = load i32* %A_0_addr_531, align 4

ST_268: A_0_load_532 (15367)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15338  %A_0_load_532 = load i32* %A_0_addr_532, align 4

ST_268: A_0_load_533 (15371)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15342  %A_0_load_533 = load i32* %A_0_addr_533, align 4

ST_268: tmp_15_175_1 (15373)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15344  %tmp_15_175_1 = mul nsw i32 %A_1_load_525, %B_1_load_54

ST_268: tmp_15_175_1_0_1 (15374)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15345  %tmp_15_175_1_0_1 = mul nsw i32 %A_1_load_528, %B_1_load_55

ST_268: A_1_load_531 (15375)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15346  %A_1_load_531 = load i32* %A_1_addr_531, align 4

ST_268: tmp_15_175_1_0_2 (15376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15347  %tmp_15_175_1_0_2 = mul nsw i32 %A_1_load_531, %B_1_load_56

ST_268: tmp_15_175_1_1 (15377)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15348  %tmp_15_175_1_1 = mul nsw i32 %A_1_load_526, %B_1_load_57

ST_268: A_1_load_532 (15379)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15350  %A_1_load_532 = load i32* %A_1_addr_532, align 4

ST_268: A_1_load_533 (15383)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15354  %A_1_load_533 = load i32* %A_1_addr_533, align 4

ST_268: A_2_load_531 (15387)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15358  %A_2_load_531 = load i32* %A_2_addr_531, align 4

ST_268: A_2_load_532 (15391)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15362  %A_2_load_532 = load i32* %A_2_addr_532, align 4

ST_268: A_2_load_533 (15395)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15366  %A_2_load_533 = load i32* %A_2_addr_533, align 4

ST_268: tmp4386 (15404)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15375  %tmp4386 = add i32 %tmp_15_175_1_0_1, %tmp_15_175_1

ST_268: tmp4387 (15405)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15376  %tmp4387 = add i32 %tmp_15_175_1_1, %tmp_15_175_1_0_2

ST_268: tmp4385 (15406)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15377  %tmp4385 = add i32 %tmp4386, %tmp4387


 <State 269>: 8.21ns
ST_269: tmp_192 (625)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:596  %tmp_192 = add i17 %tmp_14, 178

ST_269: tmp_194_cast (626)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:597  %tmp_194_cast = sext i17 %tmp_192 to i64

ST_269: A_0_addr_534 (627)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:598  %A_0_addr_534 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_194_cast

ST_269: A_1_addr_534 (941)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:912  %A_1_addr_534 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_194_cast

ST_269: A_2_addr_534 (1165)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1136  %A_2_addr_534 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_194_cast

ST_269: tmp_413 (1735)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1706  %tmp_413 = add i22 %tmp_239, 174

ST_269: tmp_415_cast (1736)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1707  %tmp_415_cast = sext i22 %tmp_413 to i64

ST_269: C_addr_174 (1737)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1708  %C_addr_174 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_415_cast

ST_269: tmp_642 (2427)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2398  %tmp_642 = add i17 %tmp_464, 178

ST_269: tmp_643_cast (2428)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2399  %tmp_643_cast = sext i17 %tmp_642 to i64

ST_269: A_0_addr_535 (2429)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2400  %A_0_addr_535 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_643_cast

ST_269: A_1_addr_535 (2743)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2714  %A_1_addr_535 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_643_cast

ST_269: A_2_addr_535 (2967)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2938  %A_2_addr_535 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_643_cast

ST_269: StgValue_16843 (15360)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15331  store i32 %result_3_174_2_2_2, i32* %C_addr_174, align 4

ST_269: tmp_15_174 (15361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15332  %tmp_15_174 = mul nsw i32 %A_0_load_525, %B_0_load_54

ST_269: tmp_15_175_0_0_1 (15362)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15333  %tmp_15_175_0_0_1 = mul nsw i32 %A_0_load_528, %B_0_load_55

ST_269: tmp_15_175_0_0_2 (15364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15335  %tmp_15_175_0_0_2 = mul nsw i32 %A_0_load_531, %B_0_load_56

ST_269: tmp_15_175_0_1 (15365)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15336  %tmp_15_175_0_1 = mul nsw i32 %A_0_load_526, %B_0_load_57

ST_269: tmp_15_175_0_1_1 (15366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15337  %tmp_15_175_0_1_1 = mul nsw i32 %A_0_load_529, %B_0_load_58

ST_269: A_0_load_532 (15367)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15338  %A_0_load_532 = load i32* %A_0_addr_532, align 4

ST_269: tmp_15_175_0_1_2 (15368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15339  %tmp_15_175_0_1_2 = mul nsw i32 %A_0_load_532, %B_0_load_59

ST_269: tmp_15_175_0_2 (15369)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15340  %tmp_15_175_0_2 = mul nsw i32 %A_0_load_527, %B_0_load_60

ST_269: tmp_15_175_0_2_1 (15370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15341  %tmp_15_175_0_2_1 = mul nsw i32 %A_0_load_530, %B_0_load_61

ST_269: A_0_load_533 (15371)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15342  %A_0_load_533 = load i32* %A_0_addr_533, align 4

ST_269: tmp_15_175_0_2_2 (15372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15343  %tmp_15_175_0_2_2 = mul nsw i32 %A_0_load_533, %B_0_load_62

ST_269: tmp_15_175_1_1_1 (15378)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15349  %tmp_15_175_1_1_1 = mul nsw i32 %A_1_load_529, %B_1_load_58

ST_269: A_1_load_532 (15379)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15350  %A_1_load_532 = load i32* %A_1_addr_532, align 4

ST_269: tmp_15_175_1_1_2 (15380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15351  %tmp_15_175_1_1_2 = mul nsw i32 %A_1_load_532, %B_1_load_59

ST_269: tmp_15_175_1_2 (15381)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15352  %tmp_15_175_1_2 = mul nsw i32 %A_1_load_527, %B_1_load_60

ST_269: tmp_15_175_1_2_1 (15382)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15353  %tmp_15_175_1_2_1 = mul nsw i32 %A_1_load_530, %B_1_load_61

ST_269: A_1_load_533 (15383)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15354  %A_1_load_533 = load i32* %A_1_addr_533, align 4

ST_269: tmp_15_175_1_2_2 (15384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15355  %tmp_15_175_1_2_2 = mul nsw i32 %A_1_load_533, %B_1_load_62

ST_269: tmp_15_175_2 (15385)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15356  %tmp_15_175_2 = mul nsw i32 %A_2_load_525, %B_2_load_54

ST_269: tmp_15_175_2_0_1 (15386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15357  %tmp_15_175_2_0_1 = mul nsw i32 %A_2_load_528, %B_2_load_55

ST_269: tmp_15_175_2_0_2 (15388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15359  %tmp_15_175_2_0_2 = mul nsw i32 %A_2_load_531, %B_2_load_56

ST_269: tmp_15_175_2_1 (15389)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15360  %tmp_15_175_2_1 = mul nsw i32 %A_2_load_526, %B_2_load_57

ST_269: tmp_15_175_2_1_1 (15390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15361  %tmp_15_175_2_1_1 = mul nsw i32 %A_2_load_529, %B_2_load_58

ST_269: A_2_load_532 (15391)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15362  %A_2_load_532 = load i32* %A_2_addr_532, align 4

ST_269: tmp_15_175_2_1_2 (15392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15363  %tmp_15_175_2_1_2 = mul nsw i32 %A_2_load_532, %B_2_load_59

ST_269: tmp_15_175_2_2 (15393)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15364  %tmp_15_175_2_2 = mul nsw i32 %A_2_load_527, %B_2_load_60

ST_269: tmp_15_175_2_2_1 (15394)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15365  %tmp_15_175_2_2_1 = mul nsw i32 %A_2_load_530, %B_2_load_61

ST_269: A_2_load_533 (15395)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15366  %A_2_load_533 = load i32* %A_2_addr_533, align 4

ST_269: tmp_15_175_2_2_2 (15396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15367  %tmp_15_175_2_2_2 = mul nsw i32 %A_2_load_533, %B_2_load_62

ST_269: tmp4379 (15397)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15368  %tmp4379 = add i32 %tmp_15_175_0_0_2, %tmp_15_174

ST_269: tmp4378 (15398)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15369  %tmp4378 = add i32 %tmp_15_175_0_0_1, %tmp4379

ST_269: tmp4381 (15399)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15370  %tmp4381 = add i32 %tmp_15_175_0_1_2, %tmp_15_175_0_1_1

ST_269: tmp4380 (15400)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15371  %tmp4380 = add i32 %tmp_15_175_0_1, %tmp4381

ST_269: tmp4377 (15401)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15372  %tmp4377 = add i32 %tmp4378, %tmp4380

ST_269: tmp4384 (15402)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15373  %tmp4384 = add i32 %tmp_15_175_0_2_2, %tmp_15_175_0_2_1

ST_269: tmp4383 (15403)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15374  %tmp4383 = add i32 %tmp_15_175_0_2, %tmp4384

ST_269: tmp4382 (15407)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15378  %tmp4382 = add i32 %tmp4383, %tmp4385

ST_269: tmp4376 (15408)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15379  %tmp4376 = add i32 %tmp4377, %tmp4382

ST_269: tmp4391 (15409)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15380  %tmp4391 = add i32 %tmp_15_175_1_2, %tmp_15_175_1_1_2

ST_269: tmp4390 (15410)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15381  %tmp4390 = add i32 %tmp_15_175_1_1_1, %tmp4391

ST_269: tmp4393 (15411)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15382  %tmp4393 = add i32 %tmp_15_175_1_2_2, %tmp_15_175_1_2_1

ST_269: tmp4394 (15412)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15383  %tmp4394 = add i32 %tmp_15_175_2_0_1, %tmp_15_175_2

ST_269: tmp4392 (15413)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15384  %tmp4392 = add i32 %tmp4393, %tmp4394

ST_269: tmp4389 (15414)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15385  %tmp4389 = add i32 %tmp4390, %tmp4392

ST_269: tmp4397 (15415)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15386  %tmp4397 = add i32 %tmp_15_175_2_1_1, %tmp_15_175_2_1

ST_269: tmp4396 (15416)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15387  %tmp4396 = add i32 %tmp_15_175_2_0_2, %tmp4397

ST_269: tmp4399 (15417)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15388  %tmp4399 = add i32 %tmp_15_175_2_2, %tmp_15_175_2_1_2

ST_269: tmp4400 (15418)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15389  %tmp4400 = add i32 %tmp_15_175_2_2_2, %tmp_15_175_2_2_1

ST_269: tmp4398 (15419)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15390  %tmp4398 = add i32 %tmp4399, %tmp4400

ST_269: tmp4395 (15420)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15391  %tmp4395 = add i32 %tmp4396, %tmp4398

ST_269: tmp4388 (15421)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15392  %tmp4388 = add i32 %tmp4389, %tmp4395

ST_269: result_3_175_2_2_2 (15422)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15393  %result_3_175_2_2_2 = add nsw i32 %tmp4376, %tmp4388

ST_269: A_0_load_534 (15426)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15397  %A_0_load_534 = load i32* %A_0_addr_534, align 4

ST_269: A_0_load_535 (15430)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15401  %A_0_load_535 = load i32* %A_0_addr_535, align 4

ST_269: A_1_load_534 (15438)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15409  %A_1_load_534 = load i32* %A_1_addr_534, align 4

ST_269: A_1_load_535 (15442)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15413  %A_1_load_535 = load i32* %A_1_addr_535, align 4

ST_269: tmp_15_176_1_2 (15444)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15415  %tmp_15_176_1_2 = mul nsw i32 %A_1_load_530, %B_1_load_60

ST_269: A_2_load_534 (15450)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15421  %A_2_load_534 = load i32* %A_2_addr_534, align 4

ST_269: A_2_load_535 (15454)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15425  %A_2_load_535 = load i32* %A_2_addr_535, align 4


 <State 270>: 7.32ns
ST_270: tmp_193 (628)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:599  %tmp_193 = add i17 %tmp_14, 179

ST_270: tmp_195_cast (629)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:600  %tmp_195_cast = sext i17 %tmp_193 to i64

ST_270: A_0_addr_537 (630)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:601  %A_0_addr_537 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_195_cast

ST_270: A_1_addr_537 (942)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:913  %A_1_addr_537 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_195_cast

ST_270: A_2_addr_537 (1166)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1137  %A_2_addr_537 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_195_cast

ST_270: tmp_414 (1738)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1709  %tmp_414 = add i22 %tmp_239, 175

ST_270: tmp_416_cast (1739)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1710  %tmp_416_cast = sext i22 %tmp_414 to i64

ST_270: C_addr_175 (1740)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1711  %C_addr_175 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_416_cast

ST_270: tmp_868 (3561)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3532  %tmp_868 = add i17 %tmp_690, 178

ST_270: tmp_869_cast (3562)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3533  %tmp_869_cast = sext i17 %tmp_868 to i64

ST_270: A_0_addr_536 (3563)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3534  %A_0_addr_536 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_869_cast

ST_270: A_1_addr_536 (3877)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3848  %A_1_addr_536 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_869_cast

ST_270: A_2_addr_536 (4101)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4072  %A_2_addr_536 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_869_cast

ST_270: StgValue_16916 (15360)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15331  store i32 %result_3_174_2_2_2, i32* %C_addr_174, align 4

ST_270: StgValue_16917 (15423)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15394  store i32 %result_3_175_2_2_2, i32* %C_addr_175, align 4

ST_270: tmp_15_175 (15424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15395  %tmp_15_175 = mul nsw i32 %A_0_load_528, %B_0_load_54

ST_270: tmp_15_176_0_0_1 (15425)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15396  %tmp_15_176_0_0_1 = mul nsw i32 %A_0_load_531, %B_0_load_55

ST_270: A_0_load_534 (15426)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15397  %A_0_load_534 = load i32* %A_0_addr_534, align 4

ST_270: tmp_15_176_0_0_2 (15427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15398  %tmp_15_176_0_0_2 = mul nsw i32 %A_0_load_534, %B_0_load_56

ST_270: tmp_15_176_0_1 (15428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15399  %tmp_15_176_0_1 = mul nsw i32 %A_0_load_529, %B_0_load_57

ST_270: tmp_15_176_0_1_1 (15429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15400  %tmp_15_176_0_1_1 = mul nsw i32 %A_0_load_532, %B_0_load_58

ST_270: A_0_load_535 (15430)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15401  %A_0_load_535 = load i32* %A_0_addr_535, align 4

ST_270: tmp_15_176_0_1_2 (15431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15402  %tmp_15_176_0_1_2 = mul nsw i32 %A_0_load_535, %B_0_load_59

ST_270: A_0_load_536 (15434)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15405  %A_0_load_536 = load i32* %A_0_addr_536, align 4

ST_270: tmp_15_176_1 (15436)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15407  %tmp_15_176_1 = mul nsw i32 %A_1_load_528, %B_1_load_54

ST_270: tmp_15_176_1_0_1 (15437)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15408  %tmp_15_176_1_0_1 = mul nsw i32 %A_1_load_531, %B_1_load_55

ST_270: A_1_load_534 (15438)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15409  %A_1_load_534 = load i32* %A_1_addr_534, align 4

ST_270: tmp_15_176_1_0_2 (15439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15410  %tmp_15_176_1_0_2 = mul nsw i32 %A_1_load_534, %B_1_load_56

ST_270: tmp_15_176_1_1 (15440)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15411  %tmp_15_176_1_1 = mul nsw i32 %A_1_load_529, %B_1_load_57

ST_270: tmp_15_176_1_1_1 (15441)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15412  %tmp_15_176_1_1_1 = mul nsw i32 %A_1_load_532, %B_1_load_58

ST_270: A_1_load_535 (15442)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15413  %A_1_load_535 = load i32* %A_1_addr_535, align 4

ST_270: tmp_15_176_1_1_2 (15443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15414  %tmp_15_176_1_1_2 = mul nsw i32 %A_1_load_535, %B_1_load_59

ST_270: A_1_load_536 (15446)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15417  %A_1_load_536 = load i32* %A_1_addr_536, align 4

ST_270: A_2_load_534 (15450)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15421  %A_2_load_534 = load i32* %A_2_addr_534, align 4

ST_270: A_2_load_535 (15454)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15425  %A_2_load_535 = load i32* %A_2_addr_535, align 4

ST_270: A_2_load_536 (15458)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15429  %A_2_load_536 = load i32* %A_2_addr_536, align 4

ST_270: tmp4404 (15460)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15431  %tmp4404 = add i32 %tmp_15_176_0_0_2, %tmp_15_175

ST_270: tmp4403 (15461)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15432  %tmp4403 = add i32 %tmp_15_176_0_0_1, %tmp4404

ST_270: tmp4406 (15462)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15433  %tmp4406 = add i32 %tmp_15_176_0_1_2, %tmp_15_176_0_1_1

ST_270: tmp4405 (15463)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15434  %tmp4405 = add i32 %tmp_15_176_0_1, %tmp4406

ST_270: tmp4402 (15464)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15435  %tmp4402 = add i32 %tmp4403, %tmp4405

ST_270: tmp4411 (15467)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15438  %tmp4411 = add i32 %tmp_15_176_1_0_1, %tmp_15_176_1

ST_270: tmp4412 (15468)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15439  %tmp4412 = add i32 %tmp_15_176_1_1, %tmp_15_176_1_0_2

ST_270: tmp4410 (15469)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15440  %tmp4410 = add i32 %tmp4411, %tmp4412

ST_270: tmp4416 (15472)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15443  %tmp4416 = add i32 %tmp_15_176_1_2, %tmp_15_176_1_1_2

ST_270: tmp4415 (15473)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15444  %tmp4415 = add i32 %tmp_15_176_1_1_1, %tmp4416

ST_270: A_0_load_537 (15489)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15460  %A_0_load_537 = load i32* %A_0_addr_537, align 4

ST_270: tmp_15_177_1 (15499)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15470  %tmp_15_177_1 = mul nsw i32 %A_1_load_531, %B_1_load_54

ST_270: tmp_15_177_1_0_1 (15500)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15471  %tmp_15_177_1_0_1 = mul nsw i32 %A_1_load_534, %B_1_load_55

ST_270: A_1_load_537 (15501)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15472  %A_1_load_537 = load i32* %A_1_addr_537, align 4

ST_270: A_2_load_537 (15513)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15484  %A_2_load_537 = load i32* %A_2_addr_537, align 4

ST_270: tmp4436 (15530)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15501  %tmp4436 = add i32 %tmp_15_177_1_0_1, %tmp_15_177_1


 <State 271>: 8.21ns
ST_271: tmp_643 (2430)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2401  %tmp_643 = add i17 %tmp_464, 179

ST_271: tmp_644_cast (2431)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2402  %tmp_644_cast = sext i17 %tmp_643 to i64

ST_271: A_0_addr_538 (2432)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2403  %A_0_addr_538 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_644_cast

ST_271: A_1_addr_538 (2744)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2715  %A_1_addr_538 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_644_cast

ST_271: A_2_addr_538 (2968)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2939  %A_2_addr_538 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_644_cast

ST_271: tmp_869 (3564)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3535  %tmp_869 = add i17 %tmp_690, 179

ST_271: tmp_870_cast (3565)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3536  %tmp_870_cast = sext i17 %tmp_869 to i64

ST_271: A_0_addr_539 (3566)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3537  %A_0_addr_539 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_870_cast

ST_271: A_1_addr_539 (3878)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3849  %A_1_addr_539 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_870_cast

ST_271: A_2_addr_539 (4102)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4073  %A_2_addr_539 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_870_cast

ST_271: StgValue_16965 (15423)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15394  store i32 %result_3_175_2_2_2, i32* %C_addr_175, align 4

ST_271: tmp_15_176_0_2 (15432)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15403  %tmp_15_176_0_2 = mul nsw i32 %A_0_load_530, %B_0_load_60

ST_271: tmp_15_176_0_2_1 (15433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15404  %tmp_15_176_0_2_1 = mul nsw i32 %A_0_load_533, %B_0_load_61

ST_271: A_0_load_536 (15434)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15405  %A_0_load_536 = load i32* %A_0_addr_536, align 4

ST_271: tmp_15_176_0_2_2 (15435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15406  %tmp_15_176_0_2_2 = mul nsw i32 %A_0_load_536, %B_0_load_62

ST_271: tmp_15_176_1_2_1 (15445)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15416  %tmp_15_176_1_2_1 = mul nsw i32 %A_1_load_533, %B_1_load_61

ST_271: A_1_load_536 (15446)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15417  %A_1_load_536 = load i32* %A_1_addr_536, align 4

ST_271: tmp_15_176_1_2_2 (15447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15418  %tmp_15_176_1_2_2 = mul nsw i32 %A_1_load_536, %B_1_load_62

ST_271: tmp_15_176_2 (15448)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15419  %tmp_15_176_2 = mul nsw i32 %A_2_load_528, %B_2_load_54

ST_271: tmp_15_176_2_0_1 (15449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15420  %tmp_15_176_2_0_1 = mul nsw i32 %A_2_load_531, %B_2_load_55

ST_271: tmp_15_176_2_0_2 (15451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15422  %tmp_15_176_2_0_2 = mul nsw i32 %A_2_load_534, %B_2_load_56

ST_271: tmp_15_176_2_1 (15452)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15423  %tmp_15_176_2_1 = mul nsw i32 %A_2_load_529, %B_2_load_57

ST_271: tmp_15_176_2_1_1 (15453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15424  %tmp_15_176_2_1_1 = mul nsw i32 %A_2_load_532, %B_2_load_58

ST_271: tmp_15_176_2_1_2 (15455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15426  %tmp_15_176_2_1_2 = mul nsw i32 %A_2_load_535, %B_2_load_59

ST_271: tmp_15_176_2_2 (15456)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15427  %tmp_15_176_2_2 = mul nsw i32 %A_2_load_530, %B_2_load_60

ST_271: tmp_15_176_2_2_1 (15457)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15428  %tmp_15_176_2_2_1 = mul nsw i32 %A_2_load_533, %B_2_load_61

ST_271: A_2_load_536 (15458)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15429  %A_2_load_536 = load i32* %A_2_addr_536, align 4

ST_271: tmp_15_176_2_2_2 (15459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15430  %tmp_15_176_2_2_2 = mul nsw i32 %A_2_load_536, %B_2_load_62

ST_271: tmp4409 (15465)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15436  %tmp4409 = add i32 %tmp_15_176_0_2_2, %tmp_15_176_0_2_1

ST_271: tmp4408 (15466)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15437  %tmp4408 = add i32 %tmp_15_176_0_2, %tmp4409

ST_271: tmp4407 (15470)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15441  %tmp4407 = add i32 %tmp4408, %tmp4410

ST_271: tmp4401 (15471)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15442  %tmp4401 = add i32 %tmp4402, %tmp4407

ST_271: tmp4418 (15474)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15445  %tmp4418 = add i32 %tmp_15_176_1_2_2, %tmp_15_176_1_2_1

ST_271: tmp4419 (15475)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15446  %tmp4419 = add i32 %tmp_15_176_2_0_1, %tmp_15_176_2

ST_271: tmp4417 (15476)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15447  %tmp4417 = add i32 %tmp4418, %tmp4419

ST_271: tmp4414 (15477)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15448  %tmp4414 = add i32 %tmp4415, %tmp4417

ST_271: tmp4422 (15478)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15449  %tmp4422 = add i32 %tmp_15_176_2_1_1, %tmp_15_176_2_1

ST_271: tmp4421 (15479)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15450  %tmp4421 = add i32 %tmp_15_176_2_0_2, %tmp4422

ST_271: tmp4424 (15480)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15451  %tmp4424 = add i32 %tmp_15_176_2_2, %tmp_15_176_2_1_2

ST_271: tmp4425 (15481)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15452  %tmp4425 = add i32 %tmp_15_176_2_2_2, %tmp_15_176_2_2_1

ST_271: tmp4423 (15482)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15453  %tmp4423 = add i32 %tmp4424, %tmp4425

ST_271: tmp4420 (15483)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15454  %tmp4420 = add i32 %tmp4421, %tmp4423

ST_271: tmp4413 (15484)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15455  %tmp4413 = add i32 %tmp4414, %tmp4420

ST_271: result_3_176_2_2_2 (15485)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15456  %result_3_176_2_2_2 = add nsw i32 %tmp4401, %tmp4413

ST_271: A_0_load_537 (15489)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15460  %A_0_load_537 = load i32* %A_0_addr_537, align 4

ST_271: A_0_load_538 (15493)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15464  %A_0_load_538 = load i32* %A_0_addr_538, align 4

ST_271: A_0_load_539 (15497)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15468  %A_0_load_539 = load i32* %A_0_addr_539, align 4

ST_271: A_1_load_537 (15501)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15472  %A_1_load_537 = load i32* %A_1_addr_537, align 4

ST_271: tmp_15_177_1_0_2 (15502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15473  %tmp_15_177_1_0_2 = mul nsw i32 %A_1_load_537, %B_1_load_56

ST_271: tmp_15_177_1_1 (15503)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15474  %tmp_15_177_1_1 = mul nsw i32 %A_1_load_532, %B_1_load_57

ST_271: A_1_load_538 (15505)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15476  %A_1_load_538 = load i32* %A_1_addr_538, align 4

ST_271: A_1_load_539 (15509)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15480  %A_1_load_539 = load i32* %A_1_addr_539, align 4

ST_271: A_2_load_537 (15513)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15484  %A_2_load_537 = load i32* %A_2_addr_537, align 4

ST_271: A_2_load_538 (15517)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15488  %A_2_load_538 = load i32* %A_2_addr_538, align 4

ST_271: A_2_load_539 (15521)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15492  %A_2_load_539 = load i32* %A_2_addr_539, align 4

ST_271: tmp4437 (15531)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15502  %tmp4437 = add i32 %tmp_15_177_1_1, %tmp_15_177_1_0_2

ST_271: tmp4435 (15532)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15503  %tmp4435 = add i32 %tmp4436, %tmp4437


 <State 272>: 8.21ns
ST_272: tmp_194 (631)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:602  %tmp_194 = add i17 %tmp_14, 180

ST_272: tmp_196_cast (632)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:603  %tmp_196_cast = sext i17 %tmp_194 to i64

ST_272: A_0_addr_540 (633)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:604  %A_0_addr_540 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_196_cast

ST_272: A_1_addr_540 (943)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:914  %A_1_addr_540 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_196_cast

ST_272: A_2_addr_540 (1167)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1138  %A_2_addr_540 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_196_cast

ST_272: tmp_415 (1741)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1712  %tmp_415 = add i22 %tmp_239, 176

ST_272: tmp_417_cast (1742)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1713  %tmp_417_cast = sext i22 %tmp_415 to i64

ST_272: C_addr_176 (1743)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1714  %C_addr_176 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_417_cast

ST_272: tmp_644 (2433)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2404  %tmp_644 = add i17 %tmp_464, 180

ST_272: tmp_645_cast (2434)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2405  %tmp_645_cast = sext i17 %tmp_644 to i64

ST_272: A_0_addr_541 (2435)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2406  %A_0_addr_541 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_645_cast

ST_272: A_1_addr_541 (2745)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2716  %A_1_addr_541 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_645_cast

ST_272: A_2_addr_541 (2969)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2940  %A_2_addr_541 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_645_cast

ST_272: StgValue_17025 (15486)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15457  store i32 %result_3_176_2_2_2, i32* %C_addr_176, align 4

ST_272: tmp_15_176 (15487)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15458  %tmp_15_176 = mul nsw i32 %A_0_load_531, %B_0_load_54

ST_272: tmp_15_177_0_0_1 (15488)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15459  %tmp_15_177_0_0_1 = mul nsw i32 %A_0_load_534, %B_0_load_55

ST_272: tmp_15_177_0_0_2 (15490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15461  %tmp_15_177_0_0_2 = mul nsw i32 %A_0_load_537, %B_0_load_56

ST_272: tmp_15_177_0_1 (15491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15462  %tmp_15_177_0_1 = mul nsw i32 %A_0_load_532, %B_0_load_57

ST_272: tmp_15_177_0_1_1 (15492)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15463  %tmp_15_177_0_1_1 = mul nsw i32 %A_0_load_535, %B_0_load_58

ST_272: A_0_load_538 (15493)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15464  %A_0_load_538 = load i32* %A_0_addr_538, align 4

ST_272: tmp_15_177_0_1_2 (15494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15465  %tmp_15_177_0_1_2 = mul nsw i32 %A_0_load_538, %B_0_load_59

ST_272: tmp_15_177_0_2 (15495)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15466  %tmp_15_177_0_2 = mul nsw i32 %A_0_load_533, %B_0_load_60

ST_272: tmp_15_177_0_2_1 (15496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15467  %tmp_15_177_0_2_1 = mul nsw i32 %A_0_load_536, %B_0_load_61

ST_272: A_0_load_539 (15497)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15468  %A_0_load_539 = load i32* %A_0_addr_539, align 4

ST_272: tmp_15_177_0_2_2 (15498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15469  %tmp_15_177_0_2_2 = mul nsw i32 %A_0_load_539, %B_0_load_62

ST_272: tmp_15_177_1_1_1 (15504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15475  %tmp_15_177_1_1_1 = mul nsw i32 %A_1_load_535, %B_1_load_58

ST_272: A_1_load_538 (15505)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15476  %A_1_load_538 = load i32* %A_1_addr_538, align 4

ST_272: tmp_15_177_1_1_2 (15506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15477  %tmp_15_177_1_1_2 = mul nsw i32 %A_1_load_538, %B_1_load_59

ST_272: tmp_15_177_1_2 (15507)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15478  %tmp_15_177_1_2 = mul nsw i32 %A_1_load_533, %B_1_load_60

ST_272: tmp_15_177_1_2_1 (15508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15479  %tmp_15_177_1_2_1 = mul nsw i32 %A_1_load_536, %B_1_load_61

ST_272: A_1_load_539 (15509)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15480  %A_1_load_539 = load i32* %A_1_addr_539, align 4

ST_272: tmp_15_177_1_2_2 (15510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15481  %tmp_15_177_1_2_2 = mul nsw i32 %A_1_load_539, %B_1_load_62

ST_272: tmp_15_177_2 (15511)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15482  %tmp_15_177_2 = mul nsw i32 %A_2_load_531, %B_2_load_54

ST_272: tmp_15_177_2_0_1 (15512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15483  %tmp_15_177_2_0_1 = mul nsw i32 %A_2_load_534, %B_2_load_55

ST_272: tmp_15_177_2_0_2 (15514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15485  %tmp_15_177_2_0_2 = mul nsw i32 %A_2_load_537, %B_2_load_56

ST_272: tmp_15_177_2_1 (15515)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15486  %tmp_15_177_2_1 = mul nsw i32 %A_2_load_532, %B_2_load_57

ST_272: tmp_15_177_2_1_1 (15516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15487  %tmp_15_177_2_1_1 = mul nsw i32 %A_2_load_535, %B_2_load_58

ST_272: A_2_load_538 (15517)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15488  %A_2_load_538 = load i32* %A_2_addr_538, align 4

ST_272: tmp_15_177_2_1_2 (15518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15489  %tmp_15_177_2_1_2 = mul nsw i32 %A_2_load_538, %B_2_load_59

ST_272: tmp_15_177_2_2 (15519)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15490  %tmp_15_177_2_2 = mul nsw i32 %A_2_load_533, %B_2_load_60

ST_272: tmp_15_177_2_2_1 (15520)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15491  %tmp_15_177_2_2_1 = mul nsw i32 %A_2_load_536, %B_2_load_61

ST_272: A_2_load_539 (15521)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15492  %A_2_load_539 = load i32* %A_2_addr_539, align 4

ST_272: tmp_15_177_2_2_2 (15522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15493  %tmp_15_177_2_2_2 = mul nsw i32 %A_2_load_539, %B_2_load_62

ST_272: tmp4429 (15523)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15494  %tmp4429 = add i32 %tmp_15_177_0_0_2, %tmp_15_176

ST_272: tmp4428 (15524)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15495  %tmp4428 = add i32 %tmp_15_177_0_0_1, %tmp4429

ST_272: tmp4431 (15525)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15496  %tmp4431 = add i32 %tmp_15_177_0_1_2, %tmp_15_177_0_1_1

ST_272: tmp4430 (15526)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15497  %tmp4430 = add i32 %tmp_15_177_0_1, %tmp4431

ST_272: tmp4427 (15527)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15498  %tmp4427 = add i32 %tmp4428, %tmp4430

ST_272: tmp4434 (15528)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15499  %tmp4434 = add i32 %tmp_15_177_0_2_2, %tmp_15_177_0_2_1

ST_272: tmp4433 (15529)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15500  %tmp4433 = add i32 %tmp_15_177_0_2, %tmp4434

ST_272: tmp4432 (15533)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15504  %tmp4432 = add i32 %tmp4433, %tmp4435

ST_272: tmp4426 (15534)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15505  %tmp4426 = add i32 %tmp4427, %tmp4432

ST_272: tmp4441 (15535)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15506  %tmp4441 = add i32 %tmp_15_177_1_2, %tmp_15_177_1_1_2

ST_272: tmp4440 (15536)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15507  %tmp4440 = add i32 %tmp_15_177_1_1_1, %tmp4441

ST_272: tmp4443 (15537)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15508  %tmp4443 = add i32 %tmp_15_177_1_2_2, %tmp_15_177_1_2_1

ST_272: tmp4444 (15538)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15509  %tmp4444 = add i32 %tmp_15_177_2_0_1, %tmp_15_177_2

ST_272: tmp4442 (15539)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15510  %tmp4442 = add i32 %tmp4443, %tmp4444

ST_272: tmp4439 (15540)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15511  %tmp4439 = add i32 %tmp4440, %tmp4442

ST_272: tmp4447 (15541)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15512  %tmp4447 = add i32 %tmp_15_177_2_1_1, %tmp_15_177_2_1

ST_272: tmp4446 (15542)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15513  %tmp4446 = add i32 %tmp_15_177_2_0_2, %tmp4447

ST_272: tmp4449 (15543)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15514  %tmp4449 = add i32 %tmp_15_177_2_2, %tmp_15_177_2_1_2

ST_272: tmp4450 (15544)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15515  %tmp4450 = add i32 %tmp_15_177_2_2_2, %tmp_15_177_2_2_1

ST_272: tmp4448 (15545)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15516  %tmp4448 = add i32 %tmp4449, %tmp4450

ST_272: tmp4445 (15546)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15517  %tmp4445 = add i32 %tmp4446, %tmp4448

ST_272: tmp4438 (15547)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15518  %tmp4438 = add i32 %tmp4439, %tmp4445

ST_272: result_3_177_2_2_2 (15548)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15519  %result_3_177_2_2_2 = add nsw i32 %tmp4426, %tmp4438

ST_272: A_0_load_540 (15552)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15523  %A_0_load_540 = load i32* %A_0_addr_540, align 4

ST_272: A_0_load_541 (15556)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15527  %A_0_load_541 = load i32* %A_0_addr_541, align 4

ST_272: A_1_load_540 (15564)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15535  %A_1_load_540 = load i32* %A_1_addr_540, align 4

ST_272: A_1_load_541 (15568)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15539  %A_1_load_541 = load i32* %A_1_addr_541, align 4

ST_272: A_2_load_540 (15576)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15547  %A_2_load_540 = load i32* %A_2_addr_540, align 4

ST_272: A_2_load_541 (15580)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15551  %A_2_load_541 = load i32* %A_2_addr_541, align 4


 <State 273>: 7.32ns
ST_273: tmp_195 (634)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:605  %tmp_195 = add i17 %tmp_14, 181

ST_273: tmp_197_cast (635)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:606  %tmp_197_cast = sext i17 %tmp_195 to i64

ST_273: A_0_addr_543 (636)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:607  %A_0_addr_543 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_197_cast

ST_273: A_1_addr_543 (944)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:915  %A_1_addr_543 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_197_cast

ST_273: A_2_addr_543 (1168)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1139  %A_2_addr_543 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_197_cast

ST_273: tmp_416 (1744)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1715  %tmp_416 = add i22 %tmp_239, 177

ST_273: tmp_418_cast (1745)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1716  %tmp_418_cast = sext i22 %tmp_416 to i64

ST_273: C_addr_177 (1746)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1717  %C_addr_177 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_418_cast

ST_273: tmp_870 (3567)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3538  %tmp_870 = add i17 %tmp_690, 180

ST_273: tmp_871_cast (3568)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3539  %tmp_871_cast = sext i17 %tmp_870 to i64

ST_273: A_0_addr_542 (3569)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3540  %A_0_addr_542 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_871_cast

ST_273: A_1_addr_542 (3879)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3850  %A_1_addr_542 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_871_cast

ST_273: A_2_addr_542 (4103)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4074  %A_2_addr_542 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_871_cast

ST_273: StgValue_17097 (15486)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15457  store i32 %result_3_176_2_2_2, i32* %C_addr_176, align 4

ST_273: StgValue_17098 (15549)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15520  store i32 %result_3_177_2_2_2, i32* %C_addr_177, align 4

ST_273: tmp_15_177 (15550)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15521  %tmp_15_177 = mul nsw i32 %A_0_load_534, %B_0_load_54

ST_273: tmp_15_178_0_0_1 (15551)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15522  %tmp_15_178_0_0_1 = mul nsw i32 %A_0_load_537, %B_0_load_55

ST_273: A_0_load_540 (15552)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15523  %A_0_load_540 = load i32* %A_0_addr_540, align 4

ST_273: tmp_15_178_0_0_2 (15553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15524  %tmp_15_178_0_0_2 = mul nsw i32 %A_0_load_540, %B_0_load_56

ST_273: tmp_15_178_0_1 (15554)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15525  %tmp_15_178_0_1 = mul nsw i32 %A_0_load_535, %B_0_load_57

ST_273: tmp_15_178_0_1_1 (15555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15526  %tmp_15_178_0_1_1 = mul nsw i32 %A_0_load_538, %B_0_load_58

ST_273: A_0_load_541 (15556)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15527  %A_0_load_541 = load i32* %A_0_addr_541, align 4

ST_273: tmp_15_178_0_1_2 (15557)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15528  %tmp_15_178_0_1_2 = mul nsw i32 %A_0_load_541, %B_0_load_59

ST_273: A_0_load_542 (15560)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15531  %A_0_load_542 = load i32* %A_0_addr_542, align 4

ST_273: tmp_15_178_1 (15562)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15533  %tmp_15_178_1 = mul nsw i32 %A_1_load_534, %B_1_load_54

ST_273: tmp_15_178_1_0_1 (15563)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15534  %tmp_15_178_1_0_1 = mul nsw i32 %A_1_load_537, %B_1_load_55

ST_273: A_1_load_540 (15564)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15535  %A_1_load_540 = load i32* %A_1_addr_540, align 4

ST_273: tmp_15_178_1_0_2 (15565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15536  %tmp_15_178_1_0_2 = mul nsw i32 %A_1_load_540, %B_1_load_56

ST_273: tmp_15_178_1_1 (15566)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15537  %tmp_15_178_1_1 = mul nsw i32 %A_1_load_535, %B_1_load_57

ST_273: A_1_load_541 (15568)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15539  %A_1_load_541 = load i32* %A_1_addr_541, align 4

ST_273: A_1_load_542 (15572)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15543  %A_1_load_542 = load i32* %A_1_addr_542, align 4

ST_273: A_2_load_540 (15576)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15547  %A_2_load_540 = load i32* %A_2_addr_540, align 4

ST_273: A_2_load_541 (15580)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15551  %A_2_load_541 = load i32* %A_2_addr_541, align 4

ST_273: A_2_load_542 (15584)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15555  %A_2_load_542 = load i32* %A_2_addr_542, align 4

ST_273: tmp4454 (15586)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15557  %tmp4454 = add i32 %tmp_15_178_0_0_2, %tmp_15_177

ST_273: tmp4453 (15587)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15558  %tmp4453 = add i32 %tmp_15_178_0_0_1, %tmp4454

ST_273: tmp4456 (15588)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15559  %tmp4456 = add i32 %tmp_15_178_0_1_2, %tmp_15_178_0_1_1

ST_273: tmp4455 (15589)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15560  %tmp4455 = add i32 %tmp_15_178_0_1, %tmp4456

ST_273: tmp4452 (15590)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15561  %tmp4452 = add i32 %tmp4453, %tmp4455

ST_273: tmp4461 (15593)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15564  %tmp4461 = add i32 %tmp_15_178_1_0_1, %tmp_15_178_1

ST_273: tmp4462 (15594)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15565  %tmp4462 = add i32 %tmp_15_178_1_1, %tmp_15_178_1_0_2

ST_273: tmp4460 (15595)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15566  %tmp4460 = add i32 %tmp4461, %tmp4462

ST_273: A_0_load_543 (15615)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15586  %A_0_load_543 = load i32* %A_0_addr_543, align 4

ST_273: tmp_15_179_0_1 (15617)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15588  %tmp_15_179_0_1 = mul nsw i32 %A_0_load_538, %B_0_load_57

ST_273: A_1_load_543 (15627)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15598  %A_1_load_543 = load i32* %A_1_addr_543, align 4

ST_273: A_2_load_543 (15639)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15610  %A_2_load_543 = load i32* %A_2_addr_543, align 4


 <State 274>: 8.21ns
ST_274: tmp_645 (2436)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2407  %tmp_645 = add i17 %tmp_464, 181

ST_274: tmp_646_cast (2437)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2408  %tmp_646_cast = sext i17 %tmp_645 to i64

ST_274: A_0_addr_544 (2438)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2409  %A_0_addr_544 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_646_cast

ST_274: A_1_addr_544 (2746)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2717  %A_1_addr_544 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_646_cast

ST_274: A_2_addr_544 (2970)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2941  %A_2_addr_544 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_646_cast

ST_274: tmp_871 (3570)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3541  %tmp_871 = add i17 %tmp_690, 181

ST_274: tmp_872_cast (3571)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3542  %tmp_872_cast = sext i17 %tmp_871 to i64

ST_274: A_0_addr_545 (3572)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3543  %A_0_addr_545 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_872_cast

ST_274: A_1_addr_545 (3880)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3851  %A_1_addr_545 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_872_cast

ST_274: A_2_addr_545 (4104)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4075  %A_2_addr_545 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_872_cast

ST_274: StgValue_17140 (15549)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15520  store i32 %result_3_177_2_2_2, i32* %C_addr_177, align 4

ST_274: tmp_15_178_0_2 (15558)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15529  %tmp_15_178_0_2 = mul nsw i32 %A_0_load_536, %B_0_load_60

ST_274: tmp_15_178_0_2_1 (15559)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15530  %tmp_15_178_0_2_1 = mul nsw i32 %A_0_load_539, %B_0_load_61

ST_274: A_0_load_542 (15560)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15531  %A_0_load_542 = load i32* %A_0_addr_542, align 4

ST_274: tmp_15_178_0_2_2 (15561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15532  %tmp_15_178_0_2_2 = mul nsw i32 %A_0_load_542, %B_0_load_62

ST_274: tmp_15_178_1_1_1 (15567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15538  %tmp_15_178_1_1_1 = mul nsw i32 %A_1_load_538, %B_1_load_58

ST_274: tmp_15_178_1_1_2 (15569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15540  %tmp_15_178_1_1_2 = mul nsw i32 %A_1_load_541, %B_1_load_59

ST_274: tmp_15_178_1_2 (15570)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15541  %tmp_15_178_1_2 = mul nsw i32 %A_1_load_536, %B_1_load_60

ST_274: tmp_15_178_1_2_1 (15571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15542  %tmp_15_178_1_2_1 = mul nsw i32 %A_1_load_539, %B_1_load_61

ST_274: A_1_load_542 (15572)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15543  %A_1_load_542 = load i32* %A_1_addr_542, align 4

ST_274: tmp_15_178_1_2_2 (15573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15544  %tmp_15_178_1_2_2 = mul nsw i32 %A_1_load_542, %B_1_load_62

ST_274: tmp_15_178_2 (15574)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15545  %tmp_15_178_2 = mul nsw i32 %A_2_load_534, %B_2_load_54

ST_274: tmp_15_178_2_0_1 (15575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15546  %tmp_15_178_2_0_1 = mul nsw i32 %A_2_load_537, %B_2_load_55

ST_274: tmp_15_178_2_0_2 (15577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15548  %tmp_15_178_2_0_2 = mul nsw i32 %A_2_load_540, %B_2_load_56

ST_274: tmp_15_178_2_1 (15578)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15549  %tmp_15_178_2_1 = mul nsw i32 %A_2_load_535, %B_2_load_57

ST_274: tmp_15_178_2_1_1 (15579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15550  %tmp_15_178_2_1_1 = mul nsw i32 %A_2_load_538, %B_2_load_58

ST_274: tmp_15_178_2_1_2 (15581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15552  %tmp_15_178_2_1_2 = mul nsw i32 %A_2_load_541, %B_2_load_59

ST_274: tmp_15_178_2_2 (15582)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15553  %tmp_15_178_2_2 = mul nsw i32 %A_2_load_536, %B_2_load_60

ST_274: tmp_15_178_2_2_1 (15583)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15554  %tmp_15_178_2_2_1 = mul nsw i32 %A_2_load_539, %B_2_load_61

ST_274: A_2_load_542 (15584)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15555  %A_2_load_542 = load i32* %A_2_addr_542, align 4

ST_274: tmp_15_178_2_2_2 (15585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15556  %tmp_15_178_2_2_2 = mul nsw i32 %A_2_load_542, %B_2_load_62

ST_274: tmp4459 (15591)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15562  %tmp4459 = add i32 %tmp_15_178_0_2_2, %tmp_15_178_0_2_1

ST_274: tmp4458 (15592)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15563  %tmp4458 = add i32 %tmp_15_178_0_2, %tmp4459

ST_274: tmp4457 (15596)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15567  %tmp4457 = add i32 %tmp4458, %tmp4460

ST_274: tmp4451 (15597)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15568  %tmp4451 = add i32 %tmp4452, %tmp4457

ST_274: tmp4466 (15598)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15569  %tmp4466 = add i32 %tmp_15_178_1_2, %tmp_15_178_1_1_2

ST_274: tmp4465 (15599)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15570  %tmp4465 = add i32 %tmp_15_178_1_1_1, %tmp4466

ST_274: tmp4468 (15600)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15571  %tmp4468 = add i32 %tmp_15_178_1_2_2, %tmp_15_178_1_2_1

ST_274: tmp4469 (15601)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15572  %tmp4469 = add i32 %tmp_15_178_2_0_1, %tmp_15_178_2

ST_274: tmp4467 (15602)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15573  %tmp4467 = add i32 %tmp4468, %tmp4469

ST_274: tmp4464 (15603)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15574  %tmp4464 = add i32 %tmp4465, %tmp4467

ST_274: tmp4472 (15604)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15575  %tmp4472 = add i32 %tmp_15_178_2_1_1, %tmp_15_178_2_1

ST_274: tmp4471 (15605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15576  %tmp4471 = add i32 %tmp_15_178_2_0_2, %tmp4472

ST_274: tmp4474 (15606)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15577  %tmp4474 = add i32 %tmp_15_178_2_2, %tmp_15_178_2_1_2

ST_274: tmp4475 (15607)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15578  %tmp4475 = add i32 %tmp_15_178_2_2_2, %tmp_15_178_2_2_1

ST_274: tmp4473 (15608)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15579  %tmp4473 = add i32 %tmp4474, %tmp4475

ST_274: tmp4470 (15609)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15580  %tmp4470 = add i32 %tmp4471, %tmp4473

ST_274: tmp4463 (15610)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15581  %tmp4463 = add i32 %tmp4464, %tmp4470

ST_274: result_3_178_2_2_2 (15611)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15582  %result_3_178_2_2_2 = add nsw i32 %tmp4451, %tmp4463

ST_274: tmp_15_178 (15613)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15584  %tmp_15_178 = mul nsw i32 %A_0_load_537, %B_0_load_54

ST_274: tmp_15_179_0_0_1 (15614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15585  %tmp_15_179_0_0_1 = mul nsw i32 %A_0_load_540, %B_0_load_55

ST_274: A_0_load_543 (15615)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15586  %A_0_load_543 = load i32* %A_0_addr_543, align 4

ST_274: tmp_15_179_0_0_2 (15616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15587  %tmp_15_179_0_0_2 = mul nsw i32 %A_0_load_543, %B_0_load_56

ST_274: A_0_load_544 (15619)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15590  %A_0_load_544 = load i32* %A_0_addr_544, align 4

ST_274: A_0_load_545 (15623)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15594  %A_0_load_545 = load i32* %A_0_addr_545, align 4

ST_274: tmp_15_179_1 (15625)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15596  %tmp_15_179_1 = mul nsw i32 %A_1_load_537, %B_1_load_54

ST_274: tmp_15_179_1_0_1 (15626)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15597  %tmp_15_179_1_0_1 = mul nsw i32 %A_1_load_540, %B_1_load_55

ST_274: A_1_load_543 (15627)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15598  %A_1_load_543 = load i32* %A_1_addr_543, align 4

ST_274: tmp_15_179_1_0_2 (15628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15599  %tmp_15_179_1_0_2 = mul nsw i32 %A_1_load_543, %B_1_load_56

ST_274: tmp_15_179_1_1 (15629)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15600  %tmp_15_179_1_1 = mul nsw i32 %A_1_load_538, %B_1_load_57

ST_274: A_1_load_544 (15631)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15602  %A_1_load_544 = load i32* %A_1_addr_544, align 4

ST_274: A_1_load_545 (15635)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15606  %A_1_load_545 = load i32* %A_1_addr_545, align 4

ST_274: A_2_load_543 (15639)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15610  %A_2_load_543 = load i32* %A_2_addr_543, align 4

ST_274: A_2_load_544 (15643)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15614  %A_2_load_544 = load i32* %A_2_addr_544, align 4

ST_274: A_2_load_545 (15647)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15618  %A_2_load_545 = load i32* %A_2_addr_545, align 4

ST_274: tmp4479 (15649)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15620  %tmp4479 = add i32 %tmp_15_179_0_0_2, %tmp_15_178

ST_274: tmp4478 (15650)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15621  %tmp4478 = add i32 %tmp_15_179_0_0_1, %tmp4479

ST_274: tmp4486 (15656)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15627  %tmp4486 = add i32 %tmp_15_179_1_0_1, %tmp_15_179_1

ST_274: tmp4487 (15657)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15628  %tmp4487 = add i32 %tmp_15_179_1_1, %tmp_15_179_1_0_2

ST_274: tmp4485 (15658)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15629  %tmp4485 = add i32 %tmp4486, %tmp4487

ST_274: tmp_15_179 (15676)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15647  %tmp_15_179 = mul nsw i32 %A_0_load_540, %B_0_load_54

ST_274: tmp_15_180_1 (15688)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15659  %tmp_15_180_1 = mul nsw i32 %A_1_load_540, %B_1_load_54

ST_274: tmp_15_180_1_0_1 (15689)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15660  %tmp_15_180_1_0_1 = mul nsw i32 %A_1_load_543, %B_1_load_55

ST_274: tmp4511 (15719)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15690  %tmp4511 = add i32 %tmp_15_180_1_0_1, %tmp_15_180_1


 <State 275>: 8.21ns
ST_275: tmp_196 (637)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:608  %tmp_196 = add i17 %tmp_14, 182

ST_275: tmp_198_cast (638)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:609  %tmp_198_cast = sext i17 %tmp_196 to i64

ST_275: A_0_addr_546 (639)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:610  %A_0_addr_546 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_198_cast

ST_275: A_1_addr_546 (945)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:916  %A_1_addr_546 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_198_cast

ST_275: A_2_addr_546 (1169)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1140  %A_2_addr_546 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_198_cast

ST_275: tmp_417 (1747)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1718  %tmp_417 = add i22 %tmp_239, 178

ST_275: tmp_419_cast (1748)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1719  %tmp_419_cast = sext i22 %tmp_417 to i64

ST_275: C_addr_178 (1749)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1720  %C_addr_178 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_419_cast

ST_275: tmp_646 (2439)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2410  %tmp_646 = add i17 %tmp_464, 182

ST_275: tmp_647_cast (2440)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2411  %tmp_647_cast = sext i17 %tmp_646 to i64

ST_275: A_0_addr_547 (2441)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2412  %A_0_addr_547 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_647_cast

ST_275: A_1_addr_547 (2747)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2718  %A_1_addr_547 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_647_cast

ST_275: A_2_addr_547 (2971)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2942  %A_2_addr_547 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_647_cast

ST_275: StgValue_17217 (15612)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15583  store i32 %result_3_178_2_2_2, i32* %C_addr_178, align 4

ST_275: tmp_15_179_0_1_1 (15618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15589  %tmp_15_179_0_1_1 = mul nsw i32 %A_0_load_541, %B_0_load_58

ST_275: A_0_load_544 (15619)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15590  %A_0_load_544 = load i32* %A_0_addr_544, align 4

ST_275: tmp_15_179_0_1_2 (15620)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15591  %tmp_15_179_0_1_2 = mul nsw i32 %A_0_load_544, %B_0_load_59

ST_275: tmp_15_179_0_2 (15621)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15592  %tmp_15_179_0_2 = mul nsw i32 %A_0_load_539, %B_0_load_60

ST_275: tmp_15_179_0_2_1 (15622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15593  %tmp_15_179_0_2_1 = mul nsw i32 %A_0_load_542, %B_0_load_61

ST_275: A_0_load_545 (15623)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15594  %A_0_load_545 = load i32* %A_0_addr_545, align 4

ST_275: tmp_15_179_0_2_2 (15624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15595  %tmp_15_179_0_2_2 = mul nsw i32 %A_0_load_545, %B_0_load_62

ST_275: tmp_15_179_1_1_1 (15630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15601  %tmp_15_179_1_1_1 = mul nsw i32 %A_1_load_541, %B_1_load_58

ST_275: A_1_load_544 (15631)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15602  %A_1_load_544 = load i32* %A_1_addr_544, align 4

ST_275: tmp_15_179_1_1_2 (15632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15603  %tmp_15_179_1_1_2 = mul nsw i32 %A_1_load_544, %B_1_load_59

ST_275: tmp_15_179_1_2 (15633)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15604  %tmp_15_179_1_2 = mul nsw i32 %A_1_load_539, %B_1_load_60

ST_275: tmp_15_179_1_2_1 (15634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15605  %tmp_15_179_1_2_1 = mul nsw i32 %A_1_load_542, %B_1_load_61

ST_275: A_1_load_545 (15635)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15606  %A_1_load_545 = load i32* %A_1_addr_545, align 4

ST_275: tmp_15_179_1_2_2 (15636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15607  %tmp_15_179_1_2_2 = mul nsw i32 %A_1_load_545, %B_1_load_62

ST_275: tmp_15_179_2 (15637)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15608  %tmp_15_179_2 = mul nsw i32 %A_2_load_537, %B_2_load_54

ST_275: tmp_15_179_2_0_1 (15638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15609  %tmp_15_179_2_0_1 = mul nsw i32 %A_2_load_540, %B_2_load_55

ST_275: tmp_15_179_2_0_2 (15640)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15611  %tmp_15_179_2_0_2 = mul nsw i32 %A_2_load_543, %B_2_load_56

ST_275: tmp_15_179_2_1 (15641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15612  %tmp_15_179_2_1 = mul nsw i32 %A_2_load_538, %B_2_load_57

ST_275: tmp_15_179_2_1_1 (15642)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15613  %tmp_15_179_2_1_1 = mul nsw i32 %A_2_load_541, %B_2_load_58

ST_275: A_2_load_544 (15643)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15614  %A_2_load_544 = load i32* %A_2_addr_544, align 4

ST_275: tmp_15_179_2_1_2 (15644)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15615  %tmp_15_179_2_1_2 = mul nsw i32 %A_2_load_544, %B_2_load_59

ST_275: tmp_15_179_2_2 (15645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15616  %tmp_15_179_2_2 = mul nsw i32 %A_2_load_539, %B_2_load_60

ST_275: tmp_15_179_2_2_1 (15646)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15617  %tmp_15_179_2_2_1 = mul nsw i32 %A_2_load_542, %B_2_load_61

ST_275: A_2_load_545 (15647)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15618  %A_2_load_545 = load i32* %A_2_addr_545, align 4

ST_275: tmp_15_179_2_2_2 (15648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15619  %tmp_15_179_2_2_2 = mul nsw i32 %A_2_load_545, %B_2_load_62

ST_275: tmp4481 (15651)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15622  %tmp4481 = add i32 %tmp_15_179_0_1_2, %tmp_15_179_0_1_1

ST_275: tmp4480 (15652)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15623  %tmp4480 = add i32 %tmp_15_179_0_1, %tmp4481

ST_275: tmp4477 (15653)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15624  %tmp4477 = add i32 %tmp4478, %tmp4480

ST_275: tmp4484 (15654)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15625  %tmp4484 = add i32 %tmp_15_179_0_2_2, %tmp_15_179_0_2_1

ST_275: tmp4483 (15655)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15626  %tmp4483 = add i32 %tmp_15_179_0_2, %tmp4484

ST_275: tmp4482 (15659)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15630  %tmp4482 = add i32 %tmp4483, %tmp4485

ST_275: tmp4476 (15660)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15631  %tmp4476 = add i32 %tmp4477, %tmp4482

ST_275: tmp4491 (15661)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15632  %tmp4491 = add i32 %tmp_15_179_1_2, %tmp_15_179_1_1_2

ST_275: tmp4490 (15662)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15633  %tmp4490 = add i32 %tmp_15_179_1_1_1, %tmp4491

ST_275: tmp4493 (15663)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15634  %tmp4493 = add i32 %tmp_15_179_1_2_2, %tmp_15_179_1_2_1

ST_275: tmp4494 (15664)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15635  %tmp4494 = add i32 %tmp_15_179_2_0_1, %tmp_15_179_2

ST_275: tmp4492 (15665)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15636  %tmp4492 = add i32 %tmp4493, %tmp4494

ST_275: tmp4489 (15666)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15637  %tmp4489 = add i32 %tmp4490, %tmp4492

ST_275: tmp4497 (15667)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15638  %tmp4497 = add i32 %tmp_15_179_2_1_1, %tmp_15_179_2_1

ST_275: tmp4496 (15668)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15639  %tmp4496 = add i32 %tmp_15_179_2_0_2, %tmp4497

ST_275: tmp4499 (15669)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15640  %tmp4499 = add i32 %tmp_15_179_2_2, %tmp_15_179_2_1_2

ST_275: tmp4500 (15670)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15641  %tmp4500 = add i32 %tmp_15_179_2_2_2, %tmp_15_179_2_2_1

ST_275: tmp4498 (15671)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15642  %tmp4498 = add i32 %tmp4499, %tmp4500

ST_275: tmp4495 (15672)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15643  %tmp4495 = add i32 %tmp4496, %tmp4498

ST_275: tmp4488 (15673)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15644  %tmp4488 = add i32 %tmp4489, %tmp4495

ST_275: result_3_179_2_2_2 (15674)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15645  %result_3_179_2_2_2 = add nsw i32 %tmp4476, %tmp4488

ST_275: A_0_load_546 (15678)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15649  %A_0_load_546 = load i32* %A_0_addr_546, align 4

ST_275: tmp_15_180_0_1 (15680)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15651  %tmp_15_180_0_1 = mul nsw i32 %A_0_load_541, %B_0_load_57

ST_275: A_0_load_547 (15682)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15653  %A_0_load_547 = load i32* %A_0_addr_547, align 4

ST_275: A_1_load_546 (15690)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15661  %A_1_load_546 = load i32* %A_1_addr_546, align 4

ST_275: A_1_load_547 (15694)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15665  %A_1_load_547 = load i32* %A_1_addr_547, align 4

ST_275: A_2_load_546 (15702)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15673  %A_2_load_546 = load i32* %A_2_addr_546, align 4

ST_275: tmp_15_180_2_1 (15704)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15675  %tmp_15_180_2_1 = mul nsw i32 %A_2_load_541, %B_2_load_57

ST_275: A_2_load_547 (15706)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15677  %A_2_load_547 = load i32* %A_2_addr_547, align 4


 <State 276>: 7.32ns
ST_276: tmp_197 (640)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:611  %tmp_197 = add i17 %tmp_14, 183

ST_276: tmp_199_cast (641)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:612  %tmp_199_cast = sext i17 %tmp_197 to i64

ST_276: A_0_addr_549 (642)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:613  %A_0_addr_549 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_199_cast

ST_276: A_1_addr_549 (946)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:917  %A_1_addr_549 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_199_cast

ST_276: A_2_addr_549 (1170)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1141  %A_2_addr_549 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_199_cast

ST_276: tmp_418 (1750)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1721  %tmp_418 = add i22 %tmp_239, 179

ST_276: tmp_420_cast (1751)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1722  %tmp_420_cast = sext i22 %tmp_418 to i64

ST_276: C_addr_179 (1752)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1723  %C_addr_179 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_420_cast

ST_276: tmp_872 (3573)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3544  %tmp_872 = add i17 %tmp_690, 182

ST_276: tmp_873_cast (3574)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3545  %tmp_873_cast = sext i17 %tmp_872 to i64

ST_276: A_0_addr_548 (3575)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3546  %A_0_addr_548 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_873_cast

ST_276: A_1_addr_548 (3881)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3852  %A_1_addr_548 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_873_cast

ST_276: A_2_addr_548 (4105)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4076  %A_2_addr_548 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_873_cast

ST_276: StgValue_17285 (15612)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15583  store i32 %result_3_178_2_2_2, i32* %C_addr_178, align 4

ST_276: StgValue_17286 (15675)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15646  store i32 %result_3_179_2_2_2, i32* %C_addr_179, align 4

ST_276: tmp_15_180_0_0_1 (15677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15648  %tmp_15_180_0_0_1 = mul nsw i32 %A_0_load_543, %B_0_load_55

ST_276: A_0_load_546 (15678)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15649  %A_0_load_546 = load i32* %A_0_addr_546, align 4

ST_276: tmp_15_180_0_0_2 (15679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15650  %tmp_15_180_0_0_2 = mul nsw i32 %A_0_load_546, %B_0_load_56

ST_276: tmp_15_180_0_1_1 (15681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15652  %tmp_15_180_0_1_1 = mul nsw i32 %A_0_load_544, %B_0_load_58

ST_276: A_0_load_547 (15682)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15653  %A_0_load_547 = load i32* %A_0_addr_547, align 4

ST_276: tmp_15_180_0_1_2 (15683)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15654  %tmp_15_180_0_1_2 = mul nsw i32 %A_0_load_547, %B_0_load_59

ST_276: A_0_load_548 (15686)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15657  %A_0_load_548 = load i32* %A_0_addr_548, align 4

ST_276: A_1_load_546 (15690)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15661  %A_1_load_546 = load i32* %A_1_addr_546, align 4

ST_276: tmp_15_180_1_0_2 (15691)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15662  %tmp_15_180_1_0_2 = mul nsw i32 %A_1_load_546, %B_1_load_56

ST_276: tmp_15_180_1_1 (15692)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15663  %tmp_15_180_1_1 = mul nsw i32 %A_1_load_541, %B_1_load_57

ST_276: tmp_15_180_1_1_1 (15693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15664  %tmp_15_180_1_1_1 = mul nsw i32 %A_1_load_544, %B_1_load_58

ST_276: A_1_load_547 (15694)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15665  %A_1_load_547 = load i32* %A_1_addr_547, align 4

ST_276: tmp_15_180_1_1_2 (15695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15666  %tmp_15_180_1_1_2 = mul nsw i32 %A_1_load_547, %B_1_load_59

ST_276: tmp_15_180_1_2 (15696)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15667  %tmp_15_180_1_2 = mul nsw i32 %A_1_load_542, %B_1_load_60

ST_276: A_1_load_548 (15698)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15669  %A_1_load_548 = load i32* %A_1_addr_548, align 4

ST_276: A_2_load_546 (15702)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15673  %A_2_load_546 = load i32* %A_2_addr_546, align 4

ST_276: A_2_load_547 (15706)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15677  %A_2_load_547 = load i32* %A_2_addr_547, align 4

ST_276: A_2_load_548 (15710)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15681  %A_2_load_548 = load i32* %A_2_addr_548, align 4

ST_276: tmp4504 (15712)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15683  %tmp4504 = add i32 %tmp_15_180_0_0_2, %tmp_15_179

ST_276: tmp4503 (15713)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15684  %tmp4503 = add i32 %tmp_15_180_0_0_1, %tmp4504

ST_276: tmp4506 (15714)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15685  %tmp4506 = add i32 %tmp_15_180_0_1_2, %tmp_15_180_0_1_1

ST_276: tmp4505 (15715)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15686  %tmp4505 = add i32 %tmp_15_180_0_1, %tmp4506

ST_276: tmp4502 (15716)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15687  %tmp4502 = add i32 %tmp4503, %tmp4505

ST_276: tmp4512 (15720)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15691  %tmp4512 = add i32 %tmp_15_180_1_1, %tmp_15_180_1_0_2

ST_276: tmp4510 (15721)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15692  %tmp4510 = add i32 %tmp4511, %tmp4512

ST_276: tmp4516 (15724)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15695  %tmp4516 = add i32 %tmp_15_180_1_2, %tmp_15_180_1_1_2

ST_276: tmp4515 (15725)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15696  %tmp4515 = add i32 %tmp_15_180_1_1_1, %tmp4516

ST_276: B_0_load_63 (15739)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15710  %B_0_load_63 = load i32* %B_0_addr, align 4

ST_276: B_0_load_64 (15741)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15712  %B_0_load_64 = load i32* %B_0_addr_1, align 4

ST_276: A_0_load_549 (15743)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15714  %A_0_load_549 = load i32* %A_0_addr_549, align 4

ST_276: A_1_load_549 (15759)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15730  %A_1_load_549 = load i32* %A_1_addr_549, align 4

ST_276: A_2_load_549 (15771)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15742  %A_2_load_549 = load i32* %A_2_addr_549, align 4


 <State 277>: 8.21ns
ST_277: tmp_647 (2442)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2413  %tmp_647 = add i17 %tmp_464, 183

ST_277: tmp_648_cast (2443)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2414  %tmp_648_cast = sext i17 %tmp_647 to i64

ST_277: A_0_addr_550 (2444)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2415  %A_0_addr_550 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_648_cast

ST_277: A_1_addr_550 (2748)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2719  %A_1_addr_550 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_648_cast

ST_277: A_2_addr_550 (2972)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2943  %A_2_addr_550 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_648_cast

ST_277: tmp_873 (3576)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3547  %tmp_873 = add i17 %tmp_690, 183

ST_277: tmp_874_cast (3577)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3548  %tmp_874_cast = sext i17 %tmp_873 to i64

ST_277: A_0_addr_551 (3578)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3549  %A_0_addr_551 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_874_cast

ST_277: A_1_addr_551 (3882)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3853  %A_1_addr_551 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_874_cast

ST_277: A_2_addr_551 (4106)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4077  %A_2_addr_551 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_874_cast

ST_277: StgValue_17329 (15675)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15646  store i32 %result_3_179_2_2_2, i32* %C_addr_179, align 4

ST_277: tmp_15_180_0_2 (15684)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15655  %tmp_15_180_0_2 = mul nsw i32 %A_0_load_542, %B_0_load_60

ST_277: tmp_15_180_0_2_1 (15685)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15656  %tmp_15_180_0_2_1 = mul nsw i32 %A_0_load_545, %B_0_load_61

ST_277: A_0_load_548 (15686)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15657  %A_0_load_548 = load i32* %A_0_addr_548, align 4

ST_277: tmp_15_180_0_2_2 (15687)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15658  %tmp_15_180_0_2_2 = mul nsw i32 %A_0_load_548, %B_0_load_62

ST_277: tmp_15_180_1_2_1 (15697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15668  %tmp_15_180_1_2_1 = mul nsw i32 %A_1_load_545, %B_1_load_61

ST_277: A_1_load_548 (15698)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15669  %A_1_load_548 = load i32* %A_1_addr_548, align 4

ST_277: tmp_15_180_1_2_2 (15699)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15670  %tmp_15_180_1_2_2 = mul nsw i32 %A_1_load_548, %B_1_load_62

ST_277: tmp_15_180_2 (15700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15671  %tmp_15_180_2 = mul nsw i32 %A_2_load_540, %B_2_load_54

ST_277: tmp_15_180_2_0_1 (15701)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15672  %tmp_15_180_2_0_1 = mul nsw i32 %A_2_load_543, %B_2_load_55

ST_277: tmp_15_180_2_0_2 (15703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15674  %tmp_15_180_2_0_2 = mul nsw i32 %A_2_load_546, %B_2_load_56

ST_277: tmp_15_180_2_1_1 (15705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15676  %tmp_15_180_2_1_1 = mul nsw i32 %A_2_load_544, %B_2_load_58

ST_277: tmp_15_180_2_1_2 (15707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15678  %tmp_15_180_2_1_2 = mul nsw i32 %A_2_load_547, %B_2_load_59

ST_277: tmp_15_180_2_2 (15708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15679  %tmp_15_180_2_2 = mul nsw i32 %A_2_load_542, %B_2_load_60

ST_277: tmp_15_180_2_2_1 (15709)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15680  %tmp_15_180_2_2_1 = mul nsw i32 %A_2_load_545, %B_2_load_61

ST_277: A_2_load_548 (15710)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15681  %A_2_load_548 = load i32* %A_2_addr_548, align 4

ST_277: tmp_15_180_2_2_2 (15711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15682  %tmp_15_180_2_2_2 = mul nsw i32 %A_2_load_548, %B_2_load_62

ST_277: tmp4509 (15717)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15688  %tmp4509 = add i32 %tmp_15_180_0_2_2, %tmp_15_180_0_2_1

ST_277: tmp4508 (15718)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15689  %tmp4508 = add i32 %tmp_15_180_0_2, %tmp4509

ST_277: tmp4507 (15722)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15693  %tmp4507 = add i32 %tmp4508, %tmp4510

ST_277: tmp4501 (15723)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15694  %tmp4501 = add i32 %tmp4502, %tmp4507

ST_277: tmp4518 (15726)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15697  %tmp4518 = add i32 %tmp_15_180_1_2_2, %tmp_15_180_1_2_1

ST_277: tmp4519 (15727)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15698  %tmp4519 = add i32 %tmp_15_180_2_0_1, %tmp_15_180_2

ST_277: tmp4517 (15728)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15699  %tmp4517 = add i32 %tmp4518, %tmp4519

ST_277: tmp4514 (15729)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15700  %tmp4514 = add i32 %tmp4515, %tmp4517

ST_277: tmp4522 (15730)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15701  %tmp4522 = add i32 %tmp_15_180_2_1_1, %tmp_15_180_2_1

ST_277: tmp4521 (15731)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15702  %tmp4521 = add i32 %tmp_15_180_2_0_2, %tmp4522

ST_277: tmp4524 (15732)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15703  %tmp4524 = add i32 %tmp_15_180_2_2, %tmp_15_180_2_1_2

ST_277: tmp4525 (15733)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15704  %tmp4525 = add i32 %tmp_15_180_2_2_2, %tmp_15_180_2_2_1

ST_277: tmp4523 (15734)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15705  %tmp4523 = add i32 %tmp4524, %tmp4525

ST_277: tmp4520 (15735)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15706  %tmp4520 = add i32 %tmp4521, %tmp4523

ST_277: tmp4513 (15736)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15707  %tmp4513 = add i32 %tmp4514, %tmp4520

ST_277: result_3_180_2_2_2 (15737)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15708  %result_3_180_2_2_2 = add nsw i32 %tmp4501, %tmp4513

ST_277: B_0_load_63 (15739)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15710  %B_0_load_63 = load i32* %B_0_addr, align 4

ST_277: B_0_load_64 (15741)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15712  %B_0_load_64 = load i32* %B_0_addr_1, align 4

ST_277: A_0_load_549 (15743)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15714  %A_0_load_549 = load i32* %A_0_addr_549, align 4

ST_277: B_0_load_65 (15744)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15715  %B_0_load_65 = load i32* %B_0_addr_2, align 4

ST_277: B_0_load_66 (15746)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15717  %B_0_load_66 = load i32* %B_0_addr_3, align 4

ST_277: A_0_load_550 (15750)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15721  %A_0_load_550 = load i32* %A_0_addr_550, align 4

ST_277: A_0_load_551 (15755)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15726  %A_0_load_551 = load i32* %A_0_addr_551, align 4

ST_277: tmp_15_181_1 (15757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15728  %tmp_15_181_1 = mul nsw i32 %A_1_load_543, %B_1_load_54

ST_277: tmp_15_181_1_0_1 (15758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15729  %tmp_15_181_1_0_1 = mul nsw i32 %A_1_load_546, %B_1_load_55

ST_277: A_1_load_549 (15759)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15730  %A_1_load_549 = load i32* %A_1_addr_549, align 4

ST_277: tmp_15_181_1_0_2 (15760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15731  %tmp_15_181_1_0_2 = mul nsw i32 %A_1_load_549, %B_1_load_56

ST_277: tmp_15_181_1_1 (15761)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15732  %tmp_15_181_1_1 = mul nsw i32 %A_1_load_544, %B_1_load_57

ST_277: A_1_load_550 (15763)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15734  %A_1_load_550 = load i32* %A_1_addr_550, align 4

ST_277: A_1_load_551 (15767)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15738  %A_1_load_551 = load i32* %A_1_addr_551, align 4

ST_277: A_2_load_549 (15771)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15742  %A_2_load_549 = load i32* %A_2_addr_549, align 4

ST_277: A_2_load_550 (15775)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15746  %A_2_load_550 = load i32* %A_2_addr_550, align 4

ST_277: A_2_load_551 (15779)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15750  %A_2_load_551 = load i32* %A_2_addr_551, align 4

ST_277: tmp4536 (15788)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15759  %tmp4536 = add i32 %tmp_15_181_1_0_1, %tmp_15_181_1

ST_277: tmp4537 (15789)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15760  %tmp4537 = add i32 %tmp_15_181_1_1, %tmp_15_181_1_0_2

ST_277: tmp4535 (15790)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15761  %tmp4535 = add i32 %tmp4536, %tmp4537


 <State 278>: 7.32ns
ST_278: tmp_198 (643)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:614  %tmp_198 = add i17 %tmp_14, 184

ST_278: tmp_200_cast (644)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:615  %tmp_200_cast = sext i17 %tmp_198 to i64

ST_278: A_0_addr_552 (645)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:616  %A_0_addr_552 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_200_cast

ST_278: A_1_addr_552 (947)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:918  %A_1_addr_552 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_200_cast

ST_278: A_2_addr_552 (1171)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1142  %A_2_addr_552 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_200_cast

ST_278: tmp_419 (1753)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1724  %tmp_419 = add i22 %tmp_239, 180

ST_278: tmp_421_cast (1754)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1725  %tmp_421_cast = sext i22 %tmp_419 to i64

ST_278: C_addr_180 (1755)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1726  %C_addr_180 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_421_cast

ST_278: tmp_648 (2445)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2416  %tmp_648 = add i17 %tmp_464, 184

ST_278: tmp_649_cast (2446)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2417  %tmp_649_cast = sext i17 %tmp_648 to i64

ST_278: A_0_addr_553 (2447)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2418  %A_0_addr_553 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_649_cast

ST_278: A_1_addr_553 (2749)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2720  %A_1_addr_553 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_649_cast

ST_278: A_2_addr_553 (2973)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2944  %A_2_addr_553 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_649_cast

ST_278: StgValue_17395 (15738)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15709  store i32 %result_3_180_2_2_2, i32* %C_addr_180, align 4

ST_278: B_0_load_65 (15744)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15715  %B_0_load_65 = load i32* %B_0_addr_2, align 4

ST_278: B_0_load_66 (15746)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15717  %B_0_load_66 = load i32* %B_0_addr_3, align 4

ST_278: B_0_load_67 (15748)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15719  %B_0_load_67 = load i32* %B_0_addr_4, align 4

ST_278: A_0_load_550 (15750)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15721  %A_0_load_550 = load i32* %A_0_addr_550, align 4

ST_278: B_0_load_68 (15751)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15722  %B_0_load_68 = load i32* %B_0_addr_5, align 4

ST_278: A_0_load_551 (15755)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15726  %A_0_load_551 = load i32* %A_0_addr_551, align 4

ST_278: tmp_15_181_1_1_1 (15762)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15733  %tmp_15_181_1_1_1 = mul nsw i32 %A_1_load_547, %B_1_load_58

ST_278: A_1_load_550 (15763)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15734  %A_1_load_550 = load i32* %A_1_addr_550, align 4

ST_278: tmp_15_181_1_1_2 (15764)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15735  %tmp_15_181_1_1_2 = mul nsw i32 %A_1_load_550, %B_1_load_59

ST_278: tmp_15_181_1_2 (15765)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15736  %tmp_15_181_1_2 = mul nsw i32 %A_1_load_545, %B_1_load_60

ST_278: tmp_15_181_1_2_1 (15766)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15737  %tmp_15_181_1_2_1 = mul nsw i32 %A_1_load_548, %B_1_load_61

ST_278: A_1_load_551 (15767)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15738  %A_1_load_551 = load i32* %A_1_addr_551, align 4

ST_278: tmp_15_181_1_2_2 (15768)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15739  %tmp_15_181_1_2_2 = mul nsw i32 %A_1_load_551, %B_1_load_62

ST_278: tmp_15_181_2 (15769)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15740  %tmp_15_181_2 = mul nsw i32 %A_2_load_543, %B_2_load_54

ST_278: tmp_15_181_2_0_1 (15770)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15741  %tmp_15_181_2_0_1 = mul nsw i32 %A_2_load_546, %B_2_load_55

ST_278: tmp_15_181_2_0_2 (15772)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15743  %tmp_15_181_2_0_2 = mul nsw i32 %A_2_load_549, %B_2_load_56

ST_278: tmp_15_181_2_1 (15773)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15744  %tmp_15_181_2_1 = mul nsw i32 %A_2_load_544, %B_2_load_57

ST_278: tmp_15_181_2_1_1 (15774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15745  %tmp_15_181_2_1_1 = mul nsw i32 %A_2_load_547, %B_2_load_58

ST_278: A_2_load_550 (15775)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15746  %A_2_load_550 = load i32* %A_2_addr_550, align 4

ST_278: tmp_15_181_2_1_2 (15776)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15747  %tmp_15_181_2_1_2 = mul nsw i32 %A_2_load_550, %B_2_load_59

ST_278: tmp_15_181_2_2 (15777)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15748  %tmp_15_181_2_2 = mul nsw i32 %A_2_load_545, %B_2_load_60

ST_278: tmp_15_181_2_2_1 (15778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15749  %tmp_15_181_2_2_1 = mul nsw i32 %A_2_load_548, %B_2_load_61

ST_278: A_2_load_551 (15779)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15750  %A_2_load_551 = load i32* %A_2_addr_551, align 4

ST_278: tmp_15_181_2_2_2 (15780)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15751  %tmp_15_181_2_2_2 = mul nsw i32 %A_2_load_551, %B_2_load_62

ST_278: tmp4541 (15793)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15764  %tmp4541 = add i32 %tmp_15_181_1_2, %tmp_15_181_1_1_2

ST_278: tmp4540 (15794)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15765  %tmp4540 = add i32 %tmp_15_181_1_1_1, %tmp4541

ST_278: tmp4543 (15795)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15766  %tmp4543 = add i32 %tmp_15_181_1_2_2, %tmp_15_181_1_2_1

ST_278: tmp4544 (15796)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15767  %tmp4544 = add i32 %tmp_15_181_2_0_1, %tmp_15_181_2

ST_278: tmp4542 (15797)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15768  %tmp4542 = add i32 %tmp4543, %tmp4544

ST_278: tmp4539 (15798)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15769  %tmp4539 = add i32 %tmp4540, %tmp4542

ST_278: tmp4547 (15799)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15770  %tmp4547 = add i32 %tmp_15_181_2_1_1, %tmp_15_181_2_1

ST_278: tmp4546 (15800)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15771  %tmp4546 = add i32 %tmp_15_181_2_0_2, %tmp4547

ST_278: tmp4549 (15801)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15772  %tmp4549 = add i32 %tmp_15_181_2_2, %tmp_15_181_2_1_2

ST_278: tmp4550 (15802)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15773  %tmp4550 = add i32 %tmp_15_181_2_2_2, %tmp_15_181_2_2_1

ST_278: tmp4548 (15803)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15774  %tmp4548 = add i32 %tmp4549, %tmp4550

ST_278: tmp4545 (15804)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15775  %tmp4545 = add i32 %tmp4546, %tmp4548

ST_278: A_0_load_552 (15810)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15781  %A_0_load_552 = load i32* %A_0_addr_552, align 4

ST_278: A_0_load_553 (15814)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15785  %A_0_load_553 = load i32* %A_0_addr_553, align 4

ST_278: A_1_load_552 (15822)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15793  %A_1_load_552 = load i32* %A_1_addr_552, align 4

ST_278: A_1_load_553 (15826)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15797  %A_1_load_553 = load i32* %A_1_addr_553, align 4

ST_278: A_2_load_552 (15834)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15805  %A_2_load_552 = load i32* %A_2_addr_552, align 4

ST_278: A_2_load_553 (15838)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15809  %A_2_load_553 = load i32* %A_2_addr_553, align 4


 <State 279>: 8.21ns
ST_279: tmp_199 (646)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:617  %tmp_199 = add i17 %tmp_14, 185

ST_279: tmp_201_cast (647)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:618  %tmp_201_cast = sext i17 %tmp_199 to i64

ST_279: A_0_addr_555 (648)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:619  %A_0_addr_555 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_201_cast

ST_279: A_1_addr_555 (948)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:919  %A_1_addr_555 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_201_cast

ST_279: A_2_addr_555 (1172)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1143  %A_2_addr_555 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_201_cast

ST_279: tmp_874 (3579)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3550  %tmp_874 = add i17 %tmp_690, 184

ST_279: tmp_875_cast (3580)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3551  %tmp_875_cast = sext i17 %tmp_874 to i64

ST_279: A_0_addr_554 (3581)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3552  %A_0_addr_554 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_875_cast

ST_279: A_1_addr_554 (3883)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3854  %A_1_addr_554 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_875_cast

ST_279: A_2_addr_554 (4107)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4078  %A_2_addr_554 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_875_cast

ST_279: StgValue_17448 (15738)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15709  store i32 %result_3_180_2_2_2, i32* %C_addr_180, align 4

ST_279: tmp_15_180 (15740)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15711  %tmp_15_180 = mul nsw i32 %A_0_load_543, %B_0_load_63

ST_279: tmp_15_181_0_0_1 (15742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15713  %tmp_15_181_0_0_1 = mul nsw i32 %A_0_load_546, %B_0_load_64

ST_279: tmp_15_181_0_0_2 (15745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15716  %tmp_15_181_0_0_2 = mul nsw i32 %A_0_load_549, %B_0_load_65

ST_279: tmp_15_181_0_1 (15747)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15718  %tmp_15_181_0_1 = mul nsw i32 %A_0_load_544, %B_0_load_66

ST_279: B_0_load_67 (15748)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15719  %B_0_load_67 = load i32* %B_0_addr_4, align 4

ST_279: tmp_15_181_0_1_1 (15749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15720  %tmp_15_181_0_1_1 = mul nsw i32 %A_0_load_547, %B_0_load_67

ST_279: B_0_load_68 (15751)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15722  %B_0_load_68 = load i32* %B_0_addr_5, align 4

ST_279: tmp_15_181_0_1_2 (15752)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15723  %tmp_15_181_0_1_2 = mul nsw i32 %A_0_load_550, %B_0_load_68

ST_279: tmp_15_181_0_2 (15753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15724  %tmp_15_181_0_2 = mul nsw i32 %A_0_load_545, %B_0_load_60

ST_279: tmp_15_181_0_2_1 (15754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15725  %tmp_15_181_0_2_1 = mul nsw i32 %A_0_load_548, %B_0_load_61

ST_279: tmp_15_181_0_2_2 (15756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15727  %tmp_15_181_0_2_2 = mul nsw i32 %A_0_load_551, %B_0_load_62

ST_279: tmp4529 (15781)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15752  %tmp4529 = add i32 %tmp_15_181_0_0_2, %tmp_15_180

ST_279: tmp4528 (15782)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15753  %tmp4528 = add i32 %tmp_15_181_0_0_1, %tmp4529

ST_279: tmp4531 (15783)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15754  %tmp4531 = add i32 %tmp_15_181_0_1_2, %tmp_15_181_0_1_1

ST_279: tmp4530 (15784)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15755  %tmp4530 = add i32 %tmp_15_181_0_1, %tmp4531

ST_279: tmp4527 (15785)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15756  %tmp4527 = add i32 %tmp4528, %tmp4530

ST_279: tmp4534 (15786)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15757  %tmp4534 = add i32 %tmp_15_181_0_2_2, %tmp_15_181_0_2_1

ST_279: tmp4533 (15787)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15758  %tmp4533 = add i32 %tmp_15_181_0_2, %tmp4534

ST_279: tmp4532 (15791)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15762  %tmp4532 = add i32 %tmp4533, %tmp4535

ST_279: tmp4526 (15792)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15763  %tmp4526 = add i32 %tmp4527, %tmp4532

ST_279: tmp4538 (15805)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15776  %tmp4538 = add i32 %tmp4539, %tmp4545

ST_279: result_3_181_2_2_2 (15806)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15777  %result_3_181_2_2_2 = add nsw i32 %tmp4526, %tmp4538

ST_279: tmp_15_181 (15808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15779  %tmp_15_181 = mul nsw i32 %A_0_load_546, %B_0_load_63

ST_279: tmp_15_182_0_0_1 (15809)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15780  %tmp_15_182_0_0_1 = mul nsw i32 %A_0_load_549, %B_0_load_64

ST_279: A_0_load_552 (15810)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15781  %A_0_load_552 = load i32* %A_0_addr_552, align 4

ST_279: tmp_15_182_0_0_2 (15811)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15782  %tmp_15_182_0_0_2 = mul nsw i32 %A_0_load_552, %B_0_load_65

ST_279: tmp_15_182_0_1 (15812)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15783  %tmp_15_182_0_1 = mul nsw i32 %A_0_load_547, %B_0_load_66

ST_279: tmp_15_182_0_1_1 (15813)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15784  %tmp_15_182_0_1_1 = mul nsw i32 %A_0_load_550, %B_0_load_67

ST_279: A_0_load_553 (15814)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15785  %A_0_load_553 = load i32* %A_0_addr_553, align 4

ST_279: tmp_15_182_0_1_2 (15815)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15786  %tmp_15_182_0_1_2 = mul nsw i32 %A_0_load_553, %B_0_load_68

ST_279: A_0_load_554 (15818)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15789  %A_0_load_554 = load i32* %A_0_addr_554, align 4

ST_279: tmp_15_182_1 (15820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15791  %tmp_15_182_1 = mul nsw i32 %A_1_load_546, %B_1_load_54

ST_279: tmp_15_182_1_0_1 (15821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15792  %tmp_15_182_1_0_1 = mul nsw i32 %A_1_load_549, %B_1_load_55

ST_279: A_1_load_552 (15822)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15793  %A_1_load_552 = load i32* %A_1_addr_552, align 4

ST_279: tmp_15_182_1_0_2 (15823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15794  %tmp_15_182_1_0_2 = mul nsw i32 %A_1_load_552, %B_1_load_56

ST_279: tmp_15_182_1_1 (15824)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15795  %tmp_15_182_1_1 = mul nsw i32 %A_1_load_547, %B_1_load_57

ST_279: A_1_load_553 (15826)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15797  %A_1_load_553 = load i32* %A_1_addr_553, align 4

ST_279: A_1_load_554 (15830)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15801  %A_1_load_554 = load i32* %A_1_addr_554, align 4

ST_279: A_2_load_552 (15834)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15805  %A_2_load_552 = load i32* %A_2_addr_552, align 4

ST_279: A_2_load_553 (15838)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15809  %A_2_load_553 = load i32* %A_2_addr_553, align 4

ST_279: A_2_load_554 (15842)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15813  %A_2_load_554 = load i32* %A_2_addr_554, align 4

ST_279: tmp4554 (15844)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15815  %tmp4554 = add i32 %tmp_15_182_0_0_2, %tmp_15_181

ST_279: tmp4553 (15845)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15816  %tmp4553 = add i32 %tmp_15_182_0_0_1, %tmp4554

ST_279: tmp4556 (15846)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15817  %tmp4556 = add i32 %tmp_15_182_0_1_2, %tmp_15_182_0_1_1

ST_279: tmp4555 (15847)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15818  %tmp4555 = add i32 %tmp_15_182_0_1, %tmp4556

ST_279: tmp4552 (15848)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15819  %tmp4552 = add i32 %tmp4553, %tmp4555

ST_279: tmp4561 (15851)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15822  %tmp4561 = add i32 %tmp_15_182_1_0_1, %tmp_15_182_1

ST_279: tmp4562 (15852)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15823  %tmp4562 = add i32 %tmp_15_182_1_1, %tmp_15_182_1_0_2

ST_279: tmp4560 (15853)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15824  %tmp4560 = add i32 %tmp4561, %tmp4562

ST_279: tmp_15_182 (15871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15842  %tmp_15_182 = mul nsw i32 %A_0_load_549, %B_0_load_63

ST_279: A_0_load_555 (15873)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15844  %A_0_load_555 = load i32* %A_0_addr_555, align 4

ST_279: A_1_load_555 (15885)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15856  %A_1_load_555 = load i32* %A_1_addr_555, align 4

ST_279: A_2_load_555 (15897)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15868  %A_2_load_555 = load i32* %A_2_addr_555, align 4


 <State 280>: 8.21ns
ST_280: tmp_420 (1756)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1727  %tmp_420 = add i22 %tmp_239, 181

ST_280: tmp_422_cast (1757)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1728  %tmp_422_cast = sext i22 %tmp_420 to i64

ST_280: C_addr_181 (1758)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1729  %C_addr_181 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_422_cast

ST_280: tmp_649 (2448)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2419  %tmp_649 = add i17 %tmp_464, 185

ST_280: tmp_650_cast (2449)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2420  %tmp_650_cast = sext i17 %tmp_649 to i64

ST_280: A_0_addr_556 (2450)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2421  %A_0_addr_556 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_650_cast

ST_280: A_1_addr_556 (2750)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2721  %A_1_addr_556 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_650_cast

ST_280: A_2_addr_556 (2974)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2945  %A_2_addr_556 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_650_cast

ST_280: tmp_875 (3582)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3553  %tmp_875 = add i17 %tmp_690, 185

ST_280: tmp_876_cast (3583)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3554  %tmp_876_cast = sext i17 %tmp_875 to i64

ST_280: A_0_addr_557 (3584)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3555  %A_0_addr_557 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_876_cast

ST_280: A_1_addr_557 (3884)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3855  %A_1_addr_557 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_876_cast

ST_280: A_2_addr_557 (4108)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4079  %A_2_addr_557 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_876_cast

ST_280: StgValue_17515 (15807)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15778  store i32 %result_3_181_2_2_2, i32* %C_addr_181, align 4

ST_280: tmp_15_182_0_2 (15816)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15787  %tmp_15_182_0_2 = mul nsw i32 %A_0_load_548, %B_0_load_60

ST_280: tmp_15_182_0_2_1 (15817)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15788  %tmp_15_182_0_2_1 = mul nsw i32 %A_0_load_551, %B_0_load_61

ST_280: A_0_load_554 (15818)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15789  %A_0_load_554 = load i32* %A_0_addr_554, align 4

ST_280: tmp_15_182_0_2_2 (15819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15790  %tmp_15_182_0_2_2 = mul nsw i32 %A_0_load_554, %B_0_load_62

ST_280: tmp_15_182_1_1_1 (15825)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15796  %tmp_15_182_1_1_1 = mul nsw i32 %A_1_load_550, %B_1_load_58

ST_280: tmp_15_182_1_1_2 (15827)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15798  %tmp_15_182_1_1_2 = mul nsw i32 %A_1_load_553, %B_1_load_59

ST_280: tmp_15_182_1_2 (15828)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15799  %tmp_15_182_1_2 = mul nsw i32 %A_1_load_548, %B_1_load_60

ST_280: tmp_15_182_1_2_1 (15829)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15800  %tmp_15_182_1_2_1 = mul nsw i32 %A_1_load_551, %B_1_load_61

ST_280: A_1_load_554 (15830)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15801  %A_1_load_554 = load i32* %A_1_addr_554, align 4

ST_280: tmp_15_182_1_2_2 (15831)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15802  %tmp_15_182_1_2_2 = mul nsw i32 %A_1_load_554, %B_1_load_62

ST_280: tmp_15_182_2 (15832)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15803  %tmp_15_182_2 = mul nsw i32 %A_2_load_546, %B_2_load_54

ST_280: tmp_15_182_2_0_1 (15833)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15804  %tmp_15_182_2_0_1 = mul nsw i32 %A_2_load_549, %B_2_load_55

ST_280: tmp_15_182_2_0_2 (15835)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15806  %tmp_15_182_2_0_2 = mul nsw i32 %A_2_load_552, %B_2_load_56

ST_280: tmp_15_182_2_1 (15836)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15807  %tmp_15_182_2_1 = mul nsw i32 %A_2_load_547, %B_2_load_57

ST_280: tmp_15_182_2_1_1 (15837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15808  %tmp_15_182_2_1_1 = mul nsw i32 %A_2_load_550, %B_2_load_58

ST_280: tmp_15_182_2_1_2 (15839)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15810  %tmp_15_182_2_1_2 = mul nsw i32 %A_2_load_553, %B_2_load_59

ST_280: tmp_15_182_2_2 (15840)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15811  %tmp_15_182_2_2 = mul nsw i32 %A_2_load_548, %B_2_load_60

ST_280: tmp_15_182_2_2_1 (15841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15812  %tmp_15_182_2_2_1 = mul nsw i32 %A_2_load_551, %B_2_load_61

ST_280: A_2_load_554 (15842)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15813  %A_2_load_554 = load i32* %A_2_addr_554, align 4

ST_280: tmp_15_182_2_2_2 (15843)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15814  %tmp_15_182_2_2_2 = mul nsw i32 %A_2_load_554, %B_2_load_62

ST_280: tmp4559 (15849)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15820  %tmp4559 = add i32 %tmp_15_182_0_2_2, %tmp_15_182_0_2_1

ST_280: tmp4558 (15850)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15821  %tmp4558 = add i32 %tmp_15_182_0_2, %tmp4559

ST_280: tmp4557 (15854)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15825  %tmp4557 = add i32 %tmp4558, %tmp4560

ST_280: tmp4551 (15855)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15826  %tmp4551 = add i32 %tmp4552, %tmp4557

ST_280: tmp4566 (15856)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15827  %tmp4566 = add i32 %tmp_15_182_1_2, %tmp_15_182_1_1_2

ST_280: tmp4565 (15857)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15828  %tmp4565 = add i32 %tmp_15_182_1_1_1, %tmp4566

ST_280: tmp4568 (15858)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15829  %tmp4568 = add i32 %tmp_15_182_1_2_2, %tmp_15_182_1_2_1

ST_280: tmp4569 (15859)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15830  %tmp4569 = add i32 %tmp_15_182_2_0_1, %tmp_15_182_2

ST_280: tmp4567 (15860)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15831  %tmp4567 = add i32 %tmp4568, %tmp4569

ST_280: tmp4564 (15861)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15832  %tmp4564 = add i32 %tmp4565, %tmp4567

ST_280: tmp4572 (15862)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15833  %tmp4572 = add i32 %tmp_15_182_2_1_1, %tmp_15_182_2_1

ST_280: tmp4571 (15863)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15834  %tmp4571 = add i32 %tmp_15_182_2_0_2, %tmp4572

ST_280: tmp4574 (15864)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15835  %tmp4574 = add i32 %tmp_15_182_2_2, %tmp_15_182_2_1_2

ST_280: tmp4575 (15865)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15836  %tmp4575 = add i32 %tmp_15_182_2_2_2, %tmp_15_182_2_2_1

ST_280: tmp4573 (15866)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15837  %tmp4573 = add i32 %tmp4574, %tmp4575

ST_280: tmp4570 (15867)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15838  %tmp4570 = add i32 %tmp4571, %tmp4573

ST_280: tmp4563 (15868)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15839  %tmp4563 = add i32 %tmp4564, %tmp4570

ST_280: result_3_182_2_2_2 (15869)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15840  %result_3_182_2_2_2 = add nsw i32 %tmp4551, %tmp4563

ST_280: A_0_load_555 (15873)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15844  %A_0_load_555 = load i32* %A_0_addr_555, align 4

ST_280: A_0_load_556 (15877)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15848  %A_0_load_556 = load i32* %A_0_addr_556, align 4

ST_280: A_0_load_557 (15881)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15852  %A_0_load_557 = load i32* %A_0_addr_557, align 4

ST_280: tmp_15_183_1 (15883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15854  %tmp_15_183_1 = mul nsw i32 %A_1_load_549, %B_1_load_54

ST_280: tmp_15_183_1_0_1 (15884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15855  %tmp_15_183_1_0_1 = mul nsw i32 %A_1_load_552, %B_1_load_55

ST_280: A_1_load_555 (15885)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15856  %A_1_load_555 = load i32* %A_1_addr_555, align 4

ST_280: tmp_15_183_1_0_2 (15886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15857  %tmp_15_183_1_0_2 = mul nsw i32 %A_1_load_555, %B_1_load_56

ST_280: tmp_15_183_1_1 (15887)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15858  %tmp_15_183_1_1 = mul nsw i32 %A_1_load_550, %B_1_load_57

ST_280: A_1_load_556 (15889)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15860  %A_1_load_556 = load i32* %A_1_addr_556, align 4

ST_280: A_1_load_557 (15893)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15864  %A_1_load_557 = load i32* %A_1_addr_557, align 4

ST_280: A_2_load_555 (15897)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15868  %A_2_load_555 = load i32* %A_2_addr_555, align 4

ST_280: A_2_load_556 (15901)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15872  %A_2_load_556 = load i32* %A_2_addr_556, align 4

ST_280: A_2_load_557 (15905)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15876  %A_2_load_557 = load i32* %A_2_addr_557, align 4

ST_280: tmp4586 (15914)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15885  %tmp4586 = add i32 %tmp_15_183_1_0_1, %tmp_15_183_1

ST_280: tmp4587 (15915)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15886  %tmp4587 = add i32 %tmp_15_183_1_1, %tmp_15_183_1_0_2

ST_280: tmp4585 (15916)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15887  %tmp4585 = add i32 %tmp4586, %tmp4587


 <State 281>: 8.21ns
ST_281: tmp_200 (649)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:620  %tmp_200 = add i17 %tmp_14, 186

ST_281: tmp_202_cast (650)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:621  %tmp_202_cast = sext i17 %tmp_200 to i64

ST_281: A_0_addr_558 (651)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:622  %A_0_addr_558 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_202_cast

ST_281: A_1_addr_558 (949)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:920  %A_1_addr_558 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_202_cast

ST_281: A_2_addr_558 (1173)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1144  %A_2_addr_558 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_202_cast

ST_281: tmp_421 (1759)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1730  %tmp_421 = add i22 %tmp_239, 182

ST_281: tmp_423_cast (1760)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1731  %tmp_423_cast = sext i22 %tmp_421 to i64

ST_281: C_addr_182 (1761)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1732  %C_addr_182 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_423_cast

ST_281: tmp_650 (2451)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2422  %tmp_650 = add i17 %tmp_464, 186

ST_281: tmp_651_cast (2452)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2423  %tmp_651_cast = sext i17 %tmp_650 to i64

ST_281: A_0_addr_559 (2453)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2424  %A_0_addr_559 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_651_cast

ST_281: A_1_addr_559 (2751)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2722  %A_1_addr_559 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_651_cast

ST_281: A_2_addr_559 (2975)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2946  %A_2_addr_559 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_651_cast

ST_281: StgValue_17583 (15807)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15778  store i32 %result_3_181_2_2_2, i32* %C_addr_181, align 4

ST_281: StgValue_17584 (15870)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15841  store i32 %result_3_182_2_2_2, i32* %C_addr_182, align 4

ST_281: tmp_15_183_0_0_1 (15872)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15843  %tmp_15_183_0_0_1 = mul nsw i32 %A_0_load_552, %B_0_load_64

ST_281: tmp_15_183_0_0_2 (15874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15845  %tmp_15_183_0_0_2 = mul nsw i32 %A_0_load_555, %B_0_load_65

ST_281: tmp_15_183_0_1 (15875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15846  %tmp_15_183_0_1 = mul nsw i32 %A_0_load_550, %B_0_load_66

ST_281: tmp_15_183_0_1_1 (15876)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15847  %tmp_15_183_0_1_1 = mul nsw i32 %A_0_load_553, %B_0_load_67

ST_281: A_0_load_556 (15877)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15848  %A_0_load_556 = load i32* %A_0_addr_556, align 4

ST_281: tmp_15_183_0_1_2 (15878)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15849  %tmp_15_183_0_1_2 = mul nsw i32 %A_0_load_556, %B_0_load_68

ST_281: tmp_15_183_0_2 (15879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15850  %tmp_15_183_0_2 = mul nsw i32 %A_0_load_551, %B_0_load_60

ST_281: tmp_15_183_0_2_1 (15880)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15851  %tmp_15_183_0_2_1 = mul nsw i32 %A_0_load_554, %B_0_load_61

ST_281: A_0_load_557 (15881)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15852  %A_0_load_557 = load i32* %A_0_addr_557, align 4

ST_281: tmp_15_183_0_2_2 (15882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15853  %tmp_15_183_0_2_2 = mul nsw i32 %A_0_load_557, %B_0_load_62

ST_281: tmp_15_183_1_1_1 (15888)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15859  %tmp_15_183_1_1_1 = mul nsw i32 %A_1_load_553, %B_1_load_58

ST_281: A_1_load_556 (15889)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15860  %A_1_load_556 = load i32* %A_1_addr_556, align 4

ST_281: tmp_15_183_1_1_2 (15890)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15861  %tmp_15_183_1_1_2 = mul nsw i32 %A_1_load_556, %B_1_load_59

ST_281: tmp_15_183_1_2 (15891)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15862  %tmp_15_183_1_2 = mul nsw i32 %A_1_load_551, %B_1_load_60

ST_281: tmp_15_183_1_2_1 (15892)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15863  %tmp_15_183_1_2_1 = mul nsw i32 %A_1_load_554, %B_1_load_61

ST_281: A_1_load_557 (15893)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15864  %A_1_load_557 = load i32* %A_1_addr_557, align 4

ST_281: tmp_15_183_1_2_2 (15894)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15865  %tmp_15_183_1_2_2 = mul nsw i32 %A_1_load_557, %B_1_load_62

ST_281: tmp_15_183_2 (15895)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15866  %tmp_15_183_2 = mul nsw i32 %A_2_load_549, %B_2_load_54

ST_281: tmp_15_183_2_0_1 (15896)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15867  %tmp_15_183_2_0_1 = mul nsw i32 %A_2_load_552, %B_2_load_55

ST_281: tmp_15_183_2_0_2 (15898)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15869  %tmp_15_183_2_0_2 = mul nsw i32 %A_2_load_555, %B_2_load_56

ST_281: tmp_15_183_2_1 (15899)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15870  %tmp_15_183_2_1 = mul nsw i32 %A_2_load_550, %B_2_load_57

ST_281: tmp_15_183_2_1_1 (15900)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15871  %tmp_15_183_2_1_1 = mul nsw i32 %A_2_load_553, %B_2_load_58

ST_281: A_2_load_556 (15901)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15872  %A_2_load_556 = load i32* %A_2_addr_556, align 4

ST_281: tmp_15_183_2_1_2 (15902)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15873  %tmp_15_183_2_1_2 = mul nsw i32 %A_2_load_556, %B_2_load_59

ST_281: tmp_15_183_2_2 (15903)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15874  %tmp_15_183_2_2 = mul nsw i32 %A_2_load_551, %B_2_load_60

ST_281: tmp_15_183_2_2_1 (15904)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15875  %tmp_15_183_2_2_1 = mul nsw i32 %A_2_load_554, %B_2_load_61

ST_281: A_2_load_557 (15905)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15876  %A_2_load_557 = load i32* %A_2_addr_557, align 4

ST_281: tmp_15_183_2_2_2 (15906)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15877  %tmp_15_183_2_2_2 = mul nsw i32 %A_2_load_557, %B_2_load_62

ST_281: tmp4579 (15907)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15878  %tmp4579 = add i32 %tmp_15_183_0_0_2, %tmp_15_182

ST_281: tmp4578 (15908)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15879  %tmp4578 = add i32 %tmp_15_183_0_0_1, %tmp4579

ST_281: tmp4581 (15909)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15880  %tmp4581 = add i32 %tmp_15_183_0_1_2, %tmp_15_183_0_1_1

ST_281: tmp4580 (15910)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15881  %tmp4580 = add i32 %tmp_15_183_0_1, %tmp4581

ST_281: tmp4577 (15911)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15882  %tmp4577 = add i32 %tmp4578, %tmp4580

ST_281: tmp4584 (15912)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15883  %tmp4584 = add i32 %tmp_15_183_0_2_2, %tmp_15_183_0_2_1

ST_281: tmp4583 (15913)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15884  %tmp4583 = add i32 %tmp_15_183_0_2, %tmp4584

ST_281: tmp4582 (15917)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15888  %tmp4582 = add i32 %tmp4583, %tmp4585

ST_281: tmp4576 (15918)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15889  %tmp4576 = add i32 %tmp4577, %tmp4582

ST_281: tmp4591 (15919)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15890  %tmp4591 = add i32 %tmp_15_183_1_2, %tmp_15_183_1_1_2

ST_281: tmp4590 (15920)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15891  %tmp4590 = add i32 %tmp_15_183_1_1_1, %tmp4591

ST_281: tmp4593 (15921)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15892  %tmp4593 = add i32 %tmp_15_183_1_2_2, %tmp_15_183_1_2_1

ST_281: tmp4594 (15922)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15893  %tmp4594 = add i32 %tmp_15_183_2_0_1, %tmp_15_183_2

ST_281: tmp4592 (15923)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15894  %tmp4592 = add i32 %tmp4593, %tmp4594

ST_281: tmp4589 (15924)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15895  %tmp4589 = add i32 %tmp4590, %tmp4592

ST_281: tmp4597 (15925)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15896  %tmp4597 = add i32 %tmp_15_183_2_1_1, %tmp_15_183_2_1

ST_281: tmp4596 (15926)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15897  %tmp4596 = add i32 %tmp_15_183_2_0_2, %tmp4597

ST_281: tmp4599 (15927)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15898  %tmp4599 = add i32 %tmp_15_183_2_2, %tmp_15_183_2_1_2

ST_281: tmp4600 (15928)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15899  %tmp4600 = add i32 %tmp_15_183_2_2_2, %tmp_15_183_2_2_1

ST_281: tmp4598 (15929)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15900  %tmp4598 = add i32 %tmp4599, %tmp4600

ST_281: tmp4595 (15930)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15901  %tmp4595 = add i32 %tmp4596, %tmp4598

ST_281: tmp4588 (15931)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15902  %tmp4588 = add i32 %tmp4589, %tmp4595

ST_281: result_3_183_2_2_2 (15932)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15903  %result_3_183_2_2_2 = add nsw i32 %tmp4576, %tmp4588

ST_281: A_0_load_558 (15936)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15907  %A_0_load_558 = load i32* %A_0_addr_558, align 4

ST_281: A_0_load_559 (15940)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15911  %A_0_load_559 = load i32* %A_0_addr_559, align 4

ST_281: A_1_load_558 (15948)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15919  %A_1_load_558 = load i32* %A_1_addr_558, align 4

ST_281: A_1_load_559 (15952)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15923  %A_1_load_559 = load i32* %A_1_addr_559, align 4

ST_281: A_2_load_558 (15960)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15931  %A_2_load_558 = load i32* %A_2_addr_558, align 4

ST_281: A_2_load_559 (15964)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15935  %A_2_load_559 = load i32* %A_2_addr_559, align 4


 <State 282>: 7.32ns
ST_282: tmp_201 (652)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:623  %tmp_201 = add i17 %tmp_14, 187

ST_282: tmp_203_cast (653)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:624  %tmp_203_cast = sext i17 %tmp_201 to i64

ST_282: A_0_addr_561 (654)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:625  %A_0_addr_561 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_203_cast

ST_282: A_1_addr_561 (950)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:921  %A_1_addr_561 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_203_cast

ST_282: A_2_addr_561 (1174)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1145  %A_2_addr_561 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_203_cast

ST_282: tmp_422 (1762)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1733  %tmp_422 = add i22 %tmp_239, 183

ST_282: tmp_424_cast (1763)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1734  %tmp_424_cast = sext i22 %tmp_422 to i64

ST_282: C_addr_183 (1764)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1735  %C_addr_183 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_424_cast

ST_282: tmp_876 (3585)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3556  %tmp_876 = add i17 %tmp_690, 186

ST_282: tmp_877_cast (3586)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3557  %tmp_877_cast = sext i17 %tmp_876 to i64

ST_282: A_0_addr_560 (3587)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3558  %A_0_addr_560 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_877_cast

ST_282: A_1_addr_560 (3885)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3856  %A_1_addr_560 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_877_cast

ST_282: A_2_addr_560 (4109)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4080  %A_2_addr_560 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_877_cast

ST_282: StgValue_17655 (15870)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15841  store i32 %result_3_182_2_2_2, i32* %C_addr_182, align 4

ST_282: StgValue_17656 (15933)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15904  store i32 %result_3_183_2_2_2, i32* %C_addr_183, align 4

ST_282: tmp_15_183 (15934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15905  %tmp_15_183 = mul nsw i32 %A_0_load_552, %B_0_load_63

ST_282: tmp_15_184_0_0_1 (15935)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15906  %tmp_15_184_0_0_1 = mul nsw i32 %A_0_load_555, %B_0_load_64

ST_282: A_0_load_558 (15936)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15907  %A_0_load_558 = load i32* %A_0_addr_558, align 4

ST_282: tmp_15_184_0_0_2 (15937)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15908  %tmp_15_184_0_0_2 = mul nsw i32 %A_0_load_558, %B_0_load_65

ST_282: tmp_15_184_0_1 (15938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15909  %tmp_15_184_0_1 = mul nsw i32 %A_0_load_553, %B_0_load_66

ST_282: tmp_15_184_0_1_1 (15939)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15910  %tmp_15_184_0_1_1 = mul nsw i32 %A_0_load_556, %B_0_load_67

ST_282: A_0_load_559 (15940)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15911  %A_0_load_559 = load i32* %A_0_addr_559, align 4

ST_282: tmp_15_184_0_1_2 (15941)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15912  %tmp_15_184_0_1_2 = mul nsw i32 %A_0_load_559, %B_0_load_68

ST_282: A_0_load_560 (15944)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15915  %A_0_load_560 = load i32* %A_0_addr_560, align 4

ST_282: tmp_15_184_1 (15946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15917  %tmp_15_184_1 = mul nsw i32 %A_1_load_552, %B_1_load_54

ST_282: tmp_15_184_1_0_1 (15947)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15918  %tmp_15_184_1_0_1 = mul nsw i32 %A_1_load_555, %B_1_load_55

ST_282: A_1_load_558 (15948)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15919  %A_1_load_558 = load i32* %A_1_addr_558, align 4

ST_282: tmp_15_184_1_0_2 (15949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15920  %tmp_15_184_1_0_2 = mul nsw i32 %A_1_load_558, %B_1_load_56

ST_282: tmp_15_184_1_1 (15950)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15921  %tmp_15_184_1_1 = mul nsw i32 %A_1_load_553, %B_1_load_57

ST_282: A_1_load_559 (15952)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15923  %A_1_load_559 = load i32* %A_1_addr_559, align 4

ST_282: A_1_load_560 (15956)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15927  %A_1_load_560 = load i32* %A_1_addr_560, align 4

ST_282: A_2_load_558 (15960)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15931  %A_2_load_558 = load i32* %A_2_addr_558, align 4

ST_282: A_2_load_559 (15964)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15935  %A_2_load_559 = load i32* %A_2_addr_559, align 4

ST_282: A_2_load_560 (15968)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15939  %A_2_load_560 = load i32* %A_2_addr_560, align 4

ST_282: tmp4604 (15970)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15941  %tmp4604 = add i32 %tmp_15_184_0_0_2, %tmp_15_183

ST_282: tmp4603 (15971)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15942  %tmp4603 = add i32 %tmp_15_184_0_0_1, %tmp4604

ST_282: tmp4606 (15972)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15943  %tmp4606 = add i32 %tmp_15_184_0_1_2, %tmp_15_184_0_1_1

ST_282: tmp4605 (15973)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15944  %tmp4605 = add i32 %tmp_15_184_0_1, %tmp4606

ST_282: tmp4602 (15974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15945  %tmp4602 = add i32 %tmp4603, %tmp4605

ST_282: tmp4611 (15977)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15948  %tmp4611 = add i32 %tmp_15_184_1_0_1, %tmp_15_184_1

ST_282: tmp4612 (15978)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15949  %tmp4612 = add i32 %tmp_15_184_1_1, %tmp_15_184_1_0_2

ST_282: tmp4610 (15979)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15950  %tmp4610 = add i32 %tmp4611, %tmp4612

ST_282: A_0_load_561 (15999)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15970  %A_0_load_561 = load i32* %A_0_addr_561, align 4

ST_282: A_1_load_561 (16011)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15982  %A_1_load_561 = load i32* %A_1_addr_561, align 4

ST_282: A_2_load_561 (16023)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15994  %A_2_load_561 = load i32* %A_2_addr_561, align 4


 <State 283>: 8.21ns
ST_283: tmp_651 (2454)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2425  %tmp_651 = add i17 %tmp_464, 187

ST_283: tmp_652_cast (2455)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2426  %tmp_652_cast = sext i17 %tmp_651 to i64

ST_283: A_0_addr_562 (2456)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2427  %A_0_addr_562 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_652_cast

ST_283: A_1_addr_562 (2752)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2723  %A_1_addr_562 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_652_cast

ST_283: A_2_addr_562 (2976)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2947  %A_2_addr_562 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_652_cast

ST_283: tmp_877 (3588)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3559  %tmp_877 = add i17 %tmp_690, 187

ST_283: tmp_878_cast (3589)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3560  %tmp_878_cast = sext i17 %tmp_877 to i64

ST_283: A_0_addr_563 (3590)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3561  %A_0_addr_563 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_878_cast

ST_283: A_1_addr_563 (3886)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3857  %A_1_addr_563 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_878_cast

ST_283: A_2_addr_563 (4110)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4081  %A_2_addr_563 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_878_cast

ST_283: StgValue_17697 (15933)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15904  store i32 %result_3_183_2_2_2, i32* %C_addr_183, align 4

ST_283: tmp_15_184_0_2 (15942)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15913  %tmp_15_184_0_2 = mul nsw i32 %A_0_load_554, %B_0_load_60

ST_283: tmp_15_184_0_2_1 (15943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15914  %tmp_15_184_0_2_1 = mul nsw i32 %A_0_load_557, %B_0_load_61

ST_283: A_0_load_560 (15944)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15915  %A_0_load_560 = load i32* %A_0_addr_560, align 4

ST_283: tmp_15_184_0_2_2 (15945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15916  %tmp_15_184_0_2_2 = mul nsw i32 %A_0_load_560, %B_0_load_62

ST_283: tmp_15_184_1_1_1 (15951)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15922  %tmp_15_184_1_1_1 = mul nsw i32 %A_1_load_556, %B_1_load_58

ST_283: tmp_15_184_1_1_2 (15953)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15924  %tmp_15_184_1_1_2 = mul nsw i32 %A_1_load_559, %B_1_load_59

ST_283: tmp_15_184_1_2 (15954)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15925  %tmp_15_184_1_2 = mul nsw i32 %A_1_load_554, %B_1_load_60

ST_283: tmp_15_184_1_2_1 (15955)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15926  %tmp_15_184_1_2_1 = mul nsw i32 %A_1_load_557, %B_1_load_61

ST_283: A_1_load_560 (15956)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15927  %A_1_load_560 = load i32* %A_1_addr_560, align 4

ST_283: tmp_15_184_1_2_2 (15957)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15928  %tmp_15_184_1_2_2 = mul nsw i32 %A_1_load_560, %B_1_load_62

ST_283: tmp_15_184_2 (15958)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15929  %tmp_15_184_2 = mul nsw i32 %A_2_load_552, %B_2_load_54

ST_283: tmp_15_184_2_0_1 (15959)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15930  %tmp_15_184_2_0_1 = mul nsw i32 %A_2_load_555, %B_2_load_55

ST_283: tmp_15_184_2_0_2 (15961)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15932  %tmp_15_184_2_0_2 = mul nsw i32 %A_2_load_558, %B_2_load_56

ST_283: tmp_15_184_2_1 (15962)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15933  %tmp_15_184_2_1 = mul nsw i32 %A_2_load_553, %B_2_load_57

ST_283: tmp_15_184_2_1_1 (15963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15934  %tmp_15_184_2_1_1 = mul nsw i32 %A_2_load_556, %B_2_load_58

ST_283: tmp_15_184_2_1_2 (15965)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15936  %tmp_15_184_2_1_2 = mul nsw i32 %A_2_load_559, %B_2_load_59

ST_283: tmp_15_184_2_2 (15966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15937  %tmp_15_184_2_2 = mul nsw i32 %A_2_load_554, %B_2_load_60

ST_283: tmp_15_184_2_2_1 (15967)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15938  %tmp_15_184_2_2_1 = mul nsw i32 %A_2_load_557, %B_2_load_61

ST_283: A_2_load_560 (15968)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15939  %A_2_load_560 = load i32* %A_2_addr_560, align 4

ST_283: tmp_15_184_2_2_2 (15969)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15940  %tmp_15_184_2_2_2 = mul nsw i32 %A_2_load_560, %B_2_load_62

ST_283: tmp4609 (15975)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15946  %tmp4609 = add i32 %tmp_15_184_0_2_2, %tmp_15_184_0_2_1

ST_283: tmp4608 (15976)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15947  %tmp4608 = add i32 %tmp_15_184_0_2, %tmp4609

ST_283: tmp4607 (15980)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15951  %tmp4607 = add i32 %tmp4608, %tmp4610

ST_283: tmp4601 (15981)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15952  %tmp4601 = add i32 %tmp4602, %tmp4607

ST_283: tmp4616 (15982)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15953  %tmp4616 = add i32 %tmp_15_184_1_2, %tmp_15_184_1_1_2

ST_283: tmp4615 (15983)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15954  %tmp4615 = add i32 %tmp_15_184_1_1_1, %tmp4616

ST_283: tmp4618 (15984)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15955  %tmp4618 = add i32 %tmp_15_184_1_2_2, %tmp_15_184_1_2_1

ST_283: tmp4619 (15985)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15956  %tmp4619 = add i32 %tmp_15_184_2_0_1, %tmp_15_184_2

ST_283: tmp4617 (15986)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15957  %tmp4617 = add i32 %tmp4618, %tmp4619

ST_283: tmp4614 (15987)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15958  %tmp4614 = add i32 %tmp4615, %tmp4617

ST_283: tmp4622 (15988)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15959  %tmp4622 = add i32 %tmp_15_184_2_1_1, %tmp_15_184_2_1

ST_283: tmp4621 (15989)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15960  %tmp4621 = add i32 %tmp_15_184_2_0_2, %tmp4622

ST_283: tmp4624 (15990)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15961  %tmp4624 = add i32 %tmp_15_184_2_2, %tmp_15_184_2_1_2

ST_283: tmp4625 (15991)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15962  %tmp4625 = add i32 %tmp_15_184_2_2_2, %tmp_15_184_2_2_1

ST_283: tmp4623 (15992)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15963  %tmp4623 = add i32 %tmp4624, %tmp4625

ST_283: tmp4620 (15993)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15964  %tmp4620 = add i32 %tmp4621, %tmp4623

ST_283: tmp4613 (15994)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15965  %tmp4613 = add i32 %tmp4614, %tmp4620

ST_283: result_3_184_2_2_2 (15995)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15966  %result_3_184_2_2_2 = add nsw i32 %tmp4601, %tmp4613

ST_283: A_0_load_561 (15999)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15970  %A_0_load_561 = load i32* %A_0_addr_561, align 4

ST_283: A_0_load_562 (16003)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15974  %A_0_load_562 = load i32* %A_0_addr_562, align 4

ST_283: A_0_load_563 (16007)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15978  %A_0_load_563 = load i32* %A_0_addr_563, align 4

ST_283: tmp_15_185_1 (16009)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15980  %tmp_15_185_1 = mul nsw i32 %A_1_load_555, %B_1_load_54

ST_283: tmp_15_185_1_0_1 (16010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15981  %tmp_15_185_1_0_1 = mul nsw i32 %A_1_load_558, %B_1_load_55

ST_283: A_1_load_561 (16011)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15982  %A_1_load_561 = load i32* %A_1_addr_561, align 4

ST_283: tmp_15_185_1_0_2 (16012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15983  %tmp_15_185_1_0_2 = mul nsw i32 %A_1_load_561, %B_1_load_56

ST_283: tmp_15_185_1_1 (16013)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15984  %tmp_15_185_1_1 = mul nsw i32 %A_1_load_556, %B_1_load_57

ST_283: A_1_load_562 (16015)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15986  %A_1_load_562 = load i32* %A_1_addr_562, align 4

ST_283: A_1_load_563 (16019)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15990  %A_1_load_563 = load i32* %A_1_addr_563, align 4

ST_283: A_2_load_561 (16023)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15994  %A_2_load_561 = load i32* %A_2_addr_561, align 4

ST_283: A_2_load_562 (16027)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15998  %A_2_load_562 = load i32* %A_2_addr_562, align 4

ST_283: A_2_load_563 (16031)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16002  %A_2_load_563 = load i32* %A_2_addr_563, align 4

ST_283: tmp4636 (16040)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16011  %tmp4636 = add i32 %tmp_15_185_1_0_1, %tmp_15_185_1

ST_283: tmp4637 (16041)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16012  %tmp4637 = add i32 %tmp_15_185_1_1, %tmp_15_185_1_0_2

ST_283: tmp4635 (16042)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16013  %tmp4635 = add i32 %tmp4636, %tmp4637


 <State 284>: 8.21ns
ST_284: tmp_202 (655)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:626  %tmp_202 = add i17 %tmp_14, 188

ST_284: tmp_204_cast (656)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:627  %tmp_204_cast = sext i17 %tmp_202 to i64

ST_284: A_0_addr_564 (657)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:628  %A_0_addr_564 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_204_cast

ST_284: A_1_addr_564 (951)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:922  %A_1_addr_564 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_204_cast

ST_284: A_2_addr_564 (1175)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1146  %A_2_addr_564 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_204_cast

ST_284: tmp_423 (1765)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1736  %tmp_423 = add i22 %tmp_239, 184

ST_284: tmp_425_cast (1766)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1737  %tmp_425_cast = sext i22 %tmp_423 to i64

ST_284: C_addr_184 (1767)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1738  %C_addr_184 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_425_cast

ST_284: tmp_652 (2457)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2428  %tmp_652 = add i17 %tmp_464, 188

ST_284: tmp_653_cast (2458)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2429  %tmp_653_cast = sext i17 %tmp_652 to i64

ST_284: A_0_addr_565 (2459)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2430  %A_0_addr_565 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_653_cast

ST_284: A_1_addr_565 (2753)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2724  %A_1_addr_565 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_653_cast

ST_284: A_2_addr_565 (2977)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2948  %A_2_addr_565 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_653_cast

ST_284: StgValue_17765 (15996)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15967  store i32 %result_3_184_2_2_2, i32* %C_addr_184, align 4

ST_284: tmp_15_184 (15997)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15968  %tmp_15_184 = mul nsw i32 %A_0_load_555, %B_0_load_63

ST_284: tmp_15_185_0_0_1 (15998)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15969  %tmp_15_185_0_0_1 = mul nsw i32 %A_0_load_558, %B_0_load_64

ST_284: tmp_15_185_0_0_2 (16000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15971  %tmp_15_185_0_0_2 = mul nsw i32 %A_0_load_561, %B_0_load_65

ST_284: tmp_15_185_0_1 (16001)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15972  %tmp_15_185_0_1 = mul nsw i32 %A_0_load_556, %B_0_load_66

ST_284: tmp_15_185_0_1_1 (16002)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15973  %tmp_15_185_0_1_1 = mul nsw i32 %A_0_load_559, %B_0_load_67

ST_284: A_0_load_562 (16003)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15974  %A_0_load_562 = load i32* %A_0_addr_562, align 4

ST_284: tmp_15_185_0_1_2 (16004)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15975  %tmp_15_185_0_1_2 = mul nsw i32 %A_0_load_562, %B_0_load_68

ST_284: tmp_15_185_0_2 (16005)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15976  %tmp_15_185_0_2 = mul nsw i32 %A_0_load_557, %B_0_load_60

ST_284: tmp_15_185_0_2_1 (16006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15977  %tmp_15_185_0_2_1 = mul nsw i32 %A_0_load_560, %B_0_load_61

ST_284: A_0_load_563 (16007)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15978  %A_0_load_563 = load i32* %A_0_addr_563, align 4

ST_284: tmp_15_185_0_2_2 (16008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15979  %tmp_15_185_0_2_2 = mul nsw i32 %A_0_load_563, %B_0_load_62

ST_284: tmp_15_185_1_1_1 (16014)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15985  %tmp_15_185_1_1_1 = mul nsw i32 %A_1_load_559, %B_1_load_58

ST_284: A_1_load_562 (16015)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15986  %A_1_load_562 = load i32* %A_1_addr_562, align 4

ST_284: tmp_15_185_1_1_2 (16016)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15987  %tmp_15_185_1_1_2 = mul nsw i32 %A_1_load_562, %B_1_load_59

ST_284: tmp_15_185_1_2 (16017)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15988  %tmp_15_185_1_2 = mul nsw i32 %A_1_load_557, %B_1_load_60

ST_284: tmp_15_185_1_2_1 (16018)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15989  %tmp_15_185_1_2_1 = mul nsw i32 %A_1_load_560, %B_1_load_61

ST_284: A_1_load_563 (16019)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15990  %A_1_load_563 = load i32* %A_1_addr_563, align 4

ST_284: tmp_15_185_1_2_2 (16020)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15991  %tmp_15_185_1_2_2 = mul nsw i32 %A_1_load_563, %B_1_load_62

ST_284: tmp_15_185_2 (16021)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15992  %tmp_15_185_2 = mul nsw i32 %A_2_load_555, %B_2_load_54

ST_284: tmp_15_185_2_0_1 (16022)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15993  %tmp_15_185_2_0_1 = mul nsw i32 %A_2_load_558, %B_2_load_55

ST_284: tmp_15_185_2_0_2 (16024)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15995  %tmp_15_185_2_0_2 = mul nsw i32 %A_2_load_561, %B_2_load_56

ST_284: tmp_15_185_2_1 (16025)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15996  %tmp_15_185_2_1 = mul nsw i32 %A_2_load_556, %B_2_load_57

ST_284: tmp_15_185_2_1_1 (16026)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15997  %tmp_15_185_2_1_1 = mul nsw i32 %A_2_load_559, %B_2_load_58

ST_284: A_2_load_562 (16027)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15998  %A_2_load_562 = load i32* %A_2_addr_562, align 4

ST_284: tmp_15_185_2_1_2 (16028)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:15999  %tmp_15_185_2_1_2 = mul nsw i32 %A_2_load_562, %B_2_load_59

ST_284: tmp_15_185_2_2 (16029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16000  %tmp_15_185_2_2 = mul nsw i32 %A_2_load_557, %B_2_load_60

ST_284: tmp_15_185_2_2_1 (16030)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16001  %tmp_15_185_2_2_1 = mul nsw i32 %A_2_load_560, %B_2_load_61

ST_284: A_2_load_563 (16031)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16002  %A_2_load_563 = load i32* %A_2_addr_563, align 4

ST_284: tmp_15_185_2_2_2 (16032)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16003  %tmp_15_185_2_2_2 = mul nsw i32 %A_2_load_563, %B_2_load_62

ST_284: tmp4629 (16033)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16004  %tmp4629 = add i32 %tmp_15_185_0_0_2, %tmp_15_184

ST_284: tmp4628 (16034)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16005  %tmp4628 = add i32 %tmp_15_185_0_0_1, %tmp4629

ST_284: tmp4631 (16035)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16006  %tmp4631 = add i32 %tmp_15_185_0_1_2, %tmp_15_185_0_1_1

ST_284: tmp4630 (16036)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16007  %tmp4630 = add i32 %tmp_15_185_0_1, %tmp4631

ST_284: tmp4627 (16037)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16008  %tmp4627 = add i32 %tmp4628, %tmp4630

ST_284: tmp4634 (16038)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16009  %tmp4634 = add i32 %tmp_15_185_0_2_2, %tmp_15_185_0_2_1

ST_284: tmp4633 (16039)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16010  %tmp4633 = add i32 %tmp_15_185_0_2, %tmp4634

ST_284: tmp4632 (16043)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16014  %tmp4632 = add i32 %tmp4633, %tmp4635

ST_284: tmp4626 (16044)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16015  %tmp4626 = add i32 %tmp4627, %tmp4632

ST_284: tmp4641 (16045)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16016  %tmp4641 = add i32 %tmp_15_185_1_2, %tmp_15_185_1_1_2

ST_284: tmp4640 (16046)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16017  %tmp4640 = add i32 %tmp_15_185_1_1_1, %tmp4641

ST_284: tmp4643 (16047)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16018  %tmp4643 = add i32 %tmp_15_185_1_2_2, %tmp_15_185_1_2_1

ST_284: tmp4644 (16048)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16019  %tmp4644 = add i32 %tmp_15_185_2_0_1, %tmp_15_185_2

ST_284: tmp4642 (16049)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16020  %tmp4642 = add i32 %tmp4643, %tmp4644

ST_284: tmp4639 (16050)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16021  %tmp4639 = add i32 %tmp4640, %tmp4642

ST_284: tmp4647 (16051)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16022  %tmp4647 = add i32 %tmp_15_185_2_1_1, %tmp_15_185_2_1

ST_284: tmp4646 (16052)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16023  %tmp4646 = add i32 %tmp_15_185_2_0_2, %tmp4647

ST_284: tmp4649 (16053)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16024  %tmp4649 = add i32 %tmp_15_185_2_2, %tmp_15_185_2_1_2

ST_284: tmp4650 (16054)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16025  %tmp4650 = add i32 %tmp_15_185_2_2_2, %tmp_15_185_2_2_1

ST_284: tmp4648 (16055)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16026  %tmp4648 = add i32 %tmp4649, %tmp4650

ST_284: tmp4645 (16056)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16027  %tmp4645 = add i32 %tmp4646, %tmp4648

ST_284: tmp4638 (16057)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16028  %tmp4638 = add i32 %tmp4639, %tmp4645

ST_284: result_3_185_2_2_2 (16058)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16029  %result_3_185_2_2_2 = add nsw i32 %tmp4626, %tmp4638

ST_284: A_0_load_564 (16062)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16033  %A_0_load_564 = load i32* %A_0_addr_564, align 4

ST_284: A_0_load_565 (16066)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16037  %A_0_load_565 = load i32* %A_0_addr_565, align 4

ST_284: A_1_load_564 (16074)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16045  %A_1_load_564 = load i32* %A_1_addr_564, align 4

ST_284: A_1_load_565 (16078)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16049  %A_1_load_565 = load i32* %A_1_addr_565, align 4

ST_284: tmp_15_186_2 (16084)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16055  %tmp_15_186_2 = mul nsw i32 %A_2_load_558, %B_2_load_54

ST_284: tmp_15_186_2_0_1 (16085)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16056  %tmp_15_186_2_0_1 = mul nsw i32 %A_2_load_561, %B_2_load_55

ST_284: A_2_load_564 (16086)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16057  %A_2_load_564 = load i32* %A_2_addr_564, align 4

ST_284: A_2_load_565 (16090)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16061  %A_2_load_565 = load i32* %A_2_addr_565, align 4

ST_284: tmp4669 (16111)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16082  %tmp4669 = add i32 %tmp_15_186_2_0_1, %tmp_15_186_2


 <State 285>: 7.32ns
ST_285: tmp_203 (658)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:629  %tmp_203 = add i17 %tmp_14, 189

ST_285: tmp_205_cast (659)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:630  %tmp_205_cast = sext i17 %tmp_203 to i64

ST_285: A_0_addr_567 (660)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:631  %A_0_addr_567 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_205_cast

ST_285: A_1_addr_567 (952)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:923  %A_1_addr_567 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_205_cast

ST_285: A_2_addr_567 (1176)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1147  %A_2_addr_567 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_205_cast

ST_285: tmp_424 (1768)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1739  %tmp_424 = add i22 %tmp_239, 185

ST_285: tmp_426_cast (1769)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1740  %tmp_426_cast = sext i22 %tmp_424 to i64

ST_285: C_addr_185 (1770)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1741  %C_addr_185 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_426_cast

ST_285: tmp_878 (3591)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3562  %tmp_878 = add i17 %tmp_690, 188

ST_285: tmp_879_cast (3592)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3563  %tmp_879_cast = sext i17 %tmp_878 to i64

ST_285: A_0_addr_566 (3593)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3564  %A_0_addr_566 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_879_cast

ST_285: A_1_addr_566 (3887)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3858  %A_1_addr_566 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_879_cast

ST_285: A_2_addr_566 (4111)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4082  %A_2_addr_566 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_879_cast

ST_285: StgValue_17840 (15996)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:15967  store i32 %result_3_184_2_2_2, i32* %C_addr_184, align 4

ST_285: StgValue_17841 (16059)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16030  store i32 %result_3_185_2_2_2, i32* %C_addr_185, align 4

ST_285: tmp_15_185 (16060)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16031  %tmp_15_185 = mul nsw i32 %A_0_load_558, %B_0_load_63

ST_285: tmp_15_186_0_0_1 (16061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16032  %tmp_15_186_0_0_1 = mul nsw i32 %A_0_load_561, %B_0_load_64

ST_285: A_0_load_564 (16062)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16033  %A_0_load_564 = load i32* %A_0_addr_564, align 4

ST_285: tmp_15_186_0_0_2 (16063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16034  %tmp_15_186_0_0_2 = mul nsw i32 %A_0_load_564, %B_0_load_65

ST_285: tmp_15_186_0_1 (16064)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16035  %tmp_15_186_0_1 = mul nsw i32 %A_0_load_559, %B_0_load_66

ST_285: tmp_15_186_0_1_1 (16065)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16036  %tmp_15_186_0_1_1 = mul nsw i32 %A_0_load_562, %B_0_load_67

ST_285: A_0_load_565 (16066)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16037  %A_0_load_565 = load i32* %A_0_addr_565, align 4

ST_285: tmp_15_186_0_1_2 (16067)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16038  %tmp_15_186_0_1_2 = mul nsw i32 %A_0_load_565, %B_0_load_68

ST_285: A_0_load_566 (16070)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16041  %A_0_load_566 = load i32* %A_0_addr_566, align 4

ST_285: tmp_15_186_1 (16072)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16043  %tmp_15_186_1 = mul nsw i32 %A_1_load_558, %B_1_load_54

ST_285: tmp_15_186_1_0_1 (16073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16044  %tmp_15_186_1_0_1 = mul nsw i32 %A_1_load_561, %B_1_load_55

ST_285: A_1_load_564 (16074)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16045  %A_1_load_564 = load i32* %A_1_addr_564, align 4

ST_285: tmp_15_186_1_0_2 (16075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16046  %tmp_15_186_1_0_2 = mul nsw i32 %A_1_load_564, %B_1_load_56

ST_285: tmp_15_186_1_1 (16076)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16047  %tmp_15_186_1_1 = mul nsw i32 %A_1_load_559, %B_1_load_57

ST_285: A_1_load_565 (16078)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16049  %A_1_load_565 = load i32* %A_1_addr_565, align 4

ST_285: A_1_load_566 (16082)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16053  %A_1_load_566 = load i32* %A_1_addr_566, align 4

ST_285: A_2_load_564 (16086)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16057  %A_2_load_564 = load i32* %A_2_addr_564, align 4

ST_285: tmp_15_186_2_0_2 (16087)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16058  %tmp_15_186_2_0_2 = mul nsw i32 %A_2_load_564, %B_2_load_56

ST_285: tmp_15_186_2_1 (16088)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16059  %tmp_15_186_2_1 = mul nsw i32 %A_2_load_559, %B_2_load_57

ST_285: tmp_15_186_2_1_1 (16089)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16060  %tmp_15_186_2_1_1 = mul nsw i32 %A_2_load_562, %B_2_load_58

ST_285: A_2_load_565 (16090)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16061  %A_2_load_565 = load i32* %A_2_addr_565, align 4

ST_285: A_2_load_566 (16094)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16065  %A_2_load_566 = load i32* %A_2_addr_566, align 4

ST_285: tmp4654 (16096)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16067  %tmp4654 = add i32 %tmp_15_186_0_0_2, %tmp_15_185

ST_285: tmp4653 (16097)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16068  %tmp4653 = add i32 %tmp_15_186_0_0_1, %tmp4654

ST_285: tmp4656 (16098)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16069  %tmp4656 = add i32 %tmp_15_186_0_1_2, %tmp_15_186_0_1_1

ST_285: tmp4655 (16099)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16070  %tmp4655 = add i32 %tmp_15_186_0_1, %tmp4656

ST_285: tmp4652 (16100)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16071  %tmp4652 = add i32 %tmp4653, %tmp4655

ST_285: tmp4661 (16103)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16074  %tmp4661 = add i32 %tmp_15_186_1_0_1, %tmp_15_186_1

ST_285: tmp4662 (16104)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16075  %tmp4662 = add i32 %tmp_15_186_1_1, %tmp_15_186_1_0_2

ST_285: tmp4660 (16105)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16076  %tmp4660 = add i32 %tmp4661, %tmp4662

ST_285: tmp4672 (16114)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16085  %tmp4672 = add i32 %tmp_15_186_2_1_1, %tmp_15_186_2_1

ST_285: tmp4671 (16115)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16086  %tmp4671 = add i32 %tmp_15_186_2_0_2, %tmp4672

ST_285: A_0_load_567 (16125)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16096  %A_0_load_567 = load i32* %A_0_addr_567, align 4

ST_285: A_1_load_567 (16137)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16108  %A_1_load_567 = load i32* %A_1_addr_567, align 4

ST_285: A_2_load_567 (16149)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16120  %A_2_load_567 = load i32* %A_2_addr_567, align 4


 <State 286>: 8.21ns
ST_286: tmp_653 (2460)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2431  %tmp_653 = add i17 %tmp_464, 189

ST_286: tmp_654_cast (2461)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2432  %tmp_654_cast = sext i17 %tmp_653 to i64

ST_286: A_0_addr_568 (2462)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2433  %A_0_addr_568 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_654_cast

ST_286: A_1_addr_568 (2754)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2725  %A_1_addr_568 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_654_cast

ST_286: A_2_addr_568 (2978)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2949  %A_2_addr_568 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_654_cast

ST_286: tmp_879 (3594)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3565  %tmp_879 = add i17 %tmp_690, 189

ST_286: tmp_880_cast (3595)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3566  %tmp_880_cast = sext i17 %tmp_879 to i64

ST_286: A_0_addr_569 (3596)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3567  %A_0_addr_569 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_880_cast

ST_286: A_1_addr_569 (3888)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3859  %A_1_addr_569 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_880_cast

ST_286: A_2_addr_569 (4112)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4083  %A_2_addr_569 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_880_cast

ST_286: StgValue_17887 (16059)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16030  store i32 %result_3_185_2_2_2, i32* %C_addr_185, align 4

ST_286: tmp_15_186_0_2 (16068)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16039  %tmp_15_186_0_2 = mul nsw i32 %A_0_load_560, %B_0_load_60

ST_286: tmp_15_186_0_2_1 (16069)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16040  %tmp_15_186_0_2_1 = mul nsw i32 %A_0_load_563, %B_0_load_61

ST_286: A_0_load_566 (16070)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16041  %A_0_load_566 = load i32* %A_0_addr_566, align 4

ST_286: tmp_15_186_0_2_2 (16071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16042  %tmp_15_186_0_2_2 = mul nsw i32 %A_0_load_566, %B_0_load_62

ST_286: tmp_15_186_1_1_1 (16077)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16048  %tmp_15_186_1_1_1 = mul nsw i32 %A_1_load_562, %B_1_load_58

ST_286: tmp_15_186_1_1_2 (16079)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16050  %tmp_15_186_1_1_2 = mul nsw i32 %A_1_load_565, %B_1_load_59

ST_286: tmp_15_186_1_2 (16080)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16051  %tmp_15_186_1_2 = mul nsw i32 %A_1_load_560, %B_1_load_60

ST_286: tmp_15_186_1_2_1 (16081)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16052  %tmp_15_186_1_2_1 = mul nsw i32 %A_1_load_563, %B_1_load_61

ST_286: A_1_load_566 (16082)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16053  %A_1_load_566 = load i32* %A_1_addr_566, align 4

ST_286: tmp_15_186_1_2_2 (16083)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16054  %tmp_15_186_1_2_2 = mul nsw i32 %A_1_load_566, %B_1_load_62

ST_286: tmp_15_186_2_1_2 (16091)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16062  %tmp_15_186_2_1_2 = mul nsw i32 %A_2_load_565, %B_2_load_59

ST_286: tmp_15_186_2_2 (16092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16063  %tmp_15_186_2_2 = mul nsw i32 %A_2_load_560, %B_2_load_60

ST_286: tmp_15_186_2_2_1 (16093)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16064  %tmp_15_186_2_2_1 = mul nsw i32 %A_2_load_563, %B_2_load_61

ST_286: A_2_load_566 (16094)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16065  %A_2_load_566 = load i32* %A_2_addr_566, align 4

ST_286: tmp_15_186_2_2_2 (16095)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16066  %tmp_15_186_2_2_2 = mul nsw i32 %A_2_load_566, %B_2_load_62

ST_286: tmp4659 (16101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16072  %tmp4659 = add i32 %tmp_15_186_0_2_2, %tmp_15_186_0_2_1

ST_286: tmp4658 (16102)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16073  %tmp4658 = add i32 %tmp_15_186_0_2, %tmp4659

ST_286: tmp4657 (16106)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16077  %tmp4657 = add i32 %tmp4658, %tmp4660

ST_286: tmp4651 (16107)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16078  %tmp4651 = add i32 %tmp4652, %tmp4657

ST_286: tmp4666 (16108)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16079  %tmp4666 = add i32 %tmp_15_186_1_2, %tmp_15_186_1_1_2

ST_286: tmp4665 (16109)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16080  %tmp4665 = add i32 %tmp_15_186_1_1_1, %tmp4666

ST_286: tmp4668 (16110)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16081  %tmp4668 = add i32 %tmp_15_186_1_2_2, %tmp_15_186_1_2_1

ST_286: tmp4667 (16112)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16083  %tmp4667 = add i32 %tmp4668, %tmp4669

ST_286: tmp4664 (16113)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16084  %tmp4664 = add i32 %tmp4665, %tmp4667

ST_286: tmp4674 (16116)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16087  %tmp4674 = add i32 %tmp_15_186_2_2, %tmp_15_186_2_1_2

ST_286: tmp4675 (16117)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16088  %tmp4675 = add i32 %tmp_15_186_2_2_2, %tmp_15_186_2_2_1

ST_286: tmp4673 (16118)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16089  %tmp4673 = add i32 %tmp4674, %tmp4675

ST_286: tmp4670 (16119)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16090  %tmp4670 = add i32 %tmp4671, %tmp4673

ST_286: tmp4663 (16120)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16091  %tmp4663 = add i32 %tmp4664, %tmp4670

ST_286: result_3_186_2_2_2 (16121)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16092  %result_3_186_2_2_2 = add nsw i32 %tmp4651, %tmp4663

ST_286: A_0_load_567 (16125)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16096  %A_0_load_567 = load i32* %A_0_addr_567, align 4

ST_286: A_0_load_568 (16129)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16100  %A_0_load_568 = load i32* %A_0_addr_568, align 4

ST_286: A_0_load_569 (16133)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16104  %A_0_load_569 = load i32* %A_0_addr_569, align 4

ST_286: tmp_15_187_1 (16135)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16106  %tmp_15_187_1 = mul nsw i32 %A_1_load_561, %B_1_load_54

ST_286: tmp_15_187_1_0_1 (16136)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16107  %tmp_15_187_1_0_1 = mul nsw i32 %A_1_load_564, %B_1_load_55

ST_286: A_1_load_567 (16137)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16108  %A_1_load_567 = load i32* %A_1_addr_567, align 4

ST_286: tmp_15_187_1_0_2 (16138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16109  %tmp_15_187_1_0_2 = mul nsw i32 %A_1_load_567, %B_1_load_56

ST_286: tmp_15_187_1_1 (16139)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16110  %tmp_15_187_1_1 = mul nsw i32 %A_1_load_562, %B_1_load_57

ST_286: A_1_load_568 (16141)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16112  %A_1_load_568 = load i32* %A_1_addr_568, align 4

ST_286: A_1_load_569 (16145)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16116  %A_1_load_569 = load i32* %A_1_addr_569, align 4

ST_286: A_2_load_567 (16149)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16120  %A_2_load_567 = load i32* %A_2_addr_567, align 4

ST_286: A_2_load_568 (16153)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16124  %A_2_load_568 = load i32* %A_2_addr_568, align 4

ST_286: A_2_load_569 (16157)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16128  %A_2_load_569 = load i32* %A_2_addr_569, align 4

ST_286: tmp4686 (16166)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16137  %tmp4686 = add i32 %tmp_15_187_1_0_1, %tmp_15_187_1

ST_286: tmp4687 (16167)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16138  %tmp4687 = add i32 %tmp_15_187_1_1, %tmp_15_187_1_0_2

ST_286: tmp4685 (16168)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16139  %tmp4685 = add i32 %tmp4686, %tmp4687


 <State 287>: 8.21ns
ST_287: tmp_204 (661)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:632  %tmp_204 = add i17 %tmp_14, 190

ST_287: tmp_206_cast (662)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:633  %tmp_206_cast = sext i17 %tmp_204 to i64

ST_287: A_0_addr_570 (663)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:634  %A_0_addr_570 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_206_cast

ST_287: A_1_addr_570 (953)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:924  %A_1_addr_570 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_206_cast

ST_287: A_2_addr_570 (1177)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1148  %A_2_addr_570 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_206_cast

ST_287: tmp_425 (1771)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1742  %tmp_425 = add i22 %tmp_239, 186

ST_287: tmp_427_cast (1772)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1743  %tmp_427_cast = sext i22 %tmp_425 to i64

ST_287: C_addr_186 (1773)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1744  %C_addr_186 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_427_cast

ST_287: tmp_654 (2463)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2434  %tmp_654 = add i17 %tmp_464, 190

ST_287: tmp_655_cast (2464)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2435  %tmp_655_cast = sext i17 %tmp_654 to i64

ST_287: A_0_addr_571 (2465)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2436  %A_0_addr_571 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_655_cast

ST_287: A_1_addr_571 (2755)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2726  %A_1_addr_571 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_655_cast

ST_287: A_2_addr_571 (2979)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2950  %A_2_addr_571 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_655_cast

ST_287: StgValue_17947 (16122)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16093  store i32 %result_3_186_2_2_2, i32* %C_addr_186, align 4

ST_287: tmp_15_186 (16123)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16094  %tmp_15_186 = mul nsw i32 %A_0_load_561, %B_0_load_63

ST_287: tmp_15_187_0_0_1 (16124)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16095  %tmp_15_187_0_0_1 = mul nsw i32 %A_0_load_564, %B_0_load_64

ST_287: tmp_15_187_0_0_2 (16126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16097  %tmp_15_187_0_0_2 = mul nsw i32 %A_0_load_567, %B_0_load_65

ST_287: tmp_15_187_0_1 (16127)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16098  %tmp_15_187_0_1 = mul nsw i32 %A_0_load_562, %B_0_load_66

ST_287: tmp_15_187_0_1_1 (16128)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16099  %tmp_15_187_0_1_1 = mul nsw i32 %A_0_load_565, %B_0_load_67

ST_287: A_0_load_568 (16129)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16100  %A_0_load_568 = load i32* %A_0_addr_568, align 4

ST_287: tmp_15_187_0_1_2 (16130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16101  %tmp_15_187_0_1_2 = mul nsw i32 %A_0_load_568, %B_0_load_68

ST_287: tmp_15_187_0_2 (16131)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16102  %tmp_15_187_0_2 = mul nsw i32 %A_0_load_563, %B_0_load_60

ST_287: tmp_15_187_0_2_1 (16132)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16103  %tmp_15_187_0_2_1 = mul nsw i32 %A_0_load_566, %B_0_load_61

ST_287: A_0_load_569 (16133)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16104  %A_0_load_569 = load i32* %A_0_addr_569, align 4

ST_287: tmp_15_187_0_2_2 (16134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16105  %tmp_15_187_0_2_2 = mul nsw i32 %A_0_load_569, %B_0_load_62

ST_287: tmp_15_187_1_1_1 (16140)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16111  %tmp_15_187_1_1_1 = mul nsw i32 %A_1_load_565, %B_1_load_58

ST_287: A_1_load_568 (16141)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16112  %A_1_load_568 = load i32* %A_1_addr_568, align 4

ST_287: tmp_15_187_1_1_2 (16142)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16113  %tmp_15_187_1_1_2 = mul nsw i32 %A_1_load_568, %B_1_load_59

ST_287: tmp_15_187_1_2 (16143)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16114  %tmp_15_187_1_2 = mul nsw i32 %A_1_load_563, %B_1_load_60

ST_287: tmp_15_187_1_2_1 (16144)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16115  %tmp_15_187_1_2_1 = mul nsw i32 %A_1_load_566, %B_1_load_61

ST_287: A_1_load_569 (16145)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16116  %A_1_load_569 = load i32* %A_1_addr_569, align 4

ST_287: tmp_15_187_1_2_2 (16146)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16117  %tmp_15_187_1_2_2 = mul nsw i32 %A_1_load_569, %B_1_load_62

ST_287: tmp_15_187_2 (16147)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16118  %tmp_15_187_2 = mul nsw i32 %A_2_load_561, %B_2_load_54

ST_287: tmp_15_187_2_0_1 (16148)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16119  %tmp_15_187_2_0_1 = mul nsw i32 %A_2_load_564, %B_2_load_55

ST_287: tmp_15_187_2_0_2 (16150)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16121  %tmp_15_187_2_0_2 = mul nsw i32 %A_2_load_567, %B_2_load_56

ST_287: tmp_15_187_2_1 (16151)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16122  %tmp_15_187_2_1 = mul nsw i32 %A_2_load_562, %B_2_load_57

ST_287: tmp_15_187_2_1_1 (16152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16123  %tmp_15_187_2_1_1 = mul nsw i32 %A_2_load_565, %B_2_load_58

ST_287: A_2_load_568 (16153)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16124  %A_2_load_568 = load i32* %A_2_addr_568, align 4

ST_287: tmp_15_187_2_1_2 (16154)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16125  %tmp_15_187_2_1_2 = mul nsw i32 %A_2_load_568, %B_2_load_59

ST_287: tmp_15_187_2_2 (16155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16126  %tmp_15_187_2_2 = mul nsw i32 %A_2_load_563, %B_2_load_60

ST_287: tmp_15_187_2_2_1 (16156)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16127  %tmp_15_187_2_2_1 = mul nsw i32 %A_2_load_566, %B_2_load_61

ST_287: A_2_load_569 (16157)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16128  %A_2_load_569 = load i32* %A_2_addr_569, align 4

ST_287: tmp_15_187_2_2_2 (16158)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16129  %tmp_15_187_2_2_2 = mul nsw i32 %A_2_load_569, %B_2_load_62

ST_287: tmp4679 (16159)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16130  %tmp4679 = add i32 %tmp_15_187_0_0_2, %tmp_15_186

ST_287: tmp4678 (16160)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16131  %tmp4678 = add i32 %tmp_15_187_0_0_1, %tmp4679

ST_287: tmp4681 (16161)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16132  %tmp4681 = add i32 %tmp_15_187_0_1_2, %tmp_15_187_0_1_1

ST_287: tmp4680 (16162)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16133  %tmp4680 = add i32 %tmp_15_187_0_1, %tmp4681

ST_287: tmp4677 (16163)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16134  %tmp4677 = add i32 %tmp4678, %tmp4680

ST_287: tmp4684 (16164)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16135  %tmp4684 = add i32 %tmp_15_187_0_2_2, %tmp_15_187_0_2_1

ST_287: tmp4683 (16165)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16136  %tmp4683 = add i32 %tmp_15_187_0_2, %tmp4684

ST_287: tmp4682 (16169)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16140  %tmp4682 = add i32 %tmp4683, %tmp4685

ST_287: tmp4676 (16170)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16141  %tmp4676 = add i32 %tmp4677, %tmp4682

ST_287: tmp4691 (16171)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16142  %tmp4691 = add i32 %tmp_15_187_1_2, %tmp_15_187_1_1_2

ST_287: tmp4690 (16172)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16143  %tmp4690 = add i32 %tmp_15_187_1_1_1, %tmp4691

ST_287: tmp4693 (16173)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16144  %tmp4693 = add i32 %tmp_15_187_1_2_2, %tmp_15_187_1_2_1

ST_287: tmp4694 (16174)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16145  %tmp4694 = add i32 %tmp_15_187_2_0_1, %tmp_15_187_2

ST_287: tmp4692 (16175)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16146  %tmp4692 = add i32 %tmp4693, %tmp4694

ST_287: tmp4689 (16176)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16147  %tmp4689 = add i32 %tmp4690, %tmp4692

ST_287: tmp4697 (16177)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16148  %tmp4697 = add i32 %tmp_15_187_2_1_1, %tmp_15_187_2_1

ST_287: tmp4696 (16178)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16149  %tmp4696 = add i32 %tmp_15_187_2_0_2, %tmp4697

ST_287: tmp4699 (16179)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16150  %tmp4699 = add i32 %tmp_15_187_2_2, %tmp_15_187_2_1_2

ST_287: tmp4700 (16180)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16151  %tmp4700 = add i32 %tmp_15_187_2_2_2, %tmp_15_187_2_2_1

ST_287: tmp4698 (16181)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16152  %tmp4698 = add i32 %tmp4699, %tmp4700

ST_287: tmp4695 (16182)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16153  %tmp4695 = add i32 %tmp4696, %tmp4698

ST_287: tmp4688 (16183)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16154  %tmp4688 = add i32 %tmp4689, %tmp4695

ST_287: result_3_187_2_2_2 (16184)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16155  %result_3_187_2_2_2 = add nsw i32 %tmp4676, %tmp4688

ST_287: A_0_load_570 (16188)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16159  %A_0_load_570 = load i32* %A_0_addr_570, align 4

ST_287: A_0_load_571 (16192)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16163  %A_0_load_571 = load i32* %A_0_addr_571, align 4

ST_287: A_1_load_570 (16200)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16171  %A_1_load_570 = load i32* %A_1_addr_570, align 4

ST_287: A_1_load_571 (16204)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16175  %A_1_load_571 = load i32* %A_1_addr_571, align 4

ST_287: A_2_load_570 (16212)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16183  %A_2_load_570 = load i32* %A_2_addr_570, align 4

ST_287: A_2_load_571 (16216)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16187  %A_2_load_571 = load i32* %A_2_addr_571, align 4


 <State 288>: 7.32ns
ST_288: tmp_205 (664)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:635  %tmp_205 = add i17 %tmp_14, 191

ST_288: tmp_207_cast (665)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:636  %tmp_207_cast = sext i17 %tmp_205 to i64

ST_288: A_0_addr_573 (666)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:637  %A_0_addr_573 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_207_cast

ST_288: A_1_addr_573 (954)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:925  %A_1_addr_573 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_207_cast

ST_288: A_2_addr_573 (1178)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1149  %A_2_addr_573 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_207_cast

ST_288: tmp_426 (1774)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1745  %tmp_426 = add i22 %tmp_239, 187

ST_288: tmp_428_cast (1775)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1746  %tmp_428_cast = sext i22 %tmp_426 to i64

ST_288: C_addr_187 (1776)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1747  %C_addr_187 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_428_cast

ST_288: tmp_880 (3597)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3568  %tmp_880 = add i17 %tmp_690, 190

ST_288: tmp_881_cast (3598)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3569  %tmp_881_cast = sext i17 %tmp_880 to i64

ST_288: A_0_addr_572 (3599)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3570  %A_0_addr_572 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_881_cast

ST_288: A_1_addr_572 (3889)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3860  %A_1_addr_572 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_881_cast

ST_288: A_2_addr_572 (4113)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4084  %A_2_addr_572 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_881_cast

ST_288: StgValue_18019 (16122)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16093  store i32 %result_3_186_2_2_2, i32* %C_addr_186, align 4

ST_288: StgValue_18020 (16185)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16156  store i32 %result_3_187_2_2_2, i32* %C_addr_187, align 4

ST_288: tmp_15_187 (16186)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16157  %tmp_15_187 = mul nsw i32 %A_0_load_564, %B_0_load_63

ST_288: tmp_15_188_0_0_1 (16187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16158  %tmp_15_188_0_0_1 = mul nsw i32 %A_0_load_567, %B_0_load_64

ST_288: A_0_load_570 (16188)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16159  %A_0_load_570 = load i32* %A_0_addr_570, align 4

ST_288: tmp_15_188_0_0_2 (16189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16160  %tmp_15_188_0_0_2 = mul nsw i32 %A_0_load_570, %B_0_load_65

ST_288: tmp_15_188_0_1 (16190)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16161  %tmp_15_188_0_1 = mul nsw i32 %A_0_load_565, %B_0_load_66

ST_288: tmp_15_188_0_1_1 (16191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16162  %tmp_15_188_0_1_1 = mul nsw i32 %A_0_load_568, %B_0_load_67

ST_288: A_0_load_571 (16192)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16163  %A_0_load_571 = load i32* %A_0_addr_571, align 4

ST_288: tmp_15_188_0_1_2 (16193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16164  %tmp_15_188_0_1_2 = mul nsw i32 %A_0_load_571, %B_0_load_68

ST_288: A_0_load_572 (16196)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16167  %A_0_load_572 = load i32* %A_0_addr_572, align 4

ST_288: tmp_15_188_1 (16198)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16169  %tmp_15_188_1 = mul nsw i32 %A_1_load_564, %B_1_load_54

ST_288: tmp_15_188_1_0_1 (16199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16170  %tmp_15_188_1_0_1 = mul nsw i32 %A_1_load_567, %B_1_load_55

ST_288: A_1_load_570 (16200)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16171  %A_1_load_570 = load i32* %A_1_addr_570, align 4

ST_288: tmp_15_188_1_0_2 (16201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16172  %tmp_15_188_1_0_2 = mul nsw i32 %A_1_load_570, %B_1_load_56

ST_288: tmp_15_188_1_1 (16202)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16173  %tmp_15_188_1_1 = mul nsw i32 %A_1_load_565, %B_1_load_57

ST_288: A_1_load_571 (16204)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16175  %A_1_load_571 = load i32* %A_1_addr_571, align 4

ST_288: A_1_load_572 (16208)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16179  %A_1_load_572 = load i32* %A_1_addr_572, align 4

ST_288: A_2_load_570 (16212)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16183  %A_2_load_570 = load i32* %A_2_addr_570, align 4

ST_288: A_2_load_571 (16216)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16187  %A_2_load_571 = load i32* %A_2_addr_571, align 4

ST_288: A_2_load_572 (16220)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16191  %A_2_load_572 = load i32* %A_2_addr_572, align 4

ST_288: tmp4704 (16222)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16193  %tmp4704 = add i32 %tmp_15_188_0_0_2, %tmp_15_187

ST_288: tmp4703 (16223)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16194  %tmp4703 = add i32 %tmp_15_188_0_0_1, %tmp4704

ST_288: tmp4706 (16224)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16195  %tmp4706 = add i32 %tmp_15_188_0_1_2, %tmp_15_188_0_1_1

ST_288: tmp4705 (16225)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16196  %tmp4705 = add i32 %tmp_15_188_0_1, %tmp4706

ST_288: tmp4702 (16226)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16197  %tmp4702 = add i32 %tmp4703, %tmp4705

ST_288: tmp4711 (16229)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16200  %tmp4711 = add i32 %tmp_15_188_1_0_1, %tmp_15_188_1

ST_288: tmp4712 (16230)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16201  %tmp4712 = add i32 %tmp_15_188_1_1, %tmp_15_188_1_0_2

ST_288: tmp4710 (16231)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16202  %tmp4710 = add i32 %tmp4711, %tmp4712

ST_288: A_0_load_573 (16251)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16222  %A_0_load_573 = load i32* %A_0_addr_573, align 4

ST_288: A_1_load_573 (16263)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16234  %A_1_load_573 = load i32* %A_1_addr_573, align 4

ST_288: A_2_load_573 (16275)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16246  %A_2_load_573 = load i32* %A_2_addr_573, align 4


 <State 289>: 8.21ns
ST_289: tmp_655 (2466)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2437  %tmp_655 = add i17 %tmp_464, 191

ST_289: tmp_656_cast (2467)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2438  %tmp_656_cast = sext i17 %tmp_655 to i64

ST_289: A_0_addr_574 (2468)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2439  %A_0_addr_574 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_656_cast

ST_289: A_1_addr_574 (2756)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2727  %A_1_addr_574 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_656_cast

ST_289: A_2_addr_574 (2980)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2951  %A_2_addr_574 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_656_cast

ST_289: tmp_881 (3600)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3571  %tmp_881 = add i17 %tmp_690, 191

ST_289: tmp_882_cast (3601)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3572  %tmp_882_cast = sext i17 %tmp_881 to i64

ST_289: A_0_addr_575 (3602)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3573  %A_0_addr_575 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_882_cast

ST_289: A_1_addr_575 (3890)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3861  %A_1_addr_575 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_882_cast

ST_289: A_2_addr_575 (4114)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4085  %A_2_addr_575 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_882_cast

ST_289: StgValue_18061 (16185)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16156  store i32 %result_3_187_2_2_2, i32* %C_addr_187, align 4

ST_289: tmp_15_188_0_2 (16194)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16165  %tmp_15_188_0_2 = mul nsw i32 %A_0_load_566, %B_0_load_60

ST_289: tmp_15_188_0_2_1 (16195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16166  %tmp_15_188_0_2_1 = mul nsw i32 %A_0_load_569, %B_0_load_61

ST_289: A_0_load_572 (16196)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16167  %A_0_load_572 = load i32* %A_0_addr_572, align 4

ST_289: tmp_15_188_0_2_2 (16197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16168  %tmp_15_188_0_2_2 = mul nsw i32 %A_0_load_572, %B_0_load_62

ST_289: tmp_15_188_1_1_1 (16203)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16174  %tmp_15_188_1_1_1 = mul nsw i32 %A_1_load_568, %B_1_load_58

ST_289: tmp_15_188_1_1_2 (16205)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16176  %tmp_15_188_1_1_2 = mul nsw i32 %A_1_load_571, %B_1_load_59

ST_289: tmp_15_188_1_2 (16206)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16177  %tmp_15_188_1_2 = mul nsw i32 %A_1_load_566, %B_1_load_60

ST_289: tmp_15_188_1_2_1 (16207)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16178  %tmp_15_188_1_2_1 = mul nsw i32 %A_1_load_569, %B_1_load_61

ST_289: A_1_load_572 (16208)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16179  %A_1_load_572 = load i32* %A_1_addr_572, align 4

ST_289: tmp_15_188_1_2_2 (16209)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16180  %tmp_15_188_1_2_2 = mul nsw i32 %A_1_load_572, %B_1_load_62

ST_289: tmp_15_188_2 (16210)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16181  %tmp_15_188_2 = mul nsw i32 %A_2_load_564, %B_2_load_54

ST_289: tmp_15_188_2_0_1 (16211)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16182  %tmp_15_188_2_0_1 = mul nsw i32 %A_2_load_567, %B_2_load_55

ST_289: tmp_15_188_2_0_2 (16213)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16184  %tmp_15_188_2_0_2 = mul nsw i32 %A_2_load_570, %B_2_load_56

ST_289: tmp_15_188_2_1 (16214)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16185  %tmp_15_188_2_1 = mul nsw i32 %A_2_load_565, %B_2_load_57

ST_289: tmp_15_188_2_1_1 (16215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16186  %tmp_15_188_2_1_1 = mul nsw i32 %A_2_load_568, %B_2_load_58

ST_289: tmp_15_188_2_1_2 (16217)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16188  %tmp_15_188_2_1_2 = mul nsw i32 %A_2_load_571, %B_2_load_59

ST_289: tmp_15_188_2_2 (16218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16189  %tmp_15_188_2_2 = mul nsw i32 %A_2_load_566, %B_2_load_60

ST_289: tmp_15_188_2_2_1 (16219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16190  %tmp_15_188_2_2_1 = mul nsw i32 %A_2_load_569, %B_2_load_61

ST_289: A_2_load_572 (16220)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16191  %A_2_load_572 = load i32* %A_2_addr_572, align 4

ST_289: tmp_15_188_2_2_2 (16221)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16192  %tmp_15_188_2_2_2 = mul nsw i32 %A_2_load_572, %B_2_load_62

ST_289: tmp4709 (16227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16198  %tmp4709 = add i32 %tmp_15_188_0_2_2, %tmp_15_188_0_2_1

ST_289: tmp4708 (16228)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16199  %tmp4708 = add i32 %tmp_15_188_0_2, %tmp4709

ST_289: tmp4707 (16232)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16203  %tmp4707 = add i32 %tmp4708, %tmp4710

ST_289: tmp4701 (16233)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16204  %tmp4701 = add i32 %tmp4702, %tmp4707

ST_289: tmp4716 (16234)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16205  %tmp4716 = add i32 %tmp_15_188_1_2, %tmp_15_188_1_1_2

ST_289: tmp4715 (16235)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16206  %tmp4715 = add i32 %tmp_15_188_1_1_1, %tmp4716

ST_289: tmp4718 (16236)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16207  %tmp4718 = add i32 %tmp_15_188_1_2_2, %tmp_15_188_1_2_1

ST_289: tmp4719 (16237)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16208  %tmp4719 = add i32 %tmp_15_188_2_0_1, %tmp_15_188_2

ST_289: tmp4717 (16238)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16209  %tmp4717 = add i32 %tmp4718, %tmp4719

ST_289: tmp4714 (16239)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16210  %tmp4714 = add i32 %tmp4715, %tmp4717

ST_289: tmp4722 (16240)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16211  %tmp4722 = add i32 %tmp_15_188_2_1_1, %tmp_15_188_2_1

ST_289: tmp4721 (16241)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16212  %tmp4721 = add i32 %tmp_15_188_2_0_2, %tmp4722

ST_289: tmp4724 (16242)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16213  %tmp4724 = add i32 %tmp_15_188_2_2, %tmp_15_188_2_1_2

ST_289: tmp4725 (16243)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16214  %tmp4725 = add i32 %tmp_15_188_2_2_2, %tmp_15_188_2_2_1

ST_289: tmp4723 (16244)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16215  %tmp4723 = add i32 %tmp4724, %tmp4725

ST_289: tmp4720 (16245)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16216  %tmp4720 = add i32 %tmp4721, %tmp4723

ST_289: tmp4713 (16246)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16217  %tmp4713 = add i32 %tmp4714, %tmp4720

ST_289: result_3_188_2_2_2 (16247)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16218  %result_3_188_2_2_2 = add nsw i32 %tmp4701, %tmp4713

ST_289: A_0_load_573 (16251)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16222  %A_0_load_573 = load i32* %A_0_addr_573, align 4

ST_289: A_0_load_574 (16255)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16226  %A_0_load_574 = load i32* %A_0_addr_574, align 4

ST_289: A_0_load_575 (16259)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16230  %A_0_load_575 = load i32* %A_0_addr_575, align 4

ST_289: tmp_15_189_1 (16261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16232  %tmp_15_189_1 = mul nsw i32 %A_1_load_567, %B_1_load_54

ST_289: tmp_15_189_1_0_1 (16262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16233  %tmp_15_189_1_0_1 = mul nsw i32 %A_1_load_570, %B_1_load_55

ST_289: A_1_load_573 (16263)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16234  %A_1_load_573 = load i32* %A_1_addr_573, align 4

ST_289: tmp_15_189_1_0_2 (16264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16235  %tmp_15_189_1_0_2 = mul nsw i32 %A_1_load_573, %B_1_load_56

ST_289: tmp_15_189_1_1 (16265)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16236  %tmp_15_189_1_1 = mul nsw i32 %A_1_load_568, %B_1_load_57

ST_289: A_1_load_574 (16267)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16238  %A_1_load_574 = load i32* %A_1_addr_574, align 4

ST_289: A_1_load_575 (16271)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16242  %A_1_load_575 = load i32* %A_1_addr_575, align 4

ST_289: A_2_load_573 (16275)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16246  %A_2_load_573 = load i32* %A_2_addr_573, align 4

ST_289: A_2_load_574 (16279)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16250  %A_2_load_574 = load i32* %A_2_addr_574, align 4

ST_289: A_2_load_575 (16283)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16254  %A_2_load_575 = load i32* %A_2_addr_575, align 4

ST_289: tmp4736 (16292)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16263  %tmp4736 = add i32 %tmp_15_189_1_0_1, %tmp_15_189_1

ST_289: tmp4737 (16293)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16264  %tmp4737 = add i32 %tmp_15_189_1_1, %tmp_15_189_1_0_2

ST_289: tmp4735 (16294)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16265  %tmp4735 = add i32 %tmp4736, %tmp4737


 <State 290>: 8.21ns
ST_290: tmp_206 (667)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:638  %tmp_206 = add i17 %tmp_14, 192

ST_290: tmp_208_cast (668)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:639  %tmp_208_cast = sext i17 %tmp_206 to i64

ST_290: A_0_addr_576 (669)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:640  %A_0_addr_576 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_208_cast

ST_290: A_1_addr_576 (955)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:926  %A_1_addr_576 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_208_cast

ST_290: A_2_addr_576 (1179)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1150  %A_2_addr_576 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_208_cast

ST_290: tmp_427 (1777)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1748  %tmp_427 = add i22 %tmp_239, 188

ST_290: tmp_429_cast (1778)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1749  %tmp_429_cast = sext i22 %tmp_427 to i64

ST_290: C_addr_188 (1779)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1750  %C_addr_188 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_429_cast

ST_290: tmp_656 (2469)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2440  %tmp_656 = add i17 %tmp_464, 192

ST_290: tmp_657_cast (2470)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2441  %tmp_657_cast = sext i17 %tmp_656 to i64

ST_290: A_0_addr_577 (2471)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2442  %A_0_addr_577 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_657_cast

ST_290: A_1_addr_577 (2757)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2728  %A_1_addr_577 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_657_cast

ST_290: A_2_addr_577 (2981)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2952  %A_2_addr_577 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_657_cast

ST_290: StgValue_18129 (16248)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16219  store i32 %result_3_188_2_2_2, i32* %C_addr_188, align 4

ST_290: tmp_15_188 (16249)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16220  %tmp_15_188 = mul nsw i32 %A_0_load_567, %B_0_load_63

ST_290: tmp_15_189_0_0_1 (16250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16221  %tmp_15_189_0_0_1 = mul nsw i32 %A_0_load_570, %B_0_load_64

ST_290: tmp_15_189_0_0_2 (16252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16223  %tmp_15_189_0_0_2 = mul nsw i32 %A_0_load_573, %B_0_load_65

ST_290: tmp_15_189_0_1 (16253)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16224  %tmp_15_189_0_1 = mul nsw i32 %A_0_load_568, %B_0_load_66

ST_290: tmp_15_189_0_1_1 (16254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16225  %tmp_15_189_0_1_1 = mul nsw i32 %A_0_load_571, %B_0_load_67

ST_290: A_0_load_574 (16255)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16226  %A_0_load_574 = load i32* %A_0_addr_574, align 4

ST_290: tmp_15_189_0_1_2 (16256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16227  %tmp_15_189_0_1_2 = mul nsw i32 %A_0_load_574, %B_0_load_68

ST_290: tmp_15_189_0_2 (16257)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16228  %tmp_15_189_0_2 = mul nsw i32 %A_0_load_569, %B_0_load_60

ST_290: tmp_15_189_0_2_1 (16258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16229  %tmp_15_189_0_2_1 = mul nsw i32 %A_0_load_572, %B_0_load_61

ST_290: A_0_load_575 (16259)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16230  %A_0_load_575 = load i32* %A_0_addr_575, align 4

ST_290: tmp_15_189_0_2_2 (16260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16231  %tmp_15_189_0_2_2 = mul nsw i32 %A_0_load_575, %B_0_load_62

ST_290: tmp_15_189_1_1_1 (16266)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16237  %tmp_15_189_1_1_1 = mul nsw i32 %A_1_load_571, %B_1_load_58

ST_290: A_1_load_574 (16267)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16238  %A_1_load_574 = load i32* %A_1_addr_574, align 4

ST_290: tmp_15_189_1_1_2 (16268)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16239  %tmp_15_189_1_1_2 = mul nsw i32 %A_1_load_574, %B_1_load_59

ST_290: tmp_15_189_1_2 (16269)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16240  %tmp_15_189_1_2 = mul nsw i32 %A_1_load_569, %B_1_load_60

ST_290: tmp_15_189_1_2_1 (16270)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16241  %tmp_15_189_1_2_1 = mul nsw i32 %A_1_load_572, %B_1_load_61

ST_290: A_1_load_575 (16271)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16242  %A_1_load_575 = load i32* %A_1_addr_575, align 4

ST_290: tmp_15_189_1_2_2 (16272)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16243  %tmp_15_189_1_2_2 = mul nsw i32 %A_1_load_575, %B_1_load_62

ST_290: tmp_15_189_2 (16273)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16244  %tmp_15_189_2 = mul nsw i32 %A_2_load_567, %B_2_load_54

ST_290: tmp_15_189_2_0_1 (16274)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16245  %tmp_15_189_2_0_1 = mul nsw i32 %A_2_load_570, %B_2_load_55

ST_290: tmp_15_189_2_0_2 (16276)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16247  %tmp_15_189_2_0_2 = mul nsw i32 %A_2_load_573, %B_2_load_56

ST_290: tmp_15_189_2_1 (16277)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16248  %tmp_15_189_2_1 = mul nsw i32 %A_2_load_568, %B_2_load_57

ST_290: tmp_15_189_2_1_1 (16278)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16249  %tmp_15_189_2_1_1 = mul nsw i32 %A_2_load_571, %B_2_load_58

ST_290: A_2_load_574 (16279)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16250  %A_2_load_574 = load i32* %A_2_addr_574, align 4

ST_290: tmp_15_189_2_1_2 (16280)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16251  %tmp_15_189_2_1_2 = mul nsw i32 %A_2_load_574, %B_2_load_59

ST_290: tmp_15_189_2_2 (16281)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16252  %tmp_15_189_2_2 = mul nsw i32 %A_2_load_569, %B_2_load_60

ST_290: tmp_15_189_2_2_1 (16282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16253  %tmp_15_189_2_2_1 = mul nsw i32 %A_2_load_572, %B_2_load_61

ST_290: A_2_load_575 (16283)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16254  %A_2_load_575 = load i32* %A_2_addr_575, align 4

ST_290: tmp_15_189_2_2_2 (16284)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16255  %tmp_15_189_2_2_2 = mul nsw i32 %A_2_load_575, %B_2_load_62

ST_290: tmp4729 (16285)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16256  %tmp4729 = add i32 %tmp_15_189_0_0_2, %tmp_15_188

ST_290: tmp4728 (16286)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16257  %tmp4728 = add i32 %tmp_15_189_0_0_1, %tmp4729

ST_290: tmp4731 (16287)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16258  %tmp4731 = add i32 %tmp_15_189_0_1_2, %tmp_15_189_0_1_1

ST_290: tmp4730 (16288)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16259  %tmp4730 = add i32 %tmp_15_189_0_1, %tmp4731

ST_290: tmp4727 (16289)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16260  %tmp4727 = add i32 %tmp4728, %tmp4730

ST_290: tmp4734 (16290)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16261  %tmp4734 = add i32 %tmp_15_189_0_2_2, %tmp_15_189_0_2_1

ST_290: tmp4733 (16291)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16262  %tmp4733 = add i32 %tmp_15_189_0_2, %tmp4734

ST_290: tmp4732 (16295)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16266  %tmp4732 = add i32 %tmp4733, %tmp4735

ST_290: tmp4726 (16296)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16267  %tmp4726 = add i32 %tmp4727, %tmp4732

ST_290: tmp4741 (16297)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16268  %tmp4741 = add i32 %tmp_15_189_1_2, %tmp_15_189_1_1_2

ST_290: tmp4740 (16298)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16269  %tmp4740 = add i32 %tmp_15_189_1_1_1, %tmp4741

ST_290: tmp4743 (16299)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16270  %tmp4743 = add i32 %tmp_15_189_1_2_2, %tmp_15_189_1_2_1

ST_290: tmp4744 (16300)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16271  %tmp4744 = add i32 %tmp_15_189_2_0_1, %tmp_15_189_2

ST_290: tmp4742 (16301)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16272  %tmp4742 = add i32 %tmp4743, %tmp4744

ST_290: tmp4739 (16302)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16273  %tmp4739 = add i32 %tmp4740, %tmp4742

ST_290: tmp4747 (16303)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16274  %tmp4747 = add i32 %tmp_15_189_2_1_1, %tmp_15_189_2_1

ST_290: tmp4746 (16304)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16275  %tmp4746 = add i32 %tmp_15_189_2_0_2, %tmp4747

ST_290: tmp4749 (16305)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16276  %tmp4749 = add i32 %tmp_15_189_2_2, %tmp_15_189_2_1_2

ST_290: tmp4750 (16306)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16277  %tmp4750 = add i32 %tmp_15_189_2_2_2, %tmp_15_189_2_2_1

ST_290: tmp4748 (16307)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16278  %tmp4748 = add i32 %tmp4749, %tmp4750

ST_290: tmp4745 (16308)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16279  %tmp4745 = add i32 %tmp4746, %tmp4748

ST_290: tmp4738 (16309)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16280  %tmp4738 = add i32 %tmp4739, %tmp4745

ST_290: result_3_189_2_2_2 (16310)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16281  %result_3_189_2_2_2 = add nsw i32 %tmp4726, %tmp4738

ST_290: A_0_load_576 (16314)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16285  %A_0_load_576 = load i32* %A_0_addr_576, align 4

ST_290: A_0_load_577 (16318)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16289  %A_0_load_577 = load i32* %A_0_addr_577, align 4

ST_290: A_1_load_576 (16326)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16297  %A_1_load_576 = load i32* %A_1_addr_576, align 4

ST_290: A_1_load_577 (16330)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16301  %A_1_load_577 = load i32* %A_1_addr_577, align 4

ST_290: A_2_load_576 (16338)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16309  %A_2_load_576 = load i32* %A_2_addr_576, align 4

ST_290: A_2_load_577 (16342)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16313  %A_2_load_577 = load i32* %A_2_addr_577, align 4


 <State 291>: 7.32ns
ST_291: tmp_207 (670)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:641  %tmp_207 = add i17 %tmp_14, 193

ST_291: tmp_209_cast (671)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:642  %tmp_209_cast = sext i17 %tmp_207 to i64

ST_291: A_0_addr_579 (672)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:643  %A_0_addr_579 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_209_cast

ST_291: A_1_addr_579 (956)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:927  %A_1_addr_579 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_209_cast

ST_291: A_2_addr_579 (1180)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1151  %A_2_addr_579 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_209_cast

ST_291: tmp_428 (1780)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1751  %tmp_428 = add i22 %tmp_239, 189

ST_291: tmp_430_cast (1781)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1752  %tmp_430_cast = sext i22 %tmp_428 to i64

ST_291: C_addr_189 (1782)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1753  %C_addr_189 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_430_cast

ST_291: tmp_882 (3603)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3574  %tmp_882 = add i17 %tmp_690, 192

ST_291: tmp_883_cast (3604)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3575  %tmp_883_cast = sext i17 %tmp_882 to i64

ST_291: A_0_addr_578 (3605)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3576  %A_0_addr_578 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_883_cast

ST_291: A_1_addr_578 (3891)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3862  %A_1_addr_578 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_883_cast

ST_291: A_2_addr_578 (4115)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4086  %A_2_addr_578 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_883_cast

ST_291: StgValue_18201 (16248)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16219  store i32 %result_3_188_2_2_2, i32* %C_addr_188, align 4

ST_291: StgValue_18202 (16311)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16282  store i32 %result_3_189_2_2_2, i32* %C_addr_189, align 4

ST_291: tmp_15_189 (16312)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16283  %tmp_15_189 = mul nsw i32 %A_0_load_570, %B_0_load_63

ST_291: tmp_15_190_0_0_1 (16313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16284  %tmp_15_190_0_0_1 = mul nsw i32 %A_0_load_573, %B_0_load_64

ST_291: A_0_load_576 (16314)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16285  %A_0_load_576 = load i32* %A_0_addr_576, align 4

ST_291: tmp_15_190_0_0_2 (16315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16286  %tmp_15_190_0_0_2 = mul nsw i32 %A_0_load_576, %B_0_load_65

ST_291: tmp_15_190_0_1 (16316)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16287  %tmp_15_190_0_1 = mul nsw i32 %A_0_load_571, %B_0_load_66

ST_291: tmp_15_190_0_1_1 (16317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16288  %tmp_15_190_0_1_1 = mul nsw i32 %A_0_load_574, %B_0_load_67

ST_291: A_0_load_577 (16318)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16289  %A_0_load_577 = load i32* %A_0_addr_577, align 4

ST_291: tmp_15_190_0_1_2 (16319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16290  %tmp_15_190_0_1_2 = mul nsw i32 %A_0_load_577, %B_0_load_68

ST_291: A_0_load_578 (16322)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16293  %A_0_load_578 = load i32* %A_0_addr_578, align 4

ST_291: tmp_15_190_1 (16324)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16295  %tmp_15_190_1 = mul nsw i32 %A_1_load_570, %B_1_load_54

ST_291: tmp_15_190_1_0_1 (16325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16296  %tmp_15_190_1_0_1 = mul nsw i32 %A_1_load_573, %B_1_load_55

ST_291: A_1_load_576 (16326)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16297  %A_1_load_576 = load i32* %A_1_addr_576, align 4

ST_291: tmp_15_190_1_0_2 (16327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16298  %tmp_15_190_1_0_2 = mul nsw i32 %A_1_load_576, %B_1_load_56

ST_291: tmp_15_190_1_1 (16328)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16299  %tmp_15_190_1_1 = mul nsw i32 %A_1_load_571, %B_1_load_57

ST_291: A_1_load_577 (16330)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16301  %A_1_load_577 = load i32* %A_1_addr_577, align 4

ST_291: A_1_load_578 (16334)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16305  %A_1_load_578 = load i32* %A_1_addr_578, align 4

ST_291: A_2_load_576 (16338)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16309  %A_2_load_576 = load i32* %A_2_addr_576, align 4

ST_291: A_2_load_577 (16342)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16313  %A_2_load_577 = load i32* %A_2_addr_577, align 4

ST_291: A_2_load_578 (16346)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16317  %A_2_load_578 = load i32* %A_2_addr_578, align 4

ST_291: tmp4754 (16348)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16319  %tmp4754 = add i32 %tmp_15_190_0_0_2, %tmp_15_189

ST_291: tmp4753 (16349)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16320  %tmp4753 = add i32 %tmp_15_190_0_0_1, %tmp4754

ST_291: tmp4756 (16350)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16321  %tmp4756 = add i32 %tmp_15_190_0_1_2, %tmp_15_190_0_1_1

ST_291: tmp4755 (16351)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16322  %tmp4755 = add i32 %tmp_15_190_0_1, %tmp4756

ST_291: tmp4752 (16352)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16323  %tmp4752 = add i32 %tmp4753, %tmp4755

ST_291: tmp4761 (16355)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16326  %tmp4761 = add i32 %tmp_15_190_1_0_1, %tmp_15_190_1

ST_291: tmp4762 (16356)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16327  %tmp4762 = add i32 %tmp_15_190_1_1, %tmp_15_190_1_0_2

ST_291: tmp4760 (16357)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16328  %tmp4760 = add i32 %tmp4761, %tmp4762

ST_291: A_0_load_579 (16377)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16348  %A_0_load_579 = load i32* %A_0_addr_579, align 4

ST_291: A_1_load_579 (16389)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16360  %A_1_load_579 = load i32* %A_1_addr_579, align 4

ST_291: A_2_load_579 (16401)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16372  %A_2_load_579 = load i32* %A_2_addr_579, align 4


 <State 292>: 8.21ns
ST_292: tmp_657 (2472)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2443  %tmp_657 = add i17 %tmp_464, 193

ST_292: tmp_658_cast (2473)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2444  %tmp_658_cast = sext i17 %tmp_657 to i64

ST_292: A_0_addr_580 (2474)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2445  %A_0_addr_580 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_658_cast

ST_292: A_1_addr_580 (2758)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2729  %A_1_addr_580 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_658_cast

ST_292: A_2_addr_580 (2982)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2953  %A_2_addr_580 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_658_cast

ST_292: tmp_883 (3606)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3577  %tmp_883 = add i17 %tmp_690, 193

ST_292: tmp_884_cast (3607)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3578  %tmp_884_cast = sext i17 %tmp_883 to i64

ST_292: A_0_addr_581 (3608)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3579  %A_0_addr_581 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_884_cast

ST_292: A_1_addr_581 (3892)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3863  %A_1_addr_581 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_884_cast

ST_292: A_2_addr_581 (4116)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4087  %A_2_addr_581 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_884_cast

ST_292: StgValue_18243 (16311)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16282  store i32 %result_3_189_2_2_2, i32* %C_addr_189, align 4

ST_292: tmp_15_190_0_2 (16320)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16291  %tmp_15_190_0_2 = mul nsw i32 %A_0_load_572, %B_0_load_60

ST_292: tmp_15_190_0_2_1 (16321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16292  %tmp_15_190_0_2_1 = mul nsw i32 %A_0_load_575, %B_0_load_61

ST_292: A_0_load_578 (16322)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16293  %A_0_load_578 = load i32* %A_0_addr_578, align 4

ST_292: tmp_15_190_0_2_2 (16323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16294  %tmp_15_190_0_2_2 = mul nsw i32 %A_0_load_578, %B_0_load_62

ST_292: tmp_15_190_1_1_1 (16329)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16300  %tmp_15_190_1_1_1 = mul nsw i32 %A_1_load_574, %B_1_load_58

ST_292: tmp_15_190_1_1_2 (16331)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16302  %tmp_15_190_1_1_2 = mul nsw i32 %A_1_load_577, %B_1_load_59

ST_292: tmp_15_190_1_2 (16332)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16303  %tmp_15_190_1_2 = mul nsw i32 %A_1_load_572, %B_1_load_60

ST_292: tmp_15_190_1_2_1 (16333)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16304  %tmp_15_190_1_2_1 = mul nsw i32 %A_1_load_575, %B_1_load_61

ST_292: A_1_load_578 (16334)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16305  %A_1_load_578 = load i32* %A_1_addr_578, align 4

ST_292: tmp_15_190_1_2_2 (16335)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16306  %tmp_15_190_1_2_2 = mul nsw i32 %A_1_load_578, %B_1_load_62

ST_292: tmp_15_190_2 (16336)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16307  %tmp_15_190_2 = mul nsw i32 %A_2_load_570, %B_2_load_54

ST_292: tmp_15_190_2_0_1 (16337)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16308  %tmp_15_190_2_0_1 = mul nsw i32 %A_2_load_573, %B_2_load_55

ST_292: tmp_15_190_2_0_2 (16339)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16310  %tmp_15_190_2_0_2 = mul nsw i32 %A_2_load_576, %B_2_load_56

ST_292: tmp_15_190_2_1 (16340)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16311  %tmp_15_190_2_1 = mul nsw i32 %A_2_load_571, %B_2_load_57

ST_292: tmp_15_190_2_1_1 (16341)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16312  %tmp_15_190_2_1_1 = mul nsw i32 %A_2_load_574, %B_2_load_58

ST_292: tmp_15_190_2_1_2 (16343)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16314  %tmp_15_190_2_1_2 = mul nsw i32 %A_2_load_577, %B_2_load_59

ST_292: tmp_15_190_2_2 (16344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16315  %tmp_15_190_2_2 = mul nsw i32 %A_2_load_572, %B_2_load_60

ST_292: tmp_15_190_2_2_1 (16345)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16316  %tmp_15_190_2_2_1 = mul nsw i32 %A_2_load_575, %B_2_load_61

ST_292: A_2_load_578 (16346)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16317  %A_2_load_578 = load i32* %A_2_addr_578, align 4

ST_292: tmp_15_190_2_2_2 (16347)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16318  %tmp_15_190_2_2_2 = mul nsw i32 %A_2_load_578, %B_2_load_62

ST_292: tmp4759 (16353)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16324  %tmp4759 = add i32 %tmp_15_190_0_2_2, %tmp_15_190_0_2_1

ST_292: tmp4758 (16354)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16325  %tmp4758 = add i32 %tmp_15_190_0_2, %tmp4759

ST_292: tmp4757 (16358)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16329  %tmp4757 = add i32 %tmp4758, %tmp4760

ST_292: tmp4751 (16359)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16330  %tmp4751 = add i32 %tmp4752, %tmp4757

ST_292: tmp4766 (16360)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16331  %tmp4766 = add i32 %tmp_15_190_1_2, %tmp_15_190_1_1_2

ST_292: tmp4765 (16361)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16332  %tmp4765 = add i32 %tmp_15_190_1_1_1, %tmp4766

ST_292: tmp4768 (16362)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16333  %tmp4768 = add i32 %tmp_15_190_1_2_2, %tmp_15_190_1_2_1

ST_292: tmp4769 (16363)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16334  %tmp4769 = add i32 %tmp_15_190_2_0_1, %tmp_15_190_2

ST_292: tmp4767 (16364)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16335  %tmp4767 = add i32 %tmp4768, %tmp4769

ST_292: tmp4764 (16365)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16336  %tmp4764 = add i32 %tmp4765, %tmp4767

ST_292: tmp4772 (16366)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16337  %tmp4772 = add i32 %tmp_15_190_2_1_1, %tmp_15_190_2_1

ST_292: tmp4771 (16367)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16338  %tmp4771 = add i32 %tmp_15_190_2_0_2, %tmp4772

ST_292: tmp4774 (16368)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16339  %tmp4774 = add i32 %tmp_15_190_2_2, %tmp_15_190_2_1_2

ST_292: tmp4775 (16369)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16340  %tmp4775 = add i32 %tmp_15_190_2_2_2, %tmp_15_190_2_2_1

ST_292: tmp4773 (16370)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16341  %tmp4773 = add i32 %tmp4774, %tmp4775

ST_292: tmp4770 (16371)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16342  %tmp4770 = add i32 %tmp4771, %tmp4773

ST_292: tmp4763 (16372)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16343  %tmp4763 = add i32 %tmp4764, %tmp4770

ST_292: result_3_190_2_2_2 (16373)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16344  %result_3_190_2_2_2 = add nsw i32 %tmp4751, %tmp4763

ST_292: A_0_load_579 (16377)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16348  %A_0_load_579 = load i32* %A_0_addr_579, align 4

ST_292: A_0_load_580 (16381)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16352  %A_0_load_580 = load i32* %A_0_addr_580, align 4

ST_292: A_0_load_581 (16385)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16356  %A_0_load_581 = load i32* %A_0_addr_581, align 4

ST_292: tmp_15_191_1 (16387)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16358  %tmp_15_191_1 = mul nsw i32 %A_1_load_573, %B_1_load_54

ST_292: tmp_15_191_1_0_1 (16388)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16359  %tmp_15_191_1_0_1 = mul nsw i32 %A_1_load_576, %B_1_load_55

ST_292: A_1_load_579 (16389)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16360  %A_1_load_579 = load i32* %A_1_addr_579, align 4

ST_292: tmp_15_191_1_0_2 (16390)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16361  %tmp_15_191_1_0_2 = mul nsw i32 %A_1_load_579, %B_1_load_56

ST_292: tmp_15_191_1_1 (16391)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16362  %tmp_15_191_1_1 = mul nsw i32 %A_1_load_574, %B_1_load_57

ST_292: A_1_load_580 (16393)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16364  %A_1_load_580 = load i32* %A_1_addr_580, align 4

ST_292: A_1_load_581 (16397)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16368  %A_1_load_581 = load i32* %A_1_addr_581, align 4

ST_292: A_2_load_579 (16401)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16372  %A_2_load_579 = load i32* %A_2_addr_579, align 4

ST_292: A_2_load_580 (16405)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16376  %A_2_load_580 = load i32* %A_2_addr_580, align 4

ST_292: tmp_15_191_2_2 (16407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16378  %tmp_15_191_2_2 = mul nsw i32 %A_2_load_575, %B_2_load_60

ST_292: A_2_load_581 (16409)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16380  %A_2_load_581 = load i32* %A_2_addr_581, align 4

ST_292: tmp4786 (16418)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16389  %tmp4786 = add i32 %tmp_15_191_1_0_1, %tmp_15_191_1

ST_292: tmp4787 (16419)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16390  %tmp4787 = add i32 %tmp_15_191_1_1, %tmp_15_191_1_0_2

ST_292: tmp4785 (16420)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16391  %tmp4785 = add i32 %tmp4786, %tmp4787


 <State 293>: 8.21ns
ST_293: tmp_208 (673)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:644  %tmp_208 = add i17 %tmp_14, 194

ST_293: tmp_210_cast (674)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:645  %tmp_210_cast = sext i17 %tmp_208 to i64

ST_293: A_0_addr_582 (675)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:646  %A_0_addr_582 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_210_cast

ST_293: A_1_addr_582 (957)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:928  %A_1_addr_582 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_210_cast

ST_293: A_2_addr_582 (1181)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1152  %A_2_addr_582 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_210_cast

ST_293: tmp_429 (1783)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1754  %tmp_429 = add i22 %tmp_239, 190

ST_293: tmp_431_cast (1784)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1755  %tmp_431_cast = sext i22 %tmp_429 to i64

ST_293: C_addr_190 (1785)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1756  %C_addr_190 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_431_cast

ST_293: tmp_658 (2475)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2446  %tmp_658 = add i17 %tmp_464, 194

ST_293: tmp_659_cast (2476)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2447  %tmp_659_cast = sext i17 %tmp_658 to i64

ST_293: A_0_addr_583 (2477)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2448  %A_0_addr_583 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_659_cast

ST_293: A_1_addr_583 (2759)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2730  %A_1_addr_583 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_659_cast

ST_293: A_2_addr_583 (2983)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2954  %A_2_addr_583 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_659_cast

ST_293: StgValue_18312 (16374)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16345  store i32 %result_3_190_2_2_2, i32* %C_addr_190, align 4

ST_293: tmp_15_190 (16375)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16346  %tmp_15_190 = mul nsw i32 %A_0_load_573, %B_0_load_63

ST_293: tmp_15_191_0_0_1 (16376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16347  %tmp_15_191_0_0_1 = mul nsw i32 %A_0_load_576, %B_0_load_64

ST_293: tmp_15_191_0_0_2 (16378)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16349  %tmp_15_191_0_0_2 = mul nsw i32 %A_0_load_579, %B_0_load_65

ST_293: tmp_15_191_0_1 (16379)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16350  %tmp_15_191_0_1 = mul nsw i32 %A_0_load_574, %B_0_load_66

ST_293: tmp_15_191_0_1_1 (16380)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16351  %tmp_15_191_0_1_1 = mul nsw i32 %A_0_load_577, %B_0_load_67

ST_293: A_0_load_580 (16381)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16352  %A_0_load_580 = load i32* %A_0_addr_580, align 4

ST_293: tmp_15_191_0_1_2 (16382)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16353  %tmp_15_191_0_1_2 = mul nsw i32 %A_0_load_580, %B_0_load_68

ST_293: tmp_15_191_0_2 (16383)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16354  %tmp_15_191_0_2 = mul nsw i32 %A_0_load_575, %B_0_load_60

ST_293: tmp_15_191_0_2_1 (16384)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16355  %tmp_15_191_0_2_1 = mul nsw i32 %A_0_load_578, %B_0_load_61

ST_293: A_0_load_581 (16385)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16356  %A_0_load_581 = load i32* %A_0_addr_581, align 4

ST_293: tmp_15_191_0_2_2 (16386)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16357  %tmp_15_191_0_2_2 = mul nsw i32 %A_0_load_581, %B_0_load_62

ST_293: tmp_15_191_1_1_1 (16392)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16363  %tmp_15_191_1_1_1 = mul nsw i32 %A_1_load_577, %B_1_load_58

ST_293: A_1_load_580 (16393)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16364  %A_1_load_580 = load i32* %A_1_addr_580, align 4

ST_293: tmp_15_191_1_1_2 (16394)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16365  %tmp_15_191_1_1_2 = mul nsw i32 %A_1_load_580, %B_1_load_59

ST_293: tmp_15_191_1_2 (16395)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16366  %tmp_15_191_1_2 = mul nsw i32 %A_1_load_575, %B_1_load_60

ST_293: tmp_15_191_1_2_1 (16396)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16367  %tmp_15_191_1_2_1 = mul nsw i32 %A_1_load_578, %B_1_load_61

ST_293: A_1_load_581 (16397)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16368  %A_1_load_581 = load i32* %A_1_addr_581, align 4

ST_293: tmp_15_191_1_2_2 (16398)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16369  %tmp_15_191_1_2_2 = mul nsw i32 %A_1_load_581, %B_1_load_62

ST_293: tmp_15_191_2 (16399)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16370  %tmp_15_191_2 = mul nsw i32 %A_2_load_573, %B_2_load_54

ST_293: tmp_15_191_2_0_1 (16400)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16371  %tmp_15_191_2_0_1 = mul nsw i32 %A_2_load_576, %B_2_load_55

ST_293: tmp_15_191_2_0_2 (16402)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16373  %tmp_15_191_2_0_2 = mul nsw i32 %A_2_load_579, %B_2_load_56

ST_293: tmp_15_191_2_1 (16403)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16374  %tmp_15_191_2_1 = mul nsw i32 %A_2_load_574, %B_2_load_57

ST_293: tmp_15_191_2_1_1 (16404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16375  %tmp_15_191_2_1_1 = mul nsw i32 %A_2_load_577, %B_2_load_58

ST_293: A_2_load_580 (16405)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16376  %A_2_load_580 = load i32* %A_2_addr_580, align 4

ST_293: tmp_15_191_2_1_2 (16406)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16377  %tmp_15_191_2_1_2 = mul nsw i32 %A_2_load_580, %B_2_load_59

ST_293: tmp_15_191_2_2_1 (16408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16379  %tmp_15_191_2_2_1 = mul nsw i32 %A_2_load_578, %B_2_load_61

ST_293: A_2_load_581 (16409)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16380  %A_2_load_581 = load i32* %A_2_addr_581, align 4

ST_293: tmp_15_191_2_2_2 (16410)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16381  %tmp_15_191_2_2_2 = mul nsw i32 %A_2_load_581, %B_2_load_62

ST_293: tmp4779 (16411)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16382  %tmp4779 = add i32 %tmp_15_191_0_0_2, %tmp_15_190

ST_293: tmp4778 (16412)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16383  %tmp4778 = add i32 %tmp_15_191_0_0_1, %tmp4779

ST_293: tmp4781 (16413)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16384  %tmp4781 = add i32 %tmp_15_191_0_1_2, %tmp_15_191_0_1_1

ST_293: tmp4780 (16414)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16385  %tmp4780 = add i32 %tmp_15_191_0_1, %tmp4781

ST_293: tmp4777 (16415)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16386  %tmp4777 = add i32 %tmp4778, %tmp4780

ST_293: tmp4784 (16416)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16387  %tmp4784 = add i32 %tmp_15_191_0_2_2, %tmp_15_191_0_2_1

ST_293: tmp4783 (16417)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16388  %tmp4783 = add i32 %tmp_15_191_0_2, %tmp4784

ST_293: tmp4782 (16421)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16392  %tmp4782 = add i32 %tmp4783, %tmp4785

ST_293: tmp4776 (16422)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16393  %tmp4776 = add i32 %tmp4777, %tmp4782

ST_293: tmp4791 (16423)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16394  %tmp4791 = add i32 %tmp_15_191_1_2, %tmp_15_191_1_1_2

ST_293: tmp4790 (16424)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16395  %tmp4790 = add i32 %tmp_15_191_1_1_1, %tmp4791

ST_293: tmp4793 (16425)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16396  %tmp4793 = add i32 %tmp_15_191_1_2_2, %tmp_15_191_1_2_1

ST_293: tmp4794 (16426)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16397  %tmp4794 = add i32 %tmp_15_191_2_0_1, %tmp_15_191_2

ST_293: tmp4792 (16427)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16398  %tmp4792 = add i32 %tmp4793, %tmp4794

ST_293: tmp4789 (16428)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16399  %tmp4789 = add i32 %tmp4790, %tmp4792

ST_293: tmp4797 (16429)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16400  %tmp4797 = add i32 %tmp_15_191_2_1_1, %tmp_15_191_2_1

ST_293: tmp4796 (16430)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16401  %tmp4796 = add i32 %tmp_15_191_2_0_2, %tmp4797

ST_293: tmp4799 (16431)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16402  %tmp4799 = add i32 %tmp_15_191_2_2, %tmp_15_191_2_1_2

ST_293: tmp4800 (16432)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16403  %tmp4800 = add i32 %tmp_15_191_2_2_2, %tmp_15_191_2_2_1

ST_293: tmp4798 (16433)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16404  %tmp4798 = add i32 %tmp4799, %tmp4800

ST_293: tmp4795 (16434)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16405  %tmp4795 = add i32 %tmp4796, %tmp4798

ST_293: tmp4788 (16435)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16406  %tmp4788 = add i32 %tmp4789, %tmp4795

ST_293: result_3_191_2_2_2 (16436)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16407  %result_3_191_2_2_2 = add nsw i32 %tmp4776, %tmp4788

ST_293: A_0_load_582 (16440)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16411  %A_0_load_582 = load i32* %A_0_addr_582, align 4

ST_293: A_0_load_583 (16444)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16415  %A_0_load_583 = load i32* %A_0_addr_583, align 4

ST_293: A_1_load_582 (16452)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16423  %A_1_load_582 = load i32* %A_1_addr_582, align 4

ST_293: A_1_load_583 (16456)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16427  %A_1_load_583 = load i32* %A_1_addr_583, align 4

ST_293: A_2_load_582 (16464)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16435  %A_2_load_582 = load i32* %A_2_addr_582, align 4

ST_293: A_2_load_583 (16468)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16439  %A_2_load_583 = load i32* %A_2_addr_583, align 4


 <State 294>: 7.32ns
ST_294: tmp_209 (676)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:647  %tmp_209 = add i17 %tmp_14, 195

ST_294: tmp_211_cast (677)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:648  %tmp_211_cast = sext i17 %tmp_209 to i64

ST_294: A_0_addr_585 (678)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:649  %A_0_addr_585 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_211_cast

ST_294: A_1_addr_585 (958)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:929  %A_1_addr_585 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_211_cast

ST_294: A_2_addr_585 (1182)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1153  %A_2_addr_585 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_211_cast

ST_294: tmp_430 (1786)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1757  %tmp_430 = add i22 %tmp_239, 191

ST_294: tmp_432_cast (1787)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1758  %tmp_432_cast = sext i22 %tmp_430 to i64

ST_294: C_addr_191 (1788)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1759  %C_addr_191 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_432_cast

ST_294: tmp_884 (3609)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3580  %tmp_884 = add i17 %tmp_690, 194

ST_294: tmp_885_cast (3610)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3581  %tmp_885_cast = sext i17 %tmp_884 to i64

ST_294: A_0_addr_584 (3611)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3582  %A_0_addr_584 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_885_cast

ST_294: A_1_addr_584 (3893)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3864  %A_1_addr_584 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_885_cast

ST_294: A_2_addr_584 (4117)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4088  %A_2_addr_584 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_885_cast

ST_294: StgValue_18383 (16374)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16345  store i32 %result_3_190_2_2_2, i32* %C_addr_190, align 4

ST_294: StgValue_18384 (16437)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16408  store i32 %result_3_191_2_2_2, i32* %C_addr_191, align 4

ST_294: tmp_15_191 (16438)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16409  %tmp_15_191 = mul nsw i32 %A_0_load_576, %B_0_load_63

ST_294: tmp_15_192_0_0_1 (16439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16410  %tmp_15_192_0_0_1 = mul nsw i32 %A_0_load_579, %B_0_load_64

ST_294: A_0_load_582 (16440)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16411  %A_0_load_582 = load i32* %A_0_addr_582, align 4

ST_294: tmp_15_192_0_0_2 (16441)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16412  %tmp_15_192_0_0_2 = mul nsw i32 %A_0_load_582, %B_0_load_65

ST_294: tmp_15_192_0_1 (16442)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16413  %tmp_15_192_0_1 = mul nsw i32 %A_0_load_577, %B_0_load_66

ST_294: tmp_15_192_0_1_1 (16443)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16414  %tmp_15_192_0_1_1 = mul nsw i32 %A_0_load_580, %B_0_load_67

ST_294: A_0_load_583 (16444)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16415  %A_0_load_583 = load i32* %A_0_addr_583, align 4

ST_294: tmp_15_192_0_1_2 (16445)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16416  %tmp_15_192_0_1_2 = mul nsw i32 %A_0_load_583, %B_0_load_68

ST_294: A_0_load_584 (16448)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16419  %A_0_load_584 = load i32* %A_0_addr_584, align 4

ST_294: tmp_15_192_1 (16450)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16421  %tmp_15_192_1 = mul nsw i32 %A_1_load_576, %B_1_load_54

ST_294: tmp_15_192_1_0_1 (16451)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16422  %tmp_15_192_1_0_1 = mul nsw i32 %A_1_load_579, %B_1_load_55

ST_294: A_1_load_582 (16452)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16423  %A_1_load_582 = load i32* %A_1_addr_582, align 4

ST_294: tmp_15_192_1_0_2 (16453)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16424  %tmp_15_192_1_0_2 = mul nsw i32 %A_1_load_582, %B_1_load_56

ST_294: tmp_15_192_1_1 (16454)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16425  %tmp_15_192_1_1 = mul nsw i32 %A_1_load_577, %B_1_load_57

ST_294: A_1_load_583 (16456)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16427  %A_1_load_583 = load i32* %A_1_addr_583, align 4

ST_294: A_1_load_584 (16460)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16431  %A_1_load_584 = load i32* %A_1_addr_584, align 4

ST_294: A_2_load_582 (16464)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16435  %A_2_load_582 = load i32* %A_2_addr_582, align 4

ST_294: A_2_load_583 (16468)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16439  %A_2_load_583 = load i32* %A_2_addr_583, align 4

ST_294: A_2_load_584 (16472)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16443  %A_2_load_584 = load i32* %A_2_addr_584, align 4

ST_294: tmp4804 (16474)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16445  %tmp4804 = add i32 %tmp_15_192_0_0_2, %tmp_15_191

ST_294: tmp4803 (16475)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16446  %tmp4803 = add i32 %tmp_15_192_0_0_1, %tmp4804

ST_294: tmp4806 (16476)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16447  %tmp4806 = add i32 %tmp_15_192_0_1_2, %tmp_15_192_0_1_1

ST_294: tmp4805 (16477)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16448  %tmp4805 = add i32 %tmp_15_192_0_1, %tmp4806

ST_294: tmp4802 (16478)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16449  %tmp4802 = add i32 %tmp4803, %tmp4805

ST_294: tmp4811 (16481)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16452  %tmp4811 = add i32 %tmp_15_192_1_0_1, %tmp_15_192_1

ST_294: tmp4812 (16482)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16453  %tmp4812 = add i32 %tmp_15_192_1_1, %tmp_15_192_1_0_2

ST_294: tmp4810 (16483)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16454  %tmp4810 = add i32 %tmp4811, %tmp4812

ST_294: A_0_load_585 (16503)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16474  %A_0_load_585 = load i32* %A_0_addr_585, align 4

ST_294: tmp_15_193_1 (16513)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16484  %tmp_15_193_1 = mul nsw i32 %A_1_load_579, %B_1_load_54

ST_294: tmp_15_193_1_0_1 (16514)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16485  %tmp_15_193_1_0_1 = mul nsw i32 %A_1_load_582, %B_1_load_55

ST_294: A_1_load_585 (16515)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16486  %A_1_load_585 = load i32* %A_1_addr_585, align 4

ST_294: A_2_load_585 (16527)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16498  %A_2_load_585 = load i32* %A_2_addr_585, align 4

ST_294: tmp4836 (16544)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16515  %tmp4836 = add i32 %tmp_15_193_1_0_1, %tmp_15_193_1

ST_294: tmp_15_194_1 (16576)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16547  %tmp_15_194_1 = mul nsw i32 %A_1_load_582, %B_1_load_54


 <State 295>: 8.21ns
ST_295: tmp_659 (2478)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2449  %tmp_659 = add i17 %tmp_464, 195

ST_295: tmp_660_cast (2479)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2450  %tmp_660_cast = sext i17 %tmp_659 to i64

ST_295: A_0_addr_586 (2480)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2451  %A_0_addr_586 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_660_cast

ST_295: A_1_addr_586 (2760)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2731  %A_1_addr_586 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_660_cast

ST_295: A_2_addr_586 (2984)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2955  %A_2_addr_586 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_660_cast

ST_295: tmp_885 (3612)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3583  %tmp_885 = add i17 %tmp_690, 195

ST_295: tmp_886_cast (3613)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3584  %tmp_886_cast = sext i17 %tmp_885 to i64

ST_295: A_0_addr_587 (3614)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3585  %A_0_addr_587 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_886_cast

ST_295: A_1_addr_587 (3894)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3865  %A_1_addr_587 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_886_cast

ST_295: A_2_addr_587 (4118)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4089  %A_2_addr_587 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_886_cast

ST_295: StgValue_18429 (16437)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16408  store i32 %result_3_191_2_2_2, i32* %C_addr_191, align 4

ST_295: tmp_15_192_0_2 (16446)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16417  %tmp_15_192_0_2 = mul nsw i32 %A_0_load_578, %B_0_load_60

ST_295: tmp_15_192_0_2_1 (16447)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16418  %tmp_15_192_0_2_1 = mul nsw i32 %A_0_load_581, %B_0_load_61

ST_295: A_0_load_584 (16448)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16419  %A_0_load_584 = load i32* %A_0_addr_584, align 4

ST_295: tmp_15_192_0_2_2 (16449)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16420  %tmp_15_192_0_2_2 = mul nsw i32 %A_0_load_584, %B_0_load_62

ST_295: tmp_15_192_1_1_1 (16455)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16426  %tmp_15_192_1_1_1 = mul nsw i32 %A_1_load_580, %B_1_load_58

ST_295: tmp_15_192_1_1_2 (16457)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16428  %tmp_15_192_1_1_2 = mul nsw i32 %A_1_load_583, %B_1_load_59

ST_295: tmp_15_192_1_2 (16458)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16429  %tmp_15_192_1_2 = mul nsw i32 %A_1_load_578, %B_1_load_60

ST_295: tmp_15_192_1_2_1 (16459)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16430  %tmp_15_192_1_2_1 = mul nsw i32 %A_1_load_581, %B_1_load_61

ST_295: A_1_load_584 (16460)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16431  %A_1_load_584 = load i32* %A_1_addr_584, align 4

ST_295: tmp_15_192_1_2_2 (16461)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16432  %tmp_15_192_1_2_2 = mul nsw i32 %A_1_load_584, %B_1_load_62

ST_295: tmp_15_192_2 (16462)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16433  %tmp_15_192_2 = mul nsw i32 %A_2_load_576, %B_2_load_54

ST_295: tmp_15_192_2_0_1 (16463)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16434  %tmp_15_192_2_0_1 = mul nsw i32 %A_2_load_579, %B_2_load_55

ST_295: tmp_15_192_2_0_2 (16465)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16436  %tmp_15_192_2_0_2 = mul nsw i32 %A_2_load_582, %B_2_load_56

ST_295: tmp_15_192_2_1 (16466)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16437  %tmp_15_192_2_1 = mul nsw i32 %A_2_load_577, %B_2_load_57

ST_295: tmp_15_192_2_1_1 (16467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16438  %tmp_15_192_2_1_1 = mul nsw i32 %A_2_load_580, %B_2_load_58

ST_295: tmp_15_192_2_1_2 (16469)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16440  %tmp_15_192_2_1_2 = mul nsw i32 %A_2_load_583, %B_2_load_59

ST_295: tmp_15_192_2_2 (16470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16441  %tmp_15_192_2_2 = mul nsw i32 %A_2_load_578, %B_2_load_60

ST_295: tmp_15_192_2_2_1 (16471)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16442  %tmp_15_192_2_2_1 = mul nsw i32 %A_2_load_581, %B_2_load_61

ST_295: A_2_load_584 (16472)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16443  %A_2_load_584 = load i32* %A_2_addr_584, align 4

ST_295: tmp_15_192_2_2_2 (16473)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16444  %tmp_15_192_2_2_2 = mul nsw i32 %A_2_load_584, %B_2_load_62

ST_295: tmp4809 (16479)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16450  %tmp4809 = add i32 %tmp_15_192_0_2_2, %tmp_15_192_0_2_1

ST_295: tmp4808 (16480)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16451  %tmp4808 = add i32 %tmp_15_192_0_2, %tmp4809

ST_295: tmp4807 (16484)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16455  %tmp4807 = add i32 %tmp4808, %tmp4810

ST_295: tmp4801 (16485)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16456  %tmp4801 = add i32 %tmp4802, %tmp4807

ST_295: tmp4816 (16486)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16457  %tmp4816 = add i32 %tmp_15_192_1_2, %tmp_15_192_1_1_2

ST_295: tmp4815 (16487)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16458  %tmp4815 = add i32 %tmp_15_192_1_1_1, %tmp4816

ST_295: tmp4818 (16488)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16459  %tmp4818 = add i32 %tmp_15_192_1_2_2, %tmp_15_192_1_2_1

ST_295: tmp4819 (16489)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16460  %tmp4819 = add i32 %tmp_15_192_2_0_1, %tmp_15_192_2

ST_295: tmp4817 (16490)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16461  %tmp4817 = add i32 %tmp4818, %tmp4819

ST_295: tmp4814 (16491)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16462  %tmp4814 = add i32 %tmp4815, %tmp4817

ST_295: tmp4822 (16492)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16463  %tmp4822 = add i32 %tmp_15_192_2_1_1, %tmp_15_192_2_1

ST_295: tmp4821 (16493)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16464  %tmp4821 = add i32 %tmp_15_192_2_0_2, %tmp4822

ST_295: tmp4824 (16494)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16465  %tmp4824 = add i32 %tmp_15_192_2_2, %tmp_15_192_2_1_2

ST_295: tmp4825 (16495)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16466  %tmp4825 = add i32 %tmp_15_192_2_2_2, %tmp_15_192_2_2_1

ST_295: tmp4823 (16496)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16467  %tmp4823 = add i32 %tmp4824, %tmp4825

ST_295: tmp4820 (16497)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16468  %tmp4820 = add i32 %tmp4821, %tmp4823

ST_295: tmp4813 (16498)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16469  %tmp4813 = add i32 %tmp4814, %tmp4820

ST_295: result_3_192_2_2_2 (16499)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16470  %result_3_192_2_2_2 = add nsw i32 %tmp4801, %tmp4813

ST_295: A_0_load_585 (16503)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16474  %A_0_load_585 = load i32* %A_0_addr_585, align 4

ST_295: A_0_load_586 (16507)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16478  %A_0_load_586 = load i32* %A_0_addr_586, align 4

ST_295: A_0_load_587 (16511)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16482  %A_0_load_587 = load i32* %A_0_addr_587, align 4

ST_295: A_1_load_585 (16515)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16486  %A_1_load_585 = load i32* %A_1_addr_585, align 4

ST_295: tmp_15_193_1_0_2 (16516)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16487  %tmp_15_193_1_0_2 = mul nsw i32 %A_1_load_585, %B_1_load_56

ST_295: tmp_15_193_1_1 (16517)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16488  %tmp_15_193_1_1 = mul nsw i32 %A_1_load_580, %B_1_load_57

ST_295: A_1_load_586 (16519)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16490  %A_1_load_586 = load i32* %A_1_addr_586, align 4

ST_295: A_1_load_587 (16523)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16494  %A_1_load_587 = load i32* %A_1_addr_587, align 4

ST_295: tmp_15_193_2 (16525)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16496  %tmp_15_193_2 = mul nsw i32 %A_2_load_579, %B_2_load_54

ST_295: tmp_15_193_2_0_1 (16526)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16497  %tmp_15_193_2_0_1 = mul nsw i32 %A_2_load_582, %B_2_load_55

ST_295: A_2_load_585 (16527)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16498  %A_2_load_585 = load i32* %A_2_addr_585, align 4

ST_295: tmp_15_193_2_0_2 (16528)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16499  %tmp_15_193_2_0_2 = mul nsw i32 %A_2_load_585, %B_2_load_56

ST_295: tmp_15_193_2_1 (16529)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16500  %tmp_15_193_2_1 = mul nsw i32 %A_2_load_580, %B_2_load_57

ST_295: tmp_15_193_2_1_1 (16530)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16501  %tmp_15_193_2_1_1 = mul nsw i32 %A_2_load_583, %B_2_load_58

ST_295: A_2_load_586 (16531)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16502  %A_2_load_586 = load i32* %A_2_addr_586, align 4

ST_295: A_2_load_587 (16535)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16506  %A_2_load_587 = load i32* %A_2_addr_587, align 4

ST_295: tmp4837 (16545)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16516  %tmp4837 = add i32 %tmp_15_193_1_1, %tmp_15_193_1_0_2

ST_295: tmp4835 (16546)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16517  %tmp4835 = add i32 %tmp4836, %tmp4837

ST_295: tmp4844 (16552)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16523  %tmp4844 = add i32 %tmp_15_193_2_0_1, %tmp_15_193_2

ST_295: tmp4847 (16555)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16526  %tmp4847 = add i32 %tmp_15_193_2_1_1, %tmp_15_193_2_1

ST_295: tmp4846 (16556)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16527  %tmp4846 = add i32 %tmp_15_193_2_0_2, %tmp4847

ST_295: tmp_15_194_1_0_1 (16577)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16548  %tmp_15_194_1_0_1 = mul nsw i32 %A_1_load_585, %B_1_load_55

ST_295: tmp_15_194_2 (16588)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16559  %tmp_15_194_2 = mul nsw i32 %A_2_load_582, %B_2_load_54

ST_295: tmp_15_194_2_0_1 (16589)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16560  %tmp_15_194_2_0_1 = mul nsw i32 %A_2_load_585, %B_2_load_55

ST_295: tmp_15_194_2_1 (16592)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16563  %tmp_15_194_2_1 = mul nsw i32 %A_2_load_583, %B_2_load_57

ST_295: tmp4861 (16607)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16578  %tmp4861 = add i32 %tmp_15_194_1_0_1, %tmp_15_194_1

ST_295: tmp4869 (16615)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16586  %tmp4869 = add i32 %tmp_15_194_2_0_1, %tmp_15_194_2

ST_295: B_1_load_63 (16642)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16613  %B_1_load_63 = load i32* %B_1_addr, align 4

ST_295: tmp_15_195_2 (16661)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16632  %tmp_15_195_2 = mul nsw i32 %A_2_load_585, %B_2_load_54


 <State 296>: 8.21ns
ST_296: tmp_210 (679)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:650  %tmp_210 = add i17 %tmp_14, 196

ST_296: tmp_212_cast (680)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:651  %tmp_212_cast = sext i17 %tmp_210 to i64

ST_296: A_0_addr_588 (681)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:652  %A_0_addr_588 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_212_cast

ST_296: A_1_addr_588 (959)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:930  %A_1_addr_588 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_212_cast

ST_296: A_2_addr_588 (1183)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1154  %A_2_addr_588 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_212_cast

ST_296: tmp_431 (1789)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1760  %tmp_431 = add i22 %tmp_239, 192

ST_296: tmp_433_cast (1790)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1761  %tmp_433_cast = sext i22 %tmp_431 to i64

ST_296: C_addr_192 (1791)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1762  %C_addr_192 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_433_cast

ST_296: tmp_660 (2481)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2452  %tmp_660 = add i17 %tmp_464, 196

ST_296: tmp_661_cast (2482)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2453  %tmp_661_cast = sext i17 %tmp_660 to i64

ST_296: A_0_addr_589 (2483)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2454  %A_0_addr_589 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_661_cast

ST_296: A_1_addr_589 (2761)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2732  %A_1_addr_589 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_661_cast

ST_296: A_2_addr_589 (2985)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2956  %A_2_addr_589 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_661_cast

ST_296: StgValue_18510 (16500)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16471  store i32 %result_3_192_2_2_2, i32* %C_addr_192, align 4

ST_296: tmp_15_192 (16501)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16472  %tmp_15_192 = mul nsw i32 %A_0_load_579, %B_0_load_63

ST_296: tmp_15_193_0_0_1 (16502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16473  %tmp_15_193_0_0_1 = mul nsw i32 %A_0_load_582, %B_0_load_64

ST_296: tmp_15_193_0_0_2 (16504)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16475  %tmp_15_193_0_0_2 = mul nsw i32 %A_0_load_585, %B_0_load_65

ST_296: tmp_15_193_0_1 (16505)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16476  %tmp_15_193_0_1 = mul nsw i32 %A_0_load_580, %B_0_load_66

ST_296: tmp_15_193_0_1_1 (16506)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16477  %tmp_15_193_0_1_1 = mul nsw i32 %A_0_load_583, %B_0_load_67

ST_296: A_0_load_586 (16507)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16478  %A_0_load_586 = load i32* %A_0_addr_586, align 4

ST_296: tmp_15_193_0_1_2 (16508)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16479  %tmp_15_193_0_1_2 = mul nsw i32 %A_0_load_586, %B_0_load_68

ST_296: tmp_15_193_0_2 (16509)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16480  %tmp_15_193_0_2 = mul nsw i32 %A_0_load_581, %B_0_load_60

ST_296: tmp_15_193_0_2_1 (16510)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16481  %tmp_15_193_0_2_1 = mul nsw i32 %A_0_load_584, %B_0_load_61

ST_296: A_0_load_587 (16511)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16482  %A_0_load_587 = load i32* %A_0_addr_587, align 4

ST_296: tmp_15_193_0_2_2 (16512)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16483  %tmp_15_193_0_2_2 = mul nsw i32 %A_0_load_587, %B_0_load_62

ST_296: tmp_15_193_1_1_1 (16518)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16489  %tmp_15_193_1_1_1 = mul nsw i32 %A_1_load_583, %B_1_load_58

ST_296: A_1_load_586 (16519)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16490  %A_1_load_586 = load i32* %A_1_addr_586, align 4

ST_296: tmp_15_193_1_1_2 (16520)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16491  %tmp_15_193_1_1_2 = mul nsw i32 %A_1_load_586, %B_1_load_59

ST_296: tmp_15_193_1_2 (16521)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16492  %tmp_15_193_1_2 = mul nsw i32 %A_1_load_581, %B_1_load_60

ST_296: tmp_15_193_1_2_1 (16522)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16493  %tmp_15_193_1_2_1 = mul nsw i32 %A_1_load_584, %B_1_load_61

ST_296: A_1_load_587 (16523)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16494  %A_1_load_587 = load i32* %A_1_addr_587, align 4

ST_296: tmp_15_193_1_2_2 (16524)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16495  %tmp_15_193_1_2_2 = mul nsw i32 %A_1_load_587, %B_1_load_62

ST_296: A_2_load_586 (16531)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16502  %A_2_load_586 = load i32* %A_2_addr_586, align 4

ST_296: tmp_15_193_2_1_2 (16532)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16503  %tmp_15_193_2_1_2 = mul nsw i32 %A_2_load_586, %B_2_load_59

ST_296: tmp_15_193_2_2 (16533)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16504  %tmp_15_193_2_2 = mul nsw i32 %A_2_load_581, %B_2_load_60

ST_296: tmp_15_193_2_2_1 (16534)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16505  %tmp_15_193_2_2_1 = mul nsw i32 %A_2_load_584, %B_2_load_61

ST_296: A_2_load_587 (16535)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16506  %A_2_load_587 = load i32* %A_2_addr_587, align 4

ST_296: tmp_15_193_2_2_2 (16536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16507  %tmp_15_193_2_2_2 = mul nsw i32 %A_2_load_587, %B_2_load_62

ST_296: tmp4829 (16537)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16508  %tmp4829 = add i32 %tmp_15_193_0_0_2, %tmp_15_192

ST_296: tmp4828 (16538)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16509  %tmp4828 = add i32 %tmp_15_193_0_0_1, %tmp4829

ST_296: tmp4831 (16539)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16510  %tmp4831 = add i32 %tmp_15_193_0_1_2, %tmp_15_193_0_1_1

ST_296: tmp4830 (16540)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16511  %tmp4830 = add i32 %tmp_15_193_0_1, %tmp4831

ST_296: tmp4827 (16541)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16512  %tmp4827 = add i32 %tmp4828, %tmp4830

ST_296: tmp4834 (16542)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16513  %tmp4834 = add i32 %tmp_15_193_0_2_2, %tmp_15_193_0_2_1

ST_296: tmp4833 (16543)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16514  %tmp4833 = add i32 %tmp_15_193_0_2, %tmp4834

ST_296: tmp4832 (16547)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16518  %tmp4832 = add i32 %tmp4833, %tmp4835

ST_296: tmp4826 (16548)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16519  %tmp4826 = add i32 %tmp4827, %tmp4832

ST_296: tmp4841 (16549)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16520  %tmp4841 = add i32 %tmp_15_193_1_2, %tmp_15_193_1_1_2

ST_296: tmp4840 (16550)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16521  %tmp4840 = add i32 %tmp_15_193_1_1_1, %tmp4841

ST_296: tmp4843 (16551)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16522  %tmp4843 = add i32 %tmp_15_193_1_2_2, %tmp_15_193_1_2_1

ST_296: tmp4842 (16553)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16524  %tmp4842 = add i32 %tmp4843, %tmp4844

ST_296: tmp4839 (16554)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16525  %tmp4839 = add i32 %tmp4840, %tmp4842

ST_296: tmp4849 (16557)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16528  %tmp4849 = add i32 %tmp_15_193_2_2, %tmp_15_193_2_1_2

ST_296: tmp4850 (16558)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16529  %tmp4850 = add i32 %tmp_15_193_2_2_2, %tmp_15_193_2_2_1

ST_296: tmp4848 (16559)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16530  %tmp4848 = add i32 %tmp4849, %tmp4850

ST_296: tmp4845 (16560)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16531  %tmp4845 = add i32 %tmp4846, %tmp4848

ST_296: tmp4838 (16561)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16532  %tmp4838 = add i32 %tmp4839, %tmp4845

ST_296: result_3_193_2_2_2 (16562)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16533  %result_3_193_2_2_2 = add nsw i32 %tmp4826, %tmp4838

ST_296: A_0_load_588 (16566)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16537  %A_0_load_588 = load i32* %A_0_addr_588, align 4

ST_296: A_0_load_589 (16570)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16541  %A_0_load_589 = load i32* %A_0_addr_589, align 4

ST_296: tmp_15_194_0_2 (16572)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16543  %tmp_15_194_0_2 = mul nsw i32 %A_0_load_584, %B_0_load_60

ST_296: A_1_load_588 (16578)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16549  %A_1_load_588 = load i32* %A_1_addr_588, align 4

ST_296: tmp_15_194_1_1 (16580)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16551  %tmp_15_194_1_1 = mul nsw i32 %A_1_load_583, %B_1_load_57

ST_296: A_1_load_589 (16582)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16553  %A_1_load_589 = load i32* %A_1_addr_589, align 4

ST_296: tmp_15_194_1_2 (16584)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16555  %tmp_15_194_1_2 = mul nsw i32 %A_1_load_584, %B_1_load_60

ST_296: A_2_load_588 (16590)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16561  %A_2_load_588 = load i32* %A_2_addr_588, align 4

ST_296: tmp_15_194_2_1_1 (16593)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16564  %tmp_15_194_2_1_1 = mul nsw i32 %A_2_load_586, %B_2_load_58

ST_296: A_2_load_589 (16594)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16565  %A_2_load_589 = load i32* %A_2_addr_589, align 4

ST_296: B_1_load_63 (16642)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16613  %B_1_load_63 = load i32* %B_1_addr, align 4

ST_296: B_1_load_64 (16644)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16615  %B_1_load_64 = load i32* %B_1_addr_1, align 4

ST_296: B_1_load_65 (16647)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16618  %B_1_load_65 = load i32* %B_1_addr_2, align 4

ST_296: tmp_15_195_2_1 (16665)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16636  %tmp_15_195_2_1 = mul nsw i32 %A_2_load_586, %B_2_load_57


 <State 297>: 7.32ns
ST_297: tmp_211 (682)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:653  %tmp_211 = add i17 %tmp_14, 197

ST_297: tmp_213_cast (683)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:654  %tmp_213_cast = sext i17 %tmp_211 to i64

ST_297: A_0_addr_591 (684)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:655  %A_0_addr_591 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_213_cast

ST_297: A_1_addr_591 (960)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:931  %A_1_addr_591 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_213_cast

ST_297: A_2_addr_591 (1184)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1155  %A_2_addr_591 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_213_cast

ST_297: tmp_432 (1792)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1763  %tmp_432 = add i22 %tmp_239, 193

ST_297: tmp_434_cast (1793)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1764  %tmp_434_cast = sext i22 %tmp_432 to i64

ST_297: C_addr_193 (1794)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1765  %C_addr_193 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_434_cast

ST_297: tmp_886 (3615)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3586  %tmp_886 = add i17 %tmp_690, 196

ST_297: tmp_887_cast (3616)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3587  %tmp_887_cast = sext i17 %tmp_886 to i64

ST_297: A_0_addr_590 (3617)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3588  %A_0_addr_590 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_887_cast

ST_297: A_1_addr_590 (3895)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3866  %A_1_addr_590 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_887_cast

ST_297: A_2_addr_590 (4119)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4090  %A_2_addr_590 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_887_cast

ST_297: StgValue_18582 (16500)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16471  store i32 %result_3_192_2_2_2, i32* %C_addr_192, align 4

ST_297: StgValue_18583 (16563)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16534  store i32 %result_3_193_2_2_2, i32* %C_addr_193, align 4

ST_297: tmp_15_193 (16564)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16535  %tmp_15_193 = mul nsw i32 %A_0_load_582, %B_0_load_63

ST_297: tmp_15_194_0_0_1 (16565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16536  %tmp_15_194_0_0_1 = mul nsw i32 %A_0_load_585, %B_0_load_64

ST_297: A_0_load_588 (16566)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16537  %A_0_load_588 = load i32* %A_0_addr_588, align 4

ST_297: tmp_15_194_0_0_2 (16567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16538  %tmp_15_194_0_0_2 = mul nsw i32 %A_0_load_588, %B_0_load_65

ST_297: tmp_15_194_0_1 (16568)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16539  %tmp_15_194_0_1 = mul nsw i32 %A_0_load_583, %B_0_load_66

ST_297: tmp_15_194_0_1_1 (16569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16540  %tmp_15_194_0_1_1 = mul nsw i32 %A_0_load_586, %B_0_load_67

ST_297: A_0_load_589 (16570)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16541  %A_0_load_589 = load i32* %A_0_addr_589, align 4

ST_297: tmp_15_194_0_1_2 (16571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16542  %tmp_15_194_0_1_2 = mul nsw i32 %A_0_load_589, %B_0_load_68

ST_297: A_0_load_590 (16574)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16545  %A_0_load_590 = load i32* %A_0_addr_590, align 4

ST_297: A_1_load_588 (16578)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16549  %A_1_load_588 = load i32* %A_1_addr_588, align 4

ST_297: tmp_15_194_1_0_2 (16579)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16550  %tmp_15_194_1_0_2 = mul nsw i32 %A_1_load_588, %B_1_load_56

ST_297: tmp_15_194_1_1_1 (16581)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16552  %tmp_15_194_1_1_1 = mul nsw i32 %A_1_load_586, %B_1_load_58

ST_297: A_1_load_589 (16582)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16553  %A_1_load_589 = load i32* %A_1_addr_589, align 4

ST_297: tmp_15_194_1_1_2 (16583)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16554  %tmp_15_194_1_1_2 = mul nsw i32 %A_1_load_589, %B_1_load_59

ST_297: A_1_load_590 (16586)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16557  %A_1_load_590 = load i32* %A_1_addr_590, align 4

ST_297: A_2_load_588 (16590)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16561  %A_2_load_588 = load i32* %A_2_addr_588, align 4

ST_297: tmp_15_194_2_0_2 (16591)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16562  %tmp_15_194_2_0_2 = mul nsw i32 %A_2_load_588, %B_2_load_56

ST_297: A_2_load_589 (16594)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16565  %A_2_load_589 = load i32* %A_2_addr_589, align 4

ST_297: A_2_load_590 (16598)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16569  %A_2_load_590 = load i32* %A_2_addr_590, align 4

ST_297: tmp4854 (16600)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16571  %tmp4854 = add i32 %tmp_15_194_0_0_2, %tmp_15_193

ST_297: tmp4853 (16601)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16572  %tmp4853 = add i32 %tmp_15_194_0_0_1, %tmp4854

ST_297: tmp4856 (16602)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16573  %tmp4856 = add i32 %tmp_15_194_0_1_2, %tmp_15_194_0_1_1

ST_297: tmp4855 (16603)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16574  %tmp4855 = add i32 %tmp_15_194_0_1, %tmp4856

ST_297: tmp4852 (16604)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16575  %tmp4852 = add i32 %tmp4853, %tmp4855

ST_297: tmp4862 (16608)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16579  %tmp4862 = add i32 %tmp_15_194_1_1, %tmp_15_194_1_0_2

ST_297: tmp4860 (16609)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16580  %tmp4860 = add i32 %tmp4861, %tmp4862

ST_297: tmp4866 (16612)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16583  %tmp4866 = add i32 %tmp_15_194_1_2, %tmp_15_194_1_1_2

ST_297: tmp4865 (16613)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16584  %tmp4865 = add i32 %tmp_15_194_1_1_1, %tmp4866

ST_297: tmp4872 (16618)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16589  %tmp4872 = add i32 %tmp_15_194_2_1_1, %tmp_15_194_2_1

ST_297: tmp4871 (16619)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16590  %tmp4871 = add i32 %tmp_15_194_2_0_2, %tmp4872

ST_297: A_0_load_591 (16629)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16600  %A_0_load_591 = load i32* %A_0_addr_591, align 4

ST_297: B_0_load_69 (16635)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16606  %B_0_load_69 = load i32* %B_0_addr_6, align 4

ST_297: B_1_load_64 (16644)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16615  %B_1_load_64 = load i32* %B_1_addr_1, align 4

ST_297: A_1_load_591 (16646)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16617  %A_1_load_591 = load i32* %A_1_addr_591, align 4

ST_297: B_1_load_65 (16647)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16618  %B_1_load_65 = load i32* %B_1_addr_2, align 4

ST_297: B_1_load_66 (16649)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16620  %B_1_load_66 = load i32* %B_1_addr_3, align 4

ST_297: B_1_load_67 (16651)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16622  %B_1_load_67 = load i32* %B_1_addr_4, align 4

ST_297: tmp_15_195_2_0_1 (16662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16633  %tmp_15_195_2_0_1 = mul nsw i32 %A_2_load_588, %B_2_load_55

ST_297: A_2_load_591 (16663)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16634  %A_2_load_591 = load i32* %A_2_addr_591, align 4

ST_297: tmp4894 (16688)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16659  %tmp4894 = add i32 %tmp_15_195_2_0_1, %tmp_15_195_2

ST_297: B_2_load_63 (16726)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16697  %B_2_load_63 = load i32* %B_2_addr, align 4


 <State 298>: 8.21ns
ST_298: tmp_661 (2484)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2455  %tmp_661 = add i17 %tmp_464, 197

ST_298: tmp_662_cast (2485)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2456  %tmp_662_cast = sext i17 %tmp_661 to i64

ST_298: A_0_addr_592 (2486)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2457  %A_0_addr_592 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_662_cast

ST_298: A_1_addr_592 (2762)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2733  %A_1_addr_592 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_662_cast

ST_298: A_2_addr_592 (2986)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2957  %A_2_addr_592 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_662_cast

ST_298: tmp_887 (3618)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3589  %tmp_887 = add i17 %tmp_690, 197

ST_298: tmp_888_cast (3619)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3590  %tmp_888_cast = sext i17 %tmp_887 to i64

ST_298: A_0_addr_593 (3620)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3591  %A_0_addr_593 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_888_cast

ST_298: A_1_addr_593 (3896)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3867  %A_1_addr_593 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_888_cast

ST_298: A_2_addr_593 (4120)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4091  %A_2_addr_593 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_888_cast

ST_298: StgValue_18635 (16563)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16534  store i32 %result_3_193_2_2_2, i32* %C_addr_193, align 4

ST_298: tmp_15_194_0_2_1 (16573)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16544  %tmp_15_194_0_2_1 = mul nsw i32 %A_0_load_587, %B_0_load_61

ST_298: A_0_load_590 (16574)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16545  %A_0_load_590 = load i32* %A_0_addr_590, align 4

ST_298: tmp_15_194_0_2_2 (16575)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16546  %tmp_15_194_0_2_2 = mul nsw i32 %A_0_load_590, %B_0_load_62

ST_298: tmp_15_194_1_2_1 (16585)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16556  %tmp_15_194_1_2_1 = mul nsw i32 %A_1_load_587, %B_1_load_61

ST_298: A_1_load_590 (16586)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16557  %A_1_load_590 = load i32* %A_1_addr_590, align 4

ST_298: tmp_15_194_1_2_2 (16587)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16558  %tmp_15_194_1_2_2 = mul nsw i32 %A_1_load_590, %B_1_load_62

ST_298: tmp_15_194_2_1_2 (16595)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16566  %tmp_15_194_2_1_2 = mul nsw i32 %A_2_load_589, %B_2_load_59

ST_298: tmp_15_194_2_2 (16596)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16567  %tmp_15_194_2_2 = mul nsw i32 %A_2_load_584, %B_2_load_60

ST_298: tmp_15_194_2_2_1 (16597)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16568  %tmp_15_194_2_2_1 = mul nsw i32 %A_2_load_587, %B_2_load_61

ST_298: A_2_load_590 (16598)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16569  %A_2_load_590 = load i32* %A_2_addr_590, align 4

ST_298: tmp_15_194_2_2_2 (16599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16570  %tmp_15_194_2_2_2 = mul nsw i32 %A_2_load_590, %B_2_load_62

ST_298: tmp4859 (16605)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16576  %tmp4859 = add i32 %tmp_15_194_0_2_2, %tmp_15_194_0_2_1

ST_298: tmp4858 (16606)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16577  %tmp4858 = add i32 %tmp_15_194_0_2, %tmp4859

ST_298: tmp4857 (16610)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16581  %tmp4857 = add i32 %tmp4858, %tmp4860

ST_298: tmp4851 (16611)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16582  %tmp4851 = add i32 %tmp4852, %tmp4857

ST_298: tmp4868 (16614)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16585  %tmp4868 = add i32 %tmp_15_194_1_2_2, %tmp_15_194_1_2_1

ST_298: tmp4867 (16616)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16587  %tmp4867 = add i32 %tmp4868, %tmp4869

ST_298: tmp4864 (16617)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16588  %tmp4864 = add i32 %tmp4865, %tmp4867

ST_298: tmp4874 (16620)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16591  %tmp4874 = add i32 %tmp_15_194_2_2, %tmp_15_194_2_1_2

ST_298: tmp4875 (16621)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16592  %tmp4875 = add i32 %tmp_15_194_2_2_2, %tmp_15_194_2_2_1

ST_298: tmp4873 (16622)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16593  %tmp4873 = add i32 %tmp4874, %tmp4875

ST_298: tmp4870 (16623)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16594  %tmp4870 = add i32 %tmp4871, %tmp4873

ST_298: tmp4863 (16624)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16595  %tmp4863 = add i32 %tmp4864, %tmp4870

ST_298: result_3_194_2_2_2 (16625)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16596  %result_3_194_2_2_2 = add nsw i32 %tmp4851, %tmp4863

ST_298: A_0_load_591 (16629)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16600  %A_0_load_591 = load i32* %A_0_addr_591, align 4

ST_298: A_0_load_592 (16633)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16604  %A_0_load_592 = load i32* %A_0_addr_592, align 4

ST_298: B_0_load_69 (16635)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16606  %B_0_load_69 = load i32* %B_0_addr_6, align 4

ST_298: B_0_load_70 (16637)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16608  %B_0_load_70 = load i32* %B_0_addr_7, align 4

ST_298: A_0_load_593 (16639)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16610  %A_0_load_593 = load i32* %A_0_addr_593, align 4

ST_298: B_0_load_71 (16640)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16611  %B_0_load_71 = load i32* %B_0_addr_8, align 4

ST_298: tmp_15_195_1 (16643)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16614  %tmp_15_195_1 = mul nsw i32 %A_1_load_585, %B_1_load_63

ST_298: tmp_15_195_1_0_1 (16645)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16616  %tmp_15_195_1_0_1 = mul nsw i32 %A_1_load_588, %B_1_load_64

ST_298: A_1_load_591 (16646)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16617  %A_1_load_591 = load i32* %A_1_addr_591, align 4

ST_298: tmp_15_195_1_0_2 (16648)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16619  %tmp_15_195_1_0_2 = mul nsw i32 %A_1_load_591, %B_1_load_65

ST_298: B_1_load_66 (16649)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16620  %B_1_load_66 = load i32* %B_1_addr_3, align 4

ST_298: tmp_15_195_1_1 (16650)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16621  %tmp_15_195_1_1 = mul nsw i32 %A_1_load_586, %B_1_load_66

ST_298: B_1_load_67 (16651)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16622  %B_1_load_67 = load i32* %B_1_addr_4, align 4

ST_298: A_1_load_592 (16653)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16624  %A_1_load_592 = load i32* %A_1_addr_592, align 4

ST_298: B_1_load_68 (16654)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16625  %B_1_load_68 = load i32* %B_1_addr_5, align 4

ST_298: B_1_load_69 (16656)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16627  %B_1_load_69 = load i32* %B_1_addr_6, align 4

ST_298: A_1_load_593 (16659)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16630  %A_1_load_593 = load i32* %A_1_addr_593, align 4

ST_298: A_2_load_591 (16663)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16634  %A_2_load_591 = load i32* %A_2_addr_591, align 4

ST_298: tmp_15_195_2_0_2 (16664)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16635  %tmp_15_195_2_0_2 = mul nsw i32 %A_2_load_591, %B_2_load_56

ST_298: tmp_15_195_2_1_1 (16666)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16637  %tmp_15_195_2_1_1 = mul nsw i32 %A_2_load_589, %B_2_load_58

ST_298: A_2_load_592 (16667)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16638  %A_2_load_592 = load i32* %A_2_addr_592, align 4

ST_298: tmp_15_195_2_2 (16669)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16640  %tmp_15_195_2_2 = mul nsw i32 %A_2_load_587, %B_2_load_60

ST_298: A_2_load_593 (16671)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16642  %A_2_load_593 = load i32* %A_2_addr_593, align 4

ST_298: tmp4886 (16680)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16651  %tmp4886 = add i32 %tmp_15_195_1_0_1, %tmp_15_195_1

ST_298: tmp4887 (16681)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16652  %tmp4887 = add i32 %tmp_15_195_1_1, %tmp_15_195_1_0_2

ST_298: tmp4885 (16682)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16653  %tmp4885 = add i32 %tmp4886, %tmp4887

ST_298: tmp4897 (16691)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16662  %tmp4897 = add i32 %tmp_15_195_2_1_1, %tmp_15_195_2_1

ST_298: tmp4896 (16692)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16663  %tmp4896 = add i32 %tmp_15_195_2_0_2, %tmp4897

ST_298: B_2_load_63 (16726)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16697  %B_2_load_63 = load i32* %B_2_addr, align 4

ST_298: B_2_load_64 (16728)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16699  %B_2_load_64 = load i32* %B_2_addr_1, align 4

ST_298: B_2_load_65 (16731)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16702  %B_2_load_65 = load i32* %B_2_addr_2, align 4


 <State 299>: 8.21ns
ST_299: tmp_212 (685)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:656  %tmp_212 = add i17 %tmp_14, 198

ST_299: tmp_214_cast (686)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:657  %tmp_214_cast = sext i17 %tmp_212 to i64

ST_299: A_0_addr_594 (687)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:658  %A_0_addr_594 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_214_cast

ST_299: A_1_addr_594 (961)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:932  %A_1_addr_594 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_214_cast

ST_299: A_2_addr_594 (1185)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1156  %A_2_addr_594 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_214_cast

ST_299: tmp_433 (1795)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1766  %tmp_433 = add i22 %tmp_239, 194

ST_299: tmp_435_cast (1796)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1767  %tmp_435_cast = sext i22 %tmp_433 to i64

ST_299: C_addr_194 (1797)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1768  %C_addr_194 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_435_cast

ST_299: tmp_662 (2487)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2458  %tmp_662 = add i17 %tmp_464, 198

ST_299: tmp_663_cast (2488)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2459  %tmp_663_cast = sext i17 %tmp_662 to i64

ST_299: A_0_addr_595 (2489)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2460  %A_0_addr_595 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_663_cast

ST_299: A_1_addr_595 (2763)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2734  %A_1_addr_595 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_663_cast

ST_299: A_2_addr_595 (2987)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2958  %A_2_addr_595 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_663_cast

ST_299: StgValue_18704 (16626)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16597  store i32 %result_3_194_2_2_2, i32* %C_addr_194, align 4

ST_299: tmp_15_194 (16627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16598  %tmp_15_194 = mul nsw i32 %A_0_load_585, %B_0_load_63

ST_299: tmp_15_195_0_0_1 (16628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16599  %tmp_15_195_0_0_1 = mul nsw i32 %A_0_load_588, %B_0_load_64

ST_299: tmp_15_195_0_0_2 (16630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16601  %tmp_15_195_0_0_2 = mul nsw i32 %A_0_load_591, %B_0_load_65

ST_299: tmp_15_195_0_1 (16631)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16602  %tmp_15_195_0_1 = mul nsw i32 %A_0_load_586, %B_0_load_66

ST_299: tmp_15_195_0_1_1 (16632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16603  %tmp_15_195_0_1_1 = mul nsw i32 %A_0_load_589, %B_0_load_67

ST_299: A_0_load_592 (16633)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16604  %A_0_load_592 = load i32* %A_0_addr_592, align 4

ST_299: tmp_15_195_0_1_2 (16634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16605  %tmp_15_195_0_1_2 = mul nsw i32 %A_0_load_592, %B_0_load_68

ST_299: tmp_15_195_0_2 (16636)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16607  %tmp_15_195_0_2 = mul nsw i32 %A_0_load_587, %B_0_load_69

ST_299: B_0_load_70 (16637)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16608  %B_0_load_70 = load i32* %B_0_addr_7, align 4

ST_299: tmp_15_195_0_2_1 (16638)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16609  %tmp_15_195_0_2_1 = mul nsw i32 %A_0_load_590, %B_0_load_70

ST_299: A_0_load_593 (16639)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16610  %A_0_load_593 = load i32* %A_0_addr_593, align 4

ST_299: B_0_load_71 (16640)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16611  %B_0_load_71 = load i32* %B_0_addr_8, align 4

ST_299: tmp_15_195_0_2_2 (16641)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16612  %tmp_15_195_0_2_2 = mul nsw i32 %A_0_load_593, %B_0_load_71

ST_299: tmp_15_195_1_1_1 (16652)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16623  %tmp_15_195_1_1_1 = mul nsw i32 %A_1_load_589, %B_1_load_67

ST_299: A_1_load_592 (16653)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16624  %A_1_load_592 = load i32* %A_1_addr_592, align 4

ST_299: B_1_load_68 (16654)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16625  %B_1_load_68 = load i32* %B_1_addr_5, align 4

ST_299: tmp_15_195_1_1_2 (16655)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16626  %tmp_15_195_1_1_2 = mul nsw i32 %A_1_load_592, %B_1_load_68

ST_299: B_1_load_69 (16656)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16627  %B_1_load_69 = load i32* %B_1_addr_6, align 4

ST_299: tmp_15_195_1_2 (16657)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16628  %tmp_15_195_1_2 = mul nsw i32 %A_1_load_587, %B_1_load_69

ST_299: tmp_15_195_1_2_1 (16658)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16629  %tmp_15_195_1_2_1 = mul nsw i32 %A_1_load_590, %B_1_load_61

ST_299: A_1_load_593 (16659)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16630  %A_1_load_593 = load i32* %A_1_addr_593, align 4

ST_299: tmp_15_195_1_2_2 (16660)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16631  %tmp_15_195_1_2_2 = mul nsw i32 %A_1_load_593, %B_1_load_62

ST_299: A_2_load_592 (16667)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16638  %A_2_load_592 = load i32* %A_2_addr_592, align 4

ST_299: tmp_15_195_2_1_2 (16668)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16639  %tmp_15_195_2_1_2 = mul nsw i32 %A_2_load_592, %B_2_load_59

ST_299: tmp_15_195_2_2_1 (16670)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16641  %tmp_15_195_2_2_1 = mul nsw i32 %A_2_load_590, %B_2_load_61

ST_299: A_2_load_593 (16671)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16642  %A_2_load_593 = load i32* %A_2_addr_593, align 4

ST_299: tmp_15_195_2_2_2 (16672)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16643  %tmp_15_195_2_2_2 = mul nsw i32 %A_2_load_593, %B_2_load_62

ST_299: tmp4879 (16673)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16644  %tmp4879 = add i32 %tmp_15_195_0_0_2, %tmp_15_194

ST_299: tmp4878 (16674)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16645  %tmp4878 = add i32 %tmp_15_195_0_0_1, %tmp4879

ST_299: tmp4881 (16675)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16646  %tmp4881 = add i32 %tmp_15_195_0_1_2, %tmp_15_195_0_1_1

ST_299: tmp4880 (16676)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16647  %tmp4880 = add i32 %tmp_15_195_0_1, %tmp4881

ST_299: tmp4877 (16677)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16648  %tmp4877 = add i32 %tmp4878, %tmp4880

ST_299: tmp4884 (16678)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16649  %tmp4884 = add i32 %tmp_15_195_0_2_2, %tmp_15_195_0_2_1

ST_299: tmp4883 (16679)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16650  %tmp4883 = add i32 %tmp_15_195_0_2, %tmp4884

ST_299: tmp4882 (16683)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16654  %tmp4882 = add i32 %tmp4883, %tmp4885

ST_299: tmp4876 (16684)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16655  %tmp4876 = add i32 %tmp4877, %tmp4882

ST_299: tmp4891 (16685)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16656  %tmp4891 = add i32 %tmp_15_195_1_2, %tmp_15_195_1_1_2

ST_299: tmp4890 (16686)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16657  %tmp4890 = add i32 %tmp_15_195_1_1_1, %tmp4891

ST_299: tmp4893 (16687)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16658  %tmp4893 = add i32 %tmp_15_195_1_2_2, %tmp_15_195_1_2_1

ST_299: tmp4892 (16689)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16660  %tmp4892 = add i32 %tmp4893, %tmp4894

ST_299: tmp4889 (16690)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16661  %tmp4889 = add i32 %tmp4890, %tmp4892

ST_299: tmp4899 (16693)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16664  %tmp4899 = add i32 %tmp_15_195_2_2, %tmp_15_195_2_1_2

ST_299: tmp4900 (16694)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16665  %tmp4900 = add i32 %tmp_15_195_2_2_2, %tmp_15_195_2_2_1

ST_299: tmp4898 (16695)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16666  %tmp4898 = add i32 %tmp4899, %tmp4900

ST_299: tmp4895 (16696)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16667  %tmp4895 = add i32 %tmp4896, %tmp4898

ST_299: tmp4888 (16697)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16668  %tmp4888 = add i32 %tmp4889, %tmp4895

ST_299: result_3_195_2_2_2 (16698)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16669  %result_3_195_2_2_2 = add nsw i32 %tmp4876, %tmp4888

ST_299: A_0_load_594 (16702)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16673  %A_0_load_594 = load i32* %A_0_addr_594, align 4

ST_299: A_0_load_595 (16706)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16677  %A_0_load_595 = load i32* %A_0_addr_595, align 4

ST_299: A_1_load_594 (16714)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16685  %A_1_load_594 = load i32* %A_1_addr_594, align 4

ST_299: A_1_load_595 (16718)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16689  %A_1_load_595 = load i32* %A_1_addr_595, align 4

ST_299: B_2_load_64 (16728)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16699  %B_2_load_64 = load i32* %B_2_addr_1, align 4

ST_299: A_2_load_594 (16730)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16701  %A_2_load_594 = load i32* %A_2_addr_594, align 4

ST_299: B_2_load_65 (16731)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16702  %B_2_load_65 = load i32* %B_2_addr_2, align 4

ST_299: B_2_load_66 (16733)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16704  %B_2_load_66 = load i32* %B_2_addr_3, align 4

ST_299: B_2_load_67 (16735)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16706  %B_2_load_67 = load i32* %B_2_addr_4, align 4

ST_299: A_2_load_595 (16737)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16708  %A_2_load_595 = load i32* %A_2_addr_595, align 4


 <State 300>: 7.32ns
ST_300: tmp_213 (688)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:659  %tmp_213 = add i17 %tmp_14, 199

ST_300: tmp_215_cast (689)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:660  %tmp_215_cast = sext i17 %tmp_213 to i64

ST_300: A_0_addr_597 (690)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:661  %A_0_addr_597 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_215_cast

ST_300: A_1_addr_597 (962)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:933  %A_1_addr_597 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_215_cast

ST_300: A_2_addr_597 (1186)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1157  %A_2_addr_597 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_215_cast

ST_300: tmp_434 (1798)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1769  %tmp_434 = add i22 %tmp_239, 195

ST_300: tmp_436_cast (1799)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1770  %tmp_436_cast = sext i22 %tmp_434 to i64

ST_300: C_addr_195 (1800)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1771  %C_addr_195 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_436_cast

ST_300: tmp_888 (3621)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3592  %tmp_888 = add i17 %tmp_690, 198

ST_300: tmp_889_cast (3622)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3593  %tmp_889_cast = sext i17 %tmp_888 to i64

ST_300: A_0_addr_596 (3623)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3594  %A_0_addr_596 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_889_cast

ST_300: A_1_addr_596 (3897)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3868  %A_1_addr_596 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_889_cast

ST_300: A_2_addr_596 (4121)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4092  %A_2_addr_596 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_889_cast

ST_300: StgValue_18775 (16626)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16597  store i32 %result_3_194_2_2_2, i32* %C_addr_194, align 4

ST_300: StgValue_18776 (16699)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16670  store i32 %result_3_195_2_2_2, i32* %C_addr_195, align 4

ST_300: tmp_15_195 (16700)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16671  %tmp_15_195 = mul nsw i32 %A_0_load_588, %B_0_load_63

ST_300: tmp_15_196_0_0_1 (16701)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16672  %tmp_15_196_0_0_1 = mul nsw i32 %A_0_load_591, %B_0_load_64

ST_300: A_0_load_594 (16702)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16673  %A_0_load_594 = load i32* %A_0_addr_594, align 4

ST_300: tmp_15_196_0_0_2 (16703)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16674  %tmp_15_196_0_0_2 = mul nsw i32 %A_0_load_594, %B_0_load_65

ST_300: tmp_15_196_0_1 (16704)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16675  %tmp_15_196_0_1 = mul nsw i32 %A_0_load_589, %B_0_load_66

ST_300: tmp_15_196_0_1_1 (16705)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16676  %tmp_15_196_0_1_1 = mul nsw i32 %A_0_load_592, %B_0_load_67

ST_300: A_0_load_595 (16706)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16677  %A_0_load_595 = load i32* %A_0_addr_595, align 4

ST_300: tmp_15_196_0_1_2 (16707)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16678  %tmp_15_196_0_1_2 = mul nsw i32 %A_0_load_595, %B_0_load_68

ST_300: A_0_load_596 (16710)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16681  %A_0_load_596 = load i32* %A_0_addr_596, align 4

ST_300: tmp_15_196_1 (16712)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16683  %tmp_15_196_1 = mul nsw i32 %A_1_load_588, %B_1_load_63

ST_300: tmp_15_196_1_0_1 (16713)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16684  %tmp_15_196_1_0_1 = mul nsw i32 %A_1_load_591, %B_1_load_64

ST_300: A_1_load_594 (16714)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16685  %A_1_load_594 = load i32* %A_1_addr_594, align 4

ST_300: tmp_15_196_1_0_2 (16715)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16686  %tmp_15_196_1_0_2 = mul nsw i32 %A_1_load_594, %B_1_load_65

ST_300: tmp_15_196_1_1 (16716)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16687  %tmp_15_196_1_1 = mul nsw i32 %A_1_load_589, %B_1_load_66

ST_300: tmp_15_196_1_1_1 (16717)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16688  %tmp_15_196_1_1_1 = mul nsw i32 %A_1_load_592, %B_1_load_67

ST_300: A_1_load_595 (16718)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16689  %A_1_load_595 = load i32* %A_1_addr_595, align 4

ST_300: tmp_15_196_1_1_2 (16719)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16690  %tmp_15_196_1_1_2 = mul nsw i32 %A_1_load_595, %B_1_load_68

ST_300: tmp_15_196_1_2 (16720)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16691  %tmp_15_196_1_2 = mul nsw i32 %A_1_load_590, %B_1_load_69

ST_300: A_1_load_596 (16723)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16694  %A_1_load_596 = load i32* %A_1_addr_596, align 4

ST_300: A_2_load_594 (16730)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16701  %A_2_load_594 = load i32* %A_2_addr_594, align 4

ST_300: B_2_load_66 (16733)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16704  %B_2_load_66 = load i32* %B_2_addr_3, align 4

ST_300: B_2_load_67 (16735)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16706  %B_2_load_67 = load i32* %B_2_addr_4, align 4

ST_300: A_2_load_595 (16737)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16708  %A_2_load_595 = load i32* %A_2_addr_595, align 4

ST_300: B_2_load_68 (16738)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16709  %B_2_load_68 = load i32* %B_2_addr_5, align 4

ST_300: B_2_load_69 (16740)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16711  %B_2_load_69 = load i32* %B_2_addr_6, align 4

ST_300: A_2_load_596 (16744)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16715  %A_2_load_596 = load i32* %A_2_addr_596, align 4

ST_300: tmp4904 (16747)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16718  %tmp4904 = add i32 %tmp_15_196_0_0_2, %tmp_15_195

ST_300: tmp4903 (16748)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16719  %tmp4903 = add i32 %tmp_15_196_0_0_1, %tmp4904

ST_300: tmp4906 (16749)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16720  %tmp4906 = add i32 %tmp_15_196_0_1_2, %tmp_15_196_0_1_1

ST_300: tmp4905 (16750)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16721  %tmp4905 = add i32 %tmp_15_196_0_1, %tmp4906

ST_300: tmp4902 (16751)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16722  %tmp4902 = add i32 %tmp4903, %tmp4905

ST_300: tmp4911 (16754)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16725  %tmp4911 = add i32 %tmp_15_196_1_0_1, %tmp_15_196_1

ST_300: tmp4912 (16755)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16726  %tmp4912 = add i32 %tmp_15_196_1_1, %tmp_15_196_1_0_2

ST_300: tmp4910 (16756)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16727  %tmp4910 = add i32 %tmp4911, %tmp4912

ST_300: tmp4916 (16759)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16730  %tmp4916 = add i32 %tmp_15_196_1_2, %tmp_15_196_1_1_2

ST_300: tmp4915 (16760)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16731  %tmp4915 = add i32 %tmp_15_196_1_1_1, %tmp4916

ST_300: A_0_load_597 (16776)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16747  %A_0_load_597 = load i32* %A_0_addr_597, align 4

ST_300: A_1_load_597 (16788)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16759  %A_1_load_597 = load i32* %A_1_addr_597, align 4

ST_300: A_2_load_597 (16800)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16771  %A_2_load_597 = load i32* %A_2_addr_597, align 4


 <State 301>: 7.01ns
ST_301: tmp_663 (2490)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2461  %tmp_663 = add i17 %tmp_464, 199

ST_301: tmp_664_cast (2491)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2462  %tmp_664_cast = sext i17 %tmp_663 to i64

ST_301: A_0_addr_598 (2492)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2463  %A_0_addr_598 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_664_cast

ST_301: A_1_addr_598 (2764)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2735  %A_1_addr_598 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_664_cast

ST_301: A_2_addr_598 (2988)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2959  %A_2_addr_598 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_664_cast

ST_301: tmp_889 (3624)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3595  %tmp_889 = add i17 %tmp_690, 199

ST_301: tmp_890_cast (3625)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3596  %tmp_890_cast = sext i17 %tmp_889 to i64

ST_301: A_0_addr_599 (3626)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3597  %A_0_addr_599 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_890_cast

ST_301: A_1_addr_599 (3898)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3869  %A_1_addr_599 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_890_cast

ST_301: A_2_addr_599 (4122)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4093  %A_2_addr_599 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_890_cast

ST_301: StgValue_18826 (16699)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16670  store i32 %result_3_195_2_2_2, i32* %C_addr_195, align 4

ST_301: tmp_15_196_0_2 (16708)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16679  %tmp_15_196_0_2 = mul nsw i32 %A_0_load_590, %B_0_load_69

ST_301: tmp_15_196_0_2_1 (16709)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16680  %tmp_15_196_0_2_1 = mul nsw i32 %A_0_load_593, %B_0_load_70

ST_301: A_0_load_596 (16710)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16681  %A_0_load_596 = load i32* %A_0_addr_596, align 4

ST_301: tmp_15_196_0_2_2 (16711)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16682  %tmp_15_196_0_2_2 = mul nsw i32 %A_0_load_596, %B_0_load_71

ST_301: B_1_load_70 (16721)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16692  %B_1_load_70 = load i32* %B_1_addr_7, align 4

ST_301: A_1_load_596 (16723)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16694  %A_1_load_596 = load i32* %A_1_addr_596, align 4

ST_301: B_1_load_71 (16724)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16695  %B_1_load_71 = load i32* %B_1_addr_8, align 4

ST_301: B_2_load_68 (16738)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16709  %B_2_load_68 = load i32* %B_2_addr_5, align 4

ST_301: tmp_15_196_2_1_2 (16739)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16710  %tmp_15_196_2_1_2 = mul nsw i32 %A_2_load_595, %B_2_load_68

ST_301: B_2_load_69 (16740)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16711  %B_2_load_69 = load i32* %B_2_addr_6, align 4

ST_301: tmp_15_196_2_2 (16741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16712  %tmp_15_196_2_2 = mul nsw i32 %A_2_load_590, %B_2_load_69

ST_301: B_2_load_70 (16742)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16713  %B_2_load_70 = load i32* %B_2_addr_7, align 4

ST_301: A_2_load_596 (16744)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16715  %A_2_load_596 = load i32* %A_2_addr_596, align 4

ST_301: B_2_load_71 (16745)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16716  %B_2_load_71 = load i32* %B_2_addr_8, align 4

ST_301: tmp4909 (16752)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16723  %tmp4909 = add i32 %tmp_15_196_0_2_2, %tmp_15_196_0_2_1

ST_301: tmp4908 (16753)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16724  %tmp4908 = add i32 %tmp_15_196_0_2, %tmp4909

ST_301: tmp4907 (16757)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16728  %tmp4907 = add i32 %tmp4908, %tmp4910

ST_301: tmp4901 (16758)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16729  %tmp4901 = add i32 %tmp4902, %tmp4907

ST_301: tmp4924 (16767)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16738  %tmp4924 = add i32 %tmp_15_196_2_2, %tmp_15_196_2_1_2

ST_301: A_0_load_597 (16776)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16747  %A_0_load_597 = load i32* %A_0_addr_597, align 4

ST_301: A_0_load_598 (16780)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16751  %A_0_load_598 = load i32* %A_0_addr_598, align 4

ST_301: A_0_load_599 (16784)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16755  %A_0_load_599 = load i32* %A_0_addr_599, align 4

ST_301: tmp_15_197_1 (16786)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16757  %tmp_15_197_1 = mul nsw i32 %A_1_load_591, %B_1_load_63

ST_301: tmp_15_197_1_0_1 (16787)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16758  %tmp_15_197_1_0_1 = mul nsw i32 %A_1_load_594, %B_1_load_64

ST_301: A_1_load_597 (16788)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16759  %A_1_load_597 = load i32* %A_1_addr_597, align 4

ST_301: tmp_15_197_1_0_2 (16789)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16760  %tmp_15_197_1_0_2 = mul nsw i32 %A_1_load_597, %B_1_load_65

ST_301: tmp_15_197_1_1 (16790)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16761  %tmp_15_197_1_1 = mul nsw i32 %A_1_load_592, %B_1_load_66

ST_301: A_1_load_598 (16792)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16763  %A_1_load_598 = load i32* %A_1_addr_598, align 4

ST_301: A_1_load_599 (16796)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16767  %A_1_load_599 = load i32* %A_1_addr_599, align 4

ST_301: A_2_load_597 (16800)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16771  %A_2_load_597 = load i32* %A_2_addr_597, align 4

ST_301: A_2_load_598 (16804)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16775  %A_2_load_598 = load i32* %A_2_addr_598, align 4

ST_301: A_2_load_599 (16808)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16779  %A_2_load_599 = load i32* %A_2_addr_599, align 4

ST_301: tmp4936 (16817)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16788  %tmp4936 = add i32 %tmp_15_197_1_0_1, %tmp_15_197_1

ST_301: tmp4937 (16818)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16789  %tmp4937 = add i32 %tmp_15_197_1_1, %tmp_15_197_1_0_2

ST_301: tmp4935 (16819)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16790  %tmp4935 = add i32 %tmp4936, %tmp4937


 <State 302>: 8.21ns
ST_302: tmp_214 (691)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:662  %tmp_214 = add i17 %tmp_14, 200

ST_302: tmp_216_cast (692)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:663  %tmp_216_cast = sext i17 %tmp_214 to i64

ST_302: A_0_addr_600 (693)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:664  %A_0_addr_600 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_216_cast

ST_302: A_1_addr_600 (963)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:934  %A_1_addr_600 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_216_cast

ST_302: A_2_addr_600 (1187)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1158  %A_2_addr_600 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_216_cast

ST_302: tmp_664 (2493)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2464  %tmp_664 = add i17 %tmp_464, 200

ST_302: tmp_665_cast (2494)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2465  %tmp_665_cast = sext i17 %tmp_664 to i64

ST_302: A_0_addr_601 (2495)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2466  %A_0_addr_601 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_665_cast

ST_302: A_1_addr_601 (2765)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2736  %A_1_addr_601 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_665_cast

ST_302: A_2_addr_601 (2989)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2960  %A_2_addr_601 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_665_cast

ST_302: B_1_load_70 (16721)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16692  %B_1_load_70 = load i32* %B_1_addr_7, align 4

ST_302: tmp_15_196_1_2_1 (16722)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16693  %tmp_15_196_1_2_1 = mul nsw i32 %A_1_load_593, %B_1_load_70

ST_302: B_1_load_71 (16724)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16695  %B_1_load_71 = load i32* %B_1_addr_8, align 4

ST_302: tmp_15_196_1_2_2 (16725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16696  %tmp_15_196_1_2_2 = mul nsw i32 %A_1_load_596, %B_1_load_71

ST_302: tmp_15_196_2 (16727)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16698  %tmp_15_196_2 = mul nsw i32 %A_2_load_588, %B_2_load_63

ST_302: tmp_15_196_2_0_1 (16729)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16700  %tmp_15_196_2_0_1 = mul nsw i32 %A_2_load_591, %B_2_load_64

ST_302: tmp_15_196_2_0_2 (16732)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16703  %tmp_15_196_2_0_2 = mul nsw i32 %A_2_load_594, %B_2_load_65

ST_302: tmp_15_196_2_1 (16734)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16705  %tmp_15_196_2_1 = mul nsw i32 %A_2_load_589, %B_2_load_66

ST_302: tmp_15_196_2_1_1 (16736)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16707  %tmp_15_196_2_1_1 = mul nsw i32 %A_2_load_592, %B_2_load_67

ST_302: B_2_load_70 (16742)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16713  %B_2_load_70 = load i32* %B_2_addr_7, align 4

ST_302: tmp_15_196_2_2_1 (16743)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16714  %tmp_15_196_2_2_1 = mul nsw i32 %A_2_load_593, %B_2_load_70

ST_302: B_2_load_71 (16745)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16716  %B_2_load_71 = load i32* %B_2_addr_8, align 4

ST_302: tmp_15_196_2_2_2 (16746)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16717  %tmp_15_196_2_2_2 = mul nsw i32 %A_2_load_596, %B_2_load_71

ST_302: tmp4918 (16761)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16732  %tmp4918 = add i32 %tmp_15_196_1_2_2, %tmp_15_196_1_2_1

ST_302: tmp4919 (16762)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16733  %tmp4919 = add i32 %tmp_15_196_2_0_1, %tmp_15_196_2

ST_302: tmp4917 (16763)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16734  %tmp4917 = add i32 %tmp4918, %tmp4919

ST_302: tmp4914 (16764)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16735  %tmp4914 = add i32 %tmp4915, %tmp4917

ST_302: tmp4922 (16765)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16736  %tmp4922 = add i32 %tmp_15_196_2_1_1, %tmp_15_196_2_1

ST_302: tmp4921 (16766)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16737  %tmp4921 = add i32 %tmp_15_196_2_0_2, %tmp4922

ST_302: tmp4925 (16768)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16739  %tmp4925 = add i32 %tmp_15_196_2_2_2, %tmp_15_196_2_2_1

ST_302: tmp4923 (16769)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16740  %tmp4923 = add i32 %tmp4924, %tmp4925

ST_302: tmp4920 (16770)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16741  %tmp4920 = add i32 %tmp4921, %tmp4923

ST_302: tmp4913 (16771)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16742  %tmp4913 = add i32 %tmp4914, %tmp4920

ST_302: result_3_196_2_2_2 (16772)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16743  %result_3_196_2_2_2 = add nsw i32 %tmp4901, %tmp4913

ST_302: tmp_15_196 (16774)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16745  %tmp_15_196 = mul nsw i32 %A_0_load_591, %B_0_load_63

ST_302: tmp_15_197_0_0_1 (16775)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16746  %tmp_15_197_0_0_1 = mul nsw i32 %A_0_load_594, %B_0_load_64

ST_302: tmp_15_197_0_0_2 (16777)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16748  %tmp_15_197_0_0_2 = mul nsw i32 %A_0_load_597, %B_0_load_65

ST_302: tmp_15_197_0_1 (16778)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16749  %tmp_15_197_0_1 = mul nsw i32 %A_0_load_592, %B_0_load_66

ST_302: tmp_15_197_0_1_1 (16779)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16750  %tmp_15_197_0_1_1 = mul nsw i32 %A_0_load_595, %B_0_load_67

ST_302: A_0_load_598 (16780)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16751  %A_0_load_598 = load i32* %A_0_addr_598, align 4

ST_302: tmp_15_197_0_1_2 (16781)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16752  %tmp_15_197_0_1_2 = mul nsw i32 %A_0_load_598, %B_0_load_68

ST_302: tmp_15_197_0_2 (16782)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16753  %tmp_15_197_0_2 = mul nsw i32 %A_0_load_593, %B_0_load_69

ST_302: tmp_15_197_0_2_1 (16783)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16754  %tmp_15_197_0_2_1 = mul nsw i32 %A_0_load_596, %B_0_load_70

ST_302: A_0_load_599 (16784)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16755  %A_0_load_599 = load i32* %A_0_addr_599, align 4

ST_302: tmp_15_197_0_2_2 (16785)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16756  %tmp_15_197_0_2_2 = mul nsw i32 %A_0_load_599, %B_0_load_71

ST_302: tmp_15_197_1_1_1 (16791)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16762  %tmp_15_197_1_1_1 = mul nsw i32 %A_1_load_595, %B_1_load_67

ST_302: A_1_load_598 (16792)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16763  %A_1_load_598 = load i32* %A_1_addr_598, align 4

ST_302: tmp_15_197_1_1_2 (16793)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16764  %tmp_15_197_1_1_2 = mul nsw i32 %A_1_load_598, %B_1_load_68

ST_302: tmp_15_197_1_2 (16794)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16765  %tmp_15_197_1_2 = mul nsw i32 %A_1_load_593, %B_1_load_69

ST_302: tmp_15_197_1_2_1 (16795)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16766  %tmp_15_197_1_2_1 = mul nsw i32 %A_1_load_596, %B_1_load_70

ST_302: A_1_load_599 (16796)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16767  %A_1_load_599 = load i32* %A_1_addr_599, align 4

ST_302: tmp_15_197_1_2_2 (16797)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16768  %tmp_15_197_1_2_2 = mul nsw i32 %A_1_load_599, %B_1_load_71

ST_302: tmp_15_197_2 (16798)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16769  %tmp_15_197_2 = mul nsw i32 %A_2_load_591, %B_2_load_63

ST_302: tmp_15_197_2_0_1 (16799)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16770  %tmp_15_197_2_0_1 = mul nsw i32 %A_2_load_594, %B_2_load_64

ST_302: tmp_15_197_2_0_2 (16801)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16772  %tmp_15_197_2_0_2 = mul nsw i32 %A_2_load_597, %B_2_load_65

ST_302: tmp_15_197_2_1 (16802)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16773  %tmp_15_197_2_1 = mul nsw i32 %A_2_load_592, %B_2_load_66

ST_302: tmp_15_197_2_1_1 (16803)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16774  %tmp_15_197_2_1_1 = mul nsw i32 %A_2_load_595, %B_2_load_67

ST_302: A_2_load_598 (16804)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16775  %A_2_load_598 = load i32* %A_2_addr_598, align 4

ST_302: tmp_15_197_2_1_2 (16805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16776  %tmp_15_197_2_1_2 = mul nsw i32 %A_2_load_598, %B_2_load_68

ST_302: tmp_15_197_2_2 (16806)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16777  %tmp_15_197_2_2 = mul nsw i32 %A_2_load_593, %B_2_load_69

ST_302: tmp_15_197_2_2_1 (16807)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16778  %tmp_15_197_2_2_1 = mul nsw i32 %A_2_load_596, %B_2_load_70

ST_302: A_2_load_599 (16808)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16779  %A_2_load_599 = load i32* %A_2_addr_599, align 4

ST_302: tmp_15_197_2_2_2 (16809)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16780  %tmp_15_197_2_2_2 = mul nsw i32 %A_2_load_599, %B_2_load_71

ST_302: tmp4929 (16810)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16781  %tmp4929 = add i32 %tmp_15_197_0_0_2, %tmp_15_196

ST_302: tmp4928 (16811)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16782  %tmp4928 = add i32 %tmp_15_197_0_0_1, %tmp4929

ST_302: tmp4931 (16812)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16783  %tmp4931 = add i32 %tmp_15_197_0_1_2, %tmp_15_197_0_1_1

ST_302: tmp4930 (16813)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16784  %tmp4930 = add i32 %tmp_15_197_0_1, %tmp4931

ST_302: tmp4927 (16814)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16785  %tmp4927 = add i32 %tmp4928, %tmp4930

ST_302: tmp4934 (16815)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16786  %tmp4934 = add i32 %tmp_15_197_0_2_2, %tmp_15_197_0_2_1

ST_302: tmp4933 (16816)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16787  %tmp4933 = add i32 %tmp_15_197_0_2, %tmp4934

ST_302: tmp4932 (16820)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16791  %tmp4932 = add i32 %tmp4933, %tmp4935

ST_302: tmp4926 (16821)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16792  %tmp4926 = add i32 %tmp4927, %tmp4932

ST_302: tmp4941 (16822)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16793  %tmp4941 = add i32 %tmp_15_197_1_2, %tmp_15_197_1_1_2

ST_302: tmp4940 (16823)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16794  %tmp4940 = add i32 %tmp_15_197_1_1_1, %tmp4941

ST_302: tmp4943 (16824)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16795  %tmp4943 = add i32 %tmp_15_197_1_2_2, %tmp_15_197_1_2_1

ST_302: tmp4944 (16825)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16796  %tmp4944 = add i32 %tmp_15_197_2_0_1, %tmp_15_197_2

ST_302: tmp4942 (16826)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16797  %tmp4942 = add i32 %tmp4943, %tmp4944

ST_302: tmp4939 (16827)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16798  %tmp4939 = add i32 %tmp4940, %tmp4942

ST_302: tmp4947 (16828)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16799  %tmp4947 = add i32 %tmp_15_197_2_1_1, %tmp_15_197_2_1

ST_302: tmp4946 (16829)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16800  %tmp4946 = add i32 %tmp_15_197_2_0_2, %tmp4947

ST_302: tmp4949 (16830)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16801  %tmp4949 = add i32 %tmp_15_197_2_2, %tmp_15_197_2_1_2

ST_302: tmp4950 (16831)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16802  %tmp4950 = add i32 %tmp_15_197_2_2_2, %tmp_15_197_2_2_1

ST_302: tmp4948 (16832)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16803  %tmp4948 = add i32 %tmp4949, %tmp4950

ST_302: tmp4945 (16833)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16804  %tmp4945 = add i32 %tmp4946, %tmp4948

ST_302: tmp4938 (16834)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16805  %tmp4938 = add i32 %tmp4939, %tmp4945

ST_302: result_3_197_2_2_2 (16835)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16806  %result_3_197_2_2_2 = add nsw i32 %tmp4926, %tmp4938

ST_302: A_0_load_600 (16839)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16810  %A_0_load_600 = load i32* %A_0_addr_600, align 4

ST_302: A_0_load_601 (16843)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16814  %A_0_load_601 = load i32* %A_0_addr_601, align 4

ST_302: A_1_load_600 (16851)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16822  %A_1_load_600 = load i32* %A_1_addr_600, align 4

ST_302: A_1_load_601 (16855)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16826  %A_1_load_601 = load i32* %A_1_addr_601, align 4

ST_302: A_2_load_600 (16863)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16834  %A_2_load_600 = load i32* %A_2_addr_600, align 4

ST_302: A_2_load_601 (16867)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16838  %A_2_load_601 = load i32* %A_2_addr_601, align 4


 <State 303>: 7.32ns
ST_303: tmp_215 (694)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:665  %tmp_215 = add i17 %tmp_14, 201

ST_303: tmp_217_cast (695)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:666  %tmp_217_cast = sext i17 %tmp_215 to i64

ST_303: A_0_addr_603 (696)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:667  %A_0_addr_603 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_217_cast

ST_303: A_1_addr_603 (964)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:935  %A_1_addr_603 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_217_cast

ST_303: A_2_addr_603 (1188)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1159  %A_2_addr_603 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_217_cast

ST_303: tmp_435 (1801)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1772  %tmp_435 = add i22 %tmp_239, 196

ST_303: tmp_437_cast (1802)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1773  %tmp_437_cast = sext i22 %tmp_435 to i64

ST_303: C_addr_196 (1803)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1774  %C_addr_196 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_437_cast

ST_303: tmp_436 (1804)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1775  %tmp_436 = add i22 %tmp_239, 197

ST_303: tmp_438_cast (1805)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1776  %tmp_438_cast = sext i22 %tmp_436 to i64

ST_303: C_addr_197 (1806)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1777  %C_addr_197 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_438_cast

ST_303: tmp_890 (3627)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3598  %tmp_890 = add i17 %tmp_690, 200

ST_303: tmp_891_cast (3628)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3599  %tmp_891_cast = sext i17 %tmp_890 to i64

ST_303: A_0_addr_602 (3629)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3600  %A_0_addr_602 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_891_cast

ST_303: A_1_addr_602 (3899)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3870  %A_1_addr_602 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_891_cast

ST_303: A_2_addr_602 (4123)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4094  %A_2_addr_602 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_891_cast

ST_303: StgValue_18970 (16773)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16744  store i32 %result_3_196_2_2_2, i32* %C_addr_196, align 4

ST_303: StgValue_18971 (16836)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16807  store i32 %result_3_197_2_2_2, i32* %C_addr_197, align 4

ST_303: tmp_15_197 (16837)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16808  %tmp_15_197 = mul nsw i32 %A_0_load_594, %B_0_load_63

ST_303: tmp_15_198_0_0_1 (16838)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16809  %tmp_15_198_0_0_1 = mul nsw i32 %A_0_load_597, %B_0_load_64

ST_303: A_0_load_600 (16839)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16810  %A_0_load_600 = load i32* %A_0_addr_600, align 4

ST_303: tmp_15_198_0_0_2 (16840)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16811  %tmp_15_198_0_0_2 = mul nsw i32 %A_0_load_600, %B_0_load_65

ST_303: tmp_15_198_0_1 (16841)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16812  %tmp_15_198_0_1 = mul nsw i32 %A_0_load_595, %B_0_load_66

ST_303: tmp_15_198_0_1_1 (16842)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16813  %tmp_15_198_0_1_1 = mul nsw i32 %A_0_load_598, %B_0_load_67

ST_303: A_0_load_601 (16843)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16814  %A_0_load_601 = load i32* %A_0_addr_601, align 4

ST_303: tmp_15_198_0_1_2 (16844)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16815  %tmp_15_198_0_1_2 = mul nsw i32 %A_0_load_601, %B_0_load_68

ST_303: A_0_load_602 (16847)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16818  %A_0_load_602 = load i32* %A_0_addr_602, align 4

ST_303: tmp_15_198_1 (16849)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16820  %tmp_15_198_1 = mul nsw i32 %A_1_load_594, %B_1_load_63

ST_303: tmp_15_198_1_0_1 (16850)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16821  %tmp_15_198_1_0_1 = mul nsw i32 %A_1_load_597, %B_1_load_64

ST_303: A_1_load_600 (16851)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16822  %A_1_load_600 = load i32* %A_1_addr_600, align 4

ST_303: tmp_15_198_1_0_2 (16852)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16823  %tmp_15_198_1_0_2 = mul nsw i32 %A_1_load_600, %B_1_load_65

ST_303: tmp_15_198_1_1 (16853)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16824  %tmp_15_198_1_1 = mul nsw i32 %A_1_load_595, %B_1_load_66

ST_303: A_1_load_601 (16855)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16826  %A_1_load_601 = load i32* %A_1_addr_601, align 4

ST_303: A_1_load_602 (16859)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16830  %A_1_load_602 = load i32* %A_1_addr_602, align 4

ST_303: A_2_load_600 (16863)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16834  %A_2_load_600 = load i32* %A_2_addr_600, align 4

ST_303: A_2_load_601 (16867)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16838  %A_2_load_601 = load i32* %A_2_addr_601, align 4

ST_303: A_2_load_602 (16871)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16842  %A_2_load_602 = load i32* %A_2_addr_602, align 4

ST_303: tmp4954 (16873)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16844  %tmp4954 = add i32 %tmp_15_198_0_0_2, %tmp_15_197

ST_303: tmp4953 (16874)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16845  %tmp4953 = add i32 %tmp_15_198_0_0_1, %tmp4954

ST_303: tmp4956 (16875)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16846  %tmp4956 = add i32 %tmp_15_198_0_1_2, %tmp_15_198_0_1_1

ST_303: tmp4955 (16876)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16847  %tmp4955 = add i32 %tmp_15_198_0_1, %tmp4956

ST_303: tmp4952 (16877)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16848  %tmp4952 = add i32 %tmp4953, %tmp4955

ST_303: tmp4961 (16880)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16851  %tmp4961 = add i32 %tmp_15_198_1_0_1, %tmp_15_198_1

ST_303: tmp4962 (16881)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16852  %tmp4962 = add i32 %tmp_15_198_1_1, %tmp_15_198_1_0_2

ST_303: tmp4960 (16882)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16853  %tmp4960 = add i32 %tmp4961, %tmp4962

ST_303: A_0_load_603 (16902)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16873  %A_0_load_603 = load i32* %A_0_addr_603, align 4

ST_303: A_1_load_603 (16914)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16885  %A_1_load_603 = load i32* %A_1_addr_603, align 4

ST_303: A_2_load_603 (16926)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16897  %A_2_load_603 = load i32* %A_2_addr_603, align 4


 <State 304>: 8.21ns
ST_304: tmp_665 (2496)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2467  %tmp_665 = add i17 %tmp_464, 201

ST_304: tmp_666_cast (2497)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2468  %tmp_666_cast = sext i17 %tmp_665 to i64

ST_304: A_0_addr_604 (2498)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2469  %A_0_addr_604 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_666_cast

ST_304: A_1_addr_604 (2766)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2737  %A_1_addr_604 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_666_cast

ST_304: A_2_addr_604 (2990)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2961  %A_2_addr_604 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_666_cast

ST_304: tmp_891 (3630)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3601  %tmp_891 = add i17 %tmp_690, 201

ST_304: tmp_892_cast (3631)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3602  %tmp_892_cast = sext i17 %tmp_891 to i64

ST_304: A_0_addr_605 (3632)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3603  %A_0_addr_605 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_892_cast

ST_304: A_1_addr_605 (3900)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3871  %A_1_addr_605 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_892_cast

ST_304: A_2_addr_605 (4124)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4095  %A_2_addr_605 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_892_cast

ST_304: StgValue_19012 (16773)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16744  store i32 %result_3_196_2_2_2, i32* %C_addr_196, align 4

ST_304: StgValue_19013 (16836)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16807  store i32 %result_3_197_2_2_2, i32* %C_addr_197, align 4

ST_304: tmp_15_198_0_2 (16845)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16816  %tmp_15_198_0_2 = mul nsw i32 %A_0_load_596, %B_0_load_69

ST_304: tmp_15_198_0_2_1 (16846)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16817  %tmp_15_198_0_2_1 = mul nsw i32 %A_0_load_599, %B_0_load_70

ST_304: A_0_load_602 (16847)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16818  %A_0_load_602 = load i32* %A_0_addr_602, align 4

ST_304: tmp_15_198_0_2_2 (16848)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16819  %tmp_15_198_0_2_2 = mul nsw i32 %A_0_load_602, %B_0_load_71

ST_304: tmp_15_198_1_1_1 (16854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16825  %tmp_15_198_1_1_1 = mul nsw i32 %A_1_load_598, %B_1_load_67

ST_304: tmp_15_198_1_1_2 (16856)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16827  %tmp_15_198_1_1_2 = mul nsw i32 %A_1_load_601, %B_1_load_68

ST_304: tmp_15_198_1_2 (16857)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16828  %tmp_15_198_1_2 = mul nsw i32 %A_1_load_596, %B_1_load_69

ST_304: tmp_15_198_1_2_1 (16858)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16829  %tmp_15_198_1_2_1 = mul nsw i32 %A_1_load_599, %B_1_load_70

ST_304: A_1_load_602 (16859)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16830  %A_1_load_602 = load i32* %A_1_addr_602, align 4

ST_304: tmp_15_198_1_2_2 (16860)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16831  %tmp_15_198_1_2_2 = mul nsw i32 %A_1_load_602, %B_1_load_71

ST_304: tmp_15_198_2 (16861)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16832  %tmp_15_198_2 = mul nsw i32 %A_2_load_594, %B_2_load_63

ST_304: tmp_15_198_2_0_1 (16862)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16833  %tmp_15_198_2_0_1 = mul nsw i32 %A_2_load_597, %B_2_load_64

ST_304: tmp_15_198_2_0_2 (16864)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16835  %tmp_15_198_2_0_2 = mul nsw i32 %A_2_load_600, %B_2_load_65

ST_304: tmp_15_198_2_1 (16865)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16836  %tmp_15_198_2_1 = mul nsw i32 %A_2_load_595, %B_2_load_66

ST_304: tmp_15_198_2_1_1 (16866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16837  %tmp_15_198_2_1_1 = mul nsw i32 %A_2_load_598, %B_2_load_67

ST_304: tmp_15_198_2_1_2 (16868)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16839  %tmp_15_198_2_1_2 = mul nsw i32 %A_2_load_601, %B_2_load_68

ST_304: tmp_15_198_2_2 (16869)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16840  %tmp_15_198_2_2 = mul nsw i32 %A_2_load_596, %B_2_load_69

ST_304: tmp_15_198_2_2_1 (16870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16841  %tmp_15_198_2_2_1 = mul nsw i32 %A_2_load_599, %B_2_load_70

ST_304: A_2_load_602 (16871)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16842  %A_2_load_602 = load i32* %A_2_addr_602, align 4

ST_304: tmp_15_198_2_2_2 (16872)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16843  %tmp_15_198_2_2_2 = mul nsw i32 %A_2_load_602, %B_2_load_71

ST_304: tmp4959 (16878)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16849  %tmp4959 = add i32 %tmp_15_198_0_2_2, %tmp_15_198_0_2_1

ST_304: tmp4958 (16879)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16850  %tmp4958 = add i32 %tmp_15_198_0_2, %tmp4959

ST_304: tmp4957 (16883)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16854  %tmp4957 = add i32 %tmp4958, %tmp4960

ST_304: tmp4951 (16884)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16855  %tmp4951 = add i32 %tmp4952, %tmp4957

ST_304: tmp4966 (16885)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16856  %tmp4966 = add i32 %tmp_15_198_1_2, %tmp_15_198_1_1_2

ST_304: tmp4965 (16886)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16857  %tmp4965 = add i32 %tmp_15_198_1_1_1, %tmp4966

ST_304: tmp4968 (16887)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16858  %tmp4968 = add i32 %tmp_15_198_1_2_2, %tmp_15_198_1_2_1

ST_304: tmp4969 (16888)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16859  %tmp4969 = add i32 %tmp_15_198_2_0_1, %tmp_15_198_2

ST_304: tmp4967 (16889)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16860  %tmp4967 = add i32 %tmp4968, %tmp4969

ST_304: tmp4964 (16890)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16861  %tmp4964 = add i32 %tmp4965, %tmp4967

ST_304: tmp4972 (16891)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16862  %tmp4972 = add i32 %tmp_15_198_2_1_1, %tmp_15_198_2_1

ST_304: tmp4971 (16892)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16863  %tmp4971 = add i32 %tmp_15_198_2_0_2, %tmp4972

ST_304: tmp4974 (16893)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16864  %tmp4974 = add i32 %tmp_15_198_2_2, %tmp_15_198_2_1_2

ST_304: tmp4975 (16894)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16865  %tmp4975 = add i32 %tmp_15_198_2_2_2, %tmp_15_198_2_2_1

ST_304: tmp4973 (16895)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16866  %tmp4973 = add i32 %tmp4974, %tmp4975

ST_304: tmp4970 (16896)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16867  %tmp4970 = add i32 %tmp4971, %tmp4973

ST_304: tmp4963 (16897)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16868  %tmp4963 = add i32 %tmp4964, %tmp4970

ST_304: result_3_198_2_2_2 (16898)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16869  %result_3_198_2_2_2 = add nsw i32 %tmp4951, %tmp4963

ST_304: A_0_load_603 (16902)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16873  %A_0_load_603 = load i32* %A_0_addr_603, align 4

ST_304: A_0_load_604 (16906)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16877  %A_0_load_604 = load i32* %A_0_addr_604, align 4

ST_304: A_0_load_605 (16910)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16881  %A_0_load_605 = load i32* %A_0_addr_605, align 4

ST_304: tmp_15_199_1 (16912)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16883  %tmp_15_199_1 = mul nsw i32 %A_1_load_597, %B_1_load_63

ST_304: tmp_15_199_1_0_1 (16913)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16884  %tmp_15_199_1_0_1 = mul nsw i32 %A_1_load_600, %B_1_load_64

ST_304: A_1_load_603 (16914)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16885  %A_1_load_603 = load i32* %A_1_addr_603, align 4

ST_304: tmp_15_199_1_0_2 (16915)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16886  %tmp_15_199_1_0_2 = mul nsw i32 %A_1_load_603, %B_1_load_65

ST_304: tmp_15_199_1_1 (16916)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16887  %tmp_15_199_1_1 = mul nsw i32 %A_1_load_598, %B_1_load_66

ST_304: A_1_load_604 (16918)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16889  %A_1_load_604 = load i32* %A_1_addr_604, align 4

ST_304: A_1_load_605 (16922)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16893  %A_1_load_605 = load i32* %A_1_addr_605, align 4

ST_304: A_2_load_603 (16926)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16897  %A_2_load_603 = load i32* %A_2_addr_603, align 4

ST_304: A_2_load_604 (16930)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16901  %A_2_load_604 = load i32* %A_2_addr_604, align 4

ST_304: A_2_load_605 (16934)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16905  %A_2_load_605 = load i32* %A_2_addr_605, align 4

ST_304: tmp4986 (16943)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16914  %tmp4986 = add i32 %tmp_15_199_1_0_1, %tmp_15_199_1

ST_304: tmp4987 (16944)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16915  %tmp4987 = add i32 %tmp_15_199_1_1, %tmp_15_199_1_0_2

ST_304: tmp4985 (16945)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16916  %tmp4985 = add i32 %tmp4986, %tmp4987


 <State 305>: 8.21ns
ST_305: tmp_216 (697)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:668  %tmp_216 = add i17 %tmp_14, 202

ST_305: tmp_218_cast (698)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:669  %tmp_218_cast = sext i17 %tmp_216 to i64

ST_305: A_0_addr_606 (699)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:670  %A_0_addr_606 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_218_cast

ST_305: A_1_addr_606 (965)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:936  %A_1_addr_606 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_218_cast

ST_305: A_2_addr_606 (1189)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1160  %A_2_addr_606 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_218_cast

ST_305: tmp_437 (1807)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1778  %tmp_437 = add i22 %tmp_239, 198

ST_305: tmp_439_cast (1808)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1779  %tmp_439_cast = sext i22 %tmp_437 to i64

ST_305: C_addr_198 (1809)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1780  %C_addr_198 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_439_cast

ST_305: tmp_666 (2499)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2470  %tmp_666 = add i17 %tmp_464, 202

ST_305: tmp_667_cast (2500)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2471  %tmp_667_cast = sext i17 %tmp_666 to i64

ST_305: A_0_addr_607 (2501)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2472  %A_0_addr_607 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_667_cast

ST_305: A_1_addr_607 (2767)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2738  %A_1_addr_607 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_667_cast

ST_305: A_2_addr_607 (2991)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2962  %A_2_addr_607 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_667_cast

ST_305: StgValue_19081 (16899)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16870  store i32 %result_3_198_2_2_2, i32* %C_addr_198, align 4

ST_305: tmp_15_198 (16900)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16871  %tmp_15_198 = mul nsw i32 %A_0_load_597, %B_0_load_63

ST_305: tmp_15_199_0_0_1 (16901)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16872  %tmp_15_199_0_0_1 = mul nsw i32 %A_0_load_600, %B_0_load_64

ST_305: tmp_15_199_0_0_2 (16903)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16874  %tmp_15_199_0_0_2 = mul nsw i32 %A_0_load_603, %B_0_load_65

ST_305: tmp_15_199_0_1 (16904)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16875  %tmp_15_199_0_1 = mul nsw i32 %A_0_load_598, %B_0_load_66

ST_305: tmp_15_199_0_1_1 (16905)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16876  %tmp_15_199_0_1_1 = mul nsw i32 %A_0_load_601, %B_0_load_67

ST_305: A_0_load_604 (16906)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16877  %A_0_load_604 = load i32* %A_0_addr_604, align 4

ST_305: tmp_15_199_0_1_2 (16907)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16878  %tmp_15_199_0_1_2 = mul nsw i32 %A_0_load_604, %B_0_load_68

ST_305: tmp_15_199_0_2 (16908)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16879  %tmp_15_199_0_2 = mul nsw i32 %A_0_load_599, %B_0_load_69

ST_305: tmp_15_199_0_2_1 (16909)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16880  %tmp_15_199_0_2_1 = mul nsw i32 %A_0_load_602, %B_0_load_70

ST_305: A_0_load_605 (16910)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16881  %A_0_load_605 = load i32* %A_0_addr_605, align 4

ST_305: tmp_15_199_0_2_2 (16911)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16882  %tmp_15_199_0_2_2 = mul nsw i32 %A_0_load_605, %B_0_load_71

ST_305: tmp_15_199_1_1_1 (16917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16888  %tmp_15_199_1_1_1 = mul nsw i32 %A_1_load_601, %B_1_load_67

ST_305: A_1_load_604 (16918)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16889  %A_1_load_604 = load i32* %A_1_addr_604, align 4

ST_305: tmp_15_199_1_1_2 (16919)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16890  %tmp_15_199_1_1_2 = mul nsw i32 %A_1_load_604, %B_1_load_68

ST_305: tmp_15_199_1_2 (16920)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16891  %tmp_15_199_1_2 = mul nsw i32 %A_1_load_599, %B_1_load_69

ST_305: tmp_15_199_1_2_1 (16921)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16892  %tmp_15_199_1_2_1 = mul nsw i32 %A_1_load_602, %B_1_load_70

ST_305: A_1_load_605 (16922)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16893  %A_1_load_605 = load i32* %A_1_addr_605, align 4

ST_305: tmp_15_199_1_2_2 (16923)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16894  %tmp_15_199_1_2_2 = mul nsw i32 %A_1_load_605, %B_1_load_71

ST_305: tmp_15_199_2 (16924)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16895  %tmp_15_199_2 = mul nsw i32 %A_2_load_597, %B_2_load_63

ST_305: tmp_15_199_2_0_1 (16925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16896  %tmp_15_199_2_0_1 = mul nsw i32 %A_2_load_600, %B_2_load_64

ST_305: tmp_15_199_2_0_2 (16927)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16898  %tmp_15_199_2_0_2 = mul nsw i32 %A_2_load_603, %B_2_load_65

ST_305: tmp_15_199_2_1 (16928)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16899  %tmp_15_199_2_1 = mul nsw i32 %A_2_load_598, %B_2_load_66

ST_305: tmp_15_199_2_1_1 (16929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16900  %tmp_15_199_2_1_1 = mul nsw i32 %A_2_load_601, %B_2_load_67

ST_305: A_2_load_604 (16930)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16901  %A_2_load_604 = load i32* %A_2_addr_604, align 4

ST_305: tmp_15_199_2_1_2 (16931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16902  %tmp_15_199_2_1_2 = mul nsw i32 %A_2_load_604, %B_2_load_68

ST_305: tmp_15_199_2_2 (16932)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16903  %tmp_15_199_2_2 = mul nsw i32 %A_2_load_599, %B_2_load_69

ST_305: tmp_15_199_2_2_1 (16933)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16904  %tmp_15_199_2_2_1 = mul nsw i32 %A_2_load_602, %B_2_load_70

ST_305: A_2_load_605 (16934)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16905  %A_2_load_605 = load i32* %A_2_addr_605, align 4

ST_305: tmp_15_199_2_2_2 (16935)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16906  %tmp_15_199_2_2_2 = mul nsw i32 %A_2_load_605, %B_2_load_71

ST_305: tmp4979 (16936)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16907  %tmp4979 = add i32 %tmp_15_199_0_0_2, %tmp_15_198

ST_305: tmp4978 (16937)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16908  %tmp4978 = add i32 %tmp_15_199_0_0_1, %tmp4979

ST_305: tmp4981 (16938)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16909  %tmp4981 = add i32 %tmp_15_199_0_1_2, %tmp_15_199_0_1_1

ST_305: tmp4980 (16939)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16910  %tmp4980 = add i32 %tmp_15_199_0_1, %tmp4981

ST_305: tmp4977 (16940)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16911  %tmp4977 = add i32 %tmp4978, %tmp4980

ST_305: tmp4984 (16941)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16912  %tmp4984 = add i32 %tmp_15_199_0_2_2, %tmp_15_199_0_2_1

ST_305: tmp4983 (16942)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16913  %tmp4983 = add i32 %tmp_15_199_0_2, %tmp4984

ST_305: tmp4982 (16946)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16917  %tmp4982 = add i32 %tmp4983, %tmp4985

ST_305: tmp4976 (16947)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16918  %tmp4976 = add i32 %tmp4977, %tmp4982

ST_305: tmp4991 (16948)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16919  %tmp4991 = add i32 %tmp_15_199_1_2, %tmp_15_199_1_1_2

ST_305: tmp4990 (16949)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16920  %tmp4990 = add i32 %tmp_15_199_1_1_1, %tmp4991

ST_305: tmp4993 (16950)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16921  %tmp4993 = add i32 %tmp_15_199_1_2_2, %tmp_15_199_1_2_1

ST_305: tmp4994 (16951)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16922  %tmp4994 = add i32 %tmp_15_199_2_0_1, %tmp_15_199_2

ST_305: tmp4992 (16952)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16923  %tmp4992 = add i32 %tmp4993, %tmp4994

ST_305: tmp4989 (16953)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16924  %tmp4989 = add i32 %tmp4990, %tmp4992

ST_305: tmp4997 (16954)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16925  %tmp4997 = add i32 %tmp_15_199_2_1_1, %tmp_15_199_2_1

ST_305: tmp4996 (16955)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16926  %tmp4996 = add i32 %tmp_15_199_2_0_2, %tmp4997

ST_305: tmp4999 (16956)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16927  %tmp4999 = add i32 %tmp_15_199_2_2, %tmp_15_199_2_1_2

ST_305: tmp5000 (16957)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16928  %tmp5000 = add i32 %tmp_15_199_2_2_2, %tmp_15_199_2_2_1

ST_305: tmp4998 (16958)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16929  %tmp4998 = add i32 %tmp4999, %tmp5000

ST_305: tmp4995 (16959)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16930  %tmp4995 = add i32 %tmp4996, %tmp4998

ST_305: tmp4988 (16960)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16931  %tmp4988 = add i32 %tmp4989, %tmp4995

ST_305: result_3_199_2_2_2 (16961)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16932  %result_3_199_2_2_2 = add nsw i32 %tmp4976, %tmp4988

ST_305: A_0_load_606 (16965)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16936  %A_0_load_606 = load i32* %A_0_addr_606, align 4

ST_305: A_0_load_607 (16969)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16940  %A_0_load_607 = load i32* %A_0_addr_607, align 4

ST_305: A_1_load_606 (16977)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16948  %A_1_load_606 = load i32* %A_1_addr_606, align 4

ST_305: A_1_load_607 (16981)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16952  %A_1_load_607 = load i32* %A_1_addr_607, align 4

ST_305: tmp_15_200_2 (16987)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16958  %tmp_15_200_2 = mul nsw i32 %A_2_load_600, %B_2_load_63

ST_305: tmp_15_200_2_0_1 (16988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16959  %tmp_15_200_2_0_1 = mul nsw i32 %A_2_load_603, %B_2_load_64

ST_305: A_2_load_606 (16989)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16960  %A_2_load_606 = load i32* %A_2_addr_606, align 4

ST_305: A_2_load_607 (16993)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16964  %A_2_load_607 = load i32* %A_2_addr_607, align 4

ST_305: tmp5019 (17014)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16985  %tmp5019 = add i32 %tmp_15_200_2_0_1, %tmp_15_200_2


 <State 306>: 7.32ns
ST_306: tmp_217 (700)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:671  %tmp_217 = add i17 %tmp_14, 203

ST_306: tmp_219_cast (701)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:672  %tmp_219_cast = sext i17 %tmp_217 to i64

ST_306: A_0_addr_609 (702)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:673  %A_0_addr_609 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_219_cast

ST_306: A_1_addr_609 (966)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:937  %A_1_addr_609 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_219_cast

ST_306: A_2_addr_609 (1190)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1161  %A_2_addr_609 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_219_cast

ST_306: tmp_438 (1810)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1781  %tmp_438 = add i22 %tmp_239, 199

ST_306: tmp_440_cast (1811)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1782  %tmp_440_cast = sext i22 %tmp_438 to i64

ST_306: C_addr_199 (1812)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1783  %C_addr_199 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_440_cast

ST_306: tmp_892 (3633)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3604  %tmp_892 = add i17 %tmp_690, 202

ST_306: tmp_893_cast (3634)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3605  %tmp_893_cast = sext i17 %tmp_892 to i64

ST_306: A_0_addr_608 (3635)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3606  %A_0_addr_608 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_893_cast

ST_306: A_1_addr_608 (3901)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3872  %A_1_addr_608 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_893_cast

ST_306: A_2_addr_608 (4125)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4096  %A_2_addr_608 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_893_cast

ST_306: StgValue_19156 (16899)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16870  store i32 %result_3_198_2_2_2, i32* %C_addr_198, align 4

ST_306: StgValue_19157 (16962)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16933  store i32 %result_3_199_2_2_2, i32* %C_addr_199, align 4

ST_306: tmp_15_199 (16963)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16934  %tmp_15_199 = mul nsw i32 %A_0_load_600, %B_0_load_63

ST_306: tmp_15_200_0_0_1 (16964)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16935  %tmp_15_200_0_0_1 = mul nsw i32 %A_0_load_603, %B_0_load_64

ST_306: A_0_load_606 (16965)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16936  %A_0_load_606 = load i32* %A_0_addr_606, align 4

ST_306: tmp_15_200_0_0_2 (16966)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16937  %tmp_15_200_0_0_2 = mul nsw i32 %A_0_load_606, %B_0_load_65

ST_306: tmp_15_200_0_1 (16967)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16938  %tmp_15_200_0_1 = mul nsw i32 %A_0_load_601, %B_0_load_66

ST_306: tmp_15_200_0_1_1 (16968)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16939  %tmp_15_200_0_1_1 = mul nsw i32 %A_0_load_604, %B_0_load_67

ST_306: A_0_load_607 (16969)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16940  %A_0_load_607 = load i32* %A_0_addr_607, align 4

ST_306: tmp_15_200_0_1_2 (16970)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16941  %tmp_15_200_0_1_2 = mul nsw i32 %A_0_load_607, %B_0_load_68

ST_306: A_0_load_608 (16973)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16944  %A_0_load_608 = load i32* %A_0_addr_608, align 4

ST_306: tmp_15_200_1 (16975)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16946  %tmp_15_200_1 = mul nsw i32 %A_1_load_600, %B_1_load_63

ST_306: tmp_15_200_1_0_1 (16976)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16947  %tmp_15_200_1_0_1 = mul nsw i32 %A_1_load_603, %B_1_load_64

ST_306: A_1_load_606 (16977)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16948  %A_1_load_606 = load i32* %A_1_addr_606, align 4

ST_306: tmp_15_200_1_0_2 (16978)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16949  %tmp_15_200_1_0_2 = mul nsw i32 %A_1_load_606, %B_1_load_65

ST_306: tmp_15_200_1_1 (16979)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16950  %tmp_15_200_1_1 = mul nsw i32 %A_1_load_601, %B_1_load_66

ST_306: A_1_load_607 (16981)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16952  %A_1_load_607 = load i32* %A_1_addr_607, align 4

ST_306: A_1_load_608 (16985)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16956  %A_1_load_608 = load i32* %A_1_addr_608, align 4

ST_306: A_2_load_606 (16989)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16960  %A_2_load_606 = load i32* %A_2_addr_606, align 4

ST_306: A_2_load_607 (16993)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16964  %A_2_load_607 = load i32* %A_2_addr_607, align 4

ST_306: A_2_load_608 (16997)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16968  %A_2_load_608 = load i32* %A_2_addr_608, align 4

ST_306: tmp5004 (16999)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16970  %tmp5004 = add i32 %tmp_15_200_0_0_2, %tmp_15_199

ST_306: tmp5003 (17000)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16971  %tmp5003 = add i32 %tmp_15_200_0_0_1, %tmp5004

ST_306: tmp5006 (17001)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16972  %tmp5006 = add i32 %tmp_15_200_0_1_2, %tmp_15_200_0_1_1

ST_306: tmp5005 (17002)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16973  %tmp5005 = add i32 %tmp_15_200_0_1, %tmp5006

ST_306: tmp5002 (17003)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16974  %tmp5002 = add i32 %tmp5003, %tmp5005

ST_306: tmp5011 (17006)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16977  %tmp5011 = add i32 %tmp_15_200_1_0_1, %tmp_15_200_1

ST_306: tmp5012 (17007)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16978  %tmp5012 = add i32 %tmp_15_200_1_1, %tmp_15_200_1_0_2

ST_306: tmp5010 (17008)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16979  %tmp5010 = add i32 %tmp5011, %tmp5012

ST_306: A_0_load_609 (17028)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16999  %A_0_load_609 = load i32* %A_0_addr_609, align 4

ST_306: A_1_load_609 (17040)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17011  %A_1_load_609 = load i32* %A_1_addr_609, align 4

ST_306: A_2_load_609 (17052)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17023  %A_2_load_609 = load i32* %A_2_addr_609, align 4


 <State 307>: 8.21ns
ST_307: tmp_667 (2502)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2473  %tmp_667 = add i17 %tmp_464, 203

ST_307: tmp_668_cast (2503)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2474  %tmp_668_cast = sext i17 %tmp_667 to i64

ST_307: A_0_addr_610 (2504)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2475  %A_0_addr_610 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_668_cast

ST_307: A_1_addr_610 (2768)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2739  %A_1_addr_610 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_668_cast

ST_307: A_2_addr_610 (2992)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2963  %A_2_addr_610 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_668_cast

ST_307: tmp_893 (3636)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3607  %tmp_893 = add i17 %tmp_690, 203

ST_307: tmp_894_cast (3637)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3608  %tmp_894_cast = sext i17 %tmp_893 to i64

ST_307: A_0_addr_611 (3638)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3609  %A_0_addr_611 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_894_cast

ST_307: A_1_addr_611 (3902)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3873  %A_1_addr_611 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_894_cast

ST_307: A_2_addr_611 (4126)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4097  %A_2_addr_611 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_894_cast

ST_307: StgValue_19198 (16962)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16933  store i32 %result_3_199_2_2_2, i32* %C_addr_199, align 4

ST_307: tmp_15_200_0_2 (16971)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16942  %tmp_15_200_0_2 = mul nsw i32 %A_0_load_602, %B_0_load_69

ST_307: tmp_15_200_0_2_1 (16972)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16943  %tmp_15_200_0_2_1 = mul nsw i32 %A_0_load_605, %B_0_load_70

ST_307: A_0_load_608 (16973)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16944  %A_0_load_608 = load i32* %A_0_addr_608, align 4

ST_307: tmp_15_200_0_2_2 (16974)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16945  %tmp_15_200_0_2_2 = mul nsw i32 %A_0_load_608, %B_0_load_71

ST_307: tmp_15_200_1_1_1 (16980)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16951  %tmp_15_200_1_1_1 = mul nsw i32 %A_1_load_604, %B_1_load_67

ST_307: tmp_15_200_1_1_2 (16982)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16953  %tmp_15_200_1_1_2 = mul nsw i32 %A_1_load_607, %B_1_load_68

ST_307: tmp_15_200_1_2 (16983)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16954  %tmp_15_200_1_2 = mul nsw i32 %A_1_load_602, %B_1_load_69

ST_307: tmp_15_200_1_2_1 (16984)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16955  %tmp_15_200_1_2_1 = mul nsw i32 %A_1_load_605, %B_1_load_70

ST_307: A_1_load_608 (16985)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16956  %A_1_load_608 = load i32* %A_1_addr_608, align 4

ST_307: tmp_15_200_1_2_2 (16986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16957  %tmp_15_200_1_2_2 = mul nsw i32 %A_1_load_608, %B_1_load_71

ST_307: tmp_15_200_2_0_2 (16990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16961  %tmp_15_200_2_0_2 = mul nsw i32 %A_2_load_606, %B_2_load_65

ST_307: tmp_15_200_2_1 (16991)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16962  %tmp_15_200_2_1 = mul nsw i32 %A_2_load_601, %B_2_load_66

ST_307: tmp_15_200_2_1_1 (16992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16963  %tmp_15_200_2_1_1 = mul nsw i32 %A_2_load_604, %B_2_load_67

ST_307: tmp_15_200_2_1_2 (16994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16965  %tmp_15_200_2_1_2 = mul nsw i32 %A_2_load_607, %B_2_load_68

ST_307: tmp_15_200_2_2 (16995)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16966  %tmp_15_200_2_2 = mul nsw i32 %A_2_load_602, %B_2_load_69

ST_307: tmp_15_200_2_2_1 (16996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16967  %tmp_15_200_2_2_1 = mul nsw i32 %A_2_load_605, %B_2_load_70

ST_307: A_2_load_608 (16997)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16968  %A_2_load_608 = load i32* %A_2_addr_608, align 4

ST_307: tmp_15_200_2_2_2 (16998)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16969  %tmp_15_200_2_2_2 = mul nsw i32 %A_2_load_608, %B_2_load_71

ST_307: tmp5009 (17004)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16975  %tmp5009 = add i32 %tmp_15_200_0_2_2, %tmp_15_200_0_2_1

ST_307: tmp5008 (17005)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16976  %tmp5008 = add i32 %tmp_15_200_0_2, %tmp5009

ST_307: tmp5007 (17009)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16980  %tmp5007 = add i32 %tmp5008, %tmp5010

ST_307: tmp5001 (17010)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16981  %tmp5001 = add i32 %tmp5002, %tmp5007

ST_307: tmp5016 (17011)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16982  %tmp5016 = add i32 %tmp_15_200_1_2, %tmp_15_200_1_1_2

ST_307: tmp5015 (17012)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16983  %tmp5015 = add i32 %tmp_15_200_1_1_1, %tmp5016

ST_307: tmp5018 (17013)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16984  %tmp5018 = add i32 %tmp_15_200_1_2_2, %tmp_15_200_1_2_1

ST_307: tmp5017 (17015)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16986  %tmp5017 = add i32 %tmp5018, %tmp5019

ST_307: tmp5014 (17016)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16987  %tmp5014 = add i32 %tmp5015, %tmp5017

ST_307: tmp5022 (17017)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16988  %tmp5022 = add i32 %tmp_15_200_2_1_1, %tmp_15_200_2_1

ST_307: tmp5021 (17018)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16989  %tmp5021 = add i32 %tmp_15_200_2_0_2, %tmp5022

ST_307: tmp5024 (17019)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16990  %tmp5024 = add i32 %tmp_15_200_2_2, %tmp_15_200_2_1_2

ST_307: tmp5025 (17020)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16991  %tmp5025 = add i32 %tmp_15_200_2_2_2, %tmp_15_200_2_2_1

ST_307: tmp5023 (17021)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16992  %tmp5023 = add i32 %tmp5024, %tmp5025

ST_307: tmp5020 (17022)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16993  %tmp5020 = add i32 %tmp5021, %tmp5023

ST_307: tmp5013 (17023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16994  %tmp5013 = add i32 %tmp5014, %tmp5020

ST_307: result_3_200_2_2_2 (17024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16995  %result_3_200_2_2_2 = add nsw i32 %tmp5001, %tmp5013

ST_307: A_0_load_609 (17028)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16999  %A_0_load_609 = load i32* %A_0_addr_609, align 4

ST_307: A_0_load_610 (17032)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17003  %A_0_load_610 = load i32* %A_0_addr_610, align 4

ST_307: A_0_load_611 (17036)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17007  %A_0_load_611 = load i32* %A_0_addr_611, align 4

ST_307: tmp_15_201_1 (17038)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17009  %tmp_15_201_1 = mul nsw i32 %A_1_load_603, %B_1_load_63

ST_307: tmp_15_201_1_0_1 (17039)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17010  %tmp_15_201_1_0_1 = mul nsw i32 %A_1_load_606, %B_1_load_64

ST_307: A_1_load_609 (17040)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17011  %A_1_load_609 = load i32* %A_1_addr_609, align 4

ST_307: tmp_15_201_1_0_2 (17041)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17012  %tmp_15_201_1_0_2 = mul nsw i32 %A_1_load_609, %B_1_load_65

ST_307: tmp_15_201_1_1 (17042)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17013  %tmp_15_201_1_1 = mul nsw i32 %A_1_load_604, %B_1_load_66

ST_307: A_1_load_610 (17044)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17015  %A_1_load_610 = load i32* %A_1_addr_610, align 4

ST_307: A_1_load_611 (17048)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17019  %A_1_load_611 = load i32* %A_1_addr_611, align 4

ST_307: A_2_load_609 (17052)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17023  %A_2_load_609 = load i32* %A_2_addr_609, align 4

ST_307: A_2_load_610 (17056)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17027  %A_2_load_610 = load i32* %A_2_addr_610, align 4

ST_307: A_2_load_611 (17060)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17031  %A_2_load_611 = load i32* %A_2_addr_611, align 4

ST_307: tmp5036 (17069)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17040  %tmp5036 = add i32 %tmp_15_201_1_0_1, %tmp_15_201_1

ST_307: tmp5037 (17070)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17041  %tmp5037 = add i32 %tmp_15_201_1_1, %tmp_15_201_1_0_2

ST_307: tmp5035 (17071)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17042  %tmp5035 = add i32 %tmp5036, %tmp5037


 <State 308>: 8.21ns
ST_308: tmp_218 (703)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:674  %tmp_218 = add i17 %tmp_14, 204

ST_308: tmp_220_cast (704)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:675  %tmp_220_cast = sext i17 %tmp_218 to i64

ST_308: A_0_addr_612 (705)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:676  %A_0_addr_612 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_220_cast

ST_308: A_1_addr_612 (967)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:938  %A_1_addr_612 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_220_cast

ST_308: A_2_addr_612 (1191)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1162  %A_2_addr_612 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_220_cast

ST_308: tmp_439 (1813)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1784  %tmp_439 = add i22 %tmp_239, 200

ST_308: tmp_441_cast (1814)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1785  %tmp_441_cast = sext i22 %tmp_439 to i64

ST_308: C_addr_200 (1815)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1786  %C_addr_200 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_441_cast

ST_308: tmp_668 (2505)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2476  %tmp_668 = add i17 %tmp_464, 204

ST_308: tmp_669_cast (2506)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2477  %tmp_669_cast = sext i17 %tmp_668 to i64

ST_308: A_0_addr_613 (2507)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2478  %A_0_addr_613 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_669_cast

ST_308: A_1_addr_613 (2769)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2740  %A_1_addr_613 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_669_cast

ST_308: A_2_addr_613 (2993)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2964  %A_2_addr_613 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_669_cast

ST_308: StgValue_19263 (17025)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16996  store i32 %result_3_200_2_2_2, i32* %C_addr_200, align 4

ST_308: tmp_15_200 (17026)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16997  %tmp_15_200 = mul nsw i32 %A_0_load_603, %B_0_load_63

ST_308: tmp_15_201_0_0_1 (17027)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:16998  %tmp_15_201_0_0_1 = mul nsw i32 %A_0_load_606, %B_0_load_64

ST_308: tmp_15_201_0_0_2 (17029)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17000  %tmp_15_201_0_0_2 = mul nsw i32 %A_0_load_609, %B_0_load_65

ST_308: tmp_15_201_0_1 (17030)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17001  %tmp_15_201_0_1 = mul nsw i32 %A_0_load_604, %B_0_load_66

ST_308: tmp_15_201_0_1_1 (17031)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17002  %tmp_15_201_0_1_1 = mul nsw i32 %A_0_load_607, %B_0_load_67

ST_308: A_0_load_610 (17032)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17003  %A_0_load_610 = load i32* %A_0_addr_610, align 4

ST_308: tmp_15_201_0_1_2 (17033)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17004  %tmp_15_201_0_1_2 = mul nsw i32 %A_0_load_610, %B_0_load_68

ST_308: tmp_15_201_0_2 (17034)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17005  %tmp_15_201_0_2 = mul nsw i32 %A_0_load_605, %B_0_load_69

ST_308: tmp_15_201_0_2_1 (17035)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17006  %tmp_15_201_0_2_1 = mul nsw i32 %A_0_load_608, %B_0_load_70

ST_308: A_0_load_611 (17036)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17007  %A_0_load_611 = load i32* %A_0_addr_611, align 4

ST_308: tmp_15_201_0_2_2 (17037)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17008  %tmp_15_201_0_2_2 = mul nsw i32 %A_0_load_611, %B_0_load_71

ST_308: tmp_15_201_1_1_1 (17043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17014  %tmp_15_201_1_1_1 = mul nsw i32 %A_1_load_607, %B_1_load_67

ST_308: A_1_load_610 (17044)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17015  %A_1_load_610 = load i32* %A_1_addr_610, align 4

ST_308: tmp_15_201_1_1_2 (17045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17016  %tmp_15_201_1_1_2 = mul nsw i32 %A_1_load_610, %B_1_load_68

ST_308: tmp_15_201_1_2 (17046)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17017  %tmp_15_201_1_2 = mul nsw i32 %A_1_load_605, %B_1_load_69

ST_308: tmp_15_201_1_2_1 (17047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17018  %tmp_15_201_1_2_1 = mul nsw i32 %A_1_load_608, %B_1_load_70

ST_308: A_1_load_611 (17048)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17019  %A_1_load_611 = load i32* %A_1_addr_611, align 4

ST_308: tmp_15_201_1_2_2 (17049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17020  %tmp_15_201_1_2_2 = mul nsw i32 %A_1_load_611, %B_1_load_71

ST_308: tmp_15_201_2 (17050)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17021  %tmp_15_201_2 = mul nsw i32 %A_2_load_603, %B_2_load_63

ST_308: tmp_15_201_2_0_1 (17051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17022  %tmp_15_201_2_0_1 = mul nsw i32 %A_2_load_606, %B_2_load_64

ST_308: tmp_15_201_2_0_2 (17053)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17024  %tmp_15_201_2_0_2 = mul nsw i32 %A_2_load_609, %B_2_load_65

ST_308: tmp_15_201_2_1 (17054)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17025  %tmp_15_201_2_1 = mul nsw i32 %A_2_load_604, %B_2_load_66

ST_308: tmp_15_201_2_1_1 (17055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17026  %tmp_15_201_2_1_1 = mul nsw i32 %A_2_load_607, %B_2_load_67

ST_308: A_2_load_610 (17056)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17027  %A_2_load_610 = load i32* %A_2_addr_610, align 4

ST_308: tmp_15_201_2_1_2 (17057)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17028  %tmp_15_201_2_1_2 = mul nsw i32 %A_2_load_610, %B_2_load_68

ST_308: tmp_15_201_2_2 (17058)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17029  %tmp_15_201_2_2 = mul nsw i32 %A_2_load_605, %B_2_load_69

ST_308: tmp_15_201_2_2_1 (17059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17030  %tmp_15_201_2_2_1 = mul nsw i32 %A_2_load_608, %B_2_load_70

ST_308: A_2_load_611 (17060)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17031  %A_2_load_611 = load i32* %A_2_addr_611, align 4

ST_308: tmp_15_201_2_2_2 (17061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17032  %tmp_15_201_2_2_2 = mul nsw i32 %A_2_load_611, %B_2_load_71

ST_308: tmp5029 (17062)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17033  %tmp5029 = add i32 %tmp_15_201_0_0_2, %tmp_15_200

ST_308: tmp5028 (17063)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17034  %tmp5028 = add i32 %tmp_15_201_0_0_1, %tmp5029

ST_308: tmp5031 (17064)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17035  %tmp5031 = add i32 %tmp_15_201_0_1_2, %tmp_15_201_0_1_1

ST_308: tmp5030 (17065)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17036  %tmp5030 = add i32 %tmp_15_201_0_1, %tmp5031

ST_308: tmp5027 (17066)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17037  %tmp5027 = add i32 %tmp5028, %tmp5030

ST_308: tmp5034 (17067)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17038  %tmp5034 = add i32 %tmp_15_201_0_2_2, %tmp_15_201_0_2_1

ST_308: tmp5033 (17068)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17039  %tmp5033 = add i32 %tmp_15_201_0_2, %tmp5034

ST_308: tmp5032 (17072)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17043  %tmp5032 = add i32 %tmp5033, %tmp5035

ST_308: tmp5026 (17073)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17044  %tmp5026 = add i32 %tmp5027, %tmp5032

ST_308: tmp5041 (17074)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17045  %tmp5041 = add i32 %tmp_15_201_1_2, %tmp_15_201_1_1_2

ST_308: tmp5040 (17075)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17046  %tmp5040 = add i32 %tmp_15_201_1_1_1, %tmp5041

ST_308: tmp5043 (17076)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17047  %tmp5043 = add i32 %tmp_15_201_1_2_2, %tmp_15_201_1_2_1

ST_308: tmp5044 (17077)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17048  %tmp5044 = add i32 %tmp_15_201_2_0_1, %tmp_15_201_2

ST_308: tmp5042 (17078)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17049  %tmp5042 = add i32 %tmp5043, %tmp5044

ST_308: tmp5039 (17079)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17050  %tmp5039 = add i32 %tmp5040, %tmp5042

ST_308: tmp5047 (17080)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17051  %tmp5047 = add i32 %tmp_15_201_2_1_1, %tmp_15_201_2_1

ST_308: tmp5046 (17081)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17052  %tmp5046 = add i32 %tmp_15_201_2_0_2, %tmp5047

ST_308: tmp5049 (17082)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17053  %tmp5049 = add i32 %tmp_15_201_2_2, %tmp_15_201_2_1_2

ST_308: tmp5050 (17083)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17054  %tmp5050 = add i32 %tmp_15_201_2_2_2, %tmp_15_201_2_2_1

ST_308: tmp5048 (17084)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17055  %tmp5048 = add i32 %tmp5049, %tmp5050

ST_308: tmp5045 (17085)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17056  %tmp5045 = add i32 %tmp5046, %tmp5048

ST_308: tmp5038 (17086)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17057  %tmp5038 = add i32 %tmp5039, %tmp5045

ST_308: result_3_201_2_2_2 (17087)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17058  %result_3_201_2_2_2 = add nsw i32 %tmp5026, %tmp5038

ST_308: A_0_load_612 (17091)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17062  %A_0_load_612 = load i32* %A_0_addr_612, align 4

ST_308: A_0_load_613 (17095)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17066  %A_0_load_613 = load i32* %A_0_addr_613, align 4

ST_308: A_1_load_612 (17103)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17074  %A_1_load_612 = load i32* %A_1_addr_612, align 4

ST_308: A_1_load_613 (17107)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17078  %A_1_load_613 = load i32* %A_1_addr_613, align 4

ST_308: tmp_15_202_2 (17113)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17084  %tmp_15_202_2 = mul nsw i32 %A_2_load_606, %B_2_load_63

ST_308: tmp_15_202_2_0_1 (17114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17085  %tmp_15_202_2_0_1 = mul nsw i32 %A_2_load_609, %B_2_load_64

ST_308: A_2_load_612 (17115)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17086  %A_2_load_612 = load i32* %A_2_addr_612, align 4

ST_308: A_2_load_613 (17119)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17090  %A_2_load_613 = load i32* %A_2_addr_613, align 4

ST_308: tmp5069 (17140)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17111  %tmp5069 = add i32 %tmp_15_202_2_0_1, %tmp_15_202_2


 <State 309>: 7.32ns
ST_309: tmp_219 (706)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:677  %tmp_219 = add i17 %tmp_14, 205

ST_309: tmp_221_cast (707)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:678  %tmp_221_cast = sext i17 %tmp_219 to i64

ST_309: A_0_addr_615 (708)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:679  %A_0_addr_615 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_221_cast

ST_309: A_1_addr_615 (968)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:939  %A_1_addr_615 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_221_cast

ST_309: A_2_addr_615 (1192)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1163  %A_2_addr_615 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_221_cast

ST_309: tmp_440 (1816)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1787  %tmp_440 = add i22 %tmp_239, 201

ST_309: tmp_442_cast (1817)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1788  %tmp_442_cast = sext i22 %tmp_440 to i64

ST_309: C_addr_201 (1818)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1789  %C_addr_201 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_442_cast

ST_309: tmp_894 (3639)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3610  %tmp_894 = add i17 %tmp_690, 204

ST_309: tmp_895_cast (3640)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3611  %tmp_895_cast = sext i17 %tmp_894 to i64

ST_309: A_0_addr_614 (3641)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3612  %A_0_addr_614 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_895_cast

ST_309: A_1_addr_614 (3903)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3874  %A_1_addr_614 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_895_cast

ST_309: A_2_addr_614 (4127)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4098  %A_2_addr_614 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_895_cast

ST_309: StgValue_19338 (17025)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:16996  store i32 %result_3_200_2_2_2, i32* %C_addr_200, align 4

ST_309: StgValue_19339 (17088)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17059  store i32 %result_3_201_2_2_2, i32* %C_addr_201, align 4

ST_309: tmp_15_201 (17089)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17060  %tmp_15_201 = mul nsw i32 %A_0_load_606, %B_0_load_63

ST_309: tmp_15_202_0_0_1 (17090)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17061  %tmp_15_202_0_0_1 = mul nsw i32 %A_0_load_609, %B_0_load_64

ST_309: A_0_load_612 (17091)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17062  %A_0_load_612 = load i32* %A_0_addr_612, align 4

ST_309: tmp_15_202_0_0_2 (17092)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17063  %tmp_15_202_0_0_2 = mul nsw i32 %A_0_load_612, %B_0_load_65

ST_309: tmp_15_202_0_1 (17093)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17064  %tmp_15_202_0_1 = mul nsw i32 %A_0_load_607, %B_0_load_66

ST_309: tmp_15_202_0_1_1 (17094)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17065  %tmp_15_202_0_1_1 = mul nsw i32 %A_0_load_610, %B_0_load_67

ST_309: A_0_load_613 (17095)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17066  %A_0_load_613 = load i32* %A_0_addr_613, align 4

ST_309: tmp_15_202_0_1_2 (17096)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17067  %tmp_15_202_0_1_2 = mul nsw i32 %A_0_load_613, %B_0_load_68

ST_309: A_0_load_614 (17099)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17070  %A_0_load_614 = load i32* %A_0_addr_614, align 4

ST_309: tmp_15_202_1 (17101)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17072  %tmp_15_202_1 = mul nsw i32 %A_1_load_606, %B_1_load_63

ST_309: tmp_15_202_1_0_1 (17102)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17073  %tmp_15_202_1_0_1 = mul nsw i32 %A_1_load_609, %B_1_load_64

ST_309: A_1_load_612 (17103)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17074  %A_1_load_612 = load i32* %A_1_addr_612, align 4

ST_309: tmp_15_202_1_0_2 (17104)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17075  %tmp_15_202_1_0_2 = mul nsw i32 %A_1_load_612, %B_1_load_65

ST_309: tmp_15_202_1_1 (17105)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17076  %tmp_15_202_1_1 = mul nsw i32 %A_1_load_607, %B_1_load_66

ST_309: A_1_load_613 (17107)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17078  %A_1_load_613 = load i32* %A_1_addr_613, align 4

ST_309: A_1_load_614 (17111)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17082  %A_1_load_614 = load i32* %A_1_addr_614, align 4

ST_309: A_2_load_612 (17115)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17086  %A_2_load_612 = load i32* %A_2_addr_612, align 4

ST_309: A_2_load_613 (17119)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17090  %A_2_load_613 = load i32* %A_2_addr_613, align 4

ST_309: A_2_load_614 (17123)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17094  %A_2_load_614 = load i32* %A_2_addr_614, align 4

ST_309: tmp5054 (17125)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17096  %tmp5054 = add i32 %tmp_15_202_0_0_2, %tmp_15_201

ST_309: tmp5053 (17126)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17097  %tmp5053 = add i32 %tmp_15_202_0_0_1, %tmp5054

ST_309: tmp5056 (17127)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17098  %tmp5056 = add i32 %tmp_15_202_0_1_2, %tmp_15_202_0_1_1

ST_309: tmp5055 (17128)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17099  %tmp5055 = add i32 %tmp_15_202_0_1, %tmp5056

ST_309: tmp5052 (17129)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17100  %tmp5052 = add i32 %tmp5053, %tmp5055

ST_309: tmp5061 (17132)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17103  %tmp5061 = add i32 %tmp_15_202_1_0_1, %tmp_15_202_1

ST_309: tmp5062 (17133)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17104  %tmp5062 = add i32 %tmp_15_202_1_1, %tmp_15_202_1_0_2

ST_309: tmp5060 (17134)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17105  %tmp5060 = add i32 %tmp5061, %tmp5062

ST_309: A_0_load_615 (17154)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17125  %A_0_load_615 = load i32* %A_0_addr_615, align 4

ST_309: A_1_load_615 (17166)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17137  %A_1_load_615 = load i32* %A_1_addr_615, align 4

ST_309: tmp_15_203_2 (17176)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17147  %tmp_15_203_2 = mul nsw i32 %A_2_load_609, %B_2_load_63

ST_309: tmp_15_203_2_0_1 (17177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17148  %tmp_15_203_2_0_1 = mul nsw i32 %A_2_load_612, %B_2_load_64

ST_309: A_2_load_615 (17178)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17149  %A_2_load_615 = load i32* %A_2_addr_615, align 4

ST_309: tmp5094 (17203)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17174  %tmp5094 = add i32 %tmp_15_203_2_0_1, %tmp_15_203_2


 <State 310>: 8.21ns
ST_310: tmp_669 (2508)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2479  %tmp_669 = add i17 %tmp_464, 205

ST_310: tmp_670_cast (2509)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2480  %tmp_670_cast = sext i17 %tmp_669 to i64

ST_310: A_0_addr_616 (2510)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2481  %A_0_addr_616 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_670_cast

ST_310: A_1_addr_616 (2770)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2741  %A_1_addr_616 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_670_cast

ST_310: A_2_addr_616 (2994)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2965  %A_2_addr_616 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_670_cast

ST_310: tmp_895 (3642)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3613  %tmp_895 = add i17 %tmp_690, 205

ST_310: tmp_896_cast (3643)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3614  %tmp_896_cast = sext i17 %tmp_895 to i64

ST_310: A_0_addr_617 (3644)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3615  %A_0_addr_617 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_896_cast

ST_310: A_1_addr_617 (3904)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3875  %A_1_addr_617 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_896_cast

ST_310: A_2_addr_617 (4128)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4099  %A_2_addr_617 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_896_cast

ST_310: StgValue_19383 (17088)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17059  store i32 %result_3_201_2_2_2, i32* %C_addr_201, align 4

ST_310: tmp_15_202_0_2 (17097)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17068  %tmp_15_202_0_2 = mul nsw i32 %A_0_load_608, %B_0_load_69

ST_310: tmp_15_202_0_2_1 (17098)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17069  %tmp_15_202_0_2_1 = mul nsw i32 %A_0_load_611, %B_0_load_70

ST_310: A_0_load_614 (17099)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17070  %A_0_load_614 = load i32* %A_0_addr_614, align 4

ST_310: tmp_15_202_0_2_2 (17100)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17071  %tmp_15_202_0_2_2 = mul nsw i32 %A_0_load_614, %B_0_load_71

ST_310: tmp_15_202_1_1_1 (17106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17077  %tmp_15_202_1_1_1 = mul nsw i32 %A_1_load_610, %B_1_load_67

ST_310: tmp_15_202_1_1_2 (17108)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17079  %tmp_15_202_1_1_2 = mul nsw i32 %A_1_load_613, %B_1_load_68

ST_310: tmp_15_202_1_2 (17109)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17080  %tmp_15_202_1_2 = mul nsw i32 %A_1_load_608, %B_1_load_69

ST_310: tmp_15_202_1_2_1 (17110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17081  %tmp_15_202_1_2_1 = mul nsw i32 %A_1_load_611, %B_1_load_70

ST_310: A_1_load_614 (17111)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17082  %A_1_load_614 = load i32* %A_1_addr_614, align 4

ST_310: tmp_15_202_1_2_2 (17112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17083  %tmp_15_202_1_2_2 = mul nsw i32 %A_1_load_614, %B_1_load_71

ST_310: tmp_15_202_2_0_2 (17116)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17087  %tmp_15_202_2_0_2 = mul nsw i32 %A_2_load_612, %B_2_load_65

ST_310: tmp_15_202_2_1 (17117)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17088  %tmp_15_202_2_1 = mul nsw i32 %A_2_load_607, %B_2_load_66

ST_310: tmp_15_202_2_1_1 (17118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17089  %tmp_15_202_2_1_1 = mul nsw i32 %A_2_load_610, %B_2_load_67

ST_310: tmp_15_202_2_1_2 (17120)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17091  %tmp_15_202_2_1_2 = mul nsw i32 %A_2_load_613, %B_2_load_68

ST_310: tmp_15_202_2_2 (17121)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17092  %tmp_15_202_2_2 = mul nsw i32 %A_2_load_608, %B_2_load_69

ST_310: tmp_15_202_2_2_1 (17122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17093  %tmp_15_202_2_2_1 = mul nsw i32 %A_2_load_611, %B_2_load_70

ST_310: A_2_load_614 (17123)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17094  %A_2_load_614 = load i32* %A_2_addr_614, align 4

ST_310: tmp_15_202_2_2_2 (17124)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17095  %tmp_15_202_2_2_2 = mul nsw i32 %A_2_load_614, %B_2_load_71

ST_310: tmp5059 (17130)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17101  %tmp5059 = add i32 %tmp_15_202_0_2_2, %tmp_15_202_0_2_1

ST_310: tmp5058 (17131)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17102  %tmp5058 = add i32 %tmp_15_202_0_2, %tmp5059

ST_310: tmp5057 (17135)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17106  %tmp5057 = add i32 %tmp5058, %tmp5060

ST_310: tmp5051 (17136)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17107  %tmp5051 = add i32 %tmp5052, %tmp5057

ST_310: tmp5066 (17137)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17108  %tmp5066 = add i32 %tmp_15_202_1_2, %tmp_15_202_1_1_2

ST_310: tmp5065 (17138)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17109  %tmp5065 = add i32 %tmp_15_202_1_1_1, %tmp5066

ST_310: tmp5068 (17139)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17110  %tmp5068 = add i32 %tmp_15_202_1_2_2, %tmp_15_202_1_2_1

ST_310: tmp5067 (17141)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17112  %tmp5067 = add i32 %tmp5068, %tmp5069

ST_310: tmp5064 (17142)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17113  %tmp5064 = add i32 %tmp5065, %tmp5067

ST_310: tmp5072 (17143)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17114  %tmp5072 = add i32 %tmp_15_202_2_1_1, %tmp_15_202_2_1

ST_310: tmp5071 (17144)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17115  %tmp5071 = add i32 %tmp_15_202_2_0_2, %tmp5072

ST_310: tmp5074 (17145)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17116  %tmp5074 = add i32 %tmp_15_202_2_2, %tmp_15_202_2_1_2

ST_310: tmp5075 (17146)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17117  %tmp5075 = add i32 %tmp_15_202_2_2_2, %tmp_15_202_2_2_1

ST_310: tmp5073 (17147)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17118  %tmp5073 = add i32 %tmp5074, %tmp5075

ST_310: tmp5070 (17148)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17119  %tmp5070 = add i32 %tmp5071, %tmp5073

ST_310: tmp5063 (17149)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17120  %tmp5063 = add i32 %tmp5064, %tmp5070

ST_310: result_3_202_2_2_2 (17150)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17121  %result_3_202_2_2_2 = add nsw i32 %tmp5051, %tmp5063

ST_310: A_0_load_615 (17154)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17125  %A_0_load_615 = load i32* %A_0_addr_615, align 4

ST_310: A_0_load_616 (17158)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17129  %A_0_load_616 = load i32* %A_0_addr_616, align 4

ST_310: A_0_load_617 (17162)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17133  %A_0_load_617 = load i32* %A_0_addr_617, align 4

ST_310: tmp_15_203_1 (17164)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17135  %tmp_15_203_1 = mul nsw i32 %A_1_load_609, %B_1_load_63

ST_310: tmp_15_203_1_0_1 (17165)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17136  %tmp_15_203_1_0_1 = mul nsw i32 %A_1_load_612, %B_1_load_64

ST_310: A_1_load_615 (17166)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17137  %A_1_load_615 = load i32* %A_1_addr_615, align 4

ST_310: tmp_15_203_1_0_2 (17167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17138  %tmp_15_203_1_0_2 = mul nsw i32 %A_1_load_615, %B_1_load_65

ST_310: tmp_15_203_1_1 (17168)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17139  %tmp_15_203_1_1 = mul nsw i32 %A_1_load_610, %B_1_load_66

ST_310: A_1_load_616 (17170)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17141  %A_1_load_616 = load i32* %A_1_addr_616, align 4

ST_310: A_1_load_617 (17174)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17145  %A_1_load_617 = load i32* %A_1_addr_617, align 4

ST_310: A_2_load_615 (17178)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17149  %A_2_load_615 = load i32* %A_2_addr_615, align 4

ST_310: A_2_load_616 (17182)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17153  %A_2_load_616 = load i32* %A_2_addr_616, align 4

ST_310: A_2_load_617 (17186)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17157  %A_2_load_617 = load i32* %A_2_addr_617, align 4

ST_310: tmp5086 (17195)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17166  %tmp5086 = add i32 %tmp_15_203_1_0_1, %tmp_15_203_1

ST_310: tmp5087 (17196)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17167  %tmp5087 = add i32 %tmp_15_203_1_1, %tmp_15_203_1_0_2

ST_310: tmp5085 (17197)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17168  %tmp5085 = add i32 %tmp5086, %tmp5087


 <State 311>: 8.21ns
ST_311: tmp_220 (709)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:680  %tmp_220 = add i17 %tmp_14, 206

ST_311: tmp_222_cast (710)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:681  %tmp_222_cast = sext i17 %tmp_220 to i64

ST_311: A_0_addr_618 (711)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:682  %A_0_addr_618 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_222_cast

ST_311: A_1_addr_618 (969)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:940  %A_1_addr_618 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_222_cast

ST_311: A_2_addr_618 (1193)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1164  %A_2_addr_618 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_222_cast

ST_311: tmp_441 (1819)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1790  %tmp_441 = add i22 %tmp_239, 202

ST_311: tmp_443_cast (1820)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1791  %tmp_443_cast = sext i22 %tmp_441 to i64

ST_311: C_addr_202 (1821)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1792  %C_addr_202 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_443_cast

ST_311: tmp_670 (2511)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2482  %tmp_670 = add i17 %tmp_464, 206

ST_311: tmp_671_cast (2512)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2483  %tmp_671_cast = sext i17 %tmp_670 to i64

ST_311: A_0_addr_619 (2513)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2484  %A_0_addr_619 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_671_cast

ST_311: A_1_addr_619 (2771)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2742  %A_1_addr_619 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_671_cast

ST_311: A_2_addr_619 (2995)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2966  %A_2_addr_619 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_671_cast

ST_311: StgValue_19448 (17151)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17122  store i32 %result_3_202_2_2_2, i32* %C_addr_202, align 4

ST_311: tmp_15_202 (17152)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17123  %tmp_15_202 = mul nsw i32 %A_0_load_609, %B_0_load_63

ST_311: tmp_15_203_0_0_1 (17153)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17124  %tmp_15_203_0_0_1 = mul nsw i32 %A_0_load_612, %B_0_load_64

ST_311: tmp_15_203_0_0_2 (17155)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17126  %tmp_15_203_0_0_2 = mul nsw i32 %A_0_load_615, %B_0_load_65

ST_311: tmp_15_203_0_1 (17156)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17127  %tmp_15_203_0_1 = mul nsw i32 %A_0_load_610, %B_0_load_66

ST_311: tmp_15_203_0_1_1 (17157)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17128  %tmp_15_203_0_1_1 = mul nsw i32 %A_0_load_613, %B_0_load_67

ST_311: A_0_load_616 (17158)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17129  %A_0_load_616 = load i32* %A_0_addr_616, align 4

ST_311: tmp_15_203_0_1_2 (17159)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17130  %tmp_15_203_0_1_2 = mul nsw i32 %A_0_load_616, %B_0_load_68

ST_311: tmp_15_203_0_2 (17160)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17131  %tmp_15_203_0_2 = mul nsw i32 %A_0_load_611, %B_0_load_69

ST_311: tmp_15_203_0_2_1 (17161)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17132  %tmp_15_203_0_2_1 = mul nsw i32 %A_0_load_614, %B_0_load_70

ST_311: A_0_load_617 (17162)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17133  %A_0_load_617 = load i32* %A_0_addr_617, align 4

ST_311: tmp_15_203_0_2_2 (17163)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17134  %tmp_15_203_0_2_2 = mul nsw i32 %A_0_load_617, %B_0_load_71

ST_311: tmp_15_203_1_1_1 (17169)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17140  %tmp_15_203_1_1_1 = mul nsw i32 %A_1_load_613, %B_1_load_67

ST_311: A_1_load_616 (17170)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17141  %A_1_load_616 = load i32* %A_1_addr_616, align 4

ST_311: tmp_15_203_1_1_2 (17171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17142  %tmp_15_203_1_1_2 = mul nsw i32 %A_1_load_616, %B_1_load_68

ST_311: tmp_15_203_1_2 (17172)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17143  %tmp_15_203_1_2 = mul nsw i32 %A_1_load_611, %B_1_load_69

ST_311: tmp_15_203_1_2_1 (17173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17144  %tmp_15_203_1_2_1 = mul nsw i32 %A_1_load_614, %B_1_load_70

ST_311: A_1_load_617 (17174)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17145  %A_1_load_617 = load i32* %A_1_addr_617, align 4

ST_311: tmp_15_203_1_2_2 (17175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17146  %tmp_15_203_1_2_2 = mul nsw i32 %A_1_load_617, %B_1_load_71

ST_311: tmp_15_203_2_0_2 (17179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17150  %tmp_15_203_2_0_2 = mul nsw i32 %A_2_load_615, %B_2_load_65

ST_311: tmp_15_203_2_1 (17180)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17151  %tmp_15_203_2_1 = mul nsw i32 %A_2_load_610, %B_2_load_66

ST_311: tmp_15_203_2_1_1 (17181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17152  %tmp_15_203_2_1_1 = mul nsw i32 %A_2_load_613, %B_2_load_67

ST_311: A_2_load_616 (17182)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17153  %A_2_load_616 = load i32* %A_2_addr_616, align 4

ST_311: tmp_15_203_2_1_2 (17183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17154  %tmp_15_203_2_1_2 = mul nsw i32 %A_2_load_616, %B_2_load_68

ST_311: tmp_15_203_2_2 (17184)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17155  %tmp_15_203_2_2 = mul nsw i32 %A_2_load_611, %B_2_load_69

ST_311: tmp_15_203_2_2_1 (17185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17156  %tmp_15_203_2_2_1 = mul nsw i32 %A_2_load_614, %B_2_load_70

ST_311: A_2_load_617 (17186)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17157  %A_2_load_617 = load i32* %A_2_addr_617, align 4

ST_311: tmp_15_203_2_2_2 (17187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17158  %tmp_15_203_2_2_2 = mul nsw i32 %A_2_load_617, %B_2_load_71

ST_311: tmp5079 (17188)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17159  %tmp5079 = add i32 %tmp_15_203_0_0_2, %tmp_15_202

ST_311: tmp5078 (17189)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17160  %tmp5078 = add i32 %tmp_15_203_0_0_1, %tmp5079

ST_311: tmp5081 (17190)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17161  %tmp5081 = add i32 %tmp_15_203_0_1_2, %tmp_15_203_0_1_1

ST_311: tmp5080 (17191)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17162  %tmp5080 = add i32 %tmp_15_203_0_1, %tmp5081

ST_311: tmp5077 (17192)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17163  %tmp5077 = add i32 %tmp5078, %tmp5080

ST_311: tmp5084 (17193)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17164  %tmp5084 = add i32 %tmp_15_203_0_2_2, %tmp_15_203_0_2_1

ST_311: tmp5083 (17194)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17165  %tmp5083 = add i32 %tmp_15_203_0_2, %tmp5084

ST_311: tmp5082 (17198)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17169  %tmp5082 = add i32 %tmp5083, %tmp5085

ST_311: tmp5076 (17199)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17170  %tmp5076 = add i32 %tmp5077, %tmp5082

ST_311: tmp5091 (17200)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17171  %tmp5091 = add i32 %tmp_15_203_1_2, %tmp_15_203_1_1_2

ST_311: tmp5090 (17201)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17172  %tmp5090 = add i32 %tmp_15_203_1_1_1, %tmp5091

ST_311: tmp5093 (17202)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17173  %tmp5093 = add i32 %tmp_15_203_1_2_2, %tmp_15_203_1_2_1

ST_311: tmp5092 (17204)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17175  %tmp5092 = add i32 %tmp5093, %tmp5094

ST_311: tmp5089 (17205)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17176  %tmp5089 = add i32 %tmp5090, %tmp5092

ST_311: tmp5097 (17206)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17177  %tmp5097 = add i32 %tmp_15_203_2_1_1, %tmp_15_203_2_1

ST_311: tmp5096 (17207)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17178  %tmp5096 = add i32 %tmp_15_203_2_0_2, %tmp5097

ST_311: tmp5099 (17208)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17179  %tmp5099 = add i32 %tmp_15_203_2_2, %tmp_15_203_2_1_2

ST_311: tmp5100 (17209)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17180  %tmp5100 = add i32 %tmp_15_203_2_2_2, %tmp_15_203_2_2_1

ST_311: tmp5098 (17210)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17181  %tmp5098 = add i32 %tmp5099, %tmp5100

ST_311: tmp5095 (17211)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17182  %tmp5095 = add i32 %tmp5096, %tmp5098

ST_311: tmp5088 (17212)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17183  %tmp5088 = add i32 %tmp5089, %tmp5095

ST_311: result_3_203_2_2_2 (17213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17184  %result_3_203_2_2_2 = add nsw i32 %tmp5076, %tmp5088

ST_311: A_0_load_618 (17217)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17188  %A_0_load_618 = load i32* %A_0_addr_618, align 4

ST_311: A_0_load_619 (17221)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17192  %A_0_load_619 = load i32* %A_0_addr_619, align 4

ST_311: A_1_load_618 (17229)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17200  %A_1_load_618 = load i32* %A_1_addr_618, align 4

ST_311: A_1_load_619 (17233)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17204  %A_1_load_619 = load i32* %A_1_addr_619, align 4

ST_311: A_2_load_618 (17241)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17212  %A_2_load_618 = load i32* %A_2_addr_618, align 4

ST_311: A_2_load_619 (17245)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17216  %A_2_load_619 = load i32* %A_2_addr_619, align 4


 <State 312>: 7.32ns
ST_312: tmp_221 (712)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:683  %tmp_221 = add i17 %tmp_14, 207

ST_312: tmp_223_cast (713)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:684  %tmp_223_cast = sext i17 %tmp_221 to i64

ST_312: A_0_addr_621 (714)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:685  %A_0_addr_621 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_223_cast

ST_312: A_1_addr_621 (970)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:941  %A_1_addr_621 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_223_cast

ST_312: A_2_addr_621 (1194)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1165  %A_2_addr_621 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_223_cast

ST_312: tmp_442 (1822)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1793  %tmp_442 = add i22 %tmp_239, 203

ST_312: tmp_444_cast (1823)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1794  %tmp_444_cast = sext i22 %tmp_442 to i64

ST_312: C_addr_203 (1824)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1795  %C_addr_203 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_444_cast

ST_312: tmp_896 (3645)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3616  %tmp_896 = add i17 %tmp_690, 206

ST_312: tmp_897_cast (3646)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3617  %tmp_897_cast = sext i17 %tmp_896 to i64

ST_312: A_0_addr_620 (3647)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3618  %A_0_addr_620 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_897_cast

ST_312: A_1_addr_620 (3905)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3876  %A_1_addr_620 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_897_cast

ST_312: A_2_addr_620 (4129)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4100  %A_2_addr_620 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_897_cast

ST_312: StgValue_19517 (17151)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17122  store i32 %result_3_202_2_2_2, i32* %C_addr_202, align 4

ST_312: StgValue_19518 (17214)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17185  store i32 %result_3_203_2_2_2, i32* %C_addr_203, align 4

ST_312: tmp_15_203 (17215)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17186  %tmp_15_203 = mul nsw i32 %A_0_load_612, %B_0_load_63

ST_312: tmp_15_204_0_0_1 (17216)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17187  %tmp_15_204_0_0_1 = mul nsw i32 %A_0_load_615, %B_0_load_64

ST_312: A_0_load_618 (17217)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17188  %A_0_load_618 = load i32* %A_0_addr_618, align 4

ST_312: tmp_15_204_0_0_2 (17218)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17189  %tmp_15_204_0_0_2 = mul nsw i32 %A_0_load_618, %B_0_load_65

ST_312: tmp_15_204_0_1 (17219)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17190  %tmp_15_204_0_1 = mul nsw i32 %A_0_load_613, %B_0_load_66

ST_312: tmp_15_204_0_1_1 (17220)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17191  %tmp_15_204_0_1_1 = mul nsw i32 %A_0_load_616, %B_0_load_67

ST_312: A_0_load_619 (17221)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17192  %A_0_load_619 = load i32* %A_0_addr_619, align 4

ST_312: tmp_15_204_0_1_2 (17222)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17193  %tmp_15_204_0_1_2 = mul nsw i32 %A_0_load_619, %B_0_load_68

ST_312: A_0_load_620 (17225)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17196  %A_0_load_620 = load i32* %A_0_addr_620, align 4

ST_312: tmp_15_204_1 (17227)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17198  %tmp_15_204_1 = mul nsw i32 %A_1_load_612, %B_1_load_63

ST_312: tmp_15_204_1_0_1 (17228)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17199  %tmp_15_204_1_0_1 = mul nsw i32 %A_1_load_615, %B_1_load_64

ST_312: A_1_load_618 (17229)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17200  %A_1_load_618 = load i32* %A_1_addr_618, align 4

ST_312: tmp_15_204_1_0_2 (17230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17201  %tmp_15_204_1_0_2 = mul nsw i32 %A_1_load_618, %B_1_load_65

ST_312: tmp_15_204_1_1 (17231)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17202  %tmp_15_204_1_1 = mul nsw i32 %A_1_load_613, %B_1_load_66

ST_312: A_1_load_619 (17233)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17204  %A_1_load_619 = load i32* %A_1_addr_619, align 4

ST_312: A_1_load_620 (17237)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17208  %A_1_load_620 = load i32* %A_1_addr_620, align 4

ST_312: A_2_load_618 (17241)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17212  %A_2_load_618 = load i32* %A_2_addr_618, align 4

ST_312: A_2_load_619 (17245)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17216  %A_2_load_619 = load i32* %A_2_addr_619, align 4

ST_312: A_2_load_620 (17249)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17220  %A_2_load_620 = load i32* %A_2_addr_620, align 4

ST_312: tmp5104 (17251)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17222  %tmp5104 = add i32 %tmp_15_204_0_0_2, %tmp_15_203

ST_312: tmp5103 (17252)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17223  %tmp5103 = add i32 %tmp_15_204_0_0_1, %tmp5104

ST_312: tmp5106 (17253)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17224  %tmp5106 = add i32 %tmp_15_204_0_1_2, %tmp_15_204_0_1_1

ST_312: tmp5105 (17254)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17225  %tmp5105 = add i32 %tmp_15_204_0_1, %tmp5106

ST_312: tmp5102 (17255)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17226  %tmp5102 = add i32 %tmp5103, %tmp5105

ST_312: tmp5111 (17258)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17229  %tmp5111 = add i32 %tmp_15_204_1_0_1, %tmp_15_204_1

ST_312: tmp5112 (17259)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17230  %tmp5112 = add i32 %tmp_15_204_1_1, %tmp_15_204_1_0_2

ST_312: tmp5110 (17260)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17231  %tmp5110 = add i32 %tmp5111, %tmp5112

ST_312: A_0_load_621 (17280)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17251  %A_0_load_621 = load i32* %A_0_addr_621, align 4

ST_312: A_1_load_621 (17292)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17263  %A_1_load_621 = load i32* %A_1_addr_621, align 4

ST_312: A_2_load_621 (17304)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17275  %A_2_load_621 = load i32* %A_2_addr_621, align 4


 <State 313>: 8.21ns
ST_313: tmp_671 (2514)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2485  %tmp_671 = add i17 %tmp_464, 207

ST_313: tmp_672_cast (2515)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2486  %tmp_672_cast = sext i17 %tmp_671 to i64

ST_313: A_0_addr_622 (2516)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2487  %A_0_addr_622 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_672_cast

ST_313: A_1_addr_622 (2772)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2743  %A_1_addr_622 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_672_cast

ST_313: A_2_addr_622 (2996)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2967  %A_2_addr_622 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_672_cast

ST_313: tmp_897 (3648)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3619  %tmp_897 = add i17 %tmp_690, 207

ST_313: tmp_898_cast (3649)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3620  %tmp_898_cast = sext i17 %tmp_897 to i64

ST_313: A_0_addr_623 (3650)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3621  %A_0_addr_623 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_898_cast

ST_313: A_1_addr_623 (3906)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3877  %A_1_addr_623 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_898_cast

ST_313: A_2_addr_623 (4130)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4101  %A_2_addr_623 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_898_cast

ST_313: StgValue_19559 (17214)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17185  store i32 %result_3_203_2_2_2, i32* %C_addr_203, align 4

ST_313: tmp_15_204_0_2 (17223)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17194  %tmp_15_204_0_2 = mul nsw i32 %A_0_load_614, %B_0_load_69

ST_313: tmp_15_204_0_2_1 (17224)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17195  %tmp_15_204_0_2_1 = mul nsw i32 %A_0_load_617, %B_0_load_70

ST_313: A_0_load_620 (17225)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17196  %A_0_load_620 = load i32* %A_0_addr_620, align 4

ST_313: tmp_15_204_0_2_2 (17226)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17197  %tmp_15_204_0_2_2 = mul nsw i32 %A_0_load_620, %B_0_load_71

ST_313: tmp_15_204_1_1_1 (17232)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17203  %tmp_15_204_1_1_1 = mul nsw i32 %A_1_load_616, %B_1_load_67

ST_313: tmp_15_204_1_1_2 (17234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17205  %tmp_15_204_1_1_2 = mul nsw i32 %A_1_load_619, %B_1_load_68

ST_313: tmp_15_204_1_2 (17235)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17206  %tmp_15_204_1_2 = mul nsw i32 %A_1_load_614, %B_1_load_69

ST_313: tmp_15_204_1_2_1 (17236)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17207  %tmp_15_204_1_2_1 = mul nsw i32 %A_1_load_617, %B_1_load_70

ST_313: A_1_load_620 (17237)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17208  %A_1_load_620 = load i32* %A_1_addr_620, align 4

ST_313: tmp_15_204_1_2_2 (17238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17209  %tmp_15_204_1_2_2 = mul nsw i32 %A_1_load_620, %B_1_load_71

ST_313: tmp_15_204_2 (17239)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17210  %tmp_15_204_2 = mul nsw i32 %A_2_load_612, %B_2_load_63

ST_313: tmp_15_204_2_0_1 (17240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17211  %tmp_15_204_2_0_1 = mul nsw i32 %A_2_load_615, %B_2_load_64

ST_313: tmp_15_204_2_0_2 (17242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17213  %tmp_15_204_2_0_2 = mul nsw i32 %A_2_load_618, %B_2_load_65

ST_313: tmp_15_204_2_1 (17243)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17214  %tmp_15_204_2_1 = mul nsw i32 %A_2_load_613, %B_2_load_66

ST_313: tmp_15_204_2_1_1 (17244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17215  %tmp_15_204_2_1_1 = mul nsw i32 %A_2_load_616, %B_2_load_67

ST_313: tmp_15_204_2_1_2 (17246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17217  %tmp_15_204_2_1_2 = mul nsw i32 %A_2_load_619, %B_2_load_68

ST_313: tmp_15_204_2_2 (17247)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17218  %tmp_15_204_2_2 = mul nsw i32 %A_2_load_614, %B_2_load_69

ST_313: tmp_15_204_2_2_1 (17248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17219  %tmp_15_204_2_2_1 = mul nsw i32 %A_2_load_617, %B_2_load_70

ST_313: A_2_load_620 (17249)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17220  %A_2_load_620 = load i32* %A_2_addr_620, align 4

ST_313: tmp_15_204_2_2_2 (17250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17221  %tmp_15_204_2_2_2 = mul nsw i32 %A_2_load_620, %B_2_load_71

ST_313: tmp5109 (17256)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17227  %tmp5109 = add i32 %tmp_15_204_0_2_2, %tmp_15_204_0_2_1

ST_313: tmp5108 (17257)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17228  %tmp5108 = add i32 %tmp_15_204_0_2, %tmp5109

ST_313: tmp5107 (17261)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17232  %tmp5107 = add i32 %tmp5108, %tmp5110

ST_313: tmp5101 (17262)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17233  %tmp5101 = add i32 %tmp5102, %tmp5107

ST_313: tmp5116 (17263)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17234  %tmp5116 = add i32 %tmp_15_204_1_2, %tmp_15_204_1_1_2

ST_313: tmp5115 (17264)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17235  %tmp5115 = add i32 %tmp_15_204_1_1_1, %tmp5116

ST_313: tmp5118 (17265)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17236  %tmp5118 = add i32 %tmp_15_204_1_2_2, %tmp_15_204_1_2_1

ST_313: tmp5119 (17266)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17237  %tmp5119 = add i32 %tmp_15_204_2_0_1, %tmp_15_204_2

ST_313: tmp5117 (17267)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17238  %tmp5117 = add i32 %tmp5118, %tmp5119

ST_313: tmp5114 (17268)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17239  %tmp5114 = add i32 %tmp5115, %tmp5117

ST_313: tmp5122 (17269)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17240  %tmp5122 = add i32 %tmp_15_204_2_1_1, %tmp_15_204_2_1

ST_313: tmp5121 (17270)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17241  %tmp5121 = add i32 %tmp_15_204_2_0_2, %tmp5122

ST_313: tmp5124 (17271)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17242  %tmp5124 = add i32 %tmp_15_204_2_2, %tmp_15_204_2_1_2

ST_313: tmp5125 (17272)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17243  %tmp5125 = add i32 %tmp_15_204_2_2_2, %tmp_15_204_2_2_1

ST_313: tmp5123 (17273)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17244  %tmp5123 = add i32 %tmp5124, %tmp5125

ST_313: tmp5120 (17274)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17245  %tmp5120 = add i32 %tmp5121, %tmp5123

ST_313: tmp5113 (17275)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17246  %tmp5113 = add i32 %tmp5114, %tmp5120

ST_313: result_3_204_2_2_2 (17276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17247  %result_3_204_2_2_2 = add nsw i32 %tmp5101, %tmp5113

ST_313: A_0_load_621 (17280)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17251  %A_0_load_621 = load i32* %A_0_addr_621, align 4

ST_313: A_0_load_622 (17284)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17255  %A_0_load_622 = load i32* %A_0_addr_622, align 4

ST_313: A_0_load_623 (17288)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17259  %A_0_load_623 = load i32* %A_0_addr_623, align 4

ST_313: tmp_15_205_1 (17290)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17261  %tmp_15_205_1 = mul nsw i32 %A_1_load_615, %B_1_load_63

ST_313: tmp_15_205_1_0_1 (17291)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17262  %tmp_15_205_1_0_1 = mul nsw i32 %A_1_load_618, %B_1_load_64

ST_313: A_1_load_621 (17292)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17263  %A_1_load_621 = load i32* %A_1_addr_621, align 4

ST_313: tmp_15_205_1_0_2 (17293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17264  %tmp_15_205_1_0_2 = mul nsw i32 %A_1_load_621, %B_1_load_65

ST_313: tmp_15_205_1_1 (17294)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17265  %tmp_15_205_1_1 = mul nsw i32 %A_1_load_616, %B_1_load_66

ST_313: A_1_load_622 (17296)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17267  %A_1_load_622 = load i32* %A_1_addr_622, align 4

ST_313: A_1_load_623 (17300)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17271  %A_1_load_623 = load i32* %A_1_addr_623, align 4

ST_313: A_2_load_621 (17304)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17275  %A_2_load_621 = load i32* %A_2_addr_621, align 4

ST_313: A_2_load_622 (17308)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17279  %A_2_load_622 = load i32* %A_2_addr_622, align 4

ST_313: A_2_load_623 (17312)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17283  %A_2_load_623 = load i32* %A_2_addr_623, align 4

ST_313: tmp5136 (17321)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17292  %tmp5136 = add i32 %tmp_15_205_1_0_1, %tmp_15_205_1

ST_313: tmp5137 (17322)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17293  %tmp5137 = add i32 %tmp_15_205_1_1, %tmp_15_205_1_0_2

ST_313: tmp5135 (17323)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17294  %tmp5135 = add i32 %tmp5136, %tmp5137


 <State 314>: 8.21ns
ST_314: tmp_222 (715)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:686  %tmp_222 = add i17 %tmp_14, 208

ST_314: tmp_224_cast (716)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:687  %tmp_224_cast = sext i17 %tmp_222 to i64

ST_314: A_0_addr_624 (717)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:688  %A_0_addr_624 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_224_cast

ST_314: A_1_addr_624 (971)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:942  %A_1_addr_624 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_224_cast

ST_314: A_2_addr_624 (1195)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1166  %A_2_addr_624 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_224_cast

ST_314: tmp_443 (1825)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1796  %tmp_443 = add i22 %tmp_239, 204

ST_314: tmp_445_cast (1826)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1797  %tmp_445_cast = sext i22 %tmp_443 to i64

ST_314: C_addr_204 (1827)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1798  %C_addr_204 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_445_cast

ST_314: tmp_672 (2517)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2488  %tmp_672 = add i17 %tmp_464, 208

ST_314: tmp_673_cast (2518)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2489  %tmp_673_cast = sext i17 %tmp_672 to i64

ST_314: A_0_addr_625 (2519)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2490  %A_0_addr_625 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_673_cast

ST_314: A_1_addr_625 (2773)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2744  %A_1_addr_625 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_673_cast

ST_314: A_2_addr_625 (2997)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2968  %A_2_addr_625 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_673_cast

ST_314: StgValue_19627 (17277)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17248  store i32 %result_3_204_2_2_2, i32* %C_addr_204, align 4

ST_314: tmp_15_204 (17278)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17249  %tmp_15_204 = mul nsw i32 %A_0_load_615, %B_0_load_63

ST_314: tmp_15_205_0_0_1 (17279)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17250  %tmp_15_205_0_0_1 = mul nsw i32 %A_0_load_618, %B_0_load_64

ST_314: tmp_15_205_0_0_2 (17281)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17252  %tmp_15_205_0_0_2 = mul nsw i32 %A_0_load_621, %B_0_load_65

ST_314: tmp_15_205_0_1 (17282)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17253  %tmp_15_205_0_1 = mul nsw i32 %A_0_load_616, %B_0_load_66

ST_314: tmp_15_205_0_1_1 (17283)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17254  %tmp_15_205_0_1_1 = mul nsw i32 %A_0_load_619, %B_0_load_67

ST_314: A_0_load_622 (17284)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17255  %A_0_load_622 = load i32* %A_0_addr_622, align 4

ST_314: tmp_15_205_0_1_2 (17285)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17256  %tmp_15_205_0_1_2 = mul nsw i32 %A_0_load_622, %B_0_load_68

ST_314: tmp_15_205_0_2 (17286)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17257  %tmp_15_205_0_2 = mul nsw i32 %A_0_load_617, %B_0_load_69

ST_314: tmp_15_205_0_2_1 (17287)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17258  %tmp_15_205_0_2_1 = mul nsw i32 %A_0_load_620, %B_0_load_70

ST_314: A_0_load_623 (17288)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17259  %A_0_load_623 = load i32* %A_0_addr_623, align 4

ST_314: tmp_15_205_0_2_2 (17289)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17260  %tmp_15_205_0_2_2 = mul nsw i32 %A_0_load_623, %B_0_load_71

ST_314: tmp_15_205_1_1_1 (17295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17266  %tmp_15_205_1_1_1 = mul nsw i32 %A_1_load_619, %B_1_load_67

ST_314: A_1_load_622 (17296)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17267  %A_1_load_622 = load i32* %A_1_addr_622, align 4

ST_314: tmp_15_205_1_1_2 (17297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17268  %tmp_15_205_1_1_2 = mul nsw i32 %A_1_load_622, %B_1_load_68

ST_314: tmp_15_205_1_2 (17298)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17269  %tmp_15_205_1_2 = mul nsw i32 %A_1_load_617, %B_1_load_69

ST_314: tmp_15_205_1_2_1 (17299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17270  %tmp_15_205_1_2_1 = mul nsw i32 %A_1_load_620, %B_1_load_70

ST_314: A_1_load_623 (17300)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17271  %A_1_load_623 = load i32* %A_1_addr_623, align 4

ST_314: tmp_15_205_1_2_2 (17301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17272  %tmp_15_205_1_2_2 = mul nsw i32 %A_1_load_623, %B_1_load_71

ST_314: tmp_15_205_2 (17302)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17273  %tmp_15_205_2 = mul nsw i32 %A_2_load_615, %B_2_load_63

ST_314: tmp_15_205_2_0_1 (17303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17274  %tmp_15_205_2_0_1 = mul nsw i32 %A_2_load_618, %B_2_load_64

ST_314: tmp_15_205_2_0_2 (17305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17276  %tmp_15_205_2_0_2 = mul nsw i32 %A_2_load_621, %B_2_load_65

ST_314: tmp_15_205_2_1 (17306)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17277  %tmp_15_205_2_1 = mul nsw i32 %A_2_load_616, %B_2_load_66

ST_314: tmp_15_205_2_1_1 (17307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17278  %tmp_15_205_2_1_1 = mul nsw i32 %A_2_load_619, %B_2_load_67

ST_314: A_2_load_622 (17308)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17279  %A_2_load_622 = load i32* %A_2_addr_622, align 4

ST_314: tmp_15_205_2_1_2 (17309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17280  %tmp_15_205_2_1_2 = mul nsw i32 %A_2_load_622, %B_2_load_68

ST_314: tmp_15_205_2_2 (17310)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17281  %tmp_15_205_2_2 = mul nsw i32 %A_2_load_617, %B_2_load_69

ST_314: tmp_15_205_2_2_1 (17311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17282  %tmp_15_205_2_2_1 = mul nsw i32 %A_2_load_620, %B_2_load_70

ST_314: A_2_load_623 (17312)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17283  %A_2_load_623 = load i32* %A_2_addr_623, align 4

ST_314: tmp_15_205_2_2_2 (17313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17284  %tmp_15_205_2_2_2 = mul nsw i32 %A_2_load_623, %B_2_load_71

ST_314: tmp5129 (17314)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17285  %tmp5129 = add i32 %tmp_15_205_0_0_2, %tmp_15_204

ST_314: tmp5128 (17315)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17286  %tmp5128 = add i32 %tmp_15_205_0_0_1, %tmp5129

ST_314: tmp5131 (17316)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17287  %tmp5131 = add i32 %tmp_15_205_0_1_2, %tmp_15_205_0_1_1

ST_314: tmp5130 (17317)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17288  %tmp5130 = add i32 %tmp_15_205_0_1, %tmp5131

ST_314: tmp5127 (17318)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17289  %tmp5127 = add i32 %tmp5128, %tmp5130

ST_314: tmp5134 (17319)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17290  %tmp5134 = add i32 %tmp_15_205_0_2_2, %tmp_15_205_0_2_1

ST_314: tmp5133 (17320)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17291  %tmp5133 = add i32 %tmp_15_205_0_2, %tmp5134

ST_314: tmp5132 (17324)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17295  %tmp5132 = add i32 %tmp5133, %tmp5135

ST_314: tmp5126 (17325)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17296  %tmp5126 = add i32 %tmp5127, %tmp5132

ST_314: tmp5141 (17326)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17297  %tmp5141 = add i32 %tmp_15_205_1_2, %tmp_15_205_1_1_2

ST_314: tmp5140 (17327)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17298  %tmp5140 = add i32 %tmp_15_205_1_1_1, %tmp5141

ST_314: tmp5143 (17328)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17299  %tmp5143 = add i32 %tmp_15_205_1_2_2, %tmp_15_205_1_2_1

ST_314: tmp5144 (17329)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17300  %tmp5144 = add i32 %tmp_15_205_2_0_1, %tmp_15_205_2

ST_314: tmp5142 (17330)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17301  %tmp5142 = add i32 %tmp5143, %tmp5144

ST_314: tmp5139 (17331)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17302  %tmp5139 = add i32 %tmp5140, %tmp5142

ST_314: tmp5147 (17332)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17303  %tmp5147 = add i32 %tmp_15_205_2_1_1, %tmp_15_205_2_1

ST_314: tmp5146 (17333)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17304  %tmp5146 = add i32 %tmp_15_205_2_0_2, %tmp5147

ST_314: tmp5149 (17334)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17305  %tmp5149 = add i32 %tmp_15_205_2_2, %tmp_15_205_2_1_2

ST_314: tmp5150 (17335)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17306  %tmp5150 = add i32 %tmp_15_205_2_2_2, %tmp_15_205_2_2_1

ST_314: tmp5148 (17336)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17307  %tmp5148 = add i32 %tmp5149, %tmp5150

ST_314: tmp5145 (17337)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17308  %tmp5145 = add i32 %tmp5146, %tmp5148

ST_314: tmp5138 (17338)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17309  %tmp5138 = add i32 %tmp5139, %tmp5145

ST_314: result_3_205_2_2_2 (17339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17310  %result_3_205_2_2_2 = add nsw i32 %tmp5126, %tmp5138

ST_314: A_0_load_624 (17343)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17314  %A_0_load_624 = load i32* %A_0_addr_624, align 4

ST_314: A_0_load_625 (17347)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17318  %A_0_load_625 = load i32* %A_0_addr_625, align 4

ST_314: A_1_load_624 (17355)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17326  %A_1_load_624 = load i32* %A_1_addr_624, align 4

ST_314: A_1_load_625 (17359)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17330  %A_1_load_625 = load i32* %A_1_addr_625, align 4

ST_314: tmp_15_206_2 (17365)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17336  %tmp_15_206_2 = mul nsw i32 %A_2_load_618, %B_2_load_63

ST_314: tmp_15_206_2_0_1 (17366)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17337  %tmp_15_206_2_0_1 = mul nsw i32 %A_2_load_621, %B_2_load_64

ST_314: A_2_load_624 (17367)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17338  %A_2_load_624 = load i32* %A_2_addr_624, align 4

ST_314: A_2_load_625 (17371)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17342  %A_2_load_625 = load i32* %A_2_addr_625, align 4

ST_314: tmp5169 (17392)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17363  %tmp5169 = add i32 %tmp_15_206_2_0_1, %tmp_15_206_2


 <State 315>: 7.32ns
ST_315: tmp_223 (718)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:689  %tmp_223 = add i17 %tmp_14, 209

ST_315: tmp_225_cast (719)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:690  %tmp_225_cast = sext i17 %tmp_223 to i64

ST_315: A_0_addr_627 (720)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:691  %A_0_addr_627 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_225_cast

ST_315: A_1_addr_627 (972)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:943  %A_1_addr_627 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_225_cast

ST_315: A_2_addr_627 (1196)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1167  %A_2_addr_627 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_225_cast

ST_315: tmp_444 (1828)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1799  %tmp_444 = add i22 %tmp_239, 205

ST_315: tmp_446_cast (1829)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1800  %tmp_446_cast = sext i22 %tmp_444 to i64

ST_315: C_addr_205 (1830)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1801  %C_addr_205 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_446_cast

ST_315: tmp_898 (3651)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3622  %tmp_898 = add i17 %tmp_690, 208

ST_315: tmp_899_cast (3652)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3623  %tmp_899_cast = sext i17 %tmp_898 to i64

ST_315: A_0_addr_626 (3653)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3624  %A_0_addr_626 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_899_cast

ST_315: A_1_addr_626 (3907)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3878  %A_1_addr_626 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_899_cast

ST_315: A_2_addr_626 (4131)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4102  %A_2_addr_626 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_899_cast

ST_315: StgValue_19702 (17277)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17248  store i32 %result_3_204_2_2_2, i32* %C_addr_204, align 4

ST_315: StgValue_19703 (17340)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17311  store i32 %result_3_205_2_2_2, i32* %C_addr_205, align 4

ST_315: tmp_15_205 (17341)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17312  %tmp_15_205 = mul nsw i32 %A_0_load_618, %B_0_load_63

ST_315: tmp_15_206_0_0_1 (17342)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17313  %tmp_15_206_0_0_1 = mul nsw i32 %A_0_load_621, %B_0_load_64

ST_315: A_0_load_624 (17343)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17314  %A_0_load_624 = load i32* %A_0_addr_624, align 4

ST_315: tmp_15_206_0_0_2 (17344)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17315  %tmp_15_206_0_0_2 = mul nsw i32 %A_0_load_624, %B_0_load_65

ST_315: tmp_15_206_0_1 (17345)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17316  %tmp_15_206_0_1 = mul nsw i32 %A_0_load_619, %B_0_load_66

ST_315: tmp_15_206_0_1_1 (17346)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17317  %tmp_15_206_0_1_1 = mul nsw i32 %A_0_load_622, %B_0_load_67

ST_315: A_0_load_625 (17347)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17318  %A_0_load_625 = load i32* %A_0_addr_625, align 4

ST_315: tmp_15_206_0_1_2 (17348)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17319  %tmp_15_206_0_1_2 = mul nsw i32 %A_0_load_625, %B_0_load_68

ST_315: A_0_load_626 (17351)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17322  %A_0_load_626 = load i32* %A_0_addr_626, align 4

ST_315: tmp_15_206_1 (17353)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17324  %tmp_15_206_1 = mul nsw i32 %A_1_load_618, %B_1_load_63

ST_315: tmp_15_206_1_0_1 (17354)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17325  %tmp_15_206_1_0_1 = mul nsw i32 %A_1_load_621, %B_1_load_64

ST_315: A_1_load_624 (17355)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17326  %A_1_load_624 = load i32* %A_1_addr_624, align 4

ST_315: tmp_15_206_1_0_2 (17356)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17327  %tmp_15_206_1_0_2 = mul nsw i32 %A_1_load_624, %B_1_load_65

ST_315: tmp_15_206_1_1 (17357)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17328  %tmp_15_206_1_1 = mul nsw i32 %A_1_load_619, %B_1_load_66

ST_315: A_1_load_625 (17359)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17330  %A_1_load_625 = load i32* %A_1_addr_625, align 4

ST_315: A_1_load_626 (17363)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17334  %A_1_load_626 = load i32* %A_1_addr_626, align 4

ST_315: A_2_load_624 (17367)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17338  %A_2_load_624 = load i32* %A_2_addr_624, align 4

ST_315: A_2_load_625 (17371)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17342  %A_2_load_625 = load i32* %A_2_addr_625, align 4

ST_315: A_2_load_626 (17375)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17346  %A_2_load_626 = load i32* %A_2_addr_626, align 4

ST_315: tmp5154 (17377)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17348  %tmp5154 = add i32 %tmp_15_206_0_0_2, %tmp_15_205

ST_315: tmp5153 (17378)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17349  %tmp5153 = add i32 %tmp_15_206_0_0_1, %tmp5154

ST_315: tmp5156 (17379)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17350  %tmp5156 = add i32 %tmp_15_206_0_1_2, %tmp_15_206_0_1_1

ST_315: tmp5155 (17380)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17351  %tmp5155 = add i32 %tmp_15_206_0_1, %tmp5156

ST_315: tmp5152 (17381)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17352  %tmp5152 = add i32 %tmp5153, %tmp5155

ST_315: tmp5161 (17384)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17355  %tmp5161 = add i32 %tmp_15_206_1_0_1, %tmp_15_206_1

ST_315: tmp5162 (17385)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17356  %tmp5162 = add i32 %tmp_15_206_1_1, %tmp_15_206_1_0_2

ST_315: tmp5160 (17386)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17357  %tmp5160 = add i32 %tmp5161, %tmp5162

ST_315: tmp_15_206 (17404)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17375  %tmp_15_206 = mul nsw i32 %A_0_load_621, %B_0_load_63

ST_315: A_0_load_627 (17406)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17377  %A_0_load_627 = load i32* %A_0_addr_627, align 4

ST_315: A_1_load_627 (17418)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17389  %A_1_load_627 = load i32* %A_1_addr_627, align 4

ST_315: A_2_load_627 (17430)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17401  %A_2_load_627 = load i32* %A_2_addr_627, align 4


 <State 316>: 8.21ns
ST_316: tmp_673 (2520)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2491  %tmp_673 = add i17 %tmp_464, 209

ST_316: tmp_674_cast (2521)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2492  %tmp_674_cast = sext i17 %tmp_673 to i64

ST_316: A_0_addr_628 (2522)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2493  %A_0_addr_628 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_674_cast

ST_316: A_1_addr_628 (2774)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2745  %A_1_addr_628 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_674_cast

ST_316: A_2_addr_628 (2998)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2969  %A_2_addr_628 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_674_cast

ST_316: tmp_899 (3654)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3625  %tmp_899 = add i17 %tmp_690, 209

ST_316: tmp_900_cast (3655)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3626  %tmp_900_cast = sext i17 %tmp_899 to i64

ST_316: A_0_addr_629 (3656)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3627  %A_0_addr_629 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_900_cast

ST_316: A_1_addr_629 (3908)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3879  %A_1_addr_629 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_900_cast

ST_316: A_2_addr_629 (4132)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4103  %A_2_addr_629 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_900_cast

ST_316: StgValue_19745 (17340)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17311  store i32 %result_3_205_2_2_2, i32* %C_addr_205, align 4

ST_316: tmp_15_206_0_2 (17349)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17320  %tmp_15_206_0_2 = mul nsw i32 %A_0_load_620, %B_0_load_69

ST_316: tmp_15_206_0_2_1 (17350)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17321  %tmp_15_206_0_2_1 = mul nsw i32 %A_0_load_623, %B_0_load_70

ST_316: A_0_load_626 (17351)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17322  %A_0_load_626 = load i32* %A_0_addr_626, align 4

ST_316: tmp_15_206_0_2_2 (17352)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17323  %tmp_15_206_0_2_2 = mul nsw i32 %A_0_load_626, %B_0_load_71

ST_316: tmp_15_206_1_1_1 (17358)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17329  %tmp_15_206_1_1_1 = mul nsw i32 %A_1_load_622, %B_1_load_67

ST_316: tmp_15_206_1_1_2 (17360)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17331  %tmp_15_206_1_1_2 = mul nsw i32 %A_1_load_625, %B_1_load_68

ST_316: tmp_15_206_1_2 (17361)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17332  %tmp_15_206_1_2 = mul nsw i32 %A_1_load_620, %B_1_load_69

ST_316: tmp_15_206_1_2_1 (17362)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17333  %tmp_15_206_1_2_1 = mul nsw i32 %A_1_load_623, %B_1_load_70

ST_316: A_1_load_626 (17363)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17334  %A_1_load_626 = load i32* %A_1_addr_626, align 4

ST_316: tmp_15_206_1_2_2 (17364)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17335  %tmp_15_206_1_2_2 = mul nsw i32 %A_1_load_626, %B_1_load_71

ST_316: tmp_15_206_2_0_2 (17368)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17339  %tmp_15_206_2_0_2 = mul nsw i32 %A_2_load_624, %B_2_load_65

ST_316: tmp_15_206_2_1 (17369)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17340  %tmp_15_206_2_1 = mul nsw i32 %A_2_load_619, %B_2_load_66

ST_316: tmp_15_206_2_1_1 (17370)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17341  %tmp_15_206_2_1_1 = mul nsw i32 %A_2_load_622, %B_2_load_67

ST_316: tmp_15_206_2_1_2 (17372)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17343  %tmp_15_206_2_1_2 = mul nsw i32 %A_2_load_625, %B_2_load_68

ST_316: tmp_15_206_2_2 (17373)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17344  %tmp_15_206_2_2 = mul nsw i32 %A_2_load_620, %B_2_load_69

ST_316: tmp_15_206_2_2_1 (17374)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17345  %tmp_15_206_2_2_1 = mul nsw i32 %A_2_load_623, %B_2_load_70

ST_316: A_2_load_626 (17375)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17346  %A_2_load_626 = load i32* %A_2_addr_626, align 4

ST_316: tmp_15_206_2_2_2 (17376)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17347  %tmp_15_206_2_2_2 = mul nsw i32 %A_2_load_626, %B_2_load_71

ST_316: tmp5159 (17382)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17353  %tmp5159 = add i32 %tmp_15_206_0_2_2, %tmp_15_206_0_2_1

ST_316: tmp5158 (17383)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17354  %tmp5158 = add i32 %tmp_15_206_0_2, %tmp5159

ST_316: tmp5157 (17387)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17358  %tmp5157 = add i32 %tmp5158, %tmp5160

ST_316: tmp5151 (17388)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17359  %tmp5151 = add i32 %tmp5152, %tmp5157

ST_316: tmp5166 (17389)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17360  %tmp5166 = add i32 %tmp_15_206_1_2, %tmp_15_206_1_1_2

ST_316: tmp5165 (17390)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17361  %tmp5165 = add i32 %tmp_15_206_1_1_1, %tmp5166

ST_316: tmp5168 (17391)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17362  %tmp5168 = add i32 %tmp_15_206_1_2_2, %tmp_15_206_1_2_1

ST_316: tmp5167 (17393)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17364  %tmp5167 = add i32 %tmp5168, %tmp5169

ST_316: tmp5164 (17394)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17365  %tmp5164 = add i32 %tmp5165, %tmp5167

ST_316: tmp5172 (17395)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17366  %tmp5172 = add i32 %tmp_15_206_2_1_1, %tmp_15_206_2_1

ST_316: tmp5171 (17396)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17367  %tmp5171 = add i32 %tmp_15_206_2_0_2, %tmp5172

ST_316: tmp5174 (17397)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17368  %tmp5174 = add i32 %tmp_15_206_2_2, %tmp_15_206_2_1_2

ST_316: tmp5175 (17398)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17369  %tmp5175 = add i32 %tmp_15_206_2_2_2, %tmp_15_206_2_2_1

ST_316: tmp5173 (17399)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17370  %tmp5173 = add i32 %tmp5174, %tmp5175

ST_316: tmp5170 (17400)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17371  %tmp5170 = add i32 %tmp5171, %tmp5173

ST_316: tmp5163 (17401)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17372  %tmp5163 = add i32 %tmp5164, %tmp5170

ST_316: result_3_206_2_2_2 (17402)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17373  %result_3_206_2_2_2 = add nsw i32 %tmp5151, %tmp5163

ST_316: tmp_15_207_0_0_1 (17405)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17376  %tmp_15_207_0_0_1 = mul nsw i32 %A_0_load_624, %B_0_load_64

ST_316: A_0_load_627 (17406)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17377  %A_0_load_627 = load i32* %A_0_addr_627, align 4

ST_316: tmp_15_207_0_0_2 (17407)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17378  %tmp_15_207_0_0_2 = mul nsw i32 %A_0_load_627, %B_0_load_65

ST_316: A_0_load_628 (17410)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17381  %A_0_load_628 = load i32* %A_0_addr_628, align 4

ST_316: A_0_load_629 (17414)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17385  %A_0_load_629 = load i32* %A_0_addr_629, align 4

ST_316: tmp_15_207_1 (17416)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17387  %tmp_15_207_1 = mul nsw i32 %A_1_load_621, %B_1_load_63

ST_316: tmp_15_207_1_0_1 (17417)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17388  %tmp_15_207_1_0_1 = mul nsw i32 %A_1_load_624, %B_1_load_64

ST_316: A_1_load_627 (17418)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17389  %A_1_load_627 = load i32* %A_1_addr_627, align 4

ST_316: tmp_15_207_1_0_2 (17419)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17390  %tmp_15_207_1_0_2 = mul nsw i32 %A_1_load_627, %B_1_load_65

ST_316: tmp_15_207_1_1 (17420)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17391  %tmp_15_207_1_1 = mul nsw i32 %A_1_load_622, %B_1_load_66

ST_316: A_1_load_628 (17422)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17393  %A_1_load_628 = load i32* %A_1_addr_628, align 4

ST_316: A_1_load_629 (17426)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17397  %A_1_load_629 = load i32* %A_1_addr_629, align 4

ST_316: A_2_load_627 (17430)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17401  %A_2_load_627 = load i32* %A_2_addr_627, align 4

ST_316: A_2_load_628 (17434)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17405  %A_2_load_628 = load i32* %A_2_addr_628, align 4

ST_316: A_2_load_629 (17438)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17409  %A_2_load_629 = load i32* %A_2_addr_629, align 4

ST_316: tmp5179 (17440)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17411  %tmp5179 = add i32 %tmp_15_207_0_0_2, %tmp_15_206

ST_316: tmp5178 (17441)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17412  %tmp5178 = add i32 %tmp_15_207_0_0_1, %tmp5179

ST_316: tmp5186 (17447)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17418  %tmp5186 = add i32 %tmp_15_207_1_0_1, %tmp_15_207_1

ST_316: tmp5187 (17448)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17419  %tmp5187 = add i32 %tmp_15_207_1_1, %tmp_15_207_1_0_2

ST_316: tmp5185 (17449)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17420  %tmp5185 = add i32 %tmp5186, %tmp5187

ST_316: tmp_15_207 (17467)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17438  %tmp_15_207 = mul nsw i32 %A_0_load_624, %B_0_load_63


 <State 317>: 8.21ns
ST_317: tmp_224 (721)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:692  %tmp_224 = add i17 %tmp_14, 210

ST_317: tmp_226_cast (722)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:693  %tmp_226_cast = sext i17 %tmp_224 to i64

ST_317: A_0_addr_630 (723)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:694  %A_0_addr_630 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_226_cast

ST_317: A_1_addr_630 (973)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:944  %A_1_addr_630 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_226_cast

ST_317: A_2_addr_630 (1197)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1168  %A_2_addr_630 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_226_cast

ST_317: tmp_445 (1831)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1802  %tmp_445 = add i22 %tmp_239, 206

ST_317: tmp_447_cast (1832)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1803  %tmp_447_cast = sext i22 %tmp_445 to i64

ST_317: C_addr_206 (1833)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1804  %C_addr_206 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_447_cast

ST_317: tmp_674 (2523)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2494  %tmp_674 = add i17 %tmp_464, 210

ST_317: tmp_675_cast (2524)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2495  %tmp_675_cast = sext i17 %tmp_674 to i64

ST_317: A_0_addr_631 (2525)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2496  %A_0_addr_631 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_675_cast

ST_317: A_1_addr_631 (2775)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2746  %A_1_addr_631 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_675_cast

ST_317: A_2_addr_631 (2999)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2970  %A_2_addr_631 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_675_cast

ST_317: StgValue_19815 (17403)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17374  store i32 %result_3_206_2_2_2, i32* %C_addr_206, align 4

ST_317: tmp_15_207_0_1 (17408)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17379  %tmp_15_207_0_1 = mul nsw i32 %A_0_load_622, %B_0_load_66

ST_317: tmp_15_207_0_1_1 (17409)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17380  %tmp_15_207_0_1_1 = mul nsw i32 %A_0_load_625, %B_0_load_67

ST_317: A_0_load_628 (17410)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17381  %A_0_load_628 = load i32* %A_0_addr_628, align 4

ST_317: tmp_15_207_0_1_2 (17411)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17382  %tmp_15_207_0_1_2 = mul nsw i32 %A_0_load_628, %B_0_load_68

ST_317: tmp_15_207_0_2 (17412)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17383  %tmp_15_207_0_2 = mul nsw i32 %A_0_load_623, %B_0_load_69

ST_317: tmp_15_207_0_2_1 (17413)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17384  %tmp_15_207_0_2_1 = mul nsw i32 %A_0_load_626, %B_0_load_70

ST_317: A_0_load_629 (17414)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17385  %A_0_load_629 = load i32* %A_0_addr_629, align 4

ST_317: tmp_15_207_0_2_2 (17415)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17386  %tmp_15_207_0_2_2 = mul nsw i32 %A_0_load_629, %B_0_load_71

ST_317: tmp_15_207_1_1_1 (17421)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17392  %tmp_15_207_1_1_1 = mul nsw i32 %A_1_load_625, %B_1_load_67

ST_317: A_1_load_628 (17422)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17393  %A_1_load_628 = load i32* %A_1_addr_628, align 4

ST_317: tmp_15_207_1_1_2 (17423)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17394  %tmp_15_207_1_1_2 = mul nsw i32 %A_1_load_628, %B_1_load_68

ST_317: tmp_15_207_1_2 (17424)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17395  %tmp_15_207_1_2 = mul nsw i32 %A_1_load_623, %B_1_load_69

ST_317: tmp_15_207_1_2_1 (17425)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17396  %tmp_15_207_1_2_1 = mul nsw i32 %A_1_load_626, %B_1_load_70

ST_317: A_1_load_629 (17426)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17397  %A_1_load_629 = load i32* %A_1_addr_629, align 4

ST_317: tmp_15_207_1_2_2 (17427)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17398  %tmp_15_207_1_2_2 = mul nsw i32 %A_1_load_629, %B_1_load_71

ST_317: tmp_15_207_2 (17428)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17399  %tmp_15_207_2 = mul nsw i32 %A_2_load_621, %B_2_load_63

ST_317: tmp_15_207_2_0_1 (17429)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17400  %tmp_15_207_2_0_1 = mul nsw i32 %A_2_load_624, %B_2_load_64

ST_317: tmp_15_207_2_0_2 (17431)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17402  %tmp_15_207_2_0_2 = mul nsw i32 %A_2_load_627, %B_2_load_65

ST_317: tmp_15_207_2_1 (17432)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17403  %tmp_15_207_2_1 = mul nsw i32 %A_2_load_622, %B_2_load_66

ST_317: tmp_15_207_2_1_1 (17433)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17404  %tmp_15_207_2_1_1 = mul nsw i32 %A_2_load_625, %B_2_load_67

ST_317: A_2_load_628 (17434)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17405  %A_2_load_628 = load i32* %A_2_addr_628, align 4

ST_317: tmp_15_207_2_1_2 (17435)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17406  %tmp_15_207_2_1_2 = mul nsw i32 %A_2_load_628, %B_2_load_68

ST_317: tmp_15_207_2_2 (17436)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17407  %tmp_15_207_2_2 = mul nsw i32 %A_2_load_623, %B_2_load_69

ST_317: tmp_15_207_2_2_1 (17437)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17408  %tmp_15_207_2_2_1 = mul nsw i32 %A_2_load_626, %B_2_load_70

ST_317: A_2_load_629 (17438)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17409  %A_2_load_629 = load i32* %A_2_addr_629, align 4

ST_317: tmp_15_207_2_2_2 (17439)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17410  %tmp_15_207_2_2_2 = mul nsw i32 %A_2_load_629, %B_2_load_71

ST_317: tmp5181 (17442)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17413  %tmp5181 = add i32 %tmp_15_207_0_1_2, %tmp_15_207_0_1_1

ST_317: tmp5180 (17443)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17414  %tmp5180 = add i32 %tmp_15_207_0_1, %tmp5181

ST_317: tmp5177 (17444)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17415  %tmp5177 = add i32 %tmp5178, %tmp5180

ST_317: tmp5184 (17445)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17416  %tmp5184 = add i32 %tmp_15_207_0_2_2, %tmp_15_207_0_2_1

ST_317: tmp5183 (17446)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17417  %tmp5183 = add i32 %tmp_15_207_0_2, %tmp5184

ST_317: tmp5182 (17450)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17421  %tmp5182 = add i32 %tmp5183, %tmp5185

ST_317: tmp5176 (17451)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17422  %tmp5176 = add i32 %tmp5177, %tmp5182

ST_317: tmp5191 (17452)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17423  %tmp5191 = add i32 %tmp_15_207_1_2, %tmp_15_207_1_1_2

ST_317: tmp5190 (17453)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17424  %tmp5190 = add i32 %tmp_15_207_1_1_1, %tmp5191

ST_317: tmp5193 (17454)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17425  %tmp5193 = add i32 %tmp_15_207_1_2_2, %tmp_15_207_1_2_1

ST_317: tmp5194 (17455)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17426  %tmp5194 = add i32 %tmp_15_207_2_0_1, %tmp_15_207_2

ST_317: tmp5192 (17456)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17427  %tmp5192 = add i32 %tmp5193, %tmp5194

ST_317: tmp5189 (17457)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17428  %tmp5189 = add i32 %tmp5190, %tmp5192

ST_317: tmp5197 (17458)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17429  %tmp5197 = add i32 %tmp_15_207_2_1_1, %tmp_15_207_2_1

ST_317: tmp5196 (17459)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17430  %tmp5196 = add i32 %tmp_15_207_2_0_2, %tmp5197

ST_317: tmp5199 (17460)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17431  %tmp5199 = add i32 %tmp_15_207_2_2, %tmp_15_207_2_1_2

ST_317: tmp5200 (17461)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17432  %tmp5200 = add i32 %tmp_15_207_2_2_2, %tmp_15_207_2_2_1

ST_317: tmp5198 (17462)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17433  %tmp5198 = add i32 %tmp5199, %tmp5200

ST_317: tmp5195 (17463)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17434  %tmp5195 = add i32 %tmp5196, %tmp5198

ST_317: tmp5188 (17464)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17435  %tmp5188 = add i32 %tmp5189, %tmp5195

ST_317: result_3_207_2_2_2 (17465)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17436  %result_3_207_2_2_2 = add nsw i32 %tmp5176, %tmp5188

ST_317: A_0_load_630 (17469)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17440  %A_0_load_630 = load i32* %A_0_addr_630, align 4

ST_317: tmp_15_208_0_1 (17471)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17442  %tmp_15_208_0_1 = mul nsw i32 %A_0_load_625, %B_0_load_66

ST_317: A_0_load_631 (17473)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17444  %A_0_load_631 = load i32* %A_0_addr_631, align 4

ST_317: A_1_load_630 (17481)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17452  %A_1_load_630 = load i32* %A_1_addr_630, align 4

ST_317: A_1_load_631 (17485)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17456  %A_1_load_631 = load i32* %A_1_addr_631, align 4

ST_317: A_2_load_630 (17493)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17464  %A_2_load_630 = load i32* %A_2_addr_630, align 4

ST_317: A_2_load_631 (17497)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17468  %A_2_load_631 = load i32* %A_2_addr_631, align 4

ST_317: B_0_load_72 (17530)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17501  %B_0_load_72 = load i32* %B_0_addr, align 4

ST_317: B_0_load_73 (17532)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17503  %B_0_load_73 = load i32* %B_0_addr_1, align 4


 <State 318>: 7.32ns
ST_318: tmp_225 (724)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:695  %tmp_225 = add i17 %tmp_14, 211

ST_318: tmp_227_cast (725)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:696  %tmp_227_cast = sext i17 %tmp_225 to i64

ST_318: A_0_addr_633 (726)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:697  %A_0_addr_633 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_227_cast

ST_318: A_1_addr_633 (974)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:945  %A_1_addr_633 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_227_cast

ST_318: A_2_addr_633 (1198)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1169  %A_2_addr_633 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_227_cast

ST_318: tmp_446 (1834)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1805  %tmp_446 = add i22 %tmp_239, 207

ST_318: tmp_448_cast (1835)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1806  %tmp_448_cast = sext i22 %tmp_446 to i64

ST_318: C_addr_207 (1836)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1807  %C_addr_207 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_448_cast

ST_318: tmp_900 (3657)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3628  %tmp_900 = add i17 %tmp_690, 210

ST_318: tmp_901_cast (3658)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3629  %tmp_901_cast = sext i17 %tmp_900 to i64

ST_318: A_0_addr_632 (3659)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3630  %A_0_addr_632 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_901_cast

ST_318: A_1_addr_632 (3909)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3880  %A_1_addr_632 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_901_cast

ST_318: A_2_addr_632 (4133)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4104  %A_2_addr_632 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_901_cast

ST_318: StgValue_19885 (17403)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17374  store i32 %result_3_206_2_2_2, i32* %C_addr_206, align 4

ST_318: StgValue_19886 (17466)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17437  store i32 %result_3_207_2_2_2, i32* %C_addr_207, align 4

ST_318: tmp_15_208_0_0_1 (17468)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17439  %tmp_15_208_0_0_1 = mul nsw i32 %A_0_load_627, %B_0_load_64

ST_318: A_0_load_630 (17469)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17440  %A_0_load_630 = load i32* %A_0_addr_630, align 4

ST_318: tmp_15_208_0_0_2 (17470)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17441  %tmp_15_208_0_0_2 = mul nsw i32 %A_0_load_630, %B_0_load_65

ST_318: tmp_15_208_0_1_1 (17472)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17443  %tmp_15_208_0_1_1 = mul nsw i32 %A_0_load_628, %B_0_load_67

ST_318: A_0_load_631 (17473)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17444  %A_0_load_631 = load i32* %A_0_addr_631, align 4

ST_318: tmp_15_208_0_1_2 (17474)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17445  %tmp_15_208_0_1_2 = mul nsw i32 %A_0_load_631, %B_0_load_68

ST_318: A_0_load_632 (17477)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17448  %A_0_load_632 = load i32* %A_0_addr_632, align 4

ST_318: tmp_15_208_1 (17479)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17450  %tmp_15_208_1 = mul nsw i32 %A_1_load_624, %B_1_load_63

ST_318: tmp_15_208_1_0_1 (17480)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17451  %tmp_15_208_1_0_1 = mul nsw i32 %A_1_load_627, %B_1_load_64

ST_318: A_1_load_630 (17481)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17452  %A_1_load_630 = load i32* %A_1_addr_630, align 4

ST_318: tmp_15_208_1_0_2 (17482)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17453  %tmp_15_208_1_0_2 = mul nsw i32 %A_1_load_630, %B_1_load_65

ST_318: tmp_15_208_1_1 (17483)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17454  %tmp_15_208_1_1 = mul nsw i32 %A_1_load_625, %B_1_load_66

ST_318: A_1_load_631 (17485)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17456  %A_1_load_631 = load i32* %A_1_addr_631, align 4

ST_318: A_1_load_632 (17489)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17460  %A_1_load_632 = load i32* %A_1_addr_632, align 4

ST_318: A_2_load_630 (17493)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17464  %A_2_load_630 = load i32* %A_2_addr_630, align 4

ST_318: A_2_load_631 (17497)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17468  %A_2_load_631 = load i32* %A_2_addr_631, align 4

ST_318: A_2_load_632 (17501)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17472  %A_2_load_632 = load i32* %A_2_addr_632, align 4

ST_318: tmp5204 (17503)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17474  %tmp5204 = add i32 %tmp_15_208_0_0_2, %tmp_15_207

ST_318: tmp5203 (17504)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17475  %tmp5203 = add i32 %tmp_15_208_0_0_1, %tmp5204

ST_318: tmp5206 (17505)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17476  %tmp5206 = add i32 %tmp_15_208_0_1_2, %tmp_15_208_0_1_1

ST_318: tmp5205 (17506)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17477  %tmp5205 = add i32 %tmp_15_208_0_1, %tmp5206

ST_318: tmp5202 (17507)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17478  %tmp5202 = add i32 %tmp5203, %tmp5205

ST_318: tmp5211 (17510)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17481  %tmp5211 = add i32 %tmp_15_208_1_0_1, %tmp_15_208_1

ST_318: tmp5212 (17511)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17482  %tmp5212 = add i32 %tmp_15_208_1_1, %tmp_15_208_1_0_2

ST_318: tmp5210 (17512)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17483  %tmp5210 = add i32 %tmp5211, %tmp5212

ST_318: B_0_load_72 (17530)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17501  %B_0_load_72 = load i32* %B_0_addr, align 4

ST_318: B_0_load_73 (17532)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17503  %B_0_load_73 = load i32* %B_0_addr_1, align 4

ST_318: A_0_load_633 (17534)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17505  %A_0_load_633 = load i32* %A_0_addr_633, align 4

ST_318: B_0_load_74 (17535)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17506  %B_0_load_74 = load i32* %B_0_addr_2, align 4

ST_318: B_0_load_75 (17537)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17508  %B_0_load_75 = load i32* %B_0_addr_3, align 4

ST_318: A_1_load_633 (17550)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17521  %A_1_load_633 = load i32* %A_1_addr_633, align 4

ST_318: A_2_load_633 (17562)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17533  %A_2_load_633 = load i32* %A_2_addr_633, align 4


 <State 319>: 8.21ns
ST_319: tmp_675 (2526)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2497  %tmp_675 = add i17 %tmp_464, 211

ST_319: tmp_676_cast (2527)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2498  %tmp_676_cast = sext i17 %tmp_675 to i64

ST_319: A_0_addr_634 (2528)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2499  %A_0_addr_634 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_676_cast

ST_319: A_1_addr_634 (2776)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2747  %A_1_addr_634 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_676_cast

ST_319: A_2_addr_634 (3000)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2971  %A_2_addr_634 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_676_cast

ST_319: tmp_901 (3660)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3631  %tmp_901 = add i17 %tmp_690, 211

ST_319: tmp_902_cast (3661)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3632  %tmp_902_cast = sext i17 %tmp_901 to i64

ST_319: A_0_addr_635 (3662)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3633  %A_0_addr_635 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_902_cast

ST_319: A_1_addr_635 (3910)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3881  %A_1_addr_635 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_902_cast

ST_319: A_2_addr_635 (4134)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4105  %A_2_addr_635 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_902_cast

ST_319: StgValue_19929 (17466)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17437  store i32 %result_3_207_2_2_2, i32* %C_addr_207, align 4

ST_319: tmp_15_208_0_2 (17475)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17446  %tmp_15_208_0_2 = mul nsw i32 %A_0_load_626, %B_0_load_69

ST_319: tmp_15_208_0_2_1 (17476)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17447  %tmp_15_208_0_2_1 = mul nsw i32 %A_0_load_629, %B_0_load_70

ST_319: A_0_load_632 (17477)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17448  %A_0_load_632 = load i32* %A_0_addr_632, align 4

ST_319: tmp_15_208_0_2_2 (17478)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17449  %tmp_15_208_0_2_2 = mul nsw i32 %A_0_load_632, %B_0_load_71

ST_319: tmp_15_208_1_1_1 (17484)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17455  %tmp_15_208_1_1_1 = mul nsw i32 %A_1_load_628, %B_1_load_67

ST_319: tmp_15_208_1_1_2 (17486)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17457  %tmp_15_208_1_1_2 = mul nsw i32 %A_1_load_631, %B_1_load_68

ST_319: tmp_15_208_1_2 (17487)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17458  %tmp_15_208_1_2 = mul nsw i32 %A_1_load_626, %B_1_load_69

ST_319: tmp_15_208_1_2_1 (17488)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17459  %tmp_15_208_1_2_1 = mul nsw i32 %A_1_load_629, %B_1_load_70

ST_319: A_1_load_632 (17489)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17460  %A_1_load_632 = load i32* %A_1_addr_632, align 4

ST_319: tmp_15_208_1_2_2 (17490)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17461  %tmp_15_208_1_2_2 = mul nsw i32 %A_1_load_632, %B_1_load_71

ST_319: tmp_15_208_2 (17491)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17462  %tmp_15_208_2 = mul nsw i32 %A_2_load_624, %B_2_load_63

ST_319: tmp_15_208_2_0_1 (17492)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17463  %tmp_15_208_2_0_1 = mul nsw i32 %A_2_load_627, %B_2_load_64

ST_319: tmp_15_208_2_0_2 (17494)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17465  %tmp_15_208_2_0_2 = mul nsw i32 %A_2_load_630, %B_2_load_65

ST_319: tmp_15_208_2_1 (17495)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17466  %tmp_15_208_2_1 = mul nsw i32 %A_2_load_625, %B_2_load_66

ST_319: tmp_15_208_2_1_1 (17496)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17467  %tmp_15_208_2_1_1 = mul nsw i32 %A_2_load_628, %B_2_load_67

ST_319: tmp_15_208_2_1_2 (17498)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17469  %tmp_15_208_2_1_2 = mul nsw i32 %A_2_load_631, %B_2_load_68

ST_319: tmp_15_208_2_2 (17499)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17470  %tmp_15_208_2_2 = mul nsw i32 %A_2_load_626, %B_2_load_69

ST_319: tmp_15_208_2_2_1 (17500)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17471  %tmp_15_208_2_2_1 = mul nsw i32 %A_2_load_629, %B_2_load_70

ST_319: A_2_load_632 (17501)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17472  %A_2_load_632 = load i32* %A_2_addr_632, align 4

ST_319: tmp_15_208_2_2_2 (17502)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17473  %tmp_15_208_2_2_2 = mul nsw i32 %A_2_load_632, %B_2_load_71

ST_319: tmp5209 (17508)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17479  %tmp5209 = add i32 %tmp_15_208_0_2_2, %tmp_15_208_0_2_1

ST_319: tmp5208 (17509)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17480  %tmp5208 = add i32 %tmp_15_208_0_2, %tmp5209

ST_319: tmp5207 (17513)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17484  %tmp5207 = add i32 %tmp5208, %tmp5210

ST_319: tmp5201 (17514)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17485  %tmp5201 = add i32 %tmp5202, %tmp5207

ST_319: tmp5216 (17515)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17486  %tmp5216 = add i32 %tmp_15_208_1_2, %tmp_15_208_1_1_2

ST_319: tmp5215 (17516)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17487  %tmp5215 = add i32 %tmp_15_208_1_1_1, %tmp5216

ST_319: tmp5218 (17517)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17488  %tmp5218 = add i32 %tmp_15_208_1_2_2, %tmp_15_208_1_2_1

ST_319: tmp5219 (17518)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17489  %tmp5219 = add i32 %tmp_15_208_2_0_1, %tmp_15_208_2

ST_319: tmp5217 (17519)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17490  %tmp5217 = add i32 %tmp5218, %tmp5219

ST_319: tmp5214 (17520)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17491  %tmp5214 = add i32 %tmp5215, %tmp5217

ST_319: tmp5222 (17521)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17492  %tmp5222 = add i32 %tmp_15_208_2_1_1, %tmp_15_208_2_1

ST_319: tmp5221 (17522)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17493  %tmp5221 = add i32 %tmp_15_208_2_0_2, %tmp5222

ST_319: tmp5224 (17523)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17494  %tmp5224 = add i32 %tmp_15_208_2_2, %tmp_15_208_2_1_2

ST_319: tmp5225 (17524)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17495  %tmp5225 = add i32 %tmp_15_208_2_2_2, %tmp_15_208_2_2_1

ST_319: tmp5223 (17525)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17496  %tmp5223 = add i32 %tmp5224, %tmp5225

ST_319: tmp5220 (17526)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17497  %tmp5220 = add i32 %tmp5221, %tmp5223

ST_319: tmp5213 (17527)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17498  %tmp5213 = add i32 %tmp5214, %tmp5220

ST_319: result_3_208_2_2_2 (17528)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17499  %result_3_208_2_2_2 = add nsw i32 %tmp5201, %tmp5213

ST_319: A_0_load_633 (17534)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17505  %A_0_load_633 = load i32* %A_0_addr_633, align 4

ST_319: B_0_load_74 (17535)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17506  %B_0_load_74 = load i32* %B_0_addr_2, align 4

ST_319: B_0_load_75 (17537)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17508  %B_0_load_75 = load i32* %B_0_addr_3, align 4

ST_319: B_0_load_76 (17539)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17510  %B_0_load_76 = load i32* %B_0_addr_4, align 4

ST_319: A_0_load_634 (17541)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17512  %A_0_load_634 = load i32* %A_0_addr_634, align 4

ST_319: B_0_load_77 (17542)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17513  %B_0_load_77 = load i32* %B_0_addr_5, align 4

ST_319: A_0_load_635 (17546)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17517  %A_0_load_635 = load i32* %A_0_addr_635, align 4

ST_319: tmp_15_209_1 (17548)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17519  %tmp_15_209_1 = mul nsw i32 %A_1_load_627, %B_1_load_63

ST_319: tmp_15_209_1_0_1 (17549)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17520  %tmp_15_209_1_0_1 = mul nsw i32 %A_1_load_630, %B_1_load_64

ST_319: A_1_load_633 (17550)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17521  %A_1_load_633 = load i32* %A_1_addr_633, align 4

ST_319: tmp_15_209_1_0_2 (17551)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17522  %tmp_15_209_1_0_2 = mul nsw i32 %A_1_load_633, %B_1_load_65

ST_319: tmp_15_209_1_1 (17552)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17523  %tmp_15_209_1_1 = mul nsw i32 %A_1_load_628, %B_1_load_66

ST_319: A_1_load_634 (17554)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17525  %A_1_load_634 = load i32* %A_1_addr_634, align 4

ST_319: A_1_load_635 (17558)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17529  %A_1_load_635 = load i32* %A_1_addr_635, align 4

ST_319: A_2_load_633 (17562)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17533  %A_2_load_633 = load i32* %A_2_addr_633, align 4

ST_319: A_2_load_634 (17566)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17537  %A_2_load_634 = load i32* %A_2_addr_634, align 4

ST_319: A_2_load_635 (17570)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17541  %A_2_load_635 = load i32* %A_2_addr_635, align 4

ST_319: tmp5236 (17579)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17550  %tmp5236 = add i32 %tmp_15_209_1_0_1, %tmp_15_209_1

ST_319: tmp5237 (17580)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17551  %tmp5237 = add i32 %tmp_15_209_1_1, %tmp_15_209_1_0_2

ST_319: tmp5235 (17581)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17552  %tmp5235 = add i32 %tmp5236, %tmp5237


 <State 320>: 8.21ns
ST_320: tmp_226 (727)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:698  %tmp_226 = add i17 %tmp_14, 212

ST_320: tmp_228_cast (728)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:699  %tmp_228_cast = sext i17 %tmp_226 to i64

ST_320: A_0_addr_636 (729)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:700  %A_0_addr_636 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_228_cast

ST_320: A_1_addr_636 (975)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:946  %A_1_addr_636 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_228_cast

ST_320: A_2_addr_636 (1199)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1170  %A_2_addr_636 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_228_cast

ST_320: tmp_447 (1837)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1808  %tmp_447 = add i22 %tmp_239, 208

ST_320: tmp_449_cast (1838)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1809  %tmp_449_cast = sext i22 %tmp_447 to i64

ST_320: C_addr_208 (1839)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1810  %C_addr_208 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_449_cast

ST_320: tmp_676 (2529)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2500  %tmp_676 = add i17 %tmp_464, 212

ST_320: tmp_677_cast (2530)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2501  %tmp_677_cast = sext i17 %tmp_676 to i64

ST_320: A_0_addr_637 (2531)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2502  %A_0_addr_637 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_677_cast

ST_320: A_1_addr_637 (2777)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2748  %A_1_addr_637 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_677_cast

ST_320: A_2_addr_637 (3001)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2972  %A_2_addr_637 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_677_cast

ST_320: StgValue_20001 (17529)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17500  store i32 %result_3_208_2_2_2, i32* %C_addr_208, align 4

ST_320: tmp_15_208 (17531)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17502  %tmp_15_208 = mul nsw i32 %A_0_load_627, %B_0_load_72

ST_320: tmp_15_209_0_0_1 (17533)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17504  %tmp_15_209_0_0_1 = mul nsw i32 %A_0_load_630, %B_0_load_73

ST_320: tmp_15_209_0_0_2 (17536)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17507  %tmp_15_209_0_0_2 = mul nsw i32 %A_0_load_633, %B_0_load_74

ST_320: tmp_15_209_0_1 (17538)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17509  %tmp_15_209_0_1 = mul nsw i32 %A_0_load_628, %B_0_load_75

ST_320: B_0_load_76 (17539)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17510  %B_0_load_76 = load i32* %B_0_addr_4, align 4

ST_320: tmp_15_209_0_1_1 (17540)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17511  %tmp_15_209_0_1_1 = mul nsw i32 %A_0_load_631, %B_0_load_76

ST_320: A_0_load_634 (17541)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17512  %A_0_load_634 = load i32* %A_0_addr_634, align 4

ST_320: B_0_load_77 (17542)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17513  %B_0_load_77 = load i32* %B_0_addr_5, align 4

ST_320: tmp_15_209_0_1_2 (17543)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17514  %tmp_15_209_0_1_2 = mul nsw i32 %A_0_load_634, %B_0_load_77

ST_320: tmp_15_209_0_2 (17544)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17515  %tmp_15_209_0_2 = mul nsw i32 %A_0_load_629, %B_0_load_69

ST_320: tmp_15_209_0_2_1 (17545)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17516  %tmp_15_209_0_2_1 = mul nsw i32 %A_0_load_632, %B_0_load_70

ST_320: A_0_load_635 (17546)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17517  %A_0_load_635 = load i32* %A_0_addr_635, align 4

ST_320: tmp_15_209_0_2_2 (17547)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17518  %tmp_15_209_0_2_2 = mul nsw i32 %A_0_load_635, %B_0_load_71

ST_320: tmp_15_209_1_1_1 (17553)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17524  %tmp_15_209_1_1_1 = mul nsw i32 %A_1_load_631, %B_1_load_67

ST_320: A_1_load_634 (17554)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17525  %A_1_load_634 = load i32* %A_1_addr_634, align 4

ST_320: tmp_15_209_1_1_2 (17555)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17526  %tmp_15_209_1_1_2 = mul nsw i32 %A_1_load_634, %B_1_load_68

ST_320: tmp_15_209_1_2 (17556)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17527  %tmp_15_209_1_2 = mul nsw i32 %A_1_load_629, %B_1_load_69

ST_320: tmp_15_209_1_2_1 (17557)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17528  %tmp_15_209_1_2_1 = mul nsw i32 %A_1_load_632, %B_1_load_70

ST_320: A_1_load_635 (17558)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17529  %A_1_load_635 = load i32* %A_1_addr_635, align 4

ST_320: tmp_15_209_1_2_2 (17559)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17530  %tmp_15_209_1_2_2 = mul nsw i32 %A_1_load_635, %B_1_load_71

ST_320: tmp_15_209_2 (17560)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17531  %tmp_15_209_2 = mul nsw i32 %A_2_load_627, %B_2_load_63

ST_320: tmp_15_209_2_0_1 (17561)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17532  %tmp_15_209_2_0_1 = mul nsw i32 %A_2_load_630, %B_2_load_64

ST_320: tmp_15_209_2_0_2 (17563)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17534  %tmp_15_209_2_0_2 = mul nsw i32 %A_2_load_633, %B_2_load_65

ST_320: tmp_15_209_2_1 (17564)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17535  %tmp_15_209_2_1 = mul nsw i32 %A_2_load_628, %B_2_load_66

ST_320: tmp_15_209_2_1_1 (17565)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17536  %tmp_15_209_2_1_1 = mul nsw i32 %A_2_load_631, %B_2_load_67

ST_320: A_2_load_634 (17566)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17537  %A_2_load_634 = load i32* %A_2_addr_634, align 4

ST_320: tmp_15_209_2_1_2 (17567)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17538  %tmp_15_209_2_1_2 = mul nsw i32 %A_2_load_634, %B_2_load_68

ST_320: tmp_15_209_2_2 (17568)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17539  %tmp_15_209_2_2 = mul nsw i32 %A_2_load_629, %B_2_load_69

ST_320: tmp_15_209_2_2_1 (17569)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17540  %tmp_15_209_2_2_1 = mul nsw i32 %A_2_load_632, %B_2_load_70

ST_320: A_2_load_635 (17570)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17541  %A_2_load_635 = load i32* %A_2_addr_635, align 4

ST_320: tmp_15_209_2_2_2 (17571)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17542  %tmp_15_209_2_2_2 = mul nsw i32 %A_2_load_635, %B_2_load_71

ST_320: tmp5229 (17572)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17543  %tmp5229 = add i32 %tmp_15_209_0_0_2, %tmp_15_208

ST_320: tmp5228 (17573)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17544  %tmp5228 = add i32 %tmp_15_209_0_0_1, %tmp5229

ST_320: tmp5231 (17574)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17545  %tmp5231 = add i32 %tmp_15_209_0_1_2, %tmp_15_209_0_1_1

ST_320: tmp5230 (17575)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17546  %tmp5230 = add i32 %tmp_15_209_0_1, %tmp5231

ST_320: tmp5227 (17576)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17547  %tmp5227 = add i32 %tmp5228, %tmp5230

ST_320: tmp5234 (17577)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17548  %tmp5234 = add i32 %tmp_15_209_0_2_2, %tmp_15_209_0_2_1

ST_320: tmp5233 (17578)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17549  %tmp5233 = add i32 %tmp_15_209_0_2, %tmp5234

ST_320: tmp5232 (17582)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17553  %tmp5232 = add i32 %tmp5233, %tmp5235

ST_320: tmp5226 (17583)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17554  %tmp5226 = add i32 %tmp5227, %tmp5232

ST_320: tmp5241 (17584)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17555  %tmp5241 = add i32 %tmp_15_209_1_2, %tmp_15_209_1_1_2

ST_320: tmp5240 (17585)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17556  %tmp5240 = add i32 %tmp_15_209_1_1_1, %tmp5241

ST_320: tmp5243 (17586)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17557  %tmp5243 = add i32 %tmp_15_209_1_2_2, %tmp_15_209_1_2_1

ST_320: tmp5244 (17587)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17558  %tmp5244 = add i32 %tmp_15_209_2_0_1, %tmp_15_209_2

ST_320: tmp5242 (17588)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17559  %tmp5242 = add i32 %tmp5243, %tmp5244

ST_320: tmp5239 (17589)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17560  %tmp5239 = add i32 %tmp5240, %tmp5242

ST_320: tmp5247 (17590)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17561  %tmp5247 = add i32 %tmp_15_209_2_1_1, %tmp_15_209_2_1

ST_320: tmp5246 (17591)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17562  %tmp5246 = add i32 %tmp_15_209_2_0_2, %tmp5247

ST_320: tmp5249 (17592)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17563  %tmp5249 = add i32 %tmp_15_209_2_2, %tmp_15_209_2_1_2

ST_320: tmp5250 (17593)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17564  %tmp5250 = add i32 %tmp_15_209_2_2_2, %tmp_15_209_2_2_1

ST_320: tmp5248 (17594)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17565  %tmp5248 = add i32 %tmp5249, %tmp5250

ST_320: tmp5245 (17595)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17566  %tmp5245 = add i32 %tmp5246, %tmp5248

ST_320: tmp5238 (17596)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17567  %tmp5238 = add i32 %tmp5239, %tmp5245

ST_320: result_3_209_2_2_2 (17597)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17568  %result_3_209_2_2_2 = add nsw i32 %tmp5226, %tmp5238

ST_320: A_0_load_636 (17601)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17572  %A_0_load_636 = load i32* %A_0_addr_636, align 4

ST_320: A_0_load_637 (17605)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17576  %A_0_load_637 = load i32* %A_0_addr_637, align 4

ST_320: A_1_load_636 (17613)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17584  %A_1_load_636 = load i32* %A_1_addr_636, align 4

ST_320: A_1_load_637 (17617)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17588  %A_1_load_637 = load i32* %A_1_addr_637, align 4

ST_320: A_2_load_636 (17625)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17596  %A_2_load_636 = load i32* %A_2_addr_636, align 4

ST_320: A_2_load_637 (17629)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17600  %A_2_load_637 = load i32* %A_2_addr_637, align 4


 <State 321>: 7.32ns
ST_321: tmp_227 (730)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:701  %tmp_227 = add i17 %tmp_14, 213

ST_321: tmp_229_cast (731)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:702  %tmp_229_cast = sext i17 %tmp_227 to i64

ST_321: A_0_addr_639 (732)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:703  %A_0_addr_639 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_229_cast

ST_321: A_1_addr_639 (976)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:947  %A_1_addr_639 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_229_cast

ST_321: A_2_addr_639 (1200)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1171  %A_2_addr_639 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_229_cast

ST_321: tmp_448 (1840)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1811  %tmp_448 = add i22 %tmp_239, 209

ST_321: tmp_450_cast (1841)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1812  %tmp_450_cast = sext i22 %tmp_448 to i64

ST_321: C_addr_209 (1842)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1813  %C_addr_209 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_450_cast

ST_321: tmp_902 (3663)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3634  %tmp_902 = add i17 %tmp_690, 212

ST_321: tmp_903_cast (3664)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3635  %tmp_903_cast = sext i17 %tmp_902 to i64

ST_321: A_0_addr_638 (3665)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3636  %A_0_addr_638 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_903_cast

ST_321: A_1_addr_638 (3911)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3882  %A_1_addr_638 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_903_cast

ST_321: A_2_addr_638 (4135)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4106  %A_2_addr_638 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_903_cast

ST_321: StgValue_20075 (17529)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17500  store i32 %result_3_208_2_2_2, i32* %C_addr_208, align 4

ST_321: StgValue_20076 (17598)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17569  store i32 %result_3_209_2_2_2, i32* %C_addr_209, align 4

ST_321: tmp_15_209 (17599)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17570  %tmp_15_209 = mul nsw i32 %A_0_load_630, %B_0_load_72

ST_321: tmp_15_210_0_0_1 (17600)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17571  %tmp_15_210_0_0_1 = mul nsw i32 %A_0_load_633, %B_0_load_73

ST_321: A_0_load_636 (17601)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17572  %A_0_load_636 = load i32* %A_0_addr_636, align 4

ST_321: tmp_15_210_0_0_2 (17602)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17573  %tmp_15_210_0_0_2 = mul nsw i32 %A_0_load_636, %B_0_load_74

ST_321: tmp_15_210_0_1 (17603)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17574  %tmp_15_210_0_1 = mul nsw i32 %A_0_load_631, %B_0_load_75

ST_321: tmp_15_210_0_1_1 (17604)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17575  %tmp_15_210_0_1_1 = mul nsw i32 %A_0_load_634, %B_0_load_76

ST_321: A_0_load_637 (17605)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17576  %A_0_load_637 = load i32* %A_0_addr_637, align 4

ST_321: tmp_15_210_0_1_2 (17606)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17577  %tmp_15_210_0_1_2 = mul nsw i32 %A_0_load_637, %B_0_load_77

ST_321: A_0_load_638 (17609)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17580  %A_0_load_638 = load i32* %A_0_addr_638, align 4

ST_321: tmp_15_210_1 (17611)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17582  %tmp_15_210_1 = mul nsw i32 %A_1_load_630, %B_1_load_63

ST_321: tmp_15_210_1_0_1 (17612)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17583  %tmp_15_210_1_0_1 = mul nsw i32 %A_1_load_633, %B_1_load_64

ST_321: A_1_load_636 (17613)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17584  %A_1_load_636 = load i32* %A_1_addr_636, align 4

ST_321: tmp_15_210_1_0_2 (17614)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17585  %tmp_15_210_1_0_2 = mul nsw i32 %A_1_load_636, %B_1_load_65

ST_321: tmp_15_210_1_1 (17615)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17586  %tmp_15_210_1_1 = mul nsw i32 %A_1_load_631, %B_1_load_66

ST_321: A_1_load_637 (17617)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17588  %A_1_load_637 = load i32* %A_1_addr_637, align 4

ST_321: A_1_load_638 (17621)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17592  %A_1_load_638 = load i32* %A_1_addr_638, align 4

ST_321: A_2_load_636 (17625)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17596  %A_2_load_636 = load i32* %A_2_addr_636, align 4

ST_321: A_2_load_637 (17629)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17600  %A_2_load_637 = load i32* %A_2_addr_637, align 4

ST_321: A_2_load_638 (17633)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17604  %A_2_load_638 = load i32* %A_2_addr_638, align 4

ST_321: tmp5254 (17635)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17606  %tmp5254 = add i32 %tmp_15_210_0_0_2, %tmp_15_209

ST_321: tmp5253 (17636)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17607  %tmp5253 = add i32 %tmp_15_210_0_0_1, %tmp5254

ST_321: tmp5256 (17637)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17608  %tmp5256 = add i32 %tmp_15_210_0_1_2, %tmp_15_210_0_1_1

ST_321: tmp5255 (17638)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17609  %tmp5255 = add i32 %tmp_15_210_0_1, %tmp5256

ST_321: tmp5252 (17639)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17610  %tmp5252 = add i32 %tmp5253, %tmp5255

ST_321: tmp5261 (17642)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17613  %tmp5261 = add i32 %tmp_15_210_1_0_1, %tmp_15_210_1

ST_321: tmp5262 (17643)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17614  %tmp5262 = add i32 %tmp_15_210_1_1, %tmp_15_210_1_0_2

ST_321: tmp5260 (17644)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17615  %tmp5260 = add i32 %tmp5261, %tmp5262

ST_321: A_0_load_639 (17664)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17635  %A_0_load_639 = load i32* %A_0_addr_639, align 4

ST_321: A_1_load_639 (17676)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17647  %A_1_load_639 = load i32* %A_1_addr_639, align 4

ST_321: A_2_load_639 (17688)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17659  %A_2_load_639 = load i32* %A_2_addr_639, align 4


 <State 322>: 8.21ns
ST_322: tmp_677 (2532)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2503  %tmp_677 = add i17 %tmp_464, 213

ST_322: tmp_678_cast (2533)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2504  %tmp_678_cast = sext i17 %tmp_677 to i64

ST_322: A_0_addr_640 (2534)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2505  %A_0_addr_640 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_678_cast

ST_322: A_1_addr_640 (2778)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2749  %A_1_addr_640 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_678_cast

ST_322: A_2_addr_640 (3002)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2973  %A_2_addr_640 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_678_cast

ST_322: tmp_903 (3666)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3637  %tmp_903 = add i17 %tmp_690, 213

ST_322: tmp_904_cast (3667)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3638  %tmp_904_cast = sext i17 %tmp_903 to i64

ST_322: A_0_addr_641 (3668)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3639  %A_0_addr_641 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_904_cast

ST_322: A_1_addr_641 (3912)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3883  %A_1_addr_641 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_904_cast

ST_322: A_2_addr_641 (4136)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4107  %A_2_addr_641 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_904_cast

ST_322: StgValue_20117 (17598)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17569  store i32 %result_3_209_2_2_2, i32* %C_addr_209, align 4

ST_322: tmp_15_210_0_2 (17607)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17578  %tmp_15_210_0_2 = mul nsw i32 %A_0_load_632, %B_0_load_69

ST_322: tmp_15_210_0_2_1 (17608)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17579  %tmp_15_210_0_2_1 = mul nsw i32 %A_0_load_635, %B_0_load_70

ST_322: A_0_load_638 (17609)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17580  %A_0_load_638 = load i32* %A_0_addr_638, align 4

ST_322: tmp_15_210_0_2_2 (17610)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17581  %tmp_15_210_0_2_2 = mul nsw i32 %A_0_load_638, %B_0_load_71

ST_322: tmp_15_210_1_1_1 (17616)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17587  %tmp_15_210_1_1_1 = mul nsw i32 %A_1_load_634, %B_1_load_67

ST_322: tmp_15_210_1_1_2 (17618)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17589  %tmp_15_210_1_1_2 = mul nsw i32 %A_1_load_637, %B_1_load_68

ST_322: tmp_15_210_1_2 (17619)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17590  %tmp_15_210_1_2 = mul nsw i32 %A_1_load_632, %B_1_load_69

ST_322: tmp_15_210_1_2_1 (17620)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17591  %tmp_15_210_1_2_1 = mul nsw i32 %A_1_load_635, %B_1_load_70

ST_322: A_1_load_638 (17621)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17592  %A_1_load_638 = load i32* %A_1_addr_638, align 4

ST_322: tmp_15_210_1_2_2 (17622)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17593  %tmp_15_210_1_2_2 = mul nsw i32 %A_1_load_638, %B_1_load_71

ST_322: tmp_15_210_2 (17623)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17594  %tmp_15_210_2 = mul nsw i32 %A_2_load_630, %B_2_load_63

ST_322: tmp_15_210_2_0_1 (17624)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17595  %tmp_15_210_2_0_1 = mul nsw i32 %A_2_load_633, %B_2_load_64

ST_322: tmp_15_210_2_0_2 (17626)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17597  %tmp_15_210_2_0_2 = mul nsw i32 %A_2_load_636, %B_2_load_65

ST_322: tmp_15_210_2_1 (17627)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17598  %tmp_15_210_2_1 = mul nsw i32 %A_2_load_631, %B_2_load_66

ST_322: tmp_15_210_2_1_1 (17628)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17599  %tmp_15_210_2_1_1 = mul nsw i32 %A_2_load_634, %B_2_load_67

ST_322: tmp_15_210_2_1_2 (17630)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17601  %tmp_15_210_2_1_2 = mul nsw i32 %A_2_load_637, %B_2_load_68

ST_322: tmp_15_210_2_2 (17631)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17602  %tmp_15_210_2_2 = mul nsw i32 %A_2_load_632, %B_2_load_69

ST_322: tmp_15_210_2_2_1 (17632)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17603  %tmp_15_210_2_2_1 = mul nsw i32 %A_2_load_635, %B_2_load_70

ST_322: A_2_load_638 (17633)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17604  %A_2_load_638 = load i32* %A_2_addr_638, align 4

ST_322: tmp_15_210_2_2_2 (17634)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17605  %tmp_15_210_2_2_2 = mul nsw i32 %A_2_load_638, %B_2_load_71

ST_322: tmp5259 (17640)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17611  %tmp5259 = add i32 %tmp_15_210_0_2_2, %tmp_15_210_0_2_1

ST_322: tmp5258 (17641)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17612  %tmp5258 = add i32 %tmp_15_210_0_2, %tmp5259

ST_322: tmp5257 (17645)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17616  %tmp5257 = add i32 %tmp5258, %tmp5260

ST_322: tmp5251 (17646)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17617  %tmp5251 = add i32 %tmp5252, %tmp5257

ST_322: tmp5266 (17647)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17618  %tmp5266 = add i32 %tmp_15_210_1_2, %tmp_15_210_1_1_2

ST_322: tmp5265 (17648)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17619  %tmp5265 = add i32 %tmp_15_210_1_1_1, %tmp5266

ST_322: tmp5268 (17649)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17620  %tmp5268 = add i32 %tmp_15_210_1_2_2, %tmp_15_210_1_2_1

ST_322: tmp5269 (17650)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17621  %tmp5269 = add i32 %tmp_15_210_2_0_1, %tmp_15_210_2

ST_322: tmp5267 (17651)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17622  %tmp5267 = add i32 %tmp5268, %tmp5269

ST_322: tmp5264 (17652)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17623  %tmp5264 = add i32 %tmp5265, %tmp5267

ST_322: tmp5272 (17653)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17624  %tmp5272 = add i32 %tmp_15_210_2_1_1, %tmp_15_210_2_1

ST_322: tmp5271 (17654)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17625  %tmp5271 = add i32 %tmp_15_210_2_0_2, %tmp5272

ST_322: tmp5274 (17655)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17626  %tmp5274 = add i32 %tmp_15_210_2_2, %tmp_15_210_2_1_2

ST_322: tmp5275 (17656)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17627  %tmp5275 = add i32 %tmp_15_210_2_2_2, %tmp_15_210_2_2_1

ST_322: tmp5273 (17657)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17628  %tmp5273 = add i32 %tmp5274, %tmp5275

ST_322: tmp5270 (17658)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17629  %tmp5270 = add i32 %tmp5271, %tmp5273

ST_322: tmp5263 (17659)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17630  %tmp5263 = add i32 %tmp5264, %tmp5270

ST_322: result_3_210_2_2_2 (17660)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17631  %result_3_210_2_2_2 = add nsw i32 %tmp5251, %tmp5263

ST_322: A_0_load_639 (17664)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17635  %A_0_load_639 = load i32* %A_0_addr_639, align 4

ST_322: A_0_load_640 (17668)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17639  %A_0_load_640 = load i32* %A_0_addr_640, align 4

ST_322: A_0_load_641 (17672)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17643  %A_0_load_641 = load i32* %A_0_addr_641, align 4

ST_322: tmp_15_211_1 (17674)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17645  %tmp_15_211_1 = mul nsw i32 %A_1_load_633, %B_1_load_63

ST_322: tmp_15_211_1_0_1 (17675)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17646  %tmp_15_211_1_0_1 = mul nsw i32 %A_1_load_636, %B_1_load_64

ST_322: A_1_load_639 (17676)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17647  %A_1_load_639 = load i32* %A_1_addr_639, align 4

ST_322: tmp_15_211_1_0_2 (17677)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17648  %tmp_15_211_1_0_2 = mul nsw i32 %A_1_load_639, %B_1_load_65

ST_322: tmp_15_211_1_1 (17678)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17649  %tmp_15_211_1_1 = mul nsw i32 %A_1_load_634, %B_1_load_66

ST_322: A_1_load_640 (17680)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17651  %A_1_load_640 = load i32* %A_1_addr_640, align 4

ST_322: A_1_load_641 (17684)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17655  %A_1_load_641 = load i32* %A_1_addr_641, align 4

ST_322: A_2_load_639 (17688)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17659  %A_2_load_639 = load i32* %A_2_addr_639, align 4

ST_322: A_2_load_640 (17692)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17663  %A_2_load_640 = load i32* %A_2_addr_640, align 4

ST_322: A_2_load_641 (17696)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17667  %A_2_load_641 = load i32* %A_2_addr_641, align 4

ST_322: tmp5286 (17705)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17676  %tmp5286 = add i32 %tmp_15_211_1_0_1, %tmp_15_211_1

ST_322: tmp5287 (17706)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17677  %tmp5287 = add i32 %tmp_15_211_1_1, %tmp_15_211_1_0_2

ST_322: tmp5285 (17707)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17678  %tmp5285 = add i32 %tmp5286, %tmp5287


 <State 323>: 8.21ns
ST_323: tmp_228 (733)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:704  %tmp_228 = add i17 %tmp_14, 214

ST_323: tmp_230_cast (734)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:705  %tmp_230_cast = sext i17 %tmp_228 to i64

ST_323: A_0_addr_642 (735)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:706  %A_0_addr_642 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_230_cast

ST_323: A_1_addr_642 (977)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:948  %A_1_addr_642 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_230_cast

ST_323: A_2_addr_642 (1201)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1172  %A_2_addr_642 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_230_cast

ST_323: tmp_449 (1843)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1814  %tmp_449 = add i22 %tmp_239, 210

ST_323: tmp_451_cast (1844)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1815  %tmp_451_cast = sext i22 %tmp_449 to i64

ST_323: C_addr_210 (1845)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1816  %C_addr_210 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_451_cast

ST_323: tmp_678 (2535)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2506  %tmp_678 = add i17 %tmp_464, 214

ST_323: tmp_679_cast (2536)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2507  %tmp_679_cast = sext i17 %tmp_678 to i64

ST_323: A_0_addr_643 (2537)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2508  %A_0_addr_643 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_679_cast

ST_323: A_1_addr_643 (2779)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2750  %A_1_addr_643 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_679_cast

ST_323: A_2_addr_643 (3003)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2974  %A_2_addr_643 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_679_cast

ST_323: StgValue_20185 (17661)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17632  store i32 %result_3_210_2_2_2, i32* %C_addr_210, align 4

ST_323: tmp_15_210 (17662)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17633  %tmp_15_210 = mul nsw i32 %A_0_load_633, %B_0_load_72

ST_323: tmp_15_211_0_0_1 (17663)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17634  %tmp_15_211_0_0_1 = mul nsw i32 %A_0_load_636, %B_0_load_73

ST_323: tmp_15_211_0_0_2 (17665)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17636  %tmp_15_211_0_0_2 = mul nsw i32 %A_0_load_639, %B_0_load_74

ST_323: tmp_15_211_0_1 (17666)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17637  %tmp_15_211_0_1 = mul nsw i32 %A_0_load_634, %B_0_load_75

ST_323: tmp_15_211_0_1_1 (17667)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17638  %tmp_15_211_0_1_1 = mul nsw i32 %A_0_load_637, %B_0_load_76

ST_323: A_0_load_640 (17668)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17639  %A_0_load_640 = load i32* %A_0_addr_640, align 4

ST_323: tmp_15_211_0_1_2 (17669)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17640  %tmp_15_211_0_1_2 = mul nsw i32 %A_0_load_640, %B_0_load_77

ST_323: tmp_15_211_0_2 (17670)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17641  %tmp_15_211_0_2 = mul nsw i32 %A_0_load_635, %B_0_load_69

ST_323: tmp_15_211_0_2_1 (17671)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17642  %tmp_15_211_0_2_1 = mul nsw i32 %A_0_load_638, %B_0_load_70

ST_323: A_0_load_641 (17672)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17643  %A_0_load_641 = load i32* %A_0_addr_641, align 4

ST_323: tmp_15_211_0_2_2 (17673)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17644  %tmp_15_211_0_2_2 = mul nsw i32 %A_0_load_641, %B_0_load_71

ST_323: tmp_15_211_1_1_1 (17679)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17650  %tmp_15_211_1_1_1 = mul nsw i32 %A_1_load_637, %B_1_load_67

ST_323: A_1_load_640 (17680)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17651  %A_1_load_640 = load i32* %A_1_addr_640, align 4

ST_323: tmp_15_211_1_1_2 (17681)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17652  %tmp_15_211_1_1_2 = mul nsw i32 %A_1_load_640, %B_1_load_68

ST_323: tmp_15_211_1_2 (17682)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17653  %tmp_15_211_1_2 = mul nsw i32 %A_1_load_635, %B_1_load_69

ST_323: tmp_15_211_1_2_1 (17683)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17654  %tmp_15_211_1_2_1 = mul nsw i32 %A_1_load_638, %B_1_load_70

ST_323: A_1_load_641 (17684)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17655  %A_1_load_641 = load i32* %A_1_addr_641, align 4

ST_323: tmp_15_211_1_2_2 (17685)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17656  %tmp_15_211_1_2_2 = mul nsw i32 %A_1_load_641, %B_1_load_71

ST_323: tmp_15_211_2 (17686)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17657  %tmp_15_211_2 = mul nsw i32 %A_2_load_633, %B_2_load_63

ST_323: tmp_15_211_2_0_1 (17687)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17658  %tmp_15_211_2_0_1 = mul nsw i32 %A_2_load_636, %B_2_load_64

ST_323: tmp_15_211_2_0_2 (17689)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17660  %tmp_15_211_2_0_2 = mul nsw i32 %A_2_load_639, %B_2_load_65

ST_323: tmp_15_211_2_1 (17690)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17661  %tmp_15_211_2_1 = mul nsw i32 %A_2_load_634, %B_2_load_66

ST_323: tmp_15_211_2_1_1 (17691)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17662  %tmp_15_211_2_1_1 = mul nsw i32 %A_2_load_637, %B_2_load_67

ST_323: A_2_load_640 (17692)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17663  %A_2_load_640 = load i32* %A_2_addr_640, align 4

ST_323: tmp_15_211_2_1_2 (17693)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17664  %tmp_15_211_2_1_2 = mul nsw i32 %A_2_load_640, %B_2_load_68

ST_323: tmp_15_211_2_2 (17694)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17665  %tmp_15_211_2_2 = mul nsw i32 %A_2_load_635, %B_2_load_69

ST_323: tmp_15_211_2_2_1 (17695)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17666  %tmp_15_211_2_2_1 = mul nsw i32 %A_2_load_638, %B_2_load_70

ST_323: A_2_load_641 (17696)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17667  %A_2_load_641 = load i32* %A_2_addr_641, align 4

ST_323: tmp_15_211_2_2_2 (17697)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17668  %tmp_15_211_2_2_2 = mul nsw i32 %A_2_load_641, %B_2_load_71

ST_323: tmp5279 (17698)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17669  %tmp5279 = add i32 %tmp_15_211_0_0_2, %tmp_15_210

ST_323: tmp5278 (17699)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17670  %tmp5278 = add i32 %tmp_15_211_0_0_1, %tmp5279

ST_323: tmp5281 (17700)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17671  %tmp5281 = add i32 %tmp_15_211_0_1_2, %tmp_15_211_0_1_1

ST_323: tmp5280 (17701)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17672  %tmp5280 = add i32 %tmp_15_211_0_1, %tmp5281

ST_323: tmp5277 (17702)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17673  %tmp5277 = add i32 %tmp5278, %tmp5280

ST_323: tmp5284 (17703)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17674  %tmp5284 = add i32 %tmp_15_211_0_2_2, %tmp_15_211_0_2_1

ST_323: tmp5283 (17704)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17675  %tmp5283 = add i32 %tmp_15_211_0_2, %tmp5284

ST_323: tmp5282 (17708)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17679  %tmp5282 = add i32 %tmp5283, %tmp5285

ST_323: tmp5276 (17709)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17680  %tmp5276 = add i32 %tmp5277, %tmp5282

ST_323: tmp5291 (17710)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17681  %tmp5291 = add i32 %tmp_15_211_1_2, %tmp_15_211_1_1_2

ST_323: tmp5290 (17711)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17682  %tmp5290 = add i32 %tmp_15_211_1_1_1, %tmp5291

ST_323: tmp5293 (17712)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17683  %tmp5293 = add i32 %tmp_15_211_1_2_2, %tmp_15_211_1_2_1

ST_323: tmp5294 (17713)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17684  %tmp5294 = add i32 %tmp_15_211_2_0_1, %tmp_15_211_2

ST_323: tmp5292 (17714)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17685  %tmp5292 = add i32 %tmp5293, %tmp5294

ST_323: tmp5289 (17715)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17686  %tmp5289 = add i32 %tmp5290, %tmp5292

ST_323: tmp5297 (17716)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17687  %tmp5297 = add i32 %tmp_15_211_2_1_1, %tmp_15_211_2_1

ST_323: tmp5296 (17717)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17688  %tmp5296 = add i32 %tmp_15_211_2_0_2, %tmp5297

ST_323: tmp5299 (17718)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17689  %tmp5299 = add i32 %tmp_15_211_2_2, %tmp_15_211_2_1_2

ST_323: tmp5300 (17719)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17690  %tmp5300 = add i32 %tmp_15_211_2_2_2, %tmp_15_211_2_2_1

ST_323: tmp5298 (17720)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17691  %tmp5298 = add i32 %tmp5299, %tmp5300

ST_323: tmp5295 (17721)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17692  %tmp5295 = add i32 %tmp5296, %tmp5298

ST_323: tmp5288 (17722)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17693  %tmp5288 = add i32 %tmp5289, %tmp5295

ST_323: result_3_211_2_2_2 (17723)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17694  %result_3_211_2_2_2 = add nsw i32 %tmp5276, %tmp5288

ST_323: A_0_load_642 (17727)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17698  %A_0_load_642 = load i32* %A_0_addr_642, align 4

ST_323: A_0_load_643 (17731)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17702  %A_0_load_643 = load i32* %A_0_addr_643, align 4

ST_323: A_1_load_642 (17739)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17710  %A_1_load_642 = load i32* %A_1_addr_642, align 4

ST_323: A_1_load_643 (17743)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17714  %A_1_load_643 = load i32* %A_1_addr_643, align 4

ST_323: A_2_load_642 (17751)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17722  %A_2_load_642 = load i32* %A_2_addr_642, align 4

ST_323: A_2_load_643 (17755)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17726  %A_2_load_643 = load i32* %A_2_addr_643, align 4


 <State 324>: 7.32ns
ST_324: tmp_229 (736)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:707  %tmp_229 = add i17 %tmp_14, 215

ST_324: tmp_231_cast (737)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:708  %tmp_231_cast = sext i17 %tmp_229 to i64

ST_324: A_0_addr_645 (738)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:709  %A_0_addr_645 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_231_cast

ST_324: A_1_addr_645 (978)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:949  %A_1_addr_645 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_231_cast

ST_324: A_2_addr_645 (1202)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1173  %A_2_addr_645 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_231_cast

ST_324: tmp_450 (1846)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1817  %tmp_450 = add i22 %tmp_239, 211

ST_324: tmp_452_cast (1847)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1818  %tmp_452_cast = sext i22 %tmp_450 to i64

ST_324: C_addr_211 (1848)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1819  %C_addr_211 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_452_cast

ST_324: tmp_904 (3669)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3640  %tmp_904 = add i17 %tmp_690, 214

ST_324: tmp_905_cast (3670)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3641  %tmp_905_cast = sext i17 %tmp_904 to i64

ST_324: A_0_addr_644 (3671)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3642  %A_0_addr_644 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_905_cast

ST_324: A_1_addr_644 (3913)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3884  %A_1_addr_644 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_905_cast

ST_324: A_2_addr_644 (4137)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4108  %A_2_addr_644 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_905_cast

ST_324: StgValue_20257 (17661)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17632  store i32 %result_3_210_2_2_2, i32* %C_addr_210, align 4

ST_324: StgValue_20258 (17724)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17695  store i32 %result_3_211_2_2_2, i32* %C_addr_211, align 4

ST_324: tmp_15_211 (17725)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17696  %tmp_15_211 = mul nsw i32 %A_0_load_636, %B_0_load_72

ST_324: tmp_15_212_0_0_1 (17726)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17697  %tmp_15_212_0_0_1 = mul nsw i32 %A_0_load_639, %B_0_load_73

ST_324: A_0_load_642 (17727)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17698  %A_0_load_642 = load i32* %A_0_addr_642, align 4

ST_324: tmp_15_212_0_0_2 (17728)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17699  %tmp_15_212_0_0_2 = mul nsw i32 %A_0_load_642, %B_0_load_74

ST_324: tmp_15_212_0_1 (17729)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17700  %tmp_15_212_0_1 = mul nsw i32 %A_0_load_637, %B_0_load_75

ST_324: tmp_15_212_0_1_1 (17730)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17701  %tmp_15_212_0_1_1 = mul nsw i32 %A_0_load_640, %B_0_load_76

ST_324: A_0_load_643 (17731)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17702  %A_0_load_643 = load i32* %A_0_addr_643, align 4

ST_324: tmp_15_212_0_1_2 (17732)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17703  %tmp_15_212_0_1_2 = mul nsw i32 %A_0_load_643, %B_0_load_77

ST_324: A_0_load_644 (17735)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17706  %A_0_load_644 = load i32* %A_0_addr_644, align 4

ST_324: tmp_15_212_1 (17737)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17708  %tmp_15_212_1 = mul nsw i32 %A_1_load_636, %B_1_load_63

ST_324: tmp_15_212_1_0_1 (17738)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17709  %tmp_15_212_1_0_1 = mul nsw i32 %A_1_load_639, %B_1_load_64

ST_324: A_1_load_642 (17739)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17710  %A_1_load_642 = load i32* %A_1_addr_642, align 4

ST_324: tmp_15_212_1_0_2 (17740)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17711  %tmp_15_212_1_0_2 = mul nsw i32 %A_1_load_642, %B_1_load_65

ST_324: tmp_15_212_1_1 (17741)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17712  %tmp_15_212_1_1 = mul nsw i32 %A_1_load_637, %B_1_load_66

ST_324: A_1_load_643 (17743)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17714  %A_1_load_643 = load i32* %A_1_addr_643, align 4

ST_324: A_1_load_644 (17747)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17718  %A_1_load_644 = load i32* %A_1_addr_644, align 4

ST_324: A_2_load_642 (17751)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17722  %A_2_load_642 = load i32* %A_2_addr_642, align 4

ST_324: A_2_load_643 (17755)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17726  %A_2_load_643 = load i32* %A_2_addr_643, align 4

ST_324: A_2_load_644 (17759)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17730  %A_2_load_644 = load i32* %A_2_addr_644, align 4

ST_324: tmp5304 (17761)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17732  %tmp5304 = add i32 %tmp_15_212_0_0_2, %tmp_15_211

ST_324: tmp5303 (17762)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17733  %tmp5303 = add i32 %tmp_15_212_0_0_1, %tmp5304

ST_324: tmp5306 (17763)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17734  %tmp5306 = add i32 %tmp_15_212_0_1_2, %tmp_15_212_0_1_1

ST_324: tmp5305 (17764)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17735  %tmp5305 = add i32 %tmp_15_212_0_1, %tmp5306

ST_324: tmp5302 (17765)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17736  %tmp5302 = add i32 %tmp5303, %tmp5305

ST_324: tmp5311 (17768)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17739  %tmp5311 = add i32 %tmp_15_212_1_0_1, %tmp_15_212_1

ST_324: tmp5312 (17769)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17740  %tmp5312 = add i32 %tmp_15_212_1_1, %tmp_15_212_1_0_2

ST_324: tmp5310 (17770)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17741  %tmp5310 = add i32 %tmp5311, %tmp5312

ST_324: A_0_load_645 (17790)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17761  %A_0_load_645 = load i32* %A_0_addr_645, align 4

ST_324: A_1_load_645 (17802)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17773  %A_1_load_645 = load i32* %A_1_addr_645, align 4

ST_324: A_2_load_645 (17814)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17785  %A_2_load_645 = load i32* %A_2_addr_645, align 4


 <State 325>: 8.21ns
ST_325: tmp_679 (2538)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2509  %tmp_679 = add i17 %tmp_464, 215

ST_325: tmp_680_cast (2539)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2510  %tmp_680_cast = sext i17 %tmp_679 to i64

ST_325: A_0_addr_646 (2540)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2511  %A_0_addr_646 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_680_cast

ST_325: A_1_addr_646 (2780)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2751  %A_1_addr_646 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_680_cast

ST_325: A_2_addr_646 (3004)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2975  %A_2_addr_646 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_680_cast

ST_325: tmp_905 (3672)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3643  %tmp_905 = add i17 %tmp_690, 215

ST_325: tmp_906_cast (3673)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3644  %tmp_906_cast = sext i17 %tmp_905 to i64

ST_325: A_0_addr_647 (3674)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3645  %A_0_addr_647 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_906_cast

ST_325: A_1_addr_647 (3914)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3885  %A_1_addr_647 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_906_cast

ST_325: A_2_addr_647 (4138)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4109  %A_2_addr_647 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_906_cast

ST_325: StgValue_20299 (17724)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17695  store i32 %result_3_211_2_2_2, i32* %C_addr_211, align 4

ST_325: tmp_15_212_0_2 (17733)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17704  %tmp_15_212_0_2 = mul nsw i32 %A_0_load_638, %B_0_load_69

ST_325: tmp_15_212_0_2_1 (17734)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17705  %tmp_15_212_0_2_1 = mul nsw i32 %A_0_load_641, %B_0_load_70

ST_325: A_0_load_644 (17735)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17706  %A_0_load_644 = load i32* %A_0_addr_644, align 4

ST_325: tmp_15_212_0_2_2 (17736)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17707  %tmp_15_212_0_2_2 = mul nsw i32 %A_0_load_644, %B_0_load_71

ST_325: tmp_15_212_1_1_1 (17742)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17713  %tmp_15_212_1_1_1 = mul nsw i32 %A_1_load_640, %B_1_load_67

ST_325: tmp_15_212_1_1_2 (17744)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17715  %tmp_15_212_1_1_2 = mul nsw i32 %A_1_load_643, %B_1_load_68

ST_325: tmp_15_212_1_2 (17745)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17716  %tmp_15_212_1_2 = mul nsw i32 %A_1_load_638, %B_1_load_69

ST_325: tmp_15_212_1_2_1 (17746)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17717  %tmp_15_212_1_2_1 = mul nsw i32 %A_1_load_641, %B_1_load_70

ST_325: A_1_load_644 (17747)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17718  %A_1_load_644 = load i32* %A_1_addr_644, align 4

ST_325: tmp_15_212_1_2_2 (17748)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17719  %tmp_15_212_1_2_2 = mul nsw i32 %A_1_load_644, %B_1_load_71

ST_325: tmp_15_212_2 (17749)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17720  %tmp_15_212_2 = mul nsw i32 %A_2_load_636, %B_2_load_63

ST_325: tmp_15_212_2_0_1 (17750)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17721  %tmp_15_212_2_0_1 = mul nsw i32 %A_2_load_639, %B_2_load_64

ST_325: tmp_15_212_2_0_2 (17752)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17723  %tmp_15_212_2_0_2 = mul nsw i32 %A_2_load_642, %B_2_load_65

ST_325: tmp_15_212_2_1 (17753)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17724  %tmp_15_212_2_1 = mul nsw i32 %A_2_load_637, %B_2_load_66

ST_325: tmp_15_212_2_1_1 (17754)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17725  %tmp_15_212_2_1_1 = mul nsw i32 %A_2_load_640, %B_2_load_67

ST_325: tmp_15_212_2_1_2 (17756)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17727  %tmp_15_212_2_1_2 = mul nsw i32 %A_2_load_643, %B_2_load_68

ST_325: tmp_15_212_2_2 (17757)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17728  %tmp_15_212_2_2 = mul nsw i32 %A_2_load_638, %B_2_load_69

ST_325: tmp_15_212_2_2_1 (17758)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17729  %tmp_15_212_2_2_1 = mul nsw i32 %A_2_load_641, %B_2_load_70

ST_325: A_2_load_644 (17759)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17730  %A_2_load_644 = load i32* %A_2_addr_644, align 4

ST_325: tmp_15_212_2_2_2 (17760)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17731  %tmp_15_212_2_2_2 = mul nsw i32 %A_2_load_644, %B_2_load_71

ST_325: tmp5309 (17766)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17737  %tmp5309 = add i32 %tmp_15_212_0_2_2, %tmp_15_212_0_2_1

ST_325: tmp5308 (17767)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17738  %tmp5308 = add i32 %tmp_15_212_0_2, %tmp5309

ST_325: tmp5307 (17771)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17742  %tmp5307 = add i32 %tmp5308, %tmp5310

ST_325: tmp5301 (17772)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17743  %tmp5301 = add i32 %tmp5302, %tmp5307

ST_325: tmp5316 (17773)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17744  %tmp5316 = add i32 %tmp_15_212_1_2, %tmp_15_212_1_1_2

ST_325: tmp5315 (17774)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17745  %tmp5315 = add i32 %tmp_15_212_1_1_1, %tmp5316

ST_325: tmp5318 (17775)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17746  %tmp5318 = add i32 %tmp_15_212_1_2_2, %tmp_15_212_1_2_1

ST_325: tmp5319 (17776)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17747  %tmp5319 = add i32 %tmp_15_212_2_0_1, %tmp_15_212_2

ST_325: tmp5317 (17777)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17748  %tmp5317 = add i32 %tmp5318, %tmp5319

ST_325: tmp5314 (17778)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17749  %tmp5314 = add i32 %tmp5315, %tmp5317

ST_325: tmp5322 (17779)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17750  %tmp5322 = add i32 %tmp_15_212_2_1_1, %tmp_15_212_2_1

ST_325: tmp5321 (17780)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17751  %tmp5321 = add i32 %tmp_15_212_2_0_2, %tmp5322

ST_325: tmp5324 (17781)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17752  %tmp5324 = add i32 %tmp_15_212_2_2, %tmp_15_212_2_1_2

ST_325: tmp5325 (17782)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17753  %tmp5325 = add i32 %tmp_15_212_2_2_2, %tmp_15_212_2_2_1

ST_325: tmp5323 (17783)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17754  %tmp5323 = add i32 %tmp5324, %tmp5325

ST_325: tmp5320 (17784)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17755  %tmp5320 = add i32 %tmp5321, %tmp5323

ST_325: tmp5313 (17785)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17756  %tmp5313 = add i32 %tmp5314, %tmp5320

ST_325: result_3_212_2_2_2 (17786)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17757  %result_3_212_2_2_2 = add nsw i32 %tmp5301, %tmp5313

ST_325: A_0_load_645 (17790)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17761  %A_0_load_645 = load i32* %A_0_addr_645, align 4

ST_325: A_0_load_646 (17794)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17765  %A_0_load_646 = load i32* %A_0_addr_646, align 4

ST_325: A_0_load_647 (17798)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17769  %A_0_load_647 = load i32* %A_0_addr_647, align 4

ST_325: tmp_15_213_1 (17800)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17771  %tmp_15_213_1 = mul nsw i32 %A_1_load_639, %B_1_load_63

ST_325: tmp_15_213_1_0_1 (17801)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17772  %tmp_15_213_1_0_1 = mul nsw i32 %A_1_load_642, %B_1_load_64

ST_325: A_1_load_645 (17802)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17773  %A_1_load_645 = load i32* %A_1_addr_645, align 4

ST_325: tmp_15_213_1_0_2 (17803)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17774  %tmp_15_213_1_0_2 = mul nsw i32 %A_1_load_645, %B_1_load_65

ST_325: tmp_15_213_1_1 (17804)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17775  %tmp_15_213_1_1 = mul nsw i32 %A_1_load_640, %B_1_load_66

ST_325: A_1_load_646 (17806)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17777  %A_1_load_646 = load i32* %A_1_addr_646, align 4

ST_325: A_1_load_647 (17810)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17781  %A_1_load_647 = load i32* %A_1_addr_647, align 4

ST_325: A_2_load_645 (17814)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17785  %A_2_load_645 = load i32* %A_2_addr_645, align 4

ST_325: A_2_load_646 (17818)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17789  %A_2_load_646 = load i32* %A_2_addr_646, align 4

ST_325: A_2_load_647 (17822)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17793  %A_2_load_647 = load i32* %A_2_addr_647, align 4

ST_325: tmp5336 (17831)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17802  %tmp5336 = add i32 %tmp_15_213_1_0_1, %tmp_15_213_1

ST_325: tmp5337 (17832)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17803  %tmp5337 = add i32 %tmp_15_213_1_1, %tmp_15_213_1_0_2

ST_325: tmp5335 (17833)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17804  %tmp5335 = add i32 %tmp5336, %tmp5337


 <State 326>: 8.21ns
ST_326: tmp_230 (739)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:710  %tmp_230 = add i17 %tmp_14, 216

ST_326: tmp_232_cast (740)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:711  %tmp_232_cast = sext i17 %tmp_230 to i64

ST_326: A_0_addr_648 (741)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:712  %A_0_addr_648 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_232_cast

ST_326: A_1_addr_648 (979)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:950  %A_1_addr_648 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_232_cast

ST_326: A_2_addr_648 (1203)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1174  %A_2_addr_648 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_232_cast

ST_326: tmp_451 (1849)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1820  %tmp_451 = add i22 %tmp_239, 212

ST_326: tmp_453_cast (1850)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1821  %tmp_453_cast = sext i22 %tmp_451 to i64

ST_326: C_addr_212 (1851)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1822  %C_addr_212 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_453_cast

ST_326: tmp_680 (2541)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2512  %tmp_680 = add i17 %tmp_464, 216

ST_326: tmp_681_cast (2542)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2513  %tmp_681_cast = sext i17 %tmp_680 to i64

ST_326: A_0_addr_649 (2543)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2514  %A_0_addr_649 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_681_cast

ST_326: A_1_addr_649 (2781)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2752  %A_1_addr_649 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_681_cast

ST_326: A_2_addr_649 (3005)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2976  %A_2_addr_649 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_681_cast

ST_326: StgValue_20367 (17787)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17758  store i32 %result_3_212_2_2_2, i32* %C_addr_212, align 4

ST_326: tmp_15_212 (17788)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17759  %tmp_15_212 = mul nsw i32 %A_0_load_639, %B_0_load_72

ST_326: tmp_15_213_0_0_1 (17789)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17760  %tmp_15_213_0_0_1 = mul nsw i32 %A_0_load_642, %B_0_load_73

ST_326: tmp_15_213_0_0_2 (17791)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17762  %tmp_15_213_0_0_2 = mul nsw i32 %A_0_load_645, %B_0_load_74

ST_326: tmp_15_213_0_1 (17792)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17763  %tmp_15_213_0_1 = mul nsw i32 %A_0_load_640, %B_0_load_75

ST_326: tmp_15_213_0_1_1 (17793)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17764  %tmp_15_213_0_1_1 = mul nsw i32 %A_0_load_643, %B_0_load_76

ST_326: A_0_load_646 (17794)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17765  %A_0_load_646 = load i32* %A_0_addr_646, align 4

ST_326: tmp_15_213_0_1_2 (17795)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17766  %tmp_15_213_0_1_2 = mul nsw i32 %A_0_load_646, %B_0_load_77

ST_326: tmp_15_213_0_2 (17796)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17767  %tmp_15_213_0_2 = mul nsw i32 %A_0_load_641, %B_0_load_69

ST_326: tmp_15_213_0_2_1 (17797)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17768  %tmp_15_213_0_2_1 = mul nsw i32 %A_0_load_644, %B_0_load_70

ST_326: A_0_load_647 (17798)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17769  %A_0_load_647 = load i32* %A_0_addr_647, align 4

ST_326: tmp_15_213_0_2_2 (17799)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17770  %tmp_15_213_0_2_2 = mul nsw i32 %A_0_load_647, %B_0_load_71

ST_326: tmp_15_213_1_1_1 (17805)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17776  %tmp_15_213_1_1_1 = mul nsw i32 %A_1_load_643, %B_1_load_67

ST_326: A_1_load_646 (17806)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17777  %A_1_load_646 = load i32* %A_1_addr_646, align 4

ST_326: tmp_15_213_1_1_2 (17807)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17778  %tmp_15_213_1_1_2 = mul nsw i32 %A_1_load_646, %B_1_load_68

ST_326: tmp_15_213_1_2 (17808)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17779  %tmp_15_213_1_2 = mul nsw i32 %A_1_load_641, %B_1_load_69

ST_326: tmp_15_213_1_2_1 (17809)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17780  %tmp_15_213_1_2_1 = mul nsw i32 %A_1_load_644, %B_1_load_70

ST_326: A_1_load_647 (17810)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17781  %A_1_load_647 = load i32* %A_1_addr_647, align 4

ST_326: tmp_15_213_1_2_2 (17811)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17782  %tmp_15_213_1_2_2 = mul nsw i32 %A_1_load_647, %B_1_load_71

ST_326: tmp_15_213_2 (17812)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17783  %tmp_15_213_2 = mul nsw i32 %A_2_load_639, %B_2_load_63

ST_326: tmp_15_213_2_0_1 (17813)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17784  %tmp_15_213_2_0_1 = mul nsw i32 %A_2_load_642, %B_2_load_64

ST_326: tmp_15_213_2_0_2 (17815)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17786  %tmp_15_213_2_0_2 = mul nsw i32 %A_2_load_645, %B_2_load_65

ST_326: tmp_15_213_2_1 (17816)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17787  %tmp_15_213_2_1 = mul nsw i32 %A_2_load_640, %B_2_load_66

ST_326: tmp_15_213_2_1_1 (17817)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17788  %tmp_15_213_2_1_1 = mul nsw i32 %A_2_load_643, %B_2_load_67

ST_326: A_2_load_646 (17818)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17789  %A_2_load_646 = load i32* %A_2_addr_646, align 4

ST_326: tmp_15_213_2_1_2 (17819)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17790  %tmp_15_213_2_1_2 = mul nsw i32 %A_2_load_646, %B_2_load_68

ST_326: tmp_15_213_2_2 (17820)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17791  %tmp_15_213_2_2 = mul nsw i32 %A_2_load_641, %B_2_load_69

ST_326: tmp_15_213_2_2_1 (17821)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17792  %tmp_15_213_2_2_1 = mul nsw i32 %A_2_load_644, %B_2_load_70

ST_326: A_2_load_647 (17822)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17793  %A_2_load_647 = load i32* %A_2_addr_647, align 4

ST_326: tmp_15_213_2_2_2 (17823)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17794  %tmp_15_213_2_2_2 = mul nsw i32 %A_2_load_647, %B_2_load_71

ST_326: tmp5329 (17824)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17795  %tmp5329 = add i32 %tmp_15_213_0_0_2, %tmp_15_212

ST_326: tmp5328 (17825)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17796  %tmp5328 = add i32 %tmp_15_213_0_0_1, %tmp5329

ST_326: tmp5331 (17826)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17797  %tmp5331 = add i32 %tmp_15_213_0_1_2, %tmp_15_213_0_1_1

ST_326: tmp5330 (17827)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17798  %tmp5330 = add i32 %tmp_15_213_0_1, %tmp5331

ST_326: tmp5327 (17828)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17799  %tmp5327 = add i32 %tmp5328, %tmp5330

ST_326: tmp5334 (17829)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17800  %tmp5334 = add i32 %tmp_15_213_0_2_2, %tmp_15_213_0_2_1

ST_326: tmp5333 (17830)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17801  %tmp5333 = add i32 %tmp_15_213_0_2, %tmp5334

ST_326: tmp5332 (17834)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17805  %tmp5332 = add i32 %tmp5333, %tmp5335

ST_326: tmp5326 (17835)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17806  %tmp5326 = add i32 %tmp5327, %tmp5332

ST_326: tmp5341 (17836)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17807  %tmp5341 = add i32 %tmp_15_213_1_2, %tmp_15_213_1_1_2

ST_326: tmp5340 (17837)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17808  %tmp5340 = add i32 %tmp_15_213_1_1_1, %tmp5341

ST_326: tmp5343 (17838)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17809  %tmp5343 = add i32 %tmp_15_213_1_2_2, %tmp_15_213_1_2_1

ST_326: tmp5344 (17839)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17810  %tmp5344 = add i32 %tmp_15_213_2_0_1, %tmp_15_213_2

ST_326: tmp5342 (17840)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17811  %tmp5342 = add i32 %tmp5343, %tmp5344

ST_326: tmp5339 (17841)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17812  %tmp5339 = add i32 %tmp5340, %tmp5342

ST_326: tmp5347 (17842)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17813  %tmp5347 = add i32 %tmp_15_213_2_1_1, %tmp_15_213_2_1

ST_326: tmp5346 (17843)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17814  %tmp5346 = add i32 %tmp_15_213_2_0_2, %tmp5347

ST_326: tmp5349 (17844)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17815  %tmp5349 = add i32 %tmp_15_213_2_2, %tmp_15_213_2_1_2

ST_326: tmp5350 (17845)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17816  %tmp5350 = add i32 %tmp_15_213_2_2_2, %tmp_15_213_2_2_1

ST_326: tmp5348 (17846)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17817  %tmp5348 = add i32 %tmp5349, %tmp5350

ST_326: tmp5345 (17847)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17818  %tmp5345 = add i32 %tmp5346, %tmp5348

ST_326: tmp5338 (17848)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17819  %tmp5338 = add i32 %tmp5339, %tmp5345

ST_326: result_3_213_2_2_2 (17849)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17820  %result_3_213_2_2_2 = add nsw i32 %tmp5326, %tmp5338

ST_326: A_0_load_648 (17853)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17824  %A_0_load_648 = load i32* %A_0_addr_648, align 4

ST_326: A_0_load_649 (17857)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17828  %A_0_load_649 = load i32* %A_0_addr_649, align 4

ST_326: A_1_load_648 (17865)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17836  %A_1_load_648 = load i32* %A_1_addr_648, align 4

ST_326: A_1_load_649 (17869)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17840  %A_1_load_649 = load i32* %A_1_addr_649, align 4

ST_326: A_2_load_648 (17877)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17848  %A_2_load_648 = load i32* %A_2_addr_648, align 4

ST_326: A_2_load_649 (17881)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17852  %A_2_load_649 = load i32* %A_2_addr_649, align 4


 <State 327>: 7.32ns
ST_327: tmp_231 (742)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:713  %tmp_231 = add i17 %tmp_14, 217

ST_327: tmp_233_cast (743)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:714  %tmp_233_cast = sext i17 %tmp_231 to i64

ST_327: A_0_addr_651 (744)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:715  %A_0_addr_651 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_233_cast

ST_327: A_1_addr_651 (980)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:951  %A_1_addr_651 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_233_cast

ST_327: A_2_addr_651 (1204)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1175  %A_2_addr_651 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_233_cast

ST_327: tmp_452 (1852)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1823  %tmp_452 = add i22 %tmp_239, 213

ST_327: tmp_454_cast (1853)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1824  %tmp_454_cast = sext i22 %tmp_452 to i64

ST_327: C_addr_213 (1854)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1825  %C_addr_213 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_454_cast

ST_327: tmp_906 (3675)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3646  %tmp_906 = add i17 %tmp_690, 216

ST_327: tmp_907_cast (3676)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3647  %tmp_907_cast = sext i17 %tmp_906 to i64

ST_327: A_0_addr_650 (3677)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3648  %A_0_addr_650 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_907_cast

ST_327: A_1_addr_650 (3915)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3886  %A_1_addr_650 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_907_cast

ST_327: A_2_addr_650 (4139)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4110  %A_2_addr_650 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_907_cast

ST_327: StgValue_20439 (17787)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17758  store i32 %result_3_212_2_2_2, i32* %C_addr_212, align 4

ST_327: StgValue_20440 (17850)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17821  store i32 %result_3_213_2_2_2, i32* %C_addr_213, align 4

ST_327: tmp_15_213 (17851)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17822  %tmp_15_213 = mul nsw i32 %A_0_load_642, %B_0_load_72

ST_327: tmp_15_214_0_0_1 (17852)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17823  %tmp_15_214_0_0_1 = mul nsw i32 %A_0_load_645, %B_0_load_73

ST_327: A_0_load_648 (17853)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17824  %A_0_load_648 = load i32* %A_0_addr_648, align 4

ST_327: tmp_15_214_0_0_2 (17854)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17825  %tmp_15_214_0_0_2 = mul nsw i32 %A_0_load_648, %B_0_load_74

ST_327: tmp_15_214_0_1 (17855)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17826  %tmp_15_214_0_1 = mul nsw i32 %A_0_load_643, %B_0_load_75

ST_327: tmp_15_214_0_1_1 (17856)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17827  %tmp_15_214_0_1_1 = mul nsw i32 %A_0_load_646, %B_0_load_76

ST_327: A_0_load_649 (17857)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17828  %A_0_load_649 = load i32* %A_0_addr_649, align 4

ST_327: tmp_15_214_0_1_2 (17858)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17829  %tmp_15_214_0_1_2 = mul nsw i32 %A_0_load_649, %B_0_load_77

ST_327: A_0_load_650 (17861)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17832  %A_0_load_650 = load i32* %A_0_addr_650, align 4

ST_327: tmp_15_214_1 (17863)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17834  %tmp_15_214_1 = mul nsw i32 %A_1_load_642, %B_1_load_63

ST_327: tmp_15_214_1_0_1 (17864)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17835  %tmp_15_214_1_0_1 = mul nsw i32 %A_1_load_645, %B_1_load_64

ST_327: A_1_load_648 (17865)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17836  %A_1_load_648 = load i32* %A_1_addr_648, align 4

ST_327: tmp_15_214_1_0_2 (17866)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17837  %tmp_15_214_1_0_2 = mul nsw i32 %A_1_load_648, %B_1_load_65

ST_327: tmp_15_214_1_1 (17867)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17838  %tmp_15_214_1_1 = mul nsw i32 %A_1_load_643, %B_1_load_66

ST_327: A_1_load_649 (17869)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17840  %A_1_load_649 = load i32* %A_1_addr_649, align 4

ST_327: A_1_load_650 (17873)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17844  %A_1_load_650 = load i32* %A_1_addr_650, align 4

ST_327: A_2_load_648 (17877)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17848  %A_2_load_648 = load i32* %A_2_addr_648, align 4

ST_327: A_2_load_649 (17881)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17852  %A_2_load_649 = load i32* %A_2_addr_649, align 4

ST_327: A_2_load_650 (17885)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17856  %A_2_load_650 = load i32* %A_2_addr_650, align 4

ST_327: tmp5354 (17887)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17858  %tmp5354 = add i32 %tmp_15_214_0_0_2, %tmp_15_213

ST_327: tmp5353 (17888)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17859  %tmp5353 = add i32 %tmp_15_214_0_0_1, %tmp5354

ST_327: tmp5356 (17889)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17860  %tmp5356 = add i32 %tmp_15_214_0_1_2, %tmp_15_214_0_1_1

ST_327: tmp5355 (17890)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17861  %tmp5355 = add i32 %tmp_15_214_0_1, %tmp5356

ST_327: tmp5352 (17891)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17862  %tmp5352 = add i32 %tmp5353, %tmp5355

ST_327: tmp5361 (17894)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17865  %tmp5361 = add i32 %tmp_15_214_1_0_1, %tmp_15_214_1

ST_327: tmp5362 (17895)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17866  %tmp5362 = add i32 %tmp_15_214_1_1, %tmp_15_214_1_0_2

ST_327: tmp5360 (17896)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17867  %tmp5360 = add i32 %tmp5361, %tmp5362

ST_327: A_0_load_651 (17916)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17887  %A_0_load_651 = load i32* %A_0_addr_651, align 4

ST_327: A_1_load_651 (17928)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17899  %A_1_load_651 = load i32* %A_1_addr_651, align 4

ST_327: A_2_load_651 (17940)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17911  %A_2_load_651 = load i32* %A_2_addr_651, align 4


 <State 328>: 8.21ns
ST_328: tmp_681 (2544)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2515  %tmp_681 = add i17 %tmp_464, 217

ST_328: tmp_682_cast (2545)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2516  %tmp_682_cast = sext i17 %tmp_681 to i64

ST_328: A_0_addr_652 (2546)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2517  %A_0_addr_652 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_682_cast

ST_328: A_1_addr_652 (2782)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2753  %A_1_addr_652 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_682_cast

ST_328: A_2_addr_652 (3006)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2977  %A_2_addr_652 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_682_cast

ST_328: tmp_907 (3678)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3649  %tmp_907 = add i17 %tmp_690, 217

ST_328: tmp_908_cast (3679)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3650  %tmp_908_cast = sext i17 %tmp_907 to i64

ST_328: A_0_addr_653 (3680)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3651  %A_0_addr_653 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_908_cast

ST_328: A_1_addr_653 (3916)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3887  %A_1_addr_653 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_908_cast

ST_328: A_2_addr_653 (4140)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4111  %A_2_addr_653 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_908_cast

ST_328: StgValue_20481 (17850)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17821  store i32 %result_3_213_2_2_2, i32* %C_addr_213, align 4

ST_328: tmp_15_214_0_2 (17859)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17830  %tmp_15_214_0_2 = mul nsw i32 %A_0_load_644, %B_0_load_69

ST_328: tmp_15_214_0_2_1 (17860)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17831  %tmp_15_214_0_2_1 = mul nsw i32 %A_0_load_647, %B_0_load_70

ST_328: A_0_load_650 (17861)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17832  %A_0_load_650 = load i32* %A_0_addr_650, align 4

ST_328: tmp_15_214_0_2_2 (17862)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17833  %tmp_15_214_0_2_2 = mul nsw i32 %A_0_load_650, %B_0_load_71

ST_328: tmp_15_214_1_1_1 (17868)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17839  %tmp_15_214_1_1_1 = mul nsw i32 %A_1_load_646, %B_1_load_67

ST_328: tmp_15_214_1_1_2 (17870)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17841  %tmp_15_214_1_1_2 = mul nsw i32 %A_1_load_649, %B_1_load_68

ST_328: tmp_15_214_1_2 (17871)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17842  %tmp_15_214_1_2 = mul nsw i32 %A_1_load_644, %B_1_load_69

ST_328: tmp_15_214_1_2_1 (17872)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17843  %tmp_15_214_1_2_1 = mul nsw i32 %A_1_load_647, %B_1_load_70

ST_328: A_1_load_650 (17873)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17844  %A_1_load_650 = load i32* %A_1_addr_650, align 4

ST_328: tmp_15_214_1_2_2 (17874)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17845  %tmp_15_214_1_2_2 = mul nsw i32 %A_1_load_650, %B_1_load_71

ST_328: tmp_15_214_2 (17875)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17846  %tmp_15_214_2 = mul nsw i32 %A_2_load_642, %B_2_load_63

ST_328: tmp_15_214_2_0_1 (17876)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17847  %tmp_15_214_2_0_1 = mul nsw i32 %A_2_load_645, %B_2_load_64

ST_328: tmp_15_214_2_0_2 (17878)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17849  %tmp_15_214_2_0_2 = mul nsw i32 %A_2_load_648, %B_2_load_65

ST_328: tmp_15_214_2_1 (17879)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17850  %tmp_15_214_2_1 = mul nsw i32 %A_2_load_643, %B_2_load_66

ST_328: tmp_15_214_2_1_1 (17880)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17851  %tmp_15_214_2_1_1 = mul nsw i32 %A_2_load_646, %B_2_load_67

ST_328: tmp_15_214_2_1_2 (17882)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17853  %tmp_15_214_2_1_2 = mul nsw i32 %A_2_load_649, %B_2_load_68

ST_328: tmp_15_214_2_2 (17883)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17854  %tmp_15_214_2_2 = mul nsw i32 %A_2_load_644, %B_2_load_69

ST_328: tmp_15_214_2_2_1 (17884)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17855  %tmp_15_214_2_2_1 = mul nsw i32 %A_2_load_647, %B_2_load_70

ST_328: A_2_load_650 (17885)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17856  %A_2_load_650 = load i32* %A_2_addr_650, align 4

ST_328: tmp_15_214_2_2_2 (17886)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17857  %tmp_15_214_2_2_2 = mul nsw i32 %A_2_load_650, %B_2_load_71

ST_328: tmp5359 (17892)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17863  %tmp5359 = add i32 %tmp_15_214_0_2_2, %tmp_15_214_0_2_1

ST_328: tmp5358 (17893)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17864  %tmp5358 = add i32 %tmp_15_214_0_2, %tmp5359

ST_328: tmp5357 (17897)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17868  %tmp5357 = add i32 %tmp5358, %tmp5360

ST_328: tmp5351 (17898)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17869  %tmp5351 = add i32 %tmp5352, %tmp5357

ST_328: tmp5366 (17899)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17870  %tmp5366 = add i32 %tmp_15_214_1_2, %tmp_15_214_1_1_2

ST_328: tmp5365 (17900)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17871  %tmp5365 = add i32 %tmp_15_214_1_1_1, %tmp5366

ST_328: tmp5368 (17901)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17872  %tmp5368 = add i32 %tmp_15_214_1_2_2, %tmp_15_214_1_2_1

ST_328: tmp5369 (17902)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17873  %tmp5369 = add i32 %tmp_15_214_2_0_1, %tmp_15_214_2

ST_328: tmp5367 (17903)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17874  %tmp5367 = add i32 %tmp5368, %tmp5369

ST_328: tmp5364 (17904)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17875  %tmp5364 = add i32 %tmp5365, %tmp5367

ST_328: tmp5372 (17905)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17876  %tmp5372 = add i32 %tmp_15_214_2_1_1, %tmp_15_214_2_1

ST_328: tmp5371 (17906)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17877  %tmp5371 = add i32 %tmp_15_214_2_0_2, %tmp5372

ST_328: tmp5374 (17907)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17878  %tmp5374 = add i32 %tmp_15_214_2_2, %tmp_15_214_2_1_2

ST_328: tmp5375 (17908)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17879  %tmp5375 = add i32 %tmp_15_214_2_2_2, %tmp_15_214_2_2_1

ST_328: tmp5373 (17909)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17880  %tmp5373 = add i32 %tmp5374, %tmp5375

ST_328: tmp5370 (17910)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17881  %tmp5370 = add i32 %tmp5371, %tmp5373

ST_328: tmp5363 (17911)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17882  %tmp5363 = add i32 %tmp5364, %tmp5370

ST_328: result_3_214_2_2_2 (17912)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17883  %result_3_214_2_2_2 = add nsw i32 %tmp5351, %tmp5363

ST_328: A_0_load_651 (17916)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17887  %A_0_load_651 = load i32* %A_0_addr_651, align 4

ST_328: A_0_load_652 (17920)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17891  %A_0_load_652 = load i32* %A_0_addr_652, align 4

ST_328: A_0_load_653 (17924)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17895  %A_0_load_653 = load i32* %A_0_addr_653, align 4

ST_328: tmp_15_215_1 (17926)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17897  %tmp_15_215_1 = mul nsw i32 %A_1_load_645, %B_1_load_63

ST_328: tmp_15_215_1_0_1 (17927)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17898  %tmp_15_215_1_0_1 = mul nsw i32 %A_1_load_648, %B_1_load_64

ST_328: A_1_load_651 (17928)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17899  %A_1_load_651 = load i32* %A_1_addr_651, align 4

ST_328: tmp_15_215_1_0_2 (17929)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17900  %tmp_15_215_1_0_2 = mul nsw i32 %A_1_load_651, %B_1_load_65

ST_328: tmp_15_215_1_1 (17930)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17901  %tmp_15_215_1_1 = mul nsw i32 %A_1_load_646, %B_1_load_66

ST_328: A_1_load_652 (17932)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17903  %A_1_load_652 = load i32* %A_1_addr_652, align 4

ST_328: A_1_load_653 (17936)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17907  %A_1_load_653 = load i32* %A_1_addr_653, align 4

ST_328: tmp_15_215_2 (17938)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17909  %tmp_15_215_2 = mul nsw i32 %A_2_load_645, %B_2_load_63

ST_328: tmp_15_215_2_0_1 (17939)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17910  %tmp_15_215_2_0_1 = mul nsw i32 %A_2_load_648, %B_2_load_64

ST_328: A_2_load_651 (17940)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17911  %A_2_load_651 = load i32* %A_2_addr_651, align 4

ST_328: tmp_15_215_2_0_2 (17941)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17912  %tmp_15_215_2_0_2 = mul nsw i32 %A_2_load_651, %B_2_load_65

ST_328: tmp_15_215_2_1 (17942)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17913  %tmp_15_215_2_1 = mul nsw i32 %A_2_load_646, %B_2_load_66

ST_328: tmp_15_215_2_1_1 (17943)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17914  %tmp_15_215_2_1_1 = mul nsw i32 %A_2_load_649, %B_2_load_67

ST_328: A_2_load_652 (17944)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17915  %A_2_load_652 = load i32* %A_2_addr_652, align 4

ST_328: A_2_load_653 (17948)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17919  %A_2_load_653 = load i32* %A_2_addr_653, align 4

ST_328: tmp5386 (17957)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17928  %tmp5386 = add i32 %tmp_15_215_1_0_1, %tmp_15_215_1

ST_328: tmp5387 (17958)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17929  %tmp5387 = add i32 %tmp_15_215_1_1, %tmp_15_215_1_0_2

ST_328: tmp5385 (17959)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17930  %tmp5385 = add i32 %tmp5386, %tmp5387

ST_328: tmp5394 (17965)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17936  %tmp5394 = add i32 %tmp_15_215_2_0_1, %tmp_15_215_2

ST_328: tmp5397 (17968)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17939  %tmp5397 = add i32 %tmp_15_215_2_1_1, %tmp_15_215_2_1

ST_328: tmp5396 (17969)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17940  %tmp5396 = add i32 %tmp_15_215_2_0_2, %tmp5397


 <State 329>: 8.21ns
ST_329: tmp_232 (745)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:716  %tmp_232 = add i17 %tmp_14, 218

ST_329: tmp_234_cast (746)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:717  %tmp_234_cast = sext i17 %tmp_232 to i64

ST_329: A_0_addr_654 (747)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:718  %A_0_addr_654 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_234_cast

ST_329: A_1_addr_654 (981)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:952  %A_1_addr_654 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_234_cast

ST_329: A_2_addr_654 (1205)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1176  %A_2_addr_654 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_234_cast

ST_329: tmp_453 (1855)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1826  %tmp_453 = add i22 %tmp_239, 214

ST_329: tmp_455_cast (1856)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1827  %tmp_455_cast = sext i22 %tmp_453 to i64

ST_329: C_addr_214 (1857)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1828  %C_addr_214 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_455_cast

ST_329: tmp_682 (2547)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2518  %tmp_682 = add i17 %tmp_464, 218

ST_329: tmp_683_cast (2548)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2519  %tmp_683_cast = sext i17 %tmp_682 to i64

ST_329: A_0_addr_655 (2549)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2520  %A_0_addr_655 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_683_cast

ST_329: A_1_addr_655 (2783)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2754  %A_1_addr_655 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_683_cast

ST_329: A_2_addr_655 (3007)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2978  %A_2_addr_655 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_683_cast

ST_329: StgValue_20557 (17913)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17884  store i32 %result_3_214_2_2_2, i32* %C_addr_214, align 4

ST_329: tmp_15_214 (17914)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17885  %tmp_15_214 = mul nsw i32 %A_0_load_645, %B_0_load_72

ST_329: tmp_15_215_0_0_1 (17915)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17886  %tmp_15_215_0_0_1 = mul nsw i32 %A_0_load_648, %B_0_load_73

ST_329: tmp_15_215_0_0_2 (17917)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17888  %tmp_15_215_0_0_2 = mul nsw i32 %A_0_load_651, %B_0_load_74

ST_329: tmp_15_215_0_1 (17918)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17889  %tmp_15_215_0_1 = mul nsw i32 %A_0_load_646, %B_0_load_75

ST_329: tmp_15_215_0_1_1 (17919)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17890  %tmp_15_215_0_1_1 = mul nsw i32 %A_0_load_649, %B_0_load_76

ST_329: A_0_load_652 (17920)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17891  %A_0_load_652 = load i32* %A_0_addr_652, align 4

ST_329: tmp_15_215_0_1_2 (17921)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17892  %tmp_15_215_0_1_2 = mul nsw i32 %A_0_load_652, %B_0_load_77

ST_329: tmp_15_215_0_2 (17922)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17893  %tmp_15_215_0_2 = mul nsw i32 %A_0_load_647, %B_0_load_69

ST_329: tmp_15_215_0_2_1 (17923)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17894  %tmp_15_215_0_2_1 = mul nsw i32 %A_0_load_650, %B_0_load_70

ST_329: A_0_load_653 (17924)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17895  %A_0_load_653 = load i32* %A_0_addr_653, align 4

ST_329: tmp_15_215_0_2_2 (17925)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17896  %tmp_15_215_0_2_2 = mul nsw i32 %A_0_load_653, %B_0_load_71

ST_329: tmp_15_215_1_1_1 (17931)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17902  %tmp_15_215_1_1_1 = mul nsw i32 %A_1_load_649, %B_1_load_67

ST_329: A_1_load_652 (17932)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17903  %A_1_load_652 = load i32* %A_1_addr_652, align 4

ST_329: tmp_15_215_1_1_2 (17933)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17904  %tmp_15_215_1_1_2 = mul nsw i32 %A_1_load_652, %B_1_load_68

ST_329: tmp_15_215_1_2 (17934)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17905  %tmp_15_215_1_2 = mul nsw i32 %A_1_load_647, %B_1_load_69

ST_329: tmp_15_215_1_2_1 (17935)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17906  %tmp_15_215_1_2_1 = mul nsw i32 %A_1_load_650, %B_1_load_70

ST_329: A_1_load_653 (17936)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17907  %A_1_load_653 = load i32* %A_1_addr_653, align 4

ST_329: tmp_15_215_1_2_2 (17937)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17908  %tmp_15_215_1_2_2 = mul nsw i32 %A_1_load_653, %B_1_load_71

ST_329: A_2_load_652 (17944)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17915  %A_2_load_652 = load i32* %A_2_addr_652, align 4

ST_329: tmp_15_215_2_1_2 (17945)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17916  %tmp_15_215_2_1_2 = mul nsw i32 %A_2_load_652, %B_2_load_68

ST_329: tmp_15_215_2_2 (17946)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17917  %tmp_15_215_2_2 = mul nsw i32 %A_2_load_647, %B_2_load_69

ST_329: tmp_15_215_2_2_1 (17947)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17918  %tmp_15_215_2_2_1 = mul nsw i32 %A_2_load_650, %B_2_load_70

ST_329: A_2_load_653 (17948)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17919  %A_2_load_653 = load i32* %A_2_addr_653, align 4

ST_329: tmp_15_215_2_2_2 (17949)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17920  %tmp_15_215_2_2_2 = mul nsw i32 %A_2_load_653, %B_2_load_71

ST_329: tmp5379 (17950)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17921  %tmp5379 = add i32 %tmp_15_215_0_0_2, %tmp_15_214

ST_329: tmp5378 (17951)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17922  %tmp5378 = add i32 %tmp_15_215_0_0_1, %tmp5379

ST_329: tmp5381 (17952)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17923  %tmp5381 = add i32 %tmp_15_215_0_1_2, %tmp_15_215_0_1_1

ST_329: tmp5380 (17953)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17924  %tmp5380 = add i32 %tmp_15_215_0_1, %tmp5381

ST_329: tmp5377 (17954)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17925  %tmp5377 = add i32 %tmp5378, %tmp5380

ST_329: tmp5384 (17955)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17926  %tmp5384 = add i32 %tmp_15_215_0_2_2, %tmp_15_215_0_2_1

ST_329: tmp5383 (17956)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17927  %tmp5383 = add i32 %tmp_15_215_0_2, %tmp5384

ST_329: tmp5382 (17960)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17931  %tmp5382 = add i32 %tmp5383, %tmp5385

ST_329: tmp5376 (17961)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17932  %tmp5376 = add i32 %tmp5377, %tmp5382

ST_329: tmp5391 (17962)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17933  %tmp5391 = add i32 %tmp_15_215_1_2, %tmp_15_215_1_1_2

ST_329: tmp5390 (17963)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17934  %tmp5390 = add i32 %tmp_15_215_1_1_1, %tmp5391

ST_329: tmp5393 (17964)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17935  %tmp5393 = add i32 %tmp_15_215_1_2_2, %tmp_15_215_1_2_1

ST_329: tmp5392 (17966)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17937  %tmp5392 = add i32 %tmp5393, %tmp5394

ST_329: tmp5389 (17967)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17938  %tmp5389 = add i32 %tmp5390, %tmp5392

ST_329: tmp5399 (17970)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17941  %tmp5399 = add i32 %tmp_15_215_2_2, %tmp_15_215_2_1_2

ST_329: tmp5400 (17971)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17942  %tmp5400 = add i32 %tmp_15_215_2_2_2, %tmp_15_215_2_2_1

ST_329: tmp5398 (17972)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17943  %tmp5398 = add i32 %tmp5399, %tmp5400

ST_329: tmp5395 (17973)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17944  %tmp5395 = add i32 %tmp5396, %tmp5398

ST_329: tmp5388 (17974)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17945  %tmp5388 = add i32 %tmp5389, %tmp5395

ST_329: result_3_215_2_2_2 (17975)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17946  %result_3_215_2_2_2 = add nsw i32 %tmp5376, %tmp5388

ST_329: A_0_load_654 (17979)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17950  %A_0_load_654 = load i32* %A_0_addr_654, align 4

ST_329: A_0_load_655 (17983)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17954  %A_0_load_655 = load i32* %A_0_addr_655, align 4

ST_329: A_1_load_654 (17991)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17962  %A_1_load_654 = load i32* %A_1_addr_654, align 4

ST_329: A_1_load_655 (17995)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17966  %A_1_load_655 = load i32* %A_1_addr_655, align 4

ST_329: A_2_load_654 (18003)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17974  %A_2_load_654 = load i32* %A_2_addr_654, align 4

ST_329: A_2_load_655 (18007)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17978  %A_2_load_655 = load i32* %A_2_addr_655, align 4


 <State 330>: 7.32ns
ST_330: tmp_233 (748)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:719  %tmp_233 = add i17 %tmp_14, 219

ST_330: tmp_235_cast (749)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:720  %tmp_235_cast = sext i17 %tmp_233 to i64

ST_330: A_0_addr_657 (750)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:721  %A_0_addr_657 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_235_cast

ST_330: A_1_addr_657 (982)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:953  %A_1_addr_657 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_235_cast

ST_330: A_2_addr_657 (1206)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1177  %A_2_addr_657 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_235_cast

ST_330: tmp_454 (1858)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1829  %tmp_454 = add i22 %tmp_239, 215

ST_330: tmp_456_cast (1859)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1830  %tmp_456_cast = sext i22 %tmp_454 to i64

ST_330: C_addr_215 (1860)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1831  %C_addr_215 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_456_cast

ST_330: tmp_908 (3681)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3652  %tmp_908 = add i17 %tmp_690, 218

ST_330: tmp_909_cast (3682)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3653  %tmp_909_cast = sext i17 %tmp_908 to i64

ST_330: A_0_addr_656 (3683)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3654  %A_0_addr_656 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_909_cast

ST_330: A_1_addr_656 (3917)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3888  %A_1_addr_656 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_909_cast

ST_330: A_2_addr_656 (4141)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4112  %A_2_addr_656 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_909_cast

ST_330: StgValue_20621 (17913)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17884  store i32 %result_3_214_2_2_2, i32* %C_addr_214, align 4

ST_330: StgValue_20622 (17976)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17947  store i32 %result_3_215_2_2_2, i32* %C_addr_215, align 4

ST_330: tmp_15_215 (17977)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17948  %tmp_15_215 = mul nsw i32 %A_0_load_648, %B_0_load_72

ST_330: tmp_15_216_0_0_1 (17978)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17949  %tmp_15_216_0_0_1 = mul nsw i32 %A_0_load_651, %B_0_load_73

ST_330: A_0_load_654 (17979)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17950  %A_0_load_654 = load i32* %A_0_addr_654, align 4

ST_330: tmp_15_216_0_0_2 (17980)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17951  %tmp_15_216_0_0_2 = mul nsw i32 %A_0_load_654, %B_0_load_74

ST_330: tmp_15_216_0_1 (17981)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17952  %tmp_15_216_0_1 = mul nsw i32 %A_0_load_649, %B_0_load_75

ST_330: tmp_15_216_0_1_1 (17982)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17953  %tmp_15_216_0_1_1 = mul nsw i32 %A_0_load_652, %B_0_load_76

ST_330: A_0_load_655 (17983)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17954  %A_0_load_655 = load i32* %A_0_addr_655, align 4

ST_330: tmp_15_216_0_1_2 (17984)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17955  %tmp_15_216_0_1_2 = mul nsw i32 %A_0_load_655, %B_0_load_77

ST_330: A_0_load_656 (17987)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17958  %A_0_load_656 = load i32* %A_0_addr_656, align 4

ST_330: tmp_15_216_1 (17989)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17960  %tmp_15_216_1 = mul nsw i32 %A_1_load_648, %B_1_load_63

ST_330: tmp_15_216_1_0_1 (17990)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17961  %tmp_15_216_1_0_1 = mul nsw i32 %A_1_load_651, %B_1_load_64

ST_330: A_1_load_654 (17991)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17962  %A_1_load_654 = load i32* %A_1_addr_654, align 4

ST_330: tmp_15_216_1_0_2 (17992)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17963  %tmp_15_216_1_0_2 = mul nsw i32 %A_1_load_654, %B_1_load_65

ST_330: tmp_15_216_1_1 (17993)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17964  %tmp_15_216_1_1 = mul nsw i32 %A_1_load_649, %B_1_load_66

ST_330: tmp_15_216_1_1_1 (17994)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17965  %tmp_15_216_1_1_1 = mul nsw i32 %A_1_load_652, %B_1_load_67

ST_330: A_1_load_655 (17995)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17966  %A_1_load_655 = load i32* %A_1_addr_655, align 4

ST_330: tmp_15_216_1_1_2 (17996)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17967  %tmp_15_216_1_1_2 = mul nsw i32 %A_1_load_655, %B_1_load_68

ST_330: tmp_15_216_1_2 (17997)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17968  %tmp_15_216_1_2 = mul nsw i32 %A_1_load_650, %B_1_load_69

ST_330: A_1_load_656 (17999)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17970  %A_1_load_656 = load i32* %A_1_addr_656, align 4

ST_330: tmp_15_216_2 (18001)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17972  %tmp_15_216_2 = mul nsw i32 %A_2_load_648, %B_2_load_63

ST_330: tmp_15_216_2_0_1 (18002)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17973  %tmp_15_216_2_0_1 = mul nsw i32 %A_2_load_651, %B_2_load_64

ST_330: A_2_load_654 (18003)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17974  %A_2_load_654 = load i32* %A_2_addr_654, align 4

ST_330: tmp_15_216_2_0_2 (18004)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17975  %tmp_15_216_2_0_2 = mul nsw i32 %A_2_load_654, %B_2_load_65

ST_330: tmp_15_216_2_1 (18005)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17976  %tmp_15_216_2_1 = mul nsw i32 %A_2_load_649, %B_2_load_66

ST_330: tmp_15_216_2_1_1 (18006)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17977  %tmp_15_216_2_1_1 = mul nsw i32 %A_2_load_652, %B_2_load_67

ST_330: A_2_load_655 (18007)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17978  %A_2_load_655 = load i32* %A_2_addr_655, align 4

ST_330: tmp_15_216_2_1_2 (18008)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17979  %tmp_15_216_2_1_2 = mul nsw i32 %A_2_load_655, %B_2_load_68

ST_330: tmp_15_216_2_2 (18009)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17980  %tmp_15_216_2_2 = mul nsw i32 %A_2_load_650, %B_2_load_69

ST_330: A_2_load_656 (18011)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17982  %A_2_load_656 = load i32* %A_2_addr_656, align 4

ST_330: tmp5404 (18013)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17984  %tmp5404 = add i32 %tmp_15_216_0_0_2, %tmp_15_215

ST_330: tmp5403 (18014)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17985  %tmp5403 = add i32 %tmp_15_216_0_0_1, %tmp5404

ST_330: tmp5406 (18015)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17986  %tmp5406 = add i32 %tmp_15_216_0_1_2, %tmp_15_216_0_1_1

ST_330: tmp5405 (18016)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17987  %tmp5405 = add i32 %tmp_15_216_0_1, %tmp5406

ST_330: tmp5402 (18017)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17988  %tmp5402 = add i32 %tmp5403, %tmp5405

ST_330: tmp5411 (18020)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17991  %tmp5411 = add i32 %tmp_15_216_1_0_1, %tmp_15_216_1

ST_330: tmp5412 (18021)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17992  %tmp5412 = add i32 %tmp_15_216_1_1, %tmp_15_216_1_0_2

ST_330: tmp5410 (18022)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17993  %tmp5410 = add i32 %tmp5411, %tmp5412

ST_330: tmp5416 (18025)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17996  %tmp5416 = add i32 %tmp_15_216_1_2, %tmp_15_216_1_1_2

ST_330: tmp5415 (18026)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17997  %tmp5415 = add i32 %tmp_15_216_1_1_1, %tmp5416

ST_330: tmp5419 (18028)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17999  %tmp5419 = add i32 %tmp_15_216_2_0_1, %tmp_15_216_2

ST_330: tmp5422 (18031)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18002  %tmp5422 = add i32 %tmp_15_216_2_1_1, %tmp_15_216_2_1

ST_330: tmp5421 (18032)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18003  %tmp5421 = add i32 %tmp_15_216_2_0_2, %tmp5422

ST_330: tmp5424 (18033)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18004  %tmp5424 = add i32 %tmp_15_216_2_2, %tmp_15_216_2_1_2

ST_330: A_0_load_657 (18042)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18013  %A_0_load_657 = load i32* %A_0_addr_657, align 4

ST_330: tmp_15_217_1 (18052)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18023  %tmp_15_217_1 = mul nsw i32 %A_1_load_651, %B_1_load_63

ST_330: tmp_15_217_1_0_1 (18053)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18024  %tmp_15_217_1_0_1 = mul nsw i32 %A_1_load_654, %B_1_load_64

ST_330: A_1_load_657 (18054)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18025  %A_1_load_657 = load i32* %A_1_addr_657, align 4

ST_330: tmp_15_217_2 (18064)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18035  %tmp_15_217_2 = mul nsw i32 %A_2_load_651, %B_2_load_63

ST_330: tmp_15_217_2_0_1 (18065)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18036  %tmp_15_217_2_0_1 = mul nsw i32 %A_2_load_654, %B_2_load_64

ST_330: A_2_load_657 (18066)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18037  %A_2_load_657 = load i32* %A_2_addr_657, align 4

ST_330: tmp5436 (18083)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18054  %tmp5436 = add i32 %tmp_15_217_1_0_1, %tmp_15_217_1

ST_330: tmp5444 (18091)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18062  %tmp5444 = add i32 %tmp_15_217_2_0_1, %tmp_15_217_2


 <State 331>: 8.21ns
ST_331: tmp_683 (2550)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2521  %tmp_683 = add i17 %tmp_464, 219

ST_331: tmp_684_cast (2551)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2522  %tmp_684_cast = sext i17 %tmp_683 to i64

ST_331: A_0_addr_658 (2552)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2523  %A_0_addr_658 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_684_cast

ST_331: A_1_addr_658 (2784)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2755  %A_1_addr_658 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_684_cast

ST_331: A_2_addr_658 (3008)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2979  %A_2_addr_658 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_684_cast

ST_331: tmp_909 (3684)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3655  %tmp_909 = add i17 %tmp_690, 219

ST_331: tmp_910_cast (3685)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3656  %tmp_910_cast = sext i17 %tmp_909 to i64

ST_331: A_0_addr_659 (3686)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3657  %A_0_addr_659 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_910_cast

ST_331: A_1_addr_659 (3918)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3889  %A_1_addr_659 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_910_cast

ST_331: A_2_addr_659 (4142)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4113  %A_2_addr_659 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_910_cast

ST_331: StgValue_20685 (17976)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:17947  store i32 %result_3_215_2_2_2, i32* %C_addr_215, align 4

ST_331: tmp_15_216_0_2 (17985)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17956  %tmp_15_216_0_2 = mul nsw i32 %A_0_load_650, %B_0_load_69

ST_331: tmp_15_216_0_2_1 (17986)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17957  %tmp_15_216_0_2_1 = mul nsw i32 %A_0_load_653, %B_0_load_70

ST_331: A_0_load_656 (17987)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17958  %A_0_load_656 = load i32* %A_0_addr_656, align 4

ST_331: tmp_15_216_0_2_2 (17988)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17959  %tmp_15_216_0_2_2 = mul nsw i32 %A_0_load_656, %B_0_load_71

ST_331: tmp_15_216_1_2_1 (17998)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17969  %tmp_15_216_1_2_1 = mul nsw i32 %A_1_load_653, %B_1_load_70

ST_331: A_1_load_656 (17999)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17970  %A_1_load_656 = load i32* %A_1_addr_656, align 4

ST_331: tmp_15_216_1_2_2 (18000)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17971  %tmp_15_216_1_2_2 = mul nsw i32 %A_1_load_656, %B_1_load_71

ST_331: tmp_15_216_2_2_1 (18010)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17981  %tmp_15_216_2_2_1 = mul nsw i32 %A_2_load_653, %B_2_load_70

ST_331: A_2_load_656 (18011)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17982  %A_2_load_656 = load i32* %A_2_addr_656, align 4

ST_331: tmp_15_216_2_2_2 (18012)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17983  %tmp_15_216_2_2_2 = mul nsw i32 %A_2_load_656, %B_2_load_71

ST_331: tmp5409 (18018)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17989  %tmp5409 = add i32 %tmp_15_216_0_2_2, %tmp_15_216_0_2_1

ST_331: tmp5408 (18019)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17990  %tmp5408 = add i32 %tmp_15_216_0_2, %tmp5409

ST_331: tmp5407 (18023)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17994  %tmp5407 = add i32 %tmp5408, %tmp5410

ST_331: tmp5401 (18024)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17995  %tmp5401 = add i32 %tmp5402, %tmp5407

ST_331: tmp5418 (18027)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:17998  %tmp5418 = add i32 %tmp_15_216_1_2_2, %tmp_15_216_1_2_1

ST_331: tmp5417 (18029)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18000  %tmp5417 = add i32 %tmp5418, %tmp5419

ST_331: tmp5414 (18030)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18001  %tmp5414 = add i32 %tmp5415, %tmp5417

ST_331: tmp5425 (18034)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18005  %tmp5425 = add i32 %tmp_15_216_2_2_2, %tmp_15_216_2_2_1

ST_331: tmp5423 (18035)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18006  %tmp5423 = add i32 %tmp5424, %tmp5425

ST_331: tmp5420 (18036)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18007  %tmp5420 = add i32 %tmp5421, %tmp5423

ST_331: tmp5413 (18037)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18008  %tmp5413 = add i32 %tmp5414, %tmp5420

ST_331: result_3_216_2_2_2 (18038)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18009  %result_3_216_2_2_2 = add nsw i32 %tmp5401, %tmp5413

ST_331: tmp_15_216 (18040)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18011  %tmp_15_216 = mul nsw i32 %A_0_load_651, %B_0_load_72

ST_331: tmp_15_217_0_0_1 (18041)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18012  %tmp_15_217_0_0_1 = mul nsw i32 %A_0_load_654, %B_0_load_73

ST_331: A_0_load_657 (18042)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18013  %A_0_load_657 = load i32* %A_0_addr_657, align 4

ST_331: tmp_15_217_0_0_2 (18043)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18014  %tmp_15_217_0_0_2 = mul nsw i32 %A_0_load_657, %B_0_load_74

ST_331: A_0_load_658 (18046)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18017  %A_0_load_658 = load i32* %A_0_addr_658, align 4

ST_331: A_0_load_659 (18050)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18021  %A_0_load_659 = load i32* %A_0_addr_659, align 4

ST_331: A_1_load_657 (18054)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18025  %A_1_load_657 = load i32* %A_1_addr_657, align 4

ST_331: tmp_15_217_1_0_2 (18055)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18026  %tmp_15_217_1_0_2 = mul nsw i32 %A_1_load_657, %B_1_load_65

ST_331: tmp_15_217_1_1 (18056)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18027  %tmp_15_217_1_1 = mul nsw i32 %A_1_load_652, %B_1_load_66

ST_331: A_1_load_658 (18058)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18029  %A_1_load_658 = load i32* %A_1_addr_658, align 4

ST_331: A_1_load_659 (18062)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18033  %A_1_load_659 = load i32* %A_1_addr_659, align 4

ST_331: A_2_load_657 (18066)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18037  %A_2_load_657 = load i32* %A_2_addr_657, align 4

ST_331: tmp_15_217_2_0_2 (18067)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18038  %tmp_15_217_2_0_2 = mul nsw i32 %A_2_load_657, %B_2_load_65

ST_331: tmp_15_217_2_1 (18068)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18039  %tmp_15_217_2_1 = mul nsw i32 %A_2_load_652, %B_2_load_66

ST_331: tmp_15_217_2_1_1 (18069)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18040  %tmp_15_217_2_1_1 = mul nsw i32 %A_2_load_655, %B_2_load_67

ST_331: A_2_load_658 (18070)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18041  %A_2_load_658 = load i32* %A_2_addr_658, align 4

ST_331: A_2_load_659 (18074)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18045  %A_2_load_659 = load i32* %A_2_addr_659, align 4

ST_331: tmp5429 (18076)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18047  %tmp5429 = add i32 %tmp_15_217_0_0_2, %tmp_15_216

ST_331: tmp5428 (18077)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18048  %tmp5428 = add i32 %tmp_15_217_0_0_1, %tmp5429

ST_331: tmp5437 (18084)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18055  %tmp5437 = add i32 %tmp_15_217_1_1, %tmp_15_217_1_0_2

ST_331: tmp5435 (18085)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18056  %tmp5435 = add i32 %tmp5436, %tmp5437

ST_331: tmp5447 (18094)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18065  %tmp5447 = add i32 %tmp_15_217_2_1_1, %tmp_15_217_2_1

ST_331: tmp5446 (18095)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18066  %tmp5446 = add i32 %tmp_15_217_2_0_2, %tmp5447

ST_331: tmp_15_218_1 (18115)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18086  %tmp_15_218_1 = mul nsw i32 %A_1_load_654, %B_1_load_63

ST_331: tmp_15_218_1_0_1 (18116)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18087  %tmp_15_218_1_0_1 = mul nsw i32 %A_1_load_657, %B_1_load_64

ST_331: tmp_15_218_2 (18127)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18098  %tmp_15_218_2 = mul nsw i32 %A_2_load_654, %B_2_load_63

ST_331: tmp_15_218_2_0_1 (18128)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18099  %tmp_15_218_2_0_1 = mul nsw i32 %A_2_load_657, %B_2_load_64

ST_331: tmp5461 (18146)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18117  %tmp5461 = add i32 %tmp_15_218_1_0_1, %tmp_15_218_1

ST_331: tmp5469 (18154)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18125  %tmp5469 = add i32 %tmp_15_218_2_0_1, %tmp_15_218_2


 <State 332>: 8.21ns
ST_332: tmp_234 (751)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:722  %tmp_234 = add i17 %tmp_14, 220

ST_332: tmp_236_cast (752)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:723  %tmp_236_cast = sext i17 %tmp_234 to i64

ST_332: A_0_addr_660 (753)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:724  %A_0_addr_660 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_236_cast

ST_332: A_1_addr_660 (983)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:954  %A_1_addr_660 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_236_cast

ST_332: A_2_addr_660 (1207)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1178  %A_2_addr_660 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_236_cast

ST_332: tmp_455 (1861)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1832  %tmp_455 = add i22 %tmp_239, 216

ST_332: tmp_457_cast (1862)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1833  %tmp_457_cast = sext i22 %tmp_455 to i64

ST_332: C_addr_216 (1863)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1834  %C_addr_216 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_457_cast

ST_332: tmp_684 (2553)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2524  %tmp_684 = add i17 %tmp_464, 220

ST_332: tmp_685_cast (2554)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2525  %tmp_685_cast = sext i17 %tmp_684 to i64

ST_332: A_0_addr_661 (2555)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2526  %A_0_addr_661 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_685_cast

ST_332: A_1_addr_661 (2785)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2756  %A_1_addr_661 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_685_cast

ST_332: A_2_addr_661 (3009)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2980  %A_2_addr_661 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_685_cast

ST_332: StgValue_20750 (18039)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18010  store i32 %result_3_216_2_2_2, i32* %C_addr_216, align 4

ST_332: tmp_15_217_0_1 (18044)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18015  %tmp_15_217_0_1 = mul nsw i32 %A_0_load_652, %B_0_load_75

ST_332: tmp_15_217_0_1_1 (18045)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18016  %tmp_15_217_0_1_1 = mul nsw i32 %A_0_load_655, %B_0_load_76

ST_332: A_0_load_658 (18046)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18017  %A_0_load_658 = load i32* %A_0_addr_658, align 4

ST_332: tmp_15_217_0_1_2 (18047)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18018  %tmp_15_217_0_1_2 = mul nsw i32 %A_0_load_658, %B_0_load_77

ST_332: tmp_15_217_0_2 (18048)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18019  %tmp_15_217_0_2 = mul nsw i32 %A_0_load_653, %B_0_load_69

ST_332: tmp_15_217_0_2_1 (18049)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18020  %tmp_15_217_0_2_1 = mul nsw i32 %A_0_load_656, %B_0_load_70

ST_332: A_0_load_659 (18050)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18021  %A_0_load_659 = load i32* %A_0_addr_659, align 4

ST_332: tmp_15_217_0_2_2 (18051)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18022  %tmp_15_217_0_2_2 = mul nsw i32 %A_0_load_659, %B_0_load_71

ST_332: tmp_15_217_1_1_1 (18057)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18028  %tmp_15_217_1_1_1 = mul nsw i32 %A_1_load_655, %B_1_load_67

ST_332: A_1_load_658 (18058)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18029  %A_1_load_658 = load i32* %A_1_addr_658, align 4

ST_332: tmp_15_217_1_1_2 (18059)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18030  %tmp_15_217_1_1_2 = mul nsw i32 %A_1_load_658, %B_1_load_68

ST_332: tmp_15_217_1_2 (18060)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18031  %tmp_15_217_1_2 = mul nsw i32 %A_1_load_653, %B_1_load_69

ST_332: tmp_15_217_1_2_1 (18061)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18032  %tmp_15_217_1_2_1 = mul nsw i32 %A_1_load_656, %B_1_load_70

ST_332: A_1_load_659 (18062)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18033  %A_1_load_659 = load i32* %A_1_addr_659, align 4

ST_332: tmp_15_217_1_2_2 (18063)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18034  %tmp_15_217_1_2_2 = mul nsw i32 %A_1_load_659, %B_1_load_71

ST_332: A_2_load_658 (18070)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18041  %A_2_load_658 = load i32* %A_2_addr_658, align 4

ST_332: tmp_15_217_2_1_2 (18071)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18042  %tmp_15_217_2_1_2 = mul nsw i32 %A_2_load_658, %B_2_load_68

ST_332: tmp_15_217_2_2 (18072)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18043  %tmp_15_217_2_2 = mul nsw i32 %A_2_load_653, %B_2_load_69

ST_332: tmp_15_217_2_2_1 (18073)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18044  %tmp_15_217_2_2_1 = mul nsw i32 %A_2_load_656, %B_2_load_70

ST_332: A_2_load_659 (18074)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18045  %A_2_load_659 = load i32* %A_2_addr_659, align 4

ST_332: tmp_15_217_2_2_2 (18075)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18046  %tmp_15_217_2_2_2 = mul nsw i32 %A_2_load_659, %B_2_load_71

ST_332: tmp5431 (18078)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18049  %tmp5431 = add i32 %tmp_15_217_0_1_2, %tmp_15_217_0_1_1

ST_332: tmp5430 (18079)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18050  %tmp5430 = add i32 %tmp_15_217_0_1, %tmp5431

ST_332: tmp5427 (18080)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18051  %tmp5427 = add i32 %tmp5428, %tmp5430

ST_332: tmp5434 (18081)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18052  %tmp5434 = add i32 %tmp_15_217_0_2_2, %tmp_15_217_0_2_1

ST_332: tmp5433 (18082)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18053  %tmp5433 = add i32 %tmp_15_217_0_2, %tmp5434

ST_332: tmp5432 (18086)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18057  %tmp5432 = add i32 %tmp5433, %tmp5435

ST_332: tmp5426 (18087)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18058  %tmp5426 = add i32 %tmp5427, %tmp5432

ST_332: tmp5441 (18088)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18059  %tmp5441 = add i32 %tmp_15_217_1_2, %tmp_15_217_1_1_2

ST_332: tmp5440 (18089)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18060  %tmp5440 = add i32 %tmp_15_217_1_1_1, %tmp5441

ST_332: tmp5443 (18090)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18061  %tmp5443 = add i32 %tmp_15_217_1_2_2, %tmp_15_217_1_2_1

ST_332: tmp5442 (18092)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18063  %tmp5442 = add i32 %tmp5443, %tmp5444

ST_332: tmp5439 (18093)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18064  %tmp5439 = add i32 %tmp5440, %tmp5442

ST_332: tmp5449 (18096)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18067  %tmp5449 = add i32 %tmp_15_217_2_2, %tmp_15_217_2_1_2

ST_332: tmp5450 (18097)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18068  %tmp5450 = add i32 %tmp_15_217_2_2_2, %tmp_15_217_2_2_1

ST_332: tmp5448 (18098)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18069  %tmp5448 = add i32 %tmp5449, %tmp5450

ST_332: tmp5445 (18099)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18070  %tmp5445 = add i32 %tmp5446, %tmp5448

ST_332: tmp5438 (18100)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18071  %tmp5438 = add i32 %tmp5439, %tmp5445

ST_332: result_3_217_2_2_2 (18101)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18072  %result_3_217_2_2_2 = add nsw i32 %tmp5426, %tmp5438

ST_332: A_0_load_660 (18105)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18076  %A_0_load_660 = load i32* %A_0_addr_660, align 4

ST_332: A_0_load_661 (18109)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18080  %A_0_load_661 = load i32* %A_0_addr_661, align 4

ST_332: A_1_load_660 (18117)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18088  %A_1_load_660 = load i32* %A_1_addr_660, align 4

ST_332: A_1_load_661 (18121)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18092  %A_1_load_661 = load i32* %A_1_addr_661, align 4

ST_332: A_2_load_660 (18129)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18100  %A_2_load_660 = load i32* %A_2_addr_660, align 4

ST_332: A_2_load_661 (18133)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18104  %A_2_load_661 = load i32* %A_2_addr_661, align 4


 <State 333>: 7.32ns
ST_333: tmp_235 (754)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:725  %tmp_235 = add i17 %tmp_14, 221

ST_333: tmp_237_cast (755)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:726  %tmp_237_cast = sext i17 %tmp_235 to i64

ST_333: A_0_addr_663 (756)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:727  %A_0_addr_663 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_237_cast

ST_333: A_1_addr_663 (984)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:955  %A_1_addr_663 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_237_cast

ST_333: A_2_addr_663 (1208)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1179  %A_2_addr_663 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_237_cast

ST_333: tmp_456 (1864)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1835  %tmp_456 = add i22 %tmp_239, 217

ST_333: tmp_458_cast (1865)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1836  %tmp_458_cast = sext i22 %tmp_456 to i64

ST_333: C_addr_217 (1866)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1837  %C_addr_217 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_458_cast

ST_333: tmp_910 (3687)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3658  %tmp_910 = add i17 %tmp_690, 220

ST_333: tmp_911_cast (3688)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3659  %tmp_911_cast = sext i17 %tmp_910 to i64

ST_333: A_0_addr_662 (3689)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3660  %A_0_addr_662 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_911_cast

ST_333: A_1_addr_662 (3919)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3890  %A_1_addr_662 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_911_cast

ST_333: A_2_addr_662 (4143)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4114  %A_2_addr_662 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_911_cast

ST_333: StgValue_20809 (18039)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18010  store i32 %result_3_216_2_2_2, i32* %C_addr_216, align 4

ST_333: StgValue_20810 (18102)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18073  store i32 %result_3_217_2_2_2, i32* %C_addr_217, align 4

ST_333: tmp_15_217 (18103)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18074  %tmp_15_217 = mul nsw i32 %A_0_load_654, %B_0_load_72

ST_333: tmp_15_218_0_0_1 (18104)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18075  %tmp_15_218_0_0_1 = mul nsw i32 %A_0_load_657, %B_0_load_73

ST_333: A_0_load_660 (18105)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18076  %A_0_load_660 = load i32* %A_0_addr_660, align 4

ST_333: tmp_15_218_0_0_2 (18106)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18077  %tmp_15_218_0_0_2 = mul nsw i32 %A_0_load_660, %B_0_load_74

ST_333: tmp_15_218_0_1 (18107)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18078  %tmp_15_218_0_1 = mul nsw i32 %A_0_load_655, %B_0_load_75

ST_333: tmp_15_218_0_1_1 (18108)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18079  %tmp_15_218_0_1_1 = mul nsw i32 %A_0_load_658, %B_0_load_76

ST_333: A_0_load_661 (18109)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18080  %A_0_load_661 = load i32* %A_0_addr_661, align 4

ST_333: tmp_15_218_0_1_2 (18110)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18081  %tmp_15_218_0_1_2 = mul nsw i32 %A_0_load_661, %B_0_load_77

ST_333: A_0_load_662 (18113)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18084  %A_0_load_662 = load i32* %A_0_addr_662, align 4

ST_333: A_1_load_660 (18117)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18088  %A_1_load_660 = load i32* %A_1_addr_660, align 4

ST_333: tmp_15_218_1_0_2 (18118)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18089  %tmp_15_218_1_0_2 = mul nsw i32 %A_1_load_660, %B_1_load_65

ST_333: tmp_15_218_1_1 (18119)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18090  %tmp_15_218_1_1 = mul nsw i32 %A_1_load_655, %B_1_load_66

ST_333: tmp_15_218_1_1_1 (18120)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18091  %tmp_15_218_1_1_1 = mul nsw i32 %A_1_load_658, %B_1_load_67

ST_333: A_1_load_661 (18121)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18092  %A_1_load_661 = load i32* %A_1_addr_661, align 4

ST_333: tmp_15_218_1_1_2 (18122)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18093  %tmp_15_218_1_1_2 = mul nsw i32 %A_1_load_661, %B_1_load_68

ST_333: tmp_15_218_1_2 (18123)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18094  %tmp_15_218_1_2 = mul nsw i32 %A_1_load_656, %B_1_load_69

ST_333: A_1_load_662 (18125)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18096  %A_1_load_662 = load i32* %A_1_addr_662, align 4

ST_333: A_2_load_660 (18129)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18100  %A_2_load_660 = load i32* %A_2_addr_660, align 4

ST_333: tmp_15_218_2_0_2 (18130)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18101  %tmp_15_218_2_0_2 = mul nsw i32 %A_2_load_660, %B_2_load_65

ST_333: tmp_15_218_2_1 (18131)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18102  %tmp_15_218_2_1 = mul nsw i32 %A_2_load_655, %B_2_load_66

ST_333: tmp_15_218_2_1_1 (18132)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18103  %tmp_15_218_2_1_1 = mul nsw i32 %A_2_load_658, %B_2_load_67

ST_333: A_2_load_661 (18133)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18104  %A_2_load_661 = load i32* %A_2_addr_661, align 4

ST_333: tmp_15_218_2_1_2 (18134)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18105  %tmp_15_218_2_1_2 = mul nsw i32 %A_2_load_661, %B_2_load_68

ST_333: tmp_15_218_2_2 (18135)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18106  %tmp_15_218_2_2 = mul nsw i32 %A_2_load_656, %B_2_load_69

ST_333: A_2_load_662 (18137)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18108  %A_2_load_662 = load i32* %A_2_addr_662, align 4

ST_333: tmp5454 (18139)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18110  %tmp5454 = add i32 %tmp_15_218_0_0_2, %tmp_15_217

ST_333: tmp5453 (18140)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18111  %tmp5453 = add i32 %tmp_15_218_0_0_1, %tmp5454

ST_333: tmp5456 (18141)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18112  %tmp5456 = add i32 %tmp_15_218_0_1_2, %tmp_15_218_0_1_1

ST_333: tmp5455 (18142)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18113  %tmp5455 = add i32 %tmp_15_218_0_1, %tmp5456

ST_333: tmp5452 (18143)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18114  %tmp5452 = add i32 %tmp5453, %tmp5455

ST_333: tmp5462 (18147)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18118  %tmp5462 = add i32 %tmp_15_218_1_1, %tmp_15_218_1_0_2

ST_333: tmp5460 (18148)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18119  %tmp5460 = add i32 %tmp5461, %tmp5462

ST_333: tmp5466 (18151)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18122  %tmp5466 = add i32 %tmp_15_218_1_2, %tmp_15_218_1_1_2

ST_333: tmp5465 (18152)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18123  %tmp5465 = add i32 %tmp_15_218_1_1_1, %tmp5466

ST_333: tmp5472 (18157)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18128  %tmp5472 = add i32 %tmp_15_218_2_1_1, %tmp_15_218_2_1

ST_333: tmp5471 (18158)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18129  %tmp5471 = add i32 %tmp_15_218_2_0_2, %tmp5472

ST_333: tmp5474 (18159)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18130  %tmp5474 = add i32 %tmp_15_218_2_2, %tmp_15_218_2_1_2

ST_333: A_0_load_663 (18168)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18139  %A_0_load_663 = load i32* %A_0_addr_663, align 4

ST_333: tmp_15_219_1 (18178)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18149  %tmp_15_219_1 = mul nsw i32 %A_1_load_657, %B_1_load_63

ST_333: tmp_15_219_1_0_1 (18179)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18150  %tmp_15_219_1_0_1 = mul nsw i32 %A_1_load_660, %B_1_load_64

ST_333: A_1_load_663 (18180)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18151  %A_1_load_663 = load i32* %A_1_addr_663, align 4

ST_333: tmp_15_219_2 (18190)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18161  %tmp_15_219_2 = mul nsw i32 %A_2_load_657, %B_2_load_63

ST_333: tmp_15_219_2_0_1 (18191)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18162  %tmp_15_219_2_0_1 = mul nsw i32 %A_2_load_660, %B_2_load_64

ST_333: A_2_load_663 (18192)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18163  %A_2_load_663 = load i32* %A_2_addr_663, align 4

ST_333: tmp5486 (18209)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18180  %tmp5486 = add i32 %tmp_15_219_1_0_1, %tmp_15_219_1

ST_333: tmp5494 (18217)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18188  %tmp5494 = add i32 %tmp_15_219_2_0_1, %tmp_15_219_2


 <State 334>: 8.21ns
ST_334: tmp_685 (2556)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2527  %tmp_685 = add i17 %tmp_464, 221

ST_334: tmp_686_cast (2557)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2528  %tmp_686_cast = sext i17 %tmp_685 to i64

ST_334: A_0_addr_664 (2558)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2529  %A_0_addr_664 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_686_cast

ST_334: A_1_addr_664 (2786)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2757  %A_1_addr_664 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_686_cast

ST_334: A_2_addr_664 (3010)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2981  %A_2_addr_664 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_686_cast

ST_334: tmp_911 (3690)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3661  %tmp_911 = add i17 %tmp_690, 221

ST_334: tmp_912_cast (3691)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3662  %tmp_912_cast = sext i17 %tmp_911 to i64

ST_334: A_0_addr_665 (3692)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3663  %A_0_addr_665 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_912_cast

ST_334: A_1_addr_665 (3920)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3891  %A_1_addr_665 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_912_cast

ST_334: A_2_addr_665 (4144)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4115  %A_2_addr_665 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_912_cast

ST_334: StgValue_20867 (18102)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18073  store i32 %result_3_217_2_2_2, i32* %C_addr_217, align 4

ST_334: tmp_15_218_0_2 (18111)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18082  %tmp_15_218_0_2 = mul nsw i32 %A_0_load_656, %B_0_load_69

ST_334: tmp_15_218_0_2_1 (18112)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18083  %tmp_15_218_0_2_1 = mul nsw i32 %A_0_load_659, %B_0_load_70

ST_334: A_0_load_662 (18113)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18084  %A_0_load_662 = load i32* %A_0_addr_662, align 4

ST_334: tmp_15_218_0_2_2 (18114)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18085  %tmp_15_218_0_2_2 = mul nsw i32 %A_0_load_662, %B_0_load_71

ST_334: tmp_15_218_1_2_1 (18124)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18095  %tmp_15_218_1_2_1 = mul nsw i32 %A_1_load_659, %B_1_load_70

ST_334: A_1_load_662 (18125)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18096  %A_1_load_662 = load i32* %A_1_addr_662, align 4

ST_334: tmp_15_218_1_2_2 (18126)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18097  %tmp_15_218_1_2_2 = mul nsw i32 %A_1_load_662, %B_1_load_71

ST_334: tmp_15_218_2_2_1 (18136)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18107  %tmp_15_218_2_2_1 = mul nsw i32 %A_2_load_659, %B_2_load_70

ST_334: A_2_load_662 (18137)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18108  %A_2_load_662 = load i32* %A_2_addr_662, align 4

ST_334: tmp_15_218_2_2_2 (18138)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18109  %tmp_15_218_2_2_2 = mul nsw i32 %A_2_load_662, %B_2_load_71

ST_334: tmp5459 (18144)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18115  %tmp5459 = add i32 %tmp_15_218_0_2_2, %tmp_15_218_0_2_1

ST_334: tmp5458 (18145)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18116  %tmp5458 = add i32 %tmp_15_218_0_2, %tmp5459

ST_334: tmp5457 (18149)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18120  %tmp5457 = add i32 %tmp5458, %tmp5460

ST_334: tmp5451 (18150)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18121  %tmp5451 = add i32 %tmp5452, %tmp5457

ST_334: tmp5468 (18153)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18124  %tmp5468 = add i32 %tmp_15_218_1_2_2, %tmp_15_218_1_2_1

ST_334: tmp5467 (18155)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18126  %tmp5467 = add i32 %tmp5468, %tmp5469

ST_334: tmp5464 (18156)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18127  %tmp5464 = add i32 %tmp5465, %tmp5467

ST_334: tmp5475 (18160)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18131  %tmp5475 = add i32 %tmp_15_218_2_2_2, %tmp_15_218_2_2_1

ST_334: tmp5473 (18161)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18132  %tmp5473 = add i32 %tmp5474, %tmp5475

ST_334: tmp5470 (18162)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18133  %tmp5470 = add i32 %tmp5471, %tmp5473

ST_334: tmp5463 (18163)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18134  %tmp5463 = add i32 %tmp5464, %tmp5470

ST_334: result_3_218_2_2_2 (18164)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18135  %result_3_218_2_2_2 = add nsw i32 %tmp5451, %tmp5463

ST_334: tmp_15_218 (18166)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18137  %tmp_15_218 = mul nsw i32 %A_0_load_657, %B_0_load_72

ST_334: tmp_15_219_0_0_1 (18167)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18138  %tmp_15_219_0_0_1 = mul nsw i32 %A_0_load_660, %B_0_load_73

ST_334: A_0_load_663 (18168)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18139  %A_0_load_663 = load i32* %A_0_addr_663, align 4

ST_334: tmp_15_219_0_0_2 (18169)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18140  %tmp_15_219_0_0_2 = mul nsw i32 %A_0_load_663, %B_0_load_74

ST_334: A_0_load_664 (18172)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18143  %A_0_load_664 = load i32* %A_0_addr_664, align 4

ST_334: A_0_load_665 (18176)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18147  %A_0_load_665 = load i32* %A_0_addr_665, align 4

ST_334: A_1_load_663 (18180)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18151  %A_1_load_663 = load i32* %A_1_addr_663, align 4

ST_334: tmp_15_219_1_0_2 (18181)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18152  %tmp_15_219_1_0_2 = mul nsw i32 %A_1_load_663, %B_1_load_65

ST_334: tmp_15_219_1_1 (18182)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18153  %tmp_15_219_1_1 = mul nsw i32 %A_1_load_658, %B_1_load_66

ST_334: A_1_load_664 (18184)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18155  %A_1_load_664 = load i32* %A_1_addr_664, align 4

ST_334: A_1_load_665 (18188)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18159  %A_1_load_665 = load i32* %A_1_addr_665, align 4

ST_334: A_2_load_663 (18192)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18163  %A_2_load_663 = load i32* %A_2_addr_663, align 4

ST_334: tmp_15_219_2_0_2 (18193)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18164  %tmp_15_219_2_0_2 = mul nsw i32 %A_2_load_663, %B_2_load_65

ST_334: tmp_15_219_2_1 (18194)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18165  %tmp_15_219_2_1 = mul nsw i32 %A_2_load_658, %B_2_load_66

ST_334: tmp_15_219_2_1_1 (18195)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18166  %tmp_15_219_2_1_1 = mul nsw i32 %A_2_load_661, %B_2_load_67

ST_334: A_2_load_664 (18196)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18167  %A_2_load_664 = load i32* %A_2_addr_664, align 4

ST_334: A_2_load_665 (18200)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18171  %A_2_load_665 = load i32* %A_2_addr_665, align 4

ST_334: tmp5479 (18202)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18173  %tmp5479 = add i32 %tmp_15_219_0_0_2, %tmp_15_218

ST_334: tmp5478 (18203)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18174  %tmp5478 = add i32 %tmp_15_219_0_0_1, %tmp5479

ST_334: tmp5487 (18210)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18181  %tmp5487 = add i32 %tmp_15_219_1_1, %tmp_15_219_1_0_2

ST_334: tmp5485 (18211)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18182  %tmp5485 = add i32 %tmp5486, %tmp5487

ST_334: tmp5497 (18220)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18191  %tmp5497 = add i32 %tmp_15_219_2_1_1, %tmp_15_219_2_1

ST_334: tmp5496 (18221)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18192  %tmp5496 = add i32 %tmp_15_219_2_0_2, %tmp5497

ST_334: tmp_15_220_1 (18241)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18212  %tmp_15_220_1 = mul nsw i32 %A_1_load_660, %B_1_load_63

ST_334: tmp_15_220_1_0_1 (18242)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18213  %tmp_15_220_1_0_1 = mul nsw i32 %A_1_load_663, %B_1_load_64

ST_334: tmp_15_220_2 (18253)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18224  %tmp_15_220_2 = mul nsw i32 %A_2_load_660, %B_2_load_63

ST_334: tmp_15_220_2_0_1 (18254)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18225  %tmp_15_220_2_0_1 = mul nsw i32 %A_2_load_663, %B_2_load_64

ST_334: tmp5511 (18272)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18243  %tmp5511 = add i32 %tmp_15_220_1_0_1, %tmp_15_220_1

ST_334: tmp5519 (18280)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18251  %tmp5519 = add i32 %tmp_15_220_2_0_1, %tmp_15_220_2

ST_334: tmp_15_221_1 (18304)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18275  %tmp_15_221_1 = mul nsw i32 %A_1_load_663, %B_1_load_63

ST_334: tmp_15_221_2 (18316)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18287  %tmp_15_221_2 = mul nsw i32 %A_2_load_663, %B_2_load_63


 <State 335>: 8.21ns
ST_335: tmp_236 (757)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:728  %tmp_236 = add i17 %tmp_14, 222

ST_335: tmp_238_cast (758)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:729  %tmp_238_cast = sext i17 %tmp_236 to i64

ST_335: A_0_addr_666 (759)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:730  %A_0_addr_666 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_238_cast

ST_335: A_1_addr_666 (985)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:956  %A_1_addr_666 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_238_cast

ST_335: A_2_addr_666 (1209)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1180  %A_2_addr_666 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_238_cast

ST_335: tmp_457 (1867)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1838  %tmp_457 = add i22 %tmp_239, 218

ST_335: tmp_459_cast (1868)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1839  %tmp_459_cast = sext i22 %tmp_457 to i64

ST_335: C_addr_218 (1869)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1840  %C_addr_218 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_459_cast

ST_335: tmp_686 (2559)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2530  %tmp_686 = add i17 %tmp_464, 222

ST_335: tmp_687_cast (2560)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2531  %tmp_687_cast = sext i17 %tmp_686 to i64

ST_335: A_0_addr_667 (2561)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2532  %A_0_addr_667 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_687_cast

ST_335: A_1_addr_667 (2787)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2758  %A_1_addr_667 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_687_cast

ST_335: A_2_addr_667 (3011)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2982  %A_2_addr_667 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_687_cast

ST_335: StgValue_20934 (18165)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18136  store i32 %result_3_218_2_2_2, i32* %C_addr_218, align 4

ST_335: tmp_15_219_0_1 (18170)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18141  %tmp_15_219_0_1 = mul nsw i32 %A_0_load_658, %B_0_load_75

ST_335: tmp_15_219_0_1_1 (18171)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18142  %tmp_15_219_0_1_1 = mul nsw i32 %A_0_load_661, %B_0_load_76

ST_335: A_0_load_664 (18172)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18143  %A_0_load_664 = load i32* %A_0_addr_664, align 4

ST_335: tmp_15_219_0_1_2 (18173)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18144  %tmp_15_219_0_1_2 = mul nsw i32 %A_0_load_664, %B_0_load_77

ST_335: tmp_15_219_0_2 (18174)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18145  %tmp_15_219_0_2 = mul nsw i32 %A_0_load_659, %B_0_load_69

ST_335: tmp_15_219_0_2_1 (18175)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18146  %tmp_15_219_0_2_1 = mul nsw i32 %A_0_load_662, %B_0_load_70

ST_335: A_0_load_665 (18176)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18147  %A_0_load_665 = load i32* %A_0_addr_665, align 4

ST_335: tmp_15_219_0_2_2 (18177)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18148  %tmp_15_219_0_2_2 = mul nsw i32 %A_0_load_665, %B_0_load_71

ST_335: tmp_15_219_1_1_1 (18183)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18154  %tmp_15_219_1_1_1 = mul nsw i32 %A_1_load_661, %B_1_load_67

ST_335: A_1_load_664 (18184)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18155  %A_1_load_664 = load i32* %A_1_addr_664, align 4

ST_335: tmp_15_219_1_1_2 (18185)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18156  %tmp_15_219_1_1_2 = mul nsw i32 %A_1_load_664, %B_1_load_68

ST_335: tmp_15_219_1_2 (18186)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18157  %tmp_15_219_1_2 = mul nsw i32 %A_1_load_659, %B_1_load_69

ST_335: tmp_15_219_1_2_1 (18187)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18158  %tmp_15_219_1_2_1 = mul nsw i32 %A_1_load_662, %B_1_load_70

ST_335: A_1_load_665 (18188)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18159  %A_1_load_665 = load i32* %A_1_addr_665, align 4

ST_335: tmp_15_219_1_2_2 (18189)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18160  %tmp_15_219_1_2_2 = mul nsw i32 %A_1_load_665, %B_1_load_71

ST_335: A_2_load_664 (18196)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18167  %A_2_load_664 = load i32* %A_2_addr_664, align 4

ST_335: tmp_15_219_2_1_2 (18197)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18168  %tmp_15_219_2_1_2 = mul nsw i32 %A_2_load_664, %B_2_load_68

ST_335: tmp_15_219_2_2 (18198)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18169  %tmp_15_219_2_2 = mul nsw i32 %A_2_load_659, %B_2_load_69

ST_335: tmp_15_219_2_2_1 (18199)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18170  %tmp_15_219_2_2_1 = mul nsw i32 %A_2_load_662, %B_2_load_70

ST_335: A_2_load_665 (18200)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18171  %A_2_load_665 = load i32* %A_2_addr_665, align 4

ST_335: tmp_15_219_2_2_2 (18201)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18172  %tmp_15_219_2_2_2 = mul nsw i32 %A_2_load_665, %B_2_load_71

ST_335: tmp5481 (18204)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18175  %tmp5481 = add i32 %tmp_15_219_0_1_2, %tmp_15_219_0_1_1

ST_335: tmp5480 (18205)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18176  %tmp5480 = add i32 %tmp_15_219_0_1, %tmp5481

ST_335: tmp5477 (18206)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18177  %tmp5477 = add i32 %tmp5478, %tmp5480

ST_335: tmp5484 (18207)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18178  %tmp5484 = add i32 %tmp_15_219_0_2_2, %tmp_15_219_0_2_1

ST_335: tmp5483 (18208)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18179  %tmp5483 = add i32 %tmp_15_219_0_2, %tmp5484

ST_335: tmp5482 (18212)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18183  %tmp5482 = add i32 %tmp5483, %tmp5485

ST_335: tmp5476 (18213)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18184  %tmp5476 = add i32 %tmp5477, %tmp5482

ST_335: tmp5491 (18214)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18185  %tmp5491 = add i32 %tmp_15_219_1_2, %tmp_15_219_1_1_2

ST_335: tmp5490 (18215)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18186  %tmp5490 = add i32 %tmp_15_219_1_1_1, %tmp5491

ST_335: tmp5493 (18216)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18187  %tmp5493 = add i32 %tmp_15_219_1_2_2, %tmp_15_219_1_2_1

ST_335: tmp5492 (18218)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18189  %tmp5492 = add i32 %tmp5493, %tmp5494

ST_335: tmp5489 (18219)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18190  %tmp5489 = add i32 %tmp5490, %tmp5492

ST_335: tmp5499 (18222)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18193  %tmp5499 = add i32 %tmp_15_219_2_2, %tmp_15_219_2_1_2

ST_335: tmp5500 (18223)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18194  %tmp5500 = add i32 %tmp_15_219_2_2_2, %tmp_15_219_2_2_1

ST_335: tmp5498 (18224)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18195  %tmp5498 = add i32 %tmp5499, %tmp5500

ST_335: tmp5495 (18225)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18196  %tmp5495 = add i32 %tmp5496, %tmp5498

ST_335: tmp5488 (18226)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18197  %tmp5488 = add i32 %tmp5489, %tmp5495

ST_335: result_3_219_2_2_2 (18227)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18198  %result_3_219_2_2_2 = add nsw i32 %tmp5476, %tmp5488

ST_335: A_0_load_666 (18231)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18202  %A_0_load_666 = load i32* %A_0_addr_666, align 4

ST_335: A_0_load_667 (18235)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18206  %A_0_load_667 = load i32* %A_0_addr_667, align 4

ST_335: A_1_load_666 (18243)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18214  %A_1_load_666 = load i32* %A_1_addr_666, align 4

ST_335: A_1_load_667 (18247)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18218  %A_1_load_667 = load i32* %A_1_addr_667, align 4

ST_335: A_2_load_666 (18255)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18226  %A_2_load_666 = load i32* %A_2_addr_666, align 4

ST_335: A_2_load_667 (18259)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18230  %A_2_load_667 = load i32* %A_2_addr_667, align 4


 <State 336>: 7.32ns
ST_336: tmp_237 (760)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:731  %tmp_237 = add i17 %tmp_14, 223

ST_336: tmp_239_cast (761)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:732  %tmp_239_cast = sext i17 %tmp_237 to i64

ST_336: A_0_addr_669 (762)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:733  %A_0_addr_669 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_239_cast

ST_336: A_1_addr_669 (986)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:957  %A_1_addr_669 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_239_cast

ST_336: A_2_addr_669 (1210)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:1181  %A_2_addr_669 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_239_cast

ST_336: tmp_458 (1870)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1841  %tmp_458 = add i22 %tmp_239, 219

ST_336: tmp_460_cast (1871)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1842  %tmp_460_cast = sext i22 %tmp_458 to i64

ST_336: C_addr_219 (1872)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1843  %C_addr_219 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_460_cast

ST_336: tmp_912 (3693)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3664  %tmp_912 = add i17 %tmp_690, 222

ST_336: tmp_913_cast (3694)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3665  %tmp_913_cast = sext i17 %tmp_912 to i64

ST_336: A_0_addr_668 (3695)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3666  %A_0_addr_668 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_913_cast

ST_336: A_1_addr_668 (3921)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3892  %A_1_addr_668 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_913_cast

ST_336: A_2_addr_668 (4145)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4116  %A_2_addr_668 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_913_cast

ST_336: StgValue_20993 (18165)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18136  store i32 %result_3_218_2_2_2, i32* %C_addr_218, align 4

ST_336: StgValue_20994 (18228)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18199  store i32 %result_3_219_2_2_2, i32* %C_addr_219, align 4

ST_336: tmp_15_219 (18229)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18200  %tmp_15_219 = mul nsw i32 %A_0_load_660, %B_0_load_72

ST_336: tmp_15_220_0_0_1 (18230)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18201  %tmp_15_220_0_0_1 = mul nsw i32 %A_0_load_663, %B_0_load_73

ST_336: A_0_load_666 (18231)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18202  %A_0_load_666 = load i32* %A_0_addr_666, align 4

ST_336: tmp_15_220_0_0_2 (18232)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18203  %tmp_15_220_0_0_2 = mul nsw i32 %A_0_load_666, %B_0_load_74

ST_336: tmp_15_220_0_1 (18233)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18204  %tmp_15_220_0_1 = mul nsw i32 %A_0_load_661, %B_0_load_75

ST_336: tmp_15_220_0_1_1 (18234)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18205  %tmp_15_220_0_1_1 = mul nsw i32 %A_0_load_664, %B_0_load_76

ST_336: A_0_load_667 (18235)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18206  %A_0_load_667 = load i32* %A_0_addr_667, align 4

ST_336: tmp_15_220_0_1_2 (18236)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18207  %tmp_15_220_0_1_2 = mul nsw i32 %A_0_load_667, %B_0_load_77

ST_336: A_0_load_668 (18239)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18210  %A_0_load_668 = load i32* %A_0_addr_668, align 4

ST_336: A_1_load_666 (18243)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18214  %A_1_load_666 = load i32* %A_1_addr_666, align 4

ST_336: tmp_15_220_1_0_2 (18244)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18215  %tmp_15_220_1_0_2 = mul nsw i32 %A_1_load_666, %B_1_load_65

ST_336: tmp_15_220_1_1 (18245)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18216  %tmp_15_220_1_1 = mul nsw i32 %A_1_load_661, %B_1_load_66

ST_336: tmp_15_220_1_1_1 (18246)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18217  %tmp_15_220_1_1_1 = mul nsw i32 %A_1_load_664, %B_1_load_67

ST_336: A_1_load_667 (18247)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18218  %A_1_load_667 = load i32* %A_1_addr_667, align 4

ST_336: tmp_15_220_1_1_2 (18248)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18219  %tmp_15_220_1_1_2 = mul nsw i32 %A_1_load_667, %B_1_load_68

ST_336: tmp_15_220_1_2 (18249)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18220  %tmp_15_220_1_2 = mul nsw i32 %A_1_load_662, %B_1_load_69

ST_336: A_1_load_668 (18251)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18222  %A_1_load_668 = load i32* %A_1_addr_668, align 4

ST_336: A_2_load_666 (18255)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18226  %A_2_load_666 = load i32* %A_2_addr_666, align 4

ST_336: tmp_15_220_2_0_2 (18256)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18227  %tmp_15_220_2_0_2 = mul nsw i32 %A_2_load_666, %B_2_load_65

ST_336: tmp_15_220_2_1 (18257)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18228  %tmp_15_220_2_1 = mul nsw i32 %A_2_load_661, %B_2_load_66

ST_336: tmp_15_220_2_1_1 (18258)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18229  %tmp_15_220_2_1_1 = mul nsw i32 %A_2_load_664, %B_2_load_67

ST_336: A_2_load_667 (18259)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18230  %A_2_load_667 = load i32* %A_2_addr_667, align 4

ST_336: tmp_15_220_2_1_2 (18260)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18231  %tmp_15_220_2_1_2 = mul nsw i32 %A_2_load_667, %B_2_load_68

ST_336: tmp_15_220_2_2 (18261)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18232  %tmp_15_220_2_2 = mul nsw i32 %A_2_load_662, %B_2_load_69

ST_336: A_2_load_668 (18263)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18234  %A_2_load_668 = load i32* %A_2_addr_668, align 4

ST_336: tmp5504 (18265)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18236  %tmp5504 = add i32 %tmp_15_220_0_0_2, %tmp_15_219

ST_336: tmp5503 (18266)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18237  %tmp5503 = add i32 %tmp_15_220_0_0_1, %tmp5504

ST_336: tmp5506 (18267)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18238  %tmp5506 = add i32 %tmp_15_220_0_1_2, %tmp_15_220_0_1_1

ST_336: tmp5505 (18268)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18239  %tmp5505 = add i32 %tmp_15_220_0_1, %tmp5506

ST_336: tmp5502 (18269)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18240  %tmp5502 = add i32 %tmp5503, %tmp5505

ST_336: tmp5512 (18273)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18244  %tmp5512 = add i32 %tmp_15_220_1_1, %tmp_15_220_1_0_2

ST_336: tmp5510 (18274)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18245  %tmp5510 = add i32 %tmp5511, %tmp5512

ST_336: tmp5516 (18277)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18248  %tmp5516 = add i32 %tmp_15_220_1_2, %tmp_15_220_1_1_2

ST_336: tmp5515 (18278)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18249  %tmp5515 = add i32 %tmp_15_220_1_1_1, %tmp5516

ST_336: tmp5522 (18283)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18254  %tmp5522 = add i32 %tmp_15_220_2_1_1, %tmp_15_220_2_1

ST_336: tmp5521 (18284)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18255  %tmp5521 = add i32 %tmp_15_220_2_0_2, %tmp5522

ST_336: tmp5524 (18285)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18256  %tmp5524 = add i32 %tmp_15_220_2_2, %tmp_15_220_2_1_2

ST_336: tmp_15_220 (18292)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18263  %tmp_15_220 = mul nsw i32 %A_0_load_663, %B_0_load_72

ST_336: tmp_15_221_0_0_1 (18293)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18264  %tmp_15_221_0_0_1 = mul nsw i32 %A_0_load_666, %B_0_load_73

ST_336: A_0_load_669 (18294)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18265  %A_0_load_669 = load i32* %A_0_addr_669, align 4

ST_336: tmp_15_221_0_1 (18296)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18267  %tmp_15_221_0_1 = mul nsw i32 %A_0_load_664, %B_0_load_75

ST_336: tmp_15_221_0_1_1 (18297)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18268  %tmp_15_221_0_1_1 = mul nsw i32 %A_0_load_667, %B_0_load_76

ST_336: tmp_15_221_1_0_1 (18305)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18276  %tmp_15_221_1_0_1 = mul nsw i32 %A_1_load_666, %B_1_load_64

ST_336: A_1_load_669 (18306)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18277  %A_1_load_669 = load i32* %A_1_addr_669, align 4

ST_336: tmp_15_221_1_1 (18308)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18279  %tmp_15_221_1_1 = mul nsw i32 %A_1_load_664, %B_1_load_66

ST_336: tmp_15_221_1_1_1 (18309)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18280  %tmp_15_221_1_1_1 = mul nsw i32 %A_1_load_667, %B_1_load_67

ST_336: tmp_15_221_2_0_1 (18317)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18288  %tmp_15_221_2_0_1 = mul nsw i32 %A_2_load_666, %B_2_load_64

ST_336: A_2_load_669 (18318)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18289  %A_2_load_669 = load i32* %A_2_addr_669, align 4

ST_336: tmp_15_221_2_1 (18320)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18291  %tmp_15_221_2_1 = mul nsw i32 %A_2_load_664, %B_2_load_66

ST_336: tmp_15_221_2_1_1 (18321)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18292  %tmp_15_221_2_1_1 = mul nsw i32 %A_2_load_667, %B_2_load_67

ST_336: tmp5536 (18335)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18306  %tmp5536 = add i32 %tmp_15_221_1_0_1, %tmp_15_221_1

ST_336: tmp5544 (18343)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18314  %tmp5544 = add i32 %tmp_15_221_2_0_1, %tmp_15_221_2


 <State 337>: 8.21ns
ST_337: tmp_687 (2562)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2533  %tmp_687 = add i17 %tmp_464, 223

ST_337: tmp_688_cast (2563)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2534  %tmp_688_cast = sext i17 %tmp_687 to i64

ST_337: A_0_addr_670 (2564)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2535  %A_0_addr_670 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_688_cast

ST_337: A_1_addr_670 (2788)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2759  %A_1_addr_670 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_688_cast

ST_337: A_2_addr_670 (3012)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:2983  %A_2_addr_670 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_688_cast

ST_337: tmp_913 (3696)  [1/1] 1.03ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3667  %tmp_913 = add i17 %tmp_690, 223

ST_337: tmp_914_cast (3697)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3668  %tmp_914_cast = sext i17 %tmp_913 to i64

ST_337: A_0_addr_671 (3698)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3669  %A_0_addr_671 = getelementptr [50176 x i32]* %A_0, i64 0, i64 %tmp_914_cast

ST_337: A_1_addr_671 (3922)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:3893  %A_1_addr_671 = getelementptr [50176 x i32]* %A_1, i64 0, i64 %tmp_914_cast

ST_337: A_2_addr_671 (4146)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:4117  %A_2_addr_671 = getelementptr [50176 x i32]* %A_2, i64 0, i64 %tmp_914_cast

ST_337: StgValue_21057 (18228)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18199  store i32 %result_3_219_2_2_2, i32* %C_addr_219, align 4

ST_337: tmp_15_220_0_2 (18237)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18208  %tmp_15_220_0_2 = mul nsw i32 %A_0_load_662, %B_0_load_69

ST_337: tmp_15_220_0_2_1 (18238)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18209  %tmp_15_220_0_2_1 = mul nsw i32 %A_0_load_665, %B_0_load_70

ST_337: A_0_load_668 (18239)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18210  %A_0_load_668 = load i32* %A_0_addr_668, align 4

ST_337: tmp_15_220_0_2_2 (18240)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18211  %tmp_15_220_0_2_2 = mul nsw i32 %A_0_load_668, %B_0_load_71

ST_337: tmp_15_220_1_2_1 (18250)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18221  %tmp_15_220_1_2_1 = mul nsw i32 %A_1_load_665, %B_1_load_70

ST_337: A_1_load_668 (18251)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18222  %A_1_load_668 = load i32* %A_1_addr_668, align 4

ST_337: tmp_15_220_1_2_2 (18252)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18223  %tmp_15_220_1_2_2 = mul nsw i32 %A_1_load_668, %B_1_load_71

ST_337: tmp_15_220_2_2_1 (18262)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18233  %tmp_15_220_2_2_1 = mul nsw i32 %A_2_load_665, %B_2_load_70

ST_337: A_2_load_668 (18263)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18234  %A_2_load_668 = load i32* %A_2_addr_668, align 4

ST_337: tmp_15_220_2_2_2 (18264)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18235  %tmp_15_220_2_2_2 = mul nsw i32 %A_2_load_668, %B_2_load_71

ST_337: tmp5509 (18270)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18241  %tmp5509 = add i32 %tmp_15_220_0_2_2, %tmp_15_220_0_2_1

ST_337: tmp5508 (18271)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18242  %tmp5508 = add i32 %tmp_15_220_0_2, %tmp5509

ST_337: tmp5507 (18275)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18246  %tmp5507 = add i32 %tmp5508, %tmp5510

ST_337: tmp5501 (18276)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18247  %tmp5501 = add i32 %tmp5502, %tmp5507

ST_337: tmp5518 (18279)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18250  %tmp5518 = add i32 %tmp_15_220_1_2_2, %tmp_15_220_1_2_1

ST_337: tmp5517 (18281)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18252  %tmp5517 = add i32 %tmp5518, %tmp5519

ST_337: tmp5514 (18282)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18253  %tmp5514 = add i32 %tmp5515, %tmp5517

ST_337: tmp5525 (18286)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18257  %tmp5525 = add i32 %tmp_15_220_2_2_2, %tmp_15_220_2_2_1

ST_337: tmp5523 (18287)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18258  %tmp5523 = add i32 %tmp5524, %tmp5525

ST_337: tmp5520 (18288)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18259  %tmp5520 = add i32 %tmp5521, %tmp5523

ST_337: tmp5513 (18289)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18260  %tmp5513 = add i32 %tmp5514, %tmp5520

ST_337: result_3_220_2_2_2 (18290)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18261  %result_3_220_2_2_2 = add nsw i32 %tmp5501, %tmp5513

ST_337: A_0_load_669 (18294)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18265  %A_0_load_669 = load i32* %A_0_addr_669, align 4

ST_337: tmp_15_221_0_0_2 (18295)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18266  %tmp_15_221_0_0_2 = mul nsw i32 %A_0_load_669, %B_0_load_74

ST_337: A_0_load_670 (18298)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18269  %A_0_load_670 = load i32* %A_0_addr_670, align 4

ST_337: tmp_15_221_0_2 (18300)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18271  %tmp_15_221_0_2 = mul nsw i32 %A_0_load_665, %B_0_load_69

ST_337: tmp_15_221_0_2_1 (18301)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18272  %tmp_15_221_0_2_1 = mul nsw i32 %A_0_load_668, %B_0_load_70

ST_337: A_0_load_671 (18302)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18273  %A_0_load_671 = load i32* %A_0_addr_671, align 4

ST_337: A_1_load_669 (18306)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18277  %A_1_load_669 = load i32* %A_1_addr_669, align 4

ST_337: tmp_15_221_1_0_2 (18307)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18278  %tmp_15_221_1_0_2 = mul nsw i32 %A_1_load_669, %B_1_load_65

ST_337: A_1_load_670 (18310)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18281  %A_1_load_670 = load i32* %A_1_addr_670, align 4

ST_337: tmp_15_221_1_2 (18312)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18283  %tmp_15_221_1_2 = mul nsw i32 %A_1_load_665, %B_1_load_69

ST_337: tmp_15_221_1_2_1 (18313)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18284  %tmp_15_221_1_2_1 = mul nsw i32 %A_1_load_668, %B_1_load_70

ST_337: A_1_load_671 (18314)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18285  %A_1_load_671 = load i32* %A_1_addr_671, align 4

ST_337: A_2_load_669 (18318)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18289  %A_2_load_669 = load i32* %A_2_addr_669, align 4

ST_337: tmp_15_221_2_0_2 (18319)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18290  %tmp_15_221_2_0_2 = mul nsw i32 %A_2_load_669, %B_2_load_65

ST_337: A_2_load_670 (18322)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18293  %A_2_load_670 = load i32* %A_2_addr_670, align 4

ST_337: tmp_15_221_2_2 (18324)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18295  %tmp_15_221_2_2 = mul nsw i32 %A_2_load_665, %B_2_load_69

ST_337: tmp_15_221_2_2_1 (18325)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18296  %tmp_15_221_2_2_1 = mul nsw i32 %A_2_load_668, %B_2_load_70

ST_337: A_2_load_671 (18326)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18297  %A_2_load_671 = load i32* %A_2_addr_671, align 4

ST_337: tmp5529 (18328)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18299  %tmp5529 = add i32 %tmp_15_221_0_0_2, %tmp_15_220

ST_337: tmp5528 (18329)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18300  %tmp5528 = add i32 %tmp_15_221_0_0_1, %tmp5529

ST_337: tmp5537 (18336)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18307  %tmp5537 = add i32 %tmp_15_221_1_1, %tmp_15_221_1_0_2

ST_337: tmp5535 (18337)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18308  %tmp5535 = add i32 %tmp5536, %tmp5537

ST_337: tmp5547 (18346)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18317  %tmp5547 = add i32 %tmp_15_221_2_1_1, %tmp_15_221_2_1

ST_337: tmp5546 (18347)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18318  %tmp5546 = add i32 %tmp_15_221_2_0_2, %tmp5547


 <State 338>: 8.21ns
ST_338: tmp_459 (1873)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1844  %tmp_459 = add i22 %tmp_239, 220

ST_338: tmp_461_cast (1874)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1845  %tmp_461_cast = sext i22 %tmp_459 to i64

ST_338: C_addr_220 (1875)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1846  %C_addr_220 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_461_cast

ST_338: StgValue_21107 (18291)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18262  store i32 %result_3_220_2_2_2, i32* %C_addr_220, align 4

ST_338: A_0_load_670 (18298)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18269  %A_0_load_670 = load i32* %A_0_addr_670, align 4

ST_338: tmp_15_221_0_1_2 (18299)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18270  %tmp_15_221_0_1_2 = mul nsw i32 %A_0_load_670, %B_0_load_77

ST_338: A_0_load_671 (18302)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18273  %A_0_load_671 = load i32* %A_0_addr_671, align 4

ST_338: tmp_15_221_0_2_2 (18303)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18274  %tmp_15_221_0_2_2 = mul nsw i32 %A_0_load_671, %B_0_load_71

ST_338: A_1_load_670 (18310)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18281  %A_1_load_670 = load i32* %A_1_addr_670, align 4

ST_338: tmp_15_221_1_1_2 (18311)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18282  %tmp_15_221_1_1_2 = mul nsw i32 %A_1_load_670, %B_1_load_68

ST_338: A_1_load_671 (18314)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18285  %A_1_load_671 = load i32* %A_1_addr_671, align 4

ST_338: tmp_15_221_1_2_2 (18315)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18286  %tmp_15_221_1_2_2 = mul nsw i32 %A_1_load_671, %B_1_load_71

ST_338: A_2_load_670 (18322)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18293  %A_2_load_670 = load i32* %A_2_addr_670, align 4

ST_338: tmp_15_221_2_1_2 (18323)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18294  %tmp_15_221_2_1_2 = mul nsw i32 %A_2_load_670, %B_2_load_68

ST_338: A_2_load_671 (18326)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18297  %A_2_load_671 = load i32* %A_2_addr_671, align 4

ST_338: tmp_15_221_2_2_2 (18327)  [1/1] 3.88ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18298  %tmp_15_221_2_2_2 = mul nsw i32 %A_2_load_671, %B_2_load_71

ST_338: tmp5531 (18330)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18301  %tmp5531 = add i32 %tmp_15_221_0_1_2, %tmp_15_221_0_1_1

ST_338: tmp5530 (18331)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18302  %tmp5530 = add i32 %tmp_15_221_0_1, %tmp5531

ST_338: tmp5527 (18332)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18303  %tmp5527 = add i32 %tmp5528, %tmp5530

ST_338: tmp5534 (18333)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18304  %tmp5534 = add i32 %tmp_15_221_0_2_2, %tmp_15_221_0_2_1

ST_338: tmp5533 (18334)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18305  %tmp5533 = add i32 %tmp_15_221_0_2, %tmp5534

ST_338: tmp5532 (18338)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18309  %tmp5532 = add i32 %tmp5533, %tmp5535

ST_338: tmp5526 (18339)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18310  %tmp5526 = add i32 %tmp5527, %tmp5532

ST_338: tmp5541 (18340)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18311  %tmp5541 = add i32 %tmp_15_221_1_2, %tmp_15_221_1_1_2

ST_338: tmp5540 (18341)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18312  %tmp5540 = add i32 %tmp_15_221_1_1_1, %tmp5541

ST_338: tmp5543 (18342)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18313  %tmp5543 = add i32 %tmp_15_221_1_2_2, %tmp_15_221_1_2_1

ST_338: tmp5542 (18344)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18315  %tmp5542 = add i32 %tmp5543, %tmp5544

ST_338: tmp5539 (18345)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18316  %tmp5539 = add i32 %tmp5540, %tmp5542

ST_338: tmp5549 (18348)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18319  %tmp5549 = add i32 %tmp_15_221_2_2, %tmp_15_221_2_1_2

ST_338: tmp5550 (18349)  [1/1] 1.20ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18320  %tmp5550 = add i32 %tmp_15_221_2_2_2, %tmp_15_221_2_2_1

ST_338: tmp5548 (18350)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18321  %tmp5548 = add i32 %tmp5549, %tmp5550

ST_338: tmp5545 (18351)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18322  %tmp5545 = add i32 %tmp5546, %tmp5548

ST_338: tmp5538 (18352)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18323  %tmp5538 = add i32 %tmp5539, %tmp5545

ST_338: result_3_221_2_2_2 (18353)  [1/1] 0.44ns  loc: maccell/src/macc_4d.cpp:54
.preheader.preheader:18324  %result_3_221_2_2_2 = add nsw i32 %tmp5526, %tmp5538


 <State 339>: 2.44ns
ST_339: tmp_460 (1876)  [1/1] 1.09ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1847  %tmp_460 = add i22 %tmp_239, 221

ST_339: tmp_462_cast (1877)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1848  %tmp_462_cast = sext i22 %tmp_460 to i64

ST_339: C_addr_221 (1878)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:1849  %C_addr_221 = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_462_cast

ST_339: StgValue_21141 (18291)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18262  store i32 %result_3_220_2_2_2, i32* %C_addr_220, align 4

ST_339: StgValue_21142 (18354)  [2/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18325  store i32 %result_3_221_2_2_2, i32* %C_addr_221, align 4


 <State 340>: 1.35ns
ST_340: empty (30)  [1/1] 0.00ns
.preheader.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7104, i64 7104, i64 7104)

ST_340: tmp_3 (84)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:35
.preheader.preheader:55  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str541) nounwind

ST_340: StgValue_21145 (85)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:36
.preheader.preheader:56  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str137) nounwind

ST_340: StgValue_21146 (18354)  [1/2] 1.35ns  loc: maccell/src/macc_4d.cpp:69
.preheader.preheader:18325  store i32 %result_3_221_2_2_2, i32* %C_addr_221, align 4

ST_340: empty_2 (18355)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:71
.preheader.preheader:18326  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str541, i32 %tmp_3) nounwind

ST_340: StgValue_21148 (18356)  [1/1] 0.00ns  loc: maccell/src/macc_4d.cpp:34
.preheader.preheader:18327  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [22]  (0.755 ns)

 <State 2>: 3.77ns
The critical path consists of the following:
	'phi' operation ('center_x') with incoming values : ('center_x', maccell/src/macc_4d.cpp:54) [24]  (0 ns)
	'icmp' operation ('tmp_s', maccell/src/macc_4d.cpp:34) [31]  (0.856 ns)
	'select' operation ('start_x_mid2', maccell/src/macc_4d.cpp:34) [32]  (0.55 ns)
	'sub' operation ('tmp_14', maccell/src/macc_4d.cpp:34) [91]  (1.02 ns)
	'or' operation ('tmp_15', maccell/src/macc_4d.cpp:34) [94]  (0 ns)
	'getelementptr' operation ('A_0_addr_1', maccell/src/macc_4d.cpp:34) [96]  (0 ns)
	'load' operation ('A_0_load_1', maccell/src/macc_4d.cpp:54) on array 'A_0' [1882]  (1.35 ns)

 <State 3>: 3.28ns
The critical path consists of the following:
	'add' operation ('center_x', maccell/src/macc_4d.cpp:54) [1888]  (0.907 ns)
	'sub' operation ('tmp_464', maccell/src/macc_4d.cpp:54) [1893]  (1.02 ns)
	'getelementptr' operation ('A_2_addr_3', maccell/src/macc_4d.cpp:54) [2789]  (0 ns)
	'load' operation ('A_2_load_3', maccell/src/macc_4d.cpp:54) on array 'A_2' [4192]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'load' operation ('A_0_load_2', maccell/src/macc_4d.cpp:54) on array 'A_0' [1885]  (1.35 ns)

 <State 5>: 3.28ns
The critical path consists of the following:
	'add' operation ('tmp_6_0_0_2', maccell/src/macc_4d.cpp:54) [3022]  (0.907 ns)
	'sub' operation ('tmp_690', maccell/src/macc_4d.cpp:54) [3027]  (1.02 ns)
	'or' operation ('tmp_691', maccell/src/macc_4d.cpp:54) [3030]  (0 ns)
	'getelementptr' operation ('A_2_addr_7', maccell/src/macc_4d.cpp:54) [3924]  (0 ns)
	'load' operation ('A_2_load_7', maccell/src/macc_4d.cpp:54) on array 'A_2' [4204]  (1.35 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'add' operation ('tmp_1', maccell/src/macc_4d.cpp:54) [38]  (0.921 ns)
	'getelementptr' operation ('B_2_addr', maccell/src/macc_4d.cpp:54) [74]  (0 ns)
	'load' operation ('B_2_load', maccell/src/macc_4d.cpp:54) on array 'B_2' [4184]  (1.35 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'add' operation ('tmp_5', maccell/src/macc_4d.cpp:54) [41]  (0.934 ns)
	'getelementptr' operation ('B_2_addr_1', maccell/src/macc_4d.cpp:54) [75]  (0 ns)
	'load' operation ('B_2_load_1', maccell/src/macc_4d.cpp:54) on array 'B_2' [4187]  (1.35 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'load' operation ('B_2_load_1', maccell/src/macc_4d.cpp:54) on array 'B_2' [4187]  (1.35 ns)
	'mul' operation ('tmp_15_1_2_0_1', maccell/src/macc_4d.cpp:54) [4262]  (3.88 ns)
	'add' operation ('tmp44', maccell/src/macc_4d.cpp:54) [4288]  (1.2 ns)

 <State 9>: 6.12ns
The critical path consists of the following:
	'load' operation ('B_1_load_3', maccell/src/macc_4d.cpp:54) on array 'B_1' [4166]  (1.35 ns)
	'mul' operation ('tmp_15_0_1_1', maccell/src/macc_4d.cpp:54) [4167]  (3.88 ns)
	'add' operation ('tmp12', maccell/src/macc_4d.cpp:54) [4218]  (0.445 ns)
	'add' operation ('tmp10', maccell/src/macc_4d.cpp:54) [4219]  (0.445 ns)

 <State 10>: 7.32ns
The critical path consists of the following:
	'load' operation ('B_0_load_5', maccell/src/macc_4d.cpp:54) on array 'B_0' [3020]  (1.35 ns)
	'mul' operation ('tmp_15_1_0_1_2', maccell/src/macc_4d.cpp:54) [4244]  (3.88 ns)
	'add' operation ('tmp31', maccell/src/macc_4d.cpp:54) [4275]  (1.2 ns)
	'add' operation ('tmp30', maccell/src/macc_4d.cpp:54) [4276]  (0.445 ns)
	'add' operation ('tmp27', maccell/src/macc_4d.cpp:54) [4277]  (0.445 ns)

 <State 11>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_7', maccell/src/macc_4d.cpp:54) on array 'B_1' [4178]  (1.35 ns)
	'mul' operation ('tmp_15_1_1_2_1', maccell/src/macc_4d.cpp:54) [4258]  (3.88 ns)
	'add' operation ('tmp43', maccell/src/macc_4d.cpp:54) [4287]  (1.2 ns)
	'add' operation ('tmp42', maccell/src/macc_4d.cpp:54) [4289]  (0.445 ns)
	'add' operation ('tmp39', maccell/src/macc_4d.cpp:54) [4290]  (0.445 ns)
	'add' operation ('tmp38', maccell/src/macc_4d.cpp:54) [4297]  (0.445 ns)
	'add' operation ('result_3_1_2_2_2', maccell/src/macc_4d.cpp:54) [4298]  (0.445 ns)

 <State 12>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_19', maccell/src/macc_4d.cpp:54) on array 'A_0' [4432]  (1.35 ns)
	'mul' operation ('tmp_15_4_0_1_2', maccell/src/macc_4d.cpp:54) [4433]  (3.88 ns)
	'add' operation ('tmp106', maccell/src/macc_4d.cpp:54) [4464]  (1.2 ns)
	'add' operation ('tmp105', maccell/src/macc_4d.cpp:54) [4465]  (0.445 ns)
	'add' operation ('tmp102', maccell/src/macc_4d.cpp:54) [4466]  (0.445 ns)

 <State 13>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_20', maccell/src/macc_4d.cpp:54) on array 'A_1' [4448]  (1.35 ns)
	'mul' operation ('tmp_15_4_1_2_2', maccell/src/macc_4d.cpp:54) [4449]  (3.88 ns)
	'add' operation ('tmp118', maccell/src/macc_4d.cpp:54) [4476]  (1.2 ns)
	'add' operation ('tmp117', maccell/src/macc_4d.cpp:54) [4478]  (0.445 ns)
	'add' operation ('tmp114', maccell/src/macc_4d.cpp:54) [4479]  (0.445 ns)
	'add' operation ('tmp113', maccell/src/macc_4d.cpp:54) [4486]  (0.445 ns)
	'add' operation ('result_3_4_2_2_2', maccell/src/macc_4d.cpp:54) [4487]  (0.445 ns)

 <State 14>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_22', maccell/src/macc_4d.cpp:54) on array 'A_0' [4495]  (1.35 ns)
	'mul' operation ('tmp_15_5_0_1_2', maccell/src/macc_4d.cpp:54) [4496]  (3.88 ns)
	'add' operation ('tmp131', maccell/src/macc_4d.cpp:54) [4527]  (1.2 ns)
	'add' operation ('tmp130', maccell/src/macc_4d.cpp:54) [4528]  (0.445 ns)
	'add' operation ('tmp127', maccell/src/macc_4d.cpp:54) [4529]  (0.445 ns)
	'add' operation ('tmp126', maccell/src/macc_4d.cpp:54) [4536]  (0.445 ns)
	'add' operation ('result_3_5_2_2_2', maccell/src/macc_4d.cpp:54) [4550]  (0.445 ns)

 <State 15>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_25', maccell/src/macc_4d.cpp:54) on array 'A_0' [4558]  (1.35 ns)
	'mul' operation ('tmp_15_6_0_1_2', maccell/src/macc_4d.cpp:54) [4559]  (3.88 ns)
	'add' operation ('tmp156', maccell/src/macc_4d.cpp:54) [4590]  (1.2 ns)
	'add' operation ('tmp155', maccell/src/macc_4d.cpp:54) [4591]  (0.445 ns)
	'add' operation ('tmp152', maccell/src/macc_4d.cpp:54) [4592]  (0.445 ns)

 <State 16>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_26', maccell/src/macc_4d.cpp:54) on array 'A_1' [4574]  (1.35 ns)
	'mul' operation ('tmp_15_6_1_2_2', maccell/src/macc_4d.cpp:54) [4575]  (3.88 ns)
	'add' operation ('tmp168', maccell/src/macc_4d.cpp:54) [4602]  (1.2 ns)
	'add' operation ('tmp167', maccell/src/macc_4d.cpp:54) [4604]  (0.445 ns)
	'add' operation ('tmp164', maccell/src/macc_4d.cpp:54) [4605]  (0.445 ns)
	'add' operation ('tmp163', maccell/src/macc_4d.cpp:54) [4612]  (0.445 ns)
	'add' operation ('result_3_6_2_2_2', maccell/src/macc_4d.cpp:54) [4613]  (0.445 ns)

 <State 17>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_28', maccell/src/macc_4d.cpp:54) on array 'A_0' [4621]  (1.35 ns)
	'mul' operation ('tmp_15_7_0_1_2', maccell/src/macc_4d.cpp:54) [4622]  (3.88 ns)
	'add' operation ('tmp181', maccell/src/macc_4d.cpp:54) [4653]  (1.2 ns)
	'add' operation ('tmp180', maccell/src/macc_4d.cpp:54) [4654]  (0.445 ns)
	'add' operation ('tmp177', maccell/src/macc_4d.cpp:54) [4655]  (0.445 ns)
	'add' operation ('tmp176', maccell/src/macc_4d.cpp:54) [4662]  (0.445 ns)
	'add' operation ('result_3_7_2_2_2', maccell/src/macc_4d.cpp:54) [4676]  (0.445 ns)

 <State 18>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_31', maccell/src/macc_4d.cpp:54) on array 'A_0' [4684]  (1.35 ns)
	'mul' operation ('tmp_15_8_0_1_2', maccell/src/macc_4d.cpp:54) [4685]  (3.88 ns)
	'add' operation ('tmp206', maccell/src/macc_4d.cpp:54) [4716]  (1.2 ns)
	'add' operation ('tmp205', maccell/src/macc_4d.cpp:54) [4717]  (0.445 ns)
	'add' operation ('tmp202', maccell/src/macc_4d.cpp:54) [4718]  (0.445 ns)

 <State 19>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_32', maccell/src/macc_4d.cpp:54) on array 'A_1' [4700]  (1.35 ns)
	'mul' operation ('tmp_15_8_1_2_2', maccell/src/macc_4d.cpp:54) [4701]  (3.88 ns)
	'add' operation ('tmp218', maccell/src/macc_4d.cpp:54) [4728]  (1.2 ns)
	'add' operation ('tmp217', maccell/src/macc_4d.cpp:54) [4730]  (0.445 ns)
	'add' operation ('tmp214', maccell/src/macc_4d.cpp:54) [4731]  (0.445 ns)
	'add' operation ('tmp213', maccell/src/macc_4d.cpp:54) [4738]  (0.445 ns)
	'add' operation ('result_3_8_2_2_2', maccell/src/macc_4d.cpp:54) [4739]  (0.445 ns)

 <State 20>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_34', maccell/src/macc_4d.cpp:54) on array 'A_0' [4747]  (1.35 ns)
	'mul' operation ('tmp_15_9_0_1_2', maccell/src/macc_4d.cpp:54) [4748]  (3.88 ns)
	'add' operation ('tmp231', maccell/src/macc_4d.cpp:54) [4779]  (1.2 ns)
	'add' operation ('tmp230', maccell/src/macc_4d.cpp:54) [4780]  (0.445 ns)
	'add' operation ('tmp227', maccell/src/macc_4d.cpp:54) [4781]  (0.445 ns)
	'add' operation ('tmp226', maccell/src/macc_4d.cpp:54) [4788]  (0.445 ns)
	'add' operation ('result_3_9_2_2_2', maccell/src/macc_4d.cpp:54) [4802]  (0.445 ns)

 <State 21>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_37', maccell/src/macc_4d.cpp:54) on array 'A_0' [4810]  (1.35 ns)
	'mul' operation ('tmp_15_10_0_1_2', maccell/src/macc_4d.cpp:54) [4811]  (3.88 ns)
	'add' operation ('tmp256', maccell/src/macc_4d.cpp:54) [4842]  (1.2 ns)
	'add' operation ('tmp255', maccell/src/macc_4d.cpp:54) [4843]  (0.445 ns)
	'add' operation ('tmp252', maccell/src/macc_4d.cpp:54) [4844]  (0.445 ns)

 <State 22>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_38', maccell/src/macc_4d.cpp:54) on array 'A_1' [4826]  (1.35 ns)
	'mul' operation ('tmp_15_10_1_2_2', maccell/src/macc_4d.cpp:54) [4827]  (3.88 ns)
	'add' operation ('tmp268', maccell/src/macc_4d.cpp:54) [4854]  (1.2 ns)
	'add' operation ('tmp267', maccell/src/macc_4d.cpp:54) [4856]  (0.445 ns)
	'add' operation ('tmp264', maccell/src/macc_4d.cpp:54) [4857]  (0.445 ns)
	'add' operation ('tmp263', maccell/src/macc_4d.cpp:54) [4864]  (0.445 ns)
	'add' operation ('result_3_10_2_2_2', maccell/src/macc_4d.cpp:54) [4865]  (0.445 ns)

 <State 23>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_40', maccell/src/macc_4d.cpp:54) on array 'A_0' [4873]  (1.35 ns)
	'mul' operation ('tmp_15_11_0_1_2', maccell/src/macc_4d.cpp:54) [4874]  (3.88 ns)
	'add' operation ('tmp281', maccell/src/macc_4d.cpp:54) [4905]  (1.2 ns)
	'add' operation ('tmp280', maccell/src/macc_4d.cpp:54) [4906]  (0.445 ns)
	'add' operation ('tmp277', maccell/src/macc_4d.cpp:54) [4907]  (0.445 ns)
	'add' operation ('tmp276', maccell/src/macc_4d.cpp:54) [4914]  (0.445 ns)
	'add' operation ('result_3_11_2_2_2', maccell/src/macc_4d.cpp:54) [4928]  (0.445 ns)

 <State 24>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_43', maccell/src/macc_4d.cpp:54) on array 'A_0' [4936]  (1.35 ns)
	'mul' operation ('tmp_15_12_0_1_2', maccell/src/macc_4d.cpp:54) [4937]  (3.88 ns)
	'add' operation ('tmp306', maccell/src/macc_4d.cpp:54) [4968]  (1.2 ns)
	'add' operation ('tmp305', maccell/src/macc_4d.cpp:54) [4969]  (0.445 ns)
	'add' operation ('tmp302', maccell/src/macc_4d.cpp:54) [4970]  (0.445 ns)

 <State 25>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_44', maccell/src/macc_4d.cpp:54) on array 'A_1' [4952]  (1.35 ns)
	'mul' operation ('tmp_15_12_1_2_2', maccell/src/macc_4d.cpp:54) [4953]  (3.88 ns)
	'add' operation ('tmp318', maccell/src/macc_4d.cpp:54) [4980]  (1.2 ns)
	'add' operation ('tmp317', maccell/src/macc_4d.cpp:54) [4982]  (0.445 ns)
	'add' operation ('tmp314', maccell/src/macc_4d.cpp:54) [4983]  (0.445 ns)
	'add' operation ('tmp313', maccell/src/macc_4d.cpp:54) [4990]  (0.445 ns)
	'add' operation ('result_3_12_2_2_2', maccell/src/macc_4d.cpp:54) [4991]  (0.445 ns)

 <State 26>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_1_load_47', maccell/src/macc_4d.cpp:54) on array 'A_1' [5021]  (1.35 ns)
	'mul' operation ('tmp_15_13_1_2_2', maccell/src/macc_4d.cpp:54) [5022]  (3.88 ns)
	'add' operation ('tmp343', maccell/src/macc_4d.cpp:54) [5049]  (1.2 ns)
	'add' operation ('tmp342', maccell/src/macc_4d.cpp:54) [5051]  (0.445 ns)
	'add' operation ('tmp339', maccell/src/macc_4d.cpp:54) [5052]  (0.445 ns)

 <State 27>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_13', maccell/src/macc_4d.cpp:54) on array 'B_0' [5002]  (1.35 ns)
	'mul' operation ('tmp_15_13_0_1_1', maccell/src/macc_4d.cpp:54) [5003]  (3.88 ns)
	'add' operation ('tmp331', maccell/src/macc_4d.cpp:54) [5037]  (1.2 ns)
	'add' operation ('tmp330', maccell/src/macc_4d.cpp:54) [5038]  (0.445 ns)
	'add' operation ('tmp327', maccell/src/macc_4d.cpp:54) [5039]  (0.445 ns)
	'add' operation ('tmp326', maccell/src/macc_4d.cpp:54) [5046]  (0.445 ns)
	'add' operation ('result_3_13_2_2_2', maccell/src/macc_4d.cpp:54) [5060]  (0.445 ns)

 <State 28>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_50', maccell/src/macc_4d.cpp:54) on array 'A_1' [5084]  (1.35 ns)
	'mul' operation ('tmp_15_14_1_2_2', maccell/src/macc_4d.cpp:54) [5085]  (3.88 ns)
	'add' operation ('tmp368', maccell/src/macc_4d.cpp:54) [5112]  (1.2 ns)
	'add' operation ('tmp367', maccell/src/macc_4d.cpp:54) [5114]  (0.445 ns)
	'add' operation ('tmp364', maccell/src/macc_4d.cpp:54) [5115]  (0.445 ns)
	'add' operation ('tmp363', maccell/src/macc_4d.cpp:54) [5122]  (0.445 ns)
	'add' operation ('result_3_14_2_2_2', maccell/src/macc_4d.cpp:54) [5123]  (0.445 ns)

 <State 29>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_52', maccell/src/macc_4d.cpp:54) on array 'A_0' [5131]  (1.35 ns)
	'mul' operation ('tmp_15_15_0_1_2', maccell/src/macc_4d.cpp:54) [5132]  (3.88 ns)
	'add' operation ('tmp381', maccell/src/macc_4d.cpp:54) [5163]  (1.2 ns)
	'add' operation ('tmp380', maccell/src/macc_4d.cpp:54) [5164]  (0.445 ns)
	'add' operation ('tmp377', maccell/src/macc_4d.cpp:54) [5165]  (0.445 ns)
	'add' operation ('tmp376', maccell/src/macc_4d.cpp:54) [5172]  (0.445 ns)
	'add' operation ('result_3_15_2_2_2', maccell/src/macc_4d.cpp:54) [5186]  (0.445 ns)

 <State 30>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_55', maccell/src/macc_4d.cpp:54) on array 'A_0' [5194]  (1.35 ns)
	'mul' operation ('tmp_15_16_0_1_2', maccell/src/macc_4d.cpp:54) [5195]  (3.88 ns)
	'add' operation ('tmp406', maccell/src/macc_4d.cpp:54) [5226]  (1.2 ns)
	'add' operation ('tmp405', maccell/src/macc_4d.cpp:54) [5227]  (0.445 ns)
	'add' operation ('tmp402', maccell/src/macc_4d.cpp:54) [5228]  (0.445 ns)

 <State 31>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_56', maccell/src/macc_4d.cpp:54) on array 'A_1' [5210]  (1.35 ns)
	'mul' operation ('tmp_15_16_1_2_2', maccell/src/macc_4d.cpp:54) [5211]  (3.88 ns)
	'add' operation ('tmp418', maccell/src/macc_4d.cpp:54) [5238]  (1.2 ns)
	'add' operation ('tmp417', maccell/src/macc_4d.cpp:54) [5240]  (0.445 ns)
	'add' operation ('tmp414', maccell/src/macc_4d.cpp:54) [5241]  (0.445 ns)
	'add' operation ('tmp413', maccell/src/macc_4d.cpp:54) [5248]  (0.445 ns)
	'add' operation ('result_3_16_2_2_2', maccell/src/macc_4d.cpp:54) [5249]  (0.445 ns)

 <State 32>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_58', maccell/src/macc_4d.cpp:54) on array 'A_0' [5257]  (1.35 ns)
	'mul' operation ('tmp_15_17_0_1_2', maccell/src/macc_4d.cpp:54) [5258]  (3.88 ns)
	'add' operation ('tmp431', maccell/src/macc_4d.cpp:54) [5289]  (1.2 ns)
	'add' operation ('tmp430', maccell/src/macc_4d.cpp:54) [5290]  (0.445 ns)
	'add' operation ('tmp427', maccell/src/macc_4d.cpp:54) [5291]  (0.445 ns)
	'add' operation ('tmp426', maccell/src/macc_4d.cpp:54) [5298]  (0.445 ns)
	'add' operation ('result_3_17_2_2_2', maccell/src/macc_4d.cpp:54) [5312]  (0.445 ns)

 <State 33>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_61', maccell/src/macc_4d.cpp:54) on array 'A_0' [5320]  (1.35 ns)
	'mul' operation ('tmp_15_18_0_1_2', maccell/src/macc_4d.cpp:54) [5321]  (3.88 ns)
	'add' operation ('tmp456', maccell/src/macc_4d.cpp:54) [5352]  (1.2 ns)
	'add' operation ('tmp455', maccell/src/macc_4d.cpp:54) [5353]  (0.445 ns)
	'add' operation ('tmp452', maccell/src/macc_4d.cpp:54) [5354]  (0.445 ns)

 <State 34>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_62', maccell/src/macc_4d.cpp:54) on array 'A_1' [5336]  (1.35 ns)
	'mul' operation ('tmp_15_18_1_2_2', maccell/src/macc_4d.cpp:54) [5337]  (3.88 ns)
	'add' operation ('tmp468', maccell/src/macc_4d.cpp:54) [5364]  (1.2 ns)
	'add' operation ('tmp467', maccell/src/macc_4d.cpp:54) [5366]  (0.445 ns)
	'add' operation ('tmp464', maccell/src/macc_4d.cpp:54) [5367]  (0.445 ns)
	'add' operation ('tmp463', maccell/src/macc_4d.cpp:54) [5374]  (0.445 ns)
	'add' operation ('result_3_18_2_2_2', maccell/src/macc_4d.cpp:54) [5375]  (0.445 ns)

 <State 35>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_64', maccell/src/macc_4d.cpp:54) on array 'A_0' [5383]  (1.35 ns)
	'mul' operation ('tmp_15_19_0_1_2', maccell/src/macc_4d.cpp:54) [5384]  (3.88 ns)
	'add' operation ('tmp481', maccell/src/macc_4d.cpp:54) [5415]  (1.2 ns)
	'add' operation ('tmp480', maccell/src/macc_4d.cpp:54) [5416]  (0.445 ns)
	'add' operation ('tmp477', maccell/src/macc_4d.cpp:54) [5417]  (0.445 ns)
	'add' operation ('tmp476', maccell/src/macc_4d.cpp:54) [5424]  (0.445 ns)
	'add' operation ('result_3_19_2_2_2', maccell/src/macc_4d.cpp:54) [5438]  (0.445 ns)

 <State 36>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_67', maccell/src/macc_4d.cpp:54) on array 'A_0' [5446]  (1.35 ns)
	'mul' operation ('tmp_15_20_0_1_2', maccell/src/macc_4d.cpp:54) [5447]  (3.88 ns)
	'add' operation ('tmp506', maccell/src/macc_4d.cpp:54) [5478]  (1.2 ns)
	'add' operation ('tmp505', maccell/src/macc_4d.cpp:54) [5479]  (0.445 ns)
	'add' operation ('tmp502', maccell/src/macc_4d.cpp:54) [5480]  (0.445 ns)

 <State 37>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_68', maccell/src/macc_4d.cpp:54) on array 'A_1' [5462]  (1.35 ns)
	'mul' operation ('tmp_15_20_1_2_2', maccell/src/macc_4d.cpp:54) [5463]  (3.88 ns)
	'add' operation ('tmp518', maccell/src/macc_4d.cpp:54) [5490]  (1.2 ns)
	'add' operation ('tmp517', maccell/src/macc_4d.cpp:54) [5492]  (0.445 ns)
	'add' operation ('tmp514', maccell/src/macc_4d.cpp:54) [5493]  (0.445 ns)
	'add' operation ('tmp513', maccell/src/macc_4d.cpp:54) [5500]  (0.445 ns)
	'add' operation ('result_3_20_2_2_2', maccell/src/macc_4d.cpp:54) [5501]  (0.445 ns)

 <State 38>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_70', maccell/src/macc_4d.cpp:54) on array 'A_0' [5509]  (1.35 ns)
	'mul' operation ('tmp_15_21_0_1_2', maccell/src/macc_4d.cpp:54) [5510]  (3.88 ns)
	'add' operation ('tmp531', maccell/src/macc_4d.cpp:54) [5541]  (1.2 ns)
	'add' operation ('tmp530', maccell/src/macc_4d.cpp:54) [5542]  (0.445 ns)
	'add' operation ('tmp527', maccell/src/macc_4d.cpp:54) [5543]  (0.445 ns)
	'add' operation ('tmp526', maccell/src/macc_4d.cpp:54) [5550]  (0.445 ns)
	'add' operation ('result_3_21_2_2_2', maccell/src/macc_4d.cpp:54) [5564]  (0.445 ns)

 <State 39>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_73', maccell/src/macc_4d.cpp:54) on array 'A_0' [5572]  (1.35 ns)
	'mul' operation ('tmp_15_22_0_1_2', maccell/src/macc_4d.cpp:54) [5573]  (3.88 ns)
	'add' operation ('tmp556', maccell/src/macc_4d.cpp:54) [5604]  (1.2 ns)
	'add' operation ('tmp555', maccell/src/macc_4d.cpp:54) [5605]  (0.445 ns)
	'add' operation ('tmp552', maccell/src/macc_4d.cpp:54) [5606]  (0.445 ns)

 <State 40>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_74', maccell/src/macc_4d.cpp:54) on array 'A_1' [5588]  (1.35 ns)
	'mul' operation ('tmp_15_22_1_2_2', maccell/src/macc_4d.cpp:54) [5589]  (3.88 ns)
	'add' operation ('tmp568', maccell/src/macc_4d.cpp:54) [5616]  (1.2 ns)
	'add' operation ('tmp567', maccell/src/macc_4d.cpp:54) [5618]  (0.445 ns)
	'add' operation ('tmp564', maccell/src/macc_4d.cpp:54) [5619]  (0.445 ns)
	'add' operation ('tmp563', maccell/src/macc_4d.cpp:54) [5626]  (0.445 ns)
	'add' operation ('result_3_22_2_2_2', maccell/src/macc_4d.cpp:54) [5627]  (0.445 ns)

 <State 41>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_76', maccell/src/macc_4d.cpp:54) on array 'A_0' [5635]  (1.35 ns)
	'mul' operation ('tmp_15_23_0_1_2', maccell/src/macc_4d.cpp:54) [5636]  (3.88 ns)
	'add' operation ('tmp581', maccell/src/macc_4d.cpp:54) [5667]  (1.2 ns)
	'add' operation ('tmp580', maccell/src/macc_4d.cpp:54) [5668]  (0.445 ns)
	'add' operation ('tmp577', maccell/src/macc_4d.cpp:54) [5669]  (0.445 ns)
	'add' operation ('tmp576', maccell/src/macc_4d.cpp:54) [5676]  (0.445 ns)
	'add' operation ('result_3_23_2_2_2', maccell/src/macc_4d.cpp:54) [5690]  (0.445 ns)

 <State 42>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_79', maccell/src/macc_4d.cpp:54) on array 'A_0' [5698]  (1.35 ns)
	'mul' operation ('tmp_15_24_0_1_2', maccell/src/macc_4d.cpp:54) [5699]  (3.88 ns)
	'add' operation ('tmp606', maccell/src/macc_4d.cpp:54) [5730]  (1.2 ns)
	'add' operation ('tmp605', maccell/src/macc_4d.cpp:54) [5731]  (0.445 ns)
	'add' operation ('tmp602', maccell/src/macc_4d.cpp:54) [5732]  (0.445 ns)

 <State 43>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_80', maccell/src/macc_4d.cpp:54) on array 'A_1' [5714]  (1.35 ns)
	'mul' operation ('tmp_15_24_1_2_2', maccell/src/macc_4d.cpp:54) [5715]  (3.88 ns)
	'add' operation ('tmp618', maccell/src/macc_4d.cpp:54) [5742]  (1.2 ns)
	'add' operation ('tmp617', maccell/src/macc_4d.cpp:54) [5744]  (0.445 ns)
	'add' operation ('tmp614', maccell/src/macc_4d.cpp:54) [5745]  (0.445 ns)
	'add' operation ('tmp613', maccell/src/macc_4d.cpp:54) [5752]  (0.445 ns)
	'add' operation ('result_3_24_2_2_2', maccell/src/macc_4d.cpp:54) [5753]  (0.445 ns)

 <State 44>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_82', maccell/src/macc_4d.cpp:54) on array 'A_0' [5761]  (1.35 ns)
	'mul' operation ('tmp_15_25_0_1_2', maccell/src/macc_4d.cpp:54) [5762]  (3.88 ns)
	'add' operation ('tmp631', maccell/src/macc_4d.cpp:54) [5793]  (1.2 ns)
	'add' operation ('tmp630', maccell/src/macc_4d.cpp:54) [5794]  (0.445 ns)
	'add' operation ('tmp627', maccell/src/macc_4d.cpp:54) [5795]  (0.445 ns)
	'add' operation ('tmp626', maccell/src/macc_4d.cpp:54) [5802]  (0.445 ns)
	'add' operation ('result_3_25_2_2_2', maccell/src/macc_4d.cpp:54) [5816]  (0.445 ns)

 <State 45>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_85', maccell/src/macc_4d.cpp:54) on array 'A_0' [5824]  (1.35 ns)
	'mul' operation ('tmp_15_26_0_1_2', maccell/src/macc_4d.cpp:54) [5825]  (3.88 ns)
	'add' operation ('tmp656', maccell/src/macc_4d.cpp:54) [5856]  (1.2 ns)
	'add' operation ('tmp655', maccell/src/macc_4d.cpp:54) [5857]  (0.445 ns)
	'add' operation ('tmp652', maccell/src/macc_4d.cpp:54) [5858]  (0.445 ns)

 <State 46>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_86', maccell/src/macc_4d.cpp:54) on array 'A_1' [5840]  (1.35 ns)
	'mul' operation ('tmp_15_26_1_2_2', maccell/src/macc_4d.cpp:54) [5841]  (3.88 ns)
	'add' operation ('tmp668', maccell/src/macc_4d.cpp:54) [5868]  (1.2 ns)
	'add' operation ('tmp667', maccell/src/macc_4d.cpp:54) [5870]  (0.445 ns)
	'add' operation ('tmp664', maccell/src/macc_4d.cpp:54) [5871]  (0.445 ns)
	'add' operation ('tmp663', maccell/src/macc_4d.cpp:54) [5878]  (0.445 ns)
	'add' operation ('result_3_26_2_2_2', maccell/src/macc_4d.cpp:54) [5879]  (0.445 ns)

 <State 47>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_88', maccell/src/macc_4d.cpp:54) on array 'A_0' [5887]  (1.35 ns)
	'mul' operation ('tmp_15_27_0_1_2', maccell/src/macc_4d.cpp:54) [5888]  (3.88 ns)
	'add' operation ('tmp681', maccell/src/macc_4d.cpp:54) [5929]  (1.2 ns)
	'add' operation ('tmp680', maccell/src/macc_4d.cpp:54) [5930]  (0.445 ns)
	'add' operation ('tmp677', maccell/src/macc_4d.cpp:54) [5931]  (0.445 ns)

 <State 48>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_91', maccell/src/macc_4d.cpp:54) on array 'A_0' [5960]  (1.35 ns)
	'mul' operation ('tmp_15_28_0_1_2', maccell/src/macc_4d.cpp:54) [5961]  (3.88 ns)
	'add' operation ('tmp706', maccell/src/macc_4d.cpp:54) [6003]  (1.2 ns)
	'add' operation ('tmp705', maccell/src/macc_4d.cpp:54) [6004]  (0.445 ns)
	'add' operation ('tmp702', maccell/src/macc_4d.cpp:54) [6005]  (0.445 ns)

 <State 49>: 7.45ns
The critical path consists of the following:
	'load' operation ('B_0_load_16', maccell/src/macc_4d.cpp:54) on array 'B_0' [5891]  (1.35 ns)
	'mul' operation ('tmp_15_27_0_2_1', maccell/src/macc_4d.cpp:54) [5892]  (3.88 ns)
	'add' operation ('tmp684', maccell/src/macc_4d.cpp:54) [5932]  (0.445 ns)
	'add' operation ('tmp683', maccell/src/macc_4d.cpp:54) [5933]  (0.445 ns)
	'add' operation ('tmp682', maccell/src/macc_4d.cpp:54) [5937]  (0.445 ns)
	'add' operation ('tmp676', maccell/src/macc_4d.cpp:54) [5938]  (0.445 ns)
	'add' operation ('result_3_27_2_2_2', maccell/src/macc_4d.cpp:54) [5952]  (0.445 ns)

 <State 50>: 7.77ns
The critical path consists of the following:
	'load' operation ('A_0_load_94', maccell/src/macc_4d.cpp:54) on array 'A_0' [6034]  (1.35 ns)
	'mul' operation ('tmp_15_29_0_1_2', maccell/src/macc_4d.cpp:54) [6035]  (3.88 ns)
	'add' operation ('tmp731', maccell/src/macc_4d.cpp:54) [6066]  (1.2 ns)
	'add' operation ('tmp730', maccell/src/macc_4d.cpp:54) [6067]  (0.445 ns)
	'add' operation ('tmp727', maccell/src/macc_4d.cpp:54) [6068]  (0.445 ns)
	'add' operation ('tmp726', maccell/src/macc_4d.cpp:54) [6075]  (0.445 ns)

 <State 51>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_16', maccell/src/macc_4d.cpp:54) on array 'B_1' [5975]  (1.35 ns)
	'mul' operation ('tmp_15_29_1_2_1', maccell/src/macc_4d.cpp:54) [6049]  (3.88 ns)
	'add' operation ('tmp743', maccell/src/macc_4d.cpp:54) [6078]  (1.2 ns)
	'add' operation ('tmp742', maccell/src/macc_4d.cpp:54) [6080]  (0.445 ns)
	'add' operation ('tmp739', maccell/src/macc_4d.cpp:54) [6081]  (0.445 ns)
	'add' operation ('tmp738', maccell/src/macc_4d.cpp:54) [6088]  (0.445 ns)
	'add' operation ('result_3_29_2_2_2', maccell/src/macc_4d.cpp:54) [6089]  (0.445 ns)

 <State 52>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_98', maccell/src/macc_4d.cpp:54) on array 'A_1' [6113]  (1.35 ns)
	'mul' operation ('tmp_15_30_1_2_2', maccell/src/macc_4d.cpp:54) [6114]  (3.88 ns)
	'add' operation ('tmp768', maccell/src/macc_4d.cpp:54) [6141]  (1.2 ns)
	'add' operation ('tmp767', maccell/src/macc_4d.cpp:54) [6143]  (0.445 ns)
	'add' operation ('tmp764', maccell/src/macc_4d.cpp:54) [6144]  (0.445 ns)
	'add' operation ('tmp763', maccell/src/macc_4d.cpp:54) [6151]  (0.445 ns)
	'add' operation ('result_3_30_2_2_2', maccell/src/macc_4d.cpp:54) [6152]  (0.445 ns)

 <State 53>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_100', maccell/src/macc_4d.cpp:54) on array 'A_0' [6160]  (1.35 ns)
	'mul' operation ('tmp_15_31_0_1_2', maccell/src/macc_4d.cpp:54) [6161]  (3.88 ns)
	'add' operation ('tmp781', maccell/src/macc_4d.cpp:54) [6192]  (1.2 ns)
	'add' operation ('tmp780', maccell/src/macc_4d.cpp:54) [6193]  (0.445 ns)
	'add' operation ('tmp777', maccell/src/macc_4d.cpp:54) [6194]  (0.445 ns)
	'add' operation ('tmp776', maccell/src/macc_4d.cpp:54) [6201]  (0.445 ns)
	'add' operation ('result_3_31_2_2_2', maccell/src/macc_4d.cpp:54) [6215]  (0.445 ns)

 <State 54>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_103', maccell/src/macc_4d.cpp:54) on array 'A_0' [6223]  (1.35 ns)
	'mul' operation ('tmp_15_32_0_1_2', maccell/src/macc_4d.cpp:54) [6224]  (3.88 ns)
	'add' operation ('tmp806', maccell/src/macc_4d.cpp:54) [6255]  (1.2 ns)
	'add' operation ('tmp805', maccell/src/macc_4d.cpp:54) [6256]  (0.445 ns)
	'add' operation ('tmp802', maccell/src/macc_4d.cpp:54) [6257]  (0.445 ns)

 <State 55>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_104', maccell/src/macc_4d.cpp:54) on array 'A_1' [6239]  (1.35 ns)
	'mul' operation ('tmp_15_32_1_2_2', maccell/src/macc_4d.cpp:54) [6240]  (3.88 ns)
	'add' operation ('tmp818', maccell/src/macc_4d.cpp:54) [6267]  (1.2 ns)
	'add' operation ('tmp817', maccell/src/macc_4d.cpp:54) [6269]  (0.445 ns)
	'add' operation ('tmp814', maccell/src/macc_4d.cpp:54) [6270]  (0.445 ns)
	'add' operation ('tmp813', maccell/src/macc_4d.cpp:54) [6277]  (0.445 ns)
	'add' operation ('result_3_32_2_2_2', maccell/src/macc_4d.cpp:54) [6278]  (0.445 ns)

 <State 56>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_106', maccell/src/macc_4d.cpp:54) on array 'A_0' [6286]  (1.35 ns)
	'mul' operation ('tmp_15_33_0_1_2', maccell/src/macc_4d.cpp:54) [6287]  (3.88 ns)
	'add' operation ('tmp831', maccell/src/macc_4d.cpp:54) [6318]  (1.2 ns)
	'add' operation ('tmp830', maccell/src/macc_4d.cpp:54) [6319]  (0.445 ns)
	'add' operation ('tmp827', maccell/src/macc_4d.cpp:54) [6320]  (0.445 ns)
	'add' operation ('tmp826', maccell/src/macc_4d.cpp:54) [6327]  (0.445 ns)
	'add' operation ('result_3_33_2_2_2', maccell/src/macc_4d.cpp:54) [6341]  (0.445 ns)

 <State 57>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_109', maccell/src/macc_4d.cpp:54) on array 'A_0' [6349]  (1.35 ns)
	'mul' operation ('tmp_15_34_0_1_2', maccell/src/macc_4d.cpp:54) [6350]  (3.88 ns)
	'add' operation ('tmp856', maccell/src/macc_4d.cpp:54) [6381]  (1.2 ns)
	'add' operation ('tmp855', maccell/src/macc_4d.cpp:54) [6382]  (0.445 ns)
	'add' operation ('tmp852', maccell/src/macc_4d.cpp:54) [6383]  (0.445 ns)

 <State 58>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_110', maccell/src/macc_4d.cpp:54) on array 'A_1' [6365]  (1.35 ns)
	'mul' operation ('tmp_15_34_1_2_2', maccell/src/macc_4d.cpp:54) [6366]  (3.88 ns)
	'add' operation ('tmp868', maccell/src/macc_4d.cpp:54) [6393]  (1.2 ns)
	'add' operation ('tmp867', maccell/src/macc_4d.cpp:54) [6395]  (0.445 ns)
	'add' operation ('tmp864', maccell/src/macc_4d.cpp:54) [6396]  (0.445 ns)
	'add' operation ('tmp863', maccell/src/macc_4d.cpp:54) [6403]  (0.445 ns)
	'add' operation ('result_3_34_2_2_2', maccell/src/macc_4d.cpp:54) [6404]  (0.445 ns)

 <State 59>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_112', maccell/src/macc_4d.cpp:54) on array 'A_0' [6412]  (1.35 ns)
	'mul' operation ('tmp_15_35_0_1_2', maccell/src/macc_4d.cpp:54) [6413]  (3.88 ns)
	'add' operation ('tmp881', maccell/src/macc_4d.cpp:54) [6444]  (1.2 ns)
	'add' operation ('tmp880', maccell/src/macc_4d.cpp:54) [6445]  (0.445 ns)
	'add' operation ('tmp877', maccell/src/macc_4d.cpp:54) [6446]  (0.445 ns)
	'add' operation ('tmp876', maccell/src/macc_4d.cpp:54) [6453]  (0.445 ns)
	'add' operation ('result_3_35_2_2_2', maccell/src/macc_4d.cpp:54) [6467]  (0.445 ns)

 <State 60>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_115', maccell/src/macc_4d.cpp:54) on array 'A_0' [6475]  (1.35 ns)
	'mul' operation ('tmp_15_36_0_1_2', maccell/src/macc_4d.cpp:54) [6476]  (3.88 ns)
	'add' operation ('tmp906', maccell/src/macc_4d.cpp:54) [6507]  (1.2 ns)
	'add' operation ('tmp905', maccell/src/macc_4d.cpp:54) [6508]  (0.445 ns)
	'add' operation ('tmp902', maccell/src/macc_4d.cpp:54) [6509]  (0.445 ns)

 <State 61>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_116', maccell/src/macc_4d.cpp:54) on array 'A_1' [6491]  (1.35 ns)
	'mul' operation ('tmp_15_36_1_2_2', maccell/src/macc_4d.cpp:54) [6492]  (3.88 ns)
	'add' operation ('tmp918', maccell/src/macc_4d.cpp:54) [6519]  (1.2 ns)
	'add' operation ('tmp917', maccell/src/macc_4d.cpp:54) [6521]  (0.445 ns)
	'add' operation ('tmp914', maccell/src/macc_4d.cpp:54) [6522]  (0.445 ns)
	'add' operation ('tmp913', maccell/src/macc_4d.cpp:54) [6529]  (0.445 ns)
	'add' operation ('result_3_36_2_2_2', maccell/src/macc_4d.cpp:54) [6530]  (0.445 ns)

 <State 62>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_118', maccell/src/macc_4d.cpp:54) on array 'A_0' [6538]  (1.35 ns)
	'mul' operation ('tmp_15_37_0_1_2', maccell/src/macc_4d.cpp:54) [6539]  (3.88 ns)
	'add' operation ('tmp931', maccell/src/macc_4d.cpp:54) [6570]  (1.2 ns)
	'add' operation ('tmp930', maccell/src/macc_4d.cpp:54) [6571]  (0.445 ns)
	'add' operation ('tmp927', maccell/src/macc_4d.cpp:54) [6572]  (0.445 ns)
	'add' operation ('tmp926', maccell/src/macc_4d.cpp:54) [6579]  (0.445 ns)
	'add' operation ('result_3_37_2_2_2', maccell/src/macc_4d.cpp:54) [6593]  (0.445 ns)

 <State 63>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_121', maccell/src/macc_4d.cpp:54) on array 'A_0' [6601]  (1.35 ns)
	'mul' operation ('tmp_15_38_0_1_2', maccell/src/macc_4d.cpp:54) [6602]  (3.88 ns)
	'add' operation ('tmp956', maccell/src/macc_4d.cpp:54) [6633]  (1.2 ns)
	'add' operation ('tmp955', maccell/src/macc_4d.cpp:54) [6634]  (0.445 ns)
	'add' operation ('tmp952', maccell/src/macc_4d.cpp:54) [6635]  (0.445 ns)

 <State 64>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_122', maccell/src/macc_4d.cpp:54) on array 'A_1' [6617]  (1.35 ns)
	'mul' operation ('tmp_15_38_1_2_2', maccell/src/macc_4d.cpp:54) [6618]  (3.88 ns)
	'add' operation ('tmp968', maccell/src/macc_4d.cpp:54) [6645]  (1.2 ns)
	'add' operation ('tmp967', maccell/src/macc_4d.cpp:54) [6647]  (0.445 ns)
	'add' operation ('tmp964', maccell/src/macc_4d.cpp:54) [6648]  (0.445 ns)
	'add' operation ('tmp963', maccell/src/macc_4d.cpp:54) [6655]  (0.445 ns)
	'add' operation ('result_3_38_2_2_2', maccell/src/macc_4d.cpp:54) [6656]  (0.445 ns)

 <State 65>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_124', maccell/src/macc_4d.cpp:54) on array 'A_0' [6664]  (1.35 ns)
	'mul' operation ('tmp_15_39_0_1_2', maccell/src/macc_4d.cpp:54) [6665]  (3.88 ns)
	'add' operation ('tmp981', maccell/src/macc_4d.cpp:54) [6696]  (1.2 ns)
	'add' operation ('tmp980', maccell/src/macc_4d.cpp:54) [6697]  (0.445 ns)
	'add' operation ('tmp977', maccell/src/macc_4d.cpp:54) [6698]  (0.445 ns)
	'add' operation ('tmp976', maccell/src/macc_4d.cpp:54) [6705]  (0.445 ns)
	'add' operation ('result_3_39_2_2_2', maccell/src/macc_4d.cpp:54) [6719]  (0.445 ns)

 <State 66>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_127', maccell/src/macc_4d.cpp:54) on array 'A_0' [6727]  (1.35 ns)
	'mul' operation ('tmp_15_40_0_1_2', maccell/src/macc_4d.cpp:54) [6728]  (3.88 ns)
	'add' operation ('tmp1006', maccell/src/macc_4d.cpp:54) [6759]  (1.2 ns)
	'add' operation ('tmp1005', maccell/src/macc_4d.cpp:54) [6760]  (0.445 ns)
	'add' operation ('tmp1002', maccell/src/macc_4d.cpp:54) [6761]  (0.445 ns)

 <State 67>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_128', maccell/src/macc_4d.cpp:54) on array 'A_1' [6743]  (1.35 ns)
	'mul' operation ('tmp_15_40_1_2_2', maccell/src/macc_4d.cpp:54) [6744]  (3.88 ns)
	'add' operation ('tmp1018', maccell/src/macc_4d.cpp:54) [6771]  (1.2 ns)
	'add' operation ('tmp1017', maccell/src/macc_4d.cpp:54) [6773]  (0.445 ns)
	'add' operation ('tmp1014', maccell/src/macc_4d.cpp:54) [6774]  (0.445 ns)
	'add' operation ('tmp1013', maccell/src/macc_4d.cpp:54) [6781]  (0.445 ns)
	'add' operation ('result_3_40_2_2_2', maccell/src/macc_4d.cpp:54) [6782]  (0.445 ns)

 <State 68>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_1_load_131', maccell/src/macc_4d.cpp:54) on array 'A_1' [6812]  (1.35 ns)
	'mul' operation ('tmp_15_41_1_2_2', maccell/src/macc_4d.cpp:54) [6813]  (3.88 ns)
	'add' operation ('tmp1043', maccell/src/macc_4d.cpp:54) [6840]  (1.2 ns)
	'add' operation ('tmp1042', maccell/src/macc_4d.cpp:54) [6842]  (0.445 ns)
	'add' operation ('tmp1039', maccell/src/macc_4d.cpp:54) [6843]  (0.445 ns)

 <State 69>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_22', maccell/src/macc_4d.cpp:54) on array 'B_0' [6793]  (1.35 ns)
	'mul' operation ('tmp_15_41_0_1_1', maccell/src/macc_4d.cpp:54) [6794]  (3.88 ns)
	'add' operation ('tmp1031', maccell/src/macc_4d.cpp:54) [6828]  (1.2 ns)
	'add' operation ('tmp1030', maccell/src/macc_4d.cpp:54) [6829]  (0.445 ns)
	'add' operation ('tmp1027', maccell/src/macc_4d.cpp:54) [6830]  (0.445 ns)
	'add' operation ('tmp1026', maccell/src/macc_4d.cpp:54) [6837]  (0.445 ns)
	'add' operation ('result_3_41_2_2_2', maccell/src/macc_4d.cpp:54) [6851]  (0.445 ns)

 <State 70>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_134', maccell/src/macc_4d.cpp:54) on array 'A_1' [6875]  (1.35 ns)
	'mul' operation ('tmp_15_42_1_2_2', maccell/src/macc_4d.cpp:54) [6876]  (3.88 ns)
	'add' operation ('tmp1068', maccell/src/macc_4d.cpp:54) [6903]  (1.2 ns)
	'add' operation ('tmp1067', maccell/src/macc_4d.cpp:54) [6905]  (0.445 ns)
	'add' operation ('tmp1064', maccell/src/macc_4d.cpp:54) [6906]  (0.445 ns)
	'add' operation ('tmp1063', maccell/src/macc_4d.cpp:54) [6913]  (0.445 ns)
	'add' operation ('result_3_42_2_2_2', maccell/src/macc_4d.cpp:54) [6914]  (0.445 ns)

 <State 71>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_136', maccell/src/macc_4d.cpp:54) on array 'A_0' [6922]  (1.35 ns)
	'mul' operation ('tmp_15_43_0_1_2', maccell/src/macc_4d.cpp:54) [6923]  (3.88 ns)
	'add' operation ('tmp1081', maccell/src/macc_4d.cpp:54) [6954]  (1.2 ns)
	'add' operation ('tmp1080', maccell/src/macc_4d.cpp:54) [6955]  (0.445 ns)
	'add' operation ('tmp1077', maccell/src/macc_4d.cpp:54) [6956]  (0.445 ns)
	'add' operation ('tmp1076', maccell/src/macc_4d.cpp:54) [6963]  (0.445 ns)
	'add' operation ('result_3_43_2_2_2', maccell/src/macc_4d.cpp:54) [6977]  (0.445 ns)

 <State 72>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_139', maccell/src/macc_4d.cpp:54) on array 'A_0' [6985]  (1.35 ns)
	'mul' operation ('tmp_15_44_0_1_2', maccell/src/macc_4d.cpp:54) [6986]  (3.88 ns)
	'add' operation ('tmp1106', maccell/src/macc_4d.cpp:54) [7017]  (1.2 ns)
	'add' operation ('tmp1105', maccell/src/macc_4d.cpp:54) [7018]  (0.445 ns)
	'add' operation ('tmp1102', maccell/src/macc_4d.cpp:54) [7019]  (0.445 ns)

 <State 73>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_140', maccell/src/macc_4d.cpp:54) on array 'A_1' [7001]  (1.35 ns)
	'mul' operation ('tmp_15_44_1_2_2', maccell/src/macc_4d.cpp:54) [7002]  (3.88 ns)
	'add' operation ('tmp1118', maccell/src/macc_4d.cpp:54) [7029]  (1.2 ns)
	'add' operation ('tmp1117', maccell/src/macc_4d.cpp:54) [7031]  (0.445 ns)
	'add' operation ('tmp1114', maccell/src/macc_4d.cpp:54) [7032]  (0.445 ns)
	'add' operation ('tmp1113', maccell/src/macc_4d.cpp:54) [7039]  (0.445 ns)
	'add' operation ('result_3_44_2_2_2', maccell/src/macc_4d.cpp:54) [7040]  (0.445 ns)

 <State 74>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_142', maccell/src/macc_4d.cpp:54) on array 'A_0' [7048]  (1.35 ns)
	'mul' operation ('tmp_15_45_0_1_2', maccell/src/macc_4d.cpp:54) [7049]  (3.88 ns)
	'add' operation ('tmp1131', maccell/src/macc_4d.cpp:54) [7080]  (1.2 ns)
	'add' operation ('tmp1130', maccell/src/macc_4d.cpp:54) [7081]  (0.445 ns)
	'add' operation ('tmp1127', maccell/src/macc_4d.cpp:54) [7082]  (0.445 ns)
	'add' operation ('tmp1126', maccell/src/macc_4d.cpp:54) [7089]  (0.445 ns)
	'add' operation ('result_3_45_2_2_2', maccell/src/macc_4d.cpp:54) [7103]  (0.445 ns)

 <State 75>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_145', maccell/src/macc_4d.cpp:54) on array 'A_0' [7111]  (1.35 ns)
	'mul' operation ('tmp_15_46_0_1_2', maccell/src/macc_4d.cpp:54) [7112]  (3.88 ns)
	'add' operation ('tmp1156', maccell/src/macc_4d.cpp:54) [7143]  (1.2 ns)
	'add' operation ('tmp1155', maccell/src/macc_4d.cpp:54) [7144]  (0.445 ns)
	'add' operation ('tmp1152', maccell/src/macc_4d.cpp:54) [7145]  (0.445 ns)

 <State 76>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_146', maccell/src/macc_4d.cpp:54) on array 'A_1' [7127]  (1.35 ns)
	'mul' operation ('tmp_15_46_1_2_2', maccell/src/macc_4d.cpp:54) [7128]  (3.88 ns)
	'add' operation ('tmp1168', maccell/src/macc_4d.cpp:54) [7155]  (1.2 ns)
	'add' operation ('tmp1167', maccell/src/macc_4d.cpp:54) [7157]  (0.445 ns)
	'add' operation ('tmp1164', maccell/src/macc_4d.cpp:54) [7158]  (0.445 ns)
	'add' operation ('tmp1163', maccell/src/macc_4d.cpp:54) [7165]  (0.445 ns)
	'add' operation ('result_3_46_2_2_2', maccell/src/macc_4d.cpp:54) [7166]  (0.445 ns)

 <State 77>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_148', maccell/src/macc_4d.cpp:54) on array 'A_0' [7174]  (1.35 ns)
	'mul' operation ('tmp_15_47_0_1_2', maccell/src/macc_4d.cpp:54) [7175]  (3.88 ns)
	'add' operation ('tmp1181', maccell/src/macc_4d.cpp:54) [7206]  (1.2 ns)
	'add' operation ('tmp1180', maccell/src/macc_4d.cpp:54) [7207]  (0.445 ns)
	'add' operation ('tmp1177', maccell/src/macc_4d.cpp:54) [7208]  (0.445 ns)
	'add' operation ('tmp1176', maccell/src/macc_4d.cpp:54) [7215]  (0.445 ns)
	'add' operation ('result_3_47_2_2_2', maccell/src/macc_4d.cpp:54) [7229]  (0.445 ns)

 <State 78>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_151', maccell/src/macc_4d.cpp:54) on array 'A_0' [7237]  (1.35 ns)
	'mul' operation ('tmp_15_48_0_1_2', maccell/src/macc_4d.cpp:54) [7238]  (3.88 ns)
	'add' operation ('tmp1206', maccell/src/macc_4d.cpp:54) [7269]  (1.2 ns)
	'add' operation ('tmp1205', maccell/src/macc_4d.cpp:54) [7270]  (0.445 ns)
	'add' operation ('tmp1202', maccell/src/macc_4d.cpp:54) [7271]  (0.445 ns)

 <State 79>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_152', maccell/src/macc_4d.cpp:54) on array 'A_1' [7253]  (1.35 ns)
	'mul' operation ('tmp_15_48_1_2_2', maccell/src/macc_4d.cpp:54) [7254]  (3.88 ns)
	'add' operation ('tmp1218', maccell/src/macc_4d.cpp:54) [7281]  (1.2 ns)
	'add' operation ('tmp1217', maccell/src/macc_4d.cpp:54) [7283]  (0.445 ns)
	'add' operation ('tmp1214', maccell/src/macc_4d.cpp:54) [7284]  (0.445 ns)
	'add' operation ('tmp1213', maccell/src/macc_4d.cpp:54) [7291]  (0.445 ns)
	'add' operation ('result_3_48_2_2_2', maccell/src/macc_4d.cpp:54) [7292]  (0.445 ns)

 <State 80>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_154', maccell/src/macc_4d.cpp:54) on array 'A_0' [7300]  (1.35 ns)
	'mul' operation ('tmp_15_49_0_1_2', maccell/src/macc_4d.cpp:54) [7301]  (3.88 ns)
	'add' operation ('tmp1231', maccell/src/macc_4d.cpp:54) [7332]  (1.2 ns)
	'add' operation ('tmp1230', maccell/src/macc_4d.cpp:54) [7333]  (0.445 ns)
	'add' operation ('tmp1227', maccell/src/macc_4d.cpp:54) [7334]  (0.445 ns)
	'add' operation ('tmp1226', maccell/src/macc_4d.cpp:54) [7341]  (0.445 ns)
	'add' operation ('result_3_49_2_2_2', maccell/src/macc_4d.cpp:54) [7355]  (0.445 ns)

 <State 81>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_157', maccell/src/macc_4d.cpp:54) on array 'A_0' [7363]  (1.35 ns)
	'mul' operation ('tmp_15_50_0_1_2', maccell/src/macc_4d.cpp:54) [7364]  (3.88 ns)
	'add' operation ('tmp1256', maccell/src/macc_4d.cpp:54) [7395]  (1.2 ns)
	'add' operation ('tmp1255', maccell/src/macc_4d.cpp:54) [7396]  (0.445 ns)
	'add' operation ('tmp1252', maccell/src/macc_4d.cpp:54) [7397]  (0.445 ns)

 <State 82>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_158', maccell/src/macc_4d.cpp:54) on array 'A_1' [7379]  (1.35 ns)
	'mul' operation ('tmp_15_50_1_2_2', maccell/src/macc_4d.cpp:54) [7380]  (3.88 ns)
	'add' operation ('tmp1268', maccell/src/macc_4d.cpp:54) [7407]  (1.2 ns)
	'add' operation ('tmp1267', maccell/src/macc_4d.cpp:54) [7409]  (0.445 ns)
	'add' operation ('tmp1264', maccell/src/macc_4d.cpp:54) [7410]  (0.445 ns)
	'add' operation ('tmp1263', maccell/src/macc_4d.cpp:54) [7417]  (0.445 ns)
	'add' operation ('result_3_50_2_2_2', maccell/src/macc_4d.cpp:54) [7418]  (0.445 ns)

 <State 83>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_160', maccell/src/macc_4d.cpp:54) on array 'A_0' [7426]  (1.35 ns)
	'mul' operation ('tmp_15_51_0_1_2', maccell/src/macc_4d.cpp:54) [7427]  (3.88 ns)
	'add' operation ('tmp1281', maccell/src/macc_4d.cpp:54) [7458]  (1.2 ns)
	'add' operation ('tmp1280', maccell/src/macc_4d.cpp:54) [7459]  (0.445 ns)
	'add' operation ('tmp1277', maccell/src/macc_4d.cpp:54) [7460]  (0.445 ns)
	'add' operation ('tmp1276', maccell/src/macc_4d.cpp:54) [7467]  (0.445 ns)
	'add' operation ('result_3_51_2_2_2', maccell/src/macc_4d.cpp:54) [7481]  (0.445 ns)

 <State 84>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_163', maccell/src/macc_4d.cpp:54) on array 'A_0' [7489]  (1.35 ns)
	'mul' operation ('tmp_15_52_0_1_2', maccell/src/macc_4d.cpp:54) [7490]  (3.88 ns)
	'add' operation ('tmp1306', maccell/src/macc_4d.cpp:54) [7521]  (1.2 ns)
	'add' operation ('tmp1305', maccell/src/macc_4d.cpp:54) [7522]  (0.445 ns)
	'add' operation ('tmp1302', maccell/src/macc_4d.cpp:54) [7523]  (0.445 ns)

 <State 85>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_164', maccell/src/macc_4d.cpp:54) on array 'A_1' [7505]  (1.35 ns)
	'mul' operation ('tmp_15_52_1_2_2', maccell/src/macc_4d.cpp:54) [7506]  (3.88 ns)
	'add' operation ('tmp1318', maccell/src/macc_4d.cpp:54) [7533]  (1.2 ns)
	'add' operation ('tmp1317', maccell/src/macc_4d.cpp:54) [7535]  (0.445 ns)
	'add' operation ('tmp1314', maccell/src/macc_4d.cpp:54) [7536]  (0.445 ns)
	'add' operation ('tmp1313', maccell/src/macc_4d.cpp:54) [7543]  (0.445 ns)
	'add' operation ('result_3_52_2_2_2', maccell/src/macc_4d.cpp:54) [7544]  (0.445 ns)

 <State 86>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_166', maccell/src/macc_4d.cpp:54) on array 'A_0' [7552]  (1.35 ns)
	'mul' operation ('tmp_15_53_0_1_2', maccell/src/macc_4d.cpp:54) [7553]  (3.88 ns)
	'add' operation ('tmp1331', maccell/src/macc_4d.cpp:54) [7584]  (1.2 ns)
	'add' operation ('tmp1330', maccell/src/macc_4d.cpp:54) [7585]  (0.445 ns)
	'add' operation ('tmp1327', maccell/src/macc_4d.cpp:54) [7586]  (0.445 ns)
	'add' operation ('tmp1326', maccell/src/macc_4d.cpp:54) [7593]  (0.445 ns)
	'add' operation ('result_3_53_2_2_2', maccell/src/macc_4d.cpp:54) [7607]  (0.445 ns)

 <State 87>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_169', maccell/src/macc_4d.cpp:54) on array 'A_0' [7615]  (1.35 ns)
	'mul' operation ('tmp_15_54_0_1_2', maccell/src/macc_4d.cpp:54) [7616]  (3.88 ns)
	'add' operation ('tmp1356', maccell/src/macc_4d.cpp:54) [7647]  (1.2 ns)
	'add' operation ('tmp1355', maccell/src/macc_4d.cpp:54) [7648]  (0.445 ns)
	'add' operation ('tmp1352', maccell/src/macc_4d.cpp:54) [7649]  (0.445 ns)

 <State 88>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_170', maccell/src/macc_4d.cpp:54) on array 'A_1' [7631]  (1.35 ns)
	'mul' operation ('tmp_15_54_1_2_2', maccell/src/macc_4d.cpp:54) [7632]  (3.88 ns)
	'add' operation ('tmp1368', maccell/src/macc_4d.cpp:54) [7659]  (1.2 ns)
	'add' operation ('tmp1367', maccell/src/macc_4d.cpp:54) [7661]  (0.445 ns)
	'add' operation ('tmp1364', maccell/src/macc_4d.cpp:54) [7662]  (0.445 ns)
	'add' operation ('tmp1363', maccell/src/macc_4d.cpp:54) [7669]  (0.445 ns)
	'add' operation ('result_3_54_2_2_2', maccell/src/macc_4d.cpp:54) [7670]  (0.445 ns)

 <State 89>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_172', maccell/src/macc_4d.cpp:54) on array 'A_0' [7678]  (1.35 ns)
	'mul' operation ('tmp_15_55_0_1_2', maccell/src/macc_4d.cpp:54) [7679]  (3.88 ns)
	'add' operation ('tmp1381', maccell/src/macc_4d.cpp:54) [7720]  (1.2 ns)
	'add' operation ('tmp1380', maccell/src/macc_4d.cpp:54) [7721]  (0.445 ns)
	'add' operation ('tmp1377', maccell/src/macc_4d.cpp:54) [7722]  (0.445 ns)

 <State 90>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_175', maccell/src/macc_4d.cpp:54) on array 'A_0' [7751]  (1.35 ns)
	'mul' operation ('tmp_15_56_0_1_2', maccell/src/macc_4d.cpp:54) [7752]  (3.88 ns)
	'add' operation ('tmp1406', maccell/src/macc_4d.cpp:54) [7794]  (1.2 ns)
	'add' operation ('tmp1405', maccell/src/macc_4d.cpp:54) [7795]  (0.445 ns)
	'add' operation ('tmp1402', maccell/src/macc_4d.cpp:54) [7796]  (0.445 ns)

 <State 91>: 7.45ns
The critical path consists of the following:
	'load' operation ('B_0_load_25', maccell/src/macc_4d.cpp:54) on array 'B_0' [7682]  (1.35 ns)
	'mul' operation ('tmp_15_55_0_2_1', maccell/src/macc_4d.cpp:54) [7683]  (3.88 ns)
	'add' operation ('tmp1384', maccell/src/macc_4d.cpp:54) [7723]  (0.445 ns)
	'add' operation ('tmp1383', maccell/src/macc_4d.cpp:54) [7724]  (0.445 ns)
	'add' operation ('tmp1382', maccell/src/macc_4d.cpp:54) [7728]  (0.445 ns)
	'add' operation ('tmp1376', maccell/src/macc_4d.cpp:54) [7729]  (0.445 ns)
	'add' operation ('result_3_55_2_2_2', maccell/src/macc_4d.cpp:54) [7743]  (0.445 ns)

 <State 92>: 7.77ns
The critical path consists of the following:
	'load' operation ('A_0_load_178', maccell/src/macc_4d.cpp:54) on array 'A_0' [7825]  (1.35 ns)
	'mul' operation ('tmp_15_57_0_1_2', maccell/src/macc_4d.cpp:54) [7826]  (3.88 ns)
	'add' operation ('tmp1431', maccell/src/macc_4d.cpp:54) [7857]  (1.2 ns)
	'add' operation ('tmp1430', maccell/src/macc_4d.cpp:54) [7858]  (0.445 ns)
	'add' operation ('tmp1427', maccell/src/macc_4d.cpp:54) [7859]  (0.445 ns)
	'add' operation ('tmp1426', maccell/src/macc_4d.cpp:54) [7866]  (0.445 ns)

 <State 93>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_25', maccell/src/macc_4d.cpp:54) on array 'B_1' [7766]  (1.35 ns)
	'mul' operation ('tmp_15_57_1_2_1', maccell/src/macc_4d.cpp:54) [7840]  (3.88 ns)
	'add' operation ('tmp1443', maccell/src/macc_4d.cpp:54) [7869]  (1.2 ns)
	'add' operation ('tmp1442', maccell/src/macc_4d.cpp:54) [7871]  (0.445 ns)
	'add' operation ('tmp1439', maccell/src/macc_4d.cpp:54) [7872]  (0.445 ns)
	'add' operation ('tmp1438', maccell/src/macc_4d.cpp:54) [7879]  (0.445 ns)
	'add' operation ('result_3_57_2_2_2', maccell/src/macc_4d.cpp:54) [7880]  (0.445 ns)

 <State 94>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_182', maccell/src/macc_4d.cpp:54) on array 'A_1' [7904]  (1.35 ns)
	'mul' operation ('tmp_15_58_1_2_2', maccell/src/macc_4d.cpp:54) [7905]  (3.88 ns)
	'add' operation ('tmp1468', maccell/src/macc_4d.cpp:54) [7932]  (1.2 ns)
	'add' operation ('tmp1467', maccell/src/macc_4d.cpp:54) [7934]  (0.445 ns)
	'add' operation ('tmp1464', maccell/src/macc_4d.cpp:54) [7935]  (0.445 ns)
	'add' operation ('tmp1463', maccell/src/macc_4d.cpp:54) [7942]  (0.445 ns)
	'add' operation ('result_3_58_2_2_2', maccell/src/macc_4d.cpp:54) [7943]  (0.445 ns)

 <State 95>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_184', maccell/src/macc_4d.cpp:54) on array 'A_0' [7951]  (1.35 ns)
	'mul' operation ('tmp_15_59_0_1_2', maccell/src/macc_4d.cpp:54) [7952]  (3.88 ns)
	'add' operation ('tmp1481', maccell/src/macc_4d.cpp:54) [7983]  (1.2 ns)
	'add' operation ('tmp1480', maccell/src/macc_4d.cpp:54) [7984]  (0.445 ns)
	'add' operation ('tmp1477', maccell/src/macc_4d.cpp:54) [7985]  (0.445 ns)
	'add' operation ('tmp1476', maccell/src/macc_4d.cpp:54) [7992]  (0.445 ns)
	'add' operation ('result_3_59_2_2_2', maccell/src/macc_4d.cpp:54) [8006]  (0.445 ns)

 <State 96>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_187', maccell/src/macc_4d.cpp:54) on array 'A_0' [8014]  (1.35 ns)
	'mul' operation ('tmp_15_60_0_1_2', maccell/src/macc_4d.cpp:54) [8015]  (3.88 ns)
	'add' operation ('tmp1506', maccell/src/macc_4d.cpp:54) [8046]  (1.2 ns)
	'add' operation ('tmp1505', maccell/src/macc_4d.cpp:54) [8047]  (0.445 ns)
	'add' operation ('tmp1502', maccell/src/macc_4d.cpp:54) [8048]  (0.445 ns)

 <State 97>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_188', maccell/src/macc_4d.cpp:54) on array 'A_1' [8030]  (1.35 ns)
	'mul' operation ('tmp_15_60_1_2_2', maccell/src/macc_4d.cpp:54) [8031]  (3.88 ns)
	'add' operation ('tmp1518', maccell/src/macc_4d.cpp:54) [8058]  (1.2 ns)
	'add' operation ('tmp1517', maccell/src/macc_4d.cpp:54) [8060]  (0.445 ns)
	'add' operation ('tmp1514', maccell/src/macc_4d.cpp:54) [8061]  (0.445 ns)
	'add' operation ('tmp1513', maccell/src/macc_4d.cpp:54) [8068]  (0.445 ns)
	'add' operation ('result_3_60_2_2_2', maccell/src/macc_4d.cpp:54) [8069]  (0.445 ns)

 <State 98>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_190', maccell/src/macc_4d.cpp:54) on array 'A_0' [8077]  (1.35 ns)
	'mul' operation ('tmp_15_61_0_1_2', maccell/src/macc_4d.cpp:54) [8078]  (3.88 ns)
	'add' operation ('tmp1531', maccell/src/macc_4d.cpp:54) [8109]  (1.2 ns)
	'add' operation ('tmp1530', maccell/src/macc_4d.cpp:54) [8110]  (0.445 ns)
	'add' operation ('tmp1527', maccell/src/macc_4d.cpp:54) [8111]  (0.445 ns)
	'add' operation ('tmp1526', maccell/src/macc_4d.cpp:54) [8118]  (0.445 ns)
	'add' operation ('result_3_61_2_2_2', maccell/src/macc_4d.cpp:54) [8132]  (0.445 ns)

 <State 99>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_193', maccell/src/macc_4d.cpp:54) on array 'A_0' [8140]  (1.35 ns)
	'mul' operation ('tmp_15_62_0_1_2', maccell/src/macc_4d.cpp:54) [8141]  (3.88 ns)
	'add' operation ('tmp1556', maccell/src/macc_4d.cpp:54) [8172]  (1.2 ns)
	'add' operation ('tmp1555', maccell/src/macc_4d.cpp:54) [8173]  (0.445 ns)
	'add' operation ('tmp1552', maccell/src/macc_4d.cpp:54) [8174]  (0.445 ns)

 <State 100>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_194', maccell/src/macc_4d.cpp:54) on array 'A_1' [8156]  (1.35 ns)
	'mul' operation ('tmp_15_62_1_2_2', maccell/src/macc_4d.cpp:54) [8157]  (3.88 ns)
	'add' operation ('tmp1568', maccell/src/macc_4d.cpp:54) [8184]  (1.2 ns)
	'add' operation ('tmp1567', maccell/src/macc_4d.cpp:54) [8186]  (0.445 ns)
	'add' operation ('tmp1564', maccell/src/macc_4d.cpp:54) [8187]  (0.445 ns)
	'add' operation ('tmp1563', maccell/src/macc_4d.cpp:54) [8194]  (0.445 ns)
	'add' operation ('result_3_62_2_2_2', maccell/src/macc_4d.cpp:54) [8195]  (0.445 ns)

 <State 101>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_196', maccell/src/macc_4d.cpp:54) on array 'A_0' [8203]  (1.35 ns)
	'mul' operation ('tmp_15_63_0_1_2', maccell/src/macc_4d.cpp:54) [8204]  (3.88 ns)
	'add' operation ('tmp1581', maccell/src/macc_4d.cpp:54) [8235]  (1.2 ns)
	'add' operation ('tmp1580', maccell/src/macc_4d.cpp:54) [8236]  (0.445 ns)
	'add' operation ('tmp1577', maccell/src/macc_4d.cpp:54) [8237]  (0.445 ns)
	'add' operation ('tmp1576', maccell/src/macc_4d.cpp:54) [8244]  (0.445 ns)
	'add' operation ('result_3_63_2_2_2', maccell/src/macc_4d.cpp:54) [8258]  (0.445 ns)

 <State 102>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_199', maccell/src/macc_4d.cpp:54) on array 'A_0' [8266]  (1.35 ns)
	'mul' operation ('tmp_15_64_0_1_2', maccell/src/macc_4d.cpp:54) [8267]  (3.88 ns)
	'add' operation ('tmp1606', maccell/src/macc_4d.cpp:54) [8298]  (1.2 ns)
	'add' operation ('tmp1605', maccell/src/macc_4d.cpp:54) [8299]  (0.445 ns)
	'add' operation ('tmp1602', maccell/src/macc_4d.cpp:54) [8300]  (0.445 ns)

 <State 103>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_200', maccell/src/macc_4d.cpp:54) on array 'A_1' [8282]  (1.35 ns)
	'mul' operation ('tmp_15_64_1_2_2', maccell/src/macc_4d.cpp:54) [8283]  (3.88 ns)
	'add' operation ('tmp1618', maccell/src/macc_4d.cpp:54) [8310]  (1.2 ns)
	'add' operation ('tmp1617', maccell/src/macc_4d.cpp:54) [8312]  (0.445 ns)
	'add' operation ('tmp1614', maccell/src/macc_4d.cpp:54) [8313]  (0.445 ns)
	'add' operation ('tmp1613', maccell/src/macc_4d.cpp:54) [8320]  (0.445 ns)
	'add' operation ('result_3_64_2_2_2', maccell/src/macc_4d.cpp:54) [8321]  (0.445 ns)

 <State 104>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_202', maccell/src/macc_4d.cpp:54) on array 'A_0' [8329]  (1.35 ns)
	'mul' operation ('tmp_15_65_0_1_2', maccell/src/macc_4d.cpp:54) [8330]  (3.88 ns)
	'add' operation ('tmp1631', maccell/src/macc_4d.cpp:54) [8361]  (1.2 ns)
	'add' operation ('tmp1630', maccell/src/macc_4d.cpp:54) [8362]  (0.445 ns)
	'add' operation ('tmp1627', maccell/src/macc_4d.cpp:54) [8363]  (0.445 ns)
	'add' operation ('tmp1626', maccell/src/macc_4d.cpp:54) [8370]  (0.445 ns)
	'add' operation ('result_3_65_2_2_2', maccell/src/macc_4d.cpp:54) [8384]  (0.445 ns)

 <State 105>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_205', maccell/src/macc_4d.cpp:54) on array 'A_0' [8392]  (1.35 ns)
	'mul' operation ('tmp_15_66_0_1_2', maccell/src/macc_4d.cpp:54) [8393]  (3.88 ns)
	'add' operation ('tmp1656', maccell/src/macc_4d.cpp:54) [8424]  (1.2 ns)
	'add' operation ('tmp1655', maccell/src/macc_4d.cpp:54) [8425]  (0.445 ns)
	'add' operation ('tmp1652', maccell/src/macc_4d.cpp:54) [8426]  (0.445 ns)

 <State 106>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_206', maccell/src/macc_4d.cpp:54) on array 'A_1' [8408]  (1.35 ns)
	'mul' operation ('tmp_15_66_1_2_2', maccell/src/macc_4d.cpp:54) [8409]  (3.88 ns)
	'add' operation ('tmp1668', maccell/src/macc_4d.cpp:54) [8436]  (1.2 ns)
	'add' operation ('tmp1667', maccell/src/macc_4d.cpp:54) [8438]  (0.445 ns)
	'add' operation ('tmp1664', maccell/src/macc_4d.cpp:54) [8439]  (0.445 ns)
	'add' operation ('tmp1663', maccell/src/macc_4d.cpp:54) [8446]  (0.445 ns)
	'add' operation ('result_3_66_2_2_2', maccell/src/macc_4d.cpp:54) [8447]  (0.445 ns)

 <State 107>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_208', maccell/src/macc_4d.cpp:54) on array 'A_0' [8455]  (1.35 ns)
	'mul' operation ('tmp_15_67_0_1_2', maccell/src/macc_4d.cpp:54) [8456]  (3.88 ns)
	'add' operation ('tmp1681', maccell/src/macc_4d.cpp:54) [8487]  (1.2 ns)
	'add' operation ('tmp1680', maccell/src/macc_4d.cpp:54) [8488]  (0.445 ns)
	'add' operation ('tmp1677', maccell/src/macc_4d.cpp:54) [8489]  (0.445 ns)
	'add' operation ('tmp1676', maccell/src/macc_4d.cpp:54) [8496]  (0.445 ns)
	'add' operation ('result_3_67_2_2_2', maccell/src/macc_4d.cpp:54) [8510]  (0.445 ns)

 <State 108>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_211', maccell/src/macc_4d.cpp:54) on array 'A_0' [8518]  (1.35 ns)
	'mul' operation ('tmp_15_68_0_1_2', maccell/src/macc_4d.cpp:54) [8519]  (3.88 ns)
	'add' operation ('tmp1706', maccell/src/macc_4d.cpp:54) [8550]  (1.2 ns)
	'add' operation ('tmp1705', maccell/src/macc_4d.cpp:54) [8551]  (0.445 ns)
	'add' operation ('tmp1702', maccell/src/macc_4d.cpp:54) [8552]  (0.445 ns)

 <State 109>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_212', maccell/src/macc_4d.cpp:54) on array 'A_1' [8534]  (1.35 ns)
	'mul' operation ('tmp_15_68_1_2_2', maccell/src/macc_4d.cpp:54) [8535]  (3.88 ns)
	'add' operation ('tmp1718', maccell/src/macc_4d.cpp:54) [8562]  (1.2 ns)
	'add' operation ('tmp1717', maccell/src/macc_4d.cpp:54) [8564]  (0.445 ns)
	'add' operation ('tmp1714', maccell/src/macc_4d.cpp:54) [8565]  (0.445 ns)
	'add' operation ('tmp1713', maccell/src/macc_4d.cpp:54) [8572]  (0.445 ns)
	'add' operation ('result_3_68_2_2_2', maccell/src/macc_4d.cpp:54) [8573]  (0.445 ns)

 <State 110>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_1_load_215', maccell/src/macc_4d.cpp:54) on array 'A_1' [8603]  (1.35 ns)
	'mul' operation ('tmp_15_69_1_2_2', maccell/src/macc_4d.cpp:54) [8604]  (3.88 ns)
	'add' operation ('tmp1743', maccell/src/macc_4d.cpp:54) [8631]  (1.2 ns)
	'add' operation ('tmp1742', maccell/src/macc_4d.cpp:54) [8633]  (0.445 ns)
	'add' operation ('tmp1739', maccell/src/macc_4d.cpp:54) [8634]  (0.445 ns)

 <State 111>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_31', maccell/src/macc_4d.cpp:54) on array 'B_0' [8584]  (1.35 ns)
	'mul' operation ('tmp_15_69_0_1_1', maccell/src/macc_4d.cpp:54) [8585]  (3.88 ns)
	'add' operation ('tmp1731', maccell/src/macc_4d.cpp:54) [8619]  (1.2 ns)
	'add' operation ('tmp1730', maccell/src/macc_4d.cpp:54) [8620]  (0.445 ns)
	'add' operation ('tmp1727', maccell/src/macc_4d.cpp:54) [8621]  (0.445 ns)
	'add' operation ('tmp1726', maccell/src/macc_4d.cpp:54) [8628]  (0.445 ns)
	'add' operation ('result_3_69_2_2_2', maccell/src/macc_4d.cpp:54) [8642]  (0.445 ns)

 <State 112>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_218', maccell/src/macc_4d.cpp:54) on array 'A_1' [8666]  (1.35 ns)
	'mul' operation ('tmp_15_70_1_2_2', maccell/src/macc_4d.cpp:54) [8667]  (3.88 ns)
	'add' operation ('tmp1768', maccell/src/macc_4d.cpp:54) [8694]  (1.2 ns)
	'add' operation ('tmp1767', maccell/src/macc_4d.cpp:54) [8696]  (0.445 ns)
	'add' operation ('tmp1764', maccell/src/macc_4d.cpp:54) [8697]  (0.445 ns)
	'add' operation ('tmp1763', maccell/src/macc_4d.cpp:54) [8704]  (0.445 ns)
	'add' operation ('result_3_70_2_2_2', maccell/src/macc_4d.cpp:54) [8705]  (0.445 ns)

 <State 113>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_220', maccell/src/macc_4d.cpp:54) on array 'A_0' [8713]  (1.35 ns)
	'mul' operation ('tmp_15_71_0_1_2', maccell/src/macc_4d.cpp:54) [8714]  (3.88 ns)
	'add' operation ('tmp1781', maccell/src/macc_4d.cpp:54) [8745]  (1.2 ns)
	'add' operation ('tmp1780', maccell/src/macc_4d.cpp:54) [8746]  (0.445 ns)
	'add' operation ('tmp1777', maccell/src/macc_4d.cpp:54) [8747]  (0.445 ns)
	'add' operation ('tmp1776', maccell/src/macc_4d.cpp:54) [8754]  (0.445 ns)
	'add' operation ('result_3_71_2_2_2', maccell/src/macc_4d.cpp:54) [8768]  (0.445 ns)

 <State 114>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_223', maccell/src/macc_4d.cpp:54) on array 'A_0' [8776]  (1.35 ns)
	'mul' operation ('tmp_15_72_0_1_2', maccell/src/macc_4d.cpp:54) [8777]  (3.88 ns)
	'add' operation ('tmp1806', maccell/src/macc_4d.cpp:54) [8808]  (1.2 ns)
	'add' operation ('tmp1805', maccell/src/macc_4d.cpp:54) [8809]  (0.445 ns)
	'add' operation ('tmp1802', maccell/src/macc_4d.cpp:54) [8810]  (0.445 ns)

 <State 115>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_224', maccell/src/macc_4d.cpp:54) on array 'A_1' [8792]  (1.35 ns)
	'mul' operation ('tmp_15_72_1_2_2', maccell/src/macc_4d.cpp:54) [8793]  (3.88 ns)
	'add' operation ('tmp1818', maccell/src/macc_4d.cpp:54) [8820]  (1.2 ns)
	'add' operation ('tmp1817', maccell/src/macc_4d.cpp:54) [8822]  (0.445 ns)
	'add' operation ('tmp1814', maccell/src/macc_4d.cpp:54) [8823]  (0.445 ns)
	'add' operation ('tmp1813', maccell/src/macc_4d.cpp:54) [8830]  (0.445 ns)
	'add' operation ('result_3_72_2_2_2', maccell/src/macc_4d.cpp:54) [8831]  (0.445 ns)

 <State 116>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_226', maccell/src/macc_4d.cpp:54) on array 'A_0' [8839]  (1.35 ns)
	'mul' operation ('tmp_15_73_0_1_2', maccell/src/macc_4d.cpp:54) [8840]  (3.88 ns)
	'add' operation ('tmp1831', maccell/src/macc_4d.cpp:54) [8871]  (1.2 ns)
	'add' operation ('tmp1830', maccell/src/macc_4d.cpp:54) [8872]  (0.445 ns)
	'add' operation ('tmp1827', maccell/src/macc_4d.cpp:54) [8873]  (0.445 ns)
	'add' operation ('tmp1826', maccell/src/macc_4d.cpp:54) [8880]  (0.445 ns)
	'add' operation ('result_3_73_2_2_2', maccell/src/macc_4d.cpp:54) [8894]  (0.445 ns)

 <State 117>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_229', maccell/src/macc_4d.cpp:54) on array 'A_0' [8902]  (1.35 ns)
	'mul' operation ('tmp_15_74_0_1_2', maccell/src/macc_4d.cpp:54) [8903]  (3.88 ns)
	'add' operation ('tmp1856', maccell/src/macc_4d.cpp:54) [8934]  (1.2 ns)
	'add' operation ('tmp1855', maccell/src/macc_4d.cpp:54) [8935]  (0.445 ns)
	'add' operation ('tmp1852', maccell/src/macc_4d.cpp:54) [8936]  (0.445 ns)

 <State 118>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_230', maccell/src/macc_4d.cpp:54) on array 'A_1' [8918]  (1.35 ns)
	'mul' operation ('tmp_15_74_1_2_2', maccell/src/macc_4d.cpp:54) [8919]  (3.88 ns)
	'add' operation ('tmp1868', maccell/src/macc_4d.cpp:54) [8946]  (1.2 ns)
	'add' operation ('tmp1867', maccell/src/macc_4d.cpp:54) [8948]  (0.445 ns)
	'add' operation ('tmp1864', maccell/src/macc_4d.cpp:54) [8949]  (0.445 ns)
	'add' operation ('tmp1863', maccell/src/macc_4d.cpp:54) [8956]  (0.445 ns)
	'add' operation ('result_3_74_2_2_2', maccell/src/macc_4d.cpp:54) [8957]  (0.445 ns)

 <State 119>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_232', maccell/src/macc_4d.cpp:54) on array 'A_0' [8965]  (1.35 ns)
	'mul' operation ('tmp_15_75_0_1_2', maccell/src/macc_4d.cpp:54) [8966]  (3.88 ns)
	'add' operation ('tmp1881', maccell/src/macc_4d.cpp:54) [8997]  (1.2 ns)
	'add' operation ('tmp1880', maccell/src/macc_4d.cpp:54) [8998]  (0.445 ns)
	'add' operation ('tmp1877', maccell/src/macc_4d.cpp:54) [8999]  (0.445 ns)
	'add' operation ('tmp1876', maccell/src/macc_4d.cpp:54) [9006]  (0.445 ns)
	'add' operation ('result_3_75_2_2_2', maccell/src/macc_4d.cpp:54) [9020]  (0.445 ns)

 <State 120>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_235', maccell/src/macc_4d.cpp:54) on array 'A_0' [9028]  (1.35 ns)
	'mul' operation ('tmp_15_76_0_1_2', maccell/src/macc_4d.cpp:54) [9029]  (3.88 ns)
	'add' operation ('tmp1906', maccell/src/macc_4d.cpp:54) [9060]  (1.2 ns)
	'add' operation ('tmp1905', maccell/src/macc_4d.cpp:54) [9061]  (0.445 ns)
	'add' operation ('tmp1902', maccell/src/macc_4d.cpp:54) [9062]  (0.445 ns)

 <State 121>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_236', maccell/src/macc_4d.cpp:54) on array 'A_1' [9044]  (1.35 ns)
	'mul' operation ('tmp_15_76_1_2_2', maccell/src/macc_4d.cpp:54) [9045]  (3.88 ns)
	'add' operation ('tmp1918', maccell/src/macc_4d.cpp:54) [9072]  (1.2 ns)
	'add' operation ('tmp1917', maccell/src/macc_4d.cpp:54) [9074]  (0.445 ns)
	'add' operation ('tmp1914', maccell/src/macc_4d.cpp:54) [9075]  (0.445 ns)
	'add' operation ('tmp1913', maccell/src/macc_4d.cpp:54) [9082]  (0.445 ns)
	'add' operation ('result_3_76_2_2_2', maccell/src/macc_4d.cpp:54) [9083]  (0.445 ns)

 <State 122>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_238', maccell/src/macc_4d.cpp:54) on array 'A_0' [9091]  (1.35 ns)
	'mul' operation ('tmp_15_77_0_1_2', maccell/src/macc_4d.cpp:54) [9092]  (3.88 ns)
	'add' operation ('tmp1931', maccell/src/macc_4d.cpp:54) [9123]  (1.2 ns)
	'add' operation ('tmp1930', maccell/src/macc_4d.cpp:54) [9124]  (0.445 ns)
	'add' operation ('tmp1927', maccell/src/macc_4d.cpp:54) [9125]  (0.445 ns)
	'add' operation ('tmp1926', maccell/src/macc_4d.cpp:54) [9132]  (0.445 ns)
	'add' operation ('result_3_77_2_2_2', maccell/src/macc_4d.cpp:54) [9146]  (0.445 ns)

 <State 123>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_241', maccell/src/macc_4d.cpp:54) on array 'A_0' [9154]  (1.35 ns)
	'mul' operation ('tmp_15_78_0_1_2', maccell/src/macc_4d.cpp:54) [9155]  (3.88 ns)
	'add' operation ('tmp1956', maccell/src/macc_4d.cpp:54) [9186]  (1.2 ns)
	'add' operation ('tmp1955', maccell/src/macc_4d.cpp:54) [9187]  (0.445 ns)
	'add' operation ('tmp1952', maccell/src/macc_4d.cpp:54) [9188]  (0.445 ns)

 <State 124>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_242', maccell/src/macc_4d.cpp:54) on array 'A_1' [9170]  (1.35 ns)
	'mul' operation ('tmp_15_78_1_2_2', maccell/src/macc_4d.cpp:54) [9171]  (3.88 ns)
	'add' operation ('tmp1968', maccell/src/macc_4d.cpp:54) [9198]  (1.2 ns)
	'add' operation ('tmp1967', maccell/src/macc_4d.cpp:54) [9200]  (0.445 ns)
	'add' operation ('tmp1964', maccell/src/macc_4d.cpp:54) [9201]  (0.445 ns)
	'add' operation ('tmp1963', maccell/src/macc_4d.cpp:54) [9208]  (0.445 ns)
	'add' operation ('result_3_78_2_2_2', maccell/src/macc_4d.cpp:54) [9209]  (0.445 ns)

 <State 125>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_244', maccell/src/macc_4d.cpp:54) on array 'A_0' [9217]  (1.35 ns)
	'mul' operation ('tmp_15_79_0_1_2', maccell/src/macc_4d.cpp:54) [9218]  (3.88 ns)
	'add' operation ('tmp1981', maccell/src/macc_4d.cpp:54) [9249]  (1.2 ns)
	'add' operation ('tmp1980', maccell/src/macc_4d.cpp:54) [9250]  (0.445 ns)
	'add' operation ('tmp1977', maccell/src/macc_4d.cpp:54) [9251]  (0.445 ns)
	'add' operation ('tmp1976', maccell/src/macc_4d.cpp:54) [9258]  (0.445 ns)
	'add' operation ('result_3_79_2_2_2', maccell/src/macc_4d.cpp:54) [9272]  (0.445 ns)

 <State 126>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_247', maccell/src/macc_4d.cpp:54) on array 'A_0' [9280]  (1.35 ns)
	'mul' operation ('tmp_15_80_0_1_2', maccell/src/macc_4d.cpp:54) [9281]  (3.88 ns)
	'add' operation ('tmp2006', maccell/src/macc_4d.cpp:54) [9312]  (1.2 ns)
	'add' operation ('tmp2005', maccell/src/macc_4d.cpp:54) [9313]  (0.445 ns)
	'add' operation ('tmp2002', maccell/src/macc_4d.cpp:54) [9314]  (0.445 ns)

 <State 127>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_248', maccell/src/macc_4d.cpp:54) on array 'A_1' [9296]  (1.35 ns)
	'mul' operation ('tmp_15_80_1_2_2', maccell/src/macc_4d.cpp:54) [9297]  (3.88 ns)
	'add' operation ('tmp2018', maccell/src/macc_4d.cpp:54) [9324]  (1.2 ns)
	'add' operation ('tmp2017', maccell/src/macc_4d.cpp:54) [9326]  (0.445 ns)
	'add' operation ('tmp2014', maccell/src/macc_4d.cpp:54) [9327]  (0.445 ns)
	'add' operation ('tmp2013', maccell/src/macc_4d.cpp:54) [9334]  (0.445 ns)
	'add' operation ('result_3_80_2_2_2', maccell/src/macc_4d.cpp:54) [9335]  (0.445 ns)

 <State 128>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_250', maccell/src/macc_4d.cpp:54) on array 'A_0' [9343]  (1.35 ns)
	'mul' operation ('tmp_15_81_0_1_2', maccell/src/macc_4d.cpp:54) [9344]  (3.88 ns)
	'add' operation ('tmp2031', maccell/src/macc_4d.cpp:54) [9375]  (1.2 ns)
	'add' operation ('tmp2030', maccell/src/macc_4d.cpp:54) [9376]  (0.445 ns)
	'add' operation ('tmp2027', maccell/src/macc_4d.cpp:54) [9377]  (0.445 ns)
	'add' operation ('tmp2026', maccell/src/macc_4d.cpp:54) [9384]  (0.445 ns)
	'add' operation ('result_3_81_2_2_2', maccell/src/macc_4d.cpp:54) [9398]  (0.445 ns)

 <State 129>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_253', maccell/src/macc_4d.cpp:54) on array 'A_0' [9406]  (1.35 ns)
	'mul' operation ('tmp_15_82_0_1_2', maccell/src/macc_4d.cpp:54) [9407]  (3.88 ns)
	'add' operation ('tmp2056', maccell/src/macc_4d.cpp:54) [9438]  (1.2 ns)
	'add' operation ('tmp2055', maccell/src/macc_4d.cpp:54) [9439]  (0.445 ns)
	'add' operation ('tmp2052', maccell/src/macc_4d.cpp:54) [9440]  (0.445 ns)

 <State 130>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_254', maccell/src/macc_4d.cpp:54) on array 'A_1' [9422]  (1.35 ns)
	'mul' operation ('tmp_15_82_1_2_2', maccell/src/macc_4d.cpp:54) [9423]  (3.88 ns)
	'add' operation ('tmp2068', maccell/src/macc_4d.cpp:54) [9450]  (1.2 ns)
	'add' operation ('tmp2067', maccell/src/macc_4d.cpp:54) [9452]  (0.445 ns)
	'add' operation ('tmp2064', maccell/src/macc_4d.cpp:54) [9453]  (0.445 ns)
	'add' operation ('tmp2063', maccell/src/macc_4d.cpp:54) [9460]  (0.445 ns)
	'add' operation ('result_3_82_2_2_2', maccell/src/macc_4d.cpp:54) [9461]  (0.445 ns)

 <State 131>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_256', maccell/src/macc_4d.cpp:54) on array 'A_0' [9469]  (1.35 ns)
	'mul' operation ('tmp_15_83_0_1_2', maccell/src/macc_4d.cpp:54) [9470]  (3.88 ns)
	'add' operation ('tmp2081', maccell/src/macc_4d.cpp:54) [9511]  (1.2 ns)
	'add' operation ('tmp2080', maccell/src/macc_4d.cpp:54) [9512]  (0.445 ns)
	'add' operation ('tmp2077', maccell/src/macc_4d.cpp:54) [9513]  (0.445 ns)

 <State 132>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_259', maccell/src/macc_4d.cpp:54) on array 'A_0' [9542]  (1.35 ns)
	'mul' operation ('tmp_15_84_0_1_2', maccell/src/macc_4d.cpp:54) [9543]  (3.88 ns)
	'add' operation ('tmp2106', maccell/src/macc_4d.cpp:54) [9585]  (1.2 ns)
	'add' operation ('tmp2105', maccell/src/macc_4d.cpp:54) [9586]  (0.445 ns)
	'add' operation ('tmp2102', maccell/src/macc_4d.cpp:54) [9587]  (0.445 ns)

 <State 133>: 7.45ns
The critical path consists of the following:
	'load' operation ('B_0_load_34', maccell/src/macc_4d.cpp:54) on array 'B_0' [9473]  (1.35 ns)
	'mul' operation ('tmp_15_83_0_2_1', maccell/src/macc_4d.cpp:54) [9474]  (3.88 ns)
	'add' operation ('tmp2084', maccell/src/macc_4d.cpp:54) [9514]  (0.445 ns)
	'add' operation ('tmp2083', maccell/src/macc_4d.cpp:54) [9515]  (0.445 ns)
	'add' operation ('tmp2082', maccell/src/macc_4d.cpp:54) [9519]  (0.445 ns)
	'add' operation ('tmp2076', maccell/src/macc_4d.cpp:54) [9520]  (0.445 ns)
	'add' operation ('result_3_83_2_2_2', maccell/src/macc_4d.cpp:54) [9534]  (0.445 ns)

 <State 134>: 7.77ns
The critical path consists of the following:
	'load' operation ('A_0_load_262', maccell/src/macc_4d.cpp:54) on array 'A_0' [9616]  (1.35 ns)
	'mul' operation ('tmp_15_85_0_1_2', maccell/src/macc_4d.cpp:54) [9617]  (3.88 ns)
	'add' operation ('tmp2131', maccell/src/macc_4d.cpp:54) [9648]  (1.2 ns)
	'add' operation ('tmp2130', maccell/src/macc_4d.cpp:54) [9649]  (0.445 ns)
	'add' operation ('tmp2127', maccell/src/macc_4d.cpp:54) [9650]  (0.445 ns)
	'add' operation ('tmp2126', maccell/src/macc_4d.cpp:54) [9657]  (0.445 ns)

 <State 135>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_34', maccell/src/macc_4d.cpp:54) on array 'B_1' [9557]  (1.35 ns)
	'mul' operation ('tmp_15_84_1_2_1', maccell/src/macc_4d.cpp:54) [9558]  (3.88 ns)
	'add' operation ('tmp2118', maccell/src/macc_4d.cpp:54) [9597]  (1.2 ns)
	'add' operation ('tmp2117', maccell/src/macc_4d.cpp:54) [9599]  (0.445 ns)
	'add' operation ('tmp2114', maccell/src/macc_4d.cpp:54) [9600]  (0.445 ns)
	'add' operation ('tmp2113', maccell/src/macc_4d.cpp:54) [9607]  (0.445 ns)
	'add' operation ('result_3_84_2_2_2', maccell/src/macc_4d.cpp:54) [9608]  (0.445 ns)

 <State 136>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_266', maccell/src/macc_4d.cpp:54) on array 'A_1' [9695]  (1.35 ns)
	'mul' operation ('tmp_15_86_1_2_2', maccell/src/macc_4d.cpp:54) [9696]  (3.88 ns)
	'add' operation ('tmp2168', maccell/src/macc_4d.cpp:54) [9723]  (1.2 ns)
	'add' operation ('tmp2167', maccell/src/macc_4d.cpp:54) [9725]  (0.445 ns)
	'add' operation ('tmp2164', maccell/src/macc_4d.cpp:54) [9726]  (0.445 ns)
	'add' operation ('tmp2163', maccell/src/macc_4d.cpp:54) [9733]  (0.445 ns)
	'add' operation ('result_3_86_2_2_2', maccell/src/macc_4d.cpp:54) [9734]  (0.445 ns)

 <State 137>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_268', maccell/src/macc_4d.cpp:54) on array 'A_0' [9742]  (1.35 ns)
	'mul' operation ('tmp_15_87_0_1_2', maccell/src/macc_4d.cpp:54) [9743]  (3.88 ns)
	'add' operation ('tmp2181', maccell/src/macc_4d.cpp:54) [9774]  (1.2 ns)
	'add' operation ('tmp2180', maccell/src/macc_4d.cpp:54) [9775]  (0.445 ns)
	'add' operation ('tmp2177', maccell/src/macc_4d.cpp:54) [9776]  (0.445 ns)
	'add' operation ('tmp2176', maccell/src/macc_4d.cpp:54) [9783]  (0.445 ns)
	'add' operation ('result_3_87_2_2_2', maccell/src/macc_4d.cpp:54) [9797]  (0.445 ns)

 <State 138>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_271', maccell/src/macc_4d.cpp:54) on array 'A_0' [9805]  (1.35 ns)
	'mul' operation ('tmp_15_88_0_1_2', maccell/src/macc_4d.cpp:54) [9806]  (3.88 ns)
	'add' operation ('tmp2206', maccell/src/macc_4d.cpp:54) [9837]  (1.2 ns)
	'add' operation ('tmp2205', maccell/src/macc_4d.cpp:54) [9838]  (0.445 ns)
	'add' operation ('tmp2202', maccell/src/macc_4d.cpp:54) [9839]  (0.445 ns)

 <State 139>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_272', maccell/src/macc_4d.cpp:54) on array 'A_1' [9821]  (1.35 ns)
	'mul' operation ('tmp_15_88_1_2_2', maccell/src/macc_4d.cpp:54) [9822]  (3.88 ns)
	'add' operation ('tmp2218', maccell/src/macc_4d.cpp:54) [9849]  (1.2 ns)
	'add' operation ('tmp2217', maccell/src/macc_4d.cpp:54) [9851]  (0.445 ns)
	'add' operation ('tmp2214', maccell/src/macc_4d.cpp:54) [9852]  (0.445 ns)
	'add' operation ('tmp2213', maccell/src/macc_4d.cpp:54) [9859]  (0.445 ns)
	'add' operation ('result_3_88_2_2_2', maccell/src/macc_4d.cpp:54) [9860]  (0.445 ns)

 <State 140>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_274', maccell/src/macc_4d.cpp:54) on array 'A_0' [9868]  (1.35 ns)
	'mul' operation ('tmp_15_89_0_1_2', maccell/src/macc_4d.cpp:54) [9869]  (3.88 ns)
	'add' operation ('tmp2231', maccell/src/macc_4d.cpp:54) [9900]  (1.2 ns)
	'add' operation ('tmp2230', maccell/src/macc_4d.cpp:54) [9901]  (0.445 ns)
	'add' operation ('tmp2227', maccell/src/macc_4d.cpp:54) [9902]  (0.445 ns)
	'add' operation ('tmp2226', maccell/src/macc_4d.cpp:54) [9909]  (0.445 ns)
	'add' operation ('result_3_89_2_2_2', maccell/src/macc_4d.cpp:54) [9923]  (0.445 ns)

 <State 141>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_277', maccell/src/macc_4d.cpp:54) on array 'A_0' [9931]  (1.35 ns)
	'mul' operation ('tmp_15_90_0_1_2', maccell/src/macc_4d.cpp:54) [9932]  (3.88 ns)
	'add' operation ('tmp2256', maccell/src/macc_4d.cpp:54) [9963]  (1.2 ns)
	'add' operation ('tmp2255', maccell/src/macc_4d.cpp:54) [9964]  (0.445 ns)
	'add' operation ('tmp2252', maccell/src/macc_4d.cpp:54) [9965]  (0.445 ns)

 <State 142>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_278', maccell/src/macc_4d.cpp:54) on array 'A_1' [9947]  (1.35 ns)
	'mul' operation ('tmp_15_90_1_2_2', maccell/src/macc_4d.cpp:54) [9948]  (3.88 ns)
	'add' operation ('tmp2268', maccell/src/macc_4d.cpp:54) [9975]  (1.2 ns)
	'add' operation ('tmp2267', maccell/src/macc_4d.cpp:54) [9977]  (0.445 ns)
	'add' operation ('tmp2264', maccell/src/macc_4d.cpp:54) [9978]  (0.445 ns)
	'add' operation ('tmp2263', maccell/src/macc_4d.cpp:54) [9985]  (0.445 ns)
	'add' operation ('result_3_90_2_2_2', maccell/src/macc_4d.cpp:54) [9986]  (0.445 ns)

 <State 143>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_280', maccell/src/macc_4d.cpp:54) on array 'A_0' [9994]  (1.35 ns)
	'mul' operation ('tmp_15_91_0_1_2', maccell/src/macc_4d.cpp:54) [9995]  (3.88 ns)
	'add' operation ('tmp2281', maccell/src/macc_4d.cpp:54) [10026]  (1.2 ns)
	'add' operation ('tmp2280', maccell/src/macc_4d.cpp:54) [10027]  (0.445 ns)
	'add' operation ('tmp2277', maccell/src/macc_4d.cpp:54) [10028]  (0.445 ns)
	'add' operation ('tmp2276', maccell/src/macc_4d.cpp:54) [10035]  (0.445 ns)
	'add' operation ('result_3_91_2_2_2', maccell/src/macc_4d.cpp:54) [10049]  (0.445 ns)

 <State 144>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_283', maccell/src/macc_4d.cpp:54) on array 'A_0' [10057]  (1.35 ns)
	'mul' operation ('tmp_15_92_0_1_2', maccell/src/macc_4d.cpp:54) [10058]  (3.88 ns)
	'add' operation ('tmp2306', maccell/src/macc_4d.cpp:54) [10089]  (1.2 ns)
	'add' operation ('tmp2305', maccell/src/macc_4d.cpp:54) [10090]  (0.445 ns)
	'add' operation ('tmp2302', maccell/src/macc_4d.cpp:54) [10091]  (0.445 ns)

 <State 145>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_284', maccell/src/macc_4d.cpp:54) on array 'A_1' [10073]  (1.35 ns)
	'mul' operation ('tmp_15_92_1_2_2', maccell/src/macc_4d.cpp:54) [10074]  (3.88 ns)
	'add' operation ('tmp2318', maccell/src/macc_4d.cpp:54) [10101]  (1.2 ns)
	'add' operation ('tmp2317', maccell/src/macc_4d.cpp:54) [10103]  (0.445 ns)
	'add' operation ('tmp2314', maccell/src/macc_4d.cpp:54) [10104]  (0.445 ns)
	'add' operation ('tmp2313', maccell/src/macc_4d.cpp:54) [10111]  (0.445 ns)
	'add' operation ('result_3_92_2_2_2', maccell/src/macc_4d.cpp:54) [10112]  (0.445 ns)

 <State 146>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_286', maccell/src/macc_4d.cpp:54) on array 'A_0' [10120]  (1.35 ns)
	'mul' operation ('tmp_15_93_0_1_2', maccell/src/macc_4d.cpp:54) [10121]  (3.88 ns)
	'add' operation ('tmp2331', maccell/src/macc_4d.cpp:54) [10152]  (1.2 ns)
	'add' operation ('tmp2330', maccell/src/macc_4d.cpp:54) [10153]  (0.445 ns)
	'add' operation ('tmp2327', maccell/src/macc_4d.cpp:54) [10154]  (0.445 ns)
	'add' operation ('tmp2326', maccell/src/macc_4d.cpp:54) [10161]  (0.445 ns)
	'add' operation ('result_3_93_2_2_2', maccell/src/macc_4d.cpp:54) [10175]  (0.445 ns)

 <State 147>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_289', maccell/src/macc_4d.cpp:54) on array 'A_0' [10183]  (1.35 ns)
	'mul' operation ('tmp_15_94_0_1_2', maccell/src/macc_4d.cpp:54) [10184]  (3.88 ns)
	'add' operation ('tmp2356', maccell/src/macc_4d.cpp:54) [10215]  (1.2 ns)
	'add' operation ('tmp2355', maccell/src/macc_4d.cpp:54) [10216]  (0.445 ns)
	'add' operation ('tmp2352', maccell/src/macc_4d.cpp:54) [10217]  (0.445 ns)

 <State 148>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_290', maccell/src/macc_4d.cpp:54) on array 'A_1' [10199]  (1.35 ns)
	'mul' operation ('tmp_15_94_1_2_2', maccell/src/macc_4d.cpp:54) [10200]  (3.88 ns)
	'add' operation ('tmp2368', maccell/src/macc_4d.cpp:54) [10227]  (1.2 ns)
	'add' operation ('tmp2367', maccell/src/macc_4d.cpp:54) [10229]  (0.445 ns)
	'add' operation ('tmp2364', maccell/src/macc_4d.cpp:54) [10230]  (0.445 ns)
	'add' operation ('tmp2363', maccell/src/macc_4d.cpp:54) [10237]  (0.445 ns)
	'add' operation ('result_3_94_2_2_2', maccell/src/macc_4d.cpp:54) [10238]  (0.445 ns)

 <State 149>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_292', maccell/src/macc_4d.cpp:54) on array 'A_0' [10246]  (1.35 ns)
	'mul' operation ('tmp_15_95_0_1_2', maccell/src/macc_4d.cpp:54) [10247]  (3.88 ns)
	'add' operation ('tmp2381', maccell/src/macc_4d.cpp:54) [10278]  (1.2 ns)
	'add' operation ('tmp2380', maccell/src/macc_4d.cpp:54) [10279]  (0.445 ns)
	'add' operation ('tmp2377', maccell/src/macc_4d.cpp:54) [10280]  (0.445 ns)
	'add' operation ('tmp2376', maccell/src/macc_4d.cpp:54) [10287]  (0.445 ns)
	'add' operation ('result_3_95_2_2_2', maccell/src/macc_4d.cpp:54) [10301]  (0.445 ns)

 <State 150>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_295', maccell/src/macc_4d.cpp:54) on array 'A_0' [10309]  (1.35 ns)
	'mul' operation ('tmp_15_96_0_1_2', maccell/src/macc_4d.cpp:54) [10310]  (3.88 ns)
	'add' operation ('tmp2406', maccell/src/macc_4d.cpp:54) [10341]  (1.2 ns)
	'add' operation ('tmp2405', maccell/src/macc_4d.cpp:54) [10342]  (0.445 ns)
	'add' operation ('tmp2402', maccell/src/macc_4d.cpp:54) [10343]  (0.445 ns)

 <State 151>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_296', maccell/src/macc_4d.cpp:54) on array 'A_1' [10325]  (1.35 ns)
	'mul' operation ('tmp_15_96_1_2_2', maccell/src/macc_4d.cpp:54) [10326]  (3.88 ns)
	'add' operation ('tmp2418', maccell/src/macc_4d.cpp:54) [10353]  (1.2 ns)
	'add' operation ('tmp2417', maccell/src/macc_4d.cpp:54) [10355]  (0.445 ns)
	'add' operation ('tmp2414', maccell/src/macc_4d.cpp:54) [10356]  (0.445 ns)
	'add' operation ('tmp2413', maccell/src/macc_4d.cpp:54) [10363]  (0.445 ns)
	'add' operation ('result_3_96_2_2_2', maccell/src/macc_4d.cpp:54) [10364]  (0.445 ns)

 <State 152>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_1_load_299', maccell/src/macc_4d.cpp:54) on array 'A_1' [10394]  (1.35 ns)
	'mul' operation ('tmp_15_97_1_2_2', maccell/src/macc_4d.cpp:54) [10395]  (3.88 ns)
	'add' operation ('tmp2443', maccell/src/macc_4d.cpp:54) [10422]  (1.2 ns)
	'add' operation ('tmp2442', maccell/src/macc_4d.cpp:54) [10424]  (0.445 ns)
	'add' operation ('tmp2439', maccell/src/macc_4d.cpp:54) [10425]  (0.445 ns)

 <State 153>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_40', maccell/src/macc_4d.cpp:54) on array 'B_0' [10375]  (1.35 ns)
	'mul' operation ('tmp_15_97_0_1_1', maccell/src/macc_4d.cpp:54) [10376]  (3.88 ns)
	'add' operation ('tmp2431', maccell/src/macc_4d.cpp:54) [10410]  (1.2 ns)
	'add' operation ('tmp2430', maccell/src/macc_4d.cpp:54) [10411]  (0.445 ns)
	'add' operation ('tmp2427', maccell/src/macc_4d.cpp:54) [10412]  (0.445 ns)
	'add' operation ('tmp2426', maccell/src/macc_4d.cpp:54) [10419]  (0.445 ns)
	'add' operation ('result_3_97_2_2_2', maccell/src/macc_4d.cpp:54) [10433]  (0.445 ns)

 <State 154>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_302', maccell/src/macc_4d.cpp:54) on array 'A_1' [10457]  (1.35 ns)
	'mul' operation ('tmp_15_98_1_2_2', maccell/src/macc_4d.cpp:54) [10458]  (3.88 ns)
	'add' operation ('tmp2468', maccell/src/macc_4d.cpp:54) [10485]  (1.2 ns)
	'add' operation ('tmp2467', maccell/src/macc_4d.cpp:54) [10487]  (0.445 ns)
	'add' operation ('tmp2464', maccell/src/macc_4d.cpp:54) [10488]  (0.445 ns)
	'add' operation ('tmp2463', maccell/src/macc_4d.cpp:54) [10495]  (0.445 ns)
	'add' operation ('result_3_98_2_2_2', maccell/src/macc_4d.cpp:54) [10496]  (0.445 ns)

 <State 155>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_304', maccell/src/macc_4d.cpp:54) on array 'A_0' [10504]  (1.35 ns)
	'mul' operation ('tmp_15_99_0_1_2', maccell/src/macc_4d.cpp:54) [10505]  (3.88 ns)
	'add' operation ('tmp2481', maccell/src/macc_4d.cpp:54) [10536]  (1.2 ns)
	'add' operation ('tmp2480', maccell/src/macc_4d.cpp:54) [10537]  (0.445 ns)
	'add' operation ('tmp2477', maccell/src/macc_4d.cpp:54) [10538]  (0.445 ns)
	'add' operation ('tmp2476', maccell/src/macc_4d.cpp:54) [10545]  (0.445 ns)
	'add' operation ('result_3_99_2_2_2', maccell/src/macc_4d.cpp:54) [10559]  (0.445 ns)

 <State 156>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_307', maccell/src/macc_4d.cpp:54) on array 'A_0' [10567]  (1.35 ns)
	'mul' operation ('tmp_15_100_0_1_2', maccell/src/macc_4d.cpp:54) [10568]  (3.88 ns)
	'add' operation ('tmp2506', maccell/src/macc_4d.cpp:54) [10599]  (1.2 ns)
	'add' operation ('tmp2505', maccell/src/macc_4d.cpp:54) [10600]  (0.445 ns)
	'add' operation ('tmp2502', maccell/src/macc_4d.cpp:54) [10601]  (0.445 ns)

 <State 157>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_308', maccell/src/macc_4d.cpp:54) on array 'A_1' [10583]  (1.35 ns)
	'mul' operation ('tmp_15_100_1_2_2', maccell/src/macc_4d.cpp:54) [10584]  (3.88 ns)
	'add' operation ('tmp2518', maccell/src/macc_4d.cpp:54) [10611]  (1.2 ns)
	'add' operation ('tmp2517', maccell/src/macc_4d.cpp:54) [10613]  (0.445 ns)
	'add' operation ('tmp2514', maccell/src/macc_4d.cpp:54) [10614]  (0.445 ns)
	'add' operation ('tmp2513', maccell/src/macc_4d.cpp:54) [10621]  (0.445 ns)
	'add' operation ('result_3_100_2_2_2', maccell/src/macc_4d.cpp:54) [10622]  (0.445 ns)

 <State 158>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_310', maccell/src/macc_4d.cpp:54) on array 'A_0' [10630]  (1.35 ns)
	'mul' operation ('tmp_15_101_0_1_2', maccell/src/macc_4d.cpp:54) [10631]  (3.88 ns)
	'add' operation ('tmp2531', maccell/src/macc_4d.cpp:54) [10662]  (1.2 ns)
	'add' operation ('tmp2530', maccell/src/macc_4d.cpp:54) [10663]  (0.445 ns)
	'add' operation ('tmp2527', maccell/src/macc_4d.cpp:54) [10664]  (0.445 ns)
	'add' operation ('tmp2526', maccell/src/macc_4d.cpp:54) [10671]  (0.445 ns)
	'add' operation ('result_3_101_2_2_2', maccell/src/macc_4d.cpp:54) [10685]  (0.445 ns)

 <State 159>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_313', maccell/src/macc_4d.cpp:54) on array 'A_0' [10693]  (1.35 ns)
	'mul' operation ('tmp_15_102_0_1_2', maccell/src/macc_4d.cpp:54) [10694]  (3.88 ns)
	'add' operation ('tmp2556', maccell/src/macc_4d.cpp:54) [10725]  (1.2 ns)
	'add' operation ('tmp2555', maccell/src/macc_4d.cpp:54) [10726]  (0.445 ns)
	'add' operation ('tmp2552', maccell/src/macc_4d.cpp:54) [10727]  (0.445 ns)

 <State 160>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_314', maccell/src/macc_4d.cpp:54) on array 'A_1' [10709]  (1.35 ns)
	'mul' operation ('tmp_15_102_1_2_2', maccell/src/macc_4d.cpp:54) [10710]  (3.88 ns)
	'add' operation ('tmp2568', maccell/src/macc_4d.cpp:54) [10737]  (1.2 ns)
	'add' operation ('tmp2567', maccell/src/macc_4d.cpp:54) [10739]  (0.445 ns)
	'add' operation ('tmp2564', maccell/src/macc_4d.cpp:54) [10740]  (0.445 ns)
	'add' operation ('tmp2563', maccell/src/macc_4d.cpp:54) [10747]  (0.445 ns)
	'add' operation ('result_3_102_2_2_2', maccell/src/macc_4d.cpp:54) [10748]  (0.445 ns)

 <State 161>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_316', maccell/src/macc_4d.cpp:54) on array 'A_0' [10756]  (1.35 ns)
	'mul' operation ('tmp_15_103_0_1_2', maccell/src/macc_4d.cpp:54) [10757]  (3.88 ns)
	'add' operation ('tmp2581', maccell/src/macc_4d.cpp:54) [10788]  (1.2 ns)
	'add' operation ('tmp2580', maccell/src/macc_4d.cpp:54) [10789]  (0.445 ns)
	'add' operation ('tmp2577', maccell/src/macc_4d.cpp:54) [10790]  (0.445 ns)
	'add' operation ('tmp2576', maccell/src/macc_4d.cpp:54) [10797]  (0.445 ns)
	'add' operation ('result_3_103_2_2_2', maccell/src/macc_4d.cpp:54) [10811]  (0.445 ns)

 <State 162>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_319', maccell/src/macc_4d.cpp:54) on array 'A_0' [10819]  (1.35 ns)
	'mul' operation ('tmp_15_104_0_1_2', maccell/src/macc_4d.cpp:54) [10820]  (3.88 ns)
	'add' operation ('tmp2606', maccell/src/macc_4d.cpp:54) [10851]  (1.2 ns)
	'add' operation ('tmp2605', maccell/src/macc_4d.cpp:54) [10852]  (0.445 ns)
	'add' operation ('tmp2602', maccell/src/macc_4d.cpp:54) [10853]  (0.445 ns)

 <State 163>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_320', maccell/src/macc_4d.cpp:54) on array 'A_1' [10835]  (1.35 ns)
	'mul' operation ('tmp_15_104_1_2_2', maccell/src/macc_4d.cpp:54) [10836]  (3.88 ns)
	'add' operation ('tmp2618', maccell/src/macc_4d.cpp:54) [10863]  (1.2 ns)
	'add' operation ('tmp2617', maccell/src/macc_4d.cpp:54) [10865]  (0.445 ns)
	'add' operation ('tmp2614', maccell/src/macc_4d.cpp:54) [10866]  (0.445 ns)
	'add' operation ('tmp2613', maccell/src/macc_4d.cpp:54) [10873]  (0.445 ns)
	'add' operation ('result_3_104_2_2_2', maccell/src/macc_4d.cpp:54) [10874]  (0.445 ns)

 <State 164>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_322', maccell/src/macc_4d.cpp:54) on array 'A_0' [10882]  (1.35 ns)
	'mul' operation ('tmp_15_105_0_1_2', maccell/src/macc_4d.cpp:54) [10883]  (3.88 ns)
	'add' operation ('tmp2631', maccell/src/macc_4d.cpp:54) [10914]  (1.2 ns)
	'add' operation ('tmp2630', maccell/src/macc_4d.cpp:54) [10915]  (0.445 ns)
	'add' operation ('tmp2627', maccell/src/macc_4d.cpp:54) [10916]  (0.445 ns)
	'add' operation ('tmp2626', maccell/src/macc_4d.cpp:54) [10923]  (0.445 ns)
	'add' operation ('result_3_105_2_2_2', maccell/src/macc_4d.cpp:54) [10937]  (0.445 ns)

 <State 165>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_325', maccell/src/macc_4d.cpp:54) on array 'A_0' [10945]  (1.35 ns)
	'mul' operation ('tmp_15_106_0_1_2', maccell/src/macc_4d.cpp:54) [10946]  (3.88 ns)
	'add' operation ('tmp2656', maccell/src/macc_4d.cpp:54) [10977]  (1.2 ns)
	'add' operation ('tmp2655', maccell/src/macc_4d.cpp:54) [10978]  (0.445 ns)
	'add' operation ('tmp2652', maccell/src/macc_4d.cpp:54) [10979]  (0.445 ns)

 <State 166>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_326', maccell/src/macc_4d.cpp:54) on array 'A_1' [10961]  (1.35 ns)
	'mul' operation ('tmp_15_106_1_2_2', maccell/src/macc_4d.cpp:54) [10962]  (3.88 ns)
	'add' operation ('tmp2668', maccell/src/macc_4d.cpp:54) [10989]  (1.2 ns)
	'add' operation ('tmp2667', maccell/src/macc_4d.cpp:54) [10991]  (0.445 ns)
	'add' operation ('tmp2664', maccell/src/macc_4d.cpp:54) [10992]  (0.445 ns)
	'add' operation ('tmp2663', maccell/src/macc_4d.cpp:54) [10999]  (0.445 ns)
	'add' operation ('result_3_106_2_2_2', maccell/src/macc_4d.cpp:54) [11000]  (0.445 ns)

 <State 167>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_328', maccell/src/macc_4d.cpp:54) on array 'A_0' [11008]  (1.35 ns)
	'mul' operation ('tmp_15_107_0_1_2', maccell/src/macc_4d.cpp:54) [11009]  (3.88 ns)
	'add' operation ('tmp2681', maccell/src/macc_4d.cpp:54) [11040]  (1.2 ns)
	'add' operation ('tmp2680', maccell/src/macc_4d.cpp:54) [11041]  (0.445 ns)
	'add' operation ('tmp2677', maccell/src/macc_4d.cpp:54) [11042]  (0.445 ns)
	'add' operation ('tmp2676', maccell/src/macc_4d.cpp:54) [11049]  (0.445 ns)
	'add' operation ('result_3_107_2_2_2', maccell/src/macc_4d.cpp:54) [11063]  (0.445 ns)

 <State 168>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_331', maccell/src/macc_4d.cpp:54) on array 'A_0' [11071]  (1.35 ns)
	'mul' operation ('tmp_15_108_0_1_2', maccell/src/macc_4d.cpp:54) [11072]  (3.88 ns)
	'add' operation ('tmp2706', maccell/src/macc_4d.cpp:54) [11103]  (1.2 ns)
	'add' operation ('tmp2705', maccell/src/macc_4d.cpp:54) [11104]  (0.445 ns)
	'add' operation ('tmp2702', maccell/src/macc_4d.cpp:54) [11105]  (0.445 ns)

 <State 169>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_332', maccell/src/macc_4d.cpp:54) on array 'A_1' [11087]  (1.35 ns)
	'mul' operation ('tmp_15_108_1_2_2', maccell/src/macc_4d.cpp:54) [11088]  (3.88 ns)
	'add' operation ('tmp2718', maccell/src/macc_4d.cpp:54) [11115]  (1.2 ns)
	'add' operation ('tmp2717', maccell/src/macc_4d.cpp:54) [11117]  (0.445 ns)
	'add' operation ('tmp2714', maccell/src/macc_4d.cpp:54) [11118]  (0.445 ns)
	'add' operation ('tmp2713', maccell/src/macc_4d.cpp:54) [11125]  (0.445 ns)
	'add' operation ('result_3_108_2_2_2', maccell/src/macc_4d.cpp:54) [11126]  (0.445 ns)

 <State 170>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_334', maccell/src/macc_4d.cpp:54) on array 'A_0' [11134]  (1.35 ns)
	'mul' operation ('tmp_15_109_0_1_2', maccell/src/macc_4d.cpp:54) [11135]  (3.88 ns)
	'add' operation ('tmp2731', maccell/src/macc_4d.cpp:54) [11166]  (1.2 ns)
	'add' operation ('tmp2730', maccell/src/macc_4d.cpp:54) [11167]  (0.445 ns)
	'add' operation ('tmp2727', maccell/src/macc_4d.cpp:54) [11168]  (0.445 ns)
	'add' operation ('tmp2726', maccell/src/macc_4d.cpp:54) [11175]  (0.445 ns)
	'add' operation ('result_3_109_2_2_2', maccell/src/macc_4d.cpp:54) [11189]  (0.445 ns)

 <State 171>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_337', maccell/src/macc_4d.cpp:54) on array 'A_0' [11197]  (1.35 ns)
	'mul' operation ('tmp_15_110_0_1_2', maccell/src/macc_4d.cpp:54) [11198]  (3.88 ns)
	'add' operation ('tmp2756', maccell/src/macc_4d.cpp:54) [11229]  (1.2 ns)
	'add' operation ('tmp2755', maccell/src/macc_4d.cpp:54) [11230]  (0.445 ns)
	'add' operation ('tmp2752', maccell/src/macc_4d.cpp:54) [11231]  (0.445 ns)

 <State 172>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_338', maccell/src/macc_4d.cpp:54) on array 'A_1' [11213]  (1.35 ns)
	'mul' operation ('tmp_15_110_1_2_2', maccell/src/macc_4d.cpp:54) [11214]  (3.88 ns)
	'add' operation ('tmp2768', maccell/src/macc_4d.cpp:54) [11241]  (1.2 ns)
	'add' operation ('tmp2767', maccell/src/macc_4d.cpp:54) [11243]  (0.445 ns)
	'add' operation ('tmp2764', maccell/src/macc_4d.cpp:54) [11244]  (0.445 ns)
	'add' operation ('tmp2763', maccell/src/macc_4d.cpp:54) [11251]  (0.445 ns)
	'add' operation ('result_3_110_2_2_2', maccell/src/macc_4d.cpp:54) [11252]  (0.445 ns)

 <State 173>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_340', maccell/src/macc_4d.cpp:54) on array 'A_0' [11260]  (1.35 ns)
	'mul' operation ('tmp_15_111_0_1_2', maccell/src/macc_4d.cpp:54) [11261]  (3.88 ns)
	'add' operation ('tmp2781', maccell/src/macc_4d.cpp:54) [11302]  (1.2 ns)
	'add' operation ('tmp2780', maccell/src/macc_4d.cpp:54) [11303]  (0.445 ns)
	'add' operation ('tmp2777', maccell/src/macc_4d.cpp:54) [11304]  (0.445 ns)

 <State 174>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_343', maccell/src/macc_4d.cpp:54) on array 'A_0' [11333]  (1.35 ns)
	'mul' operation ('tmp_15_112_0_1_2', maccell/src/macc_4d.cpp:54) [11334]  (3.88 ns)
	'add' operation ('tmp2806', maccell/src/macc_4d.cpp:54) [11376]  (1.2 ns)
	'add' operation ('tmp2805', maccell/src/macc_4d.cpp:54) [11377]  (0.445 ns)
	'add' operation ('tmp2802', maccell/src/macc_4d.cpp:54) [11378]  (0.445 ns)

 <State 175>: 7.45ns
The critical path consists of the following:
	'load' operation ('B_0_load_43', maccell/src/macc_4d.cpp:54) on array 'B_0' [11264]  (1.35 ns)
	'mul' operation ('tmp_15_111_0_2_1', maccell/src/macc_4d.cpp:54) [11265]  (3.88 ns)
	'add' operation ('tmp2784', maccell/src/macc_4d.cpp:54) [11305]  (0.445 ns)
	'add' operation ('tmp2783', maccell/src/macc_4d.cpp:54) [11306]  (0.445 ns)
	'add' operation ('tmp2782', maccell/src/macc_4d.cpp:54) [11310]  (0.445 ns)
	'add' operation ('tmp2776', maccell/src/macc_4d.cpp:54) [11311]  (0.445 ns)
	'add' operation ('result_3_111_2_2_2', maccell/src/macc_4d.cpp:54) [11325]  (0.445 ns)

 <State 176>: 7.77ns
The critical path consists of the following:
	'load' operation ('A_0_load_346', maccell/src/macc_4d.cpp:54) on array 'A_0' [11407]  (1.35 ns)
	'mul' operation ('tmp_15_113_0_1_2', maccell/src/macc_4d.cpp:54) [11408]  (3.88 ns)
	'add' operation ('tmp2831', maccell/src/macc_4d.cpp:54) [11439]  (1.2 ns)
	'add' operation ('tmp2830', maccell/src/macc_4d.cpp:54) [11440]  (0.445 ns)
	'add' operation ('tmp2827', maccell/src/macc_4d.cpp:54) [11441]  (0.445 ns)
	'add' operation ('tmp2826', maccell/src/macc_4d.cpp:54) [11448]  (0.445 ns)

 <State 177>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_349', maccell/src/macc_4d.cpp:54) on array 'A_0' [11470]  (1.35 ns)
	'mul' operation ('tmp_15_114_0_1_2', maccell/src/macc_4d.cpp:54) [11471]  (3.88 ns)
	'add' operation ('tmp2856', maccell/src/macc_4d.cpp:54) [11502]  (1.2 ns)
	'add' operation ('tmp2855', maccell/src/macc_4d.cpp:54) [11503]  (0.445 ns)
	'add' operation ('tmp2852', maccell/src/macc_4d.cpp:54) [11504]  (0.445 ns)

 <State 178>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_2_load_43', maccell/src/macc_4d.cpp:54) on array 'B_2' [11369]  (1.35 ns)
	'mul' operation ('tmp_15_112_2_2_1', maccell/src/macc_4d.cpp:54) [11370]  (3.88 ns)
	'add' operation ('tmp2825', maccell/src/macc_4d.cpp:54) [11395]  (1.2 ns)
	'add' operation ('tmp2823', maccell/src/macc_4d.cpp:54) [11396]  (0.445 ns)
	'add' operation ('tmp2820', maccell/src/macc_4d.cpp:54) [11397]  (0.445 ns)
	'add' operation ('tmp2813', maccell/src/macc_4d.cpp:54) [11398]  (0.445 ns)
	'add' operation ('result_3_112_2_2_2', maccell/src/macc_4d.cpp:54) [11399]  (0.445 ns)

 <State 179>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_352', maccell/src/macc_4d.cpp:54) on array 'A_0' [11533]  (1.35 ns)
	'mul' operation ('tmp_15_115_0_1_2', maccell/src/macc_4d.cpp:54) [11534]  (3.88 ns)
	'add' operation ('tmp2881', maccell/src/macc_4d.cpp:54) [11565]  (1.2 ns)
	'add' operation ('tmp2880', maccell/src/macc_4d.cpp:54) [11566]  (0.445 ns)
	'add' operation ('tmp2877', maccell/src/macc_4d.cpp:54) [11567]  (0.445 ns)
	'add' operation ('tmp2876', maccell/src/macc_4d.cpp:54) [11574]  (0.445 ns)
	'add' operation ('result_3_115_2_2_2', maccell/src/macc_4d.cpp:54) [11588]  (0.445 ns)

 <State 180>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_355', maccell/src/macc_4d.cpp:54) on array 'A_0' [11596]  (1.35 ns)
	'mul' operation ('tmp_15_116_0_1_2', maccell/src/macc_4d.cpp:54) [11597]  (3.88 ns)
	'add' operation ('tmp2906', maccell/src/macc_4d.cpp:54) [11628]  (1.2 ns)
	'add' operation ('tmp2905', maccell/src/macc_4d.cpp:54) [11629]  (0.445 ns)
	'add' operation ('tmp2902', maccell/src/macc_4d.cpp:54) [11630]  (0.445 ns)

 <State 181>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_356', maccell/src/macc_4d.cpp:54) on array 'A_1' [11612]  (1.35 ns)
	'mul' operation ('tmp_15_116_1_2_2', maccell/src/macc_4d.cpp:54) [11613]  (3.88 ns)
	'add' operation ('tmp2918', maccell/src/macc_4d.cpp:54) [11640]  (1.2 ns)
	'add' operation ('tmp2917', maccell/src/macc_4d.cpp:54) [11642]  (0.445 ns)
	'add' operation ('tmp2914', maccell/src/macc_4d.cpp:54) [11643]  (0.445 ns)
	'add' operation ('tmp2913', maccell/src/macc_4d.cpp:54) [11650]  (0.445 ns)
	'add' operation ('result_3_116_2_2_2', maccell/src/macc_4d.cpp:54) [11651]  (0.445 ns)

 <State 182>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_358', maccell/src/macc_4d.cpp:54) on array 'A_0' [11659]  (1.35 ns)
	'mul' operation ('tmp_15_117_0_1_2', maccell/src/macc_4d.cpp:54) [11660]  (3.88 ns)
	'add' operation ('tmp2931', maccell/src/macc_4d.cpp:54) [11691]  (1.2 ns)
	'add' operation ('tmp2930', maccell/src/macc_4d.cpp:54) [11692]  (0.445 ns)
	'add' operation ('tmp2927', maccell/src/macc_4d.cpp:54) [11693]  (0.445 ns)
	'add' operation ('tmp2926', maccell/src/macc_4d.cpp:54) [11700]  (0.445 ns)
	'add' operation ('result_3_117_2_2_2', maccell/src/macc_4d.cpp:54) [11714]  (0.445 ns)

 <State 183>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_361', maccell/src/macc_4d.cpp:54) on array 'A_0' [11722]  (1.35 ns)
	'mul' operation ('tmp_15_118_0_1_2', maccell/src/macc_4d.cpp:54) [11723]  (3.88 ns)
	'add' operation ('tmp2956', maccell/src/macc_4d.cpp:54) [11754]  (1.2 ns)
	'add' operation ('tmp2955', maccell/src/macc_4d.cpp:54) [11755]  (0.445 ns)
	'add' operation ('tmp2952', maccell/src/macc_4d.cpp:54) [11756]  (0.445 ns)

 <State 184>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_362', maccell/src/macc_4d.cpp:54) on array 'A_1' [11738]  (1.35 ns)
	'mul' operation ('tmp_15_118_1_2_2', maccell/src/macc_4d.cpp:54) [11739]  (3.88 ns)
	'add' operation ('tmp2968', maccell/src/macc_4d.cpp:54) [11766]  (1.2 ns)
	'add' operation ('tmp2967', maccell/src/macc_4d.cpp:54) [11768]  (0.445 ns)
	'add' operation ('tmp2964', maccell/src/macc_4d.cpp:54) [11769]  (0.445 ns)
	'add' operation ('tmp2963', maccell/src/macc_4d.cpp:54) [11776]  (0.445 ns)
	'add' operation ('result_3_118_2_2_2', maccell/src/macc_4d.cpp:54) [11777]  (0.445 ns)

 <State 185>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_364', maccell/src/macc_4d.cpp:54) on array 'A_0' [11785]  (1.35 ns)
	'mul' operation ('tmp_15_119_0_1_2', maccell/src/macc_4d.cpp:54) [11786]  (3.88 ns)
	'add' operation ('tmp2981', maccell/src/macc_4d.cpp:54) [11817]  (1.2 ns)
	'add' operation ('tmp2980', maccell/src/macc_4d.cpp:54) [11818]  (0.445 ns)
	'add' operation ('tmp2977', maccell/src/macc_4d.cpp:54) [11819]  (0.445 ns)
	'add' operation ('tmp2976', maccell/src/macc_4d.cpp:54) [11826]  (0.445 ns)
	'add' operation ('result_3_119_2_2_2', maccell/src/macc_4d.cpp:54) [11840]  (0.445 ns)

 <State 186>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_367', maccell/src/macc_4d.cpp:54) on array 'A_0' [11848]  (1.35 ns)
	'mul' operation ('tmp_15_120_0_1_2', maccell/src/macc_4d.cpp:54) [11849]  (3.88 ns)
	'add' operation ('tmp3006', maccell/src/macc_4d.cpp:54) [11880]  (1.2 ns)
	'add' operation ('tmp3005', maccell/src/macc_4d.cpp:54) [11881]  (0.445 ns)
	'add' operation ('tmp3002', maccell/src/macc_4d.cpp:54) [11882]  (0.445 ns)

 <State 187>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_368', maccell/src/macc_4d.cpp:54) on array 'A_1' [11864]  (1.35 ns)
	'mul' operation ('tmp_15_120_1_2_2', maccell/src/macc_4d.cpp:54) [11865]  (3.88 ns)
	'add' operation ('tmp3018', maccell/src/macc_4d.cpp:54) [11892]  (1.2 ns)
	'add' operation ('tmp3017', maccell/src/macc_4d.cpp:54) [11894]  (0.445 ns)
	'add' operation ('tmp3014', maccell/src/macc_4d.cpp:54) [11895]  (0.445 ns)
	'add' operation ('tmp3013', maccell/src/macc_4d.cpp:54) [11902]  (0.445 ns)
	'add' operation ('result_3_120_2_2_2', maccell/src/macc_4d.cpp:54) [11903]  (0.445 ns)

 <State 188>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_370', maccell/src/macc_4d.cpp:54) on array 'A_0' [11911]  (1.35 ns)
	'mul' operation ('tmp_15_121_0_1_2', maccell/src/macc_4d.cpp:54) [11912]  (3.88 ns)
	'add' operation ('tmp3031', maccell/src/macc_4d.cpp:54) [11943]  (1.2 ns)
	'add' operation ('tmp3030', maccell/src/macc_4d.cpp:54) [11944]  (0.445 ns)
	'add' operation ('tmp3027', maccell/src/macc_4d.cpp:54) [11945]  (0.445 ns)
	'add' operation ('tmp3026', maccell/src/macc_4d.cpp:54) [11952]  (0.445 ns)
	'add' operation ('result_3_121_2_2_2', maccell/src/macc_4d.cpp:54) [11966]  (0.445 ns)

 <State 189>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_373', maccell/src/macc_4d.cpp:54) on array 'A_0' [11974]  (1.35 ns)
	'mul' operation ('tmp_15_122_0_1_2', maccell/src/macc_4d.cpp:54) [11975]  (3.88 ns)
	'add' operation ('tmp3056', maccell/src/macc_4d.cpp:54) [12006]  (1.2 ns)
	'add' operation ('tmp3055', maccell/src/macc_4d.cpp:54) [12007]  (0.445 ns)
	'add' operation ('tmp3052', maccell/src/macc_4d.cpp:54) [12008]  (0.445 ns)

 <State 190>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_374', maccell/src/macc_4d.cpp:54) on array 'A_1' [11990]  (1.35 ns)
	'mul' operation ('tmp_15_122_1_2_2', maccell/src/macc_4d.cpp:54) [11991]  (3.88 ns)
	'add' operation ('tmp3068', maccell/src/macc_4d.cpp:54) [12018]  (1.2 ns)
	'add' operation ('tmp3067', maccell/src/macc_4d.cpp:54) [12020]  (0.445 ns)
	'add' operation ('tmp3064', maccell/src/macc_4d.cpp:54) [12021]  (0.445 ns)
	'add' operation ('tmp3063', maccell/src/macc_4d.cpp:54) [12028]  (0.445 ns)
	'add' operation ('result_3_122_2_2_2', maccell/src/macc_4d.cpp:54) [12029]  (0.445 ns)

 <State 191>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_376', maccell/src/macc_4d.cpp:54) on array 'A_0' [12037]  (1.35 ns)
	'mul' operation ('tmp_15_123_0_1_2', maccell/src/macc_4d.cpp:54) [12038]  (3.88 ns)
	'add' operation ('tmp3081', maccell/src/macc_4d.cpp:54) [12069]  (1.2 ns)
	'add' operation ('tmp3080', maccell/src/macc_4d.cpp:54) [12070]  (0.445 ns)
	'add' operation ('tmp3077', maccell/src/macc_4d.cpp:54) [12071]  (0.445 ns)
	'add' operation ('tmp3076', maccell/src/macc_4d.cpp:54) [12078]  (0.445 ns)
	'add' operation ('result_3_123_2_2_2', maccell/src/macc_4d.cpp:54) [12092]  (0.445 ns)

 <State 192>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_379', maccell/src/macc_4d.cpp:54) on array 'A_0' [12100]  (1.35 ns)
	'mul' operation ('tmp_15_124_0_1_2', maccell/src/macc_4d.cpp:54) [12101]  (3.88 ns)
	'add' operation ('tmp3106', maccell/src/macc_4d.cpp:54) [12132]  (1.2 ns)
	'add' operation ('tmp3105', maccell/src/macc_4d.cpp:54) [12133]  (0.445 ns)
	'add' operation ('tmp3102', maccell/src/macc_4d.cpp:54) [12134]  (0.445 ns)

 <State 193>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_380', maccell/src/macc_4d.cpp:54) on array 'A_1' [12116]  (1.35 ns)
	'mul' operation ('tmp_15_124_1_2_2', maccell/src/macc_4d.cpp:54) [12117]  (3.88 ns)
	'add' operation ('tmp3118', maccell/src/macc_4d.cpp:54) [12144]  (1.2 ns)
	'add' operation ('tmp3117', maccell/src/macc_4d.cpp:54) [12146]  (0.445 ns)
	'add' operation ('tmp3114', maccell/src/macc_4d.cpp:54) [12147]  (0.445 ns)
	'add' operation ('tmp3113', maccell/src/macc_4d.cpp:54) [12154]  (0.445 ns)
	'add' operation ('result_3_124_2_2_2', maccell/src/macc_4d.cpp:54) [12155]  (0.445 ns)

 <State 194>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_49', maccell/src/macc_4d.cpp:54) on array 'B_0' [12166]  (1.35 ns)
	'mul' operation ('tmp_15_125_0_1_1', maccell/src/macc_4d.cpp:54) [12167]  (3.88 ns)
	'add' operation ('tmp3131', maccell/src/macc_4d.cpp:54) [12201]  (1.2 ns)
	'add' operation ('tmp3130', maccell/src/macc_4d.cpp:54) [12202]  (0.445 ns)
	'add' operation ('tmp3127', maccell/src/macc_4d.cpp:54) [12203]  (0.445 ns)
	'add' operation ('tmp3126', maccell/src/macc_4d.cpp:54) [12210]  (0.445 ns)
	'add' operation ('result_3_125_2_2_2', maccell/src/macc_4d.cpp:54) [12224]  (0.445 ns)

 <State 195>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_385', maccell/src/macc_4d.cpp:54) on array 'A_0' [12232]  (1.35 ns)
	'mul' operation ('tmp_15_126_0_1_2', maccell/src/macc_4d.cpp:54) [12233]  (3.88 ns)
	'add' operation ('tmp3156', maccell/src/macc_4d.cpp:54) [12264]  (1.2 ns)
	'add' operation ('tmp3155', maccell/src/macc_4d.cpp:54) [12265]  (0.445 ns)
	'add' operation ('tmp3152', maccell/src/macc_4d.cpp:54) [12266]  (0.445 ns)

 <State 196>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_386', maccell/src/macc_4d.cpp:54) on array 'A_1' [12248]  (1.35 ns)
	'mul' operation ('tmp_15_126_1_2_2', maccell/src/macc_4d.cpp:54) [12249]  (3.88 ns)
	'add' operation ('tmp3168', maccell/src/macc_4d.cpp:54) [12276]  (1.2 ns)
	'add' operation ('tmp3167', maccell/src/macc_4d.cpp:54) [12278]  (0.445 ns)
	'add' operation ('tmp3164', maccell/src/macc_4d.cpp:54) [12279]  (0.445 ns)
	'add' operation ('tmp3163', maccell/src/macc_4d.cpp:54) [12286]  (0.445 ns)
	'add' operation ('result_3_126_2_2_2', maccell/src/macc_4d.cpp:54) [12287]  (0.445 ns)

 <State 197>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_388', maccell/src/macc_4d.cpp:54) on array 'A_0' [12295]  (1.35 ns)
	'mul' operation ('tmp_15_127_0_1_2', maccell/src/macc_4d.cpp:54) [12296]  (3.88 ns)
	'add' operation ('tmp3181', maccell/src/macc_4d.cpp:54) [12327]  (1.2 ns)
	'add' operation ('tmp3180', maccell/src/macc_4d.cpp:54) [12328]  (0.445 ns)
	'add' operation ('tmp3177', maccell/src/macc_4d.cpp:54) [12329]  (0.445 ns)
	'add' operation ('tmp3176', maccell/src/macc_4d.cpp:54) [12336]  (0.445 ns)
	'add' operation ('result_3_127_2_2_2', maccell/src/macc_4d.cpp:54) [12350]  (0.445 ns)

 <State 198>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_391', maccell/src/macc_4d.cpp:54) on array 'A_0' [12358]  (1.35 ns)
	'mul' operation ('tmp_15_128_0_1_2', maccell/src/macc_4d.cpp:54) [12359]  (3.88 ns)
	'add' operation ('tmp3206', maccell/src/macc_4d.cpp:54) [12390]  (1.2 ns)
	'add' operation ('tmp3205', maccell/src/macc_4d.cpp:54) [12391]  (0.445 ns)
	'add' operation ('tmp3202', maccell/src/macc_4d.cpp:54) [12392]  (0.445 ns)

 <State 199>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_392', maccell/src/macc_4d.cpp:54) on array 'A_1' [12374]  (1.35 ns)
	'mul' operation ('tmp_15_128_1_2_2', maccell/src/macc_4d.cpp:54) [12375]  (3.88 ns)
	'add' operation ('tmp3218', maccell/src/macc_4d.cpp:54) [12402]  (1.2 ns)
	'add' operation ('tmp3217', maccell/src/macc_4d.cpp:54) [12404]  (0.445 ns)
	'add' operation ('tmp3214', maccell/src/macc_4d.cpp:54) [12405]  (0.445 ns)
	'add' operation ('tmp3213', maccell/src/macc_4d.cpp:54) [12412]  (0.445 ns)
	'add' operation ('result_3_128_2_2_2', maccell/src/macc_4d.cpp:54) [12413]  (0.445 ns)

 <State 200>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_394', maccell/src/macc_4d.cpp:54) on array 'A_0' [12421]  (1.35 ns)
	'mul' operation ('tmp_15_129_0_1_2', maccell/src/macc_4d.cpp:54) [12422]  (3.88 ns)
	'add' operation ('tmp3231', maccell/src/macc_4d.cpp:54) [12453]  (1.2 ns)
	'add' operation ('tmp3230', maccell/src/macc_4d.cpp:54) [12454]  (0.445 ns)
	'add' operation ('tmp3227', maccell/src/macc_4d.cpp:54) [12455]  (0.445 ns)
	'add' operation ('tmp3226', maccell/src/macc_4d.cpp:54) [12462]  (0.445 ns)
	'add' operation ('result_3_129_2_2_2', maccell/src/macc_4d.cpp:54) [12476]  (0.445 ns)

 <State 201>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_397', maccell/src/macc_4d.cpp:54) on array 'A_0' [12484]  (1.35 ns)
	'mul' operation ('tmp_15_130_0_1_2', maccell/src/macc_4d.cpp:54) [12485]  (3.88 ns)
	'add' operation ('tmp3256', maccell/src/macc_4d.cpp:54) [12516]  (1.2 ns)
	'add' operation ('tmp3255', maccell/src/macc_4d.cpp:54) [12517]  (0.445 ns)
	'add' operation ('tmp3252', maccell/src/macc_4d.cpp:54) [12518]  (0.445 ns)

 <State 202>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_398', maccell/src/macc_4d.cpp:54) on array 'A_1' [12500]  (1.35 ns)
	'mul' operation ('tmp_15_130_1_2_2', maccell/src/macc_4d.cpp:54) [12501]  (3.88 ns)
	'add' operation ('tmp3268', maccell/src/macc_4d.cpp:54) [12528]  (1.2 ns)
	'add' operation ('tmp3267', maccell/src/macc_4d.cpp:54) [12530]  (0.445 ns)
	'add' operation ('tmp3264', maccell/src/macc_4d.cpp:54) [12531]  (0.445 ns)
	'add' operation ('tmp3263', maccell/src/macc_4d.cpp:54) [12538]  (0.445 ns)
	'add' operation ('result_3_130_2_2_2', maccell/src/macc_4d.cpp:54) [12539]  (0.445 ns)

 <State 203>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_400', maccell/src/macc_4d.cpp:54) on array 'A_0' [12547]  (1.35 ns)
	'mul' operation ('tmp_15_131_0_1_2', maccell/src/macc_4d.cpp:54) [12548]  (3.88 ns)
	'add' operation ('tmp3281', maccell/src/macc_4d.cpp:54) [12579]  (1.2 ns)
	'add' operation ('tmp3280', maccell/src/macc_4d.cpp:54) [12580]  (0.445 ns)
	'add' operation ('tmp3277', maccell/src/macc_4d.cpp:54) [12581]  (0.445 ns)
	'add' operation ('tmp3276', maccell/src/macc_4d.cpp:54) [12588]  (0.445 ns)
	'add' operation ('result_3_131_2_2_2', maccell/src/macc_4d.cpp:54) [12602]  (0.445 ns)

 <State 204>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_403', maccell/src/macc_4d.cpp:54) on array 'A_0' [12610]  (1.35 ns)
	'mul' operation ('tmp_15_132_0_1_2', maccell/src/macc_4d.cpp:54) [12611]  (3.88 ns)
	'add' operation ('tmp3306', maccell/src/macc_4d.cpp:54) [12642]  (1.2 ns)
	'add' operation ('tmp3305', maccell/src/macc_4d.cpp:54) [12643]  (0.445 ns)
	'add' operation ('tmp3302', maccell/src/macc_4d.cpp:54) [12644]  (0.445 ns)

 <State 205>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_404', maccell/src/macc_4d.cpp:54) on array 'A_1' [12626]  (1.35 ns)
	'mul' operation ('tmp_15_132_1_2_2', maccell/src/macc_4d.cpp:54) [12627]  (3.88 ns)
	'add' operation ('tmp3318', maccell/src/macc_4d.cpp:54) [12654]  (1.2 ns)
	'add' operation ('tmp3317', maccell/src/macc_4d.cpp:54) [12656]  (0.445 ns)
	'add' operation ('tmp3314', maccell/src/macc_4d.cpp:54) [12657]  (0.445 ns)
	'add' operation ('tmp3313', maccell/src/macc_4d.cpp:54) [12664]  (0.445 ns)
	'add' operation ('result_3_132_2_2_2', maccell/src/macc_4d.cpp:54) [12665]  (0.445 ns)

 <State 206>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_406', maccell/src/macc_4d.cpp:54) on array 'A_0' [12673]  (1.35 ns)
	'mul' operation ('tmp_15_133_0_1_2', maccell/src/macc_4d.cpp:54) [12674]  (3.88 ns)
	'add' operation ('tmp3331', maccell/src/macc_4d.cpp:54) [12705]  (1.2 ns)
	'add' operation ('tmp3330', maccell/src/macc_4d.cpp:54) [12706]  (0.445 ns)
	'add' operation ('tmp3327', maccell/src/macc_4d.cpp:54) [12707]  (0.445 ns)
	'add' operation ('tmp3326', maccell/src/macc_4d.cpp:54) [12714]  (0.445 ns)
	'add' operation ('result_3_133_2_2_2', maccell/src/macc_4d.cpp:54) [12728]  (0.445 ns)

 <State 207>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_409', maccell/src/macc_4d.cpp:54) on array 'A_0' [12736]  (1.35 ns)
	'mul' operation ('tmp_15_134_0_1_2', maccell/src/macc_4d.cpp:54) [12737]  (3.88 ns)
	'add' operation ('tmp3356', maccell/src/macc_4d.cpp:54) [12768]  (1.2 ns)
	'add' operation ('tmp3355', maccell/src/macc_4d.cpp:54) [12769]  (0.445 ns)
	'add' operation ('tmp3352', maccell/src/macc_4d.cpp:54) [12770]  (0.445 ns)

 <State 208>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_410', maccell/src/macc_4d.cpp:54) on array 'A_1' [12752]  (1.35 ns)
	'mul' operation ('tmp_15_134_1_2_2', maccell/src/macc_4d.cpp:54) [12753]  (3.88 ns)
	'add' operation ('tmp3368', maccell/src/macc_4d.cpp:54) [12780]  (1.2 ns)
	'add' operation ('tmp3367', maccell/src/macc_4d.cpp:54) [12782]  (0.445 ns)
	'add' operation ('tmp3364', maccell/src/macc_4d.cpp:54) [12783]  (0.445 ns)
	'add' operation ('tmp3363', maccell/src/macc_4d.cpp:54) [12790]  (0.445 ns)
	'add' operation ('result_3_134_2_2_2', maccell/src/macc_4d.cpp:54) [12791]  (0.445 ns)

 <State 209>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_412', maccell/src/macc_4d.cpp:54) on array 'A_0' [12799]  (1.35 ns)
	'mul' operation ('tmp_15_135_0_1_2', maccell/src/macc_4d.cpp:54) [12800]  (3.88 ns)
	'add' operation ('tmp3381', maccell/src/macc_4d.cpp:54) [12831]  (1.2 ns)
	'add' operation ('tmp3380', maccell/src/macc_4d.cpp:54) [12832]  (0.445 ns)
	'add' operation ('tmp3377', maccell/src/macc_4d.cpp:54) [12833]  (0.445 ns)
	'add' operation ('tmp3376', maccell/src/macc_4d.cpp:54) [12840]  (0.445 ns)
	'add' operation ('result_3_135_2_2_2', maccell/src/macc_4d.cpp:54) [12854]  (0.445 ns)

 <State 210>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_415', maccell/src/macc_4d.cpp:54) on array 'A_0' [12862]  (1.35 ns)
	'mul' operation ('tmp_15_136_0_1_2', maccell/src/macc_4d.cpp:54) [12863]  (3.88 ns)
	'add' operation ('tmp3406', maccell/src/macc_4d.cpp:54) [12894]  (1.2 ns)
	'add' operation ('tmp3405', maccell/src/macc_4d.cpp:54) [12895]  (0.445 ns)
	'add' operation ('tmp3402', maccell/src/macc_4d.cpp:54) [12896]  (0.445 ns)

 <State 211>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_416', maccell/src/macc_4d.cpp:54) on array 'A_1' [12878]  (1.35 ns)
	'mul' operation ('tmp_15_136_1_2_2', maccell/src/macc_4d.cpp:54) [12879]  (3.88 ns)
	'add' operation ('tmp3418', maccell/src/macc_4d.cpp:54) [12906]  (1.2 ns)
	'add' operation ('tmp3417', maccell/src/macc_4d.cpp:54) [12908]  (0.445 ns)
	'add' operation ('tmp3414', maccell/src/macc_4d.cpp:54) [12909]  (0.445 ns)
	'add' operation ('tmp3413', maccell/src/macc_4d.cpp:54) [12916]  (0.445 ns)
	'add' operation ('result_3_136_2_2_2', maccell/src/macc_4d.cpp:54) [12917]  (0.445 ns)

 <State 212>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_418', maccell/src/macc_4d.cpp:54) on array 'A_0' [12925]  (1.35 ns)
	'mul' operation ('tmp_15_137_0_1_2', maccell/src/macc_4d.cpp:54) [12926]  (3.88 ns)
	'add' operation ('tmp3431', maccell/src/macc_4d.cpp:54) [12957]  (1.2 ns)
	'add' operation ('tmp3430', maccell/src/macc_4d.cpp:54) [12958]  (0.445 ns)
	'add' operation ('tmp3427', maccell/src/macc_4d.cpp:54) [12959]  (0.445 ns)
	'add' operation ('tmp3426', maccell/src/macc_4d.cpp:54) [12966]  (0.445 ns)
	'add' operation ('result_3_137_2_2_2', maccell/src/macc_4d.cpp:54) [12980]  (0.445 ns)

 <State 213>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_421', maccell/src/macc_4d.cpp:54) on array 'A_0' [12988]  (1.35 ns)
	'mul' operation ('tmp_15_138_0_1_2', maccell/src/macc_4d.cpp:54) [12989]  (3.88 ns)
	'add' operation ('tmp3456', maccell/src/macc_4d.cpp:54) [13020]  (1.2 ns)
	'add' operation ('tmp3455', maccell/src/macc_4d.cpp:54) [13021]  (0.445 ns)
	'add' operation ('tmp3452', maccell/src/macc_4d.cpp:54) [13022]  (0.445 ns)

 <State 214>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_422', maccell/src/macc_4d.cpp:54) on array 'A_1' [13004]  (1.35 ns)
	'mul' operation ('tmp_15_138_1_2_2', maccell/src/macc_4d.cpp:54) [13005]  (3.88 ns)
	'add' operation ('tmp3468', maccell/src/macc_4d.cpp:54) [13032]  (1.2 ns)
	'add' operation ('tmp3467', maccell/src/macc_4d.cpp:54) [13034]  (0.445 ns)
	'add' operation ('tmp3464', maccell/src/macc_4d.cpp:54) [13035]  (0.445 ns)
	'add' operation ('tmp3463', maccell/src/macc_4d.cpp:54) [13042]  (0.445 ns)
	'add' operation ('result_3_138_2_2_2', maccell/src/macc_4d.cpp:54) [13043]  (0.445 ns)

 <State 215>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_424', maccell/src/macc_4d.cpp:54) on array 'A_0' [13051]  (1.35 ns)
	'mul' operation ('tmp_15_139_0_1_2', maccell/src/macc_4d.cpp:54) [13052]  (3.88 ns)
	'add' operation ('tmp3481', maccell/src/macc_4d.cpp:54) [13093]  (1.2 ns)
	'add' operation ('tmp3480', maccell/src/macc_4d.cpp:54) [13094]  (0.445 ns)
	'add' operation ('tmp3477', maccell/src/macc_4d.cpp:54) [13095]  (0.445 ns)

 <State 216>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_427', maccell/src/macc_4d.cpp:54) on array 'A_0' [13124]  (1.35 ns)
	'mul' operation ('tmp_15_140_0_1_2', maccell/src/macc_4d.cpp:54) [13125]  (3.88 ns)
	'add' operation ('tmp3506', maccell/src/macc_4d.cpp:54) [13167]  (1.2 ns)
	'add' operation ('tmp3505', maccell/src/macc_4d.cpp:54) [13168]  (0.445 ns)
	'add' operation ('tmp3502', maccell/src/macc_4d.cpp:54) [13169]  (0.445 ns)

 <State 217>: 7.45ns
The critical path consists of the following:
	'load' operation ('B_0_load_52', maccell/src/macc_4d.cpp:54) on array 'B_0' [13055]  (1.35 ns)
	'mul' operation ('tmp_15_139_0_2_1', maccell/src/macc_4d.cpp:54) [13056]  (3.88 ns)
	'add' operation ('tmp3484', maccell/src/macc_4d.cpp:54) [13096]  (0.445 ns)
	'add' operation ('tmp3483', maccell/src/macc_4d.cpp:54) [13097]  (0.445 ns)
	'add' operation ('tmp3482', maccell/src/macc_4d.cpp:54) [13101]  (0.445 ns)
	'add' operation ('tmp3476', maccell/src/macc_4d.cpp:54) [13102]  (0.445 ns)
	'add' operation ('result_3_139_2_2_2', maccell/src/macc_4d.cpp:54) [13116]  (0.445 ns)

 <State 218>: 7.77ns
The critical path consists of the following:
	'load' operation ('A_0_load_430', maccell/src/macc_4d.cpp:54) on array 'A_0' [13198]  (1.35 ns)
	'mul' operation ('tmp_15_141_0_1_2', maccell/src/macc_4d.cpp:54) [13199]  (3.88 ns)
	'add' operation ('tmp3531', maccell/src/macc_4d.cpp:54) [13230]  (1.2 ns)
	'add' operation ('tmp3530', maccell/src/macc_4d.cpp:54) [13231]  (0.445 ns)
	'add' operation ('tmp3527', maccell/src/macc_4d.cpp:54) [13232]  (0.445 ns)
	'add' operation ('tmp3526', maccell/src/macc_4d.cpp:54) [13239]  (0.445 ns)

 <State 219>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_52', maccell/src/macc_4d.cpp:54) on array 'B_1' [13139]  (1.35 ns)
	'mul' operation ('tmp_15_140_1_2_1', maccell/src/macc_4d.cpp:54) [13140]  (3.88 ns)
	'add' operation ('tmp3518', maccell/src/macc_4d.cpp:54) [13179]  (1.2 ns)
	'add' operation ('tmp3517', maccell/src/macc_4d.cpp:54) [13181]  (0.445 ns)
	'add' operation ('tmp3514', maccell/src/macc_4d.cpp:54) [13182]  (0.445 ns)
	'add' operation ('tmp3513', maccell/src/macc_4d.cpp:54) [13189]  (0.445 ns)
	'add' operation ('result_3_140_2_2_2', maccell/src/macc_4d.cpp:54) [13190]  (0.445 ns)

 <State 220>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_434', maccell/src/macc_4d.cpp:54) on array 'A_1' [13277]  (1.35 ns)
	'mul' operation ('tmp_15_142_1_2_2', maccell/src/macc_4d.cpp:54) [13278]  (3.88 ns)
	'add' operation ('tmp3568', maccell/src/macc_4d.cpp:54) [13305]  (1.2 ns)
	'add' operation ('tmp3567', maccell/src/macc_4d.cpp:54) [13307]  (0.445 ns)
	'add' operation ('tmp3564', maccell/src/macc_4d.cpp:54) [13308]  (0.445 ns)
	'add' operation ('tmp3563', maccell/src/macc_4d.cpp:54) [13315]  (0.445 ns)
	'add' operation ('result_3_142_2_2_2', maccell/src/macc_4d.cpp:54) [13316]  (0.445 ns)

 <State 221>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_436', maccell/src/macc_4d.cpp:54) on array 'A_0' [13324]  (1.35 ns)
	'mul' operation ('tmp_15_143_0_1_2', maccell/src/macc_4d.cpp:54) [13325]  (3.88 ns)
	'add' operation ('tmp3581', maccell/src/macc_4d.cpp:54) [13356]  (1.2 ns)
	'add' operation ('tmp3580', maccell/src/macc_4d.cpp:54) [13357]  (0.445 ns)
	'add' operation ('tmp3577', maccell/src/macc_4d.cpp:54) [13358]  (0.445 ns)
	'add' operation ('tmp3576', maccell/src/macc_4d.cpp:54) [13365]  (0.445 ns)
	'add' operation ('result_3_143_2_2_2', maccell/src/macc_4d.cpp:54) [13379]  (0.445 ns)

 <State 222>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_439', maccell/src/macc_4d.cpp:54) on array 'A_0' [13387]  (1.35 ns)
	'mul' operation ('tmp_15_144_0_1_2', maccell/src/macc_4d.cpp:54) [13388]  (3.88 ns)
	'add' operation ('tmp3606', maccell/src/macc_4d.cpp:54) [13419]  (1.2 ns)
	'add' operation ('tmp3605', maccell/src/macc_4d.cpp:54) [13420]  (0.445 ns)
	'add' operation ('tmp3602', maccell/src/macc_4d.cpp:54) [13421]  (0.445 ns)

 <State 223>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_440', maccell/src/macc_4d.cpp:54) on array 'A_1' [13403]  (1.35 ns)
	'mul' operation ('tmp_15_144_1_2_2', maccell/src/macc_4d.cpp:54) [13404]  (3.88 ns)
	'add' operation ('tmp3618', maccell/src/macc_4d.cpp:54) [13431]  (1.2 ns)
	'add' operation ('tmp3617', maccell/src/macc_4d.cpp:54) [13433]  (0.445 ns)
	'add' operation ('tmp3614', maccell/src/macc_4d.cpp:54) [13434]  (0.445 ns)
	'add' operation ('tmp3613', maccell/src/macc_4d.cpp:54) [13441]  (0.445 ns)
	'add' operation ('result_3_144_2_2_2', maccell/src/macc_4d.cpp:54) [13442]  (0.445 ns)

 <State 224>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_442', maccell/src/macc_4d.cpp:54) on array 'A_0' [13450]  (1.35 ns)
	'mul' operation ('tmp_15_145_0_1_2', maccell/src/macc_4d.cpp:54) [13451]  (3.88 ns)
	'add' operation ('tmp3631', maccell/src/macc_4d.cpp:54) [13482]  (1.2 ns)
	'add' operation ('tmp3630', maccell/src/macc_4d.cpp:54) [13483]  (0.445 ns)
	'add' operation ('tmp3627', maccell/src/macc_4d.cpp:54) [13484]  (0.445 ns)
	'add' operation ('tmp3626', maccell/src/macc_4d.cpp:54) [13491]  (0.445 ns)
	'add' operation ('result_3_145_2_2_2', maccell/src/macc_4d.cpp:54) [13505]  (0.445 ns)

 <State 225>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_445', maccell/src/macc_4d.cpp:54) on array 'A_0' [13513]  (1.35 ns)
	'mul' operation ('tmp_15_146_0_1_2', maccell/src/macc_4d.cpp:54) [13514]  (3.88 ns)
	'add' operation ('tmp3656', maccell/src/macc_4d.cpp:54) [13545]  (1.2 ns)
	'add' operation ('tmp3655', maccell/src/macc_4d.cpp:54) [13546]  (0.445 ns)
	'add' operation ('tmp3652', maccell/src/macc_4d.cpp:54) [13547]  (0.445 ns)

 <State 226>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_446', maccell/src/macc_4d.cpp:54) on array 'A_1' [13529]  (1.35 ns)
	'mul' operation ('tmp_15_146_1_2_2', maccell/src/macc_4d.cpp:54) [13530]  (3.88 ns)
	'add' operation ('tmp3668', maccell/src/macc_4d.cpp:54) [13557]  (1.2 ns)
	'add' operation ('tmp3667', maccell/src/macc_4d.cpp:54) [13559]  (0.445 ns)
	'add' operation ('tmp3664', maccell/src/macc_4d.cpp:54) [13560]  (0.445 ns)
	'add' operation ('tmp3663', maccell/src/macc_4d.cpp:54) [13567]  (0.445 ns)
	'add' operation ('result_3_146_2_2_2', maccell/src/macc_4d.cpp:54) [13568]  (0.445 ns)

 <State 227>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_448', maccell/src/macc_4d.cpp:54) on array 'A_0' [13576]  (1.35 ns)
	'mul' operation ('tmp_15_147_0_1_2', maccell/src/macc_4d.cpp:54) [13577]  (3.88 ns)
	'add' operation ('tmp3681', maccell/src/macc_4d.cpp:54) [13608]  (1.2 ns)
	'add' operation ('tmp3680', maccell/src/macc_4d.cpp:54) [13609]  (0.445 ns)
	'add' operation ('tmp3677', maccell/src/macc_4d.cpp:54) [13610]  (0.445 ns)
	'add' operation ('tmp3676', maccell/src/macc_4d.cpp:54) [13617]  (0.445 ns)
	'add' operation ('result_3_147_2_2_2', maccell/src/macc_4d.cpp:54) [13631]  (0.445 ns)

 <State 228>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_451', maccell/src/macc_4d.cpp:54) on array 'A_0' [13639]  (1.35 ns)
	'mul' operation ('tmp_15_148_0_1_2', maccell/src/macc_4d.cpp:54) [13640]  (3.88 ns)
	'add' operation ('tmp3706', maccell/src/macc_4d.cpp:54) [13671]  (1.2 ns)
	'add' operation ('tmp3705', maccell/src/macc_4d.cpp:54) [13672]  (0.445 ns)
	'add' operation ('tmp3702', maccell/src/macc_4d.cpp:54) [13673]  (0.445 ns)

 <State 229>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_452', maccell/src/macc_4d.cpp:54) on array 'A_1' [13655]  (1.35 ns)
	'mul' operation ('tmp_15_148_1_2_2', maccell/src/macc_4d.cpp:54) [13656]  (3.88 ns)
	'add' operation ('tmp3718', maccell/src/macc_4d.cpp:54) [13683]  (1.2 ns)
	'add' operation ('tmp3717', maccell/src/macc_4d.cpp:54) [13685]  (0.445 ns)
	'add' operation ('tmp3714', maccell/src/macc_4d.cpp:54) [13686]  (0.445 ns)
	'add' operation ('tmp3713', maccell/src/macc_4d.cpp:54) [13693]  (0.445 ns)
	'add' operation ('result_3_148_2_2_2', maccell/src/macc_4d.cpp:54) [13694]  (0.445 ns)

 <State 230>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_454', maccell/src/macc_4d.cpp:54) on array 'A_0' [13702]  (1.35 ns)
	'mul' operation ('tmp_15_149_0_1_2', maccell/src/macc_4d.cpp:54) [13703]  (3.88 ns)
	'add' operation ('tmp3731', maccell/src/macc_4d.cpp:54) [13734]  (1.2 ns)
	'add' operation ('tmp3730', maccell/src/macc_4d.cpp:54) [13735]  (0.445 ns)
	'add' operation ('tmp3727', maccell/src/macc_4d.cpp:54) [13736]  (0.445 ns)
	'add' operation ('tmp3726', maccell/src/macc_4d.cpp:54) [13743]  (0.445 ns)
	'add' operation ('result_3_149_2_2_2', maccell/src/macc_4d.cpp:54) [13757]  (0.445 ns)

 <State 231>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_457', maccell/src/macc_4d.cpp:54) on array 'A_0' [13765]  (1.35 ns)
	'mul' operation ('tmp_15_150_0_1_2', maccell/src/macc_4d.cpp:54) [13766]  (3.88 ns)
	'add' operation ('tmp3756', maccell/src/macc_4d.cpp:54) [13797]  (1.2 ns)
	'add' operation ('tmp3755', maccell/src/macc_4d.cpp:54) [13798]  (0.445 ns)
	'add' operation ('tmp3752', maccell/src/macc_4d.cpp:54) [13799]  (0.445 ns)

 <State 232>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_458', maccell/src/macc_4d.cpp:54) on array 'A_1' [13781]  (1.35 ns)
	'mul' operation ('tmp_15_150_1_2_2', maccell/src/macc_4d.cpp:54) [13782]  (3.88 ns)
	'add' operation ('tmp3768', maccell/src/macc_4d.cpp:54) [13809]  (1.2 ns)
	'add' operation ('tmp3767', maccell/src/macc_4d.cpp:54) [13811]  (0.445 ns)
	'add' operation ('tmp3764', maccell/src/macc_4d.cpp:54) [13812]  (0.445 ns)
	'add' operation ('tmp3763', maccell/src/macc_4d.cpp:54) [13819]  (0.445 ns)
	'add' operation ('result_3_150_2_2_2', maccell/src/macc_4d.cpp:54) [13820]  (0.445 ns)

 <State 233>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_460', maccell/src/macc_4d.cpp:54) on array 'A_0' [13828]  (1.35 ns)
	'mul' operation ('tmp_15_151_0_1_2', maccell/src/macc_4d.cpp:54) [13829]  (3.88 ns)
	'add' operation ('tmp3781', maccell/src/macc_4d.cpp:54) [13860]  (1.2 ns)
	'add' operation ('tmp3780', maccell/src/macc_4d.cpp:54) [13861]  (0.445 ns)
	'add' operation ('tmp3777', maccell/src/macc_4d.cpp:54) [13862]  (0.445 ns)
	'add' operation ('tmp3776', maccell/src/macc_4d.cpp:54) [13869]  (0.445 ns)
	'add' operation ('result_3_151_2_2_2', maccell/src/macc_4d.cpp:54) [13883]  (0.445 ns)

 <State 234>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_463', maccell/src/macc_4d.cpp:54) on array 'A_0' [13891]  (1.35 ns)
	'mul' operation ('tmp_15_152_0_1_2', maccell/src/macc_4d.cpp:54) [13892]  (3.88 ns)
	'add' operation ('tmp3806', maccell/src/macc_4d.cpp:54) [13923]  (1.2 ns)
	'add' operation ('tmp3805', maccell/src/macc_4d.cpp:54) [13924]  (0.445 ns)
	'add' operation ('tmp3802', maccell/src/macc_4d.cpp:54) [13925]  (0.445 ns)

 <State 235>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_464', maccell/src/macc_4d.cpp:54) on array 'A_1' [13907]  (1.35 ns)
	'mul' operation ('tmp_15_152_1_2_2', maccell/src/macc_4d.cpp:54) [13908]  (3.88 ns)
	'add' operation ('tmp3818', maccell/src/macc_4d.cpp:54) [13935]  (1.2 ns)
	'add' operation ('tmp3817', maccell/src/macc_4d.cpp:54) [13937]  (0.445 ns)
	'add' operation ('tmp3814', maccell/src/macc_4d.cpp:54) [13938]  (0.445 ns)
	'add' operation ('tmp3813', maccell/src/macc_4d.cpp:54) [13945]  (0.445 ns)
	'add' operation ('result_3_152_2_2_2', maccell/src/macc_4d.cpp:54) [13946]  (0.445 ns)

 <State 236>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_58', maccell/src/macc_4d.cpp:54) on array 'B_0' [13957]  (1.35 ns)
	'mul' operation ('tmp_15_153_0_1_1', maccell/src/macc_4d.cpp:54) [13958]  (3.88 ns)
	'add' operation ('tmp3831', maccell/src/macc_4d.cpp:54) [13992]  (1.2 ns)
	'add' operation ('tmp3830', maccell/src/macc_4d.cpp:54) [13993]  (0.445 ns)
	'add' operation ('tmp3827', maccell/src/macc_4d.cpp:54) [13994]  (0.445 ns)
	'add' operation ('tmp3826', maccell/src/macc_4d.cpp:54) [14001]  (0.445 ns)
	'add' operation ('result_3_153_2_2_2', maccell/src/macc_4d.cpp:54) [14015]  (0.445 ns)

 <State 237>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_469', maccell/src/macc_4d.cpp:54) on array 'A_0' [14023]  (1.35 ns)
	'mul' operation ('tmp_15_154_0_1_2', maccell/src/macc_4d.cpp:54) [14024]  (3.88 ns)
	'add' operation ('tmp3856', maccell/src/macc_4d.cpp:54) [14055]  (1.2 ns)
	'add' operation ('tmp3855', maccell/src/macc_4d.cpp:54) [14056]  (0.445 ns)
	'add' operation ('tmp3852', maccell/src/macc_4d.cpp:54) [14057]  (0.445 ns)

 <State 238>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_470', maccell/src/macc_4d.cpp:54) on array 'A_1' [14039]  (1.35 ns)
	'mul' operation ('tmp_15_154_1_2_2', maccell/src/macc_4d.cpp:54) [14040]  (3.88 ns)
	'add' operation ('tmp3868', maccell/src/macc_4d.cpp:54) [14067]  (1.2 ns)
	'add' operation ('tmp3867', maccell/src/macc_4d.cpp:54) [14069]  (0.445 ns)
	'add' operation ('tmp3864', maccell/src/macc_4d.cpp:54) [14070]  (0.445 ns)
	'add' operation ('tmp3863', maccell/src/macc_4d.cpp:54) [14077]  (0.445 ns)
	'add' operation ('result_3_154_2_2_2', maccell/src/macc_4d.cpp:54) [14078]  (0.445 ns)

 <State 239>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_472', maccell/src/macc_4d.cpp:54) on array 'A_0' [14086]  (1.35 ns)
	'mul' operation ('tmp_15_155_0_1_2', maccell/src/macc_4d.cpp:54) [14087]  (3.88 ns)
	'add' operation ('tmp3881', maccell/src/macc_4d.cpp:54) [14118]  (1.2 ns)
	'add' operation ('tmp3880', maccell/src/macc_4d.cpp:54) [14119]  (0.445 ns)
	'add' operation ('tmp3877', maccell/src/macc_4d.cpp:54) [14120]  (0.445 ns)
	'add' operation ('tmp3876', maccell/src/macc_4d.cpp:54) [14127]  (0.445 ns)
	'add' operation ('result_3_155_2_2_2', maccell/src/macc_4d.cpp:54) [14141]  (0.445 ns)

 <State 240>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_475', maccell/src/macc_4d.cpp:54) on array 'A_0' [14149]  (1.35 ns)
	'mul' operation ('tmp_15_156_0_1_2', maccell/src/macc_4d.cpp:54) [14150]  (3.88 ns)
	'add' operation ('tmp3906', maccell/src/macc_4d.cpp:54) [14181]  (1.2 ns)
	'add' operation ('tmp3905', maccell/src/macc_4d.cpp:54) [14182]  (0.445 ns)
	'add' operation ('tmp3902', maccell/src/macc_4d.cpp:54) [14183]  (0.445 ns)

 <State 241>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_476', maccell/src/macc_4d.cpp:54) on array 'A_1' [14165]  (1.35 ns)
	'mul' operation ('tmp_15_156_1_2_2', maccell/src/macc_4d.cpp:54) [14166]  (3.88 ns)
	'add' operation ('tmp3918', maccell/src/macc_4d.cpp:54) [14193]  (1.2 ns)
	'add' operation ('tmp3917', maccell/src/macc_4d.cpp:54) [14195]  (0.445 ns)
	'add' operation ('tmp3914', maccell/src/macc_4d.cpp:54) [14196]  (0.445 ns)
	'add' operation ('tmp3913', maccell/src/macc_4d.cpp:54) [14203]  (0.445 ns)
	'add' operation ('result_3_156_2_2_2', maccell/src/macc_4d.cpp:54) [14204]  (0.445 ns)

 <State 242>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_478', maccell/src/macc_4d.cpp:54) on array 'A_0' [14212]  (1.35 ns)
	'mul' operation ('tmp_15_157_0_1_2', maccell/src/macc_4d.cpp:54) [14213]  (3.88 ns)
	'add' operation ('tmp3931', maccell/src/macc_4d.cpp:54) [14244]  (1.2 ns)
	'add' operation ('tmp3930', maccell/src/macc_4d.cpp:54) [14245]  (0.445 ns)
	'add' operation ('tmp3927', maccell/src/macc_4d.cpp:54) [14246]  (0.445 ns)
	'add' operation ('tmp3926', maccell/src/macc_4d.cpp:54) [14253]  (0.445 ns)
	'add' operation ('result_3_157_2_2_2', maccell/src/macc_4d.cpp:54) [14267]  (0.445 ns)

 <State 243>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_481', maccell/src/macc_4d.cpp:54) on array 'A_0' [14275]  (1.35 ns)
	'mul' operation ('tmp_15_158_0_1_2', maccell/src/macc_4d.cpp:54) [14276]  (3.88 ns)
	'add' operation ('tmp3956', maccell/src/macc_4d.cpp:54) [14307]  (1.2 ns)
	'add' operation ('tmp3955', maccell/src/macc_4d.cpp:54) [14308]  (0.445 ns)
	'add' operation ('tmp3952', maccell/src/macc_4d.cpp:54) [14309]  (0.445 ns)

 <State 244>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_482', maccell/src/macc_4d.cpp:54) on array 'A_1' [14291]  (1.35 ns)
	'mul' operation ('tmp_15_158_1_2_2', maccell/src/macc_4d.cpp:54) [14292]  (3.88 ns)
	'add' operation ('tmp3968', maccell/src/macc_4d.cpp:54) [14319]  (1.2 ns)
	'add' operation ('tmp3967', maccell/src/macc_4d.cpp:54) [14321]  (0.445 ns)
	'add' operation ('tmp3964', maccell/src/macc_4d.cpp:54) [14322]  (0.445 ns)
	'add' operation ('tmp3963', maccell/src/macc_4d.cpp:54) [14329]  (0.445 ns)
	'add' operation ('result_3_158_2_2_2', maccell/src/macc_4d.cpp:54) [14330]  (0.445 ns)

 <State 245>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_484', maccell/src/macc_4d.cpp:54) on array 'A_0' [14338]  (1.35 ns)
	'mul' operation ('tmp_15_159_0_1_2', maccell/src/macc_4d.cpp:54) [14339]  (3.88 ns)
	'add' operation ('tmp3981', maccell/src/macc_4d.cpp:54) [14370]  (1.2 ns)
	'add' operation ('tmp3980', maccell/src/macc_4d.cpp:54) [14371]  (0.445 ns)
	'add' operation ('tmp3977', maccell/src/macc_4d.cpp:54) [14372]  (0.445 ns)
	'add' operation ('tmp3976', maccell/src/macc_4d.cpp:54) [14379]  (0.445 ns)
	'add' operation ('result_3_159_2_2_2', maccell/src/macc_4d.cpp:54) [14393]  (0.445 ns)

 <State 246>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_487', maccell/src/macc_4d.cpp:54) on array 'A_0' [14401]  (1.35 ns)
	'mul' operation ('tmp_15_160_0_1_2', maccell/src/macc_4d.cpp:54) [14402]  (3.88 ns)
	'add' operation ('tmp4006', maccell/src/macc_4d.cpp:54) [14433]  (1.2 ns)
	'add' operation ('tmp4005', maccell/src/macc_4d.cpp:54) [14434]  (0.445 ns)
	'add' operation ('tmp4002', maccell/src/macc_4d.cpp:54) [14435]  (0.445 ns)

 <State 247>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_488', maccell/src/macc_4d.cpp:54) on array 'A_1' [14417]  (1.35 ns)
	'mul' operation ('tmp_15_160_1_2_2', maccell/src/macc_4d.cpp:54) [14418]  (3.88 ns)
	'add' operation ('tmp4018', maccell/src/macc_4d.cpp:54) [14445]  (1.2 ns)
	'add' operation ('tmp4017', maccell/src/macc_4d.cpp:54) [14447]  (0.445 ns)
	'add' operation ('tmp4014', maccell/src/macc_4d.cpp:54) [14448]  (0.445 ns)
	'add' operation ('tmp4013', maccell/src/macc_4d.cpp:54) [14455]  (0.445 ns)
	'add' operation ('result_3_160_2_2_2', maccell/src/macc_4d.cpp:54) [14456]  (0.445 ns)

 <State 248>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_490', maccell/src/macc_4d.cpp:54) on array 'A_0' [14464]  (1.35 ns)
	'mul' operation ('tmp_15_161_0_1_2', maccell/src/macc_4d.cpp:54) [14465]  (3.88 ns)
	'add' operation ('tmp4031', maccell/src/macc_4d.cpp:54) [14496]  (1.2 ns)
	'add' operation ('tmp4030', maccell/src/macc_4d.cpp:54) [14497]  (0.445 ns)
	'add' operation ('tmp4027', maccell/src/macc_4d.cpp:54) [14498]  (0.445 ns)
	'add' operation ('tmp4026', maccell/src/macc_4d.cpp:54) [14505]  (0.445 ns)
	'add' operation ('result_3_161_2_2_2', maccell/src/macc_4d.cpp:54) [14519]  (0.445 ns)

 <State 249>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_493', maccell/src/macc_4d.cpp:54) on array 'A_0' [14527]  (1.35 ns)
	'mul' operation ('tmp_15_162_0_1_2', maccell/src/macc_4d.cpp:54) [14528]  (3.88 ns)
	'add' operation ('tmp4056', maccell/src/macc_4d.cpp:54) [14559]  (1.2 ns)
	'add' operation ('tmp4055', maccell/src/macc_4d.cpp:54) [14560]  (0.445 ns)
	'add' operation ('tmp4052', maccell/src/macc_4d.cpp:54) [14561]  (0.445 ns)

 <State 250>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_494', maccell/src/macc_4d.cpp:54) on array 'A_1' [14543]  (1.35 ns)
	'mul' operation ('tmp_15_162_1_2_2', maccell/src/macc_4d.cpp:54) [14544]  (3.88 ns)
	'add' operation ('tmp4068', maccell/src/macc_4d.cpp:54) [14571]  (1.2 ns)
	'add' operation ('tmp4067', maccell/src/macc_4d.cpp:54) [14573]  (0.445 ns)
	'add' operation ('tmp4064', maccell/src/macc_4d.cpp:54) [14574]  (0.445 ns)
	'add' operation ('tmp4063', maccell/src/macc_4d.cpp:54) [14581]  (0.445 ns)
	'add' operation ('result_3_162_2_2_2', maccell/src/macc_4d.cpp:54) [14582]  (0.445 ns)

 <State 251>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_496', maccell/src/macc_4d.cpp:54) on array 'A_0' [14590]  (1.35 ns)
	'mul' operation ('tmp_15_163_0_1_2', maccell/src/macc_4d.cpp:54) [14591]  (3.88 ns)
	'add' operation ('tmp4081', maccell/src/macc_4d.cpp:54) [14622]  (1.2 ns)
	'add' operation ('tmp4080', maccell/src/macc_4d.cpp:54) [14623]  (0.445 ns)
	'add' operation ('tmp4077', maccell/src/macc_4d.cpp:54) [14624]  (0.445 ns)
	'add' operation ('tmp4076', maccell/src/macc_4d.cpp:54) [14631]  (0.445 ns)
	'add' operation ('result_3_163_2_2_2', maccell/src/macc_4d.cpp:54) [14645]  (0.445 ns)

 <State 252>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_499', maccell/src/macc_4d.cpp:54) on array 'A_0' [14653]  (1.35 ns)
	'mul' operation ('tmp_15_164_0_1_2', maccell/src/macc_4d.cpp:54) [14654]  (3.88 ns)
	'add' operation ('tmp4106', maccell/src/macc_4d.cpp:54) [14685]  (1.2 ns)
	'add' operation ('tmp4105', maccell/src/macc_4d.cpp:54) [14686]  (0.445 ns)
	'add' operation ('tmp4102', maccell/src/macc_4d.cpp:54) [14687]  (0.445 ns)

 <State 253>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_500', maccell/src/macc_4d.cpp:54) on array 'A_1' [14669]  (1.35 ns)
	'mul' operation ('tmp_15_164_1_2_2', maccell/src/macc_4d.cpp:54) [14670]  (3.88 ns)
	'add' operation ('tmp4118', maccell/src/macc_4d.cpp:54) [14697]  (1.2 ns)
	'add' operation ('tmp4117', maccell/src/macc_4d.cpp:54) [14699]  (0.445 ns)
	'add' operation ('tmp4114', maccell/src/macc_4d.cpp:54) [14700]  (0.445 ns)
	'add' operation ('tmp4113', maccell/src/macc_4d.cpp:54) [14707]  (0.445 ns)
	'add' operation ('result_3_164_2_2_2', maccell/src/macc_4d.cpp:54) [14708]  (0.445 ns)

 <State 254>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_502', maccell/src/macc_4d.cpp:54) on array 'A_0' [14716]  (1.35 ns)
	'mul' operation ('tmp_15_165_0_1_2', maccell/src/macc_4d.cpp:54) [14717]  (3.88 ns)
	'add' operation ('tmp4131', maccell/src/macc_4d.cpp:54) [14748]  (1.2 ns)
	'add' operation ('tmp4130', maccell/src/macc_4d.cpp:54) [14749]  (0.445 ns)
	'add' operation ('tmp4127', maccell/src/macc_4d.cpp:54) [14750]  (0.445 ns)
	'add' operation ('tmp4126', maccell/src/macc_4d.cpp:54) [14757]  (0.445 ns)
	'add' operation ('result_3_165_2_2_2', maccell/src/macc_4d.cpp:54) [14771]  (0.445 ns)

 <State 255>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_505', maccell/src/macc_4d.cpp:54) on array 'A_0' [14779]  (1.35 ns)
	'mul' operation ('tmp_15_166_0_1_2', maccell/src/macc_4d.cpp:54) [14780]  (3.88 ns)
	'add' operation ('tmp4156', maccell/src/macc_4d.cpp:54) [14811]  (1.2 ns)
	'add' operation ('tmp4155', maccell/src/macc_4d.cpp:54) [14812]  (0.445 ns)
	'add' operation ('tmp4152', maccell/src/macc_4d.cpp:54) [14813]  (0.445 ns)

 <State 256>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_506', maccell/src/macc_4d.cpp:54) on array 'A_1' [14795]  (1.35 ns)
	'mul' operation ('tmp_15_166_1_2_2', maccell/src/macc_4d.cpp:54) [14796]  (3.88 ns)
	'add' operation ('tmp4168', maccell/src/macc_4d.cpp:54) [14823]  (1.2 ns)
	'add' operation ('tmp4167', maccell/src/macc_4d.cpp:54) [14825]  (0.445 ns)
	'add' operation ('tmp4164', maccell/src/macc_4d.cpp:54) [14826]  (0.445 ns)
	'add' operation ('tmp4163', maccell/src/macc_4d.cpp:54) [14833]  (0.445 ns)
	'add' operation ('result_3_166_2_2_2', maccell/src/macc_4d.cpp:54) [14834]  (0.445 ns)

 <State 257>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_508', maccell/src/macc_4d.cpp:54) on array 'A_0' [14842]  (1.35 ns)
	'mul' operation ('tmp_15_167_0_1_2', maccell/src/macc_4d.cpp:54) [14843]  (3.88 ns)
	'add' operation ('tmp4181', maccell/src/macc_4d.cpp:54) [14884]  (1.2 ns)
	'add' operation ('tmp4180', maccell/src/macc_4d.cpp:54) [14885]  (0.445 ns)
	'add' operation ('tmp4177', maccell/src/macc_4d.cpp:54) [14886]  (0.445 ns)

 <State 258>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_511', maccell/src/macc_4d.cpp:54) on array 'A_0' [14915]  (1.35 ns)
	'mul' operation ('tmp_15_168_0_1_2', maccell/src/macc_4d.cpp:54) [14916]  (3.88 ns)
	'add' operation ('tmp4206', maccell/src/macc_4d.cpp:54) [14958]  (1.2 ns)
	'add' operation ('tmp4205', maccell/src/macc_4d.cpp:54) [14959]  (0.445 ns)
	'add' operation ('tmp4202', maccell/src/macc_4d.cpp:54) [14960]  (0.445 ns)

 <State 259>: 7.45ns
The critical path consists of the following:
	'load' operation ('B_0_load_61', maccell/src/macc_4d.cpp:54) on array 'B_0' [14846]  (1.35 ns)
	'mul' operation ('tmp_15_167_0_2_1', maccell/src/macc_4d.cpp:54) [14847]  (3.88 ns)
	'add' operation ('tmp4184', maccell/src/macc_4d.cpp:54) [14887]  (0.445 ns)
	'add' operation ('tmp4183', maccell/src/macc_4d.cpp:54) [14888]  (0.445 ns)
	'add' operation ('tmp4182', maccell/src/macc_4d.cpp:54) [14892]  (0.445 ns)
	'add' operation ('tmp4176', maccell/src/macc_4d.cpp:54) [14893]  (0.445 ns)
	'add' operation ('result_3_167_2_2_2', maccell/src/macc_4d.cpp:54) [14907]  (0.445 ns)

 <State 260>: 7.77ns
The critical path consists of the following:
	'load' operation ('A_0_load_514', maccell/src/macc_4d.cpp:54) on array 'A_0' [14989]  (1.35 ns)
	'mul' operation ('tmp_15_169_0_1_2', maccell/src/macc_4d.cpp:54) [14990]  (3.88 ns)
	'add' operation ('tmp4231', maccell/src/macc_4d.cpp:54) [15021]  (1.2 ns)
	'add' operation ('tmp4230', maccell/src/macc_4d.cpp:54) [15022]  (0.445 ns)
	'add' operation ('tmp4227', maccell/src/macc_4d.cpp:54) [15023]  (0.445 ns)
	'add' operation ('tmp4226', maccell/src/macc_4d.cpp:54) [15030]  (0.445 ns)

 <State 261>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_61', maccell/src/macc_4d.cpp:54) on array 'B_1' [14930]  (1.35 ns)
	'mul' operation ('tmp_15_168_1_2_1', maccell/src/macc_4d.cpp:54) [14931]  (3.88 ns)
	'add' operation ('tmp4218', maccell/src/macc_4d.cpp:54) [14970]  (1.2 ns)
	'add' operation ('tmp4217', maccell/src/macc_4d.cpp:54) [14972]  (0.445 ns)
	'add' operation ('tmp4214', maccell/src/macc_4d.cpp:54) [14973]  (0.445 ns)
	'add' operation ('tmp4213', maccell/src/macc_4d.cpp:54) [14980]  (0.445 ns)
	'add' operation ('result_3_168_2_2_2', maccell/src/macc_4d.cpp:54) [14981]  (0.445 ns)

 <State 262>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_518', maccell/src/macc_4d.cpp:54) on array 'A_1' [15068]  (1.35 ns)
	'mul' operation ('tmp_15_170_1_2_2', maccell/src/macc_4d.cpp:54) [15069]  (3.88 ns)
	'add' operation ('tmp4268', maccell/src/macc_4d.cpp:54) [15096]  (1.2 ns)
	'add' operation ('tmp4267', maccell/src/macc_4d.cpp:54) [15098]  (0.445 ns)
	'add' operation ('tmp4264', maccell/src/macc_4d.cpp:54) [15099]  (0.445 ns)
	'add' operation ('tmp4263', maccell/src/macc_4d.cpp:54) [15106]  (0.445 ns)
	'add' operation ('result_3_170_2_2_2', maccell/src/macc_4d.cpp:54) [15107]  (0.445 ns)

 <State 263>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_520', maccell/src/macc_4d.cpp:54) on array 'A_0' [15115]  (1.35 ns)
	'mul' operation ('tmp_15_171_0_1_2', maccell/src/macc_4d.cpp:54) [15116]  (3.88 ns)
	'add' operation ('tmp4281', maccell/src/macc_4d.cpp:54) [15147]  (1.2 ns)
	'add' operation ('tmp4280', maccell/src/macc_4d.cpp:54) [15148]  (0.445 ns)
	'add' operation ('tmp4277', maccell/src/macc_4d.cpp:54) [15149]  (0.445 ns)
	'add' operation ('tmp4276', maccell/src/macc_4d.cpp:54) [15156]  (0.445 ns)
	'add' operation ('result_3_171_2_2_2', maccell/src/macc_4d.cpp:54) [15170]  (0.445 ns)

 <State 264>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_523', maccell/src/macc_4d.cpp:54) on array 'A_0' [15178]  (1.35 ns)
	'mul' operation ('tmp_15_172_0_1_2', maccell/src/macc_4d.cpp:54) [15179]  (3.88 ns)
	'add' operation ('tmp4306', maccell/src/macc_4d.cpp:54) [15210]  (1.2 ns)
	'add' operation ('tmp4305', maccell/src/macc_4d.cpp:54) [15211]  (0.445 ns)
	'add' operation ('tmp4302', maccell/src/macc_4d.cpp:54) [15212]  (0.445 ns)

 <State 265>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_524', maccell/src/macc_4d.cpp:54) on array 'A_1' [15194]  (1.35 ns)
	'mul' operation ('tmp_15_172_1_2_2', maccell/src/macc_4d.cpp:54) [15195]  (3.88 ns)
	'add' operation ('tmp4318', maccell/src/macc_4d.cpp:54) [15222]  (1.2 ns)
	'add' operation ('tmp4317', maccell/src/macc_4d.cpp:54) [15224]  (0.445 ns)
	'add' operation ('tmp4314', maccell/src/macc_4d.cpp:54) [15225]  (0.445 ns)
	'add' operation ('tmp4313', maccell/src/macc_4d.cpp:54) [15232]  (0.445 ns)
	'add' operation ('result_3_172_2_2_2', maccell/src/macc_4d.cpp:54) [15233]  (0.445 ns)

 <State 266>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_526', maccell/src/macc_4d.cpp:54) on array 'A_0' [15241]  (1.35 ns)
	'mul' operation ('tmp_15_173_0_1_2', maccell/src/macc_4d.cpp:54) [15242]  (3.88 ns)
	'add' operation ('tmp4331', maccell/src/macc_4d.cpp:54) [15273]  (1.2 ns)
	'add' operation ('tmp4330', maccell/src/macc_4d.cpp:54) [15274]  (0.445 ns)
	'add' operation ('tmp4327', maccell/src/macc_4d.cpp:54) [15275]  (0.445 ns)
	'add' operation ('tmp4326', maccell/src/macc_4d.cpp:54) [15282]  (0.445 ns)
	'add' operation ('result_3_173_2_2_2', maccell/src/macc_4d.cpp:54) [15296]  (0.445 ns)

 <State 267>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_529', maccell/src/macc_4d.cpp:54) on array 'A_0' [15304]  (1.35 ns)
	'mul' operation ('tmp_15_174_0_1_2', maccell/src/macc_4d.cpp:54) [15305]  (3.88 ns)
	'add' operation ('tmp4356', maccell/src/macc_4d.cpp:54) [15336]  (1.2 ns)
	'add' operation ('tmp4355', maccell/src/macc_4d.cpp:54) [15337]  (0.445 ns)
	'add' operation ('tmp4352', maccell/src/macc_4d.cpp:54) [15338]  (0.445 ns)

 <State 268>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_530', maccell/src/macc_4d.cpp:54) on array 'A_1' [15320]  (1.35 ns)
	'mul' operation ('tmp_15_174_1_2_2', maccell/src/macc_4d.cpp:54) [15321]  (3.88 ns)
	'add' operation ('tmp4368', maccell/src/macc_4d.cpp:54) [15348]  (1.2 ns)
	'add' operation ('tmp4367', maccell/src/macc_4d.cpp:54) [15350]  (0.445 ns)
	'add' operation ('tmp4364', maccell/src/macc_4d.cpp:54) [15351]  (0.445 ns)
	'add' operation ('tmp4363', maccell/src/macc_4d.cpp:54) [15358]  (0.445 ns)
	'add' operation ('result_3_174_2_2_2', maccell/src/macc_4d.cpp:54) [15359]  (0.445 ns)

 <State 269>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_532', maccell/src/macc_4d.cpp:54) on array 'A_0' [15367]  (1.35 ns)
	'mul' operation ('tmp_15_175_0_1_2', maccell/src/macc_4d.cpp:54) [15368]  (3.88 ns)
	'add' operation ('tmp4381', maccell/src/macc_4d.cpp:54) [15399]  (1.2 ns)
	'add' operation ('tmp4380', maccell/src/macc_4d.cpp:54) [15400]  (0.445 ns)
	'add' operation ('tmp4377', maccell/src/macc_4d.cpp:54) [15401]  (0.445 ns)
	'add' operation ('tmp4376', maccell/src/macc_4d.cpp:54) [15408]  (0.445 ns)
	'add' operation ('result_3_175_2_2_2', maccell/src/macc_4d.cpp:54) [15422]  (0.445 ns)

 <State 270>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_535', maccell/src/macc_4d.cpp:54) on array 'A_0' [15430]  (1.35 ns)
	'mul' operation ('tmp_15_176_0_1_2', maccell/src/macc_4d.cpp:54) [15431]  (3.88 ns)
	'add' operation ('tmp4406', maccell/src/macc_4d.cpp:54) [15462]  (1.2 ns)
	'add' operation ('tmp4405', maccell/src/macc_4d.cpp:54) [15463]  (0.445 ns)
	'add' operation ('tmp4402', maccell/src/macc_4d.cpp:54) [15464]  (0.445 ns)

 <State 271>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_536', maccell/src/macc_4d.cpp:54) on array 'A_1' [15446]  (1.35 ns)
	'mul' operation ('tmp_15_176_1_2_2', maccell/src/macc_4d.cpp:54) [15447]  (3.88 ns)
	'add' operation ('tmp4418', maccell/src/macc_4d.cpp:54) [15474]  (1.2 ns)
	'add' operation ('tmp4417', maccell/src/macc_4d.cpp:54) [15476]  (0.445 ns)
	'add' operation ('tmp4414', maccell/src/macc_4d.cpp:54) [15477]  (0.445 ns)
	'add' operation ('tmp4413', maccell/src/macc_4d.cpp:54) [15484]  (0.445 ns)
	'add' operation ('result_3_176_2_2_2', maccell/src/macc_4d.cpp:54) [15485]  (0.445 ns)

 <State 272>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_538', maccell/src/macc_4d.cpp:54) on array 'A_0' [15493]  (1.35 ns)
	'mul' operation ('tmp_15_177_0_1_2', maccell/src/macc_4d.cpp:54) [15494]  (3.88 ns)
	'add' operation ('tmp4431', maccell/src/macc_4d.cpp:54) [15525]  (1.2 ns)
	'add' operation ('tmp4430', maccell/src/macc_4d.cpp:54) [15526]  (0.445 ns)
	'add' operation ('tmp4427', maccell/src/macc_4d.cpp:54) [15527]  (0.445 ns)
	'add' operation ('tmp4426', maccell/src/macc_4d.cpp:54) [15534]  (0.445 ns)
	'add' operation ('result_3_177_2_2_2', maccell/src/macc_4d.cpp:54) [15548]  (0.445 ns)

 <State 273>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_541', maccell/src/macc_4d.cpp:54) on array 'A_0' [15556]  (1.35 ns)
	'mul' operation ('tmp_15_178_0_1_2', maccell/src/macc_4d.cpp:54) [15557]  (3.88 ns)
	'add' operation ('tmp4456', maccell/src/macc_4d.cpp:54) [15588]  (1.2 ns)
	'add' operation ('tmp4455', maccell/src/macc_4d.cpp:54) [15589]  (0.445 ns)
	'add' operation ('tmp4452', maccell/src/macc_4d.cpp:54) [15590]  (0.445 ns)

 <State 274>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_542', maccell/src/macc_4d.cpp:54) on array 'A_1' [15572]  (1.35 ns)
	'mul' operation ('tmp_15_178_1_2_2', maccell/src/macc_4d.cpp:54) [15573]  (3.88 ns)
	'add' operation ('tmp4468', maccell/src/macc_4d.cpp:54) [15600]  (1.2 ns)
	'add' operation ('tmp4467', maccell/src/macc_4d.cpp:54) [15602]  (0.445 ns)
	'add' operation ('tmp4464', maccell/src/macc_4d.cpp:54) [15603]  (0.445 ns)
	'add' operation ('tmp4463', maccell/src/macc_4d.cpp:54) [15610]  (0.445 ns)
	'add' operation ('result_3_178_2_2_2', maccell/src/macc_4d.cpp:54) [15611]  (0.445 ns)

 <State 275>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_544', maccell/src/macc_4d.cpp:54) on array 'A_0' [15619]  (1.35 ns)
	'mul' operation ('tmp_15_179_0_1_2', maccell/src/macc_4d.cpp:54) [15620]  (3.88 ns)
	'add' operation ('tmp4481', maccell/src/macc_4d.cpp:54) [15651]  (1.2 ns)
	'add' operation ('tmp4480', maccell/src/macc_4d.cpp:54) [15652]  (0.445 ns)
	'add' operation ('tmp4477', maccell/src/macc_4d.cpp:54) [15653]  (0.445 ns)
	'add' operation ('tmp4476', maccell/src/macc_4d.cpp:54) [15660]  (0.445 ns)
	'add' operation ('result_3_179_2_2_2', maccell/src/macc_4d.cpp:54) [15674]  (0.445 ns)

 <State 276>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_547', maccell/src/macc_4d.cpp:54) on array 'A_0' [15682]  (1.35 ns)
	'mul' operation ('tmp_15_180_0_1_2', maccell/src/macc_4d.cpp:54) [15683]  (3.88 ns)
	'add' operation ('tmp4506', maccell/src/macc_4d.cpp:54) [15714]  (1.2 ns)
	'add' operation ('tmp4505', maccell/src/macc_4d.cpp:54) [15715]  (0.445 ns)
	'add' operation ('tmp4502', maccell/src/macc_4d.cpp:54) [15716]  (0.445 ns)

 <State 277>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_548', maccell/src/macc_4d.cpp:54) on array 'A_1' [15698]  (1.35 ns)
	'mul' operation ('tmp_15_180_1_2_2', maccell/src/macc_4d.cpp:54) [15699]  (3.88 ns)
	'add' operation ('tmp4518', maccell/src/macc_4d.cpp:54) [15726]  (1.2 ns)
	'add' operation ('tmp4517', maccell/src/macc_4d.cpp:54) [15728]  (0.445 ns)
	'add' operation ('tmp4514', maccell/src/macc_4d.cpp:54) [15729]  (0.445 ns)
	'add' operation ('tmp4513', maccell/src/macc_4d.cpp:54) [15736]  (0.445 ns)
	'add' operation ('result_3_180_2_2_2', maccell/src/macc_4d.cpp:54) [15737]  (0.445 ns)

 <State 278>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_1_load_551', maccell/src/macc_4d.cpp:54) on array 'A_1' [15767]  (1.35 ns)
	'mul' operation ('tmp_15_181_1_2_2', maccell/src/macc_4d.cpp:54) [15768]  (3.88 ns)
	'add' operation ('tmp4543', maccell/src/macc_4d.cpp:54) [15795]  (1.2 ns)
	'add' operation ('tmp4542', maccell/src/macc_4d.cpp:54) [15797]  (0.445 ns)
	'add' operation ('tmp4539', maccell/src/macc_4d.cpp:54) [15798]  (0.445 ns)

 <State 279>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_67', maccell/src/macc_4d.cpp:54) on array 'B_0' [15748]  (1.35 ns)
	'mul' operation ('tmp_15_181_0_1_1', maccell/src/macc_4d.cpp:54) [15749]  (3.88 ns)
	'add' operation ('tmp4531', maccell/src/macc_4d.cpp:54) [15783]  (1.2 ns)
	'add' operation ('tmp4530', maccell/src/macc_4d.cpp:54) [15784]  (0.445 ns)
	'add' operation ('tmp4527', maccell/src/macc_4d.cpp:54) [15785]  (0.445 ns)
	'add' operation ('tmp4526', maccell/src/macc_4d.cpp:54) [15792]  (0.445 ns)
	'add' operation ('result_3_181_2_2_2', maccell/src/macc_4d.cpp:54) [15806]  (0.445 ns)

 <State 280>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_554', maccell/src/macc_4d.cpp:54) on array 'A_1' [15830]  (1.35 ns)
	'mul' operation ('tmp_15_182_1_2_2', maccell/src/macc_4d.cpp:54) [15831]  (3.88 ns)
	'add' operation ('tmp4568', maccell/src/macc_4d.cpp:54) [15858]  (1.2 ns)
	'add' operation ('tmp4567', maccell/src/macc_4d.cpp:54) [15860]  (0.445 ns)
	'add' operation ('tmp4564', maccell/src/macc_4d.cpp:54) [15861]  (0.445 ns)
	'add' operation ('tmp4563', maccell/src/macc_4d.cpp:54) [15868]  (0.445 ns)
	'add' operation ('result_3_182_2_2_2', maccell/src/macc_4d.cpp:54) [15869]  (0.445 ns)

 <State 281>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_556', maccell/src/macc_4d.cpp:54) on array 'A_0' [15877]  (1.35 ns)
	'mul' operation ('tmp_15_183_0_1_2', maccell/src/macc_4d.cpp:54) [15878]  (3.88 ns)
	'add' operation ('tmp4581', maccell/src/macc_4d.cpp:54) [15909]  (1.2 ns)
	'add' operation ('tmp4580', maccell/src/macc_4d.cpp:54) [15910]  (0.445 ns)
	'add' operation ('tmp4577', maccell/src/macc_4d.cpp:54) [15911]  (0.445 ns)
	'add' operation ('tmp4576', maccell/src/macc_4d.cpp:54) [15918]  (0.445 ns)
	'add' operation ('result_3_183_2_2_2', maccell/src/macc_4d.cpp:54) [15932]  (0.445 ns)

 <State 282>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_559', maccell/src/macc_4d.cpp:54) on array 'A_0' [15940]  (1.35 ns)
	'mul' operation ('tmp_15_184_0_1_2', maccell/src/macc_4d.cpp:54) [15941]  (3.88 ns)
	'add' operation ('tmp4606', maccell/src/macc_4d.cpp:54) [15972]  (1.2 ns)
	'add' operation ('tmp4605', maccell/src/macc_4d.cpp:54) [15973]  (0.445 ns)
	'add' operation ('tmp4602', maccell/src/macc_4d.cpp:54) [15974]  (0.445 ns)

 <State 283>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_560', maccell/src/macc_4d.cpp:54) on array 'A_1' [15956]  (1.35 ns)
	'mul' operation ('tmp_15_184_1_2_2', maccell/src/macc_4d.cpp:54) [15957]  (3.88 ns)
	'add' operation ('tmp4618', maccell/src/macc_4d.cpp:54) [15984]  (1.2 ns)
	'add' operation ('tmp4617', maccell/src/macc_4d.cpp:54) [15986]  (0.445 ns)
	'add' operation ('tmp4614', maccell/src/macc_4d.cpp:54) [15987]  (0.445 ns)
	'add' operation ('tmp4613', maccell/src/macc_4d.cpp:54) [15994]  (0.445 ns)
	'add' operation ('result_3_184_2_2_2', maccell/src/macc_4d.cpp:54) [15995]  (0.445 ns)

 <State 284>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_562', maccell/src/macc_4d.cpp:54) on array 'A_0' [16003]  (1.35 ns)
	'mul' operation ('tmp_15_185_0_1_2', maccell/src/macc_4d.cpp:54) [16004]  (3.88 ns)
	'add' operation ('tmp4631', maccell/src/macc_4d.cpp:54) [16035]  (1.2 ns)
	'add' operation ('tmp4630', maccell/src/macc_4d.cpp:54) [16036]  (0.445 ns)
	'add' operation ('tmp4627', maccell/src/macc_4d.cpp:54) [16037]  (0.445 ns)
	'add' operation ('tmp4626', maccell/src/macc_4d.cpp:54) [16044]  (0.445 ns)
	'add' operation ('result_3_185_2_2_2', maccell/src/macc_4d.cpp:54) [16058]  (0.445 ns)

 <State 285>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_565', maccell/src/macc_4d.cpp:54) on array 'A_0' [16066]  (1.35 ns)
	'mul' operation ('tmp_15_186_0_1_2', maccell/src/macc_4d.cpp:54) [16067]  (3.88 ns)
	'add' operation ('tmp4656', maccell/src/macc_4d.cpp:54) [16098]  (1.2 ns)
	'add' operation ('tmp4655', maccell/src/macc_4d.cpp:54) [16099]  (0.445 ns)
	'add' operation ('tmp4652', maccell/src/macc_4d.cpp:54) [16100]  (0.445 ns)

 <State 286>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_566', maccell/src/macc_4d.cpp:54) on array 'A_1' [16082]  (1.35 ns)
	'mul' operation ('tmp_15_186_1_2_2', maccell/src/macc_4d.cpp:54) [16083]  (3.88 ns)
	'add' operation ('tmp4668', maccell/src/macc_4d.cpp:54) [16110]  (1.2 ns)
	'add' operation ('tmp4667', maccell/src/macc_4d.cpp:54) [16112]  (0.445 ns)
	'add' operation ('tmp4664', maccell/src/macc_4d.cpp:54) [16113]  (0.445 ns)
	'add' operation ('tmp4663', maccell/src/macc_4d.cpp:54) [16120]  (0.445 ns)
	'add' operation ('result_3_186_2_2_2', maccell/src/macc_4d.cpp:54) [16121]  (0.445 ns)

 <State 287>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_568', maccell/src/macc_4d.cpp:54) on array 'A_0' [16129]  (1.35 ns)
	'mul' operation ('tmp_15_187_0_1_2', maccell/src/macc_4d.cpp:54) [16130]  (3.88 ns)
	'add' operation ('tmp4681', maccell/src/macc_4d.cpp:54) [16161]  (1.2 ns)
	'add' operation ('tmp4680', maccell/src/macc_4d.cpp:54) [16162]  (0.445 ns)
	'add' operation ('tmp4677', maccell/src/macc_4d.cpp:54) [16163]  (0.445 ns)
	'add' operation ('tmp4676', maccell/src/macc_4d.cpp:54) [16170]  (0.445 ns)
	'add' operation ('result_3_187_2_2_2', maccell/src/macc_4d.cpp:54) [16184]  (0.445 ns)

 <State 288>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_571', maccell/src/macc_4d.cpp:54) on array 'A_0' [16192]  (1.35 ns)
	'mul' operation ('tmp_15_188_0_1_2', maccell/src/macc_4d.cpp:54) [16193]  (3.88 ns)
	'add' operation ('tmp4706', maccell/src/macc_4d.cpp:54) [16224]  (1.2 ns)
	'add' operation ('tmp4705', maccell/src/macc_4d.cpp:54) [16225]  (0.445 ns)
	'add' operation ('tmp4702', maccell/src/macc_4d.cpp:54) [16226]  (0.445 ns)

 <State 289>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_572', maccell/src/macc_4d.cpp:54) on array 'A_1' [16208]  (1.35 ns)
	'mul' operation ('tmp_15_188_1_2_2', maccell/src/macc_4d.cpp:54) [16209]  (3.88 ns)
	'add' operation ('tmp4718', maccell/src/macc_4d.cpp:54) [16236]  (1.2 ns)
	'add' operation ('tmp4717', maccell/src/macc_4d.cpp:54) [16238]  (0.445 ns)
	'add' operation ('tmp4714', maccell/src/macc_4d.cpp:54) [16239]  (0.445 ns)
	'add' operation ('tmp4713', maccell/src/macc_4d.cpp:54) [16246]  (0.445 ns)
	'add' operation ('result_3_188_2_2_2', maccell/src/macc_4d.cpp:54) [16247]  (0.445 ns)

 <State 290>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_574', maccell/src/macc_4d.cpp:54) on array 'A_0' [16255]  (1.35 ns)
	'mul' operation ('tmp_15_189_0_1_2', maccell/src/macc_4d.cpp:54) [16256]  (3.88 ns)
	'add' operation ('tmp4731', maccell/src/macc_4d.cpp:54) [16287]  (1.2 ns)
	'add' operation ('tmp4730', maccell/src/macc_4d.cpp:54) [16288]  (0.445 ns)
	'add' operation ('tmp4727', maccell/src/macc_4d.cpp:54) [16289]  (0.445 ns)
	'add' operation ('tmp4726', maccell/src/macc_4d.cpp:54) [16296]  (0.445 ns)
	'add' operation ('result_3_189_2_2_2', maccell/src/macc_4d.cpp:54) [16310]  (0.445 ns)

 <State 291>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_577', maccell/src/macc_4d.cpp:54) on array 'A_0' [16318]  (1.35 ns)
	'mul' operation ('tmp_15_190_0_1_2', maccell/src/macc_4d.cpp:54) [16319]  (3.88 ns)
	'add' operation ('tmp4756', maccell/src/macc_4d.cpp:54) [16350]  (1.2 ns)
	'add' operation ('tmp4755', maccell/src/macc_4d.cpp:54) [16351]  (0.445 ns)
	'add' operation ('tmp4752', maccell/src/macc_4d.cpp:54) [16352]  (0.445 ns)

 <State 292>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_578', maccell/src/macc_4d.cpp:54) on array 'A_1' [16334]  (1.35 ns)
	'mul' operation ('tmp_15_190_1_2_2', maccell/src/macc_4d.cpp:54) [16335]  (3.88 ns)
	'add' operation ('tmp4768', maccell/src/macc_4d.cpp:54) [16362]  (1.2 ns)
	'add' operation ('tmp4767', maccell/src/macc_4d.cpp:54) [16364]  (0.445 ns)
	'add' operation ('tmp4764', maccell/src/macc_4d.cpp:54) [16365]  (0.445 ns)
	'add' operation ('tmp4763', maccell/src/macc_4d.cpp:54) [16372]  (0.445 ns)
	'add' operation ('result_3_190_2_2_2', maccell/src/macc_4d.cpp:54) [16373]  (0.445 ns)

 <State 293>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_580', maccell/src/macc_4d.cpp:54) on array 'A_0' [16381]  (1.35 ns)
	'mul' operation ('tmp_15_191_0_1_2', maccell/src/macc_4d.cpp:54) [16382]  (3.88 ns)
	'add' operation ('tmp4781', maccell/src/macc_4d.cpp:54) [16413]  (1.2 ns)
	'add' operation ('tmp4780', maccell/src/macc_4d.cpp:54) [16414]  (0.445 ns)
	'add' operation ('tmp4777', maccell/src/macc_4d.cpp:54) [16415]  (0.445 ns)
	'add' operation ('tmp4776', maccell/src/macc_4d.cpp:54) [16422]  (0.445 ns)
	'add' operation ('result_3_191_2_2_2', maccell/src/macc_4d.cpp:54) [16436]  (0.445 ns)

 <State 294>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_583', maccell/src/macc_4d.cpp:54) on array 'A_0' [16444]  (1.35 ns)
	'mul' operation ('tmp_15_192_0_1_2', maccell/src/macc_4d.cpp:54) [16445]  (3.88 ns)
	'add' operation ('tmp4806', maccell/src/macc_4d.cpp:54) [16476]  (1.2 ns)
	'add' operation ('tmp4805', maccell/src/macc_4d.cpp:54) [16477]  (0.445 ns)
	'add' operation ('tmp4802', maccell/src/macc_4d.cpp:54) [16478]  (0.445 ns)

 <State 295>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_584', maccell/src/macc_4d.cpp:54) on array 'A_1' [16460]  (1.35 ns)
	'mul' operation ('tmp_15_192_1_2_2', maccell/src/macc_4d.cpp:54) [16461]  (3.88 ns)
	'add' operation ('tmp4818', maccell/src/macc_4d.cpp:54) [16488]  (1.2 ns)
	'add' operation ('tmp4817', maccell/src/macc_4d.cpp:54) [16490]  (0.445 ns)
	'add' operation ('tmp4814', maccell/src/macc_4d.cpp:54) [16491]  (0.445 ns)
	'add' operation ('tmp4813', maccell/src/macc_4d.cpp:54) [16498]  (0.445 ns)
	'add' operation ('result_3_192_2_2_2', maccell/src/macc_4d.cpp:54) [16499]  (0.445 ns)

 <State 296>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_586', maccell/src/macc_4d.cpp:54) on array 'A_0' [16507]  (1.35 ns)
	'mul' operation ('tmp_15_193_0_1_2', maccell/src/macc_4d.cpp:54) [16508]  (3.88 ns)
	'add' operation ('tmp4831', maccell/src/macc_4d.cpp:54) [16539]  (1.2 ns)
	'add' operation ('tmp4830', maccell/src/macc_4d.cpp:54) [16540]  (0.445 ns)
	'add' operation ('tmp4827', maccell/src/macc_4d.cpp:54) [16541]  (0.445 ns)
	'add' operation ('tmp4826', maccell/src/macc_4d.cpp:54) [16548]  (0.445 ns)
	'add' operation ('result_3_193_2_2_2', maccell/src/macc_4d.cpp:54) [16562]  (0.445 ns)

 <State 297>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_589', maccell/src/macc_4d.cpp:54) on array 'A_0' [16570]  (1.35 ns)
	'mul' operation ('tmp_15_194_0_1_2', maccell/src/macc_4d.cpp:54) [16571]  (3.88 ns)
	'add' operation ('tmp4856', maccell/src/macc_4d.cpp:54) [16602]  (1.2 ns)
	'add' operation ('tmp4855', maccell/src/macc_4d.cpp:54) [16603]  (0.445 ns)
	'add' operation ('tmp4852', maccell/src/macc_4d.cpp:54) [16604]  (0.445 ns)

 <State 298>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_590', maccell/src/macc_4d.cpp:54) on array 'A_1' [16586]  (1.35 ns)
	'mul' operation ('tmp_15_194_1_2_2', maccell/src/macc_4d.cpp:54) [16587]  (3.88 ns)
	'add' operation ('tmp4868', maccell/src/macc_4d.cpp:54) [16614]  (1.2 ns)
	'add' operation ('tmp4867', maccell/src/macc_4d.cpp:54) [16616]  (0.445 ns)
	'add' operation ('tmp4864', maccell/src/macc_4d.cpp:54) [16617]  (0.445 ns)
	'add' operation ('tmp4863', maccell/src/macc_4d.cpp:54) [16624]  (0.445 ns)
	'add' operation ('result_3_194_2_2_2', maccell/src/macc_4d.cpp:54) [16625]  (0.445 ns)

 <State 299>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_592', maccell/src/macc_4d.cpp:54) on array 'A_0' [16633]  (1.35 ns)
	'mul' operation ('tmp_15_195_0_1_2', maccell/src/macc_4d.cpp:54) [16634]  (3.88 ns)
	'add' operation ('tmp4881', maccell/src/macc_4d.cpp:54) [16675]  (1.2 ns)
	'add' operation ('tmp4880', maccell/src/macc_4d.cpp:54) [16676]  (0.445 ns)
	'add' operation ('tmp4877', maccell/src/macc_4d.cpp:54) [16677]  (0.445 ns)
	'add' operation ('tmp4876', maccell/src/macc_4d.cpp:54) [16684]  (0.445 ns)
	'add' operation ('result_3_195_2_2_2', maccell/src/macc_4d.cpp:54) [16698]  (0.445 ns)

 <State 300>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_595', maccell/src/macc_4d.cpp:54) on array 'A_0' [16706]  (1.35 ns)
	'mul' operation ('tmp_15_196_0_1_2', maccell/src/macc_4d.cpp:54) [16707]  (3.88 ns)
	'add' operation ('tmp4906', maccell/src/macc_4d.cpp:54) [16749]  (1.2 ns)
	'add' operation ('tmp4905', maccell/src/macc_4d.cpp:54) [16750]  (0.445 ns)
	'add' operation ('tmp4902', maccell/src/macc_4d.cpp:54) [16751]  (0.445 ns)

 <State 301>: 7.01ns
The critical path consists of the following:
	'load' operation ('A_0_load_596', maccell/src/macc_4d.cpp:54) on array 'A_0' [16710]  (1.35 ns)
	'mul' operation ('tmp_15_196_0_2_2', maccell/src/macc_4d.cpp:54) [16711]  (3.88 ns)
	'add' operation ('tmp4909', maccell/src/macc_4d.cpp:54) [16752]  (0.445 ns)
	'add' operation ('tmp4908', maccell/src/macc_4d.cpp:54) [16753]  (0.445 ns)
	'add' operation ('tmp4907', maccell/src/macc_4d.cpp:54) [16757]  (0.445 ns)
	'add' operation ('tmp4901', maccell/src/macc_4d.cpp:54) [16758]  (0.445 ns)

 <State 302>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_1_load_70', maccell/src/macc_4d.cpp:54) on array 'B_1' [16721]  (1.35 ns)
	'mul' operation ('tmp_15_196_1_2_1', maccell/src/macc_4d.cpp:54) [16722]  (3.88 ns)
	'add' operation ('tmp4918', maccell/src/macc_4d.cpp:54) [16761]  (1.2 ns)
	'add' operation ('tmp4917', maccell/src/macc_4d.cpp:54) [16763]  (0.445 ns)
	'add' operation ('tmp4914', maccell/src/macc_4d.cpp:54) [16764]  (0.445 ns)
	'add' operation ('tmp4913', maccell/src/macc_4d.cpp:54) [16771]  (0.445 ns)
	'add' operation ('result_3_196_2_2_2', maccell/src/macc_4d.cpp:54) [16772]  (0.445 ns)

 <State 303>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_601', maccell/src/macc_4d.cpp:54) on array 'A_0' [16843]  (1.35 ns)
	'mul' operation ('tmp_15_198_0_1_2', maccell/src/macc_4d.cpp:54) [16844]  (3.88 ns)
	'add' operation ('tmp4956', maccell/src/macc_4d.cpp:54) [16875]  (1.2 ns)
	'add' operation ('tmp4955', maccell/src/macc_4d.cpp:54) [16876]  (0.445 ns)
	'add' operation ('tmp4952', maccell/src/macc_4d.cpp:54) [16877]  (0.445 ns)

 <State 304>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_602', maccell/src/macc_4d.cpp:54) on array 'A_1' [16859]  (1.35 ns)
	'mul' operation ('tmp_15_198_1_2_2', maccell/src/macc_4d.cpp:54) [16860]  (3.88 ns)
	'add' operation ('tmp4968', maccell/src/macc_4d.cpp:54) [16887]  (1.2 ns)
	'add' operation ('tmp4967', maccell/src/macc_4d.cpp:54) [16889]  (0.445 ns)
	'add' operation ('tmp4964', maccell/src/macc_4d.cpp:54) [16890]  (0.445 ns)
	'add' operation ('tmp4963', maccell/src/macc_4d.cpp:54) [16897]  (0.445 ns)
	'add' operation ('result_3_198_2_2_2', maccell/src/macc_4d.cpp:54) [16898]  (0.445 ns)

 <State 305>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_604', maccell/src/macc_4d.cpp:54) on array 'A_0' [16906]  (1.35 ns)
	'mul' operation ('tmp_15_199_0_1_2', maccell/src/macc_4d.cpp:54) [16907]  (3.88 ns)
	'add' operation ('tmp4981', maccell/src/macc_4d.cpp:54) [16938]  (1.2 ns)
	'add' operation ('tmp4980', maccell/src/macc_4d.cpp:54) [16939]  (0.445 ns)
	'add' operation ('tmp4977', maccell/src/macc_4d.cpp:54) [16940]  (0.445 ns)
	'add' operation ('tmp4976', maccell/src/macc_4d.cpp:54) [16947]  (0.445 ns)
	'add' operation ('result_3_199_2_2_2', maccell/src/macc_4d.cpp:54) [16961]  (0.445 ns)

 <State 306>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_607', maccell/src/macc_4d.cpp:54) on array 'A_0' [16969]  (1.35 ns)
	'mul' operation ('tmp_15_200_0_1_2', maccell/src/macc_4d.cpp:54) [16970]  (3.88 ns)
	'add' operation ('tmp5006', maccell/src/macc_4d.cpp:54) [17001]  (1.2 ns)
	'add' operation ('tmp5005', maccell/src/macc_4d.cpp:54) [17002]  (0.445 ns)
	'add' operation ('tmp5002', maccell/src/macc_4d.cpp:54) [17003]  (0.445 ns)

 <State 307>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_608', maccell/src/macc_4d.cpp:54) on array 'A_1' [16985]  (1.35 ns)
	'mul' operation ('tmp_15_200_1_2_2', maccell/src/macc_4d.cpp:54) [16986]  (3.88 ns)
	'add' operation ('tmp5018', maccell/src/macc_4d.cpp:54) [17013]  (1.2 ns)
	'add' operation ('tmp5017', maccell/src/macc_4d.cpp:54) [17015]  (0.445 ns)
	'add' operation ('tmp5014', maccell/src/macc_4d.cpp:54) [17016]  (0.445 ns)
	'add' operation ('tmp5013', maccell/src/macc_4d.cpp:54) [17023]  (0.445 ns)
	'add' operation ('result_3_200_2_2_2', maccell/src/macc_4d.cpp:54) [17024]  (0.445 ns)

 <State 308>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_610', maccell/src/macc_4d.cpp:54) on array 'A_0' [17032]  (1.35 ns)
	'mul' operation ('tmp_15_201_0_1_2', maccell/src/macc_4d.cpp:54) [17033]  (3.88 ns)
	'add' operation ('tmp5031', maccell/src/macc_4d.cpp:54) [17064]  (1.2 ns)
	'add' operation ('tmp5030', maccell/src/macc_4d.cpp:54) [17065]  (0.445 ns)
	'add' operation ('tmp5027', maccell/src/macc_4d.cpp:54) [17066]  (0.445 ns)
	'add' operation ('tmp5026', maccell/src/macc_4d.cpp:54) [17073]  (0.445 ns)
	'add' operation ('result_3_201_2_2_2', maccell/src/macc_4d.cpp:54) [17087]  (0.445 ns)

 <State 309>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_613', maccell/src/macc_4d.cpp:54) on array 'A_0' [17095]  (1.35 ns)
	'mul' operation ('tmp_15_202_0_1_2', maccell/src/macc_4d.cpp:54) [17096]  (3.88 ns)
	'add' operation ('tmp5056', maccell/src/macc_4d.cpp:54) [17127]  (1.2 ns)
	'add' operation ('tmp5055', maccell/src/macc_4d.cpp:54) [17128]  (0.445 ns)
	'add' operation ('tmp5052', maccell/src/macc_4d.cpp:54) [17129]  (0.445 ns)

 <State 310>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_614', maccell/src/macc_4d.cpp:54) on array 'A_1' [17111]  (1.35 ns)
	'mul' operation ('tmp_15_202_1_2_2', maccell/src/macc_4d.cpp:54) [17112]  (3.88 ns)
	'add' operation ('tmp5068', maccell/src/macc_4d.cpp:54) [17139]  (1.2 ns)
	'add' operation ('tmp5067', maccell/src/macc_4d.cpp:54) [17141]  (0.445 ns)
	'add' operation ('tmp5064', maccell/src/macc_4d.cpp:54) [17142]  (0.445 ns)
	'add' operation ('tmp5063', maccell/src/macc_4d.cpp:54) [17149]  (0.445 ns)
	'add' operation ('result_3_202_2_2_2', maccell/src/macc_4d.cpp:54) [17150]  (0.445 ns)

 <State 311>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_616', maccell/src/macc_4d.cpp:54) on array 'A_0' [17158]  (1.35 ns)
	'mul' operation ('tmp_15_203_0_1_2', maccell/src/macc_4d.cpp:54) [17159]  (3.88 ns)
	'add' operation ('tmp5081', maccell/src/macc_4d.cpp:54) [17190]  (1.2 ns)
	'add' operation ('tmp5080', maccell/src/macc_4d.cpp:54) [17191]  (0.445 ns)
	'add' operation ('tmp5077', maccell/src/macc_4d.cpp:54) [17192]  (0.445 ns)
	'add' operation ('tmp5076', maccell/src/macc_4d.cpp:54) [17199]  (0.445 ns)
	'add' operation ('result_3_203_2_2_2', maccell/src/macc_4d.cpp:54) [17213]  (0.445 ns)

 <State 312>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_619', maccell/src/macc_4d.cpp:54) on array 'A_0' [17221]  (1.35 ns)
	'mul' operation ('tmp_15_204_0_1_2', maccell/src/macc_4d.cpp:54) [17222]  (3.88 ns)
	'add' operation ('tmp5106', maccell/src/macc_4d.cpp:54) [17253]  (1.2 ns)
	'add' operation ('tmp5105', maccell/src/macc_4d.cpp:54) [17254]  (0.445 ns)
	'add' operation ('tmp5102', maccell/src/macc_4d.cpp:54) [17255]  (0.445 ns)

 <State 313>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_620', maccell/src/macc_4d.cpp:54) on array 'A_1' [17237]  (1.35 ns)
	'mul' operation ('tmp_15_204_1_2_2', maccell/src/macc_4d.cpp:54) [17238]  (3.88 ns)
	'add' operation ('tmp5118', maccell/src/macc_4d.cpp:54) [17265]  (1.2 ns)
	'add' operation ('tmp5117', maccell/src/macc_4d.cpp:54) [17267]  (0.445 ns)
	'add' operation ('tmp5114', maccell/src/macc_4d.cpp:54) [17268]  (0.445 ns)
	'add' operation ('tmp5113', maccell/src/macc_4d.cpp:54) [17275]  (0.445 ns)
	'add' operation ('result_3_204_2_2_2', maccell/src/macc_4d.cpp:54) [17276]  (0.445 ns)

 <State 314>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_622', maccell/src/macc_4d.cpp:54) on array 'A_0' [17284]  (1.35 ns)
	'mul' operation ('tmp_15_205_0_1_2', maccell/src/macc_4d.cpp:54) [17285]  (3.88 ns)
	'add' operation ('tmp5131', maccell/src/macc_4d.cpp:54) [17316]  (1.2 ns)
	'add' operation ('tmp5130', maccell/src/macc_4d.cpp:54) [17317]  (0.445 ns)
	'add' operation ('tmp5127', maccell/src/macc_4d.cpp:54) [17318]  (0.445 ns)
	'add' operation ('tmp5126', maccell/src/macc_4d.cpp:54) [17325]  (0.445 ns)
	'add' operation ('result_3_205_2_2_2', maccell/src/macc_4d.cpp:54) [17339]  (0.445 ns)

 <State 315>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_625', maccell/src/macc_4d.cpp:54) on array 'A_0' [17347]  (1.35 ns)
	'mul' operation ('tmp_15_206_0_1_2', maccell/src/macc_4d.cpp:54) [17348]  (3.88 ns)
	'add' operation ('tmp5156', maccell/src/macc_4d.cpp:54) [17379]  (1.2 ns)
	'add' operation ('tmp5155', maccell/src/macc_4d.cpp:54) [17380]  (0.445 ns)
	'add' operation ('tmp5152', maccell/src/macc_4d.cpp:54) [17381]  (0.445 ns)

 <State 316>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_626', maccell/src/macc_4d.cpp:54) on array 'A_1' [17363]  (1.35 ns)
	'mul' operation ('tmp_15_206_1_2_2', maccell/src/macc_4d.cpp:54) [17364]  (3.88 ns)
	'add' operation ('tmp5168', maccell/src/macc_4d.cpp:54) [17391]  (1.2 ns)
	'add' operation ('tmp5167', maccell/src/macc_4d.cpp:54) [17393]  (0.445 ns)
	'add' operation ('tmp5164', maccell/src/macc_4d.cpp:54) [17394]  (0.445 ns)
	'add' operation ('tmp5163', maccell/src/macc_4d.cpp:54) [17401]  (0.445 ns)
	'add' operation ('result_3_206_2_2_2', maccell/src/macc_4d.cpp:54) [17402]  (0.445 ns)

 <State 317>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_628', maccell/src/macc_4d.cpp:54) on array 'A_0' [17410]  (1.35 ns)
	'mul' operation ('tmp_15_207_0_1_2', maccell/src/macc_4d.cpp:54) [17411]  (3.88 ns)
	'add' operation ('tmp5181', maccell/src/macc_4d.cpp:54) [17442]  (1.2 ns)
	'add' operation ('tmp5180', maccell/src/macc_4d.cpp:54) [17443]  (0.445 ns)
	'add' operation ('tmp5177', maccell/src/macc_4d.cpp:54) [17444]  (0.445 ns)
	'add' operation ('tmp5176', maccell/src/macc_4d.cpp:54) [17451]  (0.445 ns)
	'add' operation ('result_3_207_2_2_2', maccell/src/macc_4d.cpp:54) [17465]  (0.445 ns)

 <State 318>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_631', maccell/src/macc_4d.cpp:54) on array 'A_0' [17473]  (1.35 ns)
	'mul' operation ('tmp_15_208_0_1_2', maccell/src/macc_4d.cpp:54) [17474]  (3.88 ns)
	'add' operation ('tmp5206', maccell/src/macc_4d.cpp:54) [17505]  (1.2 ns)
	'add' operation ('tmp5205', maccell/src/macc_4d.cpp:54) [17506]  (0.445 ns)
	'add' operation ('tmp5202', maccell/src/macc_4d.cpp:54) [17507]  (0.445 ns)

 <State 319>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_632', maccell/src/macc_4d.cpp:54) on array 'A_1' [17489]  (1.35 ns)
	'mul' operation ('tmp_15_208_1_2_2', maccell/src/macc_4d.cpp:54) [17490]  (3.88 ns)
	'add' operation ('tmp5218', maccell/src/macc_4d.cpp:54) [17517]  (1.2 ns)
	'add' operation ('tmp5217', maccell/src/macc_4d.cpp:54) [17519]  (0.445 ns)
	'add' operation ('tmp5214', maccell/src/macc_4d.cpp:54) [17520]  (0.445 ns)
	'add' operation ('tmp5213', maccell/src/macc_4d.cpp:54) [17527]  (0.445 ns)
	'add' operation ('result_3_208_2_2_2', maccell/src/macc_4d.cpp:54) [17528]  (0.445 ns)

 <State 320>: 8.21ns
The critical path consists of the following:
	'load' operation ('B_0_load_76', maccell/src/macc_4d.cpp:54) on array 'B_0' [17539]  (1.35 ns)
	'mul' operation ('tmp_15_209_0_1_1', maccell/src/macc_4d.cpp:54) [17540]  (3.88 ns)
	'add' operation ('tmp5231', maccell/src/macc_4d.cpp:54) [17574]  (1.2 ns)
	'add' operation ('tmp5230', maccell/src/macc_4d.cpp:54) [17575]  (0.445 ns)
	'add' operation ('tmp5227', maccell/src/macc_4d.cpp:54) [17576]  (0.445 ns)
	'add' operation ('tmp5226', maccell/src/macc_4d.cpp:54) [17583]  (0.445 ns)
	'add' operation ('result_3_209_2_2_2', maccell/src/macc_4d.cpp:54) [17597]  (0.445 ns)

 <State 321>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_637', maccell/src/macc_4d.cpp:54) on array 'A_0' [17605]  (1.35 ns)
	'mul' operation ('tmp_15_210_0_1_2', maccell/src/macc_4d.cpp:54) [17606]  (3.88 ns)
	'add' operation ('tmp5256', maccell/src/macc_4d.cpp:54) [17637]  (1.2 ns)
	'add' operation ('tmp5255', maccell/src/macc_4d.cpp:54) [17638]  (0.445 ns)
	'add' operation ('tmp5252', maccell/src/macc_4d.cpp:54) [17639]  (0.445 ns)

 <State 322>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_638', maccell/src/macc_4d.cpp:54) on array 'A_1' [17621]  (1.35 ns)
	'mul' operation ('tmp_15_210_1_2_2', maccell/src/macc_4d.cpp:54) [17622]  (3.88 ns)
	'add' operation ('tmp5268', maccell/src/macc_4d.cpp:54) [17649]  (1.2 ns)
	'add' operation ('tmp5267', maccell/src/macc_4d.cpp:54) [17651]  (0.445 ns)
	'add' operation ('tmp5264', maccell/src/macc_4d.cpp:54) [17652]  (0.445 ns)
	'add' operation ('tmp5263', maccell/src/macc_4d.cpp:54) [17659]  (0.445 ns)
	'add' operation ('result_3_210_2_2_2', maccell/src/macc_4d.cpp:54) [17660]  (0.445 ns)

 <State 323>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_640', maccell/src/macc_4d.cpp:54) on array 'A_0' [17668]  (1.35 ns)
	'mul' operation ('tmp_15_211_0_1_2', maccell/src/macc_4d.cpp:54) [17669]  (3.88 ns)
	'add' operation ('tmp5281', maccell/src/macc_4d.cpp:54) [17700]  (1.2 ns)
	'add' operation ('tmp5280', maccell/src/macc_4d.cpp:54) [17701]  (0.445 ns)
	'add' operation ('tmp5277', maccell/src/macc_4d.cpp:54) [17702]  (0.445 ns)
	'add' operation ('tmp5276', maccell/src/macc_4d.cpp:54) [17709]  (0.445 ns)
	'add' operation ('result_3_211_2_2_2', maccell/src/macc_4d.cpp:54) [17723]  (0.445 ns)

 <State 324>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_643', maccell/src/macc_4d.cpp:54) on array 'A_0' [17731]  (1.35 ns)
	'mul' operation ('tmp_15_212_0_1_2', maccell/src/macc_4d.cpp:54) [17732]  (3.88 ns)
	'add' operation ('tmp5306', maccell/src/macc_4d.cpp:54) [17763]  (1.2 ns)
	'add' operation ('tmp5305', maccell/src/macc_4d.cpp:54) [17764]  (0.445 ns)
	'add' operation ('tmp5302', maccell/src/macc_4d.cpp:54) [17765]  (0.445 ns)

 <State 325>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_644', maccell/src/macc_4d.cpp:54) on array 'A_1' [17747]  (1.35 ns)
	'mul' operation ('tmp_15_212_1_2_2', maccell/src/macc_4d.cpp:54) [17748]  (3.88 ns)
	'add' operation ('tmp5318', maccell/src/macc_4d.cpp:54) [17775]  (1.2 ns)
	'add' operation ('tmp5317', maccell/src/macc_4d.cpp:54) [17777]  (0.445 ns)
	'add' operation ('tmp5314', maccell/src/macc_4d.cpp:54) [17778]  (0.445 ns)
	'add' operation ('tmp5313', maccell/src/macc_4d.cpp:54) [17785]  (0.445 ns)
	'add' operation ('result_3_212_2_2_2', maccell/src/macc_4d.cpp:54) [17786]  (0.445 ns)

 <State 326>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_646', maccell/src/macc_4d.cpp:54) on array 'A_0' [17794]  (1.35 ns)
	'mul' operation ('tmp_15_213_0_1_2', maccell/src/macc_4d.cpp:54) [17795]  (3.88 ns)
	'add' operation ('tmp5331', maccell/src/macc_4d.cpp:54) [17826]  (1.2 ns)
	'add' operation ('tmp5330', maccell/src/macc_4d.cpp:54) [17827]  (0.445 ns)
	'add' operation ('tmp5327', maccell/src/macc_4d.cpp:54) [17828]  (0.445 ns)
	'add' operation ('tmp5326', maccell/src/macc_4d.cpp:54) [17835]  (0.445 ns)
	'add' operation ('result_3_213_2_2_2', maccell/src/macc_4d.cpp:54) [17849]  (0.445 ns)

 <State 327>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_649', maccell/src/macc_4d.cpp:54) on array 'A_0' [17857]  (1.35 ns)
	'mul' operation ('tmp_15_214_0_1_2', maccell/src/macc_4d.cpp:54) [17858]  (3.88 ns)
	'add' operation ('tmp5356', maccell/src/macc_4d.cpp:54) [17889]  (1.2 ns)
	'add' operation ('tmp5355', maccell/src/macc_4d.cpp:54) [17890]  (0.445 ns)
	'add' operation ('tmp5352', maccell/src/macc_4d.cpp:54) [17891]  (0.445 ns)

 <State 328>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_650', maccell/src/macc_4d.cpp:54) on array 'A_1' [17873]  (1.35 ns)
	'mul' operation ('tmp_15_214_1_2_2', maccell/src/macc_4d.cpp:54) [17874]  (3.88 ns)
	'add' operation ('tmp5368', maccell/src/macc_4d.cpp:54) [17901]  (1.2 ns)
	'add' operation ('tmp5367', maccell/src/macc_4d.cpp:54) [17903]  (0.445 ns)
	'add' operation ('tmp5364', maccell/src/macc_4d.cpp:54) [17904]  (0.445 ns)
	'add' operation ('tmp5363', maccell/src/macc_4d.cpp:54) [17911]  (0.445 ns)
	'add' operation ('result_3_214_2_2_2', maccell/src/macc_4d.cpp:54) [17912]  (0.445 ns)

 <State 329>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_652', maccell/src/macc_4d.cpp:54) on array 'A_0' [17920]  (1.35 ns)
	'mul' operation ('tmp_15_215_0_1_2', maccell/src/macc_4d.cpp:54) [17921]  (3.88 ns)
	'add' operation ('tmp5381', maccell/src/macc_4d.cpp:54) [17952]  (1.2 ns)
	'add' operation ('tmp5380', maccell/src/macc_4d.cpp:54) [17953]  (0.445 ns)
	'add' operation ('tmp5377', maccell/src/macc_4d.cpp:54) [17954]  (0.445 ns)
	'add' operation ('tmp5376', maccell/src/macc_4d.cpp:54) [17961]  (0.445 ns)
	'add' operation ('result_3_215_2_2_2', maccell/src/macc_4d.cpp:54) [17975]  (0.445 ns)

 <State 330>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_655', maccell/src/macc_4d.cpp:54) on array 'A_0' [17983]  (1.35 ns)
	'mul' operation ('tmp_15_216_0_1_2', maccell/src/macc_4d.cpp:54) [17984]  (3.88 ns)
	'add' operation ('tmp5406', maccell/src/macc_4d.cpp:54) [18015]  (1.2 ns)
	'add' operation ('tmp5405', maccell/src/macc_4d.cpp:54) [18016]  (0.445 ns)
	'add' operation ('tmp5402', maccell/src/macc_4d.cpp:54) [18017]  (0.445 ns)

 <State 331>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_656', maccell/src/macc_4d.cpp:54) on array 'A_1' [17999]  (1.35 ns)
	'mul' operation ('tmp_15_216_1_2_2', maccell/src/macc_4d.cpp:54) [18000]  (3.88 ns)
	'add' operation ('tmp5418', maccell/src/macc_4d.cpp:54) [18027]  (1.2 ns)
	'add' operation ('tmp5417', maccell/src/macc_4d.cpp:54) [18029]  (0.445 ns)
	'add' operation ('tmp5414', maccell/src/macc_4d.cpp:54) [18030]  (0.445 ns)
	'add' operation ('tmp5413', maccell/src/macc_4d.cpp:54) [18037]  (0.445 ns)
	'add' operation ('result_3_216_2_2_2', maccell/src/macc_4d.cpp:54) [18038]  (0.445 ns)

 <State 332>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_658', maccell/src/macc_4d.cpp:54) on array 'A_0' [18046]  (1.35 ns)
	'mul' operation ('tmp_15_217_0_1_2', maccell/src/macc_4d.cpp:54) [18047]  (3.88 ns)
	'add' operation ('tmp5431', maccell/src/macc_4d.cpp:54) [18078]  (1.2 ns)
	'add' operation ('tmp5430', maccell/src/macc_4d.cpp:54) [18079]  (0.445 ns)
	'add' operation ('tmp5427', maccell/src/macc_4d.cpp:54) [18080]  (0.445 ns)
	'add' operation ('tmp5426', maccell/src/macc_4d.cpp:54) [18087]  (0.445 ns)
	'add' operation ('result_3_217_2_2_2', maccell/src/macc_4d.cpp:54) [18101]  (0.445 ns)

 <State 333>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_661', maccell/src/macc_4d.cpp:54) on array 'A_0' [18109]  (1.35 ns)
	'mul' operation ('tmp_15_218_0_1_2', maccell/src/macc_4d.cpp:54) [18110]  (3.88 ns)
	'add' operation ('tmp5456', maccell/src/macc_4d.cpp:54) [18141]  (1.2 ns)
	'add' operation ('tmp5455', maccell/src/macc_4d.cpp:54) [18142]  (0.445 ns)
	'add' operation ('tmp5452', maccell/src/macc_4d.cpp:54) [18143]  (0.445 ns)

 <State 334>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_662', maccell/src/macc_4d.cpp:54) on array 'A_1' [18125]  (1.35 ns)
	'mul' operation ('tmp_15_218_1_2_2', maccell/src/macc_4d.cpp:54) [18126]  (3.88 ns)
	'add' operation ('tmp5468', maccell/src/macc_4d.cpp:54) [18153]  (1.2 ns)
	'add' operation ('tmp5467', maccell/src/macc_4d.cpp:54) [18155]  (0.445 ns)
	'add' operation ('tmp5464', maccell/src/macc_4d.cpp:54) [18156]  (0.445 ns)
	'add' operation ('tmp5463', maccell/src/macc_4d.cpp:54) [18163]  (0.445 ns)
	'add' operation ('result_3_218_2_2_2', maccell/src/macc_4d.cpp:54) [18164]  (0.445 ns)

 <State 335>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_664', maccell/src/macc_4d.cpp:54) on array 'A_0' [18172]  (1.35 ns)
	'mul' operation ('tmp_15_219_0_1_2', maccell/src/macc_4d.cpp:54) [18173]  (3.88 ns)
	'add' operation ('tmp5481', maccell/src/macc_4d.cpp:54) [18204]  (1.2 ns)
	'add' operation ('tmp5480', maccell/src/macc_4d.cpp:54) [18205]  (0.445 ns)
	'add' operation ('tmp5477', maccell/src/macc_4d.cpp:54) [18206]  (0.445 ns)
	'add' operation ('tmp5476', maccell/src/macc_4d.cpp:54) [18213]  (0.445 ns)
	'add' operation ('result_3_219_2_2_2', maccell/src/macc_4d.cpp:54) [18227]  (0.445 ns)

 <State 336>: 7.32ns
The critical path consists of the following:
	'load' operation ('A_0_load_667', maccell/src/macc_4d.cpp:54) on array 'A_0' [18235]  (1.35 ns)
	'mul' operation ('tmp_15_220_0_1_2', maccell/src/macc_4d.cpp:54) [18236]  (3.88 ns)
	'add' operation ('tmp5506', maccell/src/macc_4d.cpp:54) [18267]  (1.2 ns)
	'add' operation ('tmp5505', maccell/src/macc_4d.cpp:54) [18268]  (0.445 ns)
	'add' operation ('tmp5502', maccell/src/macc_4d.cpp:54) [18269]  (0.445 ns)

 <State 337>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_1_load_668', maccell/src/macc_4d.cpp:54) on array 'A_1' [18251]  (1.35 ns)
	'mul' operation ('tmp_15_220_1_2_2', maccell/src/macc_4d.cpp:54) [18252]  (3.88 ns)
	'add' operation ('tmp5518', maccell/src/macc_4d.cpp:54) [18279]  (1.2 ns)
	'add' operation ('tmp5517', maccell/src/macc_4d.cpp:54) [18281]  (0.445 ns)
	'add' operation ('tmp5514', maccell/src/macc_4d.cpp:54) [18282]  (0.445 ns)
	'add' operation ('tmp5513', maccell/src/macc_4d.cpp:54) [18289]  (0.445 ns)
	'add' operation ('result_3_220_2_2_2', maccell/src/macc_4d.cpp:54) [18290]  (0.445 ns)

 <State 338>: 8.21ns
The critical path consists of the following:
	'load' operation ('A_0_load_670', maccell/src/macc_4d.cpp:54) on array 'A_0' [18298]  (1.35 ns)
	'mul' operation ('tmp_15_221_0_1_2', maccell/src/macc_4d.cpp:54) [18299]  (3.88 ns)
	'add' operation ('tmp5531', maccell/src/macc_4d.cpp:54) [18330]  (1.2 ns)
	'add' operation ('tmp5530', maccell/src/macc_4d.cpp:54) [18331]  (0.445 ns)
	'add' operation ('tmp5527', maccell/src/macc_4d.cpp:54) [18332]  (0.445 ns)
	'add' operation ('tmp5526', maccell/src/macc_4d.cpp:54) [18339]  (0.445 ns)
	'add' operation ('result_3_221_2_2_2', maccell/src/macc_4d.cpp:54) [18353]  (0.445 ns)

 <State 339>: 2.44ns
The critical path consists of the following:
	'add' operation ('tmp_460', maccell/src/macc_4d.cpp:69) [1876]  (1.09 ns)
	'getelementptr' operation ('C_addr_221', maccell/src/macc_4d.cpp:69) [1878]  (0 ns)
	'store' operation (maccell/src/macc_4d.cpp:69) of variable 'result_3_221_2_2_2', maccell/src/macc_4d.cpp:54 on array 'C' [18354]  (1.35 ns)

 <State 340>: 1.35ns
The critical path consists of the following:
	'store' operation (maccell/src/macc_4d.cpp:69) of variable 'result_3_221_2_2_2', maccell/src/macc_4d.cpp:54 on array 'C' [18354]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
