input 0 0 a1
input 1 1 a1
input 2 2 a1
input 3 3 a1
input 4 0 a2
input 5 1 a2
input 6 2 a2
input 7 3 a2
input 8 0 b
input 9 1 b
input 10 2 b
input 11 3 b
input 12 0 clk
input 13 0 in_valid
latch 0 0 assume_1_violate
latch 1 0 copy1.a_reg
latch 2 1 copy1.a_reg
latch 3 2 copy1.a_reg
latch 4 3 copy1.a_reg
latch 5 0 copy1.b_reg
latch 6 1 copy1.b_reg
latch 7 2 copy1.b_reg
latch 8 3 copy1.b_reg
latch 9 0 copy1.busy
latch 10 0 copy1.counter
latch 11 1 copy1.counter
latch 12 2 copy1.counter
latch 13 0 copy2.a_reg
latch 14 1 copy2.a_reg
latch 15 2 copy2.a_reg
latch 16 3 copy2.a_reg
latch 17 0 copy2.b_reg
latch 18 1 copy2.b_reg
latch 19 2 copy2.b_reg
latch 20 3 copy2.b_reg
latch 21 0 copy2.busy
latch 22 0 copy2.counter
latch 23 1 copy2.counter
latch 24 2 copy2.counter
latch 25 0 copy2.finish
latch 26 0 copy2.o_reg
latch 27 1 copy2.o_reg
latch 28 2 copy2.o_reg
latch 29 3 copy2.o_reg
latch 30 4 copy2.o_reg
latch 31 5 copy2.o_reg
latch 32 6 copy2.o_reg
latch 33 7 copy2.o_reg
latch 34 0 copy1.o
latch 34 0 copy1.o_reg
latch 34 0 o1
latch 35 1 copy1.o
latch 35 1 copy1.o_reg
latch 35 1 o1
latch 36 2 copy1.o
latch 36 2 copy1.o_reg
latch 36 2 o1
latch 37 3 copy1.o
latch 37 3 copy1.o_reg
latch 37 3 o1
latch 38 4 copy1.o
latch 38 4 copy1.o_reg
latch 38 4 o1
latch 39 5 copy1.o
latch 39 5 copy1.o_reg
latch 39 5 o1
latch 40 6 copy1.o
latch 40 6 copy1.o_reg
latch 40 6 o1
latch 41 7 copy1.o
latch 41 7 copy1.o_reg
latch 41 7 o1
latch 42 0 copy1.finish
latch 42 0 copy1.out_valid
latch 42 0 out_valid1
invlatch 43 0 shortcut.eq_a_reg_copy2
invlatch 44 0 shortcut.eq_b_reg_copy2
invlatch 45 0 shortcut.eq_busy_copy2
invlatch 46 0 shortcut.eq_counter_copy2
invlatch 47 0 shortcut.eq_finish_copy2
invlatch 48 0 shortcut.eq_o_reg_copy2
