---
layout: post
title:  "test2"
date:   2024-04-17 10:31:29 +0900
categories: Test
---
### Test1

#### Test2

```verilog
always @ (clk) begin
  r1 <= r2;
end
``` 
