// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module FTQ(	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
  output        io_fromBpu_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input         io_fromBpu_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input  [63:0] io_fromBpu_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input  [7:0]  io_fromBpu_bits_mask,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input  [63:0] io_fromBpu_bits_prediction_target,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input         io_fromBpu_bits_prediction_taken,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input  [2:0]  io_fromBpu_bits_prediction_slot,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  input         io_toIfu_ready,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output        io_toIfu_valid,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output [63:0] io_toIfu_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
                io_toICache_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
                io_readData_pc,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output [7:0]  io_readData_mask,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output [63:0] io_readData_prediction_target,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output        io_readData_prediction_taken,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output [2:0]  io_readData_prediction_slot,	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
  output [6:0]  io_occupancy	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14
);

  reg  [63:0]       ram_0_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [7:0]        ram_0_mask;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_0_prediction_target;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg               ram_0_prediction_taken;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [2:0]        ram_0_prediction_slot;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_1_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_2_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_3_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_4_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_5_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_6_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_7_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_8_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_9_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_10_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_11_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_12_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_13_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_14_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_15_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_16_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_17_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_18_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_19_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_20_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_21_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_22_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_23_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_24_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_25_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_26_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_27_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_28_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_29_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_30_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_31_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_32_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_33_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_34_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_35_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_36_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_37_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_38_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_39_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_40_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_41_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_42_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_43_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_44_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_45_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_46_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_47_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_48_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_49_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_50_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_51_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_52_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_53_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_54_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_55_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_56_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_57_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_58_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_59_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_60_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_61_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_62_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [63:0]       ram_63_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
  reg  [5:0]        enqPtr;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:21:23
  reg  [5:0]        deqPtr;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:22:23
  reg  [6:0]        count;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:23:23
  wire              io_fromBpu_ready_0 = count != 7'h40;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:23:23, :25:21
  wire [63:0][63:0] _GEN =
    {{ram_63_pc},
     {ram_62_pc},
     {ram_61_pc},
     {ram_60_pc},
     {ram_59_pc},
     {ram_58_pc},
     {ram_57_pc},
     {ram_56_pc},
     {ram_55_pc},
     {ram_54_pc},
     {ram_53_pc},
     {ram_52_pc},
     {ram_51_pc},
     {ram_50_pc},
     {ram_49_pc},
     {ram_48_pc},
     {ram_47_pc},
     {ram_46_pc},
     {ram_45_pc},
     {ram_44_pc},
     {ram_43_pc},
     {ram_42_pc},
     {ram_41_pc},
     {ram_40_pc},
     {ram_39_pc},
     {ram_38_pc},
     {ram_37_pc},
     {ram_36_pc},
     {ram_35_pc},
     {ram_34_pc},
     {ram_33_pc},
     {ram_32_pc},
     {ram_31_pc},
     {ram_30_pc},
     {ram_29_pc},
     {ram_28_pc},
     {ram_27_pc},
     {ram_26_pc},
     {ram_25_pc},
     {ram_24_pc},
     {ram_23_pc},
     {ram_22_pc},
     {ram_21_pc},
     {ram_20_pc},
     {ram_19_pc},
     {ram_18_pc},
     {ram_17_pc},
     {ram_16_pc},
     {ram_15_pc},
     {ram_14_pc},
     {ram_13_pc},
     {ram_12_pc},
     {ram_11_pc},
     {ram_10_pc},
     {ram_9_pc},
     {ram_8_pc},
     {ram_7_pc},
     {ram_6_pc},
     {ram_5_pc},
     {ram_4_pc},
     {ram_3_pc},
     {ram_2_pc},
     {ram_1_pc},
     {ram_0_pc}};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :38:18
  wire [63:0]       io_toIfu_bits_pc_0 = _GEN[deqPtr];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:22:23, :38:18
  always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
    automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    _GEN_0 = io_fromBpu_ready_0 & io_fromBpu_valid;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:25:21, src/main/scala/chisel3/util/Decoupled.scala:51:35
    if (_GEN_0 & enqPtr == 6'h0) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14, :20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_0_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
      ram_0_mask <= io_fromBpu_bits_mask;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
      ram_0_prediction_target <= io_fromBpu_bits_prediction_target;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
      ram_0_prediction_taken <= io_fromBpu_bits_prediction_taken;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
      ram_0_prediction_slot <= io_fromBpu_bits_prediction_slot;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    end
    if (_GEN_0 & enqPtr == 6'h1)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_1_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_2_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h3)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_3_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h4)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_4_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h5)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_5_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h6)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_6_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h7)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_7_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h8)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_8_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h9)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_9_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'hA)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_10_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'hB)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_11_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'hC)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_12_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'hD)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_13_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'hE)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_14_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'hF)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_15_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h10)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_16_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h11)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_17_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h12)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_18_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h13)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_19_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h14)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_20_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h15)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_21_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h16)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_22_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h17)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_23_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h18)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_24_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h19)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_25_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h1A)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_26_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h1B)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_27_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h1C)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_28_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h1D)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_29_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h1E)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_30_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h1F)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_31_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h20)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_32_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h21)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_33_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h22)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_34_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h23)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_35_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h24)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_36_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h25)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_37_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h26)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_38_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h27)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_39_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h28)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_40_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h29)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_41_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2A)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_42_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2B)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_43_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2C)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_44_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2D)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_45_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2E)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_46_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h2F)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_47_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h30)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_48_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h31)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_49_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h32)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_50_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h33)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_51_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h34)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_52_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h35)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_53_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h36)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_54_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h37)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_55_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h38)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_56_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h39)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_57_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h3A)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_58_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h3B)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_59_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h3C)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_60_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h3D)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_61_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & enqPtr == 6'h3E)	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_62_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (_GEN_0 & (&enqPtr))	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16, :21:23, :30:25, :31:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_63_pc <= io_fromBpu_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:20:16
    if (reset) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      enqPtr <= 6'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14, :21:23
      deqPtr <= 6'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:8:14, :22:23
      count <= 7'h0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:23:23
    end
    else begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enqPtr <= enqPtr + 6'h1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:21:23, :31:17, :32:22
      if (io_toIfu_ready & (|count)) begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:23:23, :26:21, src/main/scala/chisel3/util/Decoupled.scala:51:35
        deqPtr <= deqPtr + 6'h1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:22:23, :31:17, :45:22
        count <= count - 7'h1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:23:23, :46:21
      end
      else if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        count <= count + 7'h1;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:23:23, :32:22, :33:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      automatic logic [31:0] _RANDOM[0:836];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
        `INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
        for (logic [9:0] i = 10'h0; i < 10'h345; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
        end	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
        ram_0_pc = {_RANDOM[10'h0], _RANDOM[10'h1]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_0_mask = _RANDOM[10'hA][23:16];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_0_prediction_target =
          {_RANDOM[10'hA][31:24], _RANDOM[10'hB], _RANDOM[10'hC][23:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_0_prediction_taken = _RANDOM[10'hC][24];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_0_prediction_slot = _RANDOM[10'hC][27:25];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_1_pc = {_RANDOM[10'hD][31:2], _RANDOM[10'hE], _RANDOM[10'hF][1:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_2_pc = {_RANDOM[10'h1A][31:4], _RANDOM[10'h1B], _RANDOM[10'h1C][3:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_3_pc = {_RANDOM[10'h27][31:6], _RANDOM[10'h28], _RANDOM[10'h29][5:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_4_pc = {_RANDOM[10'h34][31:8], _RANDOM[10'h35], _RANDOM[10'h36][7:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_5_pc = {_RANDOM[10'h41][31:10], _RANDOM[10'h42], _RANDOM[10'h43][9:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_6_pc = {_RANDOM[10'h4E][31:12], _RANDOM[10'h4F], _RANDOM[10'h50][11:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_7_pc = {_RANDOM[10'h5B][31:14], _RANDOM[10'h5C], _RANDOM[10'h5D][13:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_8_pc = {_RANDOM[10'h68][31:16], _RANDOM[10'h69], _RANDOM[10'h6A][15:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_9_pc = {_RANDOM[10'h75][31:18], _RANDOM[10'h76], _RANDOM[10'h77][17:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_10_pc = {_RANDOM[10'h82][31:20], _RANDOM[10'h83], _RANDOM[10'h84][19:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_11_pc = {_RANDOM[10'h8F][31:22], _RANDOM[10'h90], _RANDOM[10'h91][21:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_12_pc = {_RANDOM[10'h9C][31:24], _RANDOM[10'h9D], _RANDOM[10'h9E][23:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_13_pc = {_RANDOM[10'hA9][31:26], _RANDOM[10'hAA], _RANDOM[10'hAB][25:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_14_pc = {_RANDOM[10'hB6][31:28], _RANDOM[10'hB7], _RANDOM[10'hB8][27:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_15_pc = {_RANDOM[10'hC3][31:30], _RANDOM[10'hC4], _RANDOM[10'hC5][29:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_16_pc = {_RANDOM[10'hD1], _RANDOM[10'hD2]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_17_pc = {_RANDOM[10'hDE][31:2], _RANDOM[10'hDF], _RANDOM[10'hE0][1:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_18_pc = {_RANDOM[10'hEB][31:4], _RANDOM[10'hEC], _RANDOM[10'hED][3:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_19_pc = {_RANDOM[10'hF8][31:6], _RANDOM[10'hF9], _RANDOM[10'hFA][5:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_20_pc = {_RANDOM[10'h105][31:8], _RANDOM[10'h106], _RANDOM[10'h107][7:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_21_pc = {_RANDOM[10'h112][31:10], _RANDOM[10'h113], _RANDOM[10'h114][9:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_22_pc = {_RANDOM[10'h11F][31:12], _RANDOM[10'h120], _RANDOM[10'h121][11:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_23_pc = {_RANDOM[10'h12C][31:14], _RANDOM[10'h12D], _RANDOM[10'h12E][13:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_24_pc = {_RANDOM[10'h139][31:16], _RANDOM[10'h13A], _RANDOM[10'h13B][15:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_25_pc = {_RANDOM[10'h146][31:18], _RANDOM[10'h147], _RANDOM[10'h148][17:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_26_pc = {_RANDOM[10'h153][31:20], _RANDOM[10'h154], _RANDOM[10'h155][19:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_27_pc = {_RANDOM[10'h160][31:22], _RANDOM[10'h161], _RANDOM[10'h162][21:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_28_pc = {_RANDOM[10'h16D][31:24], _RANDOM[10'h16E], _RANDOM[10'h16F][23:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_29_pc = {_RANDOM[10'h17A][31:26], _RANDOM[10'h17B], _RANDOM[10'h17C][25:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_30_pc = {_RANDOM[10'h187][31:28], _RANDOM[10'h188], _RANDOM[10'h189][27:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_31_pc = {_RANDOM[10'h194][31:30], _RANDOM[10'h195], _RANDOM[10'h196][29:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_32_pc = {_RANDOM[10'h1A2], _RANDOM[10'h1A3]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_33_pc = {_RANDOM[10'h1AF][31:2], _RANDOM[10'h1B0], _RANDOM[10'h1B1][1:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_34_pc = {_RANDOM[10'h1BC][31:4], _RANDOM[10'h1BD], _RANDOM[10'h1BE][3:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_35_pc = {_RANDOM[10'h1C9][31:6], _RANDOM[10'h1CA], _RANDOM[10'h1CB][5:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_36_pc = {_RANDOM[10'h1D6][31:8], _RANDOM[10'h1D7], _RANDOM[10'h1D8][7:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_37_pc = {_RANDOM[10'h1E3][31:10], _RANDOM[10'h1E4], _RANDOM[10'h1E5][9:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_38_pc = {_RANDOM[10'h1F0][31:12], _RANDOM[10'h1F1], _RANDOM[10'h1F2][11:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_39_pc = {_RANDOM[10'h1FD][31:14], _RANDOM[10'h1FE], _RANDOM[10'h1FF][13:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_40_pc = {_RANDOM[10'h20A][31:16], _RANDOM[10'h20B], _RANDOM[10'h20C][15:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_41_pc = {_RANDOM[10'h217][31:18], _RANDOM[10'h218], _RANDOM[10'h219][17:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_42_pc = {_RANDOM[10'h224][31:20], _RANDOM[10'h225], _RANDOM[10'h226][19:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_43_pc = {_RANDOM[10'h231][31:22], _RANDOM[10'h232], _RANDOM[10'h233][21:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_44_pc = {_RANDOM[10'h23E][31:24], _RANDOM[10'h23F], _RANDOM[10'h240][23:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_45_pc = {_RANDOM[10'h24B][31:26], _RANDOM[10'h24C], _RANDOM[10'h24D][25:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_46_pc = {_RANDOM[10'h258][31:28], _RANDOM[10'h259], _RANDOM[10'h25A][27:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_47_pc = {_RANDOM[10'h265][31:30], _RANDOM[10'h266], _RANDOM[10'h267][29:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_48_pc = {_RANDOM[10'h273], _RANDOM[10'h274]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_49_pc = {_RANDOM[10'h280][31:2], _RANDOM[10'h281], _RANDOM[10'h282][1:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_50_pc = {_RANDOM[10'h28D][31:4], _RANDOM[10'h28E], _RANDOM[10'h28F][3:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_51_pc = {_RANDOM[10'h29A][31:6], _RANDOM[10'h29B], _RANDOM[10'h29C][5:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_52_pc = {_RANDOM[10'h2A7][31:8], _RANDOM[10'h2A8], _RANDOM[10'h2A9][7:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_53_pc = {_RANDOM[10'h2B4][31:10], _RANDOM[10'h2B5], _RANDOM[10'h2B6][9:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_54_pc = {_RANDOM[10'h2C1][31:12], _RANDOM[10'h2C2], _RANDOM[10'h2C3][11:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_55_pc = {_RANDOM[10'h2CE][31:14], _RANDOM[10'h2CF], _RANDOM[10'h2D0][13:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_56_pc = {_RANDOM[10'h2DB][31:16], _RANDOM[10'h2DC], _RANDOM[10'h2DD][15:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_57_pc = {_RANDOM[10'h2E8][31:18], _RANDOM[10'h2E9], _RANDOM[10'h2EA][17:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_58_pc = {_RANDOM[10'h2F5][31:20], _RANDOM[10'h2F6], _RANDOM[10'h2F7][19:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_59_pc = {_RANDOM[10'h302][31:22], _RANDOM[10'h303], _RANDOM[10'h304][21:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_60_pc = {_RANDOM[10'h30F][31:24], _RANDOM[10'h310], _RANDOM[10'h311][23:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_61_pc = {_RANDOM[10'h31C][31:26], _RANDOM[10'h31D], _RANDOM[10'h31E][25:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_62_pc = {_RANDOM[10'h329][31:28], _RANDOM[10'h32A], _RANDOM[10'h32B][27:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        ram_63_pc = {_RANDOM[10'h336][31:30], _RANDOM[10'h337], _RANDOM[10'h338][29:0]};	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
        enqPtr = _RANDOM[10'h344][5:0];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :21:23
        deqPtr = _RANDOM[10'h344][11:6];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :21:23, :22:23
        count = _RANDOM[10'h344][18:12];	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :21:23, :23:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
      `FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fromBpu_ready = io_fromBpu_ready_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :25:21
  assign io_toIfu_valid = |count;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :23:23, :26:21
  assign io_toIfu_bits_pc = io_toIfu_bits_pc_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :38:18
  assign io_toICache_bits_pc = io_toIfu_bits_pc_0;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :38:18
  assign io_readData_pc = ram_0_pc;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
  assign io_readData_mask = ram_0_mask;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
  assign io_readData_prediction_target = ram_0_prediction_target;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
  assign io_readData_prediction_taken = ram_0_prediction_taken;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
  assign io_readData_prediction_slot = ram_0_prediction_slot;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :20:16
  assign io_occupancy = count;	// home/emerald/zaqal/src/main/scala/zaqal/frontend/FTQ.scala:7:7, :23:23
endmodule

