# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/hdl/bwt_ip_v1_0_S00_AXI.v" \

sv xil_defaultlib  --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/src/MM_top.sv" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/src/bwt_top.sv" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/src/fifo.sv" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/src/merge_sort_top.sv" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/src/sort2elem.sv" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/src/sort_arrays.sv" \

verilog xil_defaultlib  --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ipshared/80da/hdl/bwt_ip_v1_0.v" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ip/mb_design_bwt_ip_0_0_1/sim/mb_design_bwt_ip_0_0.v" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ip/mb_design_lmb_bram_0_1/sim/mb_design_lmb_bram_0.v" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0_1/mb_design_clk_wiz_1_0_clk_wiz.v" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0_1/mb_design_clk_wiz_1_0.v" \
"../../../../bwt_test.ip_user_files/bd/mb_design/ip/mb_design_xbar_0_1/sim/mb_design_xbar_0.v" \
"../../../../bwt_test.ip_user_files/bd/mb_design/sim/mb_design.v" \
"../../../../bwt_test.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v" \

sv xil_defaultlib  --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../bwt_test.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../bwt_test.srcs/sim_1/new/mb_design_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
