

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j'
================================================================
* Date:           Sat Sep  2 22:24:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589837|   589837|  5.898 ms|  5.898 ms|  589837|  589837|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_k_0_k_l_j  |   589835|   589835|        13|          1|          1|  589824|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 17 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v221, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten7"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i20 %indvar_flatten7" [kernel.cpp:33]   --->   Operation 26 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln33 = icmp_eq  i20 %indvar_flatten7_load, i20 589824" [kernel.cpp:33]   --->   Operation 27 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.19ns)   --->   "%add_ln33_2 = add i20 %indvar_flatten7_load, i20 1" [kernel.cpp:33]   --->   Operation 28 'add' 'add_ln33_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc46, void %for.inc59.preheader.exitStub" [kernel.cpp:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [kernel.cpp:34]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i10 %k" [kernel.cpp:33]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %k_load, i10 1" [kernel.cpp:33]   --->   Operation 32 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp_eq  i10 %j_load, i10 768" [kernel.cpp:34]   --->   Operation 33 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.68ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i10 0, i10 %j_load" [kernel.cpp:33]   --->   Operation 34 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.68ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i10 %add_ln33, i10 %k_load" [kernel.cpp:33]   --->   Operation 35 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln34 = add i10 %select_ln33, i10 1" [kernel.cpp:34]   --->   Operation 36 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln34 = store i20 %add_ln33_2, i20 %indvar_flatten7" [kernel.cpp:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln34 = store i10 %select_ln33_1, i10 %k" [kernel.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln34 = store i10 %add_ln34, i10 %j" [kernel.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %select_ln33_1" [kernel.cpp:33]   --->   Operation 40 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %select_ln33_1" [kernel.cpp:33]   --->   Operation 41 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.81ns)   --->   "%add_ln33_1 = add i14 %tmp, i14 %zext_ln33_1" [kernel.cpp:33]   --->   Operation 42 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln33_1_cast = zext i14 %add_ln33_1" [kernel.cpp:33]   --->   Operation 43 'zext' 'add_ln33_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%v220_addr = getelementptr i32 %v220, i64 0, i64 %add_ln33_1_cast" [kernel.cpp:33]   --->   Operation 44 'getelementptr' 'v220_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%v220_load = load i14 %v220_addr" [kernel.cpp:33]   --->   Operation 45 'load' 'v220_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln33, i10 0" [kernel.cpp:37]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln33, i8 0" [kernel.cpp:37]   --->   Operation 47 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i18 %tmp_31" [kernel.cpp:37]   --->   Operation 48 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i20 %tmp_s, i20 %zext_ln37" [kernel.cpp:37]   --->   Operation 49 'sub' 'sub_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i20 %sub_ln37, i20 %zext_ln33" [kernel.cpp:37]   --->   Operation 50 'add' 'add_ln37' <Predicate = true> <Delay = 4.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i20 %add_ln37" [kernel.cpp:37]   --->   Operation 51 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%v221_addr = getelementptr i32 %v221, i64 0, i64 %zext_ln37_1" [kernel.cpp:37]   --->   Operation 52 'getelementptr' 'v221_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%v221_load = load i20 %v221_addr" [kernel.cpp:37]   --->   Operation 53 'load' 'v221_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%v220_load = load i14 %v220_addr" [kernel.cpp:33]   --->   Operation 54 'load' 'v220_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%v221_load = load i20 %v221_addr" [kernel.cpp:37]   --->   Operation 55 'load' 'v221_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %v220_load" [kernel.cpp:33]   --->   Operation 56 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%v12 = bitcast i32 %v221_load" [kernel.cpp:37]   --->   Operation 57 'bitcast' 'v12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [4/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 58 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 59 [3/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 59 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %select_ln33" [kernel.cpp:34]   --->   Operation 60 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 61 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%v7_addr = getelementptr i32 %v7, i64 0, i64 %zext_ln34" [kernel.cpp:39]   --->   Operation 62 'getelementptr' 'v7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%v14 = load i10 %v7_addr" [kernel.cpp:39]   --->   Operation 63 'load' 'v14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 64 [1/4] (5.70ns)   --->   "%v13 = fmul i32 %bitcast_ln33, i32 %v12" [kernel.cpp:38]   --->   Operation 64 'fmul' 'v13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/2] (3.25ns)   --->   "%v14 = load i10 %v7_addr" [kernel.cpp:39]   --->   Operation 65 'load' 'v14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 66 [5/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 66 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 67 [4/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 67 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 68 [3/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 68 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 69 [2/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 69 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 70 [1/5] (7.25ns)   --->   "%v15 = fadd i32 %v14, i32 %v13" [kernel.cpp:40]   --->   Operation 70 'fadd' 'v15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k_l_j_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%empty_377 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824"   --->   Operation 72 'speclooptripcount' 'empty_377' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:35]   --->   Operation 73 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [kernel.cpp:34]   --->   Operation 74 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %v15, i10 %v7_addr" [kernel.cpp:41]   --->   Operation 75 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc43" [kernel.cpp:34]   --->   Operation 76 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten7') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten7' [11]  (1.59 ns)

 <State 2>: 5.78ns
The critical path consists of the following:
	'load' operation ('j_load', kernel.cpp:34) on local variable 'j' [21]  (0 ns)
	'icmp' operation ('icmp_ln34', kernel.cpp:34) [26]  (1.77 ns)
	'select' operation ('select_ln33', kernel.cpp:33) [27]  (0.687 ns)
	'add' operation ('add_ln34', kernel.cpp:34) [53]  (1.73 ns)
	'store' operation ('store_ln34', kernel.cpp:34) of variable 'add_ln34', kernel.cpp:34 on local variable 'j' [56]  (1.59 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln37', kernel.cpp:37) [41]  (4.02 ns)
	'getelementptr' operation ('v221_addr', kernel.cpp:37) [43]  (0 ns)
	'load' operation ('v221_load', kernel.cpp:37) on array 'v221' [46]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('v220_load', kernel.cpp:33) on array 'v220' [34]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [48]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [48]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [48]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v13', kernel.cpp:38) [48]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [51]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [51]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [51]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [51]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v15', kernel.cpp:40) [51]  (7.26 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln41', kernel.cpp:41) of variable 'v15', kernel.cpp:40 on array 'v7' [52]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
