Return-Path: <linux-tegra+bounces-14488-lists+linux-tegra=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-tegra@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id MJbTEHC+B2rJFgMAu9opvQ
	(envelope-from <linux-tegra+bounces-14488-lists+linux-tegra=lfdr.de@vger.kernel.org>)
	for <lists+linux-tegra@lfdr.de>; Sat, 16 May 2026 02:46:40 +0200
X-Original-To: lists+linux-tegra@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id B56D355998A
	for <lists+linux-tegra@lfdr.de>; Sat, 16 May 2026 02:46:39 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 2479E3003532
	for <lists+linux-tegra@lfdr.de>; Sat, 16 May 2026 00:46:38 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 002602472A6;
	Sat, 16 May 2026 00:46:36 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="aPomQGOz"
X-Original-To: linux-tegra@vger.kernel.org
Received: from mail-dl1-f41.google.com (mail-dl1-f41.google.com [74.125.82.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3AA7B2701CB
	for <linux-tegra@vger.kernel.org>; Sat, 16 May 2026 00:46:33 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.41
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1778892395; cv=none; b=CQEKW7CCLe9W1yhipNTenOqx4/490v9Gc7vjGjtYkwjZcpA6iIcZ13J6cet1/Pf79oKvQVgS4ORbpxbv8UrPPrPoUqmwJBT6rRR56LUMDomKtbkVJucoTUYqJNcGHhvA4OqI8D8ItcHJjmHQPD/zDOro3wHiyNHHhHMsjw2cflA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1778892395; c=relaxed/simple;
	bh=+yBByH+X4c1uoMXYjK5+sjqKUIapyqynpZtSyRIaqE4=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=KVJ0LR4sgDGVbyn0aR01Z1nF/LYsy6/oyDrncjGeDqOC4EUF6PQQWUiOesVIVxbuWQwsiYrF3JIrqMP3or58CxFUiI0oGTuhRIClwlRhFW0DNSwDUvxhbCG8rv732SHRVp0pZkcBUrK4Xb+TTL5ouOBmXMf7D0Ccd0IHpzhdF80=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=aPomQGOz; arc=none smtp.client-ip=74.125.82.41
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=google.com
Received: by mail-dl1-f41.google.com with SMTP id a92af1059eb24-133362c30cfso12c88.0
        for <linux-tegra@vger.kernel.org>; Fri, 15 May 2026 17:46:33 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20251104; t=1778892392; x=1779497192; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
        bh=xi6UMXsamXS4nO8ukGa9Mfe0AvlJid/kwLk/3dcmb4k=;
        b=aPomQGOzkpQTLh+p706blq6zZKvGnVCmrkOgh5YbGrhWjZn3sPqo/rD2dthXQV1quP
         N8WP5HBAWFWHnvqKM0PPOuTQSfeAYJA0EwTIafT2A7HqLhIMbxnK4Y9CK61/xLLrYIh7
         965OjldYmd+bS8AchgLaNj7J/kBZZC70sCH+zrgzkRF/WqlmVRaGKHIQtQGkhJbsuh5h
         3zlffpEJJV8TGlal8eKGKHbkc7+Et14f9tpnjNH1TrNp+uvDQPn6x7Ht9DedhmyKEL3h
         ALxhVu4afa4NkDkvu3cHvlK1M1O3fjsowWn6bjaVm5Zq9WWh1PYkRQeKpmRQd9uaZj5g
         AlRA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1778892392; x=1779497192;
        h=in-reply-to:content-disposition:mime-version:references:message-id
         :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=xi6UMXsamXS4nO8ukGa9Mfe0AvlJid/kwLk/3dcmb4k=;
        b=MTHshI9aHu8TGW+sUjwKxNV+/LdppccaYacJNQucb/CpaA0yzG2gWKHfIo1WpqPjKD
         Uu4VNOBiah6pvZ3HH6S7j9qgkPfHPVQdaEOgseyvPFErAYPAcYjFrLeZ5jaLM9Yj/PP3
         FoXUGQ60NhHrBuDk6PK0eFKsRkD0e6K/6DLELdgLApG2HT4tcB65VApygOKE+o+pCck5
         wckxVYw3cNx7wPtBDmUvvjEorgAODDmQCX1pjEFpiKdOYwHtWrh8zbLBK3YUHE2pBk/B
         2o7A1vyw7WqJbaRurzYRIapM7vX3KLd3rCJn3/nkkrkdY2cVg6Q4RdgmermPb5gj7Iff
         FH3Q==
X-Forwarded-Encrypted: i=1; AFNElJ+9mf9AaiEP4P+AlIOAbwRzbXAPIaLYH6d4tSuhNCtScjwvVUtdRs2f1UMcQmKX2BwklxSzSUcAK7kI7g==@vger.kernel.org
X-Gm-Message-State: AOJu0YwmtwIpTq35VU2jcp+SMEN9cBXgd2MfoUnj5Ix7PEgoztF7Oaih
	hF1MmrKP5pIRwBPo5PfZc65uR+2qWcz8T2cWGHf+O7/uSVbaUTRCRxfazQ0JS3bnJg==
X-Gm-Gg: Acq92OFKiAPeU0v68uBm78SZbz3Q0VQ5dthbSYZSFdQphwPNxzbzeU7DHjOCIQXLn6i
	MEBDV+Ia/WSbF29v4D/Q4ILLf+W6NR71x3EDwlkl1VQ/jO6ipD/9dFnsXwj4G4YZrlRGt6oj4ih
	WzZLsAuNdpcheJ92QEmBezJX8yFlmGO5iw/oWwngWgURUYV9dMYtf7kum5/fWvP32McYk6p5yjN
	IbPUYBJSLvPEzwD/s54nurNPqw5JuTIuAluRjKrSiDTO+poKloqPhpC3BDZI7fM/A7P6lsMYpvF
	oKGqJIKh3KhzAIoL8hF+IgRaxj3j73tF0TBuaJKqiFFpa1JrZ3BnlvwR+2TSb7lAl3dT2H0rwUT
	ZBrcPGRsZ/5niVpatu41+FK8GH6Cr8d+LrNYltEJpAWG+S7lpWffEUW7cih3wKE5hb6EOVPyPRg
	DLCkrRsFr676PGXeaXqpuQtDrV8YZFXnvvOLHTLGwTfqp2xhadzMNA4hnWfU7IH0lSCUwGGg==
X-Received: by 2002:a05:7022:fa02:b0:134:f1e8:e59a with SMTP id a92af1059eb24-1354506413fmr21692c88.27.1778892391267;
        Fri, 15 May 2026 17:46:31 -0700 (PDT)
Received: from google.com (153.46.83.34.bc.googleusercontent.com. [34.83.46.153])
        by smtp.gmail.com with ESMTPSA id a92af1059eb24-134cbcb93f3sm11830580c88.3.2026.05.15.17.46.30
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 15 May 2026 17:46:30 -0700 (PDT)
Date: Sat, 16 May 2026 00:46:26 +0000
From: Samiullah Khawaja <skhawaja@google.com>
To: Jason Gunthorpe <jgg@nvidia.com>
Cc: iommu@lists.linux.dev, Jonathan Hunter <jonathanh@nvidia.com>, 
	Joerg Roedel <joro@8bytes.org>, linux-arm-kernel@lists.infradead.org, 
	linux-tegra@vger.kernel.org, Robin Murphy <robin.murphy@arm.com>, 
	Thierry Reding <thierry.reding@kernel.org>, Krishna Reddy <vdumpa@nvidia.com>, Will Deacon <will@kernel.org>, 
	David Matlack <dmatlack@google.com>, Nicolin Chen <nicolinc@nvidia.com>, 
	Pasha Tatashin <pasha.tatashin@soleen.com>, patches@lists.linux.dev, Pranjal Shrivastava <praan@google.com>, 
	Mostafa Saleh <smostafa@google.com>
Subject: Re: [PATCH v2 0/9] Remove SMMUv3 struct arm_smmu_cmdq_ent
Message-ID: <age-DpeiCWBj7UPu@google.com>
References: <0-v2-47b2bf710ad5+716ac-smmu_no_cmdq_ent_jgg@nvidia.com>
Precedence: bulk
X-Mailing-List: linux-tegra@vger.kernel.org
List-Id: <linux-tegra.vger.kernel.org>
List-Subscribe: <mailto:linux-tegra+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-tegra+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii; format=flowed
Content-Disposition: inline
In-Reply-To: <0-v2-47b2bf710ad5+716ac-smmu_no_cmdq_ent_jgg@nvidia.com>
X-Rspamd-Queue-Id: B56D355998A
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-2.16 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[google.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	R_DKIM_ALLOW(-0.20)[google.com:s=20251104];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FROM_HAS_DN(0.00)[];
	TAGGED_FROM(0.00)[bounces-14488-lists,linux-tegra=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	FUZZY_RATELIMITED(0.00)[rspamd.com];
	FORGED_SENDER_MAILLIST(0.00)[];
	DKIM_TRACE(0.00)[google.com:+];
	RCPT_COUNT_TWELVE(0.00)[16];
	MIME_TRACE(0.00)[0:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[skhawaja@google.com,linux-tegra@vger.kernel.org];
	MISSING_XM_UA(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[linux-tegra];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,msgid.link:url]
X-Rspamd-Action: no action

On Wed, May 13, 2026 at 08:57:39PM -0300, Jason Gunthorpe wrote:
>[ This is part of the patch pile to move SMMUv3 over to the generic page
>table:
>1) Introduction of new gather items and RISCV usage
>  https://patch.msgid.link/r/0-v2-b5156f657dc1+25f-iommu_riscv_inv_jgg@nvidia.com
>2) Remove SMMUv3 struct arm_smmu_cmdq_ent
>3) Organize the SMMUv3 invalidation flow so iommupt can use it
>4) Use the generic iommu page table for SMMUv3
>
>The whole branch is here:
>   https://github.com/jgunthorpe/linux/commits/iommu_pt_arm64/
>]
>
>The invalidation logic has this multi-step process where it first
>writes the command into a 32 byte struct arm_smmu_cmdq_ent, then it
>calls a function which converts it into a 16 byte HW struct, and
>sometimes it then edits the HW struct a little bit before passing it
>off to the batch or submission functions.
>
>Instead just generate the HW struct directly by moving the FIELD_PREP
>blocks out of the big case statement and into helper functions. Call the
>right function in all the places that were building arm_smmu_cmdq_ent.
>
>Add a type for the CMDQ entry similar to the STE/CD types that wraps the
>two u64s for clarity and use it everywhere.
>
>This is intended to have no functional change. It makes the following
>patches work better and removes a bunch of LOC. I've run several AI tools
>with instruction to look for functional changes, which did find one subtle
>mistake in PRI response.
>
>The removal of arm_smmu_cmdq_build_cmd() also achieves what Mostafa is
>doing in the pkvm series by making the command formation entirely header
>based with the arm_smmu_make_cmd_*() mini inlines.
>
>This series has no dependencies. Several people have already tested this
>on various ARM systems along with the full iommupt conversion.
>
>v2:
> - Collect tags and add a commit message note about ATS
>v1: https://patch.msgid.link/r/0-v1-b7dc0a0d4aa0+3723d-smmu_no_cmdq_ent_jgg@nvidia.com
>
>Jason Gunthorpe (9):
>  iommu/arm-smmu-v3: Add struct arm_smmu_cmd to represent the HW format
>    command
>  iommu/arm-smmu-v3: Use the HW arm_smmu_cmd in cmdq selection functions
>  iommu/arm-smmu-v3: Use the HW arm_smmu_cmd in cmdq submission
>    functions
>  iommu/arm-smmu-v3: Convert arm_smmu_cmdq_batch cmds to struct
>    arm_smmu_cmd
>  iommu/arm-smmu-v3: Remove CMDQ_OP_CFGI_CD_ALL from
>    arm_smmu_cmdq_build_cmd()
>  iommu/arm-smmu-v3: Directly encode simple commands
>  iommu/arm-smmu-v3: Directly encode CMDQ_OP_ATC_INV
>  iommu/arm-smmu-v3: Directly encode CMDQ_OP_SYNC
>  iommu/arm-smmu-v3: Directly encode TLBI commands
>
> .../arm/arm-smmu-v3/arm-smmu-v3-iommufd.c     |  24 +-
> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c   | 475 +++++++-----------
> drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h   | 248 +++++----
> .../iommu/arm/arm-smmu-v3/tegra241-cmdqv.c    |  16 +-
> 4 files changed, 350 insertions(+), 413 deletions(-)
>
>
>base-commit: d8fa633ffaf43316bc3ee8d7b21366cc92c02002
>-- 
>2.43.0
>
>

Sanity tested on non-coherent rockchip rk3588s with nvme.

Tested-by: Samiullah Khawaja <skhawaja@google.com>

