# Info: [9566]: Logging project transcript to file G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation Execute_stage_impl_1 in project G:/CAD/cad_lib/ps/Execute_stage/Execute_stage.psp.
new_impl -name Execute_stage_impl_1
# Info: [15298]: Setting up the design to use synthesis library "maxv.syn"
# Info: [574]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15324]: Setting Part to: "5M2210ZF324A".
# Info: [15325]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.2.10_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2015b.9
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015b.9
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/ALU_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Compare_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux2_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Mux4_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Fun_reg_entity.vhd" ...
# Info: [42502]: Analyzing input file "G:/CAD/cad_lib/hdl/Execute_stage_entity.vhd" ...
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015b.9
# Info: [40000]: Last compiled on Oct 28 2015 15:50:07
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015b.9
# Info: [40000]: Last compiled on Oct 28 2015 16:23:48
# Info: [44512]: Initializing...
# Info: [44522]: Root Module cad_lib.Execute_stage(Structure): Pre-processing...
# Warning: [45500]: "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd", line 18: No. of objects in encoding attribute set on enumerated type ALU_Op is not equal to no. of elements in enumerated type. Ignoring it...
# Info: [45143]: "G:/CAD/cad_lib/hdl/Alu_op_pkg.vhd", line 16: Enumerated type ALU_Op with 9 elements encoded as onehot.
# Info: [45144]: Encodings for ALU_Op values.
# Info: [40000]: value                              	                        ALU_Op[8-0]
# Info: [40000]: aADD                               	                     000000001
# Info: [40000]: aSUB                               	                     000000010
# Info: [40000]: aAND                               	                     000000100
# Info: [40000]: aOR                                	                     000001000
# Info: [40000]: aXOR                               	                     000010000
# Info: [40000]: aSL                                	                     000100000
# Info: [40000]: aSRL                               	                     001000000
# Info: [40000]: aSRA                               	                     010000000
# Info: [40000]: BAD                                	                     100000000
# Info: [44506]: Module cad_lib.Reg(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module cad_lib.Reg(Behavior){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module cad_lib.Fun_reg(Behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Alu_control(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.ALU(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Compare(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Ex_controller(behavior): Pre-processing...
# Info: [44506]: Module cad_lib.Mux2(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module cad_lib.Mux4(Behavior){generic map (width => 32)}: Pre-processing...
# Info: [44508]: Module cad_lib.Reg(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module cad_lib.Reg(Behavior){generic map (width => 5)}: Compiling...
# Info: [44508]: Module cad_lib.Fun_reg(Behavior): Compiling...
# Info: [44508]: Module cad_lib.Alu_control(behavior): Compiling...
# Info: [44508]: Module cad_lib.ALU(behavior): Compiling...
# Info: [44508]: Module cad_lib.Compare(behavior): Compiling...
# Info: [44508]: Module cad_lib.Ex_controller(behavior): Compiling...
# Info: [44508]: Module cad_lib.Mux2(Behavior){generic map (width => 32)}: Compiling...
# Info: [44508]: Module cad_lib.Mux4(Behavior){generic map (width => 32)}: Compiling...
# Warning: [45784]: "G:/CAD/cad_lib/hdl/Mux4_entity.vhd", line 25: Module cad_lib.Mux4(Behavior){generic map (width => 32)}, Net(s) In_2[31:0], In_3[31:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44523]: Root Module cad_lib.Execute_stage(Structure): Compiling...
# Info: [45309]: "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd", line 26: Optimizing state bit(s) ctrl_v[8] to constant 0
# Info: [45205]: "G:/CAD/cad_lib/hdl/Alu_control_entity.vhd", line 26: Module cad_lib.Alu_control(behavior), Net(s) ctrl_v[7:0]: Latch inferred.
# Info: [45307]: "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd", line 109: The driving logic for the net Sel_data[1] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45205]: "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd", line 27: Module cad_lib.Execute_stage(Structure), Net(s) Sel_Jadv: Latch inferred.
# Info: [45252]: "G:/CAD/cad_lib/hdl/Ex_controller_entity.vhd", line 109: Inferred rom instance 'rtlcI2' of type 'rom_1_6_64_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 382.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
# Info: [656]: Current working directory: G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1.
# Info: [4557]: instance:R_L Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:R_R Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:R_E Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:Mux2 Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:ALU_ctrl Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:Compare Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:Controller Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:Mux4 Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [4557]: instance:ALU Instance is flattened in hierarchical block view:.cad_lib.Execute_stage.Structure.
# Info: [20013]: Precision will use 2 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.Execute_stage.Structure
# Warning: Design contains combinatorial loop.
# Info: [3027]: Writing file: G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1/Execute_stage.edf.
# Info: Info, Writing xrf file 'G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1/Execute_stage.xrf'
# Info: [3027]: Writing file: G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1/Execute_stage.xrf.
# Info: -- Writing file G:/CAD/cad_lib/ps/Execute_stage/Execute_stage_impl_1/Execute_stage.tcl
# Info: exq_pr_compile_project gen_vcf Execute_stage 1
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 3.3 s secs.
# Info: [11020]: Overall running time for synthesis: 6.7 s secs.
# Info:  HDL Designer Synthesis run finished
source G:/CAD/cad_lib/ps/Execute_stage/hds/precision.tcl
# COMMAND: source G:/CAD/cad_lib/ps/Execute_stage_Structure/hds/precision.tcl
# Info:  HDL Designer Synthesis run started
# Error: [9518]: Another project (G:/CAD/cad_lib/ps/Execute_stage/Execute_stage.psp) is already open.
source G:/CAD/cad_lib/ps/Execute_stage_Structure/hds/precision.tcl
# COMMAND: source G:/CAD/cad_lib/ps/Execute_stage_Structure/hds/precision.tcl
# Info:  HDL Designer Synthesis run started
# Error: [9518]: Another project (G:/CAD/cad_lib/ps/Execute_stage/Execute_stage.psp) is already open.
source G:/CAD/cad_lib/ps/Execute_stage_Structure/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation Execute_stage_impl_1.
