I 000044 55 2941          1416754041393 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754041394 2014.11.23 17:47:21)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcf9fbadadaba9eaf9feeaa6a4fafffaaffaf5fafb)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 4))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3055          1416754341164 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754341165 2014.11.23 17:52:21)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1a4f3a0f2a6a4e7f4f0e7aba9f7f2f7a2f7f8f7f6)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416754741959 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754741960 2014.11.23 17:59:01)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8edd8e81d9d9db988ade98d4d6888d8bd888dd8887)
	(_entity
		(_time 1416754741953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3055          1416754744108 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754744109 2014.11.23 17:59:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fba8acaaabacaeedfefaeda1a3fdf8fda8fdf2fdfc)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416754744172 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754744173 2014.11.23 17:59:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 396a693d326e6c2f3d692f63613f3a3c6f3f6a3f30)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2565          1416754984304 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754984305 2014.11.23 18:03:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36393532326163203266206c6e303533603065303f)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3055          1416754986172 Beh
(_unit VHDL (trafficlights 0 6 (beh 0 16 ))
	(_version vb4)
	(_time 1416754986173 2014.11.23 18:03:06)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8986d88682dedc9f8c889fd3d18f8a8fda8f808f8e)
	(_entity
		(_time 1416754025096)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal tword 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 18 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 19 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 29 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 43 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416754986236 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416754986237 2014.11.23 18:03:06)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8c7999cc29f9ddecc98de9290cecbcd9ece9bcec1)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3008          1416755224644 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755224645 2014.11.23 18:07:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e0a080959595b180b0e185456080d085d08070809)
	(_entity
		(_time 1416755224640)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416755224710 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416755224711 2014.11.23 18:07:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c484a4f1d1b195a481c5a16144a4f491a4a1f4a45)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3023          1416755380426 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755380427 2014.11.23 18:09:40)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 939d959d92c4c685969385c9cb959095c0959a9594)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(33686019 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416755380490 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416755380491 2014.11.23 18:09:40)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2dcd481d28587c4d682c4888ad4d1d784d481d4db)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3008          1416755402398 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755402399 2014.11.23 18:10:02)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 64366865623331726164723e3c62676237626d6263)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2565          1416755402461 Beh
(_unit VHDL (traffic_lights_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1416755402462 2014.11.23 18:10:02)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2f0aef4a2f5f7b4a6f2b4f8faa4a1a7f4a4f1a4ab)
	(_entity
		(_time 1416754741952)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 25 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 22 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 33 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 41 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1416755555522 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416755555523 2014.11.23 18:12:35)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 898dd88682dedc9f8c8f9fd3d18f8a8cdf8fda8f80)
	(_entity
		(_time 1416755555519)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3008          1416755575388 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755575389 2014.11.23 18:12:55)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2c237b297d7b793a292c3a76742a2f2a7f2a252a2b)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 28 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 42 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416755575455 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416755575456 2014.11.23 18:12:55)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a653d6b393d3f7c6f6c7c30326c696f3c6c396c63)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3203          1416755884042 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755884043 2014.11.23 18:18:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dcdfd98f8d8b89caded9ca8684dadfda8fdad5dadb)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3203          1416755885859 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416755885860 2014.11.23 18:18:05)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f1f2fda0f2a6a4e7f3f4e7aba9f7f2f7a2f7f8f7f6)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416755885929 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416755885930 2014.11.23 18:18:05)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2f2c222a7b787a392a29397577292c2a79297c2926)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2617          1416756019713 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756019714 2014.11.23 18:20:19)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c6c390c29391d2c1c1d29e9cc2c7c192c297c2cd)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3216          1416756134399 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756134400 2014.11.23 18:22:14)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c2c390c29391d2c6c1d29e9cc2c7c297c2cdc2c3)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_downto (i 15)(i 0))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416756134462 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756134463 2014.11.23 18:22:14)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0204020502555714070714585a040107540451040b)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3212          1416756188141 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756188142 2014.11.23 18:23:08)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bae8bbefe9edefacb8bface0e2bcb9bce9bcb3bcbd)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3212          1416756473761 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756473762 2014.11.23 18:27:53)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7370767372242665717665292b75707520757a7574)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416756473826 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756473827 2014.11.23 18:27:53)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b1b2b4e4b2e6e4a7b4b3a7ebe9b7b2b4e7b7e2b7b8)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3212          1416756544851 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756544852 2014.11.23 18:29:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 191b1a1f124e4c0f1b1c0f43411f1a1f4a1f101f1e)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 41 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__53(_architecture 2 0 53 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 55 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__66(_architecture 4 0 66 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(50463490 )
		(33751810 )
		(50529026 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
		(50463491 )
		(33751811 )
		(50529027 )
		(197122 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416756544915 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756544916 2014.11.23 18:29:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 57555455520002415255410d0f515452015104515e)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3178          1416756838981 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756838982 2014.11.23 18:33:58)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 16451610124143001346004c4e10151045101f1011)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416756839046 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756839047 2014.11.23 18:33:59)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 54075456520301425156420e0c525751025207525d)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3178          1416756927565 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756927566 2014.11.23 18:35:27)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 181d491e124f4d0e1a1e0e42401e1b1e4b1e111e1f)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3178          1416756929254 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416756929255 2014.11.23 18:35:29)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afabaff9fbf8fab9ada9b9f5f7a9aca9fca9a6a9a8)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416756929322 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416756929323 2014.11.23 18:35:29)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code eeeaeebcb9b9bbf8ebecf8b4b6e8edebb8e8bde8e7)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757023597 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757023598 2014.11.23 18:37:03)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 37613633326062213531216d6f31343164313e3130)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3193          1416757024896 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757024897 2014.11.23 18:37:04)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 481e1d4b421f1d5e4a4e5e12104e4b4e1b4e414e4f)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2617          1416757024964 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757024965 2014.11.23 18:37:04)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 86d0d38982d1d390838490dcde808583d080d5808f)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757260180 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757260181 2014.11.23 18:41:00)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 595a5c5b520e0c4f5b5f4f03015f5a5f0a5f505f5e)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757260248 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757260249 2014.11.23 18:41:00)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a7a4a2f1a2f0f2b1a2a3b1fdffa1a4a2f1a1f4a1ae)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757285219 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757285220 2014.11.23 18:41:25)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 30663734326765263236266a683633366336393637)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757285284 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757285285 2014.11.23 18:41:25)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6e38696f39393b786b6a783436686d6b38683d6867)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757286086 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757286087 2014.11.23 18:41:26)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8bdd8984dbdcde9d898d9dd1d38d888dd88d828d8c)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757286147 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757286148 2014.11.23 18:41:26)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code ca9cc89e999d9fdccfcedc9092ccc9cf9ccc99ccc3)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757287634 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757287635 2014.11.23 18:41:27)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 96c0c19892c1c380949080ccce909590c5909f9091)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757287704 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757287705 2014.11.23 18:41:27)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e4b2b3b6e2b3b1f2e1e0f2bebce2e7e1b2e2b7e2ed)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757288491 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757288492 2014.11.23 18:41:28)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2a4a0a3f2a5a7e4f0f4e4a8aaf4f1f4a1f4fbf4f5)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757288556 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757288557 2014.11.23 18:41:28)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 30653434326765263534266a683633356636633639)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757297804 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757297805 2014.11.23 18:41:37)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5201525052050744505444080a54515401545b5455)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757297866 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757297867 2014.11.23 18:41:37)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 91c2919f92c6c487949587cbc9979294c797c29798)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757305047 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757305048 2014.11.23 18:41:45)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4f5a0f2a2f3f1b2a6a2b2fefca2a7a2f7a2ada2a3)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(50528770 )
		(131842 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757305109 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757305110 2014.11.23 18:41:45)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3b2e7b1e2b4b6f5e6e7f5b9bbe5e0e6b5e5b0e5ea)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3193          1416757527155 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757527156 2014.11.23 18:45:27)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 41434142421614574347571b194742471247484746)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 36 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 38 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 52 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(33686274 )
		(131587 )
		(50463490 )
		(33751810 )
		(50529026 )
		(131843 )
		(33686019 )
		(197122 )
		(50463235 )
		(33751555 )
		(50528771 )
		(33686275 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757527218 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757527219 2014.11.23 18:45:27)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8082808f82d7d596858496dad8868385d686d38689)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3178          1416757676348 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416757676349 2014.11.23 18:47:56)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 050b5302025250130055135f5d03060356030c0302)
	(_entity
		(_time 1416755224639)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(5))(_sensitivity(8)(1)(3))(_read(6)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(7))(_sensitivity(8(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(8))(_sensitivity(6))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(6))(_sensitivity(8)(0)(2))(_read(5)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((lights)(data)))(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2620          1416757676418 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416757676419 2014.11.23 18:47:56)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 535d055152040645565745090b555056055500555a)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal LIGHTS ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((LIGHTS)(lights))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal lights ~STD_LOGIC_VECTOR{2~downto~0}~132 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 34 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 42 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416758085965 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758085966 2014.11.23 18:54:45)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1e4d481849494b081c19084446181d184d18171819)
	(_entity
		(_time 1416758085962)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(6))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(5))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 3503          1416758097350 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758097351 2014.11.23 18:54:57)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8d8a8e82dbdad89b8f8a9bd7d58b8e8bde8b848b8a)
	(_entity
		(_time 1416758085961)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(6))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(5))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 3503          1416758106307 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758106308 2014.11.23 18:55:06)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9693c39892c1c380949180ccce909590c5909f9091)
	(_entity
		(_time 1416758085961)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(6))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(5))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416758106371 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416758106372 2014.11.23 18:55:06)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d4d18187d28381c2d1d6c28e8cd2d7d182d287d2dd)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((G)(g))
			((Y)(Y))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416758300258 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758300259 2014.11.23 18:58:20)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 27222322227072312520317d7f21242174212e2120)
	(_entity
		(_time 1416758300254)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416758300322 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416758300323 2014.11.23 18:58:20)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 66636267623133706364703c3e606563306035606f)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416758332652 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416758332653 2014.11.23 18:58:52)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bdb3ece8ebeae8abbfbaabe7e5bbbebbeebbb4bbba)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416758332721 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416758332722 2014.11.23 18:58:52)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcf2adadadaba9eaf9feeaa6a4fafff9aafaaffaf5)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416759188133 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416759188134 2014.11.23 19:13:08)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a3c3d6b393d3f7c686d7c30326c696c396c636c6d)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2617          1416759188197 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416759188198 2014.11.23 19:13:08)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a9fffeffa2fefcbfacabbff3f1afaaacffaffaafa0)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 1808          1416772823281 Beh
(_unit VHDL (mrom 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416772823282 2014.11.23 23:00:23)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code beeabbebe9e9bca8e8bcfae5edb8e8b8eab8eab9bc)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 16 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 17 (_architecture (_code 2))))
		(_signal (_internal data inst 0 27 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 30 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 1808          1416772955542 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416772955543 2014.11.23 23:02:35)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 683c6a69623f6a7e3e6a2c333b6e3e6e3c6e3c6f6a)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416773463866 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416773463867 2014.11.23 23:11:03)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 010f5406025654175753455a520700075507550603)
	(_entity
		(_time 1416773463863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2604          1416773894290 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416773894291 2014.11.23 23:18:14)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 56510054520103400004120d055057500250025154)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3503          1416773896120 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416773896121 2014.11.23 23:18:16)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b7d767b2b2c2e6d797c6d21237d787d287d727d7c)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416773896191 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416773896192 2014.11.23 23:18:16)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9ce949dc29ecbdf9fcb8d929acf9fcf9dcf9dcecb)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416773896248 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416773896249 2014.11.23 23:18:16)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 07000200025052115155435c540106015301530005)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416773896356 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416773896357 2014.11.23 23:18:16)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 75732075722220637077632f2d737670237326737c)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3159          1416774506803 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416774506804 2014.11.23 23:28:26)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fafaafababadafedfcfae2a0affdfafcfbfdfefcf2)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_architecture (_string \"011"\))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(4)(2))(_monitor))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(6))(_sensitivity(4)(2))(_monitor))))
			(REGA(_architecture 2 0 26 (_process (_simple)(_target(4))(_sensitivity(5)(6)(0)(1)(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3503          1416774508749 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416774508750 2014.11.23 23:28:28)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b9b9d95cbccce8d999c8dc1c39d989dc89d929d9c)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416774508817 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416774508818 2014.11.23 23:28:28)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dadb8c89898dd8cc8cd89e8189dc8cdc8edc8eddd8)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416774508880 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416774508881 2014.11.23 23:28:28)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 18194f1e124f4d0e4e4a5c434b1e191e4c1e4c1f1a)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(4)(1))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(6)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416774508981 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416774508982 2014.11.23 23:28:28)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8687818980d1d39180869edcd3818680878182808e)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_architecture (_string \"011"\))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(4)(2))(_monitor))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(6))(_sensitivity(4)(2))(_monitor))))
			(REGA(_architecture 2 0 26 (_process (_simple)(_target(4))(_sensitivity(5)(6)(0)(1)(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416774509043 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416774509044 2014.11.23 23:28:29)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c4c4c390c29391d2c1c6d29e9cc2c7c192c297c2cd)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416774513809 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416774513810 2014.11.23 23:28:33)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 626d606362353774606574383a64616431646b6465)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416774513876 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416774513877 2014.11.23 23:28:33)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a0aef2f6a2f7a2b6f6a2e4fbf3a6f6a6f4a6f4a7a2)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416774513940 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416774513941 2014.11.23 23:28:33)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dfd18d8c8b888ac9898d9b848cd9ded98bd98bd8dd)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416774514037 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416774514038 2014.11.23 23:28:34)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c323f386f6b692b3a3c2466693b3c3a3d3b383a34)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 20 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 21 (_architecture (_string \"011"\))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(5))(_sensitivity(4)(2))(_monitor))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(6))(_sensitivity(4)(2))(_monitor))))
			(REGA(_architecture 2 0 26 (_process (_simple)(_target(4))(_sensitivity(5)(6)(0)(1)(2)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416774514095 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416774514096 2014.11.23 23:28:34)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7b74787b2b2c2e6d7e796d21237d787e2d7d287d72)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416857280188 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416857280189 2014.11.24 22:28:00)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code abaaa7fdfbfcfebda9acbdf1f3ada8adf8ada2adac)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416857280361 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416857280362 2014.11.24 22:28:00)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 57570a55520055410155130c045101510351035055)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416857280454 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416857280455 2014.11.24 22:28:00)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5b5e8e0b2e2e0a3e3e7f1eee6b3b4b3e1b3e1b2b7)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416857280579 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416857280580 2014.11.24 22:28:00)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 323267363065672534332a6867353234333536343a)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416857280783 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416857280784 2014.11.24 22:28:00)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fdfca8acabaaa8ebf8ffeba7a5fbfef8abfbaefbf4)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416857298367 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416857298368 2014.11.24 22:28:18)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a7f1f5f1a2f0f2b1a5a0b1fdffa1a4a1f4a1aea1a0)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416857298461 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416857298462 2014.11.24 22:28:18)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 05515102025207135307415e560353035103510207)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416857298554 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416857298555 2014.11.24 22:28:18)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 633737626234367535312738306562653765376461)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416857298679 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416857298680 2014.11.24 22:28:18)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e0b4e4b2e0b7b5f7e6e1f8bab5e7e0e6e1e7e4e6e8)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416857298882 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416857298883 2014.11.24 22:28:18)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code abfeaefdfbfcfebdaea9bdf1f3ada8aefdadf8ada2)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416857304941 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416857304942 2014.11.24 22:28:24)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 590d545b520e0c4f5b5e4f03015f5a5f0a5f505f5e)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416857305035 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416857305036 2014.11.24 22:28:25)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b7e2eae2b2e0b5a1e1b5f3ece4b1e1b1e3b1e3b0b5)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416857305128 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416857305129 2014.11.24 22:28:25)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 15401013124240034347514e461314134113411217)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416857305253 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416857305254 2014.11.24 22:28:25)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 92c7c79c90c5c78594938ac8c7959294939596949a)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 5332          1416857305394 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 28 ))
	(_version vb4)
	(_time 1416857305395 2014.11.24 22:28:25)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1e4b4f184f484808491d0f444c191a191c184d1d1f)
	(_entity
		(_time 1416857280703)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{7~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_type (_internal states 0 29 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 39 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 57 (_process (_simple)(_target(16))(_sensitivity(0)(1)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000044 55 2617          1416857305488 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416857305489 2014.11.24 22:28:25)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c282a7c2d2b296a797e6a26247a7f792a7a2f7a75)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416858981775 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416858981776 2014.11.24 22:56:21)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 75772775722220637772632f2d73767326737c7372)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416858981869 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416858981870 2014.11.24 22:56:21)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d3d0d180d284d1c585d1978880d585d587d587d4d1)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416858981963 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416858981964 2014.11.24 22:56:21)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 31316535326664276763756a623730376537653633)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416858982088 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416858982089 2014.11.24 22:56:22)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aeaeaaf8fbf9fbb9a8afb6f4fba9aea8afa9aaa8a6)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416858982306 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416858982307 2014.11.24 22:56:22)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 89888c8682dedc9f8c8b9fd3d18f8a8cdf8fda8f80)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 3503          1416858998006 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416858998007 2014.11.24 22:56:38)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e0eeb1b2e2b7b5f6e2e7f6bab8e6e3e6b3e6e9e6e7)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1808          1416858998100 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416858998101 2014.11.24 22:56:38)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e313c3a69693c28683c7a656d3868386a386a393c)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2604          1416858998194 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416858998195 2014.11.24 22:56:38)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b949995cbccce8dcdc9dfc0c89d9a9dcf9dcf9c99)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3159          1416858998319 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416858998320 2014.11.24 22:56:38)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 184f1c1e104f4d0f1e1900424d1f181e191f1c1e10)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2617          1416858998522 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416858998523 2014.11.24 22:56:38)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3b5e7b1e2b4b6f5e6e1f5b9bbe5e0e6b5e5b0e5ea)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 3503          1416859033062 Beh
(_unit VHDL (trafficlights 0 5 (beh 0 15 ))
	(_version vb4)
	(_time 1416859033063 2014.11.24 22:57:13)
	(_source (\./../src/TrafficLights.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d6d3d585d28183c0d4d1c08c8ed0d5d085d0dfd0d1)
	(_entity
		(_time 1416758300253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tword 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal tprom 0 17 (_array tword ((_to (i 0)(i 15))))))
		(_constant (_internal CROM tprom 0 18 (_architecture (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal n_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal c_adr ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal rom_data ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35 (_architecture (_uni ))))
		(_process
			(NEXTSTATE(_architecture 0 0 37 (_process (_simple)(_target(7))(_sensitivity(10)(1)(3))(_read(8)))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((data)(rom_data(d_2_0))))(_target(9))(_sensitivity(10(d_2_0))))))
			(line__49(_architecture 2 0 49 (_assignment (_simple)(_target(10))(_sensitivity(8))(_monitor))))
			(PDFF(_architecture 3 0 51 (_process (_simple)(_target(8))(_sensitivity(10)(0)(2))(_read(7)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((r)(data(2))))(_simpleassign BUF)(_target(4))(_sensitivity(9(2))))))
			(line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((y)(data(1))))(_simpleassign BUF)(_target(5))(_sensitivity(9(1))))))
			(line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((g)(data(0))))(_simpleassign BUF)(_target(6))(_sensitivity(9(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 )
		(50463234 )
		(131586 )
		(33751554 )
		(131842 )
		(50528770 )
		(131587 )
		(33686274 )
		(50463490 )
		(33751810 )
		(131843 )
		(50529026 )
		(197122 )
		(33686019 )
		(50463235 )
		(33751555 )
		(50528771 )
	)
	(_model . Beh 8 -1
	)
)
V 000044 55 1808          1416859033156 Beh
(_unit VHDL (mrom 0 5 (beh 0 19 ))
	(_version vb4)
	(_time 1416859033157 2014.11.24 22:57:13)
	(_source (\./../src/MROM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 34306830326336226236706f673262326032603336)
	(_entity
		(_time 1416772801558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal inst 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal tROM 0 21 (_array inst ((_to (i 0)(i 7))))))
		(_constant (_internal ROM tROM 0 22 (_architecture (_code 2))))
		(_signal (_internal data inst 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 35 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 1028 )
		(131586 )
		(197378 )
		(131842 )
		(197122 )
		(131587 )
		(197379 )
	)
	(_model . Beh 3 -1
	)
)
V 000044 55 2604          1416859033249 Beh
(_unit VHDL (mram 0 5 (beh 0 14 ))
	(_version vb4)
	(_time 1416859033250 2014.11.24 22:57:13)
	(_source (\./../src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9296ce9c92c5c784c4c0d6c9c1949394c694c69590)
	(_entity
		(_time 1416773463862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal RW ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ADR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DIN ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{7~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal byte 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 16 (_array byte ((_to (i 0)(i 7))))))
		(_signal (_internal RAM tRAM 0 17 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_in byte 0 25 (_architecture (_uni ))))
		(_signal (_internal data_out byte 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((data_in)(Din)))(_target(5))(_sensitivity(2)))))
			(WRITE(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)(1)(5))(_monitor))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(6))(_sensitivity(1)(4))(_monitor))))
			(ZBUFS(_architecture 3 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(67372036 67372036 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 3159          1416859033374 Beh
(_unit VHDL (dpath 0 6 (beh 0 15 ))
	(_version vb4)
	(_time 1416859033375 2014.11.24 22:57:13)
	(_source (\./../src/DPATH.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0f0b020859585a18090e17555a080f090e080b0907)
	(_entity
		(_time 1416774416432)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal OT ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal OP1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RES ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ACCUM ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16 (_architecture (_uni ))))
		(_signal (_internal res_add ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal res_mul ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 21 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~134 0 22 (_architecture (_string \"011"\))))
		(_process
			(line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(4))(_monitor))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(6))(_sensitivity(2)(4))(_monitor))))
			(REGA(_architecture 2 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)(6)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_alias((RES)(ACCUM)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 6814          1416859033515 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 28 ))
	(_version vb4)
	(_time 1416859033516 2014.11.24 22:57:13)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b9f9195cdcdcd8d9acd8ac1c99c9f9c999dc8989a)
	(_entity
		(_time 1416859033499)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_type (_internal states 0 29 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 39 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 58 (_process (_simple)(_target(16))(_sensitivity(0)(1)(15)))))
			(COMB(_architecture 1 0 67 (_process (_simple)(_target(15))(_sensitivity(2)(16)(19)))))
			(PSTOP(_architecture 2 0 102 (_process (_simple)(_target(3))(_sensitivity(16)))))
			(PMC(_architecture 3 0 112 (_process (_simple)(_target(18))(_sensitivity(0)(1)(16))(_read(18)))))
			(line__123(_architecture 4 0 123 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(18)))))
			(PROMREAD(_architecture 5 0 126 (_process (_simple)(_target(4))(_sensitivity(15)(16)))))
			(PROMDAT(_architecture 6 0 136 (_process (_simple)(_target(17))(_sensitivity(1)(6)(16)))))
			(PRORA(_architecture 7 0 145 (_process (_simple)(_target(19)(20))(_sensitivity(1)(15)(17)))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(20)))))
			(PRAMREAD(_architecture 9 0 159 (_process (_simple)(_target(7))(_sensitivity(16)))))
			(PRAMDAR(_architecture 10 0 169 (_process (_simple)(_target(21))(_sensitivity(16))(_read(10)))))
			(line__177(_architecture 11 0 177 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__179(_architecture 12 0 179 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(21)))))
			(line__181(_architecture 13 0 181 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(19)))))
			(paddmulen(_architecture 14 0 183 (_process (_simple)(_target(13))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
V 000044 55 2617          1416859033609 Beh
(_unit VHDL (traffic_lights_t 0 5 (beh 0 8 ))
	(_version vb4)
	(_time 1416859033610 2014.11.24 22:57:13)
	(_source (\./../src/Testbenches/traffic_lights_t.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f9fcf4a8f2aeaceffcfbefa3a1fffafcafffaafff0)
	(_entity
		(_time 1416755555518)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(TrafficLights
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
				(_port (_internal CWAIT ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation UTRAFFIC 0 26 (_component TrafficLights )
		(_port
			((CLK)(CLK))
			((CWAIT)(cwait))
			((RST)(rst))
			((START)(start))
			((R)(r))
			((Y)(Y))
			((G)(g))
		)
		(_use (_entity . TrafficLights)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal cwait ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 36 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 44 (_process (_wait_for)(_target(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . Beh 2 -1
	)
)
V 000044 55 6814          1416859193124 Beh
(_unit VHDL (ctrl1 0 5 (beh 0 28 ))
	(_version vb4)
	(_time 1416859193125 2014.11.24 22:59:53)
	(_source (\./../src/CTRL1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 050a0f02045353130453145f570201020703560604)
	(_entity
		(_time 1416859033498)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ROM_re ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ROM_adr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROM_dout ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal RAM_rw ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal RAM_adr ~STD_LOGIC_VECTOR{2~downto~0}~122 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_din ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal RAM_dout ~STD_LOGIC_VECTOR{7~downto~0}~124 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_op1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal DP_ot ~STD_LOGIC_VECTOR{2~downto~0}~128 0 22 (_entity (_out ))))
		(_port (_internal DP_en ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DP_res ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 24 (_entity (_in ))))
		(_type (_internal states 0 29 (_enum1 i f d r l s a m h (_to (i 0)(i 8)))))
		(_signal (_internal nxt_state states 0 39 (_architecture (_uni ))))
		(_signal (_internal cur_state states 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{2~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal LOAD ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_architecture (_string \"000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal STORE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 52 (_architecture (_string \"001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal ADD ~STD_LOGIC_VECTOR{2~downto~0}~136 0 53 (_architecture (_string \"010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal MUL ~STD_LOGIC_VECTOR{2~downto~0}~138 0 54 (_architecture (_string \"011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_constant (_internal HALT ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 55 (_architecture (_string \"100"\))))
		(_process
			(FSM(_architecture 0 0 58 (_process (_simple)(_target(16))(_sensitivity(15)(0)(1)))))
			(COMB(_architecture 1 0 67 (_process (_simple)(_target(15))(_sensitivity(16)(19)(2)))))
			(PSTOP(_architecture 2 0 102 (_process (_simple)(_target(3))(_sensitivity(16)))))
			(PMC(_architecture 3 0 112 (_process (_simple)(_target(18))(_sensitivity(16)(0)(1))(_read(18)))))
			(line__123(_architecture 4 0 123 (_assignment (_simple)(_alias((ROM_adr)(IC)))(_target(5))(_sensitivity(18)))))
			(PROMREAD(_architecture 5 0 126 (_process (_simple)(_target(4))(_sensitivity(15)(16)))))
			(PROMDAT(_architecture 6 0 136 (_process (_simple)(_target(17))(_sensitivity(16)(1)(6)))))
			(PRORA(_architecture 7 0 145 (_process (_simple)(_target(19)(20))(_sensitivity(15)(17)(1)))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_alias((RAM_adr)(RA)))(_target(8))(_sensitivity(20)))))
			(PRAMREAD(_architecture 9 0 159 (_process (_simple)(_target(7))(_sensitivity(16)))))
			(PRAMDAR(_architecture 10 0 169 (_process (_simple)(_target(21))(_sensitivity(16))(_read(10)))))
			(line__177(_architecture 11 0 177 (_assignment (_simple)(_alias((RAM_din)(DP_res)))(_target(9))(_sensitivity(14)))))
			(line__179(_architecture 12 0 179 (_assignment (_simple)(_alias((DP_op1)(RD)))(_target(11))(_sensitivity(21)))))
			(line__181(_architecture 13 0 181 (_assignment (_simple)(_alias((DP_ot)(RO)))(_target(12))(_sensitivity(19)))))
			(paddmulen(_architecture 14 0 183 (_process (_simple)(_target(13))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
		(33686018 514 )
	)
	(_model . Beh 15 -1
	)
)
