

================================================================
== Vitis HLS Report for 'LADDER3PT_74_75_1'
================================================================
* Date:           Tue May 20 14:30:34 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1865690|  2848190|  18.657 ms|  28.482 ms|  1865690|  2848190|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_317_1  |  1865250|  2847750|  7461 ~ 11391|          -|          -|   250|        no|
        +--------------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_065 = alloca i32 1" [src/ec_isogeny.c:289]   --->   Operation 50 'alloca' 'i_065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%t0 = alloca i32 1" [src/ec_isogeny.c:238->src/ec_isogeny.c:325]   --->   Operation 51 'alloca' 't0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%t1 = alloca i32 1" [src/ec_isogeny.c:238->src/ec_isogeny.c:325]   --->   Operation 52 'alloca' 't1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%t2 = alloca i32 1" [src/ec_isogeny.c:238->src/ec_isogeny.c:325]   --->   Operation 53 'alloca' 't2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%R0_X = alloca i32 1" [src/ec_isogeny.c:286]   --->   Operation 54 'alloca' 'R0_X' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%R0_X_addr = getelementptr i64 %R0_X, i32 0, i32 0"   --->   Operation 55 'getelementptr' 'R0_X_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%R0_X_addr_1 = getelementptr i64 %R0_X, i32 0, i32 1"   --->   Operation 56 'getelementptr' 'R0_X_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%R0_Z = alloca i32 1" [src/ec_isogeny.c:286]   --->   Operation 57 'alloca' 'R0_Z' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%R0_Z_addr_15 = getelementptr i64 %R0_Z, i32 0, i32 0"   --->   Operation 58 'getelementptr' 'R0_Z_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%R0_Z_addr = getelementptr i64 %R0_Z, i32 0, i32 1"   --->   Operation 59 'getelementptr' 'R0_Z_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%R2_X = alloca i32 1" [src/ec_isogeny.c:286]   --->   Operation 60 'alloca' 'R2_X' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%R2_X_addr = getelementptr i64 %R2_X, i32 0, i32 0"   --->   Operation 61 'getelementptr' 'R2_X_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%R2_X_addr_1 = getelementptr i64 %R2_X, i32 0, i32 1"   --->   Operation 62 'getelementptr' 'R2_X_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%R2_X_2 = alloca i32 1" [src/ec_isogeny.c:286]   --->   Operation 63 'alloca' 'R2_X_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%R2_X_2_addr = getelementptr i64 %R2_X_2, i32 0, i32 0"   --->   Operation 64 'getelementptr' 'R2_X_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%R2_X_2_addr_1 = getelementptr i64 %R2_X_2, i32 0, i32 1"   --->   Operation 65 'getelementptr' 'R2_X_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%R2_Z = alloca i32 1" [src/ec_isogeny.c:286]   --->   Operation 66 'alloca' 'R2_Z' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%R2_Z_addr = getelementptr i64 %R2_Z, i32 0, i32 0"   --->   Operation 67 'getelementptr' 'R2_Z_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%R2_Z_addr_1 = getelementptr i64 %R2_Z, i32 0, i32 1"   --->   Operation 68 'getelementptr' 'R2_Z_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%R2_Z_2 = alloca i32 1" [src/ec_isogeny.c:286]   --->   Operation 69 'alloca' 'R2_Z_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A24 = alloca i32 1" [src/ec_isogeny.c:287]   --->   Operation 70 'alloca' 'A24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%A24_1 = alloca i32 1" [src/ec_isogeny.c:287]   --->   Operation 71 'alloca' 'A24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 73 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_1"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 74 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_15"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 75 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 76 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 77 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_1"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 78 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 79 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_1"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 80 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 81 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_1"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_1, i64 %A24_1, i64 %A24"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1220, i64 %R_X, i64 %XPA_0"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln289 = store i8 0, i8 %i_065" [src/ec_isogeny.c:289]   --->   Operation 84 'store' 'store_ln289' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%R0_X_addr_2 = getelementptr i64 %R0_X, i32 0, i32 2"   --->   Operation 85 'getelementptr' 'R0_X_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%R0_X_addr_3 = getelementptr i64 %R0_X, i32 0, i32 3"   --->   Operation 86 'getelementptr' 'R0_X_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%R0_Z_addr_1 = getelementptr i64 %R0_Z, i32 0, i32 2"   --->   Operation 87 'getelementptr' 'R0_Z_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%R0_Z_addr_2 = getelementptr i64 %R0_Z, i32 0, i32 3"   --->   Operation 88 'getelementptr' 'R0_Z_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%R2_X_addr_2 = getelementptr i64 %R2_X, i32 0, i32 2"   --->   Operation 89 'getelementptr' 'R2_X_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%R2_X_addr_3 = getelementptr i64 %R2_X, i32 0, i32 3"   --->   Operation 90 'getelementptr' 'R2_X_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%R2_X_2_addr_2 = getelementptr i64 %R2_X_2, i32 0, i32 2"   --->   Operation 91 'getelementptr' 'R2_X_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%R2_X_2_addr_3 = getelementptr i64 %R2_X_2, i32 0, i32 3"   --->   Operation 92 'getelementptr' 'R2_X_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%R2_Z_addr_2 = getelementptr i64 %R2_Z, i32 0, i32 2"   --->   Operation 93 'getelementptr' 'R2_Z_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%R2_Z_addr_3 = getelementptr i64 %R2_Z, i32 0, i32 3"   --->   Operation 94 'getelementptr' 'R2_Z_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_2"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 96 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_3"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 97 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_1"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 98 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_2"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 99 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_2"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_3"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_2"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 102 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_3"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_2"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_3"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 105 [1/2] (4.95ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_1, i64 %A24_1, i64 %A24"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 106 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1220, i64 %R_X, i64 %XPA_0"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%R0_X_addr_4 = getelementptr i64 %R0_X, i32 0, i32 4"   --->   Operation 107 'getelementptr' 'R0_X_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%R0_X_addr_5 = getelementptr i64 %R0_X, i32 0, i32 5"   --->   Operation 108 'getelementptr' 'R0_X_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%R0_Z_addr_3 = getelementptr i64 %R0_Z, i32 0, i32 4"   --->   Operation 109 'getelementptr' 'R0_Z_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%R0_Z_addr_4 = getelementptr i64 %R0_Z, i32 0, i32 5"   --->   Operation 110 'getelementptr' 'R0_Z_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%R2_X_addr_4 = getelementptr i64 %R2_X, i32 0, i32 4"   --->   Operation 111 'getelementptr' 'R2_X_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%R2_X_addr_5 = getelementptr i64 %R2_X, i32 0, i32 5"   --->   Operation 112 'getelementptr' 'R2_X_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%R2_X_2_addr_4 = getelementptr i64 %R2_X_2, i32 0, i32 4"   --->   Operation 113 'getelementptr' 'R2_X_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%R2_X_2_addr_5 = getelementptr i64 %R2_X_2, i32 0, i32 5"   --->   Operation 114 'getelementptr' 'R2_X_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%R2_Z_addr_4 = getelementptr i64 %R2_Z, i32 0, i32 4"   --->   Operation 115 'getelementptr' 'R2_Z_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%R2_Z_addr_5 = getelementptr i64 %R2_Z, i32 0, i32 5"   --->   Operation 116 'getelementptr' 'R2_Z_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_4"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 118 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_5"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 119 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_3"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 120 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_4"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 121 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_4"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 122 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_5"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 123 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_4"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 124 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_5"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 125 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_4"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 126 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_5"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1, i64 %A24, i64 %A24_1, i64 %Montgomery_one_1"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1221, i64 %R_X, i64 %XPA_1"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%R0_X_addr_6 = getelementptr i64 %R0_X, i32 0, i32 6"   --->   Operation 129 'getelementptr' 'R0_X_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%R0_X_addr_7 = getelementptr i64 %R0_X, i32 0, i32 7"   --->   Operation 130 'getelementptr' 'R0_X_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%R0_Z_addr_5 = getelementptr i64 %R0_Z, i32 0, i32 6"   --->   Operation 131 'getelementptr' 'R0_Z_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%R0_Z_addr_6 = getelementptr i64 %R0_Z, i32 0, i32 7"   --->   Operation 132 'getelementptr' 'R0_Z_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%R2_X_addr_6 = getelementptr i64 %R2_X, i32 0, i32 6"   --->   Operation 133 'getelementptr' 'R2_X_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%R2_X_addr_7 = getelementptr i64 %R2_X, i32 0, i32 7"   --->   Operation 134 'getelementptr' 'R2_X_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%R2_X_2_addr_6 = getelementptr i64 %R2_X_2, i32 0, i32 6"   --->   Operation 135 'getelementptr' 'R2_X_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%R2_X_2_addr_7 = getelementptr i64 %R2_X_2, i32 0, i32 7"   --->   Operation 136 'getelementptr' 'R2_X_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%R2_Z_addr_6 = getelementptr i64 %R2_Z, i32 0, i32 6"   --->   Operation 137 'getelementptr' 'R2_Z_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%R2_Z_addr_7 = getelementptr i64 %R2_Z, i32 0, i32 7"   --->   Operation 138 'getelementptr' 'R2_Z_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_6"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 140 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_7"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 141 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_5"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 142 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_6"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 143 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_6"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 144 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_addr_7"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 145 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_6"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 146 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_X_2_addr_7"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 147 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_6"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 148 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_addr_7"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 149 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1, i64 %A24, i64 %A24_1, i64 %Montgomery_one_1"   --->   Operation 149 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 150 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1221, i64 %R_X, i64 %XPA_1"   --->   Operation 150 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%R0_X_addr_8 = getelementptr i64 %R0_X, i32 0, i32 8"   --->   Operation 151 'getelementptr' 'R0_X_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%R0_X_addr_9 = getelementptr i64 %R0_X, i32 0, i32 9"   --->   Operation 152 'getelementptr' 'R0_X_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%R0_Z_addr_7 = getelementptr i64 %R0_Z, i32 0, i32 8"   --->   Operation 153 'getelementptr' 'R0_Z_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%R0_Z_addr_8 = getelementptr i64 %R0_Z, i32 0, i32 9"   --->   Operation 154 'getelementptr' 'R0_Z_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_8"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 156 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_9"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 157 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_7"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 158 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_8"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 159 [2/2] (2.32ns)   --->   "%call_ln111 = call void @fpadd503.58.60, i64 %A24, i1 0, i64 %A24_1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:302]   --->   Operation 159 'call' 'call_ln111' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1217, i64 %R2_X, i64 %XRA_0"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218, i64 %R2_X_2, i64 %XRA_1"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%R0_X_addr_10 = getelementptr i64 %R0_X, i32 0, i32 10"   --->   Operation 162 'getelementptr' 'R0_X_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%R0_X_addr_11 = getelementptr i64 %R0_X, i32 0, i32 11"   --->   Operation 163 'getelementptr' 'R0_X_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%R0_Z_addr_9 = getelementptr i64 %R0_Z, i32 0, i32 10"   --->   Operation 164 'getelementptr' 'R0_Z_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%R0_Z_addr_10 = getelementptr i64 %R0_Z, i32 0, i32 11"   --->   Operation 165 'getelementptr' 'R0_Z_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_10"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 167 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_11"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 168 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_9"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 169 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_10"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.58.60, i64 %A24, i1 0, i64 %A24_1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:302]   --->   Operation 170 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 171 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1217, i64 %R2_X, i64 %XRA_0"   --->   Operation 171 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 172 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1218, i64 %R2_X_2, i64 %XRA_1"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%R0_X_addr_12 = getelementptr i64 %R0_X, i32 0, i32 12"   --->   Operation 173 'getelementptr' 'R0_X_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%R0_X_addr_13 = getelementptr i64 %R0_X, i32 0, i32 13"   --->   Operation 174 'getelementptr' 'R0_X_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%R0_Z_addr_11 = getelementptr i64 %R0_Z, i32 0, i32 12"   --->   Operation 175 'getelementptr' 'R0_Z_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%R0_Z_addr_12 = getelementptr i64 %R0_Z, i32 0, i32 13"   --->   Operation 176 'getelementptr' 'R0_Z_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_12"   --->   Operation 177 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 178 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_13"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 179 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_11"   --->   Operation 179 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 180 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_12"   --->   Operation 180 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 181 [2/2] (2.32ns)   --->   "%call_ln112 = call void @fpadd503.58.60, i64 %A24, i1 1, i64 %A24_1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:302]   --->   Operation 181 'call' 'call_ln112' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%R0_X_addr_14 = getelementptr i64 %R0_X, i32 0, i32 14"   --->   Operation 182 'getelementptr' 'R0_X_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%R0_X_addr_15 = getelementptr i64 %R0_X, i32 0, i32 15"   --->   Operation 183 'getelementptr' 'R0_X_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%R0_Z_addr_13 = getelementptr i64 %R0_Z, i32 0, i32 14"   --->   Operation 184 'getelementptr' 'R0_Z_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%R0_Z_addr_14 = getelementptr i64 %R0_Z, i32 0, i32 15"   --->   Operation 185 'getelementptr' 'R0_Z_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_14"   --->   Operation 186 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 187 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_X_addr_15"   --->   Operation 187 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 188 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_13"   --->   Operation 188 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 189 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln0 = store i64 0, i4 %R0_Z_addr_14"   --->   Operation 189 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.58.60, i64 %A24, i1 1, i64 %A24_1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:302]   --->   Operation 190 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 191 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.60.6167, i64 %A, i1 0, i64 %A24, i1 0, i64 %A24_1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:303]   --->   Operation 191 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1214, i64 %R0_X, i64 %XQA_0"   --->   Operation 192 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1216, i64 %R0_Z, i64 %Montgomery_one_1"   --->   Operation 193 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.60.6167, i64 %A, i1 0, i64 %A24, i1 0, i64 %A24_1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:303]   --->   Operation 194 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 195 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1214, i64 %R0_X, i64 %XQA_0"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 196 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1216, i64 %R0_Z, i64 %Montgomery_one_1"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 197 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.60.6167, i64 %A, i1 1, i64 %A24, i1 1, i64 %A24_1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:303]   --->   Operation 197 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1215, i64 %R0_X"   --->   Operation 198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 199 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1219, i64 %R2_Z, i64 %Montgomery_one_1"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.60.6167, i64 %A, i1 1, i64 %A24, i1 1, i64 %A24_1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:303]   --->   Operation 200 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 201 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1215, i64 %R0_X"   --->   Operation 201 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 202 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1219, i64 %R2_Z, i64 %Montgomery_one_1"   --->   Operation 202 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%R2_Z_2_addr = getelementptr i64 %R2_Z_2, i32 0, i32 0"   --->   Operation 203 'getelementptr' 'R2_Z_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_1 = getelementptr i64 %R2_Z_2, i32 0, i32 1"   --->   Operation 204 'getelementptr' 'R2_Z_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr"   --->   Operation 205 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 206 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_1"   --->   Operation 206 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln304 = call void @fp2div2_503, i64 %A24, i64 %A24_1, i64 %p503_1" [src/ec_isogeny.c:304]   --->   Operation 207 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1222, i64 %R_Z, i64 %Montgomery_one_1"   --->   Operation 208 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 4.91>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_2 = getelementptr i64 %R2_Z_2, i32 0, i32 2"   --->   Operation 209 'getelementptr' 'R2_Z_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_3 = getelementptr i64 %R2_Z_2, i32 0, i32 3"   --->   Operation 210 'getelementptr' 'R2_Z_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_2"   --->   Operation 211 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 212 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_3"   --->   Operation 212 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln304 = call void @fp2div2_503, i64 %A24, i64 %A24_1, i64 %p503_1" [src/ec_isogeny.c:304]   --->   Operation 213 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 214 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1222, i64 %R_Z, i64 %Montgomery_one_1"   --->   Operation 214 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_4 = getelementptr i64 %R2_Z_2, i32 0, i32 4"   --->   Operation 215 'getelementptr' 'R2_Z_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_5 = getelementptr i64 %R2_Z_2, i32 0, i32 5"   --->   Operation 216 'getelementptr' 'R2_Z_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_4"   --->   Operation 217 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 218 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_5"   --->   Operation 218 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 219 [2/2] (0.00ns)   --->   "%call_ln305 = call void @fp2div2_503, i64 %A24, i64 %A24_1, i64 %p503_1" [src/ec_isogeny.c:305]   --->   Operation 219 'call' 'call_ln305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_23_1, i64 %R_Z"   --->   Operation 220 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 4.91>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_6 = getelementptr i64 %R2_Z_2, i32 0, i32 6"   --->   Operation 221 'getelementptr' 'R2_Z_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%R2_Z_2_addr_7 = getelementptr i64 %R2_Z_2, i32 0, i32 7"   --->   Operation 222 'getelementptr' 'R2_Z_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_6"   --->   Operation 223 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 224 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln0 = store i64 0, i3 %R2_Z_2_addr_7"   --->   Operation 224 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln305 = call void @fp2div2_503, i64 %A24, i64 %A24_1, i64 %p503_1" [src/ec_isogeny.c:305]   --->   Operation 225 'call' 'call_ln305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 226 [1/2] (4.91ns)   --->   "%call_ln0 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_23_1, i64 %R_Z"   --->   Operation 226 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 227 [1/1] (1.58ns)   --->   "%br_ln317 = br void %for.inc" [src/ec_isogeny.c:317]   --->   Operation 227 'br' 'br_ln317' <Predicate = true> <Delay = 1.58>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%prevbit = phi i1 %bit, void %for.inc.split, i1 0, void %entry"   --->   Operation 228 'phi' 'prevbit' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%i = load i8 %i_065" [src/ec_isogeny.c:317]   --->   Operation 229 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (1.91ns)   --->   "%icmp_ln317 = icmp_eq  i8 %i, i8 250" [src/ec_isogeny.c:317]   --->   Operation 230 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (1.91ns)   --->   "%i_286 = add i8 %i, i8 1" [src/ec_isogeny.c:317]   --->   Operation 231 'add' 'i_286' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %for.inc.split, void %for.end" [src/ec_isogeny.c:317]   --->   Operation 232 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i8 %i" [src/ec_isogeny.c:317]   --->   Operation 233 'trunc' 'trunc_ln317' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i, i32 6, i32 7" [src/ec_isogeny.c:319]   --->   Operation 234 'partselect' 'tmp_s' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 0" [src/ec_isogeny.c:319]   --->   Operation 235 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln319_1 = zext i5 %and_ln" [src/ec_isogeny.c:319]   --->   Operation 236 'zext' 'zext_ln319_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%ephemeralsk_addr = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_1" [src/ec_isogeny.c:319]   --->   Operation 237 'getelementptr' 'ephemeralsk_addr' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 238 [2/2] (2.32ns)   --->   "%ephemeralsk_load = load i5 %ephemeralsk_addr" [src/ec_isogeny.c:319]   --->   Operation 238 'load' 'ephemeralsk_load' <Predicate = (!icmp_ln317)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 1" [src/ec_isogeny.c:319]   --->   Operation 239 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln319_2 = zext i5 %or_ln" [src/ec_isogeny.c:319]   --->   Operation 240 'zext' 'zext_ln319_2' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_1 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_2" [src/ec_isogeny.c:319]   --->   Operation 241 'getelementptr' 'ephemeralsk_addr_1' <Predicate = (!icmp_ln317)> <Delay = 0.00>
ST_17 : Operation 242 [2/2] (2.32ns)   --->   "%ephemeralsk_load_1 = load i5 %ephemeralsk_addr_1" [src/ec_isogeny.c:319]   --->   Operation 242 'load' 'ephemeralsk_load_1' <Predicate = (!icmp_ln317)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln289 = store i8 %i_286, i8 %i_065" [src/ec_isogeny.c:289]   --->   Operation 243 'store' 'store_ln289' <Predicate = (!icmp_ln317)> <Delay = 1.58>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [src/ec_isogeny.c:328]   --->   Operation 244 'ret' 'ret_ln328' <Predicate = (icmp_ln317)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 245 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load = load i5 %ephemeralsk_addr" [src/ec_isogeny.c:319]   --->   Operation 245 'load' 'ephemeralsk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 246 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_1 = load i5 %ephemeralsk_addr_1" [src/ec_isogeny.c:319]   --->   Operation 246 'load' 'ephemeralsk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln319_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 2" [src/ec_isogeny.c:319]   --->   Operation 247 'bitconcatenate' 'or_ln319_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln319_3 = zext i5 %or_ln319_1" [src/ec_isogeny.c:319]   --->   Operation 248 'zext' 'zext_ln319_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_2 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_3" [src/ec_isogeny.c:319]   --->   Operation 249 'getelementptr' 'ephemeralsk_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [2/2] (2.32ns)   --->   "%ephemeralsk_load_2 = load i5 %ephemeralsk_addr_2" [src/ec_isogeny.c:319]   --->   Operation 250 'load' 'ephemeralsk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln319_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 3" [src/ec_isogeny.c:319]   --->   Operation 251 'bitconcatenate' 'or_ln319_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln319_4 = zext i5 %or_ln319_2" [src/ec_isogeny.c:319]   --->   Operation 252 'zext' 'zext_ln319_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_3 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_4" [src/ec_isogeny.c:319]   --->   Operation 253 'getelementptr' 'ephemeralsk_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [2/2] (2.32ns)   --->   "%ephemeralsk_load_3 = load i5 %ephemeralsk_addr_3" [src/ec_isogeny.c:319]   --->   Operation 254 'load' 'ephemeralsk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 255 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_2 = load i5 %ephemeralsk_addr_2" [src/ec_isogeny.c:319]   --->   Operation 255 'load' 'ephemeralsk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 256 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_3 = load i5 %ephemeralsk_addr_3" [src/ec_isogeny.c:319]   --->   Operation 256 'load' 'ephemeralsk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln319_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 4" [src/ec_isogeny.c:319]   --->   Operation 257 'bitconcatenate' 'or_ln319_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln319_5 = zext i5 %or_ln319_3" [src/ec_isogeny.c:319]   --->   Operation 258 'zext' 'zext_ln319_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_4 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_5" [src/ec_isogeny.c:319]   --->   Operation 259 'getelementptr' 'ephemeralsk_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [2/2] (2.32ns)   --->   "%ephemeralsk_load_4 = load i5 %ephemeralsk_addr_4" [src/ec_isogeny.c:319]   --->   Operation 260 'load' 'ephemeralsk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln319_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 5" [src/ec_isogeny.c:319]   --->   Operation 261 'bitconcatenate' 'or_ln319_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln319_6 = zext i5 %or_ln319_4" [src/ec_isogeny.c:319]   --->   Operation 262 'zext' 'zext_ln319_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_5 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_6" [src/ec_isogeny.c:319]   --->   Operation 263 'getelementptr' 'ephemeralsk_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [2/2] (2.32ns)   --->   "%ephemeralsk_load_5 = load i5 %ephemeralsk_addr_5" [src/ec_isogeny.c:319]   --->   Operation 264 'load' 'ephemeralsk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 265 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_4 = load i5 %ephemeralsk_addr_4" [src/ec_isogeny.c:319]   --->   Operation 265 'load' 'ephemeralsk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 266 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_5 = load i5 %ephemeralsk_addr_5" [src/ec_isogeny.c:319]   --->   Operation 266 'load' 'ephemeralsk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln319_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 6" [src/ec_isogeny.c:319]   --->   Operation 267 'bitconcatenate' 'or_ln319_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln319_7 = zext i5 %or_ln319_5" [src/ec_isogeny.c:319]   --->   Operation 268 'zext' 'zext_ln319_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_6 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_7" [src/ec_isogeny.c:319]   --->   Operation 269 'getelementptr' 'ephemeralsk_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [2/2] (2.32ns)   --->   "%ephemeralsk_load_6 = load i5 %ephemeralsk_addr_6" [src/ec_isogeny.c:319]   --->   Operation 270 'load' 'ephemeralsk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln319_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 7" [src/ec_isogeny.c:319]   --->   Operation 271 'bitconcatenate' 'or_ln319_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln319_8 = zext i5 %or_ln319_6" [src/ec_isogeny.c:319]   --->   Operation 272 'zext' 'zext_ln319_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%ephemeralsk_addr_7 = getelementptr i8 %ephemeralsk, i32 0, i32 %zext_ln319_8" [src/ec_isogeny.c:319]   --->   Operation 273 'getelementptr' 'ephemeralsk_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [2/2] (2.32ns)   --->   "%ephemeralsk_load_7 = load i5 %ephemeralsk_addr_7" [src/ec_isogeny.c:319]   --->   Operation 274 'load' 'ephemeralsk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 275 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_6 = load i5 %ephemeralsk_addr_6" [src/ec_isogeny.c:319]   --->   Operation 275 'load' 'ephemeralsk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 276 [1/2] ( I:2.32ns O:2.32ns )   --->   "%ephemeralsk_load_7 = load i5 %ephemeralsk_addr_7" [src/ec_isogeny.c:319]   --->   Operation 276 'load' 'ephemeralsk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln319_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %ephemeralsk_load_7, i8 %ephemeralsk_load_6, i8 %ephemeralsk_load_5, i8 %ephemeralsk_load_4, i8 %ephemeralsk_load_3, i8 %ephemeralsk_load_2, i8 %ephemeralsk_load_1, i8 %ephemeralsk_load" [src/ec_isogeny.c:319]   --->   Operation 277 'bitconcatenate' 'or_ln319_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i6 %trunc_ln317" [src/ec_isogeny.c:319]   --->   Operation 278 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (4.59ns)   --->   "%lshr_ln319 = lshr i64 %or_ln319_s, i64 %zext_ln319" [src/ec_isogeny.c:319]   --->   Operation 279 'lshr' 'lshr_ln319' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%bit = trunc i64 %lshr_ln319" [src/ec_isogeny.c:319]   --->   Operation 280 'trunc' 'bit' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 281 [1/1] (0.97ns)   --->   "%swap = xor i1 %bit, i1 %prevbit" [src/ec_isogeny.c:320]   --->   Operation 281 'xor' 'swap' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [2/2] (0.99ns)   --->   "%call_ln320 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1, i64 %R2_X, i64 %R2_X_2, i64 %R2_Z, i64 %R2_Z_2, i64 %R_X, i1 %swap, i64 %R_Z" [src/ec_isogeny.c:320]   --->   Operation 282 'call' 'call_ln320' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 283 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.15181, i64 %R0_X, i1 0, i64 %R0_Z, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:240->src/ec_isogeny.c:325]   --->   Operation 283 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 4.91>
ST_23 : Operation 284 [1/2] (4.91ns)   --->   "%call_ln320 = call void @LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1, i64 %R2_X, i64 %R2_X_2, i64 %R2_Z, i64 %R2_Z_2, i64 %R_X, i1 %swap, i64 %R_Z" [src/ec_isogeny.c:320]   --->   Operation 284 'call' 'call_ln320' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 285 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.15181, i64 %R0_X, i1 0, i64 %R0_Z, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:240->src/ec_isogeny.c:325]   --->   Operation 285 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 286 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.15181, i64 %R0_X, i1 1, i64 %R0_Z, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:240->src/ec_isogeny.c:325]   --->   Operation 286 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 287 [2/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.143, i64 %R2_X, i64 %R2_Z, i64 %t2, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:243->src/ec_isogeny.c:325]   --->   Operation 287 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 288 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.15181, i64 %R0_X, i1 1, i64 %R0_Z, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:240->src/ec_isogeny.c:325]   --->   Operation 288 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.143, i64 %R2_X, i64 %R2_Z, i64 %t2, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:243->src/ec_isogeny.c:325]   --->   Operation 289 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 290 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.14679, i64 %R0_X, i1 0, i64 %R0_Z, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:241->src/ec_isogeny.c:325]   --->   Operation 290 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_26 : Operation 291 [2/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.143, i64 %R2_X_2, i64 %R2_Z_2, i64 %t2, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:243->src/ec_isogeny.c:325]   --->   Operation 291 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_26 : Operation 292 [2/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.148, i64 %R2_X, i64 %R2_Z, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:245->src/ec_isogeny.c:325]   --->   Operation 292 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.14679, i64 %R0_X, i1 0, i64 %R0_Z, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:241->src/ec_isogeny.c:325]   --->   Operation 293 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 294 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.143, i64 %R2_X_2, i64 %R2_Z_2, i64 %t2, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:243->src/ec_isogeny.c:325]   --->   Operation 294 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 295 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.148, i64 %R2_X, i64 %R2_Z, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:245->src/ec_isogeny.c:325]   --->   Operation 295 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 296 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.14679, i64 %R0_X, i1 1, i64 %R0_Z, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:241->src/ec_isogeny.c:325]   --->   Operation 296 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 297 [2/2] (3.25ns)   --->   "%call_ln132 = call void @fpcorrection503, i64 %t2, i1 0, i64 %p503_1" [src/fpx.c:132->src/ec_isogeny.c:244->src/ec_isogeny.c:325]   --->   Operation 297 'call' 'call_ln132' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 298 [2/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.148, i64 %R2_X_2, i64 %R2_Z_2, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:245->src/ec_isogeny.c:325]   --->   Operation 298 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 299 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.14679, i64 %R0_X, i1 1, i64 %R0_Z, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:241->src/ec_isogeny.c:325]   --->   Operation 299 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln132 = call void @fpcorrection503, i64 %t2, i1 0, i64 %p503_1" [src/fpx.c:132->src/ec_isogeny.c:244->src/ec_isogeny.c:325]   --->   Operation 300 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 301 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.148, i64 %R2_X_2, i64 %R2_Z_2, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:245->src/ec_isogeny.c:325]   --->   Operation 301 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 302 [2/2] (0.00ns)   --->   "%call_ln242 = call void @fp2sqr503_mont, i64 %t0, i64 %R0_X, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:242->src/ec_isogeny.c:325]   --->   Operation 302 'call' 'call_ln242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_30 : Operation 303 [2/2] (3.25ns)   --->   "%call_ln133 = call void @fpcorrection503, i64 %t2, i1 1, i64 %p503_1" [src/fpx.c:133->src/ec_isogeny.c:244->src/ec_isogeny.c:325]   --->   Operation 303 'call' 'call_ln133' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln242 = call void @fp2sqr503_mont, i64 %t0, i64 %R0_X, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:242->src/ec_isogeny.c:325]   --->   Operation 304 'call' 'call_ln242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_31 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln133 = call void @fpcorrection503, i64 %t2, i1 1, i64 %p503_1" [src/fpx.c:133->src/ec_isogeny.c:244->src/ec_isogeny.c:325]   --->   Operation 305 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 306 [2/2] (0.00ns)   --->   "%call_ln246 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:246->src/ec_isogeny.c:325]   --->   Operation 306 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 307 [2/2] (0.00ns)   --->   "%call_ln247 = call void @fp2sqr503_mont, i64 %t1, i64 %R0_Z, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:247->src/ec_isogeny.c:325]   --->   Operation 307 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 308 [1/2] (0.00ns)   --->   "%call_ln246 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:246->src/ec_isogeny.c:325]   --->   Operation 308 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_33 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln247 = call void @fp2sqr503_mont, i64 %t1, i64 %R0_Z, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:247->src/ec_isogeny.c:325]   --->   Operation 309 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 310 [2/2] (0.00ns)   --->   "%call_ln248 = call void @fp2mul503_mont.64.65, i64 %t1, i64 %R2_X, i64 %R2_X_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:248->src/ec_isogeny.c:325]   --->   Operation 310 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_34 : Operation 311 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.14679, i64 %R0_X, i1 0, i64 %R0_Z, i1 0, i64 %t2, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:249->src/ec_isogeny.c:325]   --->   Operation 311 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 312 [1/2] (0.00ns)   --->   "%call_ln248 = call void @fp2mul503_mont.64.65, i64 %t1, i64 %R2_X, i64 %R2_X_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:248->src/ec_isogeny.c:325]   --->   Operation 312 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_35 : Operation 313 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.14679, i64 %R0_X, i1 0, i64 %R0_Z, i1 0, i64 %t2, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:249->src/ec_isogeny.c:325]   --->   Operation 313 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 314 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.14679, i64 %R0_X, i1 1, i64 %R0_Z, i1 1, i64 %t2, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:249->src/ec_isogeny.c:325]   --->   Operation 314 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_36 : Operation 315 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503, i64 %t0, i1 0, i64 %t1, i1 0, i64 %R2_Z, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:252->src/ec_isogeny.c:325]   --->   Operation 315 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 316 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.14679, i64 %R0_X, i1 1, i64 %R0_Z, i1 1, i64 %t2, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:249->src/ec_isogeny.c:325]   --->   Operation 316 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_37 : Operation 317 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503, i64 %t0, i1 0, i64 %t1, i1 0, i64 %R2_Z, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:252->src/ec_isogeny.c:325]   --->   Operation 317 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 318 [2/2] (0.00ns)   --->   "%call_ln250 = call void @fp2mul503_mont, i64 %R0_X, i64 %R0_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:250->src/ec_isogeny.c:325]   --->   Operation 318 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_38 : Operation 319 [2/2] (0.00ns)   --->   "%call_ln251 = call void @fp2mul503_mont.66.69, i64 %t2, i64 %A24, i64 %A24_1, i64 %R2_X, i64 %R2_X_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:251->src/ec_isogeny.c:325]   --->   Operation 319 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_38 : Operation 320 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503, i64 %t0, i1 1, i64 %t1, i1 1, i64 %R2_Z_2, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:252->src/ec_isogeny.c:325]   --->   Operation 320 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln250 = call void @fp2mul503_mont, i64 %R0_X, i64 %R0_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:250->src/ec_isogeny.c:325]   --->   Operation 321 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_39 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln251 = call void @fp2mul503_mont.66.69, i64 %t2, i64 %A24, i64 %A24_1, i64 %R2_X, i64 %R2_X_2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:251->src/ec_isogeny.c:325]   --->   Operation 322 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_39 : Operation 323 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503, i64 %t0, i1 1, i64 %t1, i1 1, i64 %R2_Z_2, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:252->src/ec_isogeny.c:325]   --->   Operation 323 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 324 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.147, i64 %R2_X, i64 %R0_Z, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:253->src/ec_isogeny.c:325]   --->   Operation 324 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_40 : Operation 325 [2/2] (0.00ns)   --->   "%call_ln256 = call void @fp2sqr503_mont.70.71, i64 %R2_Z, i64 %R2_Z_2, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:256->src/ec_isogeny.c:325]   --->   Operation 325 'call' 'call_ln256' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 326 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.147, i64 %R2_X, i64 %R0_Z, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:253->src/ec_isogeny.c:325]   --->   Operation 326 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_41 : Operation 327 [1/2] (0.00ns)   --->   "%call_ln256 = call void @fp2sqr503_mont.70.71, i64 %R2_Z, i64 %R2_Z_2, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:256->src/ec_isogeny.c:325]   --->   Operation 327 'call' 'call_ln256' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 328 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.147, i64 %R2_X_2, i64 %R0_Z, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:253->src/ec_isogeny.c:325]   --->   Operation 328 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 329 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503, i64 %t0, i1 0, i64 %t1, i1 0, i64 %R2_X, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:254->src/ec_isogeny.c:325]   --->   Operation 329 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 330 [2/2] (0.00ns)   --->   "%call_ln258 = call void @fp2mul503_mont.72.73.1, i64 %R2_Z, i64 %R2_Z_2, i64 %R_X, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:258->src/ec_isogeny.c:325]   --->   Operation 330 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 331 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.147, i64 %R2_X_2, i64 %R0_Z, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:253->src/ec_isogeny.c:325]   --->   Operation 331 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_43 : Operation 332 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503, i64 %t0, i1 0, i64 %t1, i1 0, i64 %R2_X, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:254->src/ec_isogeny.c:325]   --->   Operation 332 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_43 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln258 = call void @fp2mul503_mont.72.73.1, i64 %R2_Z, i64 %R2_Z_2, i64 %R_X, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:258->src/ec_isogeny.c:325]   --->   Operation 333 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 334 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503, i64 %t0, i1 1, i64 %t1, i1 1, i64 %R2_X_2, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:254->src/ec_isogeny.c:325]   --->   Operation 334 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_44 : Operation 335 [2/2] (0.00ns)   --->   "%call_ln255 = call void @fp2mul503_mont.1339777, i64 %R0_Z, i64 %t2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:255->src/ec_isogeny.c:325]   --->   Operation 335 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503, i64 %t0, i1 1, i64 %t1, i1 1, i64 %R2_X_2, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:254->src/ec_isogeny.c:325]   --->   Operation 336 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_45 : Operation 337 [1/2] (0.00ns)   --->   "%call_ln255 = call void @fp2mul503_mont.1339777, i64 %R0_Z, i64 %t2, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:255->src/ec_isogeny.c:325]   --->   Operation 337 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 338 [2/2] (0.00ns)   --->   "%call_ln257 = call void @fp2sqr503_mont.70.71, i64 %R2_X, i64 %R2_X_2, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:257->src/ec_isogeny.c:325]   --->   Operation 338 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 339 [1/2] (0.00ns)   --->   "%call_ln257 = call void @fp2sqr503_mont.70.71, i64 %R2_X, i64 %R2_X_2, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:257->src/ec_isogeny.c:325]   --->   Operation 339 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 340 [2/2] (0.00ns)   --->   "%call_ln326 = call void @fp2mul503_mont.72.73.1, i64 %R2_X, i64 %R2_X_2, i64 %R_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:326]   --->   Operation 340 'call' 'call_ln326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 341 [1/1] (0.00ns)   --->   "%speclooptripcount_ln289 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 250, i64 250, i64 250" [src/ec_isogeny.c:289]   --->   Operation 341 'speclooptripcount' 'speclooptripcount_ln289' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/ec_isogeny.c:317]   --->   Operation 342 'specloopname' 'specloopname_ln317' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln326 = call void @fp2mul503_mont.72.73.1, i64 %R2_X, i64 %R2_X_2, i64 %R_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:326]   --->   Operation 343 'call' 'call_ln326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_49 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln317 = br void %for.inc" [src/ec_isogeny.c:317]   --->   Operation 344 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation 64 bit ('c', src/ec_isogeny.c:286) [18]  (0.000 ns)
	'getelementptr' operation 4 bit ('R0_X_addr') [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'c', src/ec_isogeny.c:286 [90]  (3.254 ns)

 <State 2>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_1' [154]  (4.956 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('R0_X_addr_4') [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'c', src/ec_isogeny.c:286 [94]  (3.254 ns)

 <State 4>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1' [155]  (4.911 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('R0_X_addr_8') [27]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'c', src/ec_isogeny.c:286 [98]  (3.254 ns)

 <State 6>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1217' [165]  (4.911 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('R0_X_addr_12') [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'c', src/ec_isogeny.c:286 [102]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('R0_X_addr_14') [33]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'c', src/ec_isogeny.c:286 [104]  (3.254 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:303) to 'fpadd503.60.6167' [158]  (3.254 ns)

 <State 10>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1214' [162]  (4.911 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:303) to 'fpadd503.60.6167' [159]  (3.254 ns)

 <State 12>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1215' [163]  (4.911 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('R2_Z_2_addr') [80]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'R2.Z', src/ec_isogeny.c:286 [146]  (2.322 ns)

 <State 14>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_14_1222' [170]  (4.911 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('R2_Z_2_addr_4') [84]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'R2.Z', src/ec_isogeny.c:286 [150]  (2.322 ns)

 <State 16>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_23_1' [171]  (4.911 ns)

 <State 17>: 3.503ns
The critical path consists of the following:
	'load' operation 8 bit ('i', src/ec_isogeny.c:317) on local variable 'i', src/ec_isogeny.c:289 [176]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln317', src/ec_isogeny.c:317) [177]  (1.915 ns)
	'store' operation 0 bit ('store_ln289', src/ec_isogeny.c:289) of variable 'i', src/ec_isogeny.c:317 on local variable 'i', src/ec_isogeny.c:289 [252]  (1.588 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('ephemeralsk_load', src/ec_isogeny.c:319) on array 'ephemeralsk' [188]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('ephemeralsk_load_2', src/ec_isogeny.c:319) on array 'ephemeralsk' [196]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'load' operation 8 bit ('ephemeralsk_load_4', src/ec_isogeny.c:319) on array 'ephemeralsk' [204]  (2.322 ns)

 <State 21>: 6.917ns
The critical path consists of the following:
	'load' operation 8 bit ('ephemeralsk_load_6', src/ec_isogeny.c:319) on array 'ephemeralsk' [212]  (2.322 ns)
	'lshr' operation 64 bit ('lshr_ln319', src/ec_isogeny.c:319) [219]  (4.595 ns)

 <State 22>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:240->src/ec_isogeny.c:325) to 'fpadd503.15181' [223]  (3.254 ns)

 <State 23>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln320', src/ec_isogeny.c:320) to 'LADDER3PT.74.75.1_Pipeline_VITIS_LOOP_267_1' [222]  (4.911 ns)

 <State 24>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:240->src/ec_isogeny.c:325) to 'fpadd503.15181' [224]  (3.254 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:241->src/ec_isogeny.c:325) to 'fpsub503.14679' [225]  (3.254 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:241->src/ec_isogeny.c:325) to 'fpsub503.14679' [226]  (3.254 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln133', src/fpx.c:133->src/ec_isogeny.c:244->src/ec_isogeny.c:325) to 'fpcorrection503' [231]  (3.254 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:249->src/ec_isogeny.c:325) to 'fpsub503.14679' [237]  (3.254 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:249->src/ec_isogeny.c:325) to 'fpsub503.14679' [238]  (3.254 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:252->src/ec_isogeny.c:325) to 'fpsub503' [242]  (3.254 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:253->src/ec_isogeny.c:325) to 'fpadd503.147' [243]  (3.254 ns)

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:253->src/ec_isogeny.c:325) to 'fpadd503.147' [244]  (3.254 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:254->src/ec_isogeny.c:325) to 'fpadd503' [246]  (3.254 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
