read_verilog ../top.v
synth_intel -family cycloneive
write_verilog synth.v 
