INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EMELNIAP8/Downloads/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA/CntNbits_L_Sim_ILA_MA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/temp/Vivado_WorkSpace/CntNbits_L_MA/CntNbits_L_MA.srcs/sources_1/new/CntNbits_L_MA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CntNbits_L_MA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EMELNIAP8/Downloads/IP_Repo/Sim_TB/Sim_CntNBits_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sim_CntNbits_L'
