{COMPONENT S:\GITHUB\FRE80\2 - CPU AND CORE COMPONENTS (REV 2.1)\SIMULATION AND PLD\CPU_GLUE LOGIC.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Tue Sep 05 08:20:28 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P MREQ {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P IORQ {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P M1 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P WR {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P RD {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P A3 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P A4 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P A5 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P A6 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A7 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P BA19 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P BA20 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P BA21 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P BA22 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P BANKRD {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P CTCCS {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P IOSEL {Pt "I/O"}{Lq 0}{Ploc 320 20}}
   {P RAMCS {Pt "I/O"}{Lq 0}{Ploc 320 40}}
   {P MODE1 {Pt "I/O"}{Lq 0}{Ploc 320 60}}
   {P BANKWR {Pt "I/O"}{Lq 0}{Ploc 320 80}}
   {P SIOCS {Pt "I/O"}{Lq 0}{Ploc 320 100}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 210 390}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 370}
   [Ts 15][Tj "RC"]
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 300 30}
   {Pnl 300 50}
   {Pnl 300 70}
   {Pnl 300 90}
   {Pnl 300 110}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 20 22 17 18 19 21 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 380 290 0}
   {L 130 360 100 360}
   {L 130 370 140 360 130 350}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 290 20 320 20}
   {L 290 40 320 40}
   {L 290 60 320 60}
   {L 290 80 320 80}
   {L 290 100 320 100}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "MREQ" 140 360}
   {T "IORQ" 140 320}
   {T "M1" 140 300}
   {T "WR" 140 280}
   {T "RD" 140 260}
   {T "A15" 140 240}
   {T "A3" 140 220}
   {T "A4" 140 200}
   {T "A5" 140 180}
   {T "A6" 140 160}
   {T "A7" 140 140}
   {T "BA19" 140 120}
   {T "BA20" 140 100}
   {T "BA21" 140 80}
   {T "BA22" 140 60}
   {T "BANKRD" 140 40}
   {T "CTCCS" 140 20}
   [Tj "RC"]
   {T "IOSEL" 280 20}
   {T "RAMCS" 280 40}
   {T "MODE1" 280 60}
   {T "BANKWR" 280 80}
   {T "SIOCS" 280 100}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 210 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\GITHUB\FRE80\2 - CPU AND CORE COMPONENTS (REV 2.1)\SIMULATION AND PLD\CPU_GLUE LOGIC 210 380}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N MREQ
   }
   {N IORQ
   }
   {N M1
   }
   {N WR
   }
   {N RD
   }
   {N A15
   }
   {N A3
   }
   {N A4
   }
   {N A5
   }
   {N A6
   }
   {N A7
   }
   {N BA19
   }
   {N BA20
   }
   {N BA21
   }
   {N BA22
   }
   {N BANKRD
   }
   {N CTCCS
   }
   {N IOSEL
   }
   {N RAMCS
   }
   {N MODE1
   }
   {N BANKWR
   }
   {N SIOCS
   }
  }

  {SUBCOMP
  }
 }
}
