Analysis & Synthesis report for de0nano_embedding
Tue Apr 30 15:50:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: multicycle:my_multicycle|ALU:inst2
 14. Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux2:inst15
 15. Parameter Settings for User Entity Instance: multicycle:my_multicycle|control_unit:inst12
 16. Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux2:inst3
 17. Parameter Settings for User Entity Instance: multicycle:my_multicycle|PC:inst000
 18. Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux4:inst18
 19. Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux2:inst10
 20. Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux4:inst19
 21. Parameter Settings for User Entity Instance: multicycle:my_multicycle|CONSTANT:inst8
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 30 15:50:11 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; de0nano_embedding                           ;
; Top-level Entity Name              ; de0nano_embedding                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,586                                       ;
;     Total combinational functions  ; 1,022                                       ;
;     Dedicated logic registers      ; 736                                         ;
; Total registers                    ; 736                                         ;
; Total pins                         ; 126                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; de0nano_embedding  ; de0nano_embedding  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; multicycle.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf      ;         ;
; SHIFT.v                          ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v             ;         ;
; REG_FILE.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v          ;         ;
; PC.v                             ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/PC.v                ;         ;
; mux_2.v                          ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux_2.v             ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux4.v              ;         ;
; INST_REG.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v          ;         ;
; IDM.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v               ;         ;
; de0nano_embedding.v              ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v ;         ;
; DATA_REG.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v          ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v      ;         ;
; CONSTANT.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v          ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v               ;         ;
; FLAG_REG.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/FLAG_REG.v          ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,586        ;
;                                             ;              ;
; Total combinational functions               ; 1022         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 772          ;
;     -- 3 input functions                    ; 102          ;
;     -- <=2 input functions                  ; 148          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 998          ;
;     -- arithmetic mode                      ; 24           ;
;                                             ;              ;
; Total registers                             ; 736          ;
;     -- Dedicated logic registers            ; 736          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 126          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 736          ;
; Total fan-out                               ; 5880         ;
; Average fan-out                             ; 2.81         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Entity Name       ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+-------------------+--------------+
; |de0nano_embedding            ; 1022 (0)            ; 736 (0)                   ; 0           ; 0            ; 0       ; 0         ; 126  ; 0            ; |de0nano_embedding                                              ; de0nano_embedding ; work         ;
;    |multicycle:my_multicycle| ; 1022 (0)            ; 736 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle                     ; multicycle        ; work         ;
;       |ALU:inst2|             ; 101 (101)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|ALU:inst2           ; ALU               ; work         ;
;       |DATA_REG:inst14|       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|DATA_REG:inst14     ; DATA_REG          ; work         ;
;       |DATA_REG:inst17|       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|DATA_REG:inst17     ; DATA_REG          ; work         ;
;       |DATA_REG:inst21|       ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|DATA_REG:inst21     ; DATA_REG          ; work         ;
;       |DATA_REG:inst6|        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|DATA_REG:inst6      ; DATA_REG          ; work         ;
;       |FLAG_REG:inst11111|    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|FLAG_REG:inst11111  ; FLAG_REG          ; work         ;
;       |FLAG_REG:inst13|       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|FLAG_REG:inst13     ; FLAG_REG          ; work         ;
;       |IDM:inst4|             ; 612 (612)           ; 610 (610)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|IDM:inst4           ; IDM               ; work         ;
;       |INST_REG:inst5|        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|INST_REG:inst5      ; INST_REG          ; work         ;
;       |PC:inst000|            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|PC:inst000          ; PC                ; work         ;
;       |REG_FILE:inst11|       ; 143 (143)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11     ; REG_FILE          ; work         ;
;       |SHIFT:inst9|           ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|SHIFT:inst9         ; SHIFT             ; work         ;
;       |control_unit:inst12|   ; 92 (92)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|control_unit:inst12 ; control_unit      ; work         ;
;       |mux2:inst15|           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|mux2:inst15         ; mux2              ; work         ;
;       |mux2:inst3|            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|mux2:inst3          ; mux2              ; work         ;
;       |mux4:inst18|           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|mux4:inst18         ; mux4              ; work         ;
;       |mux4:inst19|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|multicycle:my_multicycle|mux4:inst19         ; mux4              ; work         ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                          ;
+------------------------------------------------------------+--------------------------------------------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal                                    ; Free of Timing Hazards ;
+------------------------------------------------------------+--------------------------------------------------------+------------------------+
; multicycle:my_multicycle|control_unit:inst12|BSrc[0]       ; multicycle:my_multicycle|control_unit:inst12|WideOr6   ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[0]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|ASrc0         ; multicycle:my_multicycle|control_unit:inst12|Mux9      ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|ASrc1         ; multicycle:my_multicycle|control_unit:inst12|WideOr3   ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|ALUCtrl[1]    ; multicycle:my_multicycle|control_unit:inst12|Mux15     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|ALUCtrl[2]    ; multicycle:my_multicycle|control_unit:inst12|Mux15     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|ALUCtrl[0]    ; multicycle:my_multicycle|control_unit:inst12|Mux15     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|RegSrc[1]     ; multicycle:my_multicycle|control_unit:inst12|Mux0      ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|RegSrc[0]     ; multicycle:my_multicycle|control_unit:inst12|Mux0      ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|RegWrite      ; multicycle:my_multicycle|control_unit:inst12|Mux12     ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[1]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[2]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[3]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[4]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[5]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[6]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|SHIFT:inst9|out[7]                ; multicycle:my_multicycle|SHIFT:inst9|out[7]            ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|Shift[2]      ; multicycle:my_multicycle|control_unit:inst12|Selector1 ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|Shift[1]      ; multicycle:my_multicycle|control_unit:inst12|Selector1 ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|Shift[0]      ; multicycle:my_multicycle|control_unit:inst12|Selector1 ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|PCen          ; multicycle:my_multicycle|control_unit:inst12|Mux5      ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|IDMSrc        ; multicycle:my_multicycle|control_unit:inst12|Mux4      ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|IRegen        ; multicycle:my_multicycle|control_unit:inst12|WideOr0   ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|next_state[1] ; multicycle:my_multicycle|control_unit:inst12|Mux14     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|next_state[2] ; multicycle:my_multicycle|control_unit:inst12|Mux14     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|next_state[3] ; multicycle:my_multicycle|control_unit:inst12|Mux14     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|next_state[0] ; multicycle:my_multicycle|control_unit:inst12|Mux14     ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|IDMWrite      ; multicycle:my_multicycle|control_unit:inst12|WideOr2   ; yes                    ;
; multicycle:my_multicycle|ALU:inst2|z                       ; multicycle:my_multicycle|ALU:inst2|Mux12               ; yes                    ;
; multicycle:my_multicycle|control_unit:inst12|FlgWrite      ; multicycle:my_multicycle|control_unit:inst12|WideOr9   ; yes                    ;
; multicycle:my_multicycle|ALU:inst2|co                      ; multicycle:my_multicycle|ALU:inst2|Mux12               ; yes                    ;
; Number of user-specified and inferred latches = 31         ;                                                        ;                        ;
+------------------------------------------------------------+--------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; multicycle:my_multicycle|IDM:inst4|data~8    ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~24   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~40   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~56   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~72   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~88   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~104  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~120  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~136  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~152  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~168  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~216  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~232  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~248  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~264  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~280  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~296  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~312  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~328  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~344  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~360  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~376  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~392  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~408  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~424  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~440  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~456  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~488  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~504  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~520  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~536  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~552  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~568  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~584  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~600  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~616  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~632  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~664  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~680  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~696  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~712  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~728  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~744  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~760  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~776  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~792  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~808  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~856  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~872  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~888  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~904  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~920  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~936  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~952  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~968  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~984  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1000 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1016 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~57   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~73   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~89   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~105  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~121  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~137  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~153  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~265  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~281  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~297  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~313  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~329  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~345  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~361  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~377  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~393  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~409  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~425  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~441  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~457  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~473  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~489  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~521  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~537  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~569  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~585  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~633  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~649  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~681  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~745  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~761  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~777  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~793  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~841  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~889  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~905  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~921  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~937  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~953  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~969  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~985  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1001 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1017 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~58   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~74   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~90   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~106  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~122  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~138  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~154  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~170  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~186  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~202  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~218  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~234  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~266  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~282  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~298  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~314  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~330  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~346  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~362  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~378  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~394  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~410  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~426  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~442  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~458  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~474  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~506  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~522  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~538  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~554  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~570  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~586  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~634  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~650  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~666  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~698  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~714  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~746  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~762  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~778  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~794  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~810  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~826  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~842  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~890  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~906  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~922  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~938  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~954  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~970  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~986  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1002 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1018 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~13   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~29   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~45   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~61   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~77   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~93   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~109  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~125  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~141  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~157  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~173  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~189  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~205  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~221  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~237  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~253  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~269  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~285  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~301  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~317  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~333  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~349  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~365  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~381  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~397  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~413  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~429  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~445  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~461  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~477  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~493  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~509  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~525  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~621  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~637  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~653  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~669  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~685  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~701  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~733  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~749  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~765  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~781  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~797  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~813  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~829  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~845  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~893  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~909  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~925  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~941  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~957  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~973  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~989  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1005 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1021 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~27   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~59   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~75   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~91   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~107  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~123  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~139  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~155  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~171  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~187  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~203  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~235  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~267  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~283  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~299  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~315  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~331  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~347  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~363  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~379  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~395  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~411  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~427  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~443  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~459  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~475  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~507  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~539  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~571  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~603  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~635  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~651  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~683  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~715  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~747  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~763  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~779  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~795  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~811  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~827  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~843  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~859  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~891  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~907  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~923  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~939  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~955  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~971  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~987  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1003 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1019 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~12   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~28   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~44   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~76   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~92   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~108  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~124  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~140  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~156  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~172  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~188  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~220  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~236  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~252  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~268  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~284  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~300  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~316  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~332  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~348  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~364  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~380  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~396  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~412  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~428  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~444  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~460  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~476  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~492  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~540  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~556  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~604  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~636  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~652  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~668  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~716  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~732  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~748  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~764  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~780  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~796  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~812  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~828  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~844  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~876  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~892  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~908  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~924  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~940  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~956  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~972  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~988  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1004 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1020 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~14   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~30   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~46   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~62   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~78   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~94   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~110  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~126  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~142  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~158  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~254  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~270  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~286  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~302  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~318  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~334  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~350  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~366  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~382  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~398  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~414  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~430  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~446  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~462  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~478  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~494  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~510  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~526  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~542  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~558  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~574  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~590  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~606  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~622  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~638  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~734  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~750  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~766  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~782  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~798  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~846  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~862  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~878  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~894  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~910  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~926  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~942  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~958  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~974  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~990  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1006 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1022 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~79   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~95   ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~111  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~127  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~143  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~159  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~271  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~287  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~303  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~319  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~335  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~351  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~367  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~383  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~399  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~415  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~431  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~447  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~463  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~479  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~495  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~511  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~527  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~543  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~559  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~575  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~591  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~639  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~655  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~671  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~687  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~703  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~719  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~751  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~767  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~783  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~799  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~847  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~895  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~911  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~927  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~943  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~959  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~975  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~991  ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1007 ; Stuck at GND due to stuck port data_in ;
; multicycle:my_multicycle|IDM:inst4|data~1023 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 414      ;                                        ;
+----------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 736   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 700   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; multicycle:my_multicycle|control_unit:inst12|state[2] ; 30      ;
; multicycle:my_multicycle|control_unit:inst12|state[1] ; 35      ;
; multicycle:my_multicycle|control_unit:inst12|state[0] ; 32      ;
; multicycle:my_multicycle|control_unit:inst12|state[3] ; 32      ;
; Total number of inverted registers = 4                ;         ;
+-------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[2][3]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[6][5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[5][5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[4][6]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[3][5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[1][5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|RF[0][0]     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|DATA_REG:inst14|out[5]       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|DATA_REG:inst21|out[4]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de0nano_embedding|multicycle:my_multicycle|PC:inst000|CURRENT[5]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0nano_embedding|multicycle:my_multicycle|mux4:inst18|out[1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0nano_embedding|multicycle:my_multicycle|mux2:inst15|out[6]           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |de0nano_embedding|multicycle:my_multicycle|ALU:inst2|Mux2               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |de0nano_embedding|multicycle:my_multicycle|REG_FILE:inst11|Mux20        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |de0nano_embedding|multicycle:my_multicycle|control_unit:inst12|Mux14    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de0nano_embedding|multicycle:my_multicycle|control_unit:inst12|Shift[1] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |de0nano_embedding|multicycle:my_multicycle|control_unit:inst12|Mux7     ;
; 25:1               ; 3 bits    ; 48 LEs        ; 33 LEs               ; 15 LEs                 ; No         ; |de0nano_embedding|multicycle:my_multicycle|control_unit:inst12|Mux3     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|ALU:inst2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; W              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux2:inst15 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|control_unit:inst12 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                                  ;
; S1             ; 0001  ; Unsigned Binary                                                  ;
; S2             ; 0010  ; Unsigned Binary                                                  ;
; S3             ; 0011  ; Unsigned Binary                                                  ;
; S4             ; 0100  ; Unsigned Binary                                                  ;
; S5             ; 0101  ; Unsigned Binary                                                  ;
; S6             ; 0110  ; Unsigned Binary                                                  ;
; S7             ; 0111  ; Unsigned Binary                                                  ;
; S8             ; 1000  ; Unsigned Binary                                                  ;
; S9             ; 1001  ; Unsigned Binary                                                  ;
; S10            ; 1010  ; Unsigned Binary                                                  ;
; S11            ; 1011  ; Unsigned Binary                                                  ;
; S12            ; 1100  ; Unsigned Binary                                                  ;
; S13            ; 1101  ; Unsigned Binary                                                  ;
; S14            ; 1110  ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux2:inst3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; W              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|PC:inst000 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; W              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux4:inst18 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux2:inst10 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|mux4:inst19 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multicycle:my_multicycle|CONSTANT:inst8 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; W              ; 8     ; Signed Integer                                              ;
; V              ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 126                         ;
; cycloneiii_ff         ; 736                         ;
;     ENA               ; 699                         ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 36                          ;
; cycloneiii_io_obuf    ; 84                          ;
; cycloneiii_lcell_comb ; 1023                        ;
;     arith             ; 24                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 16                          ;
;     normal            ; 999                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 99                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 772                         ;
;                       ;                             ;
; Max LUT depth         ; 16.50                       ;
; Average LUT depth     ; 7.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 30 15:49:57 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.bdf
    Info (12023): Found entity 1: multicycle
Info (12021): Found 1 design units, including 1 entities, in source file shift.v
    Info (12023): Found entity 1: SHIFT File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: REG_FILE File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_b.v
    Info (12023): Found entity 1: register_B File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_a.v
    Info (12023): Found entity 1: register_A File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_A.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multicycle_tb.v
    Info (12023): Found entity 1: multicycle_tb File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_reg.v
    Info (12023): Found entity 1: INST_REG File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: INST_MEM File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file idm.v
    Info (12023): Found entity 1: IDM File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: EXTEND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/EXTEND.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec.v
    Info (12023): Found entity 1: DEC File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0nano_embedding.v
    Info (12023): Found entity 1: de0nano_embedding File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file data_reg.v
    Info (12023): Found entity 1: DATA_REG File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: DATA_MEM File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_MEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constant.v
    Info (12023): Found entity 1: CONSTANT File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v Line: 1
Warning (10463): Verilog HDL Declaration warning at ALU.v(13): "bit" is SystemVerilog-2005 keyword File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_reg.v
    Info (12023): Found entity 1: FLAG_REG File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/FLAG_REG.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(25): created implicit net for "R1" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(28): created implicit net for "R4" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(29): created implicit net for "R5" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(30): created implicit net for "R6" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at REG_FILE.v(31): created implicit net for "R_15" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 31
Info (12127): Elaborating entity "de0nano_embedding" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at de0nano_embedding.v(63) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
Warning (10034): Output port "DRAM_BA" at de0nano_embedding.v(64) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 64
Warning (10034): Output port "DRAM_DQM" at de0nano_embedding.v(70) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 70
Warning (10034): Output port "DRAM_CAS_N" at de0nano_embedding.v(65) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 65
Warning (10034): Output port "DRAM_CKE" at de0nano_embedding.v(66) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 66
Warning (10034): Output port "DRAM_CLK" at de0nano_embedding.v(67) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 67
Warning (10034): Output port "DRAM_CS_N" at de0nano_embedding.v(68) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 68
Warning (10034): Output port "DRAM_RAS_N" at de0nano_embedding.v(71) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 71
Warning (10034): Output port "DRAM_WE_N" at de0nano_embedding.v(72) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 72
Info (12128): Elaborating entity "multicycle" for hierarchy "multicycle:my_multicycle" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 90
Info (12128): Elaborating entity "FLAG_REG" for hierarchy "multicycle:my_multicycle|FLAG_REG:inst11111"
Info (12128): Elaborating entity "ALU" for hierarchy "multicycle:my_multicycle|ALU:inst2"
Warning (10036): Verilog HDL or VHDL warning at ALU.v(10): object "negative_output" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 10
Warning (10036): Verilog HDL or VHDL warning at ALU.v(13): object "bit" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 13
Warning (10230): Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 25
Warning (10230): Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (9) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 40
Warning (10230): Verilog HDL assignment warning at ALU.v(41): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 41
Warning (10230): Verilog HDL assignment warning at ALU.v(59): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 59
Warning (10230): Verilog HDL assignment warning at ALU.v(72): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 72
Warning (10230): Verilog HDL assignment warning at ALU.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 85
Warning (10230): Verilog HDL assignment warning at ALU.v(98): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 98
Warning (10230): Verilog HDL assignment warning at ALU.v(111): truncated value with size 32 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "co", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "ovf", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable "n", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "n" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "z" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "ovf" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (10041): Inferred latch for "co" at ALU.v(21) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 21
Info (12128): Elaborating entity "mux2" for hierarchy "multicycle:my_multicycle|mux2:inst15"
Info (12128): Elaborating entity "control_unit" for hierarchy "multicycle:my_multicycle|control_unit:inst12"
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(127): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 127
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(134): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 134
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(142): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(144): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 144
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(155): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(158): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(163): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(168): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 168
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(174): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 174
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(226): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 226
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(230): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 230
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(245): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(249): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(253): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(257): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 257
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(261): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 261
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(265): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 265
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(269): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(273): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 273
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(315): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 315
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(323): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 323
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(331): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 331
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(339): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 339
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(341): variable "Z" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(357): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 357
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(359): variable "Z" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 359
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(374): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 374
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(376): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 376
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(391): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 391
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(393): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 393
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(419): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 419
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(425): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 425
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(431): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 431
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(437): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 437
Warning (10235): Verilog HDL Always Construct warning at control_unit.v(443): variable "Op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 443
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(94): incomplete case statement has no default case item File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "IDMSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "ALUCtrl", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "BSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "ASrc1", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "IRegen", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "RegSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "IDMWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "PCen", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "Shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "ASrc0", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(72): inferring latch(es) for variable "FlgWrite", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 72
Info (10041): Inferred latch for "FlgWrite" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "ASrc0" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "Shift[0]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "Shift[1]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "Shift[2]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "PCen" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "IDMWrite" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "RegSrc[0]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "RegSrc[1]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "IRegen" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "RegWrite" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "ASrc1" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "BSrc[0]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "BSrc[1]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "ALUCtrl[0]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "ALUCtrl[1]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "ALUCtrl[2]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "IDMSrc" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "next_state[0]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "next_state[1]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "next_state[2]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (10041): Inferred latch for "next_state[3]" at control_unit.v(94) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Info (12128): Elaborating entity "INST_REG" for hierarchy "multicycle:my_multicycle|INST_REG:inst5"
Info (12128): Elaborating entity "IDM" for hierarchy "multicycle:my_multicycle|IDM:inst4"
Info (12128): Elaborating entity "PC" for hierarchy "multicycle:my_multicycle|PC:inst000"
Info (12128): Elaborating entity "mux4" for hierarchy "multicycle:my_multicycle|mux4:inst18"
Info (12128): Elaborating entity "DATA_REG" for hierarchy "multicycle:my_multicycle|DATA_REG:inst17"
Info (12128): Elaborating entity "REG_FILE" for hierarchy "multicycle:my_multicycle|REG_FILE:inst11"
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(25): object "R1" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(28): object "R4" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(29): object "R5" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(30): object "R6" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at REG_FILE.v(31): object "R_15" assigned a value but never read File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 31
Warning (10855): Verilog HDL warning at REG_FILE.v(10): initial value for variable RF should be constant File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 10
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(25): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 25
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(28): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 28
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(29): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 29
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(30): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 30
Warning (10230): Verilog HDL assignment warning at REG_FILE.v(31): truncated value with size 8 to match size of target (1) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v Line: 31
Info (12128): Elaborating entity "SHIFT" for hierarchy "multicycle:my_multicycle|SHIFT:inst9"
Warning (10240): Verilog HDL Always Construct warning at SHIFT.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 9
Info (10041): Inferred latch for "out[0]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[1]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[2]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[3]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[4]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[5]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[6]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (10041): Inferred latch for "out[7]" at SHIFT.v(12) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
Info (12128): Elaborating entity "CONSTANT" for hierarchy "multicycle:my_multicycle|CONSTANT:inst8"
Warning (10230): Verilog HDL assignment warning at CONSTANT.v(5): truncated value with size 32 to match size of target (8) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v Line: 5
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "multicycle:my_multicycle|IDM:inst4|data" is uninferred due to asynchronous read logic File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v Line: 6
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/db/de0nano_embedding.ram0_IDM_12343.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 69
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 75
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 79
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|BSrc[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|ASrc0 has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|ASrc1 has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|ALUCtrl[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|ALUCtrl[2] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|ALUCtrl[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|RegSrc[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|RegSrc[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|RegWrite has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[2] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[3] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[4] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[5] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[6] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|SHIFT:inst9|out[7] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|Shift[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|Shift[2] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|Shift[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|Shift[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|PCen has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|IDMSrc has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|IRegen has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|next_state[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|next_state[2] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|next_state[3] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|next_state[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|IDMWrite has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|ALU:inst2|z has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|ALUCtrl[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13012): Latch multicycle:my_multicycle|control_unit:inst12|FlgWrite has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|state[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 66
Warning (13012): Latch multicycle:my_multicycle|ALU:inst2|co has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal multicycle:my_multicycle|control_unit:inst12|ALUCtrl[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 63
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 64
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 64
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 65
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 66
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 67
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 68
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 70
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 70
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 71
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 72
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 51
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 60
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 60
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 60
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 60
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 76
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 76
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 80
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v Line: 80
Info (21057): Implemented 1754 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 1628 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Tue Apr 30 15:50:11 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg.


