
*** Running vivado
    with args -log PartProds.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PartProds.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PartProds.tcl -notrace
Command: synth_design -top PartProds -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 708.258 ; gain = 178.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PartProds' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/PartProds.v:6]
INFO: [Synth 8-6157] synthesizing module 'row' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/row.v:6]
INFO: [Synth 8-6157] synthesizing module 'Alut' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/Alut.v:6]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
	Parameter INIT bound to: 32'b00000011001101011010110011000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39168]
INFO: [Synth 8-6155] done synthesizing module 'Alut' (2#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/Alut.v:6]
WARNING: [Synth 8-7023] instance 'a8' of module 'Alut' has 8 connections declared, but only 7 given [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/row.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blut' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/Blut.v:6]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
	Parameter INIT bound to: 16'b0001010110101000 
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39122]
INFO: [Synth 8-6155] done synthesizing module 'Blut' (4#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/Blut.v:6]
INFO: [Synth 8-6155] done synthesizing module 'row' (5#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/row.v:6]
INFO: [Synth 8-6157] synthesizing module 'comp' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/comp.v:6]
INFO: [Synth 8-6157] synthesizing module 'comp_unit' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/comp_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/FullAdder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (6#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/FullAdder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'comp_unit' (7#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/comp_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'comp' (8#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/comp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PartProds' (9#1) [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/sources_1/new/PartProds.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 772.223 ; gain = 242.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 772.223 ; gain = 242.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 772.223 ; gain = 242.195
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/constrs_1/new/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rati Tandon/Downloads/multZ2/multZ2.srcs/constrs_1/new/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PartProds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PartProds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 885.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 889.016 ; gain = 3.684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Alut 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module comp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 889.016 ; gain = 358.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT2   |     3|
|3     |LUT3   |    14|
|4     |LUT4   |    19|
|5     |LUT5   |    48|
|6     |LUT6   |    27|
|7     |IBUF   |    16|
|8     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   146|
|2     |  DUT1   |row     |    36|
|3     |    a0   |Alut_31 |     3|
|4     |    a1   |Alut_32 |     1|
|5     |    a2   |Alut_33 |     2|
|6     |    a3   |Alut_34 |     6|
|7     |    a4   |Alut_35 |     2|
|8     |    a5   |Alut_36 |     6|
|9     |    a6   |Alut_37 |     5|
|10    |    a7   |Alut_38 |     1|
|11    |    a8   |Alut_39 |     1|
|12    |    b0   |Blut_40 |     9|
|13    |  DUT2   |row_0   |    21|
|14    |    a0   |Alut_21 |     2|
|15    |    a1   |Alut_22 |     2|
|16    |    a2   |Alut_23 |     3|
|17    |    a3   |Alut_24 |     4|
|18    |    a4   |Alut_25 |     1|
|19    |    a5   |Alut_26 |     4|
|20    |    a6   |Alut_27 |     2|
|21    |    a7   |Alut_28 |     1|
|22    |    a8   |Alut_29 |     1|
|23    |    b0   |Blut_30 |     1|
|24    |  DUT3   |row_1   |    27|
|25    |    a0   |Alut_11 |     3|
|26    |    a1   |Alut_12 |     2|
|27    |    a2   |Alut_13 |     3|
|28    |    a3   |Alut_14 |     2|
|29    |    a4   |Alut_15 |     1|
|30    |    a5   |Alut_16 |     5|
|31    |    a6   |Alut_17 |     5|
|32    |    a7   |Alut_18 |     4|
|33    |    a8   |Alut_19 |     1|
|34    |    b0   |Blut_20 |     1|
|35    |  DUT4   |row_2   |    27|
|36    |    a0   |Alut    |     5|
|37    |    a1   |Alut_3  |     3|
|38    |    a2   |Alut_4  |     2|
|39    |    a3   |Alut_5  |     2|
|40    |    a4   |Alut_6  |     1|
|41    |    a5   |Alut_7  |     5|
|42    |    a6   |Alut_8  |     5|
|43    |    a7   |Alut_9  |     1|
|44    |    a8   |Alut_10 |     1|
|45    |    b0   |Blut    |     2|
|46    |  INT    |comp    |     3|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 895.906 ; gain = 365.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 895.906 ; gain = 249.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 895.906 ; gain = 365.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 911.148 ; gain = 629.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 911.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rati Tandon/Downloads/multZ2/multZ2.runs/synth_1/PartProds.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PartProds_utilization_synth.rpt -pb PartProds_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 20:38:21 2023...
