// Seed: 2732817832
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2
    , id_9,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    output wand id_6
    , id_10,
    input supply0 id_7
);
  logic id_11;
  ;
  assign id_10[1] = id_10;
  logic [-1 : -1] id_12 = id_10, id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    output wire id_4,
    output wand id_5,
    input wire id_6,
    output tri1 id_7
);
  module_0 modCall_1 (
      id_7,
      id_5,
      id_6,
      id_5,
      id_6,
      id_4,
      id_5,
      id_6
  );
endmodule
