entity ledsregister is
    generic (n: positive := 2);
    port    (clk: in std_logic;
            en: in std_logic;
		    d: in std_logic_vector (n-1 downto 0);
		    led: out std_logic_vector (n-1 downto 0) := (others=>'0'));
end ledsregister;

architecture Behavioral of ledsregister is
begin
    process(clk)
    begin
        if (rising_edge(clk)) then
            if (en = '1') then
                led <= d;
            end if;
        end if;
    end process;
end Behavioral;
