#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu Apr 18 15:17:33 2024
# Process ID: 24610
# Current directory: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.runs/synth_1
# Command line: vivado -log Shift_Reg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shift_Reg.tcl
# Log file: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.runs/synth_1/Shift_Reg.vds
# Journal file: /home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.runs/synth_1/vivado.jou
# Running On: PLLima, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 16, Host memory: 16106 MB
#-----------------------------------------------------------
source Shift_Reg.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.934 ; gain = 0.023 ; free physical = 5824 ; free virtual = 11736
Command: synth_design -top Shift_Reg -part xc7a12tcpg238-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24639
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.711 ; gain = 380.777 ; free physical = 5202 ; free virtual = 11113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Shift_Reg' [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.srcs/sources_1/new/Shift_Reg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Shift_Reg' (0#1) [/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.srcs/sources_1/new/Shift_Reg.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1774.648 ; gain = 454.715 ; free physical = 5106 ; free virtual = 11019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1792.461 ; gain = 472.527 ; free physical = 5106 ; free virtual = 11019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcpg238-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.465 ; gain = 480.531 ; free physical = 5106 ; free virtual = 11018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1809.371 ; gain = 489.438 ; free physical = 5098 ; free virtual = 11011
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4988 ; free virtual = 10904
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4984 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     2|
|4     |LUT5 |     6|
|5     |FDCE |     8|
|6     |IBUF |    12|
|7     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4983 ; free virtual = 10900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.809 ; gain = 591.875 ; free physical = 4982 ; free virtual = 10899
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1911.816 ; gain = 591.875 ; free physical = 4982 ; free virtual = 10899
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.684 ; gain = 0.000 ; free physical = 5219 ; free virtual = 11136
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2004.371 ; gain = 0.000 ; free physical = 5188 ; free virtual = 11106
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ab683052
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2004.406 ; gain = 684.473 ; free physical = 5187 ; free virtual = 11105
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1556.570; main = 1315.196; forked = 375.504
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2886.246; main = 2004.375; forked = 974.434
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.383 ; gain = 0.000 ; free physical = 5188 ; free virtual = 11105
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.runs/synth_1/Shift_Reg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Shift_Reg_utilization_synth.rpt -pb Shift_Reg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 15:17:54 2024...
