<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="866pt" height="638pt"
 viewBox="0.00 0.00 866.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-634 862,-634 862,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 838,-8 838,-8 844,-8 850,-14 850,-20 850,-20 850,-610 850,-610 850,-616 844,-622 838,-622 838,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="429" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="429" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=Null">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 830,-16 830,-16 836,-16 842,-22 842,-28 842,-28 842,-564 842,-564 842,-570 836,-576 830,-576 830,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="429" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="429" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;dtb=system.cpu.dtb&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;itb=system.cpu.itb&#10;max_insts_all_threads=0&#10;max_insts_any_thread=100000000&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu.tracer&#10;wait_for_remote_gdb=false&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M336,-24C336,-24 820,-24 820,-24 826,-24 832,-30 832,-36 832,-36 832,-334 832,-334 832,-340 826,-346 820,-346 820,-346 336,-346 336,-346 330,-346 324,-340 324,-334 324,-334 324,-36 324,-36 324,-30 330,-24 336,-24"/>
<text text-anchor="middle" x="578" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="578" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_dtb</title>
<g id="a_clust89"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M696,-155C696,-155 812,-155 812,-155 818,-155 824,-161 824,-167 824,-167 824,-288 824,-288 824,-294 818,-300 812,-300 812,-300 696,-300 696,-300 690,-300 684,-294 684,-288 684,-288 684,-167 684,-167 684,-161 690,-155 696,-155"/>
<text text-anchor="middle" x="754" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="754" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust94"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.dtb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M704,-163C704,-163 804,-163 804,-163 810,-163 816,-169 816,-175 816,-175 816,-242 816,-242 816,-248 810,-254 804,-254 804,-254 704,-254 704,-254 698,-254 692,-248 692,-242 692,-242 692,-175 692,-175 692,-169 698,-163 704,-163"/>
<text text-anchor="middle" x="754" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="754" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu_itb</title>
<g id="a_clust96"><a xlink:title="eventq_index=0&#10;is_stage2=false&#10;size=64&#10;sys=system&#10;walker=system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M548,-155C548,-155 664,-155 664,-155 670,-155 676,-161 676,-167 676,-167 676,-288 676,-288 676,-294 670,-300 664,-300 664,-300 548,-300 548,-300 542,-300 536,-294 536,-288 536,-288 536,-167 536,-167 536,-161 542,-155 548,-155"/>
<text text-anchor="middle" x="606" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="606" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_itb_walker</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu.itb.walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M556,-163C556,-163 656,-163 656,-163 662,-163 668,-169 668,-175 668,-175 668,-242 668,-242 668,-248 662,-254 656,-254 656,-254 556,-254 556,-254 550,-254 544,-248 544,-242 544,-242 544,-175 544,-175 544,-169 550,-163 556,-163"/>
<text text-anchor="middle" x="606" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="606" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust107"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M594,-32C594,-32 756,-32 756,-32 762,-32 768,-38 768,-44 768,-44 768,-111 768,-111 768,-117 762,-123 756,-123 756,-123 594,-123 594,-123 588,-123 582,-117 582,-111 582,-111 582,-44 582,-44 582,-38 588,-32 594,-32"/>
<text text-anchor="middle" x="675" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="675" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust113"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M344,-32C344,-32 506,-32 506,-32 512,-32 518,-38 518,-44 518,-44 518,-111 518,-111 518,-117 512,-123 506,-123 506,-123 344,-123 344,-123 338,-123 332,-117 332,-111 332,-111 332,-44 332,-44 332,-38 338,-32 344,-32"/>
<text text-anchor="middle" x="425" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="425" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust124"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-354C36,-354 272,-354 272,-354 278,-354 284,-360 284,-366 284,-366 284,-433 284,-433 284,-439 278,-445 272,-445 272,-445 36,-445 36,-445 30,-445 24,-439 24,-433 24,-433 24,-366 24,-366 24,-360 30,-354 36,-354"/>
<text text-anchor="middle" x="154" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust127"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetcher=Null&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=524288&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-163C128,-163 290,-163 290,-163 296,-163 302,-169 302,-175 302,-175 302,-242 302,-242 302,-248 296,-254 290,-254 290,-254 128,-254 128,-254 122,-254 116,-248 116,-242 116,-242 116,-175 116,-175 116,-169 122,-163 128,-163"/>
<text text-anchor="middle" x="209" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust133"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M420,-354C420,-354 656,-354 656,-354 662,-354 668,-360 668,-366 668,-366 668,-433 668,-433 668,-439 662,-445 656,-445 656,-445 420,-445 420,-445 414,-445 408,-439 408,-433 408,-433 408,-366 408,-366 408,-360 414,-354 420,-354"/>
<text text-anchor="middle" x="538" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="538" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust136"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 96,-163 96,-163 102,-163 108,-169 108,-175 108,-175 108,-242 108,-242 108,-248 102,-254 96,-254 96,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="66" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-493.5C188.5,-493.5 255.5,-493.5 255.5,-493.5 261.5,-493.5 267.5,-499.5 267.5,-505.5 267.5,-505.5 267.5,-517.5 267.5,-517.5 267.5,-523.5 261.5,-529.5 255.5,-529.5 255.5,-529.5 188.5,-529.5 188.5,-529.5 182.5,-529.5 176.5,-523.5 176.5,-517.5 176.5,-517.5 176.5,-505.5 176.5,-505.5 176.5,-499.5 182.5,-493.5 188.5,-493.5"/>
<text text-anchor="middle" x="222" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-362.5C180,-362.5 264,-362.5 264,-362.5 270,-362.5 276,-368.5 276,-374.5 276,-374.5 276,-386.5 276,-386.5 276,-392.5 270,-398.5 264,-398.5 264,-398.5 180,-398.5 180,-398.5 174,-398.5 168,-392.5 168,-386.5 168,-386.5 168,-374.5 168,-374.5 168,-368.5 174,-362.5 180,-362.5"/>
<text text-anchor="middle" x="222" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-493.37C222,-471.78 222,-434.41 222,-408.85"/>
<polygon fill="black" stroke="black" points="225.5,-408.7 222,-398.7 218.5,-408.7 225.5,-408.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M454,-171.5C454,-171.5 516,-171.5 516,-171.5 522,-171.5 528,-177.5 528,-183.5 528,-183.5 528,-195.5 528,-195.5 528,-201.5 522,-207.5 516,-207.5 516,-207.5 454,-207.5 454,-207.5 448,-207.5 442,-201.5 442,-195.5 442,-195.5 442,-183.5 442,-183.5 442,-177.5 448,-171.5 454,-171.5"/>
<text text-anchor="middle" x="485" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M602.5,-40.5C602.5,-40.5 649.5,-40.5 649.5,-40.5 655.5,-40.5 661.5,-46.5 661.5,-52.5 661.5,-52.5 661.5,-64.5 661.5,-64.5 661.5,-70.5 655.5,-76.5 649.5,-76.5 649.5,-76.5 602.5,-76.5 602.5,-76.5 596.5,-76.5 590.5,-70.5 590.5,-64.5 590.5,-64.5 590.5,-52.5 590.5,-52.5 590.5,-46.5 596.5,-40.5 602.5,-40.5"/>
<text text-anchor="middle" x="626" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M503.72,-171.37C528.37,-148.82 571.85,-109.04 599.77,-83.5"/>
<polygon fill="black" stroke="black" points="602.18,-86.03 607.2,-76.7 597.46,-80.87 602.18,-86.03"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M344.5,-171.5C344.5,-171.5 411.5,-171.5 411.5,-171.5 417.5,-171.5 423.5,-177.5 423.5,-183.5 423.5,-183.5 423.5,-195.5 423.5,-195.5 423.5,-201.5 417.5,-207.5 411.5,-207.5 411.5,-207.5 344.5,-207.5 344.5,-207.5 338.5,-207.5 332.5,-201.5 332.5,-195.5 332.5,-195.5 332.5,-183.5 332.5,-183.5 332.5,-177.5 338.5,-171.5 344.5,-171.5"/>
<text text-anchor="middle" x="378" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M450.5,-40.5C450.5,-40.5 497.5,-40.5 497.5,-40.5 503.5,-40.5 509.5,-46.5 509.5,-52.5 509.5,-52.5 509.5,-64.5 509.5,-64.5 509.5,-70.5 503.5,-76.5 497.5,-76.5 497.5,-76.5 450.5,-76.5 450.5,-76.5 444.5,-76.5 438.5,-70.5 438.5,-64.5 438.5,-64.5 438.5,-52.5 438.5,-52.5 438.5,-46.5 444.5,-40.5 450.5,-40.5"/>
<text text-anchor="middle" x="474" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M391.64,-171.42C402.03,-158.3 416.62,-139.66 429,-123 438.18,-110.64 448.11,-96.7 456.29,-85.04"/>
<polygon fill="black" stroke="black" points="459.31,-86.83 462.17,-76.63 453.58,-82.82 459.31,-86.83"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M712,-171.5C712,-171.5 742,-171.5 742,-171.5 748,-171.5 754,-177.5 754,-183.5 754,-183.5 754,-195.5 754,-195.5 754,-201.5 748,-207.5 742,-207.5 742,-207.5 712,-207.5 712,-207.5 706,-207.5 700,-201.5 700,-195.5 700,-195.5 700,-183.5 700,-183.5 700,-177.5 706,-171.5 712,-171.5"/>
<text text-anchor="middle" x="727" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M591,-171.5C591,-171.5 621,-171.5 621,-171.5 627,-171.5 633,-177.5 633,-183.5 633,-183.5 633,-195.5 633,-195.5 633,-201.5 627,-207.5 621,-207.5 621,-207.5 591,-207.5 591,-207.5 585,-207.5 579,-201.5 579,-195.5 579,-195.5 579,-183.5 579,-183.5 579,-177.5 585,-171.5 591,-171.5"/>
<text text-anchor="middle" x="606" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M692,-40.5C692,-40.5 748,-40.5 748,-40.5 754,-40.5 760,-46.5 760,-52.5 760,-52.5 760,-64.5 760,-64.5 760,-70.5 754,-76.5 748,-76.5 748,-76.5 692,-76.5 692,-76.5 686,-76.5 680,-70.5 680,-64.5 680,-64.5 680,-52.5 680,-52.5 680,-46.5 686,-40.5 692,-40.5"/>
<text text-anchor="middle" x="720" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M352,-40.5C352,-40.5 408,-40.5 408,-40.5 414,-40.5 420,-46.5 420,-52.5 420,-52.5 420,-64.5 420,-64.5 420,-70.5 414,-76.5 408,-76.5 408,-76.5 352,-76.5 352,-76.5 346,-76.5 340,-70.5 340,-64.5 340,-64.5 340,-52.5 340,-52.5 340,-46.5 346,-40.5 352,-40.5"/>
<text text-anchor="middle" x="380" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node13" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M136,-171.5C136,-171.5 192,-171.5 192,-171.5 198,-171.5 204,-177.5 204,-183.5 204,-183.5 204,-195.5 204,-195.5 204,-201.5 198,-207.5 192,-207.5 192,-207.5 136,-207.5 136,-207.5 130,-207.5 124,-201.5 124,-195.5 124,-195.5 124,-183.5 124,-183.5 124,-177.5 130,-171.5 136,-171.5"/>
<text text-anchor="middle" x="164" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge4" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M213.77,-352.67C201.66,-313.23 179.41,-240.73 169.28,-207.7"/>
<polygon fill="black" stroke="black" points="210.47,-353.86 216.75,-362.39 217.16,-351.81 210.47,-353.86"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node11" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-362.5C44,-362.5 138,-362.5 138,-362.5 144,-362.5 150,-368.5 150,-374.5 150,-374.5 150,-386.5 150,-386.5 150,-392.5 144,-398.5 138,-398.5 138,-398.5 44,-398.5 44,-398.5 38,-398.5 32,-392.5 32,-386.5 32,-386.5 32,-374.5 32,-374.5 32,-368.5 38,-362.5 44,-362.5"/>
<text text-anchor="middle" x="91" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node16" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M58,-171.5C58,-171.5 88,-171.5 88,-171.5 94,-171.5 100,-177.5 100,-183.5 100,-183.5 100,-195.5 100,-195.5 100,-201.5 94,-207.5 88,-207.5 88,-207.5 58,-207.5 58,-207.5 52,-207.5 46,-201.5 46,-195.5 46,-195.5 46,-183.5 46,-183.5 46,-177.5 52,-171.5 58,-171.5"/>
<text text-anchor="middle" x="73" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge5" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M89.37,-362.39C86.24,-329.52 79.36,-257.26 75.59,-217.7"/>
<polygon fill="black" stroke="black" points="79.07,-217.33 74.64,-207.7 72.1,-217.99 79.07,-217.33"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node12" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M234.5,-171.5C234.5,-171.5 281.5,-171.5 281.5,-171.5 287.5,-171.5 293.5,-177.5 293.5,-183.5 293.5,-183.5 293.5,-195.5 293.5,-195.5 293.5,-201.5 287.5,-207.5 281.5,-207.5 281.5,-207.5 234.5,-207.5 234.5,-207.5 228.5,-207.5 222.5,-201.5 222.5,-195.5 222.5,-195.5 222.5,-183.5 222.5,-183.5 222.5,-177.5 228.5,-171.5 234.5,-171.5"/>
<text text-anchor="middle" x="258" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M564,-362.5C564,-362.5 648,-362.5 648,-362.5 654,-362.5 660,-368.5 660,-374.5 660,-374.5 660,-386.5 660,-386.5 660,-392.5 654,-398.5 648,-398.5 648,-398.5 564,-398.5 564,-398.5 558,-398.5 552,-392.5 552,-386.5 552,-386.5 552,-374.5 552,-374.5 552,-368.5 558,-362.5 564,-362.5"/>
<text text-anchor="middle" x="606" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge9" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M659.63,-357.03C664.17,-353.77 668.4,-350.1 672,-346 708.09,-304.9 720.94,-238.57 725.14,-207.53"/>
<polygon fill="black" stroke="black" points="657.7,-354.11 651.18,-362.46 661.48,-360 657.7,-354.11"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge8" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M606,-352.16C606,-312.61 606,-240.59 606,-207.7"/>
<polygon fill="black" stroke="black" points="602.5,-352.39 606,-362.39 609.5,-352.39 602.5,-352.39"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M670.44,-378.33C726.28,-375.79 801.01,-368.19 820,-346 875.19,-281.5 853.39,-233.05 820,-155 805.46,-121.01 772.23,-93.35 748.05,-76.71"/>
<polygon fill="black" stroke="black" points="670.1,-374.84 660.25,-378.75 670.39,-381.83 670.1,-374.84"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M560.47,-358.93C554.68,-356.95 548.77,-355.23 543,-354 530.88,-351.41 328.61,-354.92 320,-346 305.27,-330.73 314.13,-175.39 320,-155 328.73,-124.71 350.21,-94.74 364.95,-76.68"/>
<polygon fill="black" stroke="black" points="559.44,-362.28 570.04,-362.44 561.86,-355.71 559.44,-362.28"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M428,-362.5C428,-362.5 522,-362.5 522,-362.5 528,-362.5 534,-368.5 534,-374.5 534,-374.5 534,-386.5 534,-386.5 534,-392.5 528,-398.5 522,-398.5 522,-398.5 428,-398.5 428,-398.5 422,-398.5 416,-392.5 416,-386.5 416,-386.5 416,-374.5 416,-374.5 416,-368.5 422,-362.5 428,-362.5"/>
<text text-anchor="middle" x="475" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge10" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M415.76,-373.96C374.38,-368.95 323.83,-360.13 308,-346 271.19,-313.14 261.32,-253.11 258.77,-218.03"/>
<polygon fill="black" stroke="black" points="262.27,-217.78 258.2,-208 255.28,-218.18 262.27,-217.78"/>
</g>
</g>
</svg>
