<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>libcox/xhw_uart.h File Reference</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_89c3d25e772b6d2dad54d628300edb58.html">libcox</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xhw_uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros used when accessing the UART hardware.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="xhw__types_8h_source.html">xhw_types.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__ints_8h_source.html">xhw_ints.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xcore_8h_source.html">xcore.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__nvic_8h_source.html">xhw_nvic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xdebug_8h_source.html">xdebug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>&quot;</code><br/>
</div>
<p><a href="xhw__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="separator:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="separator:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4466639cd64ebf372a621168c5e25964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga4466639cd64ebf372a621168c5e25964">DLL</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="separator:ga4466639cd64ebf372a621168c5e25964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga3b48b12dc65f62dd40ab1163fe7997fb">DLM</a>&#160;&#160;&#160;((unsigned long)0x00000004)</td></tr>
<tr class="separator:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a>&#160;&#160;&#160;((unsigned long)0x00000004)</td></tr>
<tr class="separator:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67004975983f9c99226d63db17ba74c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a>&#160;&#160;&#160;((unsigned long)0x00000008)</td></tr>
<tr class="memdesc:ga67004975983f9c99226d63db17ba74c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR Interrupt ID Register. Identifies which interrupt(s) are pending.  <a href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">More...</a><br/></td></tr>
<tr class="separator:ga67004975983f9c99226d63db17ba74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b36b13386e3f62fe69e04711bc006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga264b36b13386e3f62fe69e04711bc006">FCR</a>&#160;&#160;&#160;((unsigned long)0x00000008)</td></tr>
<tr class="memdesc:ga264b36b13386e3f62fe69e04711bc006"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCR FIFO Control Register. Controls UART FIFO usage and modes.  <a href="group___l_p_c17xx___uart___register___offsets.html#ga264b36b13386e3f62fe69e04711bc006">More...</a><br/></td></tr>
<tr class="separator:ga264b36b13386e3f62fe69e04711bc006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851cb396b6eaa97346364a772b439f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>&#160;&#160;&#160;((unsigned long)0x0000000C)</td></tr>
<tr class="separator:ga851cb396b6eaa97346364a772b439f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65364db1603cde6f6533cb61bcfcf553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="separator:ga65364db1603cde6f6533cb61bcfcf553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d51aee21f6cc77d4955221aee3dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="separator:gad51d51aee21f6cc77d4955221aee3dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4806a0bfd996121bc27d2466393207e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">MSR</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gad4806a0bfd996121bc27d2466393207e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register. Contains handshake signal status flags.  <a href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">More...</a><br/></td></tr>
<tr class="separator:gad4806a0bfd996121bc27d2466393207e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCR Scratch Pad Register. 8-bit temporary storage for software.  <a href="group___l_p_c17xx___uart___register___offsets.html#ga1d51b965f892c1c63477e98cf45d2ee1">More...</a><br/></td></tr>
<tr class="separator:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dc818c449e45d31cec291bd40e306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga48dc818c449e45d31cec291bd40e306c">ACR</a>&#160;&#160;&#160;((unsigned long)0x00000020)</td></tr>
<tr class="memdesc:ga48dc818c449e45d31cec291bd40e306c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACR Auto-baud Control Register. Contains controls for the auto-baud feature.  <a href="group___l_p_c17xx___uart___register___offsets.html#ga48dc818c449e45d31cec291bd40e306c">More...</a><br/></td></tr>
<tr class="separator:ga48dc818c449e45d31cec291bd40e306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7444e9ac1fe9195afb20119888461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>&#160;&#160;&#160;((unsigned long)0x00000024)</td></tr>
<tr class="memdesc:gaaff7444e9ac1fe9195afb20119888461"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICR IrDA Control Register. Enables and configures the IrDA mode.  <a href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">More...</a><br/></td></tr>
<tr class="separator:gaaff7444e9ac1fe9195afb20119888461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafd84ba9b1ec8fa048dd95ea2502756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gacafd84ba9b1ec8fa048dd95ea2502756">FDR</a>&#160;&#160;&#160;((unsigned long)0x00000028)</td></tr>
<tr class="separator:gacafd84ba9b1ec8fa048dd95ea2502756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88515ba18a979600b1c79179ec97c142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga88515ba18a979600b1c79179ec97c142">TER</a>&#160;&#160;&#160;((unsigned long)0x00000030)</td></tr>
<tr class="separator:ga88515ba18a979600b1c79179ec97c142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb2679a98bbf5f3d78822b27615be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gaccb2679a98bbf5f3d78822b27615be16">RS485CTRL</a>&#160;&#160;&#160;((unsigned long)0x0000004C)</td></tr>
<tr class="separator:gaccb2679a98bbf5f3d78822b27615be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9145c1c07400d2fb8539db76dabffec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga9145c1c07400d2fb8539db76dabffec5">ADRMATCH</a>&#160;&#160;&#160;((unsigned long)0x00000050)</td></tr>
<tr class="separator:ga9145c1c07400d2fb8539db76dabffec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb296a50b47f2ff9d95ec74c6d51ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga9eb296a50b47f2ff9d95ec74c6d51ec3">RS485DLY</a>&#160;&#160;&#160;((unsigned long)0x00000054)</td></tr>
<tr class="memdesc:ga9eb296a50b47f2ff9d95ec74c6d51ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RS-485/EIA-485 direction control delay.  <a href="group___l_p_c17xx___uart___register___offsets.html#ga9eb296a50b47f2ff9d95ec74c6d51ec3">More...</a><br/></td></tr>
<tr class="separator:ga9eb296a50b47f2ff9d95ec74c6d51ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4458c112bd0d692fccd4c77c15b40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___d_l_l.html#ga6b4458c112bd0d692fccd4c77c15b40f">DLL_SB_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="separator:ga6b4458c112bd0d692fccd4c77c15b40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b13b9dc2a5c401760d8ead1eca20312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___d_l_m.html#ga2b13b9dc2a5c401760d8ead1eca20312">DLM_SB_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="separator:ga2b13b9dc2a5c401760d8ead1eca20312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32d6e20d8e7cdc8425eb480e7fcc912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#gad32d6e20d8e7cdc8425eb480e7fcc912">IER_RBR_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:gad32d6e20d8e7cdc8425eb480e7fcc912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ad1c45736bedaf5f4d1560b0bde7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga92ad1c45736bedaf5f4d1560b0bde7f1">IER_THRE_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="separator:ga92ad1c45736bedaf5f4d1560b0bde7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab987818ab39f4c2c23210e1a774fca21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#gab987818ab39f4c2c23210e1a774fca21">IER_RX_LINE_STAT_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:gab987818ab39f4c2c23210e1a774fca21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a0410a56029fc9a474761a7cc6ef6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga23a0410a56029fc9a474761a7cc6ef6f">IER_MODEM_STAT_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga23a0410a56029fc9a474761a7cc6ef6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Interrupt Enable.  <a href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga23a0410a56029fc9a474761a7cc6ef6f">More...</a><br/></td></tr>
<tr class="separator:ga23a0410a56029fc9a474761a7cc6ef6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef0c848888c6f85c5e78bd77cd14868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga5ef0c848888c6f85c5e78bd77cd14868">IER_CTS_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga5ef0c848888c6f85c5e78bd77cd14868"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Interrupt Enable.  <a href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga5ef0c848888c6f85c5e78bd77cd14868">More...</a><br/></td></tr>
<tr class="separator:ga5ef0c848888c6f85c5e78bd77cd14868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de2374957fa581d4f26d3bffd68d290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga6de2374957fa581d4f26d3bffd68d290">IER_ABEO_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga6de2374957fa581d4f26d3bffd68d290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the end of auto-baud interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#ga6de2374957fa581d4f26d3bffd68d290">More...</a><br/></td></tr>
<tr class="separator:ga6de2374957fa581d4f26d3bffd68d290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d24be07cd2648d7b7ac5519702042d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#gae1d24be07cd2648d7b7ac5519702042d">IER_ABTO_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gae1d24be07cd2648d7b7ac5519702042d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the auto-baud time-out interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___i_e_r.html#gae1d24be07cd2648d7b7ac5519702042d">More...</a><br/></td></tr>
<tr class="separator:gae1d24be07cd2648d7b7ac5519702042d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a38938a0e1b87f317b34ee02aad1d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga6a38938a0e1b87f317b34ee02aad1d7d">IIR_INT_STAT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:ga6a38938a0e1b87f317b34ee02aad1d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a1131d8412bd2335375e176f2d65e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga88a1131d8412bd2335375e176f2d65e5">IIR_INT_ID_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 1)</td></tr>
<tr class="separator:ga88a1131d8412bd2335375e176f2d65e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4fd59c931e6ea3cd5652afb59d8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga0c4fd59c931e6ea3cd5652afb59d8c75">IIR_INT_ID_RLS</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>)</td></tr>
<tr class="memdesc:ga0c4fd59c931e6ea3cd5652afb59d8c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Line Status.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga0c4fd59c931e6ea3cd5652afb59d8c75">More...</a><br/></td></tr>
<tr class="separator:ga0c4fd59c931e6ea3cd5652afb59d8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce899979b4d8ae9e4eb7a16a991e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#gaf6ce899979b4d8ae9e4eb7a16a991e2b">IIR_INT_ID_RDA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaf6ce899979b4d8ae9e4eb7a16a991e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Available.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#gaf6ce899979b4d8ae9e4eb7a16a991e2b">More...</a><br/></td></tr>
<tr class="separator:gaf6ce899979b4d8ae9e4eb7a16a991e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8504d5b67bb5e67dd51763bb3daf49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#gaf8504d5b67bb5e67dd51763bb3daf49a">IIR_INT_ID_CTI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaf8504d5b67bb5e67dd51763bb3daf49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Time-Out Indicator.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#gaf8504d5b67bb5e67dd51763bb3daf49a">More...</a><br/></td></tr>
<tr class="separator:gaf8504d5b67bb5e67dd51763bb3daf49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74c505661b1892448b3d677281196ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#gad74c505661b1892448b3d677281196ce">IIR_INT_ID_THRE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gad74c505661b1892448b3d677281196ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">THRE Interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#gad74c505661b1892448b3d677281196ce">More...</a><br/></td></tr>
<tr class="separator:gad74c505661b1892448b3d677281196ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050f2361c8bdb4b50811097c9a3eb5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga050f2361c8bdb4b50811097c9a3eb5e6">IIR_INT_ID_MODEM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga050f2361c8bdb4b50811097c9a3eb5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga050f2361c8bdb4b50811097c9a3eb5e6">More...</a><br/></td></tr>
<tr class="separator:ga050f2361c8bdb4b50811097c9a3eb5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63486a9352d385b2e4d331125f8d5918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga63486a9352d385b2e4d331125f8d5918">IIR_FIFO_EN_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td></tr>
<tr class="memdesc:ga63486a9352d385b2e4d331125f8d5918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies of UnFCR.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga63486a9352d385b2e4d331125f8d5918">More...</a><br/></td></tr>
<tr class="separator:ga63486a9352d385b2e4d331125f8d5918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7564d17d76901b36852d12317cd490e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga7564d17d76901b36852d12317cd490e2">IIR_ABEO_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga7564d17d76901b36852d12317cd490e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of auto-baud interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga7564d17d76901b36852d12317cd490e2">More...</a><br/></td></tr>
<tr class="separator:ga7564d17d76901b36852d12317cd490e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77629d48f754d3a12f72afdbb9f8cb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga77629d48f754d3a12f72afdbb9f8cb21">IIR_ABTO_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga77629d48f754d3a12f72afdbb9f8cb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-baud time-out interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___i_i_r.html#ga77629d48f754d3a12f72afdbb9f8cb21">More...</a><br/></td></tr>
<tr class="separator:ga77629d48f754d3a12f72afdbb9f8cb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb207140003d42434dd5928585ff8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gafbb207140003d42434dd5928585ff8ef">FCR_FIFO_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gafbb207140003d42434dd5928585ff8ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Enable.  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gafbb207140003d42434dd5928585ff8ef">More...</a><br/></td></tr>
<tr class="separator:gafbb207140003d42434dd5928585ff8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe4df784ee0616d513fb6a572234581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gaffe4df784ee0616d513fb6a572234581">FCR_RX_FIFO_RESET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaffe4df784ee0616d513fb6a572234581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset RX FIFO.  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gaffe4df784ee0616d513fb6a572234581">More...</a><br/></td></tr>
<tr class="separator:gaffe4df784ee0616d513fb6a572234581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b6ae7dcc64fd8ffb056c4d5c0998f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga51b6ae7dcc64fd8ffb056c4d5c0998f5">FCR_TX_FIFO_RESET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga51b6ae7dcc64fd8ffb056c4d5c0998f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset TX FIFO.  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga51b6ae7dcc64fd8ffb056c4d5c0998f5">More...</a><br/></td></tr>
<tr class="separator:ga51b6ae7dcc64fd8ffb056c4d5c0998f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2bf6d0385c794855148d03ab58650ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gaf2bf6d0385c794855148d03ab58650ed">FCR_DMA_MODE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gaf2bf6d0385c794855148d03ab58650ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Mode Select.  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gaf2bf6d0385c794855148d03ab58650ed">More...</a><br/></td></tr>
<tr class="separator:gaf2bf6d0385c794855148d03ab58650ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f83a6f112a6674c6f3280a6af8c95c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga44f83a6f112a6674c6f3280a6af8c95c">FCR_RX_TRI_LEVEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 6)</td></tr>
<tr class="memdesc:ga44f83a6f112a6674c6f3280a6af8c95c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Trigger Level.  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga44f83a6f112a6674c6f3280a6af8c95c">More...</a><br/></td></tr>
<tr class="separator:ga44f83a6f112a6674c6f3280a6af8c95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43e8164eb9136d214b84310d3ad4d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gad43e8164eb9136d214b84310d3ad4d9b">FCR_RX_TRI_LEVEL_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:gad43e8164eb9136d214b84310d3ad4d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 0 (1 character)  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gad43e8164eb9136d214b84310d3ad4d9b">More...</a><br/></td></tr>
<tr class="separator:gad43e8164eb9136d214b84310d3ad4d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13603d1fa509ba0a2314dde5139c59fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga13603d1fa509ba0a2314dde5139c59fe">FCR_RX_TRI_LEVEL_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga13603d1fa509ba0a2314dde5139c59fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 1 (4 character)  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga13603d1fa509ba0a2314dde5139c59fe">More...</a><br/></td></tr>
<tr class="separator:ga13603d1fa509ba0a2314dde5139c59fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf312efa7be9453801c6d500611e2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gabdf312efa7be9453801c6d500611e2a7">FCR_RX_TRI_LEVEL_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gabdf312efa7be9453801c6d500611e2a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 2 (8 character)  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#gabdf312efa7be9453801c6d500611e2a7">More...</a><br/></td></tr>
<tr class="separator:gabdf312efa7be9453801c6d500611e2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900f8489b957ef741e925c077f5b9d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga900f8489b957ef741e925c077f5b9d5f">FCR_RX_TRI_LEVEL_3</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a>)</td></tr>
<tr class="memdesc:ga900f8489b957ef741e925c077f5b9d5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 3 (14 character)  <a href="group___l_p_c17xx___u_a_r_t___register___f_c_r.html#ga900f8489b957ef741e925c077f5b9d5f">More...</a><br/></td></tr>
<tr class="separator:ga900f8489b957ef741e925c077f5b9d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0ecea333a913fb62dcd69b1d2a713b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga8d0ecea333a913fb62dcd69b1d2a713b">LCR_WORD_LEN_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga8d0ecea333a913fb62dcd69b1d2a713b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Length.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga8d0ecea333a913fb62dcd69b1d2a713b">More...</a><br/></td></tr>
<tr class="separator:ga8d0ecea333a913fb62dcd69b1d2a713b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2dea57feae9e0283fb7798d15bccf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gadd2dea57feae9e0283fb7798d15bccf5">LCR_WORD_LEN_5_BIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:gadd2dea57feae9e0283fb7798d15bccf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-bit length  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gadd2dea57feae9e0283fb7798d15bccf5">More...</a><br/></td></tr>
<tr class="separator:gadd2dea57feae9e0283fb7798d15bccf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9b8f95e31c37fd39e02b4b2d5607ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gabd9b8f95e31c37fd39e02b4b2d5607ac">LCR_WORD_LEN_6_BIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gabd9b8f95e31c37fd39e02b4b2d5607ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">6-bit length  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gabd9b8f95e31c37fd39e02b4b2d5607ac">More...</a><br/></td></tr>
<tr class="separator:gabd9b8f95e31c37fd39e02b4b2d5607ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5abf85f9d64860166f07d54f1fe0169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaa5abf85f9d64860166f07d54f1fe0169">LCR_WORD_LEN_7_BIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaa5abf85f9d64860166f07d54f1fe0169"><td class="mdescLeft">&#160;</td><td class="mdescRight">7-bit length  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaa5abf85f9d64860166f07d54f1fe0169">More...</a><br/></td></tr>
<tr class="separator:gaa5abf85f9d64860166f07d54f1fe0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e02534da545e7caacbdc28500e83dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga7e02534da545e7caacbdc28500e83dab">LCR_WORD_LEN_8_BIT</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga7e02534da545e7caacbdc28500e83dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit length  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga7e02534da545e7caacbdc28500e83dab">More...</a><br/></td></tr>
<tr class="separator:ga7e02534da545e7caacbdc28500e83dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf0f939d8fc86a75776502e08e83e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaedf0f939d8fc86a75776502e08e83e31">LCR_STOP_BIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaedf0f939d8fc86a75776502e08e83e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Bit.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaedf0f939d8fc86a75776502e08e83e31">More...</a><br/></td></tr>
<tr class="separator:gaedf0f939d8fc86a75776502e08e83e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53515c9b2538a72d80cffbd15707b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gac53515c9b2538a72d80cffbd15707b65">LCR_PARITY_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gac53515c9b2538a72d80cffbd15707b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Enable.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gac53515c9b2538a72d80cffbd15707b65">More...</a><br/></td></tr>
<tr class="separator:gac53515c9b2538a72d80cffbd15707b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5273da7e6a69e2c96719e411142f03b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga5273da7e6a69e2c96719e411142f03b7">LCR_PARITY_SEL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 4)</td></tr>
<tr class="memdesc:ga5273da7e6a69e2c96719e411142f03b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Select.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga5273da7e6a69e2c96719e411142f03b7">More...</a><br/></td></tr>
<tr class="separator:ga5273da7e6a69e2c96719e411142f03b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8153311f90845501a4dd0befc8e21574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga8153311f90845501a4dd0befc8e21574">LCR_PARITY_ODD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga8153311f90845501a4dd0befc8e21574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd parity.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga8153311f90845501a4dd0befc8e21574">More...</a><br/></td></tr>
<tr class="separator:ga8153311f90845501a4dd0befc8e21574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda2ab112fb4dbffec4246609d3c1345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gacda2ab112fb4dbffec4246609d3c1345">LCR_PARITY_EVEN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gacda2ab112fb4dbffec4246609d3c1345"><td class="mdescLeft">&#160;</td><td class="mdescRight">Even parity.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gacda2ab112fb4dbffec4246609d3c1345">More...</a><br/></td></tr>
<tr class="separator:gacda2ab112fb4dbffec4246609d3c1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17bce354324b429bebf113756e0425d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gac17bce354324b429bebf113756e0425d">LCR_PARITY_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gac17bce354324b429bebf113756e0425d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stick to 1 parity.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gac17bce354324b429bebf113756e0425d">More...</a><br/></td></tr>
<tr class="separator:gac17bce354324b429bebf113756e0425d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa79ebe474a98d196c2a8c6713de0fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaaa79ebe474a98d196c2a8c6713de0fb0">LCR_PARITY_0</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>)</td></tr>
<tr class="memdesc:gaaa79ebe474a98d196c2a8c6713de0fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stick to 0 parity.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaaa79ebe474a98d196c2a8c6713de0fb0">More...</a><br/></td></tr>
<tr class="separator:gaaa79ebe474a98d196c2a8c6713de0fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ba6b0a10cd5f334a512b7b14b743b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaf8ba6b0a10cd5f334a512b7b14b743b9">LCR_BREAK_CTL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaf8ba6b0a10cd5f334a512b7b14b743b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Control.  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#gaf8ba6b0a10cd5f334a512b7b14b743b9">More...</a><br/></td></tr>
<tr class="separator:gaf8ba6b0a10cd5f334a512b7b14b743b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf80a668c79b3081803063178f40920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">LCR_DLAB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga1cf80a668c79b3081803063178f40920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch Acess Bit(DLAB)  <a href="group___l_p_c17xx___u_a_r_t___register___l_c_r.html#ga1cf80a668c79b3081803063178f40920">More...</a><br/></td></tr>
<tr class="separator:ga1cf80a668c79b3081803063178f40920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab250eaf4e90b94c268c4ef94bfebfd2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#gab250eaf4e90b94c268c4ef94bfebfd2b">MCR_DTR_CTL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:gab250eaf4e90b94c268c4ef94bfebfd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a4d542a837e90b2af4e66ee3744de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#gaa0a4d542a837e90b2af4e66ee3744de6">MCR_RTS_CTL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="separator:gaa0a4d542a837e90b2af4e66ee3744de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae3717e1b8096b8095fd4c48216ac84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#ga1ae3717e1b8096b8095fd4c48216ac84">MCR_LOOPBACK_SEL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga1ae3717e1b8096b8095fd4c48216ac84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback Mode Select.  <a href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#ga1ae3717e1b8096b8095fd4c48216ac84">More...</a><br/></td></tr>
<tr class="separator:ga1ae3717e1b8096b8095fd4c48216ac84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5979cbdb9e77cae711145612f91fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#gabd5979cbdb9e77cae711145612f91fbf">MCR_RTS_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gabd5979cbdb9e77cae711145612f91fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-RTS Flow control.  <a href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#gabd5979cbdb9e77cae711145612f91fbf">More...</a><br/></td></tr>
<tr class="separator:gabd5979cbdb9e77cae711145612f91fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad106a65b9c5610157dd3ae20a088ad43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#gad106a65b9c5610157dd3ae20a088ad43">MCR_CTS_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gad106a65b9c5610157dd3ae20a088ad43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-CTS Flow control.  <a href="group___l_p_c17xx___u_a_r_t___register___m_c_r.html#gad106a65b9c5610157dd3ae20a088ad43">More...</a><br/></td></tr>
<tr class="separator:gad106a65b9c5610157dd3ae20a088ad43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3adac29ef2f5d2cf60c4cebe971de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">LSR_RDR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga9e3adac29ef2f5d2cf60c4cebe971de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Data Ready.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga9e3adac29ef2f5d2cf60c4cebe971de9">More...</a><br/></td></tr>
<tr class="separator:ga9e3adac29ef2f5d2cf60c4cebe971de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844dd49bb0e0770bcf46ad5bfe20973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#gae844dd49bb0e0770bcf46ad5bfe20973">LSR_OE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gae844dd49bb0e0770bcf46ad5bfe20973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Error.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#gae844dd49bb0e0770bcf46ad5bfe20973">More...</a><br/></td></tr>
<tr class="separator:gae844dd49bb0e0770bcf46ad5bfe20973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee28cdbc0917173f06cc39527452a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga0ee28cdbc0917173f06cc39527452a8f">LSR_PE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga0ee28cdbc0917173f06cc39527452a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga0ee28cdbc0917173f06cc39527452a8f">More...</a><br/></td></tr>
<tr class="separator:ga0ee28cdbc0917173f06cc39527452a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f9ccc88c615d1257ad400cf27af7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#gae3f9ccc88c615d1257ad400cf27af7eb">LSR_FE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gae3f9ccc88c615d1257ad400cf27af7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#gae3f9ccc88c615d1257ad400cf27af7eb">More...</a><br/></td></tr>
<tr class="separator:gae3f9ccc88c615d1257ad400cf27af7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa2f414cac085b768774f2881321b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga0fa2f414cac085b768774f2881321b60">LSR_BI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga0fa2f414cac085b768774f2881321b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Interrupt.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga0fa2f414cac085b768774f2881321b60">More...</a><br/></td></tr>
<tr class="separator:ga0fa2f414cac085b768774f2881321b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1a828f5fe296a9c1668cf3e72c00c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">LSR_THRE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga8c1a828f5fe296a9c1668cf3e72c00c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga8c1a828f5fe296a9c1668cf3e72c00c1">More...</a><br/></td></tr>
<tr class="separator:ga8c1a828f5fe296a9c1668cf3e72c00c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfceb10f5c20011b9410e2efb39163d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga7dfceb10f5c20011b9410e2efb39163d">LSR_TEMT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga7dfceb10f5c20011b9410e2efb39163d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Empty.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#ga7dfceb10f5c20011b9410e2efb39163d">More...</a><br/></td></tr>
<tr class="separator:ga7dfceb10f5c20011b9410e2efb39163d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad481ff8993ac05c71d4ca3b611833df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#gad481ff8993ac05c71d4ca3b611833df0">LSR_RXFE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gad481ff8993ac05c71d4ca3b611833df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error in RX FIFO.  <a href="group___l_p_c17xx___u_a_r_t___register___l_s_r.html#gad481ff8993ac05c71d4ca3b611833df0">More...</a><br/></td></tr>
<tr class="separator:gad481ff8993ac05c71d4ca3b611833df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b912bf831c897ed4e10b649dbd64d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gab9b912bf831c897ed4e10b649dbd64d9">MSR_DELTA_CTS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gab9b912bf831c897ed4e10b649dbd64d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delta CTS.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gab9b912bf831c897ed4e10b649dbd64d9">More...</a><br/></td></tr>
<tr class="separator:gab9b912bf831c897ed4e10b649dbd64d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47db8679a8784811075a2b4cbfc201b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gac47db8679a8784811075a2b4cbfc201b">MSR_DELTA_DSR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gac47db8679a8784811075a2b4cbfc201b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delta DSR.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gac47db8679a8784811075a2b4cbfc201b">More...</a><br/></td></tr>
<tr class="separator:gac47db8679a8784811075a2b4cbfc201b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252e8e316efa2fd60b9ebc6f7377b0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#ga252e8e316efa2fd60b9ebc6f7377b0e7">MSR_TRAIL_EDGE_RI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="separator:ga252e8e316efa2fd60b9ebc6f7377b0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabee88b973b127cc4579aa8187b46154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gaabee88b973b127cc4579aa8187b46154">MSR_DELTA_DCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gaabee88b973b127cc4579aa8187b46154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delta DCD.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gaabee88b973b127cc4579aa8187b46154">More...</a><br/></td></tr>
<tr class="separator:gaabee88b973b127cc4579aa8187b46154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bfd5dadd350f9bd1901282bc88bc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#ga99bfd5dadd350f9bd1901282bc88bc35">MSR_CTS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga99bfd5dadd350f9bd1901282bc88bc35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to Send State.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#ga99bfd5dadd350f9bd1901282bc88bc35">More...</a><br/></td></tr>
<tr class="separator:ga99bfd5dadd350f9bd1901282bc88bc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefbb7ce73e57a43abd7351c33dd81dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gabefbb7ce73e57a43abd7351c33dd81dd">MSR_DSR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gabefbb7ce73e57a43abd7351c33dd81dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Set Ready State.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gabefbb7ce73e57a43abd7351c33dd81dd">More...</a><br/></td></tr>
<tr class="separator:gabefbb7ce73e57a43abd7351c33dd81dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0960208e3de952801488883144eae96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#ga0960208e3de952801488883144eae96b">MSR_RI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga0960208e3de952801488883144eae96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ring Indicator State.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#ga0960208e3de952801488883144eae96b">More...</a><br/></td></tr>
<tr class="separator:ga0960208e3de952801488883144eae96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a16ed4a730c30eda331132a382666f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gad7a16ed4a730c30eda331132a382666f">MSR_DCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gad7a16ed4a730c30eda331132a382666f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Carrier Detect State.  <a href="group___l_p_c17xx___u_a_r_t___register___m_s_r.html#gad7a16ed4a730c30eda331132a382666f">More...</a><br/></td></tr>
<tr class="separator:gad7a16ed4a730c30eda331132a382666f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8f33fd223955b1ab4ba312d9ff16dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___s_c_r.html#ga2f8f33fd223955b1ab4ba312d9ff16dd">SCR_PAD_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="memdesc:ga2f8f33fd223955b1ab4ba312d9ff16dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Scratch Pad Mask.  <a href="group___l_p_c17xx___u_a_r_t___register___s_c_r.html#ga2f8f33fd223955b1ab4ba312d9ff16dd">More...</a><br/></td></tr>
<tr class="separator:ga2f8f33fd223955b1ab4ba312d9ff16dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68f1024d1c82f331c36546cd1e8dd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gab68f1024d1c82f331c36546cd1e8dd78">ACR_START</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gab68f1024d1c82f331c36546cd1e8dd78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Auto-Baud.  <a href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gab68f1024d1c82f331c36546cd1e8dd78">More...</a><br/></td></tr>
<tr class="separator:gab68f1024d1c82f331c36546cd1e8dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef5d2a0c32f48b6f7e8aab566bf6363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gabef5d2a0c32f48b6f7e8aab566bf6363">ACR_MODE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gabef5d2a0c32f48b6f7e8aab566bf6363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Baud Mode Select bit.  <a href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gabef5d2a0c32f48b6f7e8aab566bf6363">More...</a><br/></td></tr>
<tr class="separator:gabef5d2a0c32f48b6f7e8aab566bf6363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4b368e20bf05dbb84a3f3f443d1c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gadc4b368e20bf05dbb84a3f3f443d1c67">ACR_AUTO_RESTART</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gadc4b368e20bf05dbb84a3f3f443d1c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto ReStart.  <a href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gadc4b368e20bf05dbb84a3f3f443d1c67">More...</a><br/></td></tr>
<tr class="separator:gadc4b368e20bf05dbb84a3f3f443d1c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e90c45e5fcd4fd6d63e4c2304e7470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gaf5e90c45e5fcd4fd6d63e4c2304e7470">ACR_ABEO_INT_CLR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gaf5e90c45e5fcd4fd6d63e4c2304e7470"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of auto-baud interrupt clear bit.  <a href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gaf5e90c45e5fcd4fd6d63e4c2304e7470">More...</a><br/></td></tr>
<tr class="separator:gaf5e90c45e5fcd4fd6d63e4c2304e7470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad778e20754885883ab1c0c32605e34f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gad778e20754885883ab1c0c32605e34f0">ACR_ABTO_INT_CLR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gad778e20754885883ab1c0c32605e34f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-baud time-out interrupt clear bit.  <a href="group___l_p_c17xx___u_a_r_t___register___a_c_r.html#gad778e20754885883ab1c0c32605e34f0">More...</a><br/></td></tr>
<tr class="separator:gad778e20754885883ab1c0c32605e34f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b345caa378e56d407f84598e41d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga28b345caa378e56d407f84598e41d02b">ICR_IRDA_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga28b345caa378e56d407f84598e41d02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA Enable.  <a href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga28b345caa378e56d407f84598e41d02b">More...</a><br/></td></tr>
<tr class="separator:ga28b345caa378e56d407f84598e41d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de0a5b737c58847569c15fff22025f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga23de0a5b737c58847569c15fff22025f">ICR_IRDA_INV</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga23de0a5b737c58847569c15fff22025f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA Invert.  <a href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga23de0a5b737c58847569c15fff22025f">More...</a><br/></td></tr>
<tr class="separator:ga23de0a5b737c58847569c15fff22025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f353f4ae1223cc3af336d5b45d3ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#gab6f353f4ae1223cc3af336d5b45d3ee5">ICR_FIX_PULSE_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gab6f353f4ae1223cc3af336d5b45d3ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IrDA Fixed Pulse width mode.  <a href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#gab6f353f4ae1223cc3af336d5b45d3ee5">More...</a><br/></td></tr>
<tr class="separator:gab6f353f4ae1223cc3af336d5b45d3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f128b65a893c5d5f512849663f7729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga43f128b65a893c5d5f512849663f7729">ICR_PULSE_DIV_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 5, 3)</td></tr>
<tr class="memdesc:ga43f128b65a893c5d5f512849663f7729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Divider.  <a href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga43f128b65a893c5d5f512849663f7729">More...</a><br/></td></tr>
<tr class="separator:ga43f128b65a893c5d5f512849663f7729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c0fe8eac3a1ed29d3cdd9bab0e1f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___i_c_r.html#ga79c0fe8eac3a1ed29d3cdd9bab0e1f4a">ICR_PULSE_DIV_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga79c0fe8eac3a1ed29d3cdd9bab0e1f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56e43d59b2850706a5392f9a1b1d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html#gacf56e43d59b2850706a5392f9a1b1d78">FDR_DIVADDVAL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 0)</td></tr>
<tr class="memdesc:gacf56e43d59b2850706a5392f9a1b1d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud-rate generation pre-scaler divisor value.  <a href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html#gacf56e43d59b2850706a5392f9a1b1d78">More...</a><br/></td></tr>
<tr class="separator:gacf56e43d59b2850706a5392f9a1b1d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7cb0185fb5cc9a76fe803a2e7d0c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html#ga4b7cb0185fb5cc9a76fe803a2e7d0c4e">FDR_DIVADDVAL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4b7cb0185fb5cc9a76fe803a2e7d0c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71eeca83e3eb5536707941320690c59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html#ga71eeca83e3eb5536707941320690c59c">FDR_MULVAL_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 4)</td></tr>
<tr class="memdesc:ga71eeca83e3eb5536707941320690c59c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud-rate pre-scaler multiplier value.  <a href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html#ga71eeca83e3eb5536707941320690c59c">More...</a><br/></td></tr>
<tr class="separator:ga71eeca83e3eb5536707941320690c59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4677d61b90ae15d48fdf7201d4f952d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___f_d_r.html#ga4677d61b90ae15d48fdf7201d4f952d8">FDR_MULVAL_S</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4677d61b90ae15d48fdf7201d4f952d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html#ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66">TER_TX_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Enable.  <a href="group___l_p_c17xx___u_a_r_t___register___t_e_r.html#ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66">More...</a><br/></td></tr>
<tr class="separator:ga56d21ea6b0b2e0eeaaa9b86d1ebf4a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ce082f3044689c6a1e2ffaaea2663c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga99ce082f3044689c6a1e2ffaaea2663c">RS485CTRL_NMMEN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga99ce082f3044689c6a1e2ffaaea2663c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Mulitdrop Mode.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga99ce082f3044689c6a1e2ffaaea2663c">More...</a><br/></td></tr>
<tr class="separator:ga99ce082f3044689c6a1e2ffaaea2663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe5557ffc12383258ec4ce4daf4de99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga6fe5557ffc12383258ec4ce4daf4de99">RS485CTRL_RXDIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga6fe5557ffc12383258ec4ce4daf4de99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Disable.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga6fe5557ffc12383258ec4ce4daf4de99">More...</a><br/></td></tr>
<tr class="separator:ga6fe5557ffc12383258ec4ce4daf4de99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb208c5e6bec9c4bd1d551219d33c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga8cb208c5e6bec9c4bd1d551219d33c1f">RS485CTRL_AADEN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga8cb208c5e6bec9c4bd1d551219d33c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Address Detect.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga8cb208c5e6bec9c4bd1d551219d33c1f">More...</a><br/></td></tr>
<tr class="separator:ga8cb208c5e6bec9c4bd1d551219d33c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57be65a19c03f376c327890e6f49825a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga57be65a19c03f376c327890e6f49825a">RS485CTRL_SEL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga57be65a19c03f376c327890e6f49825a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direct pin select.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga57be65a19c03f376c327890e6f49825a">More...</a><br/></td></tr>
<tr class="separator:ga57be65a19c03f376c327890e6f49825a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142ee59b4746569a953384a21250f641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga142ee59b4746569a953384a21250f641">RS485CTRL_DCTRL</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga142ee59b4746569a953384a21250f641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction control.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga142ee59b4746569a953384a21250f641">More...</a><br/></td></tr>
<tr class="separator:ga142ee59b4746569a953384a21250f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fce93371a67115576fa8f362db9e840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga0fce93371a67115576fa8f362db9e840">RS485CTRL_OINV</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga0fce93371a67115576fa8f362db9e840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction Control Invert.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_c_t_r_l.html#ga0fce93371a67115576fa8f362db9e840">More...</a><br/></td></tr>
<tr class="separator:ga0fce93371a67115576fa8f362db9e840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877e9f9196cee0cb7fa1cdc48656b781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h.html#ga877e9f9196cee0cb7fa1cdc48656b781">RS485ADRMATCH_ADRMATCH_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="memdesc:ga877e9f9196cee0cb7fa1cdc48656b781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address match value.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_a_d_r_m_a_t_c_h.html#ga877e9f9196cee0cb7fa1cdc48656b781">More...</a><br/></td></tr>
<tr class="separator:ga877e9f9196cee0cb7fa1cdc48656b781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551cd2937f8e9187ad69423018bac9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y.html#ga551cd2937f8e9187ad69423018bac9d2">RS485DLY_DLY_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 7, 0)</td></tr>
<tr class="memdesc:ga551cd2937f8e9187ad69423018bac9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction control delay value.  <a href="group___l_p_c17xx___u_a_r_t___register___r_s485_d_l_y.html#ga551cd2937f8e9187ad69423018bac9d2">More...</a><br/></td></tr>
<tr class="separator:ga551cd2937f8e9187ad69423018bac9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Macros used when accessing the UART hardware. </p>
<dl class="section version"><dt>Version</dt><dd>V2.2.1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>$CURRENTTIME$ </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd></dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
