
*** Running vivado
    with args -log UART_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_controller.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART_controller.tcl -notrace
Command: synth_design -top UART_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_controller' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:24]
INFO: [Synth 8-3491] module 'button_debounce' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/button_debounce.vhd:8' bound to instance 'tx_button_controller' of component 'button_debounce' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:63]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/button_debounce.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (1#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/button_debounce.vhd:20]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:9' bound to instance 'UART_transceiver' of component 'UART' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:71]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:25]
INFO: [Synth 8-3491] module 'UART_tx' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:8' bound to instance 'transmitter' of component 'UART_tx' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:49]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (2#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_tx.vhd:23]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:8' bound to instance 'receiver' of component 'UART_rx' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:59]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (3#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_rx.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'UART' (4#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART_controller' (5#1) [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.949 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1566.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/constrs_1/new/uart_const.xdc]
Finished Parsing XDC File [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/constrs_1/new/uart_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/constrs_1/new/uart_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1616.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1616.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   start |                             0010 |                               01
                    data |                             0100 |                               10
                    stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_rx'
WARNING: [Synth 8-327] inferring latch for variable 'probe_tx_reg' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'probe_rx_reg' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]) is unused and will be removed from module UART_controller.
WARNING: [Synth 8-3332] Sequential element (UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]) is unused and will be removed from module UART_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin probe_tx_OBUF with 1st driver pin 'probe_tx_reg/Q' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin probe_tx_OBUF with 2nd driver pin 'internal_tx_reg/Q' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:88]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin probe_rx_OBUF with 1st driver pin 'probe_rx_reg/Q' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin probe_rx_OBUF with 2nd driver pin 'internal_rx_reg/Q' [C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.srcs/sources_1/imports/UART_controller_files/UART_controller.vhd:87]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    21|
|3     |LUT1   |     4|
|4     |LUT2   |    10|
|5     |LUT3   |     3|
|6     |LUT4   |    38|
|7     |LUT5   |    15|
|8     |LUT6   |    51|
|9     |FDCE   |    61|
|10    |FDRE   |    44|
|11    |FDSE   |    10|
|12    |LD     |     2|
|13    |IBUF   |     4|
|14    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1616.875 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1616.875 ; gain = 49.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1616.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1616.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete, checksum: a731e3c5
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1616.875 ; gain = 49.926
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/Desktop/FPGA/Hardware/Arty A7-100T/VHDL/uart/uart.runs/synth_1/UART_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_controller_utilization_synth.rpt -pb UART_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  7 01:24:29 2023...
