Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/merge_conIR_isim_beh.exe -prj C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/merge_conIR_beh.prj work.merge_conIR work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux1.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux2.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/fdce1.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux4.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH4.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux5.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH5.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux6.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH6.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH1.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux7.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/mux10.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH7.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH2.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/LATCH10.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/COMPARADOR5.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/UC2.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/UC1.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/toRetire.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/toOperand.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/toExecute.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/ipcore_dir/MicroinstructionROMv2.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/Decode.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/voider.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/Tuberia.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/stack_manager.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/rest2.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/RAM_internal.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/pc_increment_v2.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/MROM.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/instruction_register_v2.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/bloqueSaltos.v" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/unionMagica.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/merge.vf" into library work
Analyzing Verilog file "C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/merge_conIR.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFD_HXILINX_merge_conIR
Compiling module AND2
Compiling module fdce1_MUSER_merge_conIR
Compiling module LATCH4_MUSER_merge_conIR
Compiling module LATCH1_MUSER_merge_conIR
Compiling module LATCH2_MUSER_merge_conIR
Compiling module LATCH5_MUSER_merge_conIR
Compiling module LATCH6_MUSER_merge_conIR
Compiling module LATCH7_MUSER_merge_conIR
Compiling module toExecute_MUSER_merge_conIR
Compiling module toRetire_MUSER_merge_conIR
Compiling module INV
Compiling module LATCH10_MUSER_merge_conIR
Compiling module toOperand_MUSER_merge_conIR
Compiling module OR2
Compiling module AND3
Compiling module OR3
Compiling module XOR2
Compiling module AND4
Compiling module COMPARADOR5_MUSER_merge_conIR
Compiling module OR6_HXILINX_merge_conIR
Compiling module UC2_MUSER_merge_conIR
Compiling module MUXCY
Compiling module mux1_MUSER_merge_conIR
Compiling module mux2_MUSER_merge_conIR
Compiling module mux4_MUSER_merge_conIR
Compiling module mux5_MUSER_merge_conIR
Compiling module Decode_MUSER_merge_conIR
Compiling module mux6_MUSER_merge_conIR
Compiling module mux7_MUSER_merge_conIR
Compiling module mux10_MUSER_merge_conIR
Compiling module UC1_MUSER_merge_conIR
Compiling module Tuberia_MUSER_merge_conIR
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="arti...
Compiling module MicroinstructionROMv2
Compiling module MROM_MUSER_merge_conIR
Compiling module merge_MUSER_merge_conIR
Compiling module VCC
Compiling module GND
Compiling module voider
Compiling module pc_increment_v2_module
Compiling module bloqueSaltos
Compiling module stack_manager
Compiling module rest2
Compiling module RAM_internal
Compiling module instruction_register_v2
Compiling module unionMagica_MUSER_merge_conIR
Compiling module merge_conIR
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\merge_conIR_isim_beh.exe.sim\libPortability.dll".
Compiled 49 Verilog Units
Built simulation executable C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/UnionFinale/merge_conIR_isim_beh.exe
Fuse Memory Usage: 31912 KB
Fuse CPU Usage: 1046 ms
