axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_7,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ce6c/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_9,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_proc_sys_reset_0_0/sim/design_2_proc_sys_reset_0_0.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_21,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/276e/simulation/fifo_generator_vlog_beh.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_20,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_22,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_21,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_myPrescaler_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_myPrescaler_0_0/sim/design_2_myPrescaler_0_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
lib_fifo_v1_0_rfs.vhd,vhdl,lib_fifo_v1_0_14,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_fifo_mm_s_v4_2_rfs.vhd,vhdl,axi_fifo_mm_s_v4_2_3,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/5bfc/hdl/axi_fifo_mm_s_v4_2_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_axi_fifo_mm_s_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_fifo_mm_s_0_0/sim/design_2_axi_fifo_mm_s_0_0.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_axi_fifo_mm_s_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_fifo_mm_s_1_0/sim/design_2_axi_fifo_mm_s_1_0.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_myI2STx_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_myI2STx_v1_0_0_0/sim/design_2_myI2STx_v1_0_0_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_mySPIRxTx_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_mySPIRxTx_v1_0_0_0/sim/design_2_mySPIRxTx_v1_0_0_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_myPrescaler_1_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_myPrescaler_1_0/sim/design_2_myPrescaler_1_0.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_23,../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_gpio_0_0/sim/design_2_axi_gpio_0_0.vhd,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
