$date
	Fri Sep 19 19:06:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mips32 $end
$var wire 1 ! cond $end
$var wire 1 " WriteReg $end
$var wire 1 # WriteM $end
$var wire 1 $ ReadM $end
$var wire 1 % MuxmemRD $end
$var wire 1 & MuxWB $end
$var wire 1 ' MuxRegeWr $end
$var wire 1 ( MuxPC $end
$var wire 1 ) MuxALU2 $end
$var wire 1 * MuxALU1 $end
$var wire 1 + LoadPC $end
$var wire 1 , LoadNPC $end
$var wire 1 - LoadLMD $end
$var wire 1 . LoadImm $end
$var wire 1 / LoadIR $end
$var wire 1 0 LoadB $end
$var wire 1 1 LoadALUout $end
$var wire 1 2 LoadA $end
$var wire 32 3 IRout [31:0] $end
$var wire 3 4 Alufunc [2:0] $end
$var reg 1 5 clk $end
$var reg 1 6 start $end
$var integer 32 7 k [31:0] $end
$scope module CONT $end
$var wire 1 5 clk $end
$var wire 1 6 start $end
$var wire 1 ! cond $end
$var wire 32 8 IRout [31:0] $end
$var parameter 3 9 ADD $end
$var parameter 6 : ADD_I $end
$var parameter 6 ; ADD_RR $end
$var parameter 3 < AND $end
$var parameter 6 = AND_RR $end
$var parameter 6 > BEQZ $end
$var parameter 6 ? BNEQZ $end
$var parameter 3 @ EX $end
$var parameter 6 A HLT $end
$var parameter 3 B ID $end
$var parameter 3 C IF $end
$var parameter 6 D LW $end
$var parameter 3 E MEM $end
$var parameter 3 F MUL $end
$var parameter 6 G MUL_RR $end
$var parameter 3 H OR $end
$var parameter 6 I OR_RR $end
$var parameter 3 J S0 $end
$var parameter 3 K SLT $end
$var parameter 6 L SLT_I $end
$var parameter 6 M SLT_RR $end
$var parameter 3 N SUB $end
$var parameter 6 O SUB_I $end
$var parameter 6 P SUB_RR $end
$var parameter 6 Q SW $end
$var parameter 3 R WB $end
$var reg 3 S Alufunc [2:0] $end
$var reg 1 T HALTED $end
$var reg 1 2 LoadA $end
$var reg 1 1 LoadALUout $end
$var reg 1 0 LoadB $end
$var reg 1 / LoadIR $end
$var reg 1 . LoadImm $end
$var reg 1 - LoadLMD $end
$var reg 1 , LoadNPC $end
$var reg 1 + LoadPC $end
$var reg 1 * MuxALU1 $end
$var reg 1 ) MuxALU2 $end
$var reg 1 ( MuxPC $end
$var reg 1 ' MuxRegeWr $end
$var reg 1 & MuxWB $end
$var reg 1 % MuxmemRD $end
$var reg 1 $ ReadM $end
$var reg 1 # WriteM $end
$var reg 1 " WriteReg $end
$var reg 3 U next_state [2:0] $end
$var reg 3 V state [2:0] $end
$upscope $end
$scope module MIPS32 $end
$var wire 3 W Alufunc [2:0] $end
$var wire 1 2 LoadA $end
$var wire 1 1 LoadALUout $end
$var wire 1 0 LoadB $end
$var wire 1 / LoadIR $end
$var wire 1 . LoadImm $end
$var wire 1 - LoadLMD $end
$var wire 1 , LoadNPC $end
$var wire 1 + LoadPC $end
$var wire 1 * MuxALU1 $end
$var wire 1 ) MuxALU2 $end
$var wire 1 ( MuxPC $end
$var wire 1 ' MuxRegeWr $end
$var wire 1 & MuxWB $end
$var wire 1 % MuxmemRD $end
$var wire 1 $ ReadM $end
$var wire 1 # WriteM $end
$var wire 1 " WriteReg $end
$var wire 1 5 clk $end
$var wire 32 X y [31:0] $end
$var wire 32 Y x [31:0] $end
$var wire 32 Z wrDataReg [31:0] $end
$var wire 32 [ s [31:0] $end
$var wire 32 \ rdDataReg2 [31:0] $end
$var wire 32 ] rdDataReg1 [31:0] $end
$var wire 32 ^ r [31:0] $end
$var wire 32 _ q [31:0] $end
$var wire 32 ` p [31:0] $end
$var wire 5 a dr [4:0] $end
$var wire 1 ! cond $end
$var wire 32 b PCout [31:0] $end
$var wire 32 c NPCout [31:0] $end
$var wire 32 d MemData [31:0] $end
$var wire 32 e LMDout [31:0] $end
$var wire 32 f Immout [31:0] $end
$var wire 32 g IRout [31:0] $end
$var wire 32 h Bout [31:0] $end
$var wire 32 i Aout [31:0] $end
$var wire 32 j ALUout [31:0] $end
$scope module A $end
$var wire 1 5 clk $end
$var wire 1 2 load $end
$var wire 32 k data_in [31:0] $end
$var reg 32 l data_out [31:0] $end
$upscope $end
$scope module ALU_out $end
$var wire 1 5 clk $end
$var wire 1 1 load $end
$var wire 32 m data_in [31:0] $end
$var reg 32 n data_out [31:0] $end
$upscope $end
$scope module Ad $end
$var wire 32 o out [31:0] $end
$var wire 32 p in [31:0] $end
$upscope $end
$scope module B $end
$var wire 1 5 clk $end
$var wire 1 0 load $end
$var wire 32 q data_in [31:0] $end
$var reg 32 r data_out [31:0] $end
$upscope $end
$scope module COMP $end
$var wire 32 s data [31:0] $end
$var reg 1 ! cond $end
$upscope $end
$scope module D_ADDR $end
$var wire 5 t data1 [4:0] $end
$var wire 5 u data2 [4:0] $end
$var wire 1 ' sel $end
$var wire 5 v data_out [4:0] $end
$upscope $end
$scope module IR $end
$var wire 1 5 clk $end
$var wire 1 / load $end
$var wire 32 w data_in [31:0] $end
$var reg 32 x data_out [31:0] $end
$upscope $end
$scope module Imm $end
$var wire 1 5 clk $end
$var wire 16 y data_in [15:0] $end
$var wire 1 . load $end
$var reg 32 z data_out [31:0] $end
$upscope $end
$scope module LMD $end
$var wire 1 5 clk $end
$var wire 1 - load $end
$var wire 32 { data_in [31:0] $end
$var reg 32 | data_out [31:0] $end
$upscope $end
$scope module MEM $end
$var wire 1 5 clk $end
$var wire 1 $ read $end
$var wire 32 } wrData [31:0] $end
$var wire 1 # write $end
$var wire 32 ~ addr [31:0] $end
$var reg 32 !" rdData [31:0] $end
$upscope $end
$scope module MUX_ALU1 $end
$var wire 32 "" data2 [31:0] $end
$var wire 1 * sel $end
$var wire 32 #" data_out [31:0] $end
$var wire 32 $" data1 [31:0] $end
$upscope $end
$scope module MUX_ALU2 $end
$var wire 32 %" data1 [31:0] $end
$var wire 32 &" data2 [31:0] $end
$var wire 1 ) sel $end
$var wire 32 '" data_out [31:0] $end
$upscope $end
$scope module MUX_PC $end
$var wire 32 (" data2 [31:0] $end
$var wire 1 ( sel $end
$var wire 32 )" data_out [31:0] $end
$var wire 32 *" data1 [31:0] $end
$upscope $end
$scope module MUX_WB $end
$var wire 32 +" data1 [31:0] $end
$var wire 32 ," data2 [31:0] $end
$var wire 1 & sel $end
$var wire 32 -" data_out [31:0] $end
$upscope $end
$scope module NPC $end
$var wire 1 5 clk $end
$var wire 32 ." data_in [31:0] $end
$var wire 1 , load $end
$var reg 32 /" data_out [31:0] $end
$upscope $end
$scope module OUT $end
$var wire 3 0" alufunc [2:0] $end
$var wire 32 1" in1 [31:0] $end
$var wire 32 2" in2 [31:0] $end
$var parameter 3 3" ADD $end
$var parameter 3 4" AND $end
$var parameter 3 5" MUL $end
$var parameter 3 6" OR $end
$var parameter 3 7" SLT $end
$var parameter 3 8" SUB $end
$var reg 32 9" Out [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 5 clk $end
$var wire 32 :" data_in [31:0] $end
$var wire 1 + load $end
$var reg 32 ;" data_out [31:0] $end
$upscope $end
$scope module Reg $end
$var wire 1 5 clk $end
$var wire 5 <" dr [4:0] $end
$var wire 5 =" sr1 [4:0] $end
$var wire 5 >" sr2 [4:0] $end
$var wire 32 ?" wrData [31:0] $end
$var wire 1 " write $end
$var reg 32 @" rdData1 [31:0] $end
$var reg 32 A" rdData2 [31:0] $end
$upscope $end
$scope module mem_addr $end
$var wire 32 B" data1 [31:0] $end
$var wire 32 C" data2 [31:0] $end
$var wire 1 % sel $end
$var wire 32 D" data_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 8"
b100 7"
b11 6"
b101 5"
b10 4"
b0 3"
b101 R
b1001 Q
b1 P
b1011 O
b1 N
b100 M
b1100 L
b100 K
b0 J
b11 I
b11 H
b101 G
b101 F
b100 E
b1000 D
b1 C
b10 B
b111111 A
b11 @
b1101 ?
b1110 >
b10 =
b10 <
b0 ;
b1010 :
b0 9
$end
#0
$dumpvars
b0 D"
bx C"
b0 B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
b0 ;"
bx :"
bx 9"
bx 2"
bx 1"
b0 0"
bx /"
b1 ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
b0 p
b1 o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
b0 b
bx a
bx `
bx _
bx ^
bx ]
bx \
b0 [
bx Z
bx Y
b1 X
b0 W
bx V
b0 U
0T
b0 S
bx 8
b11111 7
x6
05
b0 4
bx 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x!
$end
#2
16
#5
b1 U
b0 V
15
#10
05
#15
b10 U
b1 V
15
#17
b101000000000010000000000001010 d
b101000000000010000000000001010 w
b101000000000010000000000001010 {
b101000000000010000000000001010 !"
1,
1/
1$
#20
05
#25
b11 U
b10 V
15
#27
b1 \
b1 q
b1 A"
b0 ]
b0 k
b0 @"
b1 a
b1 v
b1 <"
b1 Y
b1 )"
b1 :"
b1 `
b1 #"
b1 1"
b0 u
b1 t
b1010 y
b1 >"
b0 ="
b1 c
b1 $"
b1 *"
b1 /"
b101000000000010000000000001010 3
b101000000000010000000000001010 8
b101000000000010000000000001010 g
b101000000000010000000000001010 x
1.
10
12
0$
0,
0/
#30
05
#35
b100 U
b11 V
b1010 f
b1010 z
b1010 &"
15
#37
1!
b1 h
b1 r
b1 }
b1 %"
b0 i
b0 l
b0 s
b0 ""
b1010 _
b1010 '"
b1010 2"
b0 `
b0 #"
b0 1"
11
0.
00
02
1)
1*
#39
b1010 ^
b1010 m
b1010 9"
#40
05
#45
b101 U
b100 V
15
#47
b1010 j
b1010 n
b1010 ("
b1010 ,"
b1010 C"
1+
#50
05
#55
b1 U
b101 V
15
#57
b1 [
b1 ~
b1 D"
b10 X
b10 o
b10 ."
b1 b
b1 p
b1 ;"
b1 B"
b1010 Z
b1010 -"
b1010 ?"
1"
1&
#60
05
#65
b1010 \
b1010 q
b1010 A"
b10 U
b1 V
15
#67
b101000000000100000000000010100 d
b101000000000100000000000010100 w
b101000000000100000000000010100 {
b101000000000100000000000010100 !"
bx Z
bx -"
bx ?"
b1 _
b1 '"
b1 2"
b1 `
b1 #"
b1 1"
0"
0&
01
0)
0*
0+
1,
1/
1$
#69
b10 ^
b10 m
b10 9"
#70
05
#75
b11 U
b10 V
15
#77
b10 \
b10 q
b10 A"
b10 a
b10 v
b10 <"
b10 t
b10100 y
b10 >"
b10 Y
b10 )"
b10 :"
b10 `
b10 #"
b10 1"
b101000000000100000000000010100 3
b101000000000100000000000010100 8
b101000000000100000000000010100 g
b101000000000100000000000010100 x
b10 c
b10 $"
b10 *"
b10 /"
1.
10
12
0$
0,
0/
#79
b11 ^
b11 m
b11 9"
#80
05
#85
b100 U
b11 V
b10100 f
b10100 z
b10100 &"
15
#87
b10 h
b10 r
b10 }
b10 %"
b10100 _
b10100 '"
b10100 2"
b0 `
b0 #"
b0 1"
11
0.
00
02
1)
1*
#89
b10100 ^
b10100 m
b10100 9"
#90
05
#95
b101 U
b100 V
15
#97
b10100 j
b10100 n
b10100 ("
b10100 ,"
b10100 C"
1+
#100
05
#105
b1 U
b101 V
15
#107
b10 [
b10 ~
b10 D"
b11 X
b11 o
b11 ."
b10 b
b10 p
b10 ;"
b10 B"
b10100 Z
b10100 -"
b10100 ?"
1"
1&
#110
05
#115
b10100 \
b10100 q
b10100 A"
b10 U
b1 V
15
#117
b101000000000110000000000011001 d
b101000000000110000000000011001 w
b101000000000110000000000011001 {
b101000000000110000000000011001 !"
bx Z
bx -"
bx ?"
b10 _
b10 '"
b10 2"
b10 `
b10 #"
b10 1"
0"
0&
01
0)
0*
0+
1,
1/
1$
#119
b100 ^
b100 m
b100 9"
#120
05
#125
b11 U
b10 V
15
#127
b11 \
b11 q
b11 A"
b11 a
b11 v
b11 <"
b11 Y
b11 )"
b11 :"
b11 `
b11 #"
b11 1"
b11 t
b11001 y
b11 >"
b11 c
b11 $"
b11 *"
b11 /"
b101000000000110000000000011001 3
b101000000000110000000000011001 8
b101000000000110000000000011001 g
b101000000000110000000000011001 x
1.
10
12
0$
0,
0/
#129
b101 ^
b101 m
b101 9"
#130
05
#135
b100 U
b11 V
b11001 f
b11001 z
b11001 &"
15
#137
b11 h
b11 r
b11 }
b11 %"
b11001 _
b11001 '"
b11001 2"
b0 `
b0 #"
b0 1"
11
0.
00
02
1)
1*
#139
b11001 ^
b11001 m
b11001 9"
#140
05
#145
b101 U
b100 V
15
#147
b11001 j
b11001 n
b11001 ("
b11001 ,"
b11001 C"
1+
#150
05
#155
b1 U
b101 V
15
#157
b11 [
b11 ~
b11 D"
b100 X
b100 o
b100 ."
b11 b
b11 p
b11 ;"
b11 B"
b11001 Z
b11001 -"
b11001 ?"
1"
1&
#160
05
#165
b11001 \
b11001 q
b11001 A"
b10 U
b1 V
15
#167
b1000100010000000000000 d
b1000100010000000000000 w
b1000100010000000000000 {
b1000100010000000000000 !"
bx Z
bx -"
bx ?"
b11 _
b11 '"
b11 2"
b11 `
b11 #"
b11 1"
0"
0&
01
0)
0*
0+
1,
1/
1$
#169
b110 ^
b110 m
b110 9"
#170
05
#175
b11 U
b10 V
15
#177
b10100 \
b10100 q
b10100 A"
b1010 ]
b1010 k
b1010 @"
b10 a
b10 v
b10 <"
b100 u
b10 t
b10000000000000 y
b10 >"
b1 ="
b100 Y
b100 )"
b100 :"
b100 `
b100 #"
b100 1"
b1000100010000000000000 3
b1000100010000000000000 8
b1000100010000000000000 g
b1000100010000000000000 x
b100 c
b100 $"
b100 *"
b100 /"
1.
10
12
0$
0,
0/
#179
b111 ^
b111 m
b111 9"
#180
05
#185
b100 U
b11 V
b10000000000000 f
b10000000000000 z
b10000000000000 &"
15
#187
0!
b10100 _
b10100 '"
b10100 2"
b1010 i
b1010 l
b1010 s
b1010 ""
b10100 h
b10100 r
b10100 }
b10100 %"
b1010 `
b1010 #"
b1010 1"
11
0.
00
02
1*
#189
b11110 ^
b11110 m
b11110 9"
#190
05
#195
b101 U
b100 V
15
#197
b11110 j
b11110 n
b11110 ("
b11110 ,"
b11110 C"
1+
#200
05
#205
b1 U
b101 V
15
#207
b100 [
b100 ~
b100 D"
b101 X
b101 o
b101 ."
b100 b
b100 p
b100 ;"
b100 B"
b100 a
b100 v
b100 <"
b11110 Z
b11110 -"
b11110 ?"
1"
1'
1&
#210
05
#215
b10 U
b1 V
15
#217
b100000110010100000000000 d
b100000110010100000000000 w
b100000110010100000000000 {
b100000110010100000000000 !"
b10 a
b10 v
b10 <"
bx Z
bx -"
bx ?"
b100 `
b100 #"
b100 1"
0'
0"
0&
01
0*
0+
1,
1/
1$
#219
b11000 ^
b11000 m
b11000 9"
#220
05
#225
b11 U
b10 V
15
#227
b11001 \
b11001 q
b11001 A"
b11110 ]
b11110 k
b11110 @"
b11 a
b11 v
b11 <"
b101 Y
b101 )"
b101 :"
b101 `
b101 #"
b101 1"
b101 u
b11 t
b10100000000000 y
b11 >"
b100 ="
b101 c
b101 $"
b101 *"
b101 /"
b100000110010100000000000 3
b100000110010100000000000 8
b100000110010100000000000 g
b100000110010100000000000 x
1.
10
12
0$
0,
0/
#229
b11001 ^
b11001 m
b11001 9"
#230
05
#235
b100 U
b11 V
b10100000000000 f
b10100000000000 z
b10100000000000 &"
15
#237
b11001 _
b11001 '"
b11001 2"
b11001 h
b11001 r
b11001 }
b11001 %"
b11110 i
b11110 l
b11110 s
b11110 ""
b11110 `
b11110 #"
b11110 1"
11
0.
00
02
1*
#239
b110111 ^
b110111 m
b110111 9"
#240
05
#245
b101 U
b100 V
15
#247
b110111 j
b110111 n
b110111 ("
b110111 ,"
b110111 C"
1+
#250
05
#255
b1 U
b101 V
15
#257
b101 [
b101 ~
b101 D"
b110 X
b110 o
b110 ."
b101 b
b101 p
b101 ;"
b101 B"
b101 a
b101 v
b101 <"
b110111 Z
b110111 -"
b110111 ?"
1"
1'
1&
#260
05
#265
b10 U
b1 V
15
#267
b11111100000000000000000000000000 d
b11111100000000000000000000000000 w
b11111100000000000000000000000000 {
b11111100000000000000000000000000 !"
b11 a
b11 v
b11 <"
bx Z
bx -"
bx ?"
b101 `
b101 #"
b101 1"
0'
0"
0&
01
0*
0+
1,
1/
1$
#269
b11110 ^
b11110 m
b11110 9"
#270
05
#275
b11 U
b10 V
15
#277
b0 \
b0 q
b0 A"
b0 ]
b0 k
b0 @"
b0 a
b0 v
b0 <"
b0 u
b0 t
b0 y
b0 >"
b0 ="
b110 Y
b110 )"
b110 :"
b110 `
b110 #"
b110 1"
b11111100000000000000000000000000 3
b11111100000000000000000000000000 8
b11111100000000000000000000000000 g
b11111100000000000000000000000000 x
b110 c
b110 $"
b110 *"
b110 /"
1.
10
12
0$
0,
0/
#279
b11111 ^
b11111 m
b11111 9"
#280
05
#285
b0 U
b11 V
b0 f
b0 z
b0 &"
15
#287
1!
b0 i
b0 l
b0 s
b0 ""
b0 h
b0 r
b0 }
b0 %"
b0 _
b0 '"
b0 2"
b0xx0 `
b0xx0 #"
b0xx0 1"
0.
00
02
1T
b0x 4
b0x S
b0x W
b0x 0"
x)
x*
#290
05
#295
b110 `
b110 #"
b110 1"
b0 4
b0 S
b0 W
b0 0"
0)
0*
b0 V
15
#297
b110 ^
b110 m
b110 9"
#300
05
#305
15
#310
05
#315
15
#320
05
#325
15
#330
05
#335
15
#340
05
#345
15
#350
05
#355
15
#360
05
#365
15
#370
05
#375
15
#380
05
#385
15
#390
05
#395
15
#400
05
b110 7
#405
15
#410
05
#415
15
#420
05
#425
15
#430
05
#435
15
#440
05
#445
15
#450
05
#455
15
#460
05
#465
15
#470
05
#475
15
#480
05
#485
15
#490
05
#495
15
#500
05
