// Seed: 1917915373
module module_0 (
    output wand id_0,
    output tri0 id_1
    , id_11,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7,
    output wor id_8,
    input tri0 id_9
);
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    output tri0 id_0,
    input wand id_1,
    output wire id_2,
    input tri0 _id_3,
    inout wand id_4
    , id_16,
    input tri0 id_5,
    input supply0 id_6,
    output uwire id_7,
    output wire id_8,
    output wor id_9,
    input supply1 id_10,
    input wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wire id_14
);
  logic [id_3 : 1] id_17;
  if (1 ==? -1)
    always @(posedge id_16) begin : LABEL_0
      disable id_18;
    end
  else wire id_19;
  wire id_20;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4,
      id_13,
      id_13,
      id_4,
      id_7,
      id_2,
      id_10
  );
  assign modCall_1.id_9 = 0;
  assign id_16 = -1 == id_19 | 1'b0;
  parameter id_21 = 1;
  assign id_2 = 1;
  logic id_22;
endmodule
