#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002896c40 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v0000000002903cd0_0 .var "clk", 0 0;
v0000000002903b90_0 .var/i "f", 31 0;
v0000000002903910_0 .var/i "index", 31 0;
v0000000002903190_0 .var/i "memoryFile", 31 0;
v0000000002902bf0_0 .var "reset", 0 0;
S_00000000027b9d00 .scope module, "CPU_Test1" "mipsCPUData1" 2 13, 3 1 0, S_0000000002896c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002900a00_0 .net "MOC", 0 0, v00000000028fbbb0_0;  1 drivers
v0000000002901400_0 .net *"_s11", 3 0, L_0000000002902d30;  1 drivers
v00000000029014a0_0 .net "aluA", 31 0, v00000000029012c0_0;  1 drivers
v0000000002901f40_0 .net "aluB", 31 0, v000000000286e6f0_0;  1 drivers
v0000000002900820_0 .net "aluCode", 5 0, v00000000028fd230_0;  1 drivers
v0000000002901540_0 .net "aluOut", 31 0, v00000000028fef20_0;  1 drivers
v0000000002900dc0_0 .net "aluSource", 1 0, v00000000028fb750_0;  1 drivers
v0000000002900e60_0 .net "andOut", 0 0, v0000000002900780_0;  1 drivers
v0000000002901cc0_0 .net "branch", 0 0, v00000000028fbc50_0;  1 drivers
v00000000029008c0_0 .net "branchAddOut", 31 0, v00000000028fd760_0;  1 drivers
v0000000002902260_0 .net "branchSelect", 31 0, v00000000028fc0b0_0;  1 drivers
v0000000002901860_0 .net "byte", 0 0, v00000000028fc010_0;  1 drivers
v00000000029006e0_0 .net "clk", 0 0, v0000000002903cd0_0;  1 drivers
v0000000002900500_0 .net "func", 5 0, v00000000028fee80_0;  1 drivers
v0000000002901720_0 .net "immediate", 0 0, v00000000028fcf10_0;  1 drivers
v0000000002901180_0 .net "instruction", 31 0, v00000000028fbe30_0;  1 drivers
v0000000002900aa0_0 .net "irLoad", 0 0, v00000000028fd370_0;  1 drivers
v0000000002900be0_0 .net "jump", 0 0, v00000000028fcbf0_0;  1 drivers
v0000000002901220_0 .net "jumpMuxOut", 31 0, v00000000028fbed0_0;  1 drivers
v0000000002901680_0 .net "marLoad", 0 0, v00000000028fb9d0_0;  1 drivers
v0000000002900fa0_0 .net "mdrData", 31 0, v00000000028fc970_0;  1 drivers
v0000000002900640_0 .net "mdrIn", 31 0, v00000000028fec00_0;  1 drivers
v00000000029017c0_0 .net "mdrLoad", 0 0, v00000000028fc8d0_0;  1 drivers
v00000000029015e0_0 .net "mdrSource", 0 0, v00000000028fcfb0_0;  1 drivers
v0000000002901900_0 .net "memAdress", 31 0, v00000000028fcab0_0;  1 drivers
v0000000002901b80_0 .net "memData", 31 0, v00000000028fd4e0_0;  1 drivers
v0000000002901ae0_0 .net "memEnable", 0 0, v00000000028fb4d0_0;  1 drivers
v0000000002901fe0_0 .net "next", 31 0, v00000000028fd9e0_0;  1 drivers
v0000000002901c20_0 .net "npcLoad", 0 0, v00000000028fcc90_0;  1 drivers
v0000000002901d60_0 .net "pcAdd4", 31 0, L_0000000002902e70;  1 drivers
v0000000002901e00_0 .net "pcLoad", 0 0, v00000000028fc290_0;  1 drivers
v0000000002901ea0_0 .net "pcOut", 31 0, v00000000028ff240_0;  1 drivers
v0000000002902080_0 .net "pcSelect", 0 0, v00000000028fd050_0;  1 drivers
v0000000002902120_0 .net "regMuxOut", 4 0, v00000000028fe7a0_0;  1 drivers
v0000000002904090_0 .net "regOutA", 31 0, v00000000028fe520_0;  1 drivers
v0000000002904310_0 .net "regOutB", 31 0, v00000000028fe480_0;  1 drivers
v00000000029034b0_0 .net "regWrite", 0 0, v00000000028fbf70_0;  1 drivers
v0000000002903370_0 .net "reset", 0 0, v0000000002902bf0_0;  1 drivers
v00000000029043b0_0 .net "rfSource", 0 0, v00000000028fb570_0;  1 drivers
v0000000002902510_0 .net "rw", 0 0, v00000000028fce70_0;  1 drivers
v0000000002903550_0 .net "shftLeft28Out", 27 0, v0000000002900d20_0;  1 drivers
v00000000029025b0_0 .net "shftLeftOut", 31 0, v00000000029005a0_0;  1 drivers
v0000000002903410_0 .net "signExtOut", 31 0, v0000000002900c80_0;  1 drivers
v0000000002903eb0_0 .net "unSign", 0 0, v00000000028fbd90_0;  1 drivers
v0000000002903f50_0 .net "zFlag", 0 0, v00000000028fe8e0_0;  1 drivers
L_00000000029028d0 .part v00000000028fbe30_0, 26, 6;
L_0000000002904130 .part v00000000028fbe30_0, 0, 6;
L_0000000002902f10 .part v00000000028fbe30_0, 16, 5;
L_00000000029032d0 .part v00000000028fbe30_0, 11, 5;
L_0000000002902d30 .part L_0000000002902e70, 28, 4;
L_0000000002903690 .concat [ 28 4 0 0], v0000000002900d20_0, L_0000000002902d30;
L_0000000002903c30 .part v00000000028fbe30_0, 21, 5;
L_00000000029041d0 .part v00000000028fbe30_0, 16, 5;
L_0000000002904270 .part v00000000028fbe30_0, 0, 16;
L_00000000029039b0 .part v00000000028fbe30_0, 0, 26;
S_00000000027e6cf0 .scope module, "ALU_Mux" "mux4inputs" 3 94, 4 47 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000286e510_0 .net "one", 31 0, v0000000002900c80_0;  alias, 1 drivers
v000000000286e6f0_0 .var "result", 31 0;
v00000000028fd190_0 .net "s", 1 0, v00000000028fb750_0;  alias, 1 drivers
L_00000000029044d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028fb890_0 .net "three", 31 0, L_00000000029044d8;  1 drivers
v00000000028fcd30_0 .net "two", 31 0, v00000000028fc970_0;  alias, 1 drivers
v00000000028fd2d0_0 .net "zero", 31 0, v00000000028fe480_0;  alias, 1 drivers
E_0000000002882a40/0 .event edge, v00000000028fd190_0, v00000000028fd2d0_0, v000000000286e510_0, v00000000028fcd30_0;
E_0000000002882a40/1 .event edge, v00000000028fb890_0;
E_0000000002882a40 .event/or E_0000000002882a40/0, E_0000000002882a40/1;
S_00000000027e6e70 .scope module, "Branch_Mux" "mux32" 3 96, 4 33 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028fb930_0 .net "one", 31 0, v00000000028fd760_0;  alias, 1 drivers
v00000000028fc0b0_0 .var "result", 31 0;
v00000000028fc330_0 .net "s", 0 0, v0000000002900780_0;  alias, 1 drivers
v00000000028fb6b0_0 .net "zero", 31 0, L_0000000002902e70;  alias, 1 drivers
E_0000000002880dc0 .event edge, v00000000028fc330_0, v00000000028fb6b0_0, v00000000028fb930_0;
S_0000000002804b80 .scope module, "Control_Unit" "control" 3 85, 5 1 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000028fcdd0_0 .net "MOC", 0 0, v00000000028fbbb0_0;  alias, 1 drivers
v00000000028fce70_0 .var "RW", 0 0;
v00000000028fd230_0 .var "aluCode", 5 0;
v00000000028fb750_0 .var "aluSrc", 1 0;
v00000000028fbc50_0 .var "branch", 0 0;
v00000000028fc010_0 .var "byte", 0 0;
v00000000028fc790_0 .net "clk", 0 0, v0000000002903cd0_0;  alias, 1 drivers
v00000000028fcf10_0 .var "immediate", 0 0;
v00000000028fd370_0 .var "irLoad", 0 0;
v00000000028fcbf0_0 .var "jump", 0 0;
v00000000028fb9d0_0 .var "marLoad", 0 0;
v00000000028fc8d0_0 .var "mdrLoad", 0 0;
v00000000028fcfb0_0 .var "mdrSource", 0 0;
v00000000028fb4d0_0 .var "memEnable", 0 0;
v00000000028fcc90_0 .var "npcLoad", 0 0;
v00000000028fc6f0_0 .net "opCode", 5 0, L_00000000029028d0;  1 drivers
v00000000028fc290_0 .var "pcLoad", 0 0;
v00000000028fd050_0 .var "pcSelect", 0 0;
v00000000028fbf70_0 .var "regWrite", 0 0;
v00000000028fbcf0_0 .net "reset", 0 0, v0000000002902bf0_0;  alias, 1 drivers
v00000000028fb570_0 .var "rfSource", 0 0;
v00000000028fcb50_0 .var "state", 4 0;
v00000000028fbd90_0 .var "unSign", 0 0;
E_0000000002883b80 .event posedge, v00000000028fc790_0;
S_0000000002822070 .scope module, "IR" "register" 3 79, 6 50 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v00000000028fc830_0 .net "in", 31 0, v00000000028fd4e0_0;  alias, 1 drivers
v00000000028fd0f0_0 .net "load", 0 0, v00000000028fd370_0;  alias, 1 drivers
v00000000028fbe30_0 .var "result", 31 0;
E_0000000002883d80 .event posedge, v00000000028fd370_0;
S_00000000028221f0 .scope module, "Jump_Mux" "mux32" 3 97, 4 33 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028fb610_0 .net "one", 31 0, L_0000000002903690;  1 drivers
v00000000028fbed0_0 .var "result", 31 0;
v00000000028fc150_0 .net "s", 0 0, v00000000028fcbf0_0;  alias, 1 drivers
v00000000028fc3d0_0 .net "zero", 31 0, v00000000028fc0b0_0;  alias, 1 drivers
E_0000000002883840 .event edge, v00000000028fcbf0_0, v00000000028fc0b0_0, v00000000028fb610_0;
S_0000000002819430 .scope module, "MAR" "register" 3 76, 6 50 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v00000000028fb7f0_0 .net "in", 31 0, v00000000028fef20_0;  alias, 1 drivers
v00000000028fba70_0 .net "load", 0 0, v00000000028fb9d0_0;  alias, 1 drivers
v00000000028fcab0_0 .var "result", 31 0;
E_0000000002883740 .event posedge, v00000000028fb9d0_0;
S_00000000028195b0 .scope module, "MDR" "register" 3 77, 6 50 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v00000000028fc5b0_0 .net "in", 31 0, v00000000028fec00_0;  alias, 1 drivers
v00000000028fbb10_0 .net "load", 0 0, v00000000028fc8d0_0;  alias, 1 drivers
v00000000028fc970_0 .var "result", 31 0;
E_0000000002883c40 .event posedge, v00000000028fc8d0_0;
S_0000000002818020 .scope module, "Memory" "MemoryTest1" 3 107, 7 1 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000028fbbb0_0 .var "MOC", 0 0;
v00000000028fc1f0 .array "Mem", 511 0, 7 0;
v00000000028fc650_0 .net "address", 31 0, v00000000028fcab0_0;  alias, 1 drivers
v00000000028fc470_0 .net "byte", 0 0, v00000000028fc010_0;  alias, 1 drivers
v00000000028fc510_0 .net "dataIn", 31 0, v00000000028fc970_0;  alias, 1 drivers
v00000000028fca10_0 .net "memEnable", 0 0, v00000000028fb4d0_0;  alias, 1 drivers
v00000000028fd4e0_0 .var "output_destination", 31 0;
v00000000028fe660_0 .net "rw", 0 0, v00000000028fce70_0;  alias, 1 drivers
E_00000000028840c0 .event posedge, v00000000028fb4d0_0;
S_00000000028181a0 .scope module, "NPC" "register" 3 78, 6 50 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
v00000000028fed40_0 .net "in", 31 0, v00000000028fbed0_0;  alias, 1 drivers
v00000000028ff380_0 .net "load", 0 0, v00000000028fcc90_0;  alias, 1 drivers
v00000000028fd9e0_0 .var "result", 31 0;
E_0000000002883500 .event posedge, v00000000028fcc90_0;
S_00000000027cacd0 .scope module, "Program_Counter" "ProgramCounter" 3 82, 5 349 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000028feca0_0 .net "Clk", 0 0, v0000000002903cd0_0;  alias, 1 drivers
v00000000028fe160_0 .net "Load", 0 0, v00000000028fc290_0;  alias, 1 drivers
v00000000028fe5c0_0 .net "PCNext", 31 0, v00000000028fd9e0_0;  alias, 1 drivers
v00000000028ff240_0 .var "PCResult", 31 0;
v00000000028ff2e0_0 .net "Reset", 0 0, v0000000002902bf0_0;  alias, 1 drivers
E_00000000028838c0 .event posedge, v00000000028fc290_0;
S_00000000027cae50 .scope module, "Register_File" "RegisterFile" 3 101, 8 1 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000028fdbc0_0 .net "A_Address", 4 0, L_0000000002903c30;  1 drivers
v00000000028fe520_0 .var "A_Data", 31 0;
v00000000028ff100_0 .net "B_Address", 4 0, L_00000000029041d0;  1 drivers
v00000000028fe480_0 .var "B_Data", 31 0;
v00000000028fe0c0_0 .net "C_Address", 4 0, v00000000028fe7a0_0;  alias, 1 drivers
v00000000028fd6c0_0 .net "C_Data", 31 0, v00000000028fec00_0;  alias, 1 drivers
v00000000028fd580_0 .net "Clk", 0 0, v0000000002903cd0_0;  alias, 1 drivers
v00000000028fe700 .array "Registers", 31 0, 31 0;
v00000000028fd940_0 .net "Write", 0 0, v00000000028fbf70_0;  alias, 1 drivers
v00000000028fe700_0 .array/port v00000000028fe700, 0;
v00000000028fe700_1 .array/port v00000000028fe700, 1;
v00000000028fe700_2 .array/port v00000000028fe700, 2;
E_0000000002883700/0 .event edge, v00000000028fdbc0_0, v00000000028fe700_0, v00000000028fe700_1, v00000000028fe700_2;
v00000000028fe700_3 .array/port v00000000028fe700, 3;
v00000000028fe700_4 .array/port v00000000028fe700, 4;
v00000000028fe700_5 .array/port v00000000028fe700, 5;
v00000000028fe700_6 .array/port v00000000028fe700, 6;
E_0000000002883700/1 .event edge, v00000000028fe700_3, v00000000028fe700_4, v00000000028fe700_5, v00000000028fe700_6;
v00000000028fe700_7 .array/port v00000000028fe700, 7;
v00000000028fe700_8 .array/port v00000000028fe700, 8;
v00000000028fe700_9 .array/port v00000000028fe700, 9;
v00000000028fe700_10 .array/port v00000000028fe700, 10;
E_0000000002883700/2 .event edge, v00000000028fe700_7, v00000000028fe700_8, v00000000028fe700_9, v00000000028fe700_10;
v00000000028fe700_11 .array/port v00000000028fe700, 11;
v00000000028fe700_12 .array/port v00000000028fe700, 12;
v00000000028fe700_13 .array/port v00000000028fe700, 13;
v00000000028fe700_14 .array/port v00000000028fe700, 14;
E_0000000002883700/3 .event edge, v00000000028fe700_11, v00000000028fe700_12, v00000000028fe700_13, v00000000028fe700_14;
v00000000028fe700_15 .array/port v00000000028fe700, 15;
v00000000028fe700_16 .array/port v00000000028fe700, 16;
v00000000028fe700_17 .array/port v00000000028fe700, 17;
v00000000028fe700_18 .array/port v00000000028fe700, 18;
E_0000000002883700/4 .event edge, v00000000028fe700_15, v00000000028fe700_16, v00000000028fe700_17, v00000000028fe700_18;
v00000000028fe700_19 .array/port v00000000028fe700, 19;
v00000000028fe700_20 .array/port v00000000028fe700, 20;
v00000000028fe700_21 .array/port v00000000028fe700, 21;
v00000000028fe700_22 .array/port v00000000028fe700, 22;
E_0000000002883700/5 .event edge, v00000000028fe700_19, v00000000028fe700_20, v00000000028fe700_21, v00000000028fe700_22;
v00000000028fe700_23 .array/port v00000000028fe700, 23;
v00000000028fe700_24 .array/port v00000000028fe700, 24;
v00000000028fe700_25 .array/port v00000000028fe700, 25;
v00000000028fe700_26 .array/port v00000000028fe700, 26;
E_0000000002883700/6 .event edge, v00000000028fe700_23, v00000000028fe700_24, v00000000028fe700_25, v00000000028fe700_26;
v00000000028fe700_27 .array/port v00000000028fe700, 27;
v00000000028fe700_28 .array/port v00000000028fe700, 28;
v00000000028fe700_29 .array/port v00000000028fe700, 29;
v00000000028fe700_30 .array/port v00000000028fe700, 30;
E_0000000002883700/7 .event edge, v00000000028fe700_27, v00000000028fe700_28, v00000000028fe700_29, v00000000028fe700_30;
v00000000028fe700_31 .array/port v00000000028fe700, 31;
E_0000000002883700/8 .event edge, v00000000028fe700_31, v00000000028ff100_0;
E_0000000002883700 .event/or E_0000000002883700/0, E_0000000002883700/1, E_0000000002883700/2, E_0000000002883700/3, E_0000000002883700/4, E_0000000002883700/5, E_0000000002883700/6, E_0000000002883700/7, E_0000000002883700/8;
E_0000000002883200 .event posedge, v00000000028fbf70_0;
S_0000000002782850 .scope module, "Register_Mux" "mux4" 3 92, 4 13 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000028ff060_0 .net "one", 4 0, L_00000000029032d0;  1 drivers
v00000000028fe7a0_0 .var "result", 4 0;
v00000000028fdda0_0 .net "s", 0 0, v00000000028fb570_0;  alias, 1 drivers
v00000000028fe840_0 .net "zero", 4 0, L_0000000002902f10;  1 drivers
E_0000000002883f80 .event edge, v00000000028fb570_0, v00000000028fe840_0, v00000000028ff060_0;
S_00000000028ff4f0 .scope module, "addFour" "addplus4" 3 114, 6 3 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002904520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028fdf80_0 .net/2u *"_s0", 31 0, L_0000000002904520;  1 drivers
v00000000028fd620_0 .net "pc", 31 0, v00000000028ff240_0;  alias, 1 drivers
v00000000028fede0_0 .net "result", 31 0, L_0000000002902e70;  alias, 1 drivers
L_0000000002902e70 .arith/sum 32, v00000000028ff240_0, L_0000000002904520;
S_00000000029000f0 .scope module, "adder" "adder" 3 115, 6 8 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000028fdee0_0 .net "entry0", 31 0, v00000000029005a0_0;  alias, 1 drivers
v00000000028fe200_0 .net "entry1", 31 0, L_0000000002902e70;  alias, 1 drivers
v00000000028fd760_0 .var "result", 31 0;
E_0000000002883640 .event edge, v00000000028fdee0_0, v00000000028fb6b0_0;
S_00000000028fff70 .scope module, "alu" "ALU" 3 104, 9 1 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000028fef20_0 .var "Result", 31 0;
v00000000028fda80_0 .net "a", 31 0, v00000000029012c0_0;  alias, 1 drivers
v00000000028fdc60_0 .net "b", 31 0, v000000000286e6f0_0;  alias, 1 drivers
v00000000028fdb20_0 .var "carryFlag", 0 0;
v00000000028fe8e0_0 .var "condition", 0 0;
v00000000028fdd00_0 .var/i "counter", 31 0;
v00000000028ff1a0_0 .var/i "index", 31 0;
v00000000028fde40_0 .var "negativeFlag", 0 0;
v00000000028fe2a0_0 .net "operation", 5 0, v00000000028fee80_0;  alias, 1 drivers
v00000000028fe980_0 .var "overFlowFlag", 0 0;
v00000000028fe020_0 .var "tempVar", 31 0;
v00000000028fea20_0 .var/i "var", 31 0;
v00000000028fe340_0 .var "zeroFlag", 0 0;
E_0000000002883900 .event edge, v00000000028fe2a0_0, v000000000286e6f0_0, v00000000028fda80_0;
S_00000000028ffaf0 .scope module, "funcMux" "mux6" 3 91, 4 23 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000028fe3e0_0 .net "one", 5 0, v00000000028fd230_0;  alias, 1 drivers
v00000000028fee80_0 .var "result", 5 0;
v00000000028feac0_0 .net "s", 0 0, v00000000028fcf10_0;  alias, 1 drivers
v00000000028fd800_0 .net "zero", 5 0, L_0000000002904130;  1 drivers
E_0000000002883940 .event edge, v00000000028fcf10_0, v00000000028fd800_0, v00000000028fd230_0;
S_00000000028ff670 .scope module, "mdrMux" "mux32" 3 95, 4 33 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028feb60_0 .net "one", 31 0, v00000000028fef20_0;  alias, 1 drivers
v00000000028fec00_0 .var "result", 31 0;
v00000000028fefc0_0 .net "s", 0 0, v00000000028fcfb0_0;  alias, 1 drivers
v00000000028fd8a0_0 .net "zero", 31 0, v00000000028fd4e0_0;  alias, 1 drivers
E_0000000002883380 .event edge, v00000000028fcfb0_0, v00000000028fc830_0, v00000000028fb7f0_0;
S_0000000002900270 .scope module, "pcMux" "mux32" 3 90, 4 33 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002902300_0 .net "one", 31 0, v00000000028ff240_0;  alias, 1 drivers
v00000000029012c0_0 .var "result", 31 0;
v00000000029021c0_0 .net "s", 0 0, v00000000028fd050_0;  alias, 1 drivers
v00000000029019a0_0 .net "zero", 31 0, v00000000028fe520_0;  alias, 1 drivers
E_0000000002883540 .event edge, v00000000028fd050_0, v00000000028fe520_0, v00000000028ff240_0;
S_00000000028ffc70 .scope module, "shftJump" "shftLeft28" 3 112, 6 20 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002900b40_0 .net "in", 25 0, L_00000000029039b0;  1 drivers
v0000000002900d20_0 .var "result", 27 0;
E_0000000002883b40 .event edge, v0000000002900b40_0;
S_00000000028ff7f0 .scope module, "shftLeft" "shftLeft" 3 113, 6 42 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002900f00_0 .net "in", 31 0, v0000000002900c80_0;  alias, 1 drivers
v00000000029005a0_0 .var "result", 31 0;
E_0000000002883bc0 .event edge, v000000000286e510_0;
S_00000000028ff970 .scope module, "signExt" "signExtender" 3 111, 6 27 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002901040_0 .net "ins", 15 0, L_0000000002904270;  1 drivers
v0000000002900c80_0 .var "result", 31 0;
v00000000029010e0_0 .var "tempOnes", 15 0;
v00000000029023a0_0 .var "tempZero", 15 0;
v0000000002900960_0 .net "unSign", 0 0, v00000000028fbd90_0;  alias, 1 drivers
E_0000000002883780 .event edge, v0000000002901040_0;
S_00000000028ffdf0 .scope module, "simpleAND" "AND" 3 116, 6 14 0, S_00000000027b9d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002901360_0 .net "branch", 0 0, v00000000028fbc50_0;  alias, 1 drivers
v0000000002901a40_0 .net "condition", 0 0, v00000000028fe8e0_0;  alias, 1 drivers
v0000000002900780_0 .var "result", 0 0;
E_0000000002883600 .event edge, v00000000028fbc50_0, v00000000028fe8e0_0;
S_0000000002895d30 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002902970_0 .var "MOC", 0 0;
v0000000002902b50 .array "Mem", 511 0, 7 0;
o00000000028abb38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002903ff0_0 .net "address", 31 0, o00000000028abb38;  0 drivers
o00000000028abb68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002902dd0_0 .net "byte", 0 0, o00000000028abb68;  0 drivers
o00000000028abb98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002902c90_0 .net "dataIn", 31 0, o00000000028abb98;  0 drivers
o00000000028abbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002903af0_0 .net "memEnable", 0 0, o00000000028abbc8;  0 drivers
v0000000002902650_0 .var "output_destination", 31 0;
o00000000028abc28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029030f0_0 .net "rw", 0 0, o00000000028abc28;  0 drivers
E_0000000002883c00 .event posedge, v0000000002903af0_0;
S_0000000002878660 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029037d0_0 .var "MOC", 0 0;
v00000000029035f0 .array "Mem", 511 0, 7 0;
o00000000028abdd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002903e10_0 .net "address", 31 0, o00000000028abdd8;  0 drivers
o00000000028abe08 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002902830_0 .net "byte", 0 0, o00000000028abe08;  0 drivers
o00000000028abe38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002903730_0 .net "dataIn", 31 0, o00000000028abe38;  0 drivers
o00000000028abe68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029026f0_0 .net "memEnable", 0 0, o00000000028abe68;  0 drivers
v0000000002902a10_0 .var "output_destination", 31 0;
o00000000028abec8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002903230_0 .net "rw", 0 0, o00000000028abec8;  0 drivers
E_0000000002880ac0 .event posedge, v00000000029026f0_0;
S_00000000027b9b80 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000028ac048 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002902790_0 .net "one", 4 0, o00000000028ac048;  0 drivers
v0000000002903870_0 .var "result", 4 0;
o00000000028ac0a8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002903d70_0 .net "s", 1 0, o00000000028ac0a8;  0 drivers
o00000000028ac0d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002903050_0 .net "two", 4 0, o00000000028ac0d8;  0 drivers
o00000000028ac108 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002902ab0_0 .net "zero", 4 0, o00000000028ac108;  0 drivers
E_0000000002880bc0 .event edge, v0000000002903d70_0, v0000000002902ab0_0, v0000000002902790_0, v0000000002903050_0;
    .scope S_0000000002819430;
T_0 ;
    %wait E_0000000002883740;
    %load/vec4 v00000000028fb7f0_0;
    %store/vec4 v00000000028fcab0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028195b0;
T_1 ;
    %wait E_0000000002883c40;
    %load/vec4 v00000000028fc5b0_0;
    %store/vec4 v00000000028fc970_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028181a0;
T_2 ;
    %wait E_0000000002883500;
    %load/vec4 v00000000028fed40_0;
    %store/vec4 v00000000028fd9e0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002822070;
T_3 ;
    %wait E_0000000002883d80;
    %load/vec4 v00000000028fc830_0;
    %store/vec4 v00000000028fbe30_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027cacd0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028ff240_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000027cacd0;
T_5 ;
    %wait E_00000000028838c0;
    %load/vec4 v00000000028ff2e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028ff240_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000028fe5c0_0;
    %cassign/vec4 v00000000028ff240_0;
    %cassign/link v00000000028ff240_0, v00000000028fe5c0_0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002804b80;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %end;
    .thread T_6;
    .scope S_0000000002804b80;
T_7 ;
    %wait E_0000000002883b80;
    %load/vec4 v00000000028fcb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd050_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028fb750_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbd90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000028fb750_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v00000000028fcdd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd370_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000028fcb50_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fb750_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028fd230_0, 0, 6;
    %load/vec4 v00000000028fc6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000028fd230_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbd90_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000028fd230_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000028fd230_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000028fd230_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc010_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc010_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v00000000028fd230_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fb750_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd050_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028fb750_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000028fcb50_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000028fb750_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %load/vec4 v00000000028fcdd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000028fcb50_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000028fb750_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028fb750_0, 0;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000028fd230_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %load/vec4 v00000000028fcdd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fc010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fbc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fb750_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fc290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcf10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028fb750_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbc50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000028fcb50_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002900270;
T_8 ;
    %wait E_0000000002883540;
    %load/vec4 v00000000029021c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000029019a0_0;
    %store/vec4 v00000000029012c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002902300_0;
    %store/vec4 v00000000029012c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000028ffaf0;
T_9 ;
    %wait E_0000000002883940;
    %load/vec4 v00000000028feac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000028fd800_0;
    %store/vec4 v00000000028fee80_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000028fe3e0_0;
    %store/vec4 v00000000028fee80_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002782850;
T_10 ;
    %wait E_0000000002883f80;
    %load/vec4 v00000000028fdda0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000028fe840_0;
    %store/vec4 v00000000028fe7a0_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000028ff060_0;
    %store/vec4 v00000000028fe7a0_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027e6cf0;
T_11 ;
    %wait E_0000000002882a40;
    %load/vec4 v00000000028fd190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v00000000028fd2d0_0;
    %store/vec4 v000000000286e6f0_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v00000000028fd2d0_0;
    %store/vec4 v000000000286e6f0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000286e510_0;
    %store/vec4 v000000000286e6f0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v00000000028fcd30_0;
    %store/vec4 v000000000286e6f0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v00000000028fb890_0;
    %store/vec4 v000000000286e6f0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000028ff670;
T_12 ;
    %wait E_0000000002883380;
    %load/vec4 v00000000028fefc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000000028fd8a0_0;
    %store/vec4 v00000000028fec00_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000028feb60_0;
    %store/vec4 v00000000028fec00_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000027e6e70;
T_13 ;
    %wait E_0000000002880dc0;
    %load/vec4 v00000000028fc330_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000000028fb6b0_0;
    %store/vec4 v00000000028fc0b0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000028fb930_0;
    %store/vec4 v00000000028fc0b0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000028221f0;
T_14 ;
    %wait E_0000000002883840;
    %load/vec4 v00000000028fc150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000028fc3d0_0;
    %store/vec4 v00000000028fbed0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000028fb610_0;
    %store/vec4 v00000000028fbed0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000027cae50;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
    %end;
    .thread T_15;
    .scope S_00000000027cae50;
T_16 ;
    %wait E_0000000002883200;
    %load/vec4 v00000000028fe0c0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000000028fd6c0_0;
    %load/vec4 v00000000028fe0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028fe700, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000027cae50;
T_17 ;
    %wait E_0000000002883700;
    %load/vec4 v00000000028fdbc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028fe700, 4;
    %assign/vec4 v00000000028fe520_0, 0;
    %load/vec4 v00000000028ff100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028fe700, 4;
    %assign/vec4 v00000000028fe480_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000028fff70;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fe8e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000000028fff70;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fdd00_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_00000000028fff70;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fea20_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_00000000028fff70;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fe340_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_00000000028fff70;
T_22 ;
    %wait E_0000000002883900;
    %load/vec4 v00000000028fe2a0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %jmp T_22.24;
T_22.0 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %cmp/e;
    %jmp/0xz  T_22.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fe340_0, 0, 1;
    %jmp T_22.26;
T_22.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fe340_0, 0, 1;
T_22.26 ;
    %jmp T_22.24;
T_22.1 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_22.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.28, 8;
T_22.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.28, 8;
 ; End of false expr.
    %blend;
T_22.28;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %load/vec4 v00000000028fef20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.30, 8;
T_22.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.30, 8;
 ; End of false expr.
    %blend;
T_22.30;
    %store/vec4 v00000000028fe340_0, 0, 1;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.32, 8;
T_22.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.32, 8;
 ; End of false expr.
    %blend;
T_22.32;
    %pad/s 1;
    %store/vec4 v00000000028fde40_0, 0, 1;
    %jmp T_22.24;
T_22.2 ;
    %load/vec4 v00000000028fdc60_0;
    %load/vec4 v00000000028fda80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_22.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_22.34, 8;
T_22.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.34, 8;
 ; End of false expr.
    %blend;
T_22.34;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %load/vec4 v00000000028fef20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.36, 8;
T_22.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.36, 8;
 ; End of false expr.
    %blend;
T_22.36;
    %store/vec4 v00000000028fe340_0, 0, 1;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.38, 8;
T_22.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.38, 8;
 ; End of false expr.
    %blend;
T_22.38;
    %pad/s 1;
    %store/vec4 v00000000028fde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fe8e0_0, 0, 1;
    %jmp T_22.24;
T_22.3 ;
    %load/vec4 v00000000028fda80_0;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.4 ;
    %load/vec4 v00000000028fdc60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.39, 4;
    %load/vec4 v00000000028fda80_0;
    %store/vec4 v00000000028fef20_0, 0, 32;
T_22.39 ;
    %jmp T_22.24;
T_22.5 ;
    %load/vec4 v00000000028fdc60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.41, 4;
    %load/vec4 v00000000028fda80_0;
    %store/vec4 v00000000028fef20_0, 0, 32;
T_22.41 ;
    %jmp T_22.24;
T_22.6 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %and;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.7 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %or;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.8 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %xor;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.9 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %or;
    %inv;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.10 ;
    %load/vec4 v00000000028fda80_0;
    %pad/u 33;
    %load/vec4 v00000000028fdc60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %store/vec4 v00000000028fdb20_0, 0, 1;
    %load/vec4 v00000000028fda80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fdc60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.44, 8;
T_22.43 ; End of true expr.
    %load/vec4 v00000000028fdc60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.45, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.46, 9;
T_22.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.46, 9;
 ; End of false expr.
    %blend;
T_22.46;
    %jmp/0 T_22.44, 8;
 ; End of false expr.
    %blend;
T_22.44;
    %pad/s 1;
    %store/vec4 v00000000028fe980_0, 0, 1;
    %jmp T_22.24;
T_22.11 ;
    %load/vec4 v00000000028fda80_0;
    %pad/u 33;
    %load/vec4 v00000000028fdc60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %store/vec4 v00000000028fdb20_0, 0, 1;
    %load/vec4 v00000000028fda80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fdc60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.48, 8;
T_22.47 ; End of true expr.
    %load/vec4 v00000000028fdc60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.49, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.50, 9;
T_22.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.50, 9;
 ; End of false expr.
    %blend;
T_22.50;
    %jmp/0 T_22.48, 8;
 ; End of false expr.
    %blend;
T_22.48;
    %pad/s 1;
    %store/vec4 v00000000028fe980_0, 0, 1;
    %jmp T_22.24;
T_22.12 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %add;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %load/vec4 v00000000028fda80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fdc60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.51, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.52, 8;
T_22.51 ; End of true expr.
    %load/vec4 v00000000028fdc60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.53, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.54, 9;
T_22.53 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.54, 9;
 ; End of false expr.
    %blend;
T_22.54;
    %jmp/0 T_22.52, 8;
 ; End of false expr.
    %blend;
T_22.52;
    %pad/s 1;
    %store/vec4 v00000000028fe980_0, 0, 1;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.55, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.56, 8;
T_22.55 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.56, 8;
 ; End of false expr.
    %blend;
T_22.56;
    %pad/s 1;
    %store/vec4 v00000000028fde40_0, 0, 1;
    %load/vec4 v00000000028fef20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.57, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.58, 8;
T_22.57 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.58, 8;
 ; End of false expr.
    %blend;
T_22.58;
    %store/vec4 v00000000028fe340_0, 0, 1;
    %jmp T_22.24;
T_22.13 ;
    %load/vec4 v00000000028fdc60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000028fe020_0, 0, 32;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fe020_0;
    %add;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %load/vec4 v00000000028fda80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fe020_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.59, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.60, 8;
T_22.59 ; End of true expr.
    %load/vec4 v00000000028fe020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_22.61, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_22.62, 9;
T_22.61 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_22.62, 9;
 ; End of false expr.
    %blend;
T_22.62;
    %jmp/0 T_22.60, 8;
 ; End of false expr.
    %blend;
T_22.60;
    %pad/s 1;
    %store/vec4 v00000000028fe980_0, 0, 1;
    %load/vec4 v00000000028fef20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.63, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_22.64, 8;
T_22.63 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_22.64, 8;
 ; End of false expr.
    %blend;
T_22.64;
    %pad/s 1;
    %store/vec4 v00000000028fde40_0, 0, 1;
    %load/vec4 v00000000028fef20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_22.65, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.66, 8;
T_22.65 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.66, 8;
 ; End of false expr.
    %blend;
T_22.66;
    %store/vec4 v00000000028fe340_0, 0, 1;
    %jmp T_22.24;
T_22.14 ;
    %load/vec4 v00000000028fdc60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.15 ;
    %load/vec4 v00000000028fdc60_0;
    %ix/getv 4, v00000000028fda80_0;
    %shiftl 4;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.16 ;
    %load/vec4 v00000000028fdc60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.17 ;
    %load/vec4 v00000000028fdc60_0;
    %ix/getv 4, v00000000028fda80_0;
    %shiftr 4;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.18 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.67, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.68;
T_22.67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fef20_0, 0, 32;
T_22.68 ;
    %jmp T_22.24;
T_22.19 ;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028fdc60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.69, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.70;
T_22.69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028fef20_0, 0, 32;
T_22.70 ;
    %jmp T_22.24;
T_22.20 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028ff1a0_0, 0, 32;
T_22.71 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028ff1a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_22.72, 5;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028ff1a0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.73, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fea20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028ff1a0_0, 0, 32;
T_22.73 ;
    %load/vec4 v00000000028fea20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.75, 4;
    %load/vec4 v00000000028fdd00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028fdd00_0, 0, 32;
T_22.75 ;
    %load/vec4 v00000000028ff1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028ff1a0_0, 0, 32;
    %jmp T_22.71;
T_22.72 ;
    %load/vec4 v00000000028fdd00_0;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000028ff1a0_0, 0, 32;
T_22.77 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028ff1a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_22.78, 5;
    %load/vec4 v00000000028fda80_0;
    %load/vec4 v00000000028ff1a0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.79, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028fea20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000028ff1a0_0, 0, 32;
T_22.79 ;
    %load/vec4 v00000000028fea20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.81, 4;
    %load/vec4 v00000000028fdd00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028fdd00_0, 0, 32;
T_22.81 ;
    %load/vec4 v00000000028ff1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000028ff1a0_0, 0, 32;
    %jmp T_22.77;
T_22.78 ;
    %load/vec4 v00000000028fdd00_0;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.22 ;
    %load/vec4 v00000000028fda80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v00000000028fda80_0;
    %ix/getv 4, v00000000028fdc60_0;
    %shiftr 4;
    %store/vec4 v00000000028fef20_0, 0, 32;
    %jmp T_22.24;
T_22.24 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000002818020;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fbbb0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0000000002818020;
T_24 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v00000000028fc1f0 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000028fc1f0, 0>, &A<v00000000028fc1f0, 1>, &A<v00000000028fc1f0, 2>, &A<v00000000028fc1f0, 3> {0 0 0};
    %end;
    .thread T_24;
    .scope S_0000000002818020;
T_25 ;
    %wait E_00000000028840c0;
    %load/vec4 v00000000028fc470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v00000000028fe660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
    %ix/getv 4, v00000000028fc650_0;
    %load/vec4a v00000000028fc1f0, 4;
    %load/vec4 v00000000028fc650_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028fc1f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028fc650_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028fc1f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028fc650_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000028fc1f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028fd4e0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
    %load/vec4 v00000000028fc510_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000028fc650_0;
    %store/vec4a v00000000028fc1f0, 4, 0;
    %load/vec4 v00000000028fc510_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000028fc650_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000028fc1f0, 4, 0;
    %load/vec4 v00000000028fc510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000028fc650_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000028fc1f0, 4, 0;
    %load/vec4 v00000000028fc510_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000028fc650_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000028fc1f0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000000028fe660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
    %ix/getv 4, v00000000028fc650_0;
    %load/vec4a v00000000028fc1f0, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v00000000028fd4e0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
    %load/vec4 v00000000028fc510_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000028fc650_0;
    %store/vec4a v00000000028fc1f0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000028fbbb0_0;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000000028ff970;
T_26 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029010e0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_00000000028ff970;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029023a0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_00000000028ff970;
T_28 ;
    %wait E_0000000002883780;
    %load/vec4 v0000000002901040_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002900960_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v00000000029023a0_0;
    %load/vec4 v0000000002901040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002900c80_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000000029010e0_0;
    %load/vec4 v0000000002901040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002900c80_0, 0, 32;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000028ffc70;
T_29 ;
    %wait E_0000000002883b40;
    %load/vec4 v0000000002900b40_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002900d20_0, 0, 28;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000000028ff7f0;
T_30 ;
    %wait E_0000000002883bc0;
    %load/vec4 v0000000002900f00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029005a0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000000029000f0;
T_31 ;
    %wait E_0000000002883640;
    %load/vec4 v00000000028fdee0_0;
    %load/vec4 v00000000028fe200_0;
    %add;
    %store/vec4 v00000000028fd760_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000028ffdf0;
T_32 ;
    %wait E_0000000002883600;
    %load/vec4 v0000000002901360_0;
    %load/vec4 v0000000002901a40_0;
    %and;
    %store/vec4 v0000000002900780_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000002896c40;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002902bf0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0000000002896c40;
T_34 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002903cd0_0, v0000000002902bf0_0, S_00000000027cacd0, S_0000000002818020, S_0000000002804b80, S_00000000028fff70, S_00000000027cae50, S_00000000028ff4f0, S_00000000029000f0, S_00000000028ff970, S_00000000028ffc70, S_00000000028ff7f0, S_00000000028ffdf0, S_0000000002819430, S_00000000028195b0, S_00000000028181a0, S_0000000002822070, S_00000000028ffaf0, S_0000000002900270, S_00000000028221f0, S_00000000027e6cf0, S_0000000002782850, S_00000000028ff670, S_00000000027e6e70 {0 0 0};
    %vpi_func 2 61 "$fopen" 32, "output/Memory1StatusFile.txt", "w" {0 0 0};
    %store/vec4 v0000000002903190_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "output/StateChangeTest1.txt", "w" {0 0 0};
    %store/vec4 v0000000002903b90_0, 0, 32;
    %vpi_call 2 64 "$fwrite", v0000000002903190_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002903910_0, 0, 32;
T_34.0 ;
    %load/vec4 v0000000002903910_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_34.1, 5;
    %load/vec4 v0000000002903910_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002903910_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000028fc1f0, 4;
    %load/vec4 v0000000002903910_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002903910_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000028fc1f0, 4;
    %load/vec4 v0000000002903910_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002903910_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000028fc1f0, 4;
    %vpi_call 2 66 "$fwrite", v0000000002903190_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v0000000002903910_0, &A<v00000000028fc1f0, v0000000002903910_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002903910_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002903910_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002903910_0, 0, 32;
T_34.2 ;
    %load/vec4 v0000000002903910_0;
    %cmpi/s 70, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002903cd0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002903cd0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 72 "$fwrite", v0000000002903b90_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v0000000002903910_0 {0 0 0};
    %vpi_call 2 74 "$fwrite", v0000000002903b90_0, "\012\012State: %d", v00000000028fcb50_0 {0 0 0};
    %vpi_call 2 76 "$fwrite", v0000000002903b90_0, "\012Current Instruction: %b", v00000000028fd4e0_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v0000000002903b90_0, "\012Offset: %d\012\012", v0000000002901040_0 {0 0 0};
    %vpi_call 2 82 "$fwrite", v0000000002903b90_0, "\012MAR: %d", v00000000028fcab0_0 {0 0 0};
    %load/vec4 v0000000002903910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002903910_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %vpi_call 2 87 "$fwrite", v0000000002903190_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002903910_0, 0, 32;
T_34.4 ;
    %load/vec4 v0000000002903910_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_34.5, 5;
    %load/vec4 v0000000002903910_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002903910_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000028fc1f0, 4;
    %load/vec4 v0000000002903910_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002903910_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000028fc1f0, 4;
    %load/vec4 v0000000002903910_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002903910_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v00000000028fc1f0, 4;
    %vpi_call 2 89 "$fwrite", v0000000002903190_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v0000000002903910_0, &A<v00000000028fc1f0, v0000000002903910_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002903910_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002903910_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %vpi_call 2 91 "$fclose", v0000000002903b90_0 {0 0 0};
    %vpi_call 2 92 "$fclose", v0000000002903190_0 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000000002895d30;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002902970_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0000000002895d30;
T_36 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v0000000002902b50 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002902b50, 0>, &A<v0000000002902b50, 1>, &A<v0000000002902b50, 2>, &A<v0000000002902b50, 3> {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000000002895d30;
T_37 ;
    %wait E_0000000002883c00;
    %load/vec4 v0000000002902dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v00000000029030f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002902970_0;
    %ix/getv 4, v0000000002903ff0_0;
    %load/vec4a v0000000002902b50, 4;
    %load/vec4 v0000000002903ff0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002902b50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002903ff0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002902b50, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002903ff0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002902b50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002902650_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002902970_0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002902970_0;
    %load/vec4 v0000000002902c90_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002903ff0_0;
    %store/vec4a v0000000002902b50, 4, 0;
    %load/vec4 v0000000002902c90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002903ff0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002902b50, 4, 0;
    %load/vec4 v0000000002902c90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002903ff0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002902b50, 4, 0;
    %load/vec4 v0000000002902c90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002903ff0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002902b50, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002902970_0;
T_37.3 ;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000000029030f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002902970_0;
    %ix/getv 4, v0000000002903ff0_0;
    %load/vec4a v0000000002902b50, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002902650_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002902970_0;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002902970_0;
    %load/vec4 v0000000002902c90_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002903ff0_0;
    %store/vec4a v0000000002902b50, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002902970_0;
T_37.5 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000002878660;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029037d0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000002878660;
T_39 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v00000000029035f0 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029035f0, 0>, &A<v00000000029035f0, 1>, &A<v00000000029035f0, 2>, &A<v00000000029035f0, 3> {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000000002878660;
T_40 ;
    %wait E_0000000002880ac0;
    %load/vec4 v0000000002902830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0000000002903230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
    %ix/getv 4, v0000000002903e10_0;
    %load/vec4a v00000000029035f0, 4;
    %load/vec4 v0000000002903e10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029035f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002903e10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029035f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002903e10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029035f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002902a10_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
    %load/vec4 v0000000002903730_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002903e10_0;
    %store/vec4a v00000000029035f0, 4, 0;
    %load/vec4 v0000000002903730_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002903e10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029035f0, 4, 0;
    %load/vec4 v0000000002903730_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002903e10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029035f0, 4, 0;
    %load/vec4 v0000000002903730_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002903e10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029035f0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
T_40.3 ;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000000002903230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
    %ix/getv 4, v0000000002903e10_0;
    %load/vec4a v00000000029035f0, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000000002902a10_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
    %jmp T_40.5;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
    %load/vec4 v0000000002903730_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002903e10_0;
    %store/vec4a v00000000029035f0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029037d0_0;
T_40.5 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000000027b9b80;
T_41 ;
    %wait E_0000000002880bc0;
    %load/vec4 v0000000002903d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %load/vec4 v0000000002902ab0_0;
    %store/vec4 v0000000002903870_0, 0, 5;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000002902ab0_0;
    %store/vec4 v0000000002903870_0, 0, 5;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v0000000002902790_0;
    %store/vec4 v0000000002903870_0, 0, 5;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v0000000002903050_0;
    %store/vec4 v0000000002903870_0, 0, 5;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
